
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

0001107c <.init>:
   1107c:	push	{r3, lr}
   11080:	bl	113fc <fputs@plt+0x48>
   11084:	pop	{r3, pc}

Disassembly of section .plt:

00011088 <rb_sleep@plt-0x14>:
   11088:	push	{lr}		; (str lr, [sp, #-4]!)
   1108c:	ldr	lr, [pc, #4]	; 11098 <rb_sleep@plt-0x4>
   11090:	add	lr, pc, lr
   11094:	ldr	pc, [lr, #8]!
   11098:	andeq	r7, r8, r8, ror #30

0001109c <rb_sleep@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #552960	; 0x87000
   110a4:	ldr	pc, [ip, #3944]!	; 0xf68

000110a8 <strerror@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #552960	; 0x87000
   110b0:	ldr	pc, [ip, #3936]!	; 0xf60

000110b4 <mkdir@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #552960	; 0x87000
   110bc:	ldr	pc, [ip, #3928]!	; 0xf58

000110c0 <geteuid@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #552960	; 0x87000
   110c8:	ldr	pc, [ip, #3920]!	; 0xf50

000110cc <abort@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #552960	; 0x87000
   110d4:	ldr	pc, [ip, #3912]!	; 0xf48

000110d8 <localtime@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #552960	; 0x87000
   110e0:	ldr	pc, [ip, #3904]!	; 0xf40

000110e4 <memcmp@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #552960	; 0x87000
   110ec:	ldr	pc, [ip, #3896]!	; 0xf38

000110f0 <sysconf@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #552960	; 0x87000
   110f8:	ldr	pc, [ip, #3888]!	; 0xf30

000110fc <__libc_start_main@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #552960	; 0x87000
   11104:	ldr	pc, [ip, #3880]!	; 0xf28

00011108 <mremap@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #552960	; 0x87000
   11110:	ldr	pc, [ip, #3872]!	; 0xf20

00011114 <__gmon_start__@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #552960	; 0x87000
   1111c:	ldr	pc, [ip, #3864]!	; 0xf18

00011120 <vsnprintf@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #552960	; 0x87000
   11128:	ldr	pc, [ip, #3856]!	; 0xf10

0001112c <fclose@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #552960	; 0x87000
   11134:	ldr	pc, [ip, #3848]!	; 0xf08

00011138 <getenv@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #552960	; 0x87000
   11140:	ldr	pc, [ip, #3840]!	; 0xf00

00011144 <strchr@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #552960	; 0x87000
   1114c:	ldr	pc, [ip, #3832]!	; 0xef8

00011150 <fchown@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #552960	; 0x87000
   11158:	ldr	pc, [ip, #3824]!	; 0xef0

0001115c <calloc@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #552960	; 0x87000
   11164:	ldr	pc, [ip, #3816]!	; 0xee8

00011168 <fopen@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #552960	; 0x87000
   11170:	ldr	pc, [ip, #3808]!	; 0xee0

00011174 <memset@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #552960	; 0x87000
   1117c:	ldr	pc, [ip, #3800]!	; 0xed8

00011180 <fsync@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #552960	; 0x87000
   11188:	ldr	pc, [ip, #3792]!	; 0xed0

0001118c <__fxstat64@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #552960	; 0x87000
   11194:	ldr	pc, [ip, #3784]!	; 0xec8

00011198 <fgets_unlocked@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #552960	; 0x87000
   111a0:	ldr	pc, [ip, #3776]!	; 0xec0

000111a4 <rb_strlcpy@plt>:
   111a4:	add	ip, pc, #0, 12
   111a8:	add	ip, ip, #552960	; 0x87000
   111ac:	ldr	pc, [ip, #3768]!	; 0xeb8

000111b0 <free@plt>:
   111b0:	add	ip, pc, #0, 12
   111b4:	add	ip, ip, #552960	; 0x87000
   111b8:	ldr	pc, [ip, #3760]!	; 0xeb0

000111bc <read@plt>:
   111bc:	add	ip, pc, #0, 12
   111c0:	add	ip, ip, #552960	; 0x87000
   111c4:	ldr	pc, [ip, #3752]!	; 0xea8

000111c8 <write@plt>:
   111c8:	add	ip, pc, #0, 12
   111cc:	add	ip, ip, #552960	; 0x87000
   111d0:	ldr	pc, [ip, #3744]!	; 0xea0

000111d4 <access@plt>:
   111d4:	add	ip, pc, #0, 12
   111d8:	add	ip, ip, #552960	; 0x87000
   111dc:	ldr	pc, [ip, #3736]!	; 0xe98

000111e0 <gettimeofday@plt>:
   111e0:	add	ip, pc, #0, 12
   111e4:	add	ip, ip, #552960	; 0x87000
   111e8:	ldr	pc, [ip, #3728]!	; 0xe90

000111ec <fflush@plt>:
   111ec:	add	ip, pc, #0, 12
   111f0:	add	ip, ip, #552960	; 0x87000
   111f4:	ldr	pc, [ip, #3720]!	; 0xe88

000111f8 <strlen@plt>:
   111f8:	add	ip, pc, #0, 12
   111fc:	add	ip, ip, #552960	; 0x87000
   11200:	ldr	pc, [ip, #3712]!	; 0xe80

00011204 <unlink@plt>:
   11204:	add	ip, pc, #0, 12
   11208:	add	ip, ip, #552960	; 0x87000
   1120c:	ldr	pc, [ip, #3704]!	; 0xe78

00011210 <getopt@plt>:
   11210:	add	ip, pc, #0, 12
   11214:	add	ip, ip, #552960	; 0x87000
   11218:	ldr	pc, [ip, #3696]!	; 0xe70

0001121c <memcpy@plt>:
   1121c:	add	ip, pc, #0, 12
   11220:	add	ip, ip, #552960	; 0x87000
   11224:	ldr	pc, [ip, #3688]!	; 0xe68

00011228 <strtol@plt>:
   11228:	add	ip, pc, #0, 12
   1122c:	add	ip, ip, #552960	; 0x87000
   11230:	ldr	pc, [ip, #3680]!	; 0xe60

00011234 <open64@plt>:
   11234:	add	ip, pc, #0, 12
   11238:	add	ip, ip, #552960	; 0x87000
   1123c:	ldr	pc, [ip, #3672]!	; 0xe58

00011240 <raise@plt>:
   11240:	add	ip, pc, #0, 12
   11244:	add	ip, ip, #552960	; 0x87000
   11248:	ldr	pc, [ip, #3664]!	; 0xe50

0001124c <fcntl64@plt>:
   1124c:	add	ip, pc, #0, 12
   11250:	add	ip, ip, #552960	; 0x87000
   11254:	ldr	pc, [ip, #3656]!	; 0xe48

00011258 <strstr@plt>:
   11258:	add	ip, pc, #0, 12
   1125c:	add	ip, ip, #552960	; 0x87000
   11260:	ldr	pc, [ip, #3648]!	; 0xe40

00011264 <close@plt>:
   11264:	add	ip, pc, #0, 12
   11268:	add	ip, ip, #552960	; 0x87000
   1126c:	ldr	pc, [ip, #3640]!	; 0xe38

00011270 <fwrite@plt>:
   11270:	add	ip, pc, #0, 12
   11274:	add	ip, ip, #552960	; 0x87000
   11278:	ldr	pc, [ip, #3632]!	; 0xe30

0001127c <rb_outofmemory@plt>:
   1127c:	add	ip, pc, #0, 12
   11280:	add	ip, ip, #552960	; 0x87000
   11284:	ldr	pc, [ip, #3624]!	; 0xe28

00011288 <time@plt>:
   11288:	add	ip, pc, #0, 12
   1128c:	add	ip, ip, #552960	; 0x87000
   11290:	ldr	pc, [ip, #3616]!	; 0xe20

00011294 <__xstat64@plt>:
   11294:	add	ip, pc, #0, 12
   11298:	add	ip, ip, #552960	; 0x87000
   1129c:	ldr	pc, [ip, #3608]!	; 0xe18

000112a0 <fprintf@plt>:
   112a0:	add	ip, pc, #0, 12
   112a4:	add	ip, ip, #552960	; 0x87000
   112a8:	ldr	pc, [ip, #3600]!	; 0xe10

000112ac <lseek64@plt>:
   112ac:	add	ip, pc, #0, 12
   112b0:	add	ip, ip, #552960	; 0x87000
   112b4:	ldr	pc, [ip, #3592]!	; 0xe08

000112b8 <malloc@plt>:
   112b8:	add	ip, pc, #0, 12
   112bc:	add	ip, ip, #552960	; 0x87000
   112c0:	ldr	pc, [ip, #3584]!	; 0xe00

000112c4 <mmap64@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #552960	; 0x87000
   112cc:	ldr	pc, [ip, #3576]!	; 0xdf8

000112d0 <getcwd@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #552960	; 0x87000
   112d8:	ldr	pc, [ip, #3568]!	; 0xdf0

000112dc <rmdir@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #552960	; 0x87000
   112e4:	ldr	pc, [ip, #3560]!	; 0xde8

000112e8 <sleep@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #552960	; 0x87000
   112f0:	ldr	pc, [ip, #3552]!	; 0xde0

000112f4 <memmove@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #552960	; 0x87000
   112fc:	ldr	pc, [ip, #3544]!	; 0xdd8

00011300 <getpid@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #552960	; 0x87000
   11308:	ldr	pc, [ip, #3536]!	; 0xdd0

0001130c <readlink@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #552960	; 0x87000
   11314:	ldr	pc, [ip, #3528]!	; 0xdc8

00011318 <munmap@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #552960	; 0x87000
   11320:	ldr	pc, [ip, #3520]!	; 0xdc0

00011324 <__lxstat64@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #552960	; 0x87000
   1132c:	ldr	pc, [ip, #3512]!	; 0xdb8

00011330 <snprintf@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #552960	; 0x87000
   11338:	ldr	pc, [ip, #3504]!	; 0xdb0

0001133c <strncmp@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #552960	; 0x87000
   11344:	ldr	pc, [ip, #3496]!	; 0xda8

00011348 <gmtime@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #552960	; 0x87000
   11350:	ldr	pc, [ip, #3488]!	; 0xda0

00011354 <utimes@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #552960	; 0x87000
   1135c:	ldr	pc, [ip, #3480]!	; 0xd98

00011360 <realloc@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #552960	; 0x87000
   11368:	ldr	pc, [ip, #3472]!	; 0xd90

0001136c <ftruncate64@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #552960	; 0x87000
   11374:	ldr	pc, [ip, #3464]!	; 0xd88

00011378 <strpbrk@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #552960	; 0x87000
   11380:	ldr	pc, [ip, #3456]!	; 0xd80

00011384 <fchmod@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #552960	; 0x87000
   1138c:	ldr	pc, [ip, #3448]!	; 0xd78

00011390 <strcmp@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #552960	; 0x87000
   11398:	ldr	pc, [ip, #3440]!	; 0xd70

0001139c <exit@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #552960	; 0x87000
   113a4:	ldr	pc, [ip, #3432]!	; 0xd68

000113a8 <__errno_location@plt>:
   113a8:	add	ip, pc, #0, 12
   113ac:	add	ip, ip, #552960	; 0x87000
   113b0:	ldr	pc, [ip, #3424]!	; 0xd60

000113b4 <fputs@plt>:
   113b4:	add	ip, pc, #0, 12
   113b8:	add	ip, ip, #552960	; 0x87000
   113bc:	ldr	pc, [ip, #3416]!	; 0xd58

Disassembly of section .text:

000113c0 <.text>:
   113c0:	mov	fp, #0
   113c4:	mov	lr, #0
   113c8:	pop	{r1}		; (ldr r1, [sp], #4)
   113cc:	mov	r2, sp
   113d0:	push	{r2}		; (str r2, [sp, #-4]!)
   113d4:	push	{r0}		; (str r0, [sp, #-4]!)
   113d8:	ldr	ip, [pc, #16]	; 113f0 <fputs@plt+0x3c>
   113dc:	push	{ip}		; (str ip, [sp, #-4]!)
   113e0:	ldr	r0, [pc, #12]	; 113f4 <fputs@plt+0x40>
   113e4:	ldr	r3, [pc, #12]	; 113f8 <fputs@plt+0x44>
   113e8:	bl	110fc <__libc_start_main@plt>
   113ec:	bl	110cc <abort@plt>
   113f0:	andeq	sp, r7, r0, ror sp
   113f4:			; <UNDEFINED> instruction: 0x000114b0
   113f8:	andeq	sp, r7, r0, lsl sp
   113fc:	ldr	r3, [pc, #20]	; 11418 <fputs@plt+0x64>
   11400:	ldr	r2, [pc, #20]	; 1141c <fputs@plt+0x68>
   11404:	add	r3, pc, r3
   11408:	ldr	r2, [r3, r2]
   1140c:	cmp	r2, #0
   11410:	bxeq	lr
   11414:	b	11114 <__gmon_start__@plt>
   11418:	strdeq	r7, [r8], -r4
   1141c:	andeq	r0, r0, r8, lsl r1
   11420:	ldr	r0, [pc, #24]	; 11440 <fputs@plt+0x8c>
   11424:	ldr	r3, [pc, #24]	; 11444 <fputs@plt+0x90>
   11428:	cmp	r3, r0
   1142c:	bxeq	lr
   11430:	ldr	r3, [pc, #16]	; 11448 <fputs@plt+0x94>
   11434:	cmp	r3, #0
   11438:	bxeq	lr
   1143c:	bx	r3
   11440:	andeq	r9, r9, r8, lsr #26
   11444:	andeq	r9, r9, r8, lsr #26
   11448:	andeq	r0, r0, r0
   1144c:	ldr	r0, [pc, #36]	; 11478 <fputs@plt+0xc4>
   11450:	ldr	r1, [pc, #36]	; 1147c <fputs@plt+0xc8>
   11454:	sub	r1, r1, r0
   11458:	asr	r1, r1, #2
   1145c:	add	r1, r1, r1, lsr #31
   11460:	asrs	r1, r1, #1
   11464:	bxeq	lr
   11468:	ldr	r3, [pc, #16]	; 11480 <fputs@plt+0xcc>
   1146c:	cmp	r3, #0
   11470:	bxeq	lr
   11474:	bx	r3
   11478:	andeq	r9, r9, r8, lsr #26
   1147c:	andeq	r9, r9, r8, lsr #26
   11480:	andeq	r0, r0, r0
   11484:	push	{r4, lr}
   11488:	ldr	r4, [pc, #24]	; 114a8 <fputs@plt+0xf4>
   1148c:	ldrb	r3, [r4]
   11490:	cmp	r3, #0
   11494:	popne	{r4, pc}
   11498:	bl	11420 <fputs@plt+0x6c>
   1149c:	mov	r3, #1
   114a0:	strb	r3, [r4]
   114a4:	pop	{r4, pc}
   114a8:	andeq	r9, r9, r4, lsr sp
   114ac:	b	1144c <fputs@plt+0x98>
   114b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114b4:	add	fp, sp, #28
   114b8:	sub	sp, sp, #28
   114bc:	sub	sp, sp, #8192	; 0x2000
   114c0:	mov	r4, r1
   114c4:	mov	r5, r0
   114c8:	ldr	r1, [r1]
   114cc:	movw	r0, #40268	; 0x9d4c
   114d0:	movt	r0, #9
   114d4:	mov	r2, #4096	; 0x1000
   114d8:	bl	111a4 <rb_strlcpy@plt>
   114dc:	movw	r8, #56756	; 0xddb4
   114e0:	movt	r8, #7
   114e4:	movw	r6, #37160	; 0x9128
   114e8:	movt	r6, #9
   114ec:	add	r7, r6, #5
   114f0:	add	r0, r6, #8
   114f4:	str	r0, [sp, #20]
   114f8:	mov	sl, #1
   114fc:	mov	r9, #0
   11500:	add	r0, r6, #6
   11504:	str	r0, [sp, #16]
   11508:	add	r0, r6, #7
   1150c:	str	r0, [sp, #12]
   11510:	b	11518 <fputs@plt+0x164>
   11514:	strb	sl, [r0]
   11518:	mov	r0, r5
   1151c:	mov	r1, r4
   11520:	mov	r2, r8
   11524:	bl	11210 <getopt@plt>
   11528:	sub	r1, r0, #100	; 0x64
   1152c:	cmp	r1, #19
   11530:	bhi	115f0 <fputs@plt+0x23c>
   11534:	add	r2, pc, #4
   11538:	mov	r0, r7
   1153c:	ldr	pc, [r2, r1, lsl #2]
   11540:	muleq	r1, r0, r5
   11544:	andeq	r1, r1, r0, ror #11
   11548:	andeq	r1, r1, r4, lsr #18
   1154c:	andeq	r1, r1, r4, lsr #18
   11550:	andeq	r1, r1, ip, lsr #18
   11554:	ldrdeq	r1, [r1], -r4
   11558:	andeq	r1, r1, r4, lsr #18
   1155c:	andeq	r1, r1, r4, lsr #18
   11560:	andeq	r1, r1, r4, lsr #18
   11564:	andeq	r1, r1, r4, lsr #18
   11568:	andeq	r1, r1, r4, lsr #18
   1156c:	andeq	r1, r1, r4, lsr #18
   11570:	andeq	r1, r1, r4, lsl r5
   11574:	andeq	r1, r1, r4, lsr #18
   11578:	andeq	r1, r1, r4, lsr #18
   1157c:	andeq	r1, r1, r4, asr #11
   11580:	andeq	r1, r1, r4, lsr #18
   11584:	andeq	r1, r1, r8, lsr #11
   11588:			; <UNDEFINED> instruction: 0x000115b8
   1158c:	muleq	r1, ip, r5
   11590:	ldr	r0, [sp, #20]
   11594:	strb	sl, [r0]
   11598:	b	11518 <fputs@plt+0x164>
   1159c:	ldr	r0, [sp, #12]
   115a0:	strb	sl, [r0]
   115a4:	b	11518 <fputs@plt+0x164>
   115a8:	mov	r0, r6
   115ac:	strb	r9, [r0], #3
   115b0:	strb	sl, [r0]
   115b4:	b	11518 <fputs@plt+0x164>
   115b8:	ldr	r0, [sp, #16]
   115bc:	strb	sl, [r0]
   115c0:	b	11518 <fputs@plt+0x164>
   115c4:	mov	r0, r6
   115c8:	strb	r9, [r0], #4
   115cc:	strb	sl, [r0]
   115d0:	b	11518 <fputs@plt+0x164>
   115d4:	mov	r0, r6
   115d8:	strb	r9, [r0], #2
   115dc:	b	11514 <fputs@plt+0x160>
   115e0:	mov	r0, r6
   115e4:	strb	r9, [r0], #1
   115e8:	strb	sl, [r0]
   115ec:	b	11518 <fputs@plt+0x164>
   115f0:	cmn	r0, #1
   115f4:	ldrbeq	r0, [r6]
   115f8:	cmpeq	r0, #0
   115fc:	bne	11924 <fputs@plt+0x570>
   11600:	ldrb	r0, [r6, #1]
   11604:	ldrb	r1, [r6, #2]
   11608:	cmp	r1, #0
   1160c:	cmpne	r0, #0
   11610:	bne	11934 <fputs@plt+0x580>
   11614:	cmp	r0, #0
   11618:	ldrbne	r1, [r6, #7]
   1161c:	cmpne	r1, #0
   11620:	bne	11934 <fputs@plt+0x580>
   11624:	ldrb	r1, [r6, #3]
   11628:	orrs	r0, r1, r0
   1162c:	ldrbne	r0, [r6, #5]
   11630:	cmpne	r0, #0
   11634:	bne	11934 <fputs@plt+0x580>
   11638:	movw	r0, #40232	; 0x9d28
   1163c:	movt	r0, #9
   11640:	ldr	r0, [r0]
   11644:	ldr	r1, [r4, r0, lsl #2]
   11648:	add	lr, sp, #4096	; 0x1000
   1164c:	add	r0, lr, #24
   11650:	cmp	r1, #0
   11654:	beq	11660 <fputs@plt+0x2ac>
   11658:	mov	r2, #4096	; 0x1000
   1165c:	b	1166c <fputs@plt+0x2b8>
   11660:	movw	r1, #56890	; 0xde3a
   11664:	movt	r1, #7
   11668:	mov	r2, #18
   1166c:	bl	111a4 <rb_strlcpy@plt>
   11670:	movw	r7, #40236	; 0x9d2c
   11674:	movt	r7, #9
   11678:	ldr	r0, [r7]
   1167c:	movw	r1, #56908	; 0xde4c
   11680:	movt	r1, #7
   11684:	movw	r2, #56934	; 0xde66
   11688:	movt	r2, #7
   1168c:	bl	112a0 <fprintf@plt>
   11690:	ldrb	r0, [r6, #5]
   11694:	cmp	r0, #0
   11698:	bne	1174c <fputs@plt+0x398>
   1169c:	movw	r0, #7072	; 0x1ba0
   116a0:	movt	r0, #1
   116a4:	bl	12984 <fputs@plt+0x15d0>
   116a8:	cmn	r0, #1
   116ac:	beq	119a0 <fputs@plt+0x5ec>
   116b0:	bl	11ba4 <fputs@plt+0x7f0>
   116b4:	ldrb	r0, [r6, #4]
   116b8:	cmp	r0, #0
   116bc:	blne	11ce4 <fputs@plt+0x930>
   116c0:	ldrb	r0, [r6, #2]
   116c4:	cmp	r0, #0
   116c8:	ldrbne	r0, [r6, #7]
   116cc:	cmpne	r0, #0
   116d0:	beq	1174c <fputs@plt+0x398>
   116d4:	mov	r0, #1
   116d8:	strb	r0, [r6, #8]
   116dc:	ldr	r3, [r7]
   116e0:	mov	r5, #3
   116e4:	movw	r4, #56974	; 0xde8e
   116e8:	movt	r4, #7
   116ec:	mov	r0, r4
   116f0:	mov	r1, #48	; 0x30
   116f4:	mov	r2, #1
   116f8:	bl	11270 <fwrite@plt>
   116fc:	subs	r5, r5, #1
   11700:	ldr	r3, [r7]
   11704:	bne	116ec <fputs@plt+0x338>
   11708:	movw	r0, #57023	; 0xdebf
   1170c:	movt	r0, #7
   11710:	mov	r1, #21
   11714:	mov	r2, #1
   11718:	bl	11270 <fwrite@plt>
   1171c:	ldr	r0, [r7]
   11720:	bl	111ec <fflush@plt>
   11724:	mov	r0, #10
   11728:	mov	r1, #0
   1172c:	bl	1109c <rb_sleep@plt>
   11730:	ldr	r3, [r7]
   11734:	movw	r0, #57045	; 0xded5
   11738:	movt	r0, #7
   1173c:	mov	r1, #15
   11740:	mov	r2, #1
   11744:	bl	11270 <fwrite@plt>
   11748:	bl	11d20 <fputs@plt+0x96c>
   1174c:	ldrb	r0, [r6, #6]
   11750:	cmp	r0, #0
   11754:	ldrbne	r0, [r6, #8]
   11758:	cmpne	r0, #0
   1175c:	beq	11778 <fputs@plt+0x3c4>
   11760:	ldr	r3, [r7]
   11764:	movw	r0, #57061	; 0xdee5
   11768:	movt	r0, #7
   1176c:	mov	r1, #29
   11770:	mov	r2, #1
   11774:	bl	11270 <fwrite@plt>
   11778:	mov	r4, #0
   1177c:	movw	sl, #59856	; 0xe9d0
   11780:	movt	sl, #7
   11784:	movw	r9, #59824	; 0xe9b0
   11788:	movt	r9, #7
   1178c:	add	r5, sp, #24
   11790:	movw	r8, #57091	; 0xdf03
   11794:	movt	r8, #7
   11798:	add	lr, sp, #4096	; 0x1000
   1179c:	add	r7, lr, #24
   117a0:	ldr	r0, [sl, r4, lsl #2]
   117a4:	str	r0, [sp, #4]
   117a8:	ldr	r0, [r9, r4, lsl #2]
   117ac:	str	r0, [sp]
   117b0:	mov	r0, r5
   117b4:	mov	r1, #4096	; 0x1000
   117b8:	mov	r2, r8
   117bc:	mov	r3, r7
   117c0:	bl	11330 <snprintf@plt>
   117c4:	cmp	r0, #4096	; 0x1000
   117c8:	bcs	118fc <fputs@plt+0x548>
   117cc:	ldrb	r0, [r6, #2]
   117d0:	cmp	r0, #0
   117d4:	beq	117f0 <fputs@plt+0x43c>
   117d8:	ldrb	r1, [r6, #5]
   117dc:	cmp	r1, #0
   117e0:	bne	117f0 <fputs@plt+0x43c>
   117e4:	mov	r0, #0
   117e8:	bl	12ea4 <fputs@plt+0x1af0>
   117ec:	ldrb	r0, [r6, #2]
   117f0:	cmp	r0, #0
   117f4:	beq	11804 <fputs@plt+0x450>
   117f8:	mov	r0, r5
   117fc:	mov	r1, r4
   11800:	bl	11d70 <fputs@plt+0x9bc>
   11804:	ldrb	r0, [r6, #1]
   11808:	cmp	r0, #0
   1180c:	beq	1181c <fputs@plt+0x468>
   11810:	mov	r0, r5
   11814:	mov	r1, r4
   11818:	bl	122d8 <fputs@plt+0xf24>
   1181c:	ldrb	r0, [r6, #2]
   11820:	cmp	r0, #0
   11824:	beq	1183c <fputs@plt+0x488>
   11828:	ldrb	r0, [r6, #5]
   1182c:	cmp	r0, #0
   11830:	bne	1183c <fputs@plt+0x488>
   11834:	mov	r0, #1
   11838:	bl	12ea4 <fputs@plt+0x1af0>
   1183c:	add	r4, r4, #1
   11840:	cmp	r4, #8
   11844:	bcc	117a0 <fputs@plt+0x3ec>
   11848:	ldrb	r0, [r6, #2]
   1184c:	cmp	r0, #0
   11850:	movw	r5, #40236	; 0x9d2c
   11854:	movt	r5, #9
   11858:	beq	118d4 <fputs@plt+0x520>
   1185c:	movw	r4, #40248	; 0x9d38
   11860:	movt	r4, #9
   11864:	ldr	r2, [r4, #16]
   11868:	cmp	r2, #0
   1186c:	ldrbne	r0, [r6, #6]
   11870:	cmpne	r0, #0
   11874:	bne	118e0 <fputs@plt+0x52c>
   11878:	ldr	r0, [r5]
   1187c:	ldm	r4, {r2, r3}
   11880:	ldr	r1, [r4, #8]
   11884:	ldr	r7, [r4, #12]
   11888:	stm	sp, {r1, r7}
   1188c:	movw	r1, #57192	; 0xdf68
   11890:	movt	r1, #7
   11894:	bl	112a0 <fprintf@plt>
   11898:	ldr	r3, [r5]
   1189c:	movw	r0, #57256	; 0xdfa8
   118a0:	movt	r0, #7
   118a4:	mov	r1, #137	; 0x89
   118a8:	mov	r2, #1
   118ac:	bl	11270 <fwrite@plt>
   118b0:	ldrb	r0, [r6, #5]
   118b4:	cmp	r0, #0
   118b8:	beq	118d4 <fputs@plt+0x520>
   118bc:	ldr	r3, [r5]
   118c0:	movw	r0, #57394	; 0xe032
   118c4:	movt	r0, #7
   118c8:	mov	r1, #72	; 0x48
   118cc:	mov	r2, #1
   118d0:	bl	11270 <fwrite@plt>
   118d4:	mov	r0, #0
   118d8:	sub	sp, fp, #28
   118dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118e0:	movw	r0, #40240	; 0x9d30
   118e4:	movt	r0, #9
   118e8:	ldr	r0, [r0]
   118ec:	movw	r1, #57139	; 0xdf33
   118f0:	movt	r1, #7
   118f4:	bl	112a0 <fprintf@plt>
   118f8:	b	11878 <fputs@plt+0x4c4>
   118fc:	movw	r0, #40240	; 0x9d30
   11900:	movt	r0, #9
   11904:	ldr	r3, [r0]
   11908:	movw	r0, #57104	; 0xdf10
   1190c:	movt	r0, #7
   11910:	mov	r1, #34	; 0x22
   11914:	mov	r2, #1
   11918:	bl	11270 <fwrite@plt>
   1191c:	mov	r0, #1
   11920:	bl	1139c <exit@plt>
   11924:	mov	r0, #1
   11928:	bl	119bc <fputs@plt+0x608>
   1192c:	mov	r0, #0
   11930:	bl	119bc <fputs@plt+0x608>
   11934:	movw	r4, #40240	; 0x9d30
   11938:	movt	r4, #9
   1193c:	ldr	r3, [r4]
   11940:	movw	r0, #56766	; 0xddbe
   11944:	movt	r0, #7
   11948:	mov	r1, #28
   1194c:	mov	r2, #1
   11950:	bl	11270 <fwrite@plt>
   11954:	ldrb	r0, [r6, #1]
   11958:	cmp	r0, #0
   1195c:	ldrbne	r0, [r6, #5]
   11960:	cmpne	r0, #0
   11964:	beq	11980 <fputs@plt+0x5cc>
   11968:	ldr	r3, [r4]
   1196c:	movw	r0, #56795	; 0xdddb
   11970:	movt	r0, #7
   11974:	mov	r1, #48	; 0x30
   11978:	mov	r2, #1
   1197c:	bl	11270 <fwrite@plt>
   11980:	ldr	r0, [r4]
   11984:	movw	r1, #56844	; 0xde0c
   11988:	movt	r1, #7
   1198c:	movw	r2, #40268	; 0x9d4c
   11990:	movt	r2, #9
   11994:	bl	112a0 <fprintf@plt>
   11998:	mov	r0, #1
   1199c:	bl	1139c <exit@plt>
   119a0:	movw	r0, #40240	; 0x9d30
   119a4:	movt	r0, #9
   119a8:	ldr	r3, [r0]
   119ac:	movw	r0, #56940	; 0xde6c
   119b0:	movt	r0, #7
   119b4:	mov	r1, #33	; 0x21
   119b8:	b	11914 <fputs@plt+0x560>
   119bc:	push	{fp, lr}
   119c0:	mov	fp, sp
   119c4:	mov	r4, r0
   119c8:	movw	r5, #40240	; 0x9d30
   119cc:	movt	r5, #9
   119d0:	ldr	r0, [r5]
   119d4:	movw	r1, #58429	; 0xe43d
   119d8:	movt	r1, #7
   119dc:	movw	r2, #56934	; 0xde66
   119e0:	movt	r2, #7
   119e4:	bl	112a0 <fprintf@plt>
   119e8:	ldr	r3, [r5]
   119ec:	movw	r0, #58474	; 0xe46a
   119f0:	movt	r0, #7
   119f4:	mov	r1, #53	; 0x35
   119f8:	mov	r2, #1
   119fc:	bl	11270 <fwrite@plt>
   11a00:	ldr	r3, [r5]
   11a04:	movw	r0, #58528	; 0xe4a0
   11a08:	movt	r0, #7
   11a0c:	mov	r1, #235	; 0xeb
   11a10:	mov	r2, #1
   11a14:	bl	11270 <fwrite@plt>
   11a18:	ldr	r0, [r5]
   11a1c:	movw	r1, #58764	; 0xe58c
   11a20:	movt	r1, #7
   11a24:	movw	r2, #40268	; 0x9d4c
   11a28:	movt	r2, #9
   11a2c:	bl	112a0 <fprintf@plt>
   11a30:	ldr	r3, [r5]
   11a34:	movw	r0, #58815	; 0xe5bf
   11a38:	movt	r0, #7
   11a3c:	mov	r1, #47	; 0x2f
   11a40:	mov	r2, #1
   11a44:	bl	11270 <fwrite@plt>
   11a48:	ldr	r3, [r5]
   11a4c:	movw	r0, #58863	; 0xe5ef
   11a50:	movt	r0, #7
   11a54:	mov	r1, #56	; 0x38
   11a58:	mov	r2, #1
   11a5c:	bl	11270 <fwrite@plt>
   11a60:	ldr	r3, [r5]
   11a64:	movw	r0, #58920	; 0xe628
   11a68:	movt	r0, #7
   11a6c:	mov	r1, #58	; 0x3a
   11a70:	mov	r2, #1
   11a74:	bl	11270 <fwrite@plt>
   11a78:	ldr	r3, [r5]
   11a7c:	movw	r0, #58979	; 0xe663
   11a80:	movt	r0, #7
   11a84:	mov	r1, #84	; 0x54
   11a88:	mov	r2, #1
   11a8c:	bl	11270 <fwrite@plt>
   11a90:	ldr	r3, [r5]
   11a94:	movw	r0, #59064	; 0xe6b8
   11a98:	movt	r0, #7
   11a9c:	mov	r1, #69	; 0x45
   11aa0:	mov	r2, #1
   11aa4:	bl	11270 <fwrite@plt>
   11aa8:	ldr	r3, [r5]
   11aac:	movw	r0, #59134	; 0xe6fe
   11ab0:	movt	r0, #7
   11ab4:	mov	r1, #68	; 0x44
   11ab8:	mov	r2, #1
   11abc:	bl	11270 <fwrite@plt>
   11ac0:	ldr	r3, [r5]
   11ac4:	movw	r0, #59203	; 0xe743
   11ac8:	movt	r0, #7
   11acc:	mov	r1, #73	; 0x49
   11ad0:	mov	r2, #1
   11ad4:	bl	11270 <fwrite@plt>
   11ad8:	ldr	r3, [r5]
   11adc:	movw	r0, #59277	; 0xe78d
   11ae0:	movt	r0, #7
   11ae4:	mov	r1, #61	; 0x3d
   11ae8:	mov	r2, #1
   11aec:	bl	11270 <fwrite@plt>
   11af0:	ldr	r3, [r5]
   11af4:	movw	r0, #59339	; 0xe7cb
   11af8:	movt	r0, #7
   11afc:	mov	r1, #90	; 0x5a
   11b00:	mov	r2, #1
   11b04:	bl	11270 <fwrite@plt>
   11b08:	ldr	r3, [r5]
   11b0c:	movw	r0, #59430	; 0xe826
   11b10:	movt	r0, #7
   11b14:	mov	r1, #46	; 0x2e
   11b18:	mov	r2, #1
   11b1c:	bl	11270 <fwrite@plt>
   11b20:	ldr	r3, [r5]
   11b24:	movw	r0, #59477	; 0xe855
   11b28:	movt	r0, #7
   11b2c:	mov	r1, #77	; 0x4d
   11b30:	mov	r2, #1
   11b34:	bl	11270 <fwrite@plt>
   11b38:	ldr	r3, [r5]
   11b3c:	movw	r0, #59555	; 0xe8a3
   11b40:	movt	r0, #7
   11b44:	mov	r1, #51	; 0x33
   11b48:	mov	r2, #1
   11b4c:	bl	11270 <fwrite@plt>
   11b50:	ldr	r3, [r5]
   11b54:	movw	r0, #59607	; 0xe8d7
   11b58:	movt	r0, #7
   11b5c:	mov	r1, #70	; 0x46
   11b60:	mov	r2, #1
   11b64:	bl	11270 <fwrite@plt>
   11b68:	ldr	r3, [r5]
   11b6c:	movw	r0, #59678	; 0xe91e
   11b70:	movt	r0, #7
   11b74:	mov	r1, #87	; 0x57
   11b78:	mov	r2, #1
   11b7c:	bl	11270 <fwrite@plt>
   11b80:	ldr	r3, [r5]
   11b84:	movw	r0, #59766	; 0xe976
   11b88:	movt	r0, #7
   11b8c:	mov	r1, #54	; 0x36
   11b90:	mov	r2, #1
   11b94:	bl	11270 <fwrite@plt>
   11b98:	mov	r0, r4
   11b9c:	bl	1139c <exit@plt>
   11ba0:	bx	lr
   11ba4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ba8:	add	fp, sp, #28
   11bac:	sub	sp, sp, #20
   11bb0:	movw	r0, #37160	; 0x9128
   11bb4:	movt	r0, #9
   11bb8:	ldrb	r1, [r0, #3]
   11bbc:	ldrb	r0, [r0, #6]
   11bc0:	orrs	r0, r0, r1
   11bc4:	beq	11be8 <fputs@plt+0x834>
   11bc8:	movw	r0, #40236	; 0x9d2c
   11bcc:	movt	r0, #9
   11bd0:	ldr	r3, [r0]
   11bd4:	movw	r0, #58138	; 0xe31a
   11bd8:	movt	r0, #7
   11bdc:	mov	r1, #22
   11be0:	mov	r2, #1
   11be4:	bl	11270 <fwrite@plt>
   11be8:	mov	r5, #0
   11bec:	movw	r6, #57655	; 0xe137
   11bf0:	movt	r6, #7
   11bf4:	add	r7, sp, #12
   11bf8:	movw	r4, #58286	; 0xe3ae
   11bfc:	movt	r4, #7
   11c00:	movw	r9, #59888	; 0xe9f0
   11c04:	movt	r9, #7
   11c08:	b	11c20 <fputs@plt+0x86c>
   11c0c:	ldr	r5, [sp, #8]
   11c10:	add	r5, r5, #2
   11c14:	cmp	r5, #8
   11c18:	subcs	sp, fp, #28
   11c1c:	popcs	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c20:	movw	r0, #59824	; 0xe9b0
   11c24:	movt	r0, #7
   11c28:	ldr	r8, [r0, r5, lsl #2]
   11c2c:	mov	r0, r8
   11c30:	bl	1294c <fputs@plt+0x1598>
   11c34:	cmp	r0, #0
   11c38:	str	r5, [sp, #8]
   11c3c:	beq	11ccc <fputs@plt+0x918>
   11c40:	mvn	r5, #0
   11c44:	movw	sl, #57491	; 0xe093
   11c48:	movt	sl, #7
   11c4c:	b	11c60 <fputs@plt+0x8ac>
   11c50:	mov	r0, r7
   11c54:	movw	r1, #58278	; 0xe3a6
   11c58:	movt	r1, #7
   11c5c:	b	11c98 <fputs@plt+0x8e4>
   11c60:	mov	r0, sl
   11c64:	mov	r1, r6
   11c68:	bl	11390 <strcmp@plt>
   11c6c:	cmp	r0, #0
   11c70:	bne	11c8c <fputs@plt+0x8d8>
   11c74:	mov	r0, sl
   11c78:	movw	r1, #57491	; 0xe093
   11c7c:	movt	r1, #7
   11c80:	bl	11390 <strcmp@plt>
   11c84:	cmp	r0, #0
   11c88:	beq	11c50 <fputs@plt+0x89c>
   11c8c:	mov	r0, r7
   11c90:	movw	r1, #25645	; 0x642d
   11c94:	movt	r1, #8
   11c98:	mov	r2, #8
   11c9c:	bl	111a4 <rb_strlcpy@plt>
   11ca0:	str	r7, [sp]
   11ca4:	mov	r0, #0
   11ca8:	mov	r1, r4
   11cac:	mov	r2, r8
   11cb0:	mov	r3, sl
   11cb4:	bl	12b54 <fputs@plt+0x17a0>
   11cb8:	ldr	sl, [r9, -r5, lsl #2]
   11cbc:	sub	r5, r5, #1
   11cc0:	cmn	r5, #7
   11cc4:	bne	11c60 <fputs@plt+0x8ac>
   11cc8:	b	11c0c <fputs@plt+0x858>
   11ccc:	mov	r0, #0
   11cd0:	movw	r1, #58185	; 0xe349
   11cd4:	movt	r1, #7
   11cd8:	mov	r2, r8
   11cdc:	bl	12b54 <fputs@plt+0x17a0>
   11ce0:	b	11c0c <fputs@plt+0x858>
   11ce4:	push	{fp, lr}
   11ce8:	mov	fp, sp
   11cec:	movw	r0, #40236	; 0x9d2c
   11cf0:	movt	r0, #9
   11cf4:	ldr	r3, [r0]
   11cf8:	movw	r0, #58382	; 0xe40e
   11cfc:	movt	r0, #7
   11d00:	mov	r1, #25
   11d04:	mov	r2, #1
   11d08:	bl	11270 <fwrite@plt>
   11d0c:	movw	r1, #58408	; 0xe428
   11d10:	movt	r1, #7
   11d14:	mov	r0, #0
   11d18:	pop	{fp, lr}
   11d1c:	b	12b54 <fputs@plt+0x17a0>
   11d20:	push	{r4, r5, r6, sl, fp, lr}
   11d24:	add	fp, sp, #16
   11d28:	mov	r5, #0
   11d2c:	mov	r0, #0
   11d30:	bl	12ea4 <fputs@plt+0x1af0>
   11d34:	movw	r6, #59824	; 0xe9b0
   11d38:	movt	r6, #7
   11d3c:	movw	r4, #58415	; 0xe42f
   11d40:	movt	r4, #7
   11d44:	ldr	r2, [r6, r5, lsl #2]
   11d48:	mov	r0, #0
   11d4c:	mov	r1, r4
   11d50:	bl	12b54 <fputs@plt+0x17a0>
   11d54:	add	r5, r5, #2
   11d58:	cmp	r5, #8
   11d5c:	bcc	11d44 <fputs@plt+0x990>
   11d60:	mov	r0, #1
   11d64:	bl	12ea4 <fputs@plt+0x1af0>
   11d68:	pop	{r4, r5, r6, sl, fp, lr}
   11d6c:	b	11ba4 <fputs@plt+0x7f0>
   11d70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d74:	add	fp, sp, #28
   11d78:	sub	sp, sp, #820	; 0x334
   11d7c:	mov	sl, r1
   11d80:	mov	r4, r0
   11d84:	movw	r6, #37160	; 0x9128
   11d88:	movt	r6, #9
   11d8c:	ldrb	r0, [r6, #6]
   11d90:	cmp	r0, #0
   11d94:	beq	11db4 <fputs@plt+0xa00>
   11d98:	movw	r0, #40236	; 0x9d2c
   11d9c:	movt	r0, #9
   11da0:	ldr	r0, [r0]
   11da4:	movw	r1, #57660	; 0xe13c
   11da8:	movt	r1, #7
   11dac:	mov	r2, r4
   11db0:	bl	112a0 <fprintf@plt>
   11db4:	movw	r1, #18933	; 0x49f5
   11db8:	movt	r1, #8
   11dbc:	mov	r0, r4
   11dc0:	bl	11168 <fopen@plt>
   11dc4:	cmp	r0, #0
   11dc8:	beq	12164 <fputs@plt+0xdb0>
   11dcc:	mov	r5, r0
   11dd0:	movw	r1, #57490	; 0xe092
   11dd4:	movt	r1, #7
   11dd8:	mov	r0, r4
   11ddc:	bl	11258 <strstr@plt>
   11de0:	mov	r8, r0
   11de4:	add	r0, sp, #304	; 0x130
   11de8:	mov	r1, #512	; 0x200
   11dec:	mov	r2, r5
   11df0:	bl	11198 <fgets_unlocked@plt>
   11df4:	cmp	r8, #0
   11df8:	movwne	r8, #1
   11dfc:	cmp	r0, #0
   11e00:	beq	121c8 <fputs@plt+0xe14>
   11e04:	mov	r9, #0
   11e08:	add	r7, sp, #304	; 0x130
   11e0c:	movw	r4, #57816	; 0xe1d8
   11e10:	movt	r4, #7
   11e14:	mov	r0, #0
   11e18:	str	r0, [sp, #32]
   11e1c:	mov	r0, #0
   11e20:	mov	r3, #0
   11e24:	str	sl, [sp, #40]	; 0x28
   11e28:	str	r3, [sp, #36]	; 0x24
   11e2c:	mov	r6, r0
   11e30:	mov	r0, r7
   11e34:	mov	r1, r4
   11e38:	bl	11378 <strpbrk@plt>
   11e3c:	cmp	r0, #0
   11e40:	strbne	r9, [r0]
   11e44:	ldrb	r0, [sp, #304]	; 0x130
   11e48:	cmp	r0, #35	; 0x23
   11e4c:	cmpne	r0, #0
   11e50:	beq	11e74 <fputs@plt+0xac0>
   11e54:	mov	r0, r7
   11e58:	bl	1279c <fputs@plt+0x13e8>
   11e5c:	cmp	r0, #0
   11e60:	beq	11e74 <fputs@plt+0xac0>
   11e64:	mov	sl, r0
   11e68:	ldrb	r0, [r0]
   11e6c:	cmp	r0, #0
   11e70:	bne	11e90 <fputs@plt+0xadc>
   11e74:	mov	r0, r7
   11e78:	mov	r1, #512	; 0x200
   11e7c:	mov	r2, r5
   11e80:	bl	11198 <fgets_unlocked@plt>
   11e84:	cmp	r0, #0
   11e88:	bne	11e30 <fputs@plt+0xa7c>
   11e8c:	b	12150 <fputs@plt+0xd9c>
   11e90:	ldr	r0, [sp, #40]	; 0x28
   11e94:	cmp	r0, #7
   11e98:	bhi	11fc8 <fputs@plt+0xc14>
   11e9c:	mov	r1, #1
   11ea0:	mov	r2, #204	; 0xcc
   11ea4:	tst	r2, r1, lsl r0
   11ea8:	bne	11ed0 <fputs@plt+0xb1c>
   11eac:	mov	r2, #48	; 0x30
   11eb0:	tst	r2, r1, lsl r0
   11eb4:	beq	11fc8 <fputs@plt+0xc14>
   11eb8:	mov	r0, sl
   11ebc:	bl	12878 <fputs@plt+0x14c4>
   11ec0:	bl	12740 <fputs@plt+0x138c>
   11ec4:	mov	sl, r0
   11ec8:	mov	r0, #0
   11ecc:	bl	1279c <fputs@plt+0x13e8>
   11ed0:	mov	r0, r6
   11ed4:	str	r0, [sp, #28]
   11ed8:	mov	r0, #0
   11edc:	bl	1279c <fputs@plt+0x13e8>
   11ee0:	cmp	r0, #0
   11ee4:	beq	11fc0 <fputs@plt+0xc0c>
   11ee8:	ldrb	r1, [r0]
   11eec:	cmp	r1, #0
   11ef0:	ldr	r6, [sp, #28]
   11ef4:	beq	11e74 <fputs@plt+0xac0>
   11ef8:	str	r0, [sp, #24]
   11efc:	ldr	r0, [sp, #40]	; 0x28
   11f00:	cmp	r0, #3
   11f04:	bhi	11f1c <fputs@plt+0xb68>
   11f08:	mov	r0, #0
   11f0c:	bl	1279c <fputs@plt+0x13e8>
   11f10:	str	r0, [sp, #32]
   11f14:	mov	r0, #0
   11f18:	bl	1279c <fputs@plt+0x13e8>
   11f1c:	mov	r0, #0
   11f20:	bl	1279c <fputs@plt+0x13e8>
   11f24:	mov	r6, r0
   11f28:	bl	111f8 <strlen@plt>
   11f2c:	add	r0, r6, r0
   11f30:	add	r0, r0, #2
   11f34:	bl	128d4 <fputs@plt+0x1520>
   11f38:	str	r0, [sp, #20]
   11f3c:	cmp	r6, #0
   11f40:	ldrbne	r0, [r6]
   11f44:	cmpne	r0, #0
   11f48:	bne	11f54 <fputs@plt+0xba0>
   11f4c:	movw	r6, #57819	; 0xe1db
   11f50:	movt	r6, #7
   11f54:	ldr	r0, [sp, #40]	; 0x28
   11f58:	cmp	r0, #1
   11f5c:	bhi	11ff0 <fputs@plt+0xc3c>
   11f60:	mov	r0, sl
   11f64:	mov	r1, #33	; 0x21
   11f68:	bl	11144 <strchr@plt>
   11f6c:	cmp	r0, #0
   11f70:	beq	11ff0 <fputs@plt+0xc3c>
   11f74:	movw	r0, #40240	; 0x9d30
   11f78:	movt	r0, #9
   11f7c:	ldr	r0, [r0]
   11f80:	str	r6, [sp]
   11f84:	movw	r1, #57827	; 0xe1e3
   11f88:	movt	r1, #7
   11f8c:	mov	r2, sl
   11f90:	ldr	r6, [sp, #28]
   11f94:	mov	r3, r6
   11f98:	bl	112a0 <fprintf@plt>
   11f9c:	movw	r0, #40240	; 0x9d30
   11fa0:	movt	r0, #9
   11fa4:	ldr	r3, [r0]
   11fa8:	movw	r0, #57869	; 0xe20d
   11fac:	movt	r0, #7
   11fb0:	mov	r1, #41	; 0x29
   11fb4:	mov	r2, #1
   11fb8:	bl	11270 <fwrite@plt>
   11fbc:	b	11e74 <fputs@plt+0xac0>
   11fc0:	ldr	r6, [sp, #28]
   11fc4:	b	11e74 <fputs@plt+0xac0>
   11fc8:	mov	r6, #0
   11fcc:	mov	r0, #0
   11fd0:	bl	1279c <fputs@plt+0x13e8>
   11fd4:	cmp	r0, #0
   11fd8:	beq	11e74 <fputs@plt+0xac0>
   11fdc:	ldrb	r1, [r0]
   11fe0:	cmp	r1, #0
   11fe4:	mov	r6, r0
   11fe8:	bne	11ed4 <fputs@plt+0xb20>
   11fec:	b	11e74 <fputs@plt+0xac0>
   11ff0:	ldr	r1, [sp, #32]
   11ff4:	cmp	r1, #0
   11ff8:	ldrbne	r0, [r1]
   11ffc:	cmpne	r0, #0
   12000:	bne	12018 <fputs@plt+0xc64>
   12004:	add	r0, sp, #44	; 0x2c
   12008:	mov	r1, #260	; 0x104
   1200c:	movw	r2, #17688	; 0x4518
   12010:	movt	r2, #8
   12014:	b	1202c <fputs@plt+0xc78>
   12018:	str	r1, [sp]
   1201c:	add	r0, sp, #44	; 0x2c
   12020:	mov	r1, #260	; 0x104
   12024:	movw	r2, #57911	; 0xe237
   12028:	movt	r2, #7
   1202c:	ldr	r3, [sp, #24]
   12030:	bl	11330 <snprintf@plt>
   12034:	movw	r1, #37160	; 0x9128
   12038:	movt	r1, #9
   1203c:	ldrb	r0, [r1, #5]
   12040:	cmp	r0, #0
   12044:	bne	120b8 <fputs@plt+0xd04>
   12048:	ldrb	r0, [r1, #8]
   1204c:	cmp	r0, #0
   12050:	bne	12070 <fputs@plt+0xcbc>
   12054:	ldr	r0, [sp, #40]	; 0x28
   12058:	movw	r1, #59824	; 0xe9b0
   1205c:	movt	r1, #7
   12060:	ldr	r2, [r1, r0, lsl #2]
   12064:	mov	r0, sl
   12068:	ldr	r1, [sp, #28]
   1206c:	bl	12920 <fputs@plt+0x156c>
   12070:	ldr	r0, [sp, #28]
   12074:	stm	sp, {r0, r6}
   12078:	ldr	r0, [sp, #20]
   1207c:	str	r0, [sp, #8]
   12080:	str	r8, [sp, #12]
   12084:	add	r0, sp, #44	; 0x2c
   12088:	str	r0, [sp, #16]
   1208c:	ldr	r0, [sp, #40]	; 0x28
   12090:	movw	r1, #59824	; 0xe9b0
   12094:	movt	r1, #7
   12098:	ldr	r2, [r1, r0, lsl #2]
   1209c:	mov	r0, #0
   120a0:	movw	r1, #57919	; 0xe23f
   120a4:	movt	r1, #7
   120a8:	mov	r3, sl
   120ac:	bl	12b54 <fputs@plt+0x17a0>
   120b0:	movw	r1, #37160	; 0x9128
   120b4:	movt	r1, #9
   120b8:	ldrb	r0, [r1, #5]
   120bc:	cmp	r0, #0
   120c0:	movwne	r0, #37160	; 0x9128
   120c4:	movtne	r0, #9
   120c8:	ldrbne	r0, [r0, #6]
   120cc:	cmpne	r0, #0
   120d0:	beq	1211c <fputs@plt+0xd68>
   120d4:	movw	r0, #40236	; 0x9d2c
   120d8:	movt	r0, #9
   120dc:	ldr	r0, [r0]
   120e0:	str	sl, [sp]
   120e4:	ldr	r1, [sp, #28]
   120e8:	stmib	sp, {r1, r6}
   120ec:	add	r1, sp, #44	; 0x2c
   120f0:	str	r1, [sp, #12]
   120f4:	ldr	r1, [sp, #20]
   120f8:	str	r1, [sp, #16]
   120fc:	ldr	r1, [sp, #40]	; 0x28
   12100:	movw	r2, #59824	; 0xe9b0
   12104:	movt	r2, #7
   12108:	ldr	r2, [r2, r1, lsl #2]
   1210c:	movw	r1, #58013	; 0xe29d
   12110:	movt	r1, #7
   12114:	mov	r3, r8
   12118:	bl	112a0 <fprintf@plt>
   1211c:	mov	r0, r7
   12120:	mov	r1, #512	; 0x200
   12124:	mov	r2, r5
   12128:	bl	11198 <fgets_unlocked@plt>
   1212c:	ldr	r3, [sp, #36]	; 0x24
   12130:	add	r3, r3, #1
   12134:	cmp	r0, #0
   12138:	movw	r6, #37160	; 0x9128
   1213c:	movt	r6, #9
   12140:	ldr	sl, [sp, #40]	; 0x28
   12144:	ldr	r0, [sp, #28]
   12148:	bne	11e28 <fputs@plt+0xa74>
   1214c:	b	121cc <fputs@plt+0xe18>
   12150:	movw	r6, #37160	; 0x9128
   12154:	movt	r6, #9
   12158:	ldr	sl, [sp, #40]	; 0x28
   1215c:	ldr	r3, [sp, #36]	; 0x24
   12160:	b	121cc <fputs@plt+0xe18>
   12164:	ldrb	r0, [r6, #6]
   12168:	cmp	r0, #0
   1216c:	beq	121ac <fputs@plt+0xdf8>
   12170:	movw	r0, #59856	; 0xe9d0
   12174:	movt	r0, #7
   12178:	ldr	r0, [r0, sl, lsl #2]
   1217c:	ldrb	r0, [r0]
   12180:	mov	r2, #10
   12184:	cmp	r0, #0
   12188:	movweq	r2, #15
   1218c:	movw	r0, #40236	; 0x9d2c
   12190:	movt	r0, #9
   12194:	ldr	r0, [r0]
   12198:	movw	r1, #57812	; 0xe1d4
   1219c:	movt	r1, #7
   121a0:	movw	r3, #57681	; 0xe151
   121a4:	movt	r3, #7
   121a8:	bl	112a0 <fprintf@plt>
   121ac:	movw	r0, #40248	; 0x9d38
   121b0:	movt	r0, #9
   121b4:	ldr	r1, [r0, #16]
   121b8:	add	r1, r1, #1
   121bc:	str	r1, [r0, #16]
   121c0:	sub	sp, fp, #28
   121c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121c8:	mov	r3, #0
   121cc:	movw	r0, #59916	; 0xea0c
   121d0:	movt	r0, #7
   121d4:	ldrb	r0, [r0, sl]
   121d8:	sub	r1, r0, #68	; 0x44
   121dc:	cmp	r1, #20
   121e0:	bhi	12280 <fputs@plt+0xecc>
   121e4:	movw	r0, #40248	; 0x9d38
   121e8:	movt	r0, #9
   121ec:	add	r2, pc, #0
   121f0:	ldr	pc, [r2, r1, lsl #2]
   121f4:	andeq	r2, r1, r8, asr #4
   121f8:	andeq	r2, r1, r0, lsl #5
   121fc:	andeq	r2, r1, r0, lsl #5
   12200:	andeq	r2, r1, r0, lsl #5
   12204:	andeq	r2, r1, r0, lsl #5
   12208:	andeq	r2, r1, r0, lsl #5
   1220c:	andeq	r2, r1, r0, lsl #5
   12210:	andeq	r2, r1, r4, ror r2
   12214:	andeq	r2, r1, r0, lsl #5
   12218:	andeq	r2, r1, r0, lsl #5
   1221c:	andeq	r2, r1, r0, lsl #5
   12220:	andeq	r2, r1, r0, lsl #5
   12224:	andeq	r2, r1, r0, lsl #5
   12228:	andeq	r2, r1, r0, lsl #5
   1222c:	andeq	r2, r1, r8, asr r2
   12230:	andeq	r2, r1, r0, lsl #5
   12234:	andeq	r2, r1, r0, lsl #5
   12238:	andeq	r2, r1, r0, lsl #5
   1223c:	andeq	r2, r1, r0, lsl #5
   12240:	andeq	r2, r1, r0, lsl #5
   12244:	andeq	r2, r1, r8, ror #4
   12248:	movw	r0, #40248	; 0x9d38
   1224c:	movt	r0, #9
   12250:	add	r0, r0, #4
   12254:	b	12274 <fputs@plt+0xec0>
   12258:	movw	r0, #40248	; 0x9d38
   1225c:	movt	r0, #9
   12260:	add	r0, r0, #12
   12264:	b	12274 <fputs@plt+0xec0>
   12268:	movw	r0, #40248	; 0x9d38
   1226c:	movt	r0, #9
   12270:	add	r0, r0, #8
   12274:	ldr	r1, [r0]
   12278:	add	r1, r1, r3
   1227c:	str	r1, [r0]
   12280:	ldrb	r0, [r6, #6]
   12284:	cmp	r0, #0
   12288:	beq	122c8 <fputs@plt+0xf14>
   1228c:	movw	r0, #59856	; 0xe9d0
   12290:	movt	r0, #7
   12294:	ldr	r0, [r0, sl, lsl #2]
   12298:	ldrb	r0, [r0]
   1229c:	mov	r2, #10
   122a0:	cmp	r0, #0
   122a4:	movweq	r2, #15
   122a8:	movw	r0, #40236	; 0x9d2c
   122ac:	movt	r0, #9
   122b0:	ldr	r0, [r0]
   122b4:	movw	r1, #58076	; 0xe2dc
   122b8:	movt	r1, #7
   122bc:	movw	r3, #58081	; 0xe2e1
   122c0:	movt	r3, #7
   122c4:	bl	112a0 <fprintf@plt>
   122c8:	mov	r0, r5
   122cc:	bl	1112c <fclose@plt>
   122d0:	sub	sp, fp, #28
   122d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122dc:	add	fp, sp, #28
   122e0:	sub	sp, sp, #44	; 0x2c
   122e4:	mov	r4, r1
   122e8:	mov	r5, r0
   122ec:	movw	r0, #59824	; 0xe9b0
   122f0:	movt	r0, #7
   122f4:	ldr	r6, [r0, r1, lsl #2]
   122f8:	mov	r0, r6
   122fc:	bl	12628 <fputs@plt+0x1274>
   12300:	cmp	r0, #0
   12304:	beq	125c8 <fputs@plt+0x1214>
   12308:	movw	r1, #57490	; 0xe092
   1230c:	movt	r1, #7
   12310:	mov	r0, r5
   12314:	bl	11258 <strstr@plt>
   12318:	cmp	r0, #0
   1231c:	beq	12334 <fputs@plt+0xf80>
   12320:	movw	r0, #44364	; 0xad4c
   12324:	movt	r0, #9
   12328:	movw	r2, #57496	; 0xe098
   1232c:	movt	r2, #7
   12330:	b	12344 <fputs@plt+0xf90>
   12334:	movw	r0, #44364	; 0xad4c
   12338:	movt	r0, #9
   1233c:	movw	r2, #57578	; 0xe0ea
   12340:	movt	r2, #7
   12344:	mov	r1, #1024	; 0x400
   12348:	mov	r3, r6
   1234c:	bl	11330 <snprintf@plt>
   12350:	add	r0, sp, #28
   12354:	movw	r1, #44364	; 0xad4c
   12358:	movt	r1, #9
   1235c:	bl	12c78 <fputs@plt+0x18c4>
   12360:	ldr	r0, [sp, #32]
   12364:	cmp	r0, #0
   12368:	ble	125d0 <fputs@plt+0x121c>
   1236c:	movw	r6, #37160	; 0x9128
   12370:	movt	r6, #9
   12374:	ldrb	r0, [r6, #6]
   12378:	cmp	r0, #0
   1237c:	beq	1239c <fputs@plt+0xfe8>
   12380:	movw	r0, #40236	; 0x9d2c
   12384:	movt	r0, #9
   12388:	ldr	r0, [r0]
   1238c:	movw	r1, #57660	; 0xe13c
   12390:	movt	r1, #7
   12394:	mov	r2, r5
   12398:	bl	112a0 <fprintf@plt>
   1239c:	movw	r1, #32266	; 0x7e0a
   123a0:	movt	r1, #8
   123a4:	mov	r0, r5
   123a8:	bl	11168 <fopen@plt>
   123ac:	str	r0, [sp, #24]
   123b0:	cmp	r0, #0
   123b4:	beq	125e0 <fputs@plt+0x122c>
   123b8:	ldr	r0, [sp, #32]
   123bc:	cmp	r0, #1
   123c0:	blt	12584 <fputs@plt+0x11d0>
   123c4:	mov	sl, #0
   123c8:	movw	r6, #45388	; 0xb14c
   123cc:	movt	r6, #9
   123d0:	mov	r5, #1
   123d4:	mov	r9, #12
   123d8:	cmp	r4, #7
   123dc:	bhi	124f4 <fputs@plt+0x1140>
   123e0:	tst	r9, r5, lsl r4
   123e4:	bne	12444 <fputs@plt+0x1090>
   123e8:	mov	r0, #48	; 0x30
   123ec:	tst	r0, r5, lsl r4
   123f0:	bne	124a0 <fputs@plt+0x10ec>
   123f4:	mov	r0, #192	; 0xc0
   123f8:	tst	r0, r5, lsl r4
   123fc:	beq	124f4 <fputs@plt+0x1140>
   12400:	ldr	r0, [sp, #28]
   12404:	ldr	r0, [r0, sl, lsl #2]
   12408:	ldr	r7, [r0]
   1240c:	ldr	r0, [r0, #8]
   12410:	bl	12660 <fputs@plt+0x12ac>
   12414:	ldr	r1, [sp, #28]
   12418:	ldr	r1, [r1, sl, lsl #2]
   1241c:	ldr	r2, [r1, #12]
   12420:	ldr	r1, [r1, #16]
   12424:	stm	sp, {r0, r2}
   12428:	str	r1, [sp, #8]
   1242c:	mov	r0, r6
   12430:	mov	r1, #512	; 0x200
   12434:	movw	r2, #57714	; 0xe172
   12438:	movt	r2, #7
   1243c:	mov	r3, r7
   12440:	b	12564 <fputs@plt+0x11b0>
   12444:	ldr	r0, [sp, #28]
   12448:	ldr	r0, [r0, sl, lsl #2]
   1244c:	ldr	r8, [r0]
   12450:	ldr	r0, [r0, #8]
   12454:	bl	12660 <fputs@plt+0x12ac>
   12458:	mov	r9, r0
   1245c:	ldr	r0, [sp, #28]
   12460:	ldr	r0, [r0, sl, lsl #2]
   12464:	ldr	r0, [r0, #16]
   12468:	bl	126c4 <fputs@plt+0x1310>
   1246c:	ldr	r1, [sp, #28]
   12470:	ldr	r1, [r1, sl, lsl #2]
   12474:	ldr	r2, [r1, #12]
   12478:	ldr	r1, [r1, #16]
   1247c:	str	r9, [sp]
   12480:	mov	r9, #12
   12484:	stmib	sp, {r0, r2}
   12488:	str	r1, [sp, #12]
   1248c:	mov	r0, r6
   12490:	mov	r1, #512	; 0x200
   12494:	movw	r2, #57738	; 0xe18a
   12498:	movt	r2, #7
   1249c:	b	1255c <fputs@plt+0x11a8>
   124a0:	ldr	r0, [sp, #28]
   124a4:	ldr	r0, [r0, sl, lsl #2]
   124a8:	ldr	r0, [r0]
   124ac:	bl	12740 <fputs@plt+0x138c>
   124b0:	mov	r7, r0
   124b4:	ldr	r0, [sp, #28]
   124b8:	ldr	r0, [r0, sl, lsl #2]
   124bc:	ldr	r0, [r0, #8]
   124c0:	bl	12660 <fputs@plt+0x12ac>
   124c4:	ldr	r1, [sp, #28]
   124c8:	ldr	r1, [r1, sl, lsl #2]
   124cc:	ldr	r2, [r1, #12]
   124d0:	ldr	r1, [r1, #16]
   124d4:	stm	sp, {r0, r2}
   124d8:	str	r1, [sp, #8]
   124dc:	mov	r0, r6
   124e0:	mov	r1, #512	; 0x200
   124e4:	movw	r2, #57691	; 0xe15b
   124e8:	movt	r2, #7
   124ec:	mov	r3, r7
   124f0:	b	12564 <fputs@plt+0x11b0>
   124f4:	ldr	r0, [sp, #28]
   124f8:	ldr	r0, [r0, sl, lsl #2]
   124fc:	ldr	r8, [r0]
   12500:	mov	r5, r6
   12504:	ldr	r6, [r0, #4]
   12508:	ldr	r0, [r0, #8]
   1250c:	bl	12660 <fputs@plt+0x12ac>
   12510:	mov	r7, r0
   12514:	ldr	r0, [sp, #28]
   12518:	ldr	r0, [r0, sl, lsl #2]
   1251c:	ldr	r0, [r0, #16]
   12520:	bl	126c4 <fputs@plt+0x1310>
   12524:	ldr	r1, [sp, #28]
   12528:	ldr	r1, [r1, sl, lsl #2]
   1252c:	ldr	r2, [r1, #12]
   12530:	ldr	r1, [r1, #16]
   12534:	str	r6, [sp]
   12538:	mov	r6, r5
   1253c:	str	r7, [sp, #4]
   12540:	str	r0, [sp, #8]
   12544:	str	r2, [sp, #12]
   12548:	str	r1, [sp, #16]
   1254c:	mov	r0, r5
   12550:	mov	r1, #512	; 0x200
   12554:	movw	r2, #57733	; 0xe185
   12558:	movt	r2, #7
   1255c:	mov	r3, r8
   12560:	mov	r5, #1
   12564:	bl	11330 <snprintf@plt>
   12568:	mov	r0, r6
   1256c:	ldr	r1, [sp, #24]
   12570:	bl	113b4 <fputs@plt>
   12574:	add	sl, sl, #1
   12578:	ldr	r0, [sp, #32]
   1257c:	cmp	sl, r0
   12580:	blt	123d8 <fputs@plt+0x1024>
   12584:	add	r0, sp, #28
   12588:	bl	12e50 <fputs@plt+0x1a9c>
   1258c:	movw	r0, #37160	; 0x9128
   12590:	movt	r0, #9
   12594:	ldrb	r0, [r0, #6]
   12598:	cmp	r0, #0
   1259c:	beq	125c0 <fputs@plt+0x120c>
   125a0:	movw	r0, #40236	; 0x9d2c
   125a4:	movt	r0, #9
   125a8:	ldr	r3, [r0]
   125ac:	movw	r0, #57765	; 0xe1a5
   125b0:	movt	r0, #7
   125b4:	mov	r1, #10
   125b8:	mov	r2, #1
   125bc:	bl	11270 <fwrite@plt>
   125c0:	ldr	r0, [sp, #24]
   125c4:	bl	1112c <fclose@plt>
   125c8:	sub	sp, fp, #28
   125cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125d0:	add	r0, sp, #28
   125d4:	bl	12e50 <fputs@plt+0x1a9c>
   125d8:	sub	sp, fp, #28
   125dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125e0:	ldrb	r0, [r6, #6]
   125e4:	cmp	r0, #0
   125e8:	beq	1260c <fputs@plt+0x1258>
   125ec:	movw	r0, #40236	; 0x9d2c
   125f0:	movt	r0, #9
   125f4:	ldr	r3, [r0]
   125f8:	movw	r0, #57680	; 0xe150
   125fc:	movt	r0, #7
   12600:	mov	r1, #10
   12604:	mov	r2, #1
   12608:	bl	11270 <fwrite@plt>
   1260c:	movw	r0, #40248	; 0x9d38
   12610:	movt	r0, #9
   12614:	ldr	r1, [r0, #16]
   12618:	add	r1, r1, #1
   1261c:	str	r1, [r0, #16]
   12620:	sub	sp, fp, #28
   12624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12628:	push	{r4, sl, fp, lr}
   1262c:	add	fp, sp, #8
   12630:	sub	sp, sp, #16
   12634:	mov	r2, r0
   12638:	mov	r4, sp
   1263c:	movw	r1, #57776	; 0xe1b0
   12640:	movt	r1, #7
   12644:	mov	r0, r4
   12648:	bl	12c78 <fputs@plt+0x18c4>
   1264c:	mov	r0, r4
   12650:	bl	12e50 <fputs@plt+0x1a9c>
   12654:	ldr	r0, [sp, #4]
   12658:	sub	sp, fp, #8
   1265c:	pop	{r4, sl, fp, pc}
   12660:	cmp	r0, #0
   12664:	moveq	r0, #0
   12668:	bxeq	lr
   1266c:	movw	r1, #45900	; 0xb34c
   12670:	movt	r1, #9
   12674:	b	12680 <fputs@plt+0x12cc>
   12678:	strb	r2, [r1], #1
   1267c:	add	r0, r0, #1
   12680:	ldrb	r2, [r0]
   12684:	cmp	r2, #34	; 0x22
   12688:	beq	126a0 <fputs@plt+0x12ec>
   1268c:	cmp	r2, #58	; 0x3a
   12690:	beq	126a8 <fputs@plt+0x12f4>
   12694:	cmp	r2, #0
   12698:	bne	12678 <fputs@plt+0x12c4>
   1269c:	b	126b0 <fputs@plt+0x12fc>
   126a0:	mov	r2, #39	; 0x27
   126a4:	b	12678 <fputs@plt+0x12c4>
   126a8:	mov	r2, #32
   126ac:	b	12678 <fputs@plt+0x12c4>
   126b0:	mov	r0, #0
   126b4:	strb	r0, [r1]
   126b8:	movw	r0, #45900	; 0xb34c
   126bc:	movt	r0, #9
   126c0:	bx	lr
   126c4:	push	{r4, sl, fp, lr}
   126c8:	add	fp, sp, #8
   126cc:	sub	sp, sp, #24
   126d0:	mov	r4, #0
   126d4:	mov	r1, #0
   126d8:	mov	r2, #10
   126dc:	bl	11228 <strtol@plt>
   126e0:	str	r0, [fp, #-12]
   126e4:	sub	r0, fp, #12
   126e8:	bl	11348 <gmtime@plt>
   126ec:	cmp	r0, #0
   126f0:	beq	12734 <fputs@plt+0x1380>
   126f4:	ldmib	r0, {r1, r2, r3, r4}
   126f8:	ldr	r0, [r0, #20]
   126fc:	add	r4, r4, #1
   12700:	str	r4, [sp]
   12704:	str	r3, [sp, #4]
   12708:	str	r2, [sp, #8]
   1270c:	str	r1, [sp, #12]
   12710:	movw	r1, #1900	; 0x76c
   12714:	add	r3, r0, r1
   12718:	movw	r4, #46924	; 0xb74c
   1271c:	movt	r4, #9
   12720:	movw	r2, #57793	; 0xe1c1
   12724:	movt	r2, #7
   12728:	mov	r0, r4
   1272c:	mov	r1, #32
   12730:	bl	11330 <snprintf@plt>
   12734:	mov	r0, r4
   12738:	sub	sp, fp, #8
   1273c:	pop	{r4, sl, fp, pc}
   12740:	cmp	r0, #0
   12744:	moveq	r0, #0
   12748:	bxeq	lr
   1274c:	movw	r1, #46956	; 0xb76c
   12750:	movt	r1, #9
   12754:	movw	r2, #8796	; 0x225c
   12758:	b	12764 <fputs@plt+0x13b0>
   1275c:	add	r0, r0, #1
   12760:	add	r1, r1, #1
   12764:	ldrb	r3, [r0]
   12768:	cmp	r3, #34	; 0x22
   1276c:	beq	12780 <fputs@plt+0x13cc>
   12770:	cmp	r3, #0
   12774:	beq	12788 <fputs@plt+0x13d4>
   12778:	strb	r3, [r1]
   1277c:	b	1275c <fputs@plt+0x13a8>
   12780:	strh	r2, [r1], #1
   12784:	b	1275c <fputs@plt+0x13a8>
   12788:	mov	r0, #0
   1278c:	strb	r0, [r1]
   12790:	movw	r0, #46956	; 0xb76c
   12794:	movt	r0, #9
   12798:	bx	lr
   1279c:	push	{r4, r5, fp, lr}
   127a0:	add	fp, sp, #8
   127a4:	cmp	r0, #0
   127a8:	beq	127c0 <fputs@plt+0x140c>
   127ac:	mov	r4, r0
   127b0:	movw	r0, #47980	; 0xbb6c
   127b4:	movt	r0, #9
   127b8:	str	r4, [r0]
   127bc:	b	127d8 <fputs@plt+0x1424>
   127c0:	movw	r0, #47980	; 0xbb6c
   127c4:	movt	r0, #9
   127c8:	ldr	r4, [r0]
   127cc:	cmp	r4, #0
   127d0:	moveq	r0, #0
   127d4:	popeq	{r4, r5, fp, pc}
   127d8:	ldrb	r1, [r4]
   127dc:	mov	r0, #0
   127e0:	cmp	r1, #34	; 0x22
   127e4:	bne	12874 <fputs@plt+0x14c0>
   127e8:	mov	r0, r4
   127ec:	mov	r1, #44	; 0x2c
   127f0:	bl	11144 <strchr@plt>
   127f4:	add	r5, r4, #1
   127f8:	cmp	r0, #0
   127fc:	bne	12818 <fputs@plt+0x1464>
   12800:	b	12840 <fputs@plt+0x148c>
   12804:	mov	r0, r1
   12808:	mov	r1, #44	; 0x2c
   1280c:	bl	11144 <strchr@plt>
   12810:	cmp	r0, #0
   12814:	beq	12840 <fputs@plt+0x148c>
   12818:	ldrb	r2, [r0, #-1]
   1281c:	add	r1, r0, #1
   12820:	cmp	r2, #34	; 0x22
   12824:	bne	12804 <fputs@plt+0x1450>
   12828:	movw	r2, #47980	; 0xbb6c
   1282c:	movt	r2, #9
   12830:	str	r1, [r2]
   12834:	mov	r1, #0
   12838:	strb	r1, [r0, #-1]
   1283c:	b	12870 <fputs@plt+0x14bc>
   12840:	mov	r0, r4
   12844:	bl	111f8 <strlen@plt>
   12848:	mov	r1, r0
   1284c:	movw	r2, #47980	; 0xbb6c
   12850:	movt	r2, #9
   12854:	mov	r0, #0
   12858:	str	r0, [r2]
   1285c:	ldrb	r2, [r4, r1]
   12860:	cmp	r2, #34	; 0x22
   12864:	popne	{r4, r5, fp, pc}
   12868:	mov	r0, #0
   1286c:	strb	r0, [r4, r1]
   12870:	mov	r0, r5
   12874:	pop	{r4, r5, fp, pc}
   12878:	cmp	r0, #0
   1287c:	moveq	r0, #0
   12880:	bxeq	lr
   12884:	movw	r1, #47984	; 0xbb70
   12888:	movt	r1, #9
   1288c:	movw	r2, #29532	; 0x735c
   12890:	b	1289c <fputs@plt+0x14e8>
   12894:	add	r0, r0, #1
   12898:	add	r1, r1, #1
   1289c:	ldrb	r3, [r0]
   128a0:	cmp	r3, #32
   128a4:	beq	128b8 <fputs@plt+0x1504>
   128a8:	cmp	r3, #0
   128ac:	beq	128c0 <fputs@plt+0x150c>
   128b0:	strb	r3, [r1]
   128b4:	b	12894 <fputs@plt+0x14e0>
   128b8:	strh	r2, [r1], #1
   128bc:	b	12894 <fputs@plt+0x14e0>
   128c0:	mov	r0, #0
   128c4:	strb	r0, [r1]
   128c8:	movw	r0, #47984	; 0xbb70
   128cc:	movt	r0, #9
   128d0:	bx	lr
   128d4:	cmp	r0, #0
   128d8:	moveq	r0, #0
   128dc:	bxeq	lr
   128e0:	movw	r1, #49008	; 0xbf70
   128e4:	movt	r1, #9
   128e8:	b	128f0 <fputs@plt+0x153c>
   128ec:	add	r0, r0, #1
   128f0:	ldrb	r2, [r0]
   128f4:	cmp	r2, #34	; 0x22
   128f8:	beq	128ec <fputs@plt+0x1538>
   128fc:	cmp	r2, #0
   12900:	beq	1290c <fputs@plt+0x1558>
   12904:	strb	r2, [r1], #1
   12908:	b	128ec <fputs@plt+0x1538>
   1290c:	mov	r0, #0
   12910:	strb	r0, [r1]
   12914:	movw	r0, #49008	; 0xbf70
   12918:	movt	r0, #9
   1291c:	bx	lr
   12920:	push	{fp, lr}
   12924:	mov	fp, sp
   12928:	sub	sp, sp, #8
   1292c:	mov	r3, r0
   12930:	str	r1, [sp]
   12934:	movw	r1, #58091	; 0xe2eb
   12938:	movt	r1, #7
   1293c:	mov	r0, #0
   12940:	bl	12b54 <fputs@plt+0x17a0>
   12944:	mov	sp, fp
   12948:	pop	{fp, pc}
   1294c:	push	{r4, sl, fp, lr}
   12950:	add	fp, sp, #8
   12954:	sub	sp, sp, #16
   12958:	mov	r2, r0
   1295c:	mov	r4, sp
   12960:	movw	r1, #58318	; 0xe3ce
   12964:	movt	r1, #7
   12968:	mov	r0, r4
   1296c:	bl	12c78 <fputs@plt+0x18c4>
   12970:	mov	r0, r4
   12974:	bl	12e50 <fputs@plt+0x1a9c>
   12978:	ldr	r0, [sp, #4]
   1297c:	sub	sp, fp, #8
   12980:	pop	{r4, sl, fp, pc}
   12984:	push	{r4, sl, fp, lr}
   12988:	add	fp, sp, #8
   1298c:	sub	sp, sp, #4224	; 0x1080
   12990:	movw	r1, #56104	; 0xdb28
   12994:	movt	r1, #9
   12998:	str	r0, [r1]
   1299c:	movw	r0, #59924	; 0xea14
   129a0:	movt	r0, #7
   129a4:	bl	11138 <getenv@plt>
   129a8:	cmp	r0, #0
   129ac:	beq	129bc <fputs@plt+0x1608>
   129b0:	mov	r1, r0
   129b4:	add	r0, sp, #128	; 0x80
   129b8:	b	129c8 <fputs@plt+0x1614>
   129bc:	add	r0, sp, #128	; 0x80
   129c0:	movw	r1, #59937	; 0xea21
   129c4:	movt	r1, #7
   129c8:	mov	r2, #4096	; 0x1000
   129cc:	bl	111a4 <rb_strlcpy@plt>
   129d0:	add	r0, sp, #128	; 0x80
   129d4:	movw	r4, #56100	; 0xdb24
   129d8:	movt	r4, #9
   129dc:	mov	r1, r4
   129e0:	bl	1eaf4 <fputs@plt+0xd740>
   129e4:	cmp	r0, #0
   129e8:	beq	12a08 <fputs@plt+0x1654>
   129ec:	ldr	r0, [r4]
   129f0:	bl	1bd24 <fputs@plt+0xa970>
   129f4:	mov	r3, r0
   129f8:	mov	r4, sp
   129fc:	movw	r2, #59962	; 0xea3a
   12a00:	movt	r2, #7
   12a04:	b	12a40 <fputs@plt+0x168c>
   12a08:	add	r0, sp, #128	; 0x80
   12a0c:	mov	r1, #2
   12a10:	bl	111d4 <access@plt>
   12a14:	cmp	r0, #0
   12a18:	moveq	r0, #0
   12a1c:	subeq	sp, fp, #8
   12a20:	popeq	{r4, sl, fp, pc}
   12a24:	bl	113a8 <__errno_location@plt>
   12a28:	ldr	r0, [r0]
   12a2c:	bl	110a8 <strerror@plt>
   12a30:	mov	r3, r0
   12a34:	mov	r4, sp
   12a38:	movw	r2, #59997	; 0xea5d
   12a3c:	movt	r2, #7
   12a40:	mov	r0, r4
   12a44:	mov	r1, #128	; 0x80
   12a48:	bl	11330 <snprintf@plt>
   12a4c:	mov	r0, r4
   12a50:	bl	12a60 <fputs@plt+0x16ac>
   12a54:	mvn	r0, #0
   12a58:	sub	sp, fp, #8
   12a5c:	pop	{r4, sl, fp, pc}
   12a60:	sub	sp, sp, #12
   12a64:	push	{r4, r5, r6, r7, fp, lr}
   12a68:	add	fp, sp, #16
   12a6c:	sub	sp, sp, #260	; 0x104
   12a70:	mov	ip, r0
   12a74:	add	r0, fp, #8
   12a78:	stm	r0, {r1, r2, r3}
   12a7c:	movw	r5, #56104	; 0xdb28
   12a80:	movt	r5, #9
   12a84:	ldr	r0, [r5]
   12a88:	cmp	r0, #0
   12a8c:	beq	12ac8 <fputs@plt+0x1714>
   12a90:	add	r3, fp, #8
   12a94:	str	r3, [sp]
   12a98:	add	r4, sp, #4
   12a9c:	mov	r0, r4
   12aa0:	mov	r1, #256	; 0x100
   12aa4:	mov	r2, ip
   12aa8:	bl	11120 <vsnprintf@plt>
   12aac:	ldr	r1, [r5]
   12ab0:	mov	r0, r4
   12ab4:	blx	r1
   12ab8:	sub	sp, fp, #16
   12abc:	pop	{r4, r5, r6, r7, fp, lr}
   12ac0:	add	sp, sp, #12
   12ac4:	bx	lr
   12ac8:	mov	r0, #1
   12acc:	bl	1139c <exit@plt>
   12ad0:	movw	r0, #56100	; 0xdb24
   12ad4:	movt	r0, #9
   12ad8:	ldr	r0, [r0]
   12adc:	cmp	r0, #0
   12ae0:	bxeq	lr
   12ae4:	b	1dd28 <fputs@plt+0xc974>
   12ae8:	push	{r4, sl, fp, lr}
   12aec:	add	fp, sp, #8
   12af0:	mov	r4, r0
   12af4:	bl	111f8 <strlen@plt>
   12af8:	mov	r1, r0
   12afc:	mov	r0, #0
   12b00:	cmp	r0, r1, lsr #10
   12b04:	popne	{r4, sl, fp, pc}
   12b08:	movw	r0, #49022	; 0xbf7e
   12b0c:	movt	r0, #9
   12b10:	mov	r1, #39	; 0x27
   12b14:	b	12b20 <fputs@plt+0x176c>
   12b18:	ldrb	r2, [r4], #1
   12b1c:	strb	r2, [r0], #1
   12b20:	ldrb	r2, [r4]
   12b24:	cmp	r2, #39	; 0x27
   12b28:	beq	12b38 <fputs@plt+0x1784>
   12b2c:	cmp	r2, #0
   12b30:	bne	12b18 <fputs@plt+0x1764>
   12b34:	b	12b40 <fputs@plt+0x178c>
   12b38:	strb	r1, [r0], #1
   12b3c:	b	12b18 <fputs@plt+0x1764>
   12b40:	mov	r1, #0
   12b44:	strb	r1, [r0]
   12b48:	movw	r0, #49022	; 0xbf7e
   12b4c:	movt	r0, #9
   12b50:	pop	{r4, sl, fp, pc}
   12b54:	sub	sp, sp, #8
   12b58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b5c:	add	fp, sp, #28
   12b60:	sub	sp, sp, #12
   12b64:	mov	r7, r1
   12b68:	mov	r4, r0
   12b6c:	str	r3, [fp, #12]
   12b70:	str	r2, [fp, #8]
   12b74:	add	r3, fp, #8
   12b78:	str	r3, [sp, #8]
   12b7c:	movw	r0, #51070	; 0xc77e
   12b80:	movt	r0, #9
   12b84:	mov	r1, #2048	; 0x800
   12b88:	mov	r2, r7
   12b8c:	bl	12ed4 <fputs@plt+0x1b20>
   12b90:	cmp	r0, #2048	; 0x800
   12b94:	bcc	12ba4 <fputs@plt+0x17f0>
   12b98:	movw	r0, #60042	; 0xea8a
   12b9c:	movt	r0, #7
   12ba0:	bl	12a60 <fputs@plt+0x16ac>
   12ba4:	movw	r8, #56100	; 0xdb24
   12ba8:	movt	r8, #9
   12bac:	ldr	r0, [r8]
   12bb0:	add	r9, sp, #4
   12bb4:	str	r9, [sp]
   12bb8:	movw	r5, #11352	; 0x2c58
   12bbc:	movt	r5, #1
   12bc0:	cmp	r4, #0
   12bc4:	moveq	r5, r4
   12bc8:	movw	r1, #51070	; 0xc77e
   12bcc:	movt	r1, #9
   12bd0:	mov	r2, r5
   12bd4:	mov	r3, r4
   12bd8:	bl	1b934 <fputs@plt+0xa580>
   12bdc:	cmp	r0, #0
   12be0:	beq	12c48 <fputs@plt+0x1894>
   12be4:	cmp	r0, #5
   12be8:	bne	12c38 <fputs@plt+0x1884>
   12bec:	mov	r6, #0
   12bf0:	movw	sl, #41248	; 0xa120
   12bf4:	movt	sl, #7
   12bf8:	movw	r7, #51070	; 0xc77e
   12bfc:	movt	r7, #9
   12c00:	mov	r0, #0
   12c04:	mov	r1, sl
   12c08:	bl	1109c <rb_sleep@plt>
   12c0c:	ldr	r0, [r8]
   12c10:	str	r9, [sp]
   12c14:	mov	r1, r7
   12c18:	mov	r2, r5
   12c1c:	mov	r3, r4
   12c20:	bl	1b934 <fputs@plt+0xa580>
   12c24:	cmp	r0, #0
   12c28:	beq	12c48 <fputs@plt+0x1894>
   12c2c:	add	r6, r6, #1
   12c30:	cmp	r6, #4
   12c34:	bls	12c00 <fputs@plt+0x184c>
   12c38:	ldr	r1, [sp, #4]
   12c3c:	movw	r0, #60089	; 0xeab9
   12c40:	movt	r0, #7
   12c44:	bl	12a60 <fputs@plt+0x16ac>
   12c48:	sub	sp, fp, #28
   12c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c50:	add	sp, sp, #8
   12c54:	bx	lr
   12c58:	push	{fp, lr}
   12c5c:	mov	fp, sp
   12c60:	mov	r3, r0
   12c64:	mov	r0, r1
   12c68:	mov	r1, r2
   12c6c:	blx	r3
   12c70:	mov	r0, #0
   12c74:	pop	{fp, pc}
   12c78:	sub	sp, sp, #8
   12c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c80:	add	fp, sp, #28
   12c84:	sub	sp, sp, #20
   12c88:	mov	r7, r1
   12c8c:	mov	r4, r0
   12c90:	str	r3, [fp, #12]
   12c94:	str	r2, [fp, #8]
   12c98:	add	r3, fp, #8
   12c9c:	str	r3, [sp, #16]
   12ca0:	movw	r0, #53118	; 0xcf7e
   12ca4:	movt	r0, #9
   12ca8:	mov	r1, #2048	; 0x800
   12cac:	mov	r2, r7
   12cb0:	bl	12ed4 <fputs@plt+0x1b20>
   12cb4:	cmp	r0, #2048	; 0x800
   12cb8:	bcc	12cc8 <fputs@plt+0x1914>
   12cbc:	movw	r0, #60042	; 0xea8a
   12cc0:	movt	r0, #7
   12cc4:	bl	12a60 <fputs@plt+0x16ac>
   12cc8:	movw	r0, #56100	; 0xdb24
   12ccc:	movt	r0, #9
   12cd0:	ldr	r0, [r0]
   12cd4:	add	r1, sp, #12
   12cd8:	add	sl, r4, #8
   12cdc:	str	sl, [sp]
   12ce0:	str	r1, [sp, #4]
   12ce4:	add	r8, r4, #4
   12ce8:	movw	r1, #53118	; 0xcf7e
   12cec:	movt	r1, #9
   12cf0:	add	r2, sp, #8
   12cf4:	mov	r3, r8
   12cf8:	bl	1c148 <fputs@plt+0xad94>
   12cfc:	cmp	r0, #0
   12d00:	beq	12d7c <fputs@plt+0x19c8>
   12d04:	cmp	r0, #5
   12d08:	bne	12d6c <fputs@plt+0x19b8>
   12d0c:	mov	r7, #0
   12d10:	movw	r5, #41248	; 0xa120
   12d14:	movt	r5, #7
   12d18:	movw	r9, #53118	; 0xcf7e
   12d1c:	movt	r9, #9
   12d20:	add	r6, sp, #8
   12d24:	mov	r0, #0
   12d28:	mov	r1, r5
   12d2c:	bl	1109c <rb_sleep@plt>
   12d30:	movw	r0, #56100	; 0xdb24
   12d34:	movt	r0, #9
   12d38:	ldr	r0, [r0]
   12d3c:	str	sl, [sp]
   12d40:	add	r1, sp, #12
   12d44:	str	r1, [sp, #4]
   12d48:	mov	r1, r9
   12d4c:	mov	r2, r6
   12d50:	mov	r3, r8
   12d54:	bl	1c148 <fputs@plt+0xad94>
   12d58:	cmp	r0, #0
   12d5c:	beq	12d7c <fputs@plt+0x19c8>
   12d60:	add	r7, r7, #1
   12d64:	cmp	r7, #4
   12d68:	bls	12d24 <fputs@plt+0x1970>
   12d6c:	ldr	r1, [sp, #12]
   12d70:	movw	r0, #60089	; 0xeab9
   12d74:	movt	r0, #7
   12d78:	bl	12a60 <fputs@plt+0x16ac>
   12d7c:	ldr	r0, [sp, #8]
   12d80:	str	r0, [r4, #12]
   12d84:	ldr	r0, [r4, #4]
   12d88:	cmp	r0, #0
   12d8c:	beq	12e18 <fputs@plt+0x1a64>
   12d90:	ldr	r6, [r4, #8]
   12d94:	lsl	r0, r0, #2
   12d98:	bl	12e30 <fputs@plt+0x1a7c>
   12d9c:	str	r0, [r4]
   12da0:	ldr	r0, [r4, #4]
   12da4:	cmp	r0, #1
   12da8:	blt	12e20 <fputs@plt+0x1a6c>
   12dac:	mov	r7, #0
   12db0:	ldr	r0, [r4, #8]
   12db4:	lsl	r0, r0, #2
   12db8:	bl	12e30 <fputs@plt+0x1a7c>
   12dbc:	ldr	r1, [r4]
   12dc0:	str	r0, [r1, r7, lsl #2]
   12dc4:	ldr	r0, [r4, #8]
   12dc8:	cmp	r0, #1
   12dcc:	blt	12e04 <fputs@plt+0x1a50>
   12dd0:	lsl	r0, r6, #2
   12dd4:	ldr	r2, [sl]
   12dd8:	mov	r1, #0
   12ddc:	ldr	r3, [r4]
   12de0:	ldr	r3, [r3, r7, lsl #2]
   12de4:	ldr	r5, [sp, #8]
   12de8:	add	r5, r5, r0
   12dec:	ldr	r5, [r5, r1, lsl #2]
   12df0:	str	r5, [r3, r1, lsl #2]
   12df4:	add	r1, r1, #1
   12df8:	cmp	r1, r2
   12dfc:	blt	12ddc <fputs@plt+0x1a28>
   12e00:	add	r6, r6, r1
   12e04:	ldr	r0, [r8]
   12e08:	add	r7, r7, #1
   12e0c:	cmp	r7, r0
   12e10:	blt	12db0 <fputs@plt+0x19fc>
   12e14:	b	12e20 <fputs@plt+0x1a6c>
   12e18:	mov	r0, #0
   12e1c:	str	r0, [r4]
   12e20:	sub	sp, fp, #28
   12e24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e28:	add	sp, sp, #8
   12e2c:	bx	lr
   12e30:	push	{fp, lr}
   12e34:	mov	fp, sp
   12e38:	mov	r1, r0
   12e3c:	mov	r0, #1
   12e40:	bl	1115c <calloc@plt>
   12e44:	cmp	r0, #0
   12e48:	popne	{fp, pc}
   12e4c:	bl	1127c <rb_outofmemory@plt>
   12e50:	push	{r4, r5, fp, lr}
   12e54:	add	fp, sp, #8
   12e58:	mov	r4, r0
   12e5c:	ldr	r0, [r0]
   12e60:	ldr	r1, [r4, #4]
   12e64:	cmp	r1, #1
   12e68:	blt	12e88 <fputs@plt+0x1ad4>
   12e6c:	mov	r5, #0
   12e70:	ldr	r0, [r0, r5, lsl #2]
   12e74:	bl	12e98 <fputs@plt+0x1ae4>
   12e78:	add	r5, r5, #1
   12e7c:	ldm	r4, {r0, r1}
   12e80:	cmp	r5, r1
   12e84:	blt	12e70 <fputs@plt+0x1abc>
   12e88:	bl	12e98 <fputs@plt+0x1ae4>
   12e8c:	ldr	r0, [r4, #12]
   12e90:	pop	{r4, r5, fp, lr}
   12e94:	b	1c488 <fputs@plt+0xb0d4>
   12e98:	cmp	r0, #0
   12e9c:	bxeq	lr
   12ea0:	b	111b0 <free@plt>
   12ea4:	cmp	r0, #1
   12ea8:	beq	12ec4 <fputs@plt+0x1b10>
   12eac:	cmp	r0, #0
   12eb0:	bxne	lr
   12eb4:	movw	r1, #60127	; 0xeadf
   12eb8:	movt	r1, #7
   12ebc:	mov	r0, #0
   12ec0:	b	12b54 <fputs@plt+0x17a0>
   12ec4:	movw	r1, #60145	; 0xeaf1
   12ec8:	movt	r1, #7
   12ecc:	mov	r0, #0
   12ed0:	b	12b54 <fputs@plt+0x17a0>
   12ed4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ed8:	add	fp, sp, #28
   12edc:	sub	sp, sp, #4
   12ee0:	mov	r4, r0
   12ee4:	sub	r8, r1, #1
   12ee8:	mov	ip, #0
   12eec:	cmp	r8, #1
   12ef0:	blt	1341c <fputs@plt+0x2068>
   12ef4:	ldrb	r0, [r2]
   12ef8:	cmp	r0, #0
   12efc:	beq	1341c <fputs@plt+0x2068>
   12f00:	mov	lr, r3
   12f04:	mov	r6, #0
   12f08:	movw	r9, #55166	; 0xd77e
   12f0c:	movt	r9, #9
   12f10:	uxtb	r1, r0
   12f14:	cmp	r1, #37	; 0x25
   12f18:	bne	13018 <fputs@plt+0x1c64>
   12f1c:	add	sl, r2, #2
   12f20:	ldrb	r3, [r2, #1]
   12f24:	sub	r1, r3, #81	; 0x51
   12f28:	cmp	r1, #36	; 0x24
   12f2c:	bhi	13040 <fputs@plt+0x1c8c>
   12f30:	add	r0, pc, #0
   12f34:	ldr	pc, [r0, r1, lsl #2]
   12f38:	andeq	r2, r1, ip, asr #31
   12f3c:	andeq	r3, r1, r0, lsr r4
   12f40:	andeq	r3, r1, r0, lsr r4
   12f44:	andeq	r3, r1, r0, lsr r4
   12f48:	andeq	r3, r1, r0, lsr r4
   12f4c:	andeq	r3, r1, r0, lsr r4
   12f50:	andeq	r3, r1, r0, lsr r4
   12f54:	andeq	r3, r1, r0, lsr r4
   12f58:	andeq	r3, r1, r0, lsr r4
   12f5c:	andeq	r3, r1, r0, lsr r4
   12f60:	andeq	r3, r1, r0, lsr r4
   12f64:	andeq	r3, r1, r0, lsr r4
   12f68:	andeq	r3, r1, r0, lsr r4
   12f6c:	andeq	r3, r1, r0, lsr r4
   12f70:	andeq	r3, r1, r0, lsr r4
   12f74:	andeq	r3, r1, r0, lsr r4
   12f78:	andeq	r3, r1, r0, lsr r4
   12f7c:	andeq	r3, r1, r0, lsr r4
   12f80:	andeq	r3, r1, r8, lsr #2
   12f84:	andeq	r3, r1, r0, lsr r1
   12f88:	andeq	r3, r1, r0, lsr r4
   12f8c:	andeq	r3, r1, r0, lsr r4
   12f90:	andeq	r3, r1, r0, lsr r4
   12f94:	andeq	r3, r1, r0, lsr r4
   12f98:	andeq	r3, r1, r0, lsr r4
   12f9c:	andeq	r3, r1, r0, lsr r4
   12fa0:	andeq	r3, r1, r0, lsr r4
   12fa4:	andeq	r3, r1, ip, asr #32
   12fa8:	andeq	r3, r1, r0, lsr r4
   12fac:	andeq	r3, r1, r0, lsr r4
   12fb0:	andeq	r3, r1, r0, lsr r4
   12fb4:	andeq	r3, r1, r0, lsr r4
   12fb8:	andeq	r3, r1, r0, lsr r4
   12fbc:	andeq	r3, r1, r0, lsr r4
   12fc0:	andeq	r3, r1, r0, lsr #4
   12fc4:	andeq	r3, r1, r0, lsr r4
   12fc8:	andeq	r3, r1, ip, asr #4
   12fcc:	ldr	r0, [lr], #4
   12fd0:	cmp	r0, #0
   12fd4:	beq	13024 <fputs@plt+0x1c70>
   12fd8:	mov	r5, lr
   12fdc:	bl	12ae8 <fputs@plt+0x1734>
   12fe0:	mov	ip, #0
   12fe4:	ldrb	r1, [r0]
   12fe8:	strb	r1, [r4]
   12fec:	cmp	r1, #0
   12ff0:	beq	13008 <fputs@plt+0x1c54>
   12ff4:	add	r6, r6, #1
   12ff8:	add	r0, r0, #1
   12ffc:	add	r4, r4, #1
   13000:	cmp	r6, r8
   13004:	blt	12fe4 <fputs@plt+0x1c30>
   13008:	mov	lr, r5
   1300c:	cmp	r6, r8
   13010:	blt	1302c <fputs@plt+0x1c78>
   13014:	b	13420 <fputs@plt+0x206c>
   13018:	add	sl, r2, #1
   1301c:	strb	r0, [r4], #1
   13020:	add	r6, r6, #1
   13024:	cmp	r6, r8
   13028:	bge	13420 <fputs@plt+0x206c>
   1302c:	ldrb	r0, [sl]
   13030:	cmp	r0, #0
   13034:	mov	r2, sl
   13038:	bne	12f10 <fputs@plt+0x1b5c>
   1303c:	b	13420 <fputs@plt+0x206c>
   13040:	cmp	r3, #37	; 0x25
   13044:	beq	1301c <fputs@plt+0x1c68>
   13048:	b	13430 <fputs@plt+0x207c>
   1304c:	ldrb	r0, [sl]
   13050:	cmp	r0, #100	; 0x64
   13054:	beq	13310 <fputs@plt+0x1f5c>
   13058:	cmp	r0, #117	; 0x75
   1305c:	bne	13430 <fputs@plt+0x207c>
   13060:	add	sl, r2, #3
   13064:	ldr	r1, [lr], #4
   13068:	cmp	r1, #0
   1306c:	beq	13414 <fputs@plt+0x2060>
   13070:	mov	r0, #0
   13074:	movw	r2, #19923	; 0x4dd3
   13078:	movt	r2, #4194	; 0x1062
   1307c:	umull	r2, r3, r1, r2
   13080:	lsr	r2, r3, #6
   13084:	movw	r3, #64536	; 0xfc18
   13088:	movt	r3, #65535	; 0xffff
   1308c:	mla	r3, r2, r3, r1
   13090:	movw	r5, #60164	; 0xeb04
   13094:	movt	r5, #7
   13098:	ldr	r3, [r5, r3, lsl #2]
   1309c:	ldrb	r7, [r3]
   130a0:	strb	r7, [r9, r0]
   130a4:	cmp	r7, #0
   130a8:	beq	130c8 <fputs@plt+0x1d14>
   130ac:	add	r3, r3, #1
   130b0:	add	r7, r9, r0
   130b4:	ldrb	r5, [r3], #1
   130b8:	strb	r5, [r7, #1]
   130bc:	add	r0, r0, #1
   130c0:	cmp	r5, #0
   130c4:	bne	130b0 <fputs@plt+0x1cfc>
   130c8:	lsr	r1, r1, #3
   130cc:	cmp	r1, #124	; 0x7c
   130d0:	mov	r1, r2
   130d4:	bhi	13074 <fputs@plt+0x1cc0>
   130d8:	add	r1, r9, r0
   130dc:	ldrb	r1, [r1, #-1]
   130e0:	sub	r0, r0, #1
   130e4:	cmp	r1, #48	; 0x30
   130e8:	beq	130d8 <fputs@plt+0x1d24>
   130ec:	cmn	r0, #1
   130f0:	beq	13024 <fputs@plt+0x1c70>
   130f4:	add	r1, r9, r0
   130f8:	mov	r2, #0
   130fc:	ldrb	r3, [r1, -r2]
   13100:	strb	r3, [r4, r2]
   13104:	add	r3, r6, r2
   13108:	add	r7, r3, #1
   1310c:	add	r3, r2, #1
   13110:	cmp	r7, r8
   13114:	bge	13400 <fputs@plt+0x204c>
   13118:	cmp	r0, r2
   1311c:	mov	r2, r3
   13120:	bne	130fc <fputs@plt+0x1d48>
   13124:	b	13400 <fputs@plt+0x204c>
   13128:	ldr	r0, [lr], #4
   1312c:	b	1301c <fputs@plt+0x1c68>
   13130:	ldr	r1, [lr], #4
   13134:	cmp	r1, #0
   13138:	beq	13414 <fputs@plt+0x2060>
   1313c:	cmn	r1, #1
   13140:	bgt	1315c <fputs@plt+0x1da8>
   13144:	mov	r0, #45	; 0x2d
   13148:	strb	r0, [r4], #1
   1314c:	add	r6, r6, #1
   13150:	cmp	r6, r8
   13154:	bge	13024 <fputs@plt+0x1c70>
   13158:	rsb	r1, r1, #0
   1315c:	mov	r0, #0
   13160:	movw	r2, #19923	; 0x4dd3
   13164:	movt	r2, #4194	; 0x1062
   13168:	smmul	r2, r1, r2
   1316c:	asr	r3, r2, #6
   13170:	add	r2, r3, r2, lsr #31
   13174:	movw	r3, #64536	; 0xfc18
   13178:	movt	r3, #65535	; 0xffff
   1317c:	mla	r3, r2, r3, r1
   13180:	movw	r5, #60164	; 0xeb04
   13184:	movt	r5, #7
   13188:	ldr	r3, [r5, r3, lsl #2]
   1318c:	ldrb	r5, [r3]
   13190:	strb	r5, [r9, r0]
   13194:	cmp	r5, #0
   13198:	beq	131b8 <fputs@plt+0x1e04>
   1319c:	add	r3, r3, #1
   131a0:	add	r5, r9, r0
   131a4:	ldrb	r7, [r3], #1
   131a8:	strb	r7, [r5, #1]
   131ac:	add	r0, r0, #1
   131b0:	cmp	r7, #0
   131b4:	bne	131a0 <fputs@plt+0x1dec>
   131b8:	movw	r3, #999	; 0x3e7
   131bc:	add	r1, r1, r3
   131c0:	movw	r3, #1998	; 0x7ce
   131c4:	cmp	r1, r3
   131c8:	mov	r1, r2
   131cc:	bhi	13160 <fputs@plt+0x1dac>
   131d0:	add	r1, r9, r0
   131d4:	ldrb	r1, [r1, #-1]
   131d8:	sub	r0, r0, #1
   131dc:	cmp	r1, #48	; 0x30
   131e0:	beq	131d0 <fputs@plt+0x1e1c>
   131e4:	cmn	r0, #1
   131e8:	beq	13024 <fputs@plt+0x1c70>
   131ec:	add	r1, r9, r0
   131f0:	mov	r2, #0
   131f4:	ldrb	r3, [r1, -r2]
   131f8:	strb	r3, [r4, r2]
   131fc:	add	r3, r6, r2
   13200:	add	r7, r3, #1
   13204:	add	r3, r2, #1
   13208:	cmp	r7, r8
   1320c:	bge	13400 <fputs@plt+0x204c>
   13210:	cmp	r0, r2
   13214:	mov	r2, r3
   13218:	bne	131f4 <fputs@plt+0x1e40>
   1321c:	b	13400 <fputs@plt+0x204c>
   13220:	ldr	r0, [lr], #4
   13224:	ldrb	r1, [r0]
   13228:	strb	r1, [r4]
   1322c:	cmp	r1, #0
   13230:	beq	13024 <fputs@plt+0x1c70>
   13234:	add	r6, r6, #1
   13238:	add	r0, r0, #1
   1323c:	add	r4, r4, #1
   13240:	cmp	r6, r8
   13244:	blt	13224 <fputs@plt+0x1e70>
   13248:	b	13024 <fputs@plt+0x1c70>
   1324c:	ldr	r1, [lr], #4
   13250:	cmp	r1, #0
   13254:	beq	13414 <fputs@plt+0x2060>
   13258:	mov	r0, #0
   1325c:	movw	r2, #19923	; 0x4dd3
   13260:	movt	r2, #4194	; 0x1062
   13264:	umull	r2, r3, r1, r2
   13268:	lsr	r2, r3, #6
   1326c:	movw	r3, #64536	; 0xfc18
   13270:	movt	r3, #65535	; 0xffff
   13274:	mla	r3, r2, r3, r1
   13278:	movw	r5, #60164	; 0xeb04
   1327c:	movt	r5, #7
   13280:	ldr	r3, [r5, r3, lsl #2]
   13284:	ldrb	r7, [r3]
   13288:	strb	r7, [r9, r0]
   1328c:	cmp	r7, #0
   13290:	beq	132b0 <fputs@plt+0x1efc>
   13294:	add	r3, r3, #1
   13298:	add	r7, r9, r0
   1329c:	ldrb	r5, [r3], #1
   132a0:	strb	r5, [r7, #1]
   132a4:	add	r0, r0, #1
   132a8:	cmp	r5, #0
   132ac:	bne	13298 <fputs@plt+0x1ee4>
   132b0:	lsr	r1, r1, #3
   132b4:	cmp	r1, #124	; 0x7c
   132b8:	mov	r1, r2
   132bc:	bhi	1325c <fputs@plt+0x1ea8>
   132c0:	add	r1, r9, r0
   132c4:	ldrb	r1, [r1, #-1]
   132c8:	sub	r0, r0, #1
   132cc:	cmp	r1, #48	; 0x30
   132d0:	beq	132c0 <fputs@plt+0x1f0c>
   132d4:	cmn	r0, #1
   132d8:	beq	13024 <fputs@plt+0x1c70>
   132dc:	add	r1, r9, r0
   132e0:	mov	r2, #0
   132e4:	ldrb	r3, [r1, -r2]
   132e8:	strb	r3, [r4, r2]
   132ec:	add	r3, r6, r2
   132f0:	add	r7, r3, #1
   132f4:	add	r3, r2, #1
   132f8:	cmp	r7, r8
   132fc:	bge	13400 <fputs@plt+0x204c>
   13300:	cmp	r0, r2
   13304:	mov	r2, r3
   13308:	bne	132e4 <fputs@plt+0x1f30>
   1330c:	b	13400 <fputs@plt+0x204c>
   13310:	add	sl, r2, #3
   13314:	ldr	r1, [lr], #4
   13318:	cmp	r1, #0
   1331c:	beq	13414 <fputs@plt+0x2060>
   13320:	cmn	r1, #1
   13324:	bgt	13340 <fputs@plt+0x1f8c>
   13328:	mov	r0, #45	; 0x2d
   1332c:	strb	r0, [r4], #1
   13330:	add	r6, r6, #1
   13334:	cmp	r6, r8
   13338:	bge	13024 <fputs@plt+0x1c70>
   1333c:	rsb	r1, r1, #0
   13340:	mov	r0, #0
   13344:	movw	r2, #19923	; 0x4dd3
   13348:	movt	r2, #4194	; 0x1062
   1334c:	smmul	r2, r1, r2
   13350:	asr	r3, r2, #6
   13354:	add	r2, r3, r2, lsr #31
   13358:	movw	r3, #64536	; 0xfc18
   1335c:	movt	r3, #65535	; 0xffff
   13360:	mla	r3, r2, r3, r1
   13364:	movw	r5, #60164	; 0xeb04
   13368:	movt	r5, #7
   1336c:	ldr	r3, [r5, r3, lsl #2]
   13370:	ldrb	r7, [r3]
   13374:	strb	r7, [r9, r0]
   13378:	cmp	r7, #0
   1337c:	beq	1339c <fputs@plt+0x1fe8>
   13380:	add	r3, r3, #1
   13384:	add	r7, r9, r0
   13388:	ldrb	r5, [r3], #1
   1338c:	strb	r5, [r7, #1]
   13390:	add	r0, r0, #1
   13394:	cmp	r5, #0
   13398:	bne	13384 <fputs@plt+0x1fd0>
   1339c:	movw	r3, #999	; 0x3e7
   133a0:	add	r1, r1, r3
   133a4:	movw	r3, #1998	; 0x7ce
   133a8:	cmp	r1, r3
   133ac:	mov	r1, r2
   133b0:	bhi	13344 <fputs@plt+0x1f90>
   133b4:	add	r1, r9, r0
   133b8:	ldrb	r1, [r1, #-1]
   133bc:	sub	r0, r0, #1
   133c0:	cmp	r1, #48	; 0x30
   133c4:	beq	133b4 <fputs@plt+0x2000>
   133c8:	cmn	r0, #1
   133cc:	beq	13024 <fputs@plt+0x1c70>
   133d0:	add	r1, r9, r0
   133d4:	mov	r2, #0
   133d8:	ldrb	r3, [r1, -r2]
   133dc:	strb	r3, [r4, r2]
   133e0:	add	r3, r6, r2
   133e4:	add	r7, r3, #1
   133e8:	add	r3, r2, #1
   133ec:	cmp	r7, r8
   133f0:	bge	13400 <fputs@plt+0x204c>
   133f4:	cmp	r0, r2
   133f8:	mov	r2, r3
   133fc:	bne	133d8 <fputs@plt+0x2024>
   13400:	add	r4, r4, r3
   13404:	add	r6, r6, r3
   13408:	cmp	r6, r8
   1340c:	blt	1302c <fputs@plt+0x1c78>
   13410:	b	13420 <fputs@plt+0x206c>
   13414:	mov	r0, #48	; 0x30
   13418:	b	1301c <fputs@plt+0x1c68>
   1341c:	mov	r6, #0
   13420:	strb	ip, [r4]
   13424:	mov	r0, r6
   13428:	sub	sp, fp, #28
   1342c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13430:	mov	r0, #1
   13434:	bl	1139c <exit@plt>
   13438:	sub	sp, sp, #4
   1343c:	push	{fp, lr}
   13440:	mov	fp, sp
   13444:	sub	sp, sp, #4
   13448:	str	r3, [fp, #8]
   1344c:	add	r3, fp, #8
   13450:	str	r3, [sp]
   13454:	bl	12ed4 <fputs@plt+0x1b20>
   13458:	mov	sp, fp
   1345c:	pop	{fp, lr}
   13460:	add	sp, sp, #4
   13464:	bx	lr
   13468:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1346c:	add	fp, sp, #24
   13470:	mov	r4, r0
   13474:	movw	r1, #16804	; 0x41a4
   13478:	movt	r1, #8
   1347c:	mov	r2, #7
   13480:	bl	134ec <fputs@plt+0x2138>
   13484:	cmp	r0, #0
   13488:	addeq	r4, r4, #7
   1348c:	mov	r0, r4
   13490:	bl	1358c <fputs@plt+0x21d8>
   13494:	mov	r5, r0
   13498:	mov	r7, #0
   1349c:	movw	r8, #2632	; 0xa48
   134a0:	movt	r8, #8
   134a4:	b	134b8 <fputs@plt+0x2104>
   134a8:	add	r7, r7, #1
   134ac:	cmp	r7, #3
   134b0:	movcs	r0, #0
   134b4:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   134b8:	ldr	r6, [r8, r7, lsl #2]
   134bc:	mov	r0, r4
   134c0:	mov	r1, r6
   134c4:	mov	r2, r5
   134c8:	bl	134ec <fputs@plt+0x2138>
   134cc:	cmp	r0, #0
   134d0:	bne	134a8 <fputs@plt+0x20f4>
   134d4:	ldrb	r0, [r6, r5]
   134d8:	bl	135ac <fputs@plt+0x21f8>
   134dc:	cmp	r0, #0
   134e0:	moveq	r0, #1
   134e4:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   134e8:	b	134a8 <fputs@plt+0x20f4>
   134ec:	push	{fp, lr}
   134f0:	mov	fp, sp
   134f4:	cmp	r0, #0
   134f8:	beq	13560 <fputs@plt+0x21ac>
   134fc:	cmp	r1, #0
   13500:	moveq	r1, #1
   13504:	moveq	r0, r1
   13508:	popeq	{fp, pc}
   1350c:	cmp	r2, #1
   13510:	blt	13554 <fputs@plt+0x21a0>
   13514:	add	r3, r2, #1
   13518:	movw	ip, #2644	; 0xa54
   1351c:	movt	ip, #8
   13520:	ldrb	r2, [r0]
   13524:	cmp	r2, #0
   13528:	beq	13570 <fputs@plt+0x21bc>
   1352c:	ldrb	lr, [ip, r2]
   13530:	ldrb	r2, [r1]
   13534:	ldrb	r2, [ip, r2]
   13538:	cmp	lr, r2
   1353c:	bne	13570 <fputs@plt+0x21bc>
   13540:	sub	r3, r3, #1
   13544:	add	r1, r1, #1
   13548:	add	r0, r0, #1
   1354c:	cmp	r3, #1
   13550:	bgt	13520 <fputs@plt+0x216c>
   13554:	mov	r1, #0
   13558:	mov	r0, r1
   1355c:	pop	{fp, pc}
   13560:	cmp	r1, #0
   13564:	mvnne	r1, #0
   13568:	mov	r0, r1
   1356c:	pop	{fp, pc}
   13570:	ldrb	r1, [r1]
   13574:	ldrb	r1, [ip, r1]
   13578:	ldrb	r0, [r0]
   1357c:	ldrb	r0, [ip, r0]
   13580:	sub	r1, r0, r1
   13584:	mov	r0, r1
   13588:	pop	{fp, pc}
   1358c:	cmp	r0, #0
   13590:	moveq	r0, #0
   13594:	bxeq	lr
   13598:	push	{fp, lr}
   1359c:	mov	fp, sp
   135a0:	bl	111f8 <strlen@plt>
   135a4:	bic	r0, r0, #-1073741824	; 0xc0000000
   135a8:	pop	{fp, pc}
   135ac:	movw	r1, #2956	; 0xb8c
   135b0:	movt	r1, #8
   135b4:	ldrb	r0, [r1, r0]
   135b8:	ands	r0, r0, #70	; 0x46
   135bc:	movwne	r0, #1
   135c0:	bx	lr
   135c4:	mov	r1, r0
   135c8:	mov	r0, #0
   135cc:	cmp	r1, #2
   135d0:	movwls	r0, #2632	; 0xa48
   135d4:	movtls	r0, #8
   135d8:	ldrls	r0, [r0, r1, lsl #2]
   135dc:	bx	lr
   135e0:	cmp	r0, #10
   135e4:	bcc	135f0 <fputs@plt+0x223c>
   135e8:	movw	r0, #16513	; 0x4081
   135ec:	b	13628 <fputs@plt+0x2274>
   135f0:	push	{r4, r5, fp, lr}
   135f4:	add	fp, sp, #8
   135f8:	movw	ip, #55192	; 0xd798
   135fc:	movt	ip, #9
   13600:	ldr	r0, [ip, r0, lsl #2]!
   13604:	mov	r5, #0
   13608:	stm	r1, {r0, r5}
   1360c:	ldr	r4, [ip, #40]!	; 0x28
   13610:	strd	r4, [r2]
   13614:	cmp	r3, #0
   13618:	pop	{r4, r5, fp, lr}
   1361c:	strne	r0, [ip]
   13620:	mov	r0, #0
   13624:	bx	lr
   13628:	mov	r1, r0
   1362c:	movw	r2, #34143	; 0x855f
   13630:	movt	r2, #8
   13634:	mov	r0, #21
   13638:	b	21f38 <fputs@plt+0x10b84>
   1363c:	push	{r4, r5, fp, lr}
   13640:	add	fp, sp, #8
   13644:	sub	sp, sp, #16
   13648:	mov	r4, r2
   1364c:	mov	r5, r1
   13650:	add	r1, sp, #8
   13654:	mov	r2, sp
   13658:	bl	135e0 <fputs@plt+0x222c>
   1365c:	cmp	r0, #0
   13660:	beq	1366c <fputs@plt+0x22b8>
   13664:	sub	sp, fp, #8
   13668:	pop	{r4, r5, fp, pc}
   1366c:	ldr	r1, [sp, #8]
   13670:	str	r1, [r5]
   13674:	ldr	r1, [sp]
   13678:	str	r1, [r4]
   1367c:	sub	sp, fp, #8
   13680:	pop	{r4, r5, fp, pc}
   13684:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13688:	add	fp, sp, #28
   1368c:	sub	sp, sp, #20
   13690:	cmp	r1, #10
   13694:	bhi	13768 <fputs@plt+0x23b4>
   13698:	mov	r9, r3
   1369c:	mov	r8, r2
   136a0:	mov	r7, r1
   136a4:	mov	r6, r0
   136a8:	ldr	r5, [fp, #8]
   136ac:	add	r0, pc, #0
   136b0:	ldr	pc, [r0, r1, lsl #2]
   136b4:	andeq	r3, r1, r0, ror r7
   136b8:	muleq	r1, r4, r7
   136bc:	strdeq	r3, [r1], -r4
   136c0:	andeq	r3, r1, r0, lsr r9
   136c4:	andeq	r3, r1, r0, ror #13
   136c8:	andeq	r3, r1, r0, ror #13
   136cc:	andeq	r3, r1, r0, ror #13
   136d0:	andeq	r3, r1, r4, lsl #14
   136d4:	andeq	r3, r1, r4, lsl #14
   136d8:	andeq	r3, r1, r4, lsl #14
   136dc:	andeq	r3, r1, r0, lsl #19
   136e0:	mov	sl, #0
   136e4:	str	sl, [r8]
   136e8:	add	r0, r6, r7, lsl #2
   136ec:	ldr	r1, [r0, #256]!	; 0x100
   136f0:	str	r1, [r9]
   136f4:	cmp	r5, #0
   136f8:	movne	sl, #0
   136fc:	strne	sl, [r0]
   13700:	b	139bc <fputs@plt+0x2608>
   13704:	str	r8, [sp, #4]
   13708:	mov	sl, #0
   1370c:	str	sl, [sp, #8]
   13710:	ldr	r0, [r6, #20]
   13714:	cmp	r0, #1
   13718:	blt	1375c <fputs@plt+0x23a8>
   1371c:	mov	r8, #0
   13720:	add	r4, sp, #8
   13724:	ldr	r0, [r6, #16]
   13728:	add	r0, r0, r8, lsl #4
   1372c:	ldr	r0, [r0, #4]
   13730:	cmp	r0, #0
   13734:	beq	1374c <fputs@plt+0x2398>
   13738:	bl	13a0c <fputs@plt+0x2658>
   1373c:	mov	r1, r7
   13740:	mov	r2, r5
   13744:	mov	r3, r4
   13748:	bl	13d2c <fputs@plt+0x2978>
   1374c:	ldr	r0, [r6, #20]
   13750:	add	r8, r8, #1
   13754:	cmp	r8, r0
   13758:	blt	13724 <fputs@plt+0x2370>
   1375c:	str	sl, [r9]
   13760:	ldr	r0, [sp, #8]
   13764:	b	13924 <fputs@plt+0x2570>
   13768:	mov	sl, #1
   1376c:	b	139bc <fputs@plt+0x2608>
   13770:	ldr	r0, [r6, #264]	; 0x108
   13774:	str	r0, [r8]
   13778:	ldr	r0, [r6, #268]	; 0x10c
   1377c:	str	r0, [r9]
   13780:	mov	sl, #0
   13784:	cmp	r5, #0
   13788:	ldrne	r0, [r6, #264]	; 0x108
   1378c:	strne	r0, [r6, #268]	; 0x10c
   13790:	b	139bc <fputs@plt+0x2608>
   13794:	mov	r0, r6
   13798:	bl	139c8 <fputs@plt+0x2614>
   1379c:	ldr	r0, [r6, #20]
   137a0:	mov	sl, #0
   137a4:	cmp	r0, #1
   137a8:	mov	r4, #0
   137ac:	blt	137e8 <fputs@plt+0x2434>
   137b0:	mov	r4, #0
   137b4:	mov	r5, #0
   137b8:	ldr	r0, [r6, #16]
   137bc:	add	r0, r0, r5, lsl #4
   137c0:	ldr	r0, [r0, #4]
   137c4:	cmp	r0, #0
   137c8:	beq	137d8 <fputs@plt+0x2424>
   137cc:	bl	13a0c <fputs@plt+0x2658>
   137d0:	bl	13a18 <fputs@plt+0x2664>
   137d4:	add	r4, r0, r4
   137d8:	ldr	r0, [r6, #20]
   137dc:	add	r5, r5, #1
   137e0:	cmp	r5, r0
   137e4:	blt	137b8 <fputs@plt+0x2404>
   137e8:	str	r4, [r8]
   137ec:	str	sl, [r9]
   137f0:	b	139bc <fputs@plt+0x2608>
   137f4:	str	r8, [sp, #4]
   137f8:	mov	sl, #0
   137fc:	str	sl, [sp, #16]
   13800:	mov	r0, r6
   13804:	bl	139c8 <fputs@plt+0x2614>
   13808:	add	r0, sp, #16
   1380c:	str	r0, [r6, #456]	; 0x1c8
   13810:	ldr	r0, [r6, #20]
   13814:	cmp	r0, #1
   13818:	blt	13918 <fputs@plt+0x2564>
   1381c:	mov	r4, #0
   13820:	movw	r8, #37176	; 0x9138
   13824:	movt	r8, #9
   13828:	ldr	r0, [r6, #16]
   1382c:	add	r0, r0, r4, lsl #4
   13830:	ldr	r7, [r0, #12]
   13834:	cmp	r7, #0
   13838:	beq	13908 <fputs@plt+0x2554>
   1383c:	ldr	r1, [r8, #56]	; 0x38
   13840:	mov	r0, #16
   13844:	blx	r1
   13848:	ldr	r1, [r7, #12]
   1384c:	ldr	r2, [r7, #28]
   13850:	ldr	r3, [r7, #44]	; 0x2c
   13854:	ldr	r5, [r7, #60]	; 0x3c
   13858:	add	r1, r3, r1
   1385c:	add	r1, r1, r2
   13860:	add	r1, r1, r5
   13864:	ldr	r2, [sp, #16]
   13868:	mla	r0, r1, r0, r2
   1386c:	str	r0, [sp, #16]
   13870:	ldr	r0, [r7, #20]
   13874:	bl	13a58 <fputs@plt+0x26a4>
   13878:	ldr	r1, [sp, #16]
   1387c:	add	r0, r1, r0
   13880:	str	r0, [sp, #16]
   13884:	ldr	r0, [r7, #52]	; 0x34
   13888:	bl	13a58 <fputs@plt+0x26a4>
   1388c:	ldr	r1, [sp, #16]
   13890:	add	r0, r1, r0
   13894:	str	r0, [sp, #16]
   13898:	ldr	r0, [r7, #36]	; 0x24
   1389c:	bl	13a58 <fputs@plt+0x26a4>
   138a0:	ldr	r1, [sp, #16]
   138a4:	add	r0, r1, r0
   138a8:	str	r0, [sp, #16]
   138ac:	ldr	r0, [r7, #68]	; 0x44
   138b0:	bl	13a58 <fputs@plt+0x26a4>
   138b4:	ldr	r1, [sp, #16]
   138b8:	add	r0, r1, r0
   138bc:	str	r0, [sp, #16]
   138c0:	ldr	r5, [r7, #48]	; 0x30
   138c4:	cmp	r5, #0
   138c8:	beq	138e4 <fputs@plt+0x2530>
   138cc:	ldr	r1, [r5, #8]
   138d0:	mov	r0, r6
   138d4:	bl	13a88 <fputs@plt+0x26d4>
   138d8:	ldr	r5, [r5]
   138dc:	cmp	r5, #0
   138e0:	bne	138cc <fputs@plt+0x2518>
   138e4:	ldr	r5, [r7, #16]
   138e8:	cmp	r5, #0
   138ec:	beq	13908 <fputs@plt+0x2554>
   138f0:	ldr	r1, [r5, #8]
   138f4:	mov	r0, r6
   138f8:	bl	13ae8 <fputs@plt+0x2734>
   138fc:	ldr	r5, [r5]
   13900:	cmp	r5, #0
   13904:	bne	138f0 <fputs@plt+0x253c>
   13908:	ldr	r0, [r6, #20]
   1390c:	add	r4, r4, #1
   13910:	cmp	r4, r0
   13914:	blt	13828 <fputs@plt+0x2474>
   13918:	str	sl, [r6, #456]	; 0x1c8
   1391c:	str	sl, [r9]
   13920:	ldr	r0, [sp, #16]
   13924:	ldr	r1, [sp, #4]
   13928:	str	r0, [r1]
   1392c:	b	139bc <fputs@plt+0x2608>
   13930:	mov	sl, #0
   13934:	str	sl, [sp, #12]
   13938:	add	r0, sp, #12
   1393c:	str	r0, [r6, #456]	; 0x1c8
   13940:	ldr	r4, [r6, #4]
   13944:	cmp	r4, #0
   13948:	beq	13970 <fputs@plt+0x25bc>
   1394c:	mov	r0, r6
   13950:	mov	r1, r4
   13954:	bl	13bdc <fputs@plt+0x2828>
   13958:	mov	r0, r6
   1395c:	mov	r1, r4
   13960:	bl	13cb4 <fputs@plt+0x2900>
   13964:	ldr	r4, [r4, #52]	; 0x34
   13968:	cmp	r4, #0
   1396c:	bne	1394c <fputs@plt+0x2598>
   13970:	str	sl, [r6, #456]	; 0x1c8
   13974:	str	sl, [r9]
   13978:	ldr	r0, [sp, #12]
   1397c:	b	139b8 <fputs@plt+0x2604>
   13980:	mov	sl, #0
   13984:	str	sl, [r9]
   13988:	ldr	r1, [r6, #448]	; 0x1c0
   1398c:	ldr	r2, [r6, #452]	; 0x1c4
   13990:	mov	r0, #1
   13994:	rsbs	r1, r1, #0
   13998:	rscs	r1, r2, #0
   1399c:	blt	139b8 <fputs@plt+0x2604>
   139a0:	ldr	r0, [r6, #440]	; 0x1b8
   139a4:	ldr	r1, [r6, #444]	; 0x1bc
   139a8:	rsbs	r0, r0, #0
   139ac:	rscs	r0, r1, #0
   139b0:	mov	r0, #0
   139b4:	movwlt	r0, #1
   139b8:	str	r0, [r8]
   139bc:	mov	r0, sl
   139c0:	sub	sp, fp, #28
   139c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139c8:	push	{r5, sl, fp, lr}
   139cc:	add	fp, sp, #8
   139d0:	ldr	r1, [r0, #20]
   139d4:	cmp	r1, #1
   139d8:	poplt	{r5, sl, fp, pc}
   139dc:	ldr	r5, [r0, #20]
   139e0:	ldr	r0, [r0, #16]
   139e4:	add	r0, r0, #4
   139e8:	mov	r2, #0
   139ec:	ldr	r3, [r0, r2, lsl #4]
   139f0:	cmp	r3, #0
   139f4:	ldmne	r3, {r1, r3}
   139f8:	strne	r1, [r3, #4]
   139fc:	add	r2, r2, #1
   13a00:	cmp	r2, r5
   13a04:	blt	139ec <fputs@plt+0x2638>
   13a08:	pop	{r5, sl, fp, pc}
   13a0c:	ldr	r0, [r0, #4]
   13a10:	ldr	r0, [r0]
   13a14:	bx	lr
   13a18:	push	{r4, r5, r6, sl, fp, lr}
   13a1c:	add	fp, sp, #16
   13a20:	mov	r4, r0
   13a24:	ldrh	r1, [r0, #148]	; 0x94
   13a28:	ldr	r2, [r0, #160]	; 0xa0
   13a2c:	ldr	r0, [r0, #212]	; 0xd4
   13a30:	add	r1, r2, r1
   13a34:	add	r6, r1, #60	; 0x3c
   13a38:	bl	23690 <fputs@plt+0x122dc>
   13a3c:	mov	r5, r0
   13a40:	mov	r0, r4
   13a44:	bl	141d8 <fputs@plt+0x2e24>
   13a48:	mla	r0, r6, r5, r0
   13a4c:	ldr	r1, [r4, #160]	; 0xa0
   13a50:	add	r0, r0, r1
   13a54:	pop	{r4, r5, r6, sl, fp, pc}
   13a58:	cmp	r0, #0
   13a5c:	moveq	r0, #0
   13a60:	moveq	r1, #0
   13a64:	bxeq	lr
   13a68:	push	{fp, lr}
   13a6c:	mov	fp, sp
   13a70:	movw	r1, #37176	; 0x9138
   13a74:	movt	r1, #9
   13a78:	ldr	r1, [r1, #52]	; 0x34
   13a7c:	blx	r1
   13a80:	asr	r1, r0, #31
   13a84:	pop	{fp, pc}
   13a88:	cmp	r1, #0
   13a8c:	bxeq	lr
   13a90:	push	{r4, r5, fp, lr}
   13a94:	add	fp, sp, #8
   13a98:	mov	r4, r1
   13a9c:	mov	r5, r0
   13aa0:	ldr	r1, [r1, #28]
   13aa4:	bl	474f4 <fputs@plt+0x36140>
   13aa8:	ldr	r1, [r4]
   13aac:	mov	r0, r5
   13ab0:	bl	13cb4 <fputs@plt+0x2900>
   13ab4:	ldr	r1, [r4, #4]
   13ab8:	mov	r0, r5
   13abc:	bl	13cb4 <fputs@plt+0x2900>
   13ac0:	ldr	r1, [r4, #12]
   13ac4:	mov	r0, r5
   13ac8:	bl	43f70 <fputs@plt+0x32bbc>
   13acc:	ldr	r1, [r4, #16]
   13ad0:	mov	r0, r5
   13ad4:	bl	44290 <fputs@plt+0x32edc>
   13ad8:	mov	r0, r5
   13adc:	mov	r1, r4
   13ae0:	pop	{r4, r5, fp, lr}
   13ae4:	b	13cb4 <fputs@plt+0x2900>
   13ae8:	push	{r4, r5, r6, r7, fp, lr}
   13aec:	add	fp, sp, #16
   13af0:	cmp	r1, #0
   13af4:	beq	13bd8 <fputs@plt+0x2824>
   13af8:	mov	r4, r1
   13afc:	mov	r5, r0
   13b00:	cmp	r0, #0
   13b04:	ldrne	r0, [r5, #456]	; 0x1c8
   13b08:	cmpne	r0, #0
   13b0c:	bne	13b28 <fputs@plt+0x2774>
   13b10:	ldrh	r0, [r4, #36]	; 0x24
   13b14:	sub	r0, r0, #1
   13b18:	strh	r0, [r4, #36]	; 0x24
   13b1c:	movw	r1, #65535	; 0xffff
   13b20:	tst	r0, r1
   13b24:	popne	{r4, r5, r6, r7, fp, pc}
   13b28:	ldr	r6, [r4, #8]
   13b2c:	cmp	r6, #0
   13b30:	beq	13b74 <fputs@plt+0x27c0>
   13b34:	ldr	r7, [r6, #20]
   13b38:	cmp	r5, #0
   13b3c:	ldrne	r0, [r5, #456]	; 0x1c8
   13b40:	cmpne	r0, #0
   13b44:	bne	13b5c <fputs@plt+0x27a8>
   13b48:	ldr	r1, [r6]
   13b4c:	ldr	r0, [r6, #24]
   13b50:	add	r0, r0, #24
   13b54:	mov	r2, #0
   13b58:	bl	43c54 <fputs@plt+0x328a0>
   13b5c:	mov	r0, r5
   13b60:	mov	r1, r6
   13b64:	bl	43f18 <fputs@plt+0x32b64>
   13b68:	cmp	r7, #0
   13b6c:	mov	r6, r7
   13b70:	bne	13b34 <fputs@plt+0x2780>
   13b74:	mov	r0, r5
   13b78:	mov	r1, r4
   13b7c:	bl	46cbc <fputs@plt+0x35908>
   13b80:	mov	r0, r5
   13b84:	mov	r1, r4
   13b88:	bl	46ab8 <fputs@plt+0x35704>
   13b8c:	ldr	r1, [r4]
   13b90:	mov	r0, r5
   13b94:	bl	13cb4 <fputs@plt+0x2900>
   13b98:	ldr	r1, [r4, #20]
   13b9c:	mov	r0, r5
   13ba0:	bl	13cb4 <fputs@plt+0x2900>
   13ba4:	ldr	r1, [r4, #12]
   13ba8:	mov	r0, r5
   13bac:	bl	4408c <fputs@plt+0x32cd8>
   13bb0:	ldr	r1, [r4, #24]
   13bb4:	mov	r0, r5
   13bb8:	bl	4400c <fputs@plt+0x32c58>
   13bbc:	mov	r0, r5
   13bc0:	mov	r1, r4
   13bc4:	bl	46b2c <fputs@plt+0x35778>
   13bc8:	mov	r0, r5
   13bcc:	mov	r1, r4
   13bd0:	pop	{r4, r5, r6, r7, fp, lr}
   13bd4:	b	13cb4 <fputs@plt+0x2900>
   13bd8:	pop	{r4, r5, r6, r7, fp, pc}
   13bdc:	push	{r4, r5, r6, r7, fp, lr}
   13be0:	add	fp, sp, #16
   13be4:	mov	r5, r1
   13be8:	mov	r4, r0
   13bec:	ldrsh	r1, [r1, #68]	; 0x44
   13bf0:	ldr	r0, [r5, #60]	; 0x3c
   13bf4:	bl	2f32c <fputs@plt+0x1df78>
   13bf8:	ldr	r0, [r5, #16]
   13bfc:	ldrh	r1, [r5, #84]	; 0x54
   13c00:	lsl	r1, r1, #1
   13c04:	bl	2f32c <fputs@plt+0x1df78>
   13c08:	ldr	r6, [r5, #192]	; 0xc0
   13c0c:	cmp	r6, #0
   13c10:	beq	13c3c <fputs@plt+0x2888>
   13c14:	ldm	r6, {r1, r2}
   13c18:	ldr	r7, [r6, #24]
   13c1c:	mov	r0, r4
   13c20:	bl	2f3e0 <fputs@plt+0x1e02c>
   13c24:	mov	r0, r4
   13c28:	mov	r1, r6
   13c2c:	bl	13cb4 <fputs@plt+0x2900>
   13c30:	cmp	r7, #0
   13c34:	mov	r6, r7
   13c38:	bne	13c14 <fputs@plt+0x2860>
   13c3c:	ldr	r1, [r5, #64]	; 0x40
   13c40:	ldrsh	r0, [r5, #70]	; 0x46
   13c44:	cmp	r0, #1
   13c48:	blt	13c74 <fputs@plt+0x28c0>
   13c4c:	sub	r6, r0, #1
   13c50:	ldr	r1, [r1, r6, lsl #2]
   13c54:	mov	r0, r4
   13c58:	bl	13cb4 <fputs@plt+0x2900>
   13c5c:	sub	r0, r6, #1
   13c60:	ldr	r1, [r5, #64]	; 0x40
   13c64:	add	r2, r6, #1
   13c68:	cmp	r2, #1
   13c6c:	mov	r6, r0
   13c70:	bgt	13c50 <fputs@plt+0x289c>
   13c74:	mov	r0, r4
   13c78:	bl	13cb4 <fputs@plt+0x2900>
   13c7c:	ldr	r1, [r5, #4]
   13c80:	ldr	r2, [r5, #32]
   13c84:	mov	r0, r4
   13c88:	bl	2f3e0 <fputs@plt+0x1e02c>
   13c8c:	ldr	r1, [r5, #16]
   13c90:	mov	r0, r4
   13c94:	bl	13cb4 <fputs@plt+0x2900>
   13c98:	ldr	r1, [r5, #168]	; 0xa8
   13c9c:	mov	r0, r4
   13ca0:	bl	13cb4 <fputs@plt+0x2900>
   13ca4:	ldr	r1, [r5, #172]	; 0xac
   13ca8:	mov	r0, r4
   13cac:	pop	{r4, r5, r6, r7, fp, lr}
   13cb0:	b	13cb4 <fputs@plt+0x2900>
   13cb4:	push	{r4, r5, fp, lr}
   13cb8:	add	fp, sp, #8
   13cbc:	cmp	r1, #0
   13cc0:	popeq	{r4, r5, fp, pc}
   13cc4:	mov	r4, r1
   13cc8:	mov	r5, r0
   13ccc:	cmp	r0, #0
   13cd0:	beq	13d20 <fputs@plt+0x296c>
   13cd4:	ldr	r0, [r5, #456]	; 0x1c8
   13cd8:	cmp	r0, #0
   13cdc:	beq	13cf0 <fputs@plt+0x293c>
   13ce0:	mov	r0, r5
   13ce4:	mov	r1, r4
   13ce8:	pop	{r4, r5, fp, lr}
   13cec:	b	204e8 <fputs@plt+0xf134>
   13cf0:	mov	r0, r5
   13cf4:	mov	r1, r4
   13cf8:	bl	2050c <fputs@plt+0xf158>
   13cfc:	cmp	r0, #0
   13d00:	beq	13d20 <fputs@plt+0x296c>
   13d04:	ldr	r0, [r5, #284]	; 0x11c
   13d08:	str	r0, [r4]
   13d0c:	str	r4, [r5, #284]	; 0x11c
   13d10:	ldr	r0, [r5, #264]	; 0x108
   13d14:	sub	r0, r0, #1
   13d18:	str	r0, [r5, #264]	; 0x108
   13d1c:	pop	{r4, r5, fp, pc}
   13d20:	mov	r0, r4
   13d24:	pop	{r4, r5, fp, lr}
   13d28:	b	14168 <fputs@plt+0x2db4>
   13d2c:	add	r0, r0, r1, lsl #2
   13d30:	ldr	ip, [r0, #164]!	; 0xa4
   13d34:	ldr	r1, [r3]
   13d38:	add	r1, r1, ip
   13d3c:	str	r1, [r3]
   13d40:	cmp	r2, #0
   13d44:	movne	r1, #0
   13d48:	strne	r1, [r0]
   13d4c:	bx	lr
   13d50:	push	{r4, r5, fp, lr}
   13d54:	add	fp, sp, #8
   13d58:	mov	r5, r0
   13d5c:	bl	13da8 <fputs@plt+0x29f4>
   13d60:	mov	r4, #0
   13d64:	cmp	r0, #0
   13d68:	bne	13da0 <fputs@plt+0x29ec>
   13d6c:	movw	r0, #55272	; 0xd7e8
   13d70:	movt	r0, #9
   13d74:	ldr	r4, [r0]
   13d78:	b	13d80 <fputs@plt+0x29cc>
   13d7c:	ldr	r4, [r4, #12]
   13d80:	cmp	r5, #0
   13d84:	cmpne	r4, #0
   13d88:	beq	13da0 <fputs@plt+0x29ec>
   13d8c:	ldr	r1, [r4, #16]
   13d90:	mov	r0, r5
   13d94:	bl	11390 <strcmp@plt>
   13d98:	cmp	r0, #0
   13d9c:	bne	13d7c <fputs@plt+0x29c8>
   13da0:	mov	r0, r4
   13da4:	pop	{r4, r5, fp, pc}
   13da8:	push	{r4, r5, fp, lr}
   13dac:	add	fp, sp, #8
   13db0:	movw	r4, #37176	; 0x9138
   13db4:	movt	r4, #9
   13db8:	ldr	r1, [r4, #228]	; 0xe4
   13dbc:	mov	r0, #0
   13dc0:	cmp	r1, #0
   13dc4:	popne	{r4, r5, fp, pc}
   13dc8:	mov	r5, #1
   13dcc:	str	r5, [r4, #236]	; 0xec
   13dd0:	ldr	r0, [r4, #240]	; 0xf0
   13dd4:	cmp	r0, #0
   13dd8:	beq	13e90 <fputs@plt+0x2adc>
   13ddc:	str	r5, [r4, #240]	; 0xf0
   13de0:	ldr	r0, [r4, #252]	; 0xfc
   13de4:	cmp	r0, #0
   13de8:	moveq	r0, #8
   13dec:	streq	r0, [r4, #252]	; 0xfc
   13df0:	ldr	r0, [r4, #228]	; 0xe4
   13df4:	ldr	r2, [r4, #232]	; 0xe8
   13df8:	ldr	r1, [r4, #248]	; 0xf8
   13dfc:	add	r1, r1, #1
   13e00:	str	r1, [r4, #248]	; 0xf8
   13e04:	orrs	r0, r2, r0
   13e08:	mov	r0, #0
   13e0c:	bne	13eb8 <fputs@plt+0x2b04>
   13e10:	mov	r5, #1
   13e14:	vmov.i32	q8, #0	; 0x00000000
   13e18:	str	r5, [r4, #232]	; 0xe8
   13e1c:	mov	r0, #76	; 0x4c
   13e20:	movw	r1, #55584	; 0xd920
   13e24:	movt	r1, #9
   13e28:	mov	r2, r1
   13e2c:	vst1.64	{d16-d17}, [r2], r0
   13e30:	vst1.32	{d16-d17}, [r2]
   13e34:	add	r0, r1, #64	; 0x40
   13e38:	vst1.64	{d16-d17}, [r0]
   13e3c:	add	r0, r1, #48	; 0x30
   13e40:	vst1.64	{d16-d17}, [r0]
   13e44:	add	r0, r1, #32
   13e48:	vst1.64	{d16-d17}, [r0]
   13e4c:	add	r0, r1, #16
   13e50:	vst1.64	{d16-d17}, [r0]
   13e54:	bl	1d320 <fputs@plt+0xbf6c>
   13e58:	ldr	r0, [r4, #244]	; 0xf4
   13e5c:	cmp	r0, #0
   13e60:	beq	13ea0 <fputs@plt+0x2aec>
   13e64:	str	r5, [r4, #244]	; 0xf4
   13e68:	bl	1d36c <fputs@plt+0xbfb8>
   13e6c:	cmp	r0, #0
   13e70:	bne	13eac <fputs@plt+0x2af8>
   13e74:	add	r2, r4, #204	; 0xcc
   13e78:	ldm	r2, {r0, r1, r2}
   13e7c:	bl	1d398 <fputs@plt+0xbfe4>
   13e80:	mov	r0, #1
   13e84:	str	r0, [r4, #228]	; 0xe4
   13e88:	mov	r0, #0
   13e8c:	b	13eac <fputs@plt+0x2af8>
   13e90:	bl	1d204 <fputs@plt+0xbe50>
   13e94:	cmp	r0, #0
   13e98:	beq	13ddc <fputs@plt+0x2a28>
   13e9c:	pop	{r4, r5, fp, pc}
   13ea0:	bl	1d344 <fputs@plt+0xbf90>
   13ea4:	cmp	r0, #0
   13ea8:	beq	13e64 <fputs@plt+0x2ab0>
   13eac:	mov	r1, #0
   13eb0:	str	r1, [r4, #232]	; 0xe8
   13eb4:	ldr	r1, [r4, #248]	; 0xf8
   13eb8:	subs	r1, r1, #1
   13ebc:	str	r1, [r4, #248]	; 0xf8
   13ec0:	movle	r1, #0
   13ec4:	strle	r1, [r4, #252]	; 0xfc
   13ec8:	pop	{r4, r5, fp, pc}
   13ecc:	push	{r4, r5, r6, sl, fp, lr}
   13ed0:	add	fp, sp, #16
   13ed4:	mov	r6, r1
   13ed8:	mov	r4, r0
   13edc:	bl	13da8 <fputs@plt+0x29f4>
   13ee0:	mov	r5, r0
   13ee4:	cmp	r0, #0
   13ee8:	beq	13ef4 <fputs@plt+0x2b40>
   13eec:	mov	r0, r5
   13ef0:	pop	{r4, r5, r6, sl, fp, pc}
   13ef4:	mov	r0, r4
   13ef8:	bl	13f38 <fputs@plt+0x2b84>
   13efc:	movw	r0, #55272	; 0xd7e8
   13f00:	movt	r0, #9
   13f04:	ldr	r1, [r0]
   13f08:	cmp	r6, #0
   13f0c:	bne	13f28 <fputs@plt+0x2b74>
   13f10:	cmp	r1, #0
   13f14:	beq	13f28 <fputs@plt+0x2b74>
   13f18:	ldr	r0, [r1, #12]!
   13f1c:	str	r0, [r4, #12]
   13f20:	mov	r0, r1
   13f24:	b	13f2c <fputs@plt+0x2b78>
   13f28:	str	r1, [r4, #12]
   13f2c:	str	r4, [r0]
   13f30:	mov	r0, r5
   13f34:	pop	{r4, r5, r6, sl, fp, pc}
   13f38:	cmp	r0, #0
   13f3c:	beq	13f84 <fputs@plt+0x2bd0>
   13f40:	movw	r2, #55272	; 0xd7e8
   13f44:	movt	r2, #9
   13f48:	ldr	r1, [r2]
   13f4c:	cmp	r1, r0
   13f50:	ldreq	r0, [r0, #12]
   13f54:	streq	r0, [r2]
   13f58:	bxeq	lr
   13f5c:	cmp	r1, #0
   13f60:	bxeq	lr
   13f64:	mov	r2, r1
   13f68:	ldr	r1, [r1, #12]
   13f6c:	cmp	r1, r0
   13f70:	cmpne	r1, #0
   13f74:	bne	13f64 <fputs@plt+0x2bb0>
   13f78:	cmp	r1, r0
   13f7c:	ldreq	r0, [r0, #12]
   13f80:	streq	r0, [r2, #12]
   13f84:	bx	lr
   13f88:	push	{fp, lr}
   13f8c:	mov	fp, sp
   13f90:	bl	13f38 <fputs@plt+0x2b84>
   13f94:	mov	r0, #0
   13f98:	pop	{fp, pc}
   13f9c:	mov	r0, #0
   13fa0:	bx	lr
   13fa4:	mov	r0, #0
   13fa8:	bx	lr
   13fac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13fb0:	add	fp, sp, #24
   13fb4:	mov	r7, r1
   13fb8:	mov	r6, r0
   13fbc:	bl	13da8 <fputs@plt+0x29f4>
   13fc0:	mvn	r4, #0
   13fc4:	cmp	r0, #0
   13fc8:	mvn	r5, #0
   13fcc:	bne	14010 <fputs@plt+0x2c5c>
   13fd0:	movw	r8, #55280	; 0xd7f0
   13fd4:	movt	r8, #9
   13fd8:	ldrd	r4, [r8, #8]
   13fdc:	cmp	r7, #0
   13fe0:	blt	14010 <fputs@plt+0x2c5c>
   13fe4:	strd	r6, [r8, #8]
   13fe8:	bl	1401c <fputs@plt+0x2c68>
   13fec:	mov	r2, #0
   13ff0:	subs	r0, r0, r6
   13ff4:	sbcs	r0, r1, r7
   13ff8:	movwge	r2, #1
   13ffc:	orrs	r0, r6, r7
   14000:	movwne	r0, #1
   14004:	and	r0, r0, r2
   14008:	str	r0, [r8, #28]
   1400c:	bl	14030 <fputs@plt+0x2c7c>
   14010:	mov	r0, r4
   14014:	mov	r1, r5
   14018:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1401c:	movw	r0, #55192	; 0xd798
   14020:	movt	r0, #9
   14024:	ldr	r0, [r0]
   14028:	mov	r1, #0
   1402c:	bx	lr
   14030:	push	{fp, lr}
   14034:	mov	fp, sp
   14038:	sub	sp, sp, #16
   1403c:	add	r1, sp, #8
   14040:	mov	r2, sp
   14044:	mov	r0, #0
   14048:	mov	r3, #0
   1404c:	bl	135e0 <fputs@plt+0x222c>
   14050:	ldr	r0, [sp, #8]
   14054:	ldr	r1, [sp, #12]
   14058:	mov	sp, fp
   1405c:	pop	{fp, pc}
   14060:	bic	r0, r0, r0, asr #31
   14064:	mov	r1, #0
   14068:	b	13fac <fputs@plt+0x2bf8>
   1406c:	push	{fp, lr}
   14070:	mov	fp, sp
   14074:	sub	sp, sp, #16
   14078:	mov	r3, r0
   1407c:	add	r1, sp, #8
   14080:	mov	r2, sp
   14084:	mov	r0, #0
   14088:	bl	135e0 <fputs@plt+0x222c>
   1408c:	ldm	sp, {r0, r1}
   14090:	mov	sp, fp
   14094:	pop	{fp, pc}
   14098:	push	{r4, sl, fp, lr}
   1409c:	add	fp, sp, #8
   140a0:	mov	r4, r0
   140a4:	bl	13da8 <fputs@plt+0x29f4>
   140a8:	cmp	r4, #1
   140ac:	blt	140c8 <fputs@plt+0x2d14>
   140b0:	cmp	r0, #0
   140b4:	bne	140c8 <fputs@plt+0x2d14>
   140b8:	asr	r1, r4, #31
   140bc:	mov	r0, r4
   140c0:	pop	{r4, sl, fp, lr}
   140c4:	b	140d0 <fputs@plt+0x2d1c>
   140c8:	mov	r0, #0
   140cc:	pop	{r4, sl, fp, pc}
   140d0:	push	{fp, lr}
   140d4:	mov	fp, sp
   140d8:	sub	sp, sp, #8
   140dc:	subs	r2, r0, #1
   140e0:	sbc	r1, r1, #0
   140e4:	movw	r3, #65279	; 0xfeff
   140e8:	movt	r3, #32767	; 0x7fff
   140ec:	subs	r2, r2, r3
   140f0:	sbcs	r1, r1, #0
   140f4:	bcc	14100 <fputs@plt+0x2d4c>
   140f8:	mov	r0, #0
   140fc:	b	14128 <fputs@plt+0x2d74>
   14100:	movw	r1, #37176	; 0x9138
   14104:	movt	r1, #9
   14108:	ldr	r2, [r1]
   1410c:	cmp	r2, #0
   14110:	beq	14120 <fputs@plt+0x2d6c>
   14114:	add	r1, sp, #4
   14118:	bl	20400 <fputs@plt+0xf04c>
   1411c:	b	1412c <fputs@plt+0x2d78>
   14120:	ldr	r1, [r1, #40]	; 0x28
   14124:	blx	r1
   14128:	str	r0, [sp, #4]
   1412c:	ldr	r0, [sp, #4]
   14130:	mov	sp, fp
   14134:	pop	{fp, pc}
   14138:	push	{r4, r5, fp, lr}
   1413c:	add	fp, sp, #8
   14140:	mov	r4, r1
   14144:	mov	r5, r0
   14148:	bl	13da8 <fputs@plt+0x29f4>
   1414c:	cmp	r0, #0
   14150:	movne	r0, #0
   14154:	popne	{r4, r5, fp, pc}
   14158:	mov	r0, r5
   1415c:	mov	r1, r4
   14160:	pop	{r4, r5, fp, lr}
   14164:	b	140d0 <fputs@plt+0x2d1c>
   14168:	push	{r4, r5, fp, lr}
   1416c:	add	fp, sp, #8
   14170:	cmp	r0, #0
   14174:	popeq	{r4, r5, fp, pc}
   14178:	mov	r4, r0
   1417c:	movw	r5, #37176	; 0x9138
   14180:	movt	r5, #9
   14184:	ldr	r0, [r5]
   14188:	cmp	r0, #0
   1418c:	beq	141b0 <fputs@plt+0x2dfc>
   14190:	mov	r0, r4
   14194:	bl	141d8 <fputs@plt+0x2e24>
   14198:	mov	r1, r0
   1419c:	mov	r0, #0
   141a0:	bl	141c0 <fputs@plt+0x2e0c>
   141a4:	mov	r0, #9
   141a8:	mov	r1, #1
   141ac:	bl	141c0 <fputs@plt+0x2e0c>
   141b0:	ldr	r1, [r5, #44]	; 0x2c
   141b4:	mov	r0, r4
   141b8:	pop	{r4, r5, fp, lr}
   141bc:	bx	r1
   141c0:	movw	r2, #55192	; 0xd798
   141c4:	movt	r2, #9
   141c8:	ldr	r3, [r2, r0, lsl #2]
   141cc:	sub	r1, r3, r1
   141d0:	str	r1, [r2, r0, lsl #2]
   141d4:	bx	lr
   141d8:	movw	r1, #37176	; 0x9138
   141dc:	movt	r1, #9
   141e0:	ldr	r1, [r1, #52]	; 0x34
   141e4:	bx	r1
   141e8:	push	{r4, r5, fp, lr}
   141ec:	add	fp, sp, #8
   141f0:	mov	r5, r1
   141f4:	mov	r4, r0
   141f8:	bl	13da8 <fputs@plt+0x29f4>
   141fc:	cmp	r0, #0
   14200:	movne	r0, #0
   14204:	popne	{r4, r5, fp, pc}
   14208:	bic	r2, r5, r5, asr #31
   1420c:	mov	r0, r4
   14210:	mov	r3, #0
   14214:	pop	{r4, r5, fp, lr}
   14218:	b	1421c <fputs@plt+0x2e68>
   1421c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14220:	add	fp, sp, #24
   14224:	mov	r7, r2
   14228:	cmp	r0, #0
   1422c:	beq	1430c <fputs@plt+0x2f58>
   14230:	mov	r5, r0
   14234:	orrs	r0, r7, r3
   14238:	beq	1431c <fputs@plt+0x2f68>
   1423c:	mov	r4, #0
   14240:	movw	r0, #65279	; 0xfeff
   14244:	movt	r0, #32767	; 0x7fff
   14248:	subs	r0, r0, r7
   1424c:	rscs	r0, r3, #0
   14250:	bcc	14304 <fputs@plt+0x2f50>
   14254:	mov	r0, r5
   14258:	bl	141d8 <fputs@plt+0x2e24>
   1425c:	mov	r8, r0
   14260:	movw	r9, #37176	; 0x9138
   14264:	movt	r9, #9
   14268:	ldr	r1, [r9, #56]	; 0x38
   1426c:	mov	r0, r7
   14270:	blx	r1
   14274:	cmp	r0, r8
   14278:	moveq	r0, r5
   1427c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   14280:	mov	r6, r0
   14284:	ldr	r0, [r9]
   14288:	cmp	r0, #0
   1428c:	beq	14330 <fputs@plt+0x2f7c>
   14290:	mov	r0, #5
   14294:	mov	r1, r7
   14298:	bl	204a8 <fputs@plt+0xf0f4>
   1429c:	ldr	r2, [r9, #48]	; 0x30
   142a0:	mov	r0, r5
   142a4:	mov	r1, r6
   142a8:	blx	r2
   142ac:	mov	r7, r0
   142b0:	cmp	r0, #0
   142b4:	bne	142e4 <fputs@plt+0x2f30>
   142b8:	movw	r0, #55280	; 0xd7f0
   142bc:	movt	r0, #9
   142c0:	ldrd	r0, [r0, #8]
   142c4:	subs	r0, r0, #1
   142c8:	sbcs	r0, r1, #0
   142cc:	blt	142e4 <fputs@plt+0x2f30>
   142d0:	ldr	r2, [r9, #48]	; 0x30
   142d4:	mov	r0, r5
   142d8:	mov	r1, r6
   142dc:	blx	r2
   142e0:	mov	r7, r0
   142e4:	cmp	r7, #0
   142e8:	beq	14304 <fputs@plt+0x2f50>
   142ec:	mov	r0, r7
   142f0:	bl	141d8 <fputs@plt+0x2e24>
   142f4:	sub	r1, r0, r8
   142f8:	mov	r0, #0
   142fc:	bl	204c4 <fputs@plt+0xf110>
   14300:	mov	r4, r7
   14304:	mov	r0, r4
   14308:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1430c:	mov	r0, r7
   14310:	mov	r1, r3
   14314:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14318:	b	140d0 <fputs@plt+0x2d1c>
   1431c:	mov	r0, r5
   14320:	bl	14168 <fputs@plt+0x2db4>
   14324:	mov	r4, #0
   14328:	mov	r0, r4
   1432c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14330:	ldr	r2, [r9, #48]	; 0x30
   14334:	mov	r0, r5
   14338:	mov	r1, r6
   1433c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14340:	bx	r2
   14344:	push	{r4, r5, r6, sl, fp, lr}
   14348:	add	fp, sp, #16
   1434c:	mov	r4, r3
   14350:	mov	r5, r2
   14354:	mov	r6, r0
   14358:	bl	13da8 <fputs@plt+0x29f4>
   1435c:	cmp	r0, #0
   14360:	movne	r0, #0
   14364:	popne	{r4, r5, r6, sl, fp, pc}
   14368:	mov	r0, r6
   1436c:	mov	r2, r5
   14370:	mov	r3, r4
   14374:	pop	{r4, r5, r6, sl, fp, lr}
   14378:	b	1421c <fputs@plt+0x2e68>
   1437c:	push	{r4, r5, r6, sl, fp, lr}
   14380:	add	fp, sp, #16
   14384:	sub	sp, sp, #104	; 0x68
   14388:	mov	r4, r1
   1438c:	mov	r5, r0
   14390:	bl	13da8 <fputs@plt+0x29f4>
   14394:	mov	r1, r0
   14398:	mov	r0, #0
   1439c:	cmp	r1, #0
   143a0:	beq	143ac <fputs@plt+0x2ff8>
   143a4:	sub	sp, fp, #16
   143a8:	pop	{r4, r5, r6, sl, fp, pc}
   143ac:	movw	r0, #51712	; 0xca00
   143b0:	movt	r0, #15258	; 0x3b9a
   143b4:	str	r0, [sp]
   143b8:	add	r6, sp, #4
   143bc:	add	r2, sp, #34	; 0x22
   143c0:	mov	r0, r6
   143c4:	mov	r1, #0
   143c8:	mov	r3, #70	; 0x46
   143cc:	bl	143f0 <fputs@plt+0x303c>
   143d0:	mov	r0, r6
   143d4:	mov	r1, r5
   143d8:	mov	r2, r4
   143dc:	bl	14418 <fputs@plt+0x3064>
   143e0:	mov	r0, r6
   143e4:	bl	15770 <fputs@plt+0x43bc>
   143e8:	sub	sp, fp, #16
   143ec:	pop	{r4, r5, r6, sl, fp, pc}
   143f0:	str	r2, [r0, #8]
   143f4:	stm	r0, {r1, r2}
   143f8:	mov	r1, #0
   143fc:	str	r1, [r0, #12]
   14400:	str	r3, [r0, #16]
   14404:	strh	r1, [r0, #24]
   14408:	ldr	r1, [sp]
   1440c:	str	r1, [r0, #20]
   14410:	bx	lr
   14414:	nop	{0}
   14418:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1441c:	add	fp, sp, #28
   14420:	sub	sp, sp, #4
   14424:	vpush	{d8-d15}
   14428:	sub	sp, sp, #160	; 0xa0
   1442c:	str	r2, [sp, #60]	; 0x3c
   14430:	mov	r8, r1
   14434:	mov	r4, r0
   14438:	ldrb	r0, [r0, #25]
   1443c:	cmp	r0, #0
   14440:	beq	14478 <fputs@plt+0x30c4>
   14444:	ands	r1, r0, #2
   14448:	mov	r2, #0
   1444c:	str	r2, [sp, #44]	; 0x2c
   14450:	ldrne	r2, [sp, #60]	; 0x3c
   14454:	ldrne	r3, [r2], #4
   14458:	strne	r3, [sp, #44]	; 0x2c
   1445c:	strne	r2, [sp, #60]	; 0x3c
   14460:	and	r0, r0, #1
   14464:	str	r0, [sp, #32]
   14468:	clz	r0, r1
   1446c:	lsr	r0, r0, #5
   14470:	str	r0, [sp, #52]	; 0x34
   14474:	b	14490 <fputs@plt+0x30dc>
   14478:	mov	r0, #1
   1447c:	str	r0, [sp, #52]	; 0x34
   14480:	mov	r0, #0
   14484:	str	r0, [sp, #32]
   14488:	mov	r0, #0
   1448c:	str	r0, [sp, #44]	; 0x2c
   14490:	mvn	r7, #31
   14494:	movw	r6, #3424	; 0xd60
   14498:	movt	r6, #8
   1449c:	vmov.f64	d8, #96	; 0x3f000000  0.5
   144a0:	vmov.f64	d9, #112	; 0x3f800000  1.0
   144a4:	vldr	d11, [pc, #972]	; 14878 <fputs@plt+0x34c4>
   144a8:	vmov.f64	d12, #36	; 0x41200000  10.0
   144ac:	vldr	d10, [pc, #972]	; 14880 <fputs@plt+0x34cc>
   144b0:	vldr	d14, [pc, #976]	; 14888 <fputs@plt+0x34d4>
   144b4:	vldr	d15, [pc, #980]	; 14890 <fputs@plt+0x34dc>
   144b8:	mov	r5, #0
   144bc:	str	r4, [sp, #56]	; 0x38
   144c0:	b	144e8 <fputs@plt+0x3134>
   144c4:	ldr	r1, [sp, #40]	; 0x28
   144c8:	cmp	r1, #0
   144cc:	ldrne	r0, [r4]
   144d0:	blne	13cb4 <fputs@plt+0x2900>
   144d4:	add	r8, sl, #1
   144d8:	mvn	r7, #31
   144dc:	movw	r6, #3424	; 0xd60
   144e0:	movt	r6, #8
   144e4:	mov	r5, r9
   144e8:	ldrb	r0, [r8]
   144ec:	cmp	r0, #37	; 0x25
   144f0:	beq	14540 <fputs@plt+0x318c>
   144f4:	cmp	r0, #0
   144f8:	beq	15740 <fputs@plt+0x438c>
   144fc:	mov	r4, r8
   14500:	ldrb	r0, [r4, #1]!
   14504:	cmp	r0, #37	; 0x25
   14508:	cmpne	r0, #0
   1450c:	bne	14500 <fputs@plt+0x314c>
   14510:	sub	r2, r4, r8
   14514:	ldr	r0, [sp, #56]	; 0x38
   14518:	mov	r1, r8
   1451c:	bl	2057c <fputs@plt+0xf1c8>
   14520:	ldrb	r0, [r4]
   14524:	cmp	r0, #0
   14528:	mov	r5, r8
   1452c:	mvn	r7, #31
   14530:	movw	r6, #3424	; 0xd60
   14534:	movt	r6, #8
   14538:	bne	14544 <fputs@plt+0x3190>
   1453c:	b	15740 <fputs@plt+0x438c>
   14540:	mov	r4, r8
   14544:	ldrb	r0, [r4, #1]
   14548:	cmp	r0, #0
   1454c:	beq	1572c <fputs@plt+0x4378>
   14550:	add	sl, r4, #2
   14554:	mov	ip, #0
   14558:	mov	r1, #0
   1455c:	str	r1, [sp, #64]	; 0x40
   14560:	mov	r4, #0
   14564:	mov	r9, #0
   14568:	mov	r8, #0
   1456c:	mov	r1, #0
   14570:	mov	lr, r1
   14574:	uxtab	r2, r7, r0
   14578:	cmp	r2, #16
   1457c:	bhi	14624 <fputs@plt+0x3270>
   14580:	mov	r1, #1
   14584:	add	r3, pc, #0
   14588:	ldr	pc, [r3, r2, lsl #2]
   1458c:	ldrdeq	r4, [r1], -r0
   14590:	ldrdeq	r4, [r1], -r8
   14594:	andeq	r4, r1, r4, lsr #12
   14598:	andeq	r4, r1, r4, ror #11
   1459c:	andeq	r4, r1, r4, lsr #12
   145a0:	andeq	r4, r1, r4, lsr #12
   145a4:	andeq	r4, r1, r4, lsr #12
   145a8:	andeq	r4, r1, r4, lsr #12
   145ac:	andeq	r4, r1, r4, lsr #12
   145b0:	andeq	r4, r1, r4, lsr #12
   145b4:	andeq	r4, r1, r4, lsr #12
   145b8:	andeq	r4, r1, ip, ror #11
   145bc:	andeq	r4, r1, r4, lsr #12
   145c0:	strdeq	r4, [r1], -ip
   145c4:	andeq	r4, r1, r4, lsr #12
   145c8:	andeq	r4, r1, r4, lsr #12
   145cc:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   145d0:	mov	r9, #1
   145d4:	b	145f8 <fputs@plt+0x3244>
   145d8:	mov	r0, #1
   145dc:	str	r0, [sp, #64]	; 0x40
   145e0:	b	145f8 <fputs@plt+0x3244>
   145e4:	mov	ip, #1
   145e8:	b	145f8 <fputs@plt+0x3244>
   145ec:	mov	r8, #1
   145f0:	b	145f8 <fputs@plt+0x3244>
   145f4:	mov	r4, #1
   145f8:	mov	r1, lr
   145fc:	ldrb	r0, [sl], #1
   14600:	cmp	r0, #0
   14604:	bne	14570 <fputs@plt+0x31bc>
   14608:	str	ip, [sp, #36]	; 0x24
   1460c:	str	r4, [sp, #28]
   14610:	sub	sl, sl, #1
   14614:	mov	r0, #0
   14618:	mov	lr, r1
   1461c:	mov	r1, #0
   14620:	b	146d8 <fputs@plt+0x3324>
   14624:	uxtb	r1, r0
   14628:	cmp	r1, #42	; 0x2a
   1462c:	str	r4, [sp, #28]
   14630:	str	ip, [sp, #36]	; 0x24
   14634:	bne	14664 <fputs@plt+0x32b0>
   14638:	ldr	r0, [sp, #52]	; 0x34
   1463c:	cmp	r0, #0
   14640:	beq	14698 <fputs@plt+0x32e4>
   14644:	ldr	r1, [sp, #60]	; 0x3c
   14648:	ldr	r0, [r1], #4
   1464c:	str	r1, [sp, #60]	; 0x3c
   14650:	cmn	r0, #1
   14654:	ble	146b8 <fputs@plt+0x3304>
   14658:	mov	ip, r0
   1465c:	ldrb	r1, [sl]
   14660:	b	146dc <fputs@plt+0x3328>
   14664:	sub	r0, r1, #48	; 0x30
   14668:	cmp	r0, #9
   1466c:	bhi	146d0 <fputs@plt+0x331c>
   14670:	mov	r0, #0
   14674:	add	r0, r0, r0, lsl #2
   14678:	add	r0, r1, r0, lsl #1
   1467c:	sub	r0, r0, #48	; 0x30
   14680:	ldrb	r1, [sl], #1
   14684:	sub	r2, r1, #48	; 0x30
   14688:	cmp	r2, #10
   1468c:	bcc	14674 <fputs@plt+0x32c0>
   14690:	sub	sl, sl, #1
   14694:	b	146d8 <fputs@plt+0x3324>
   14698:	ldr	r0, [sp, #44]	; 0x2c
   1469c:	mov	r4, lr
   146a0:	bl	205b4 <fputs@plt+0xf200>
   146a4:	mov	lr, r4
   146a8:	movw	r6, #3424	; 0xd60
   146ac:	movt	r6, #8
   146b0:	cmn	r0, #1
   146b4:	bgt	14658 <fputs@plt+0x32a4>
   146b8:	add	ip, r0, #-2147483648	; 0x80000000
   146bc:	cmp	r0, #-2147483648	; 0x80000000
   146c0:	rsbne	ip, r0, #0
   146c4:	mov	lr, #1
   146c8:	ldrb	r1, [sl]
   146cc:	b	146dc <fputs@plt+0x3328>
   146d0:	sub	sl, sl, #1
   146d4:	mov	r0, #0
   146d8:	bic	ip, r0, #-2147483648	; 0x80000000
   146dc:	mvn	r2, #0
   146e0:	cmp	r1, #46	; 0x2e
   146e4:	bne	147a4 <fputs@plt+0x33f0>
   146e8:	mov	r2, sl
   146ec:	ldrb	r1, [r2, #1]!
   146f0:	cmp	r1, #42	; 0x2a
   146f4:	bne	14714 <fputs@plt+0x3360>
   146f8:	ldr	r0, [sp, #52]	; 0x34
   146fc:	cmp	r0, #0
   14700:	beq	14758 <fputs@plt+0x33a4>
   14704:	ldr	r1, [sp, #60]	; 0x3c
   14708:	ldr	r0, [r1], #4
   1470c:	str	r1, [sp, #60]	; 0x3c
   14710:	b	14778 <fputs@plt+0x33c4>
   14714:	sub	r0, r1, #48	; 0x30
   14718:	uxtb	r3, r0
   1471c:	mov	r0, #0
   14720:	cmp	r3, #9
   14724:	bhi	1478c <fputs@plt+0x33d8>
   14728:	add	r2, sl, #2
   1472c:	mov	r0, #0
   14730:	add	r0, r0, r0, lsl #2
   14734:	add	r0, r1, r0, lsl #1
   14738:	sub	r0, r0, #48	; 0x30
   1473c:	ldrb	r1, [r2], #1
   14740:	sub	r3, r1, #48	; 0x30
   14744:	uxtb	r3, r3
   14748:	cmp	r3, #10
   1474c:	bcc	14730 <fputs@plt+0x337c>
   14750:	sub	sl, r2, #1
   14754:	b	14790 <fputs@plt+0x33dc>
   14758:	ldr	r0, [sp, #44]	; 0x2c
   1475c:	mov	r4, ip
   14760:	mov	r6, lr
   14764:	bl	205b4 <fputs@plt+0xf200>
   14768:	mov	lr, r6
   1476c:	mov	ip, r4
   14770:	movw	r6, #3424	; 0xd60
   14774:	movt	r6, #8
   14778:	ldrb	r1, [sl, #2]!
   1477c:	cmn	r0, #1
   14780:	ble	14798 <fputs@plt+0x33e4>
   14784:	mov	r2, r0
   14788:	b	147a4 <fputs@plt+0x33f0>
   1478c:	mov	sl, r2
   14790:	bic	r2, r0, #-2147483648	; 0x80000000
   14794:	b	147a4 <fputs@plt+0x33f0>
   14798:	rsb	r2, r0, #0
   1479c:	cmp	r0, #-2147483648	; 0x80000000
   147a0:	mvneq	r2, #0
   147a4:	str	r2, [sp, #48]	; 0x30
   147a8:	mov	r7, #0
   147ac:	cmp	r1, #108	; 0x6c
   147b0:	bne	147d0 <fputs@plt+0x341c>
   147b4:	mov	r2, sl
   147b8:	ldrb	r1, [r2, #1]!
   147bc:	cmp	r1, #108	; 0x6c
   147c0:	bne	147d8 <fputs@plt+0x3424>
   147c4:	ldrb	r1, [sl, #2]!
   147c8:	mov	r0, #1
   147cc:	b	147e0 <fputs@plt+0x342c>
   147d0:	mov	r0, #0
   147d4:	b	147e0 <fputs@plt+0x342c>
   147d8:	mov	r0, #0
   147dc:	mov	sl, r2
   147e0:	mov	r4, #0
   147e4:	ldrb	r2, [r6, r7]
   147e8:	cmp	r1, r2
   147ec:	beq	14804 <fputs@plt+0x3450>
   147f0:	add	r7, r7, #6
   147f4:	add	r4, r4, #1
   147f8:	cmp	r4, #23
   147fc:	bcc	147e4 <fputs@plt+0x3430>
   14800:	b	15740 <fputs@plt+0x438c>
   14804:	cmp	r4, #20
   14808:	mov	r1, #0
   1480c:	movwcc	r1, #1
   14810:	ldr	r2, [sp, #32]
   14814:	orrs	r1, r2, r1
   14818:	beq	15740 <fputs@plt+0x438c>
   1481c:	add	r3, r6, r7
   14820:	ldrb	r6, [r3, #3]
   14824:	sub	r1, r6, #1
   14828:	cmp	r1, #15
   1482c:	bhi	15740 <fputs@plt+0x438c>
   14830:	add	r2, pc, #0
   14834:	ldr	pc, [r2, r1, lsl #2]
   14838:	ldrdeq	r4, [r1], -ip
   1483c:	andeq	r4, r1, r0, lsr #17
   14840:	andeq	r4, r1, r0, lsr #17
   14844:	andeq	r4, r1, r0, lsr #17
   14848:			; <UNDEFINED> instruction: 0x00014cb8
   1484c:	andeq	r4, r1, r0, lsl #18
   14850:	andeq	r4, r1, r0, lsl #18
   14854:	andeq	r4, r1, r0, ror #25
   14858:	andeq	r4, r1, r0, lsl #26
   1485c:	ldrdeq	r4, [r1], -r8
   14860:	ldrdeq	r4, [r1], -r8
   14864:	andeq	r4, r1, r0, lsr #26
   14868:	andeq	r4, r1, ip, ror #26
   1486c:	ldrdeq	r4, [r1], -r8
   14870:	ldrdeq	r4, [r1], -r8
   14874:	ldrdeq	r4, [r1], -ip
   14878:	andcs	r0, r0, r0
   1487c:	andmi	sl, r2, #95	; 0x5f
   14880:	eors	r8, r0, #14848	; 0x3a00
   14884:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   14888:	andeq	r0, r0, r0
   1488c:	orrsmi	sp, r7, r4, lsl #15
   14890:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   14894:	svccc	0x00b99999
   14898:	ldrcs	ip, [r4, #893]	; 0x37d
   1489c:	ldrtpl	r4, [r2], #2477	; 0x9ad
   148a0:	str	r6, [sp, #12]
   148a4:	str	r3, [sp, #20]
   148a8:	ldr	r0, [sp, #52]	; 0x34
   148ac:	cmp	r0, #0
   148b0:	str	lr, [sp, #24]
   148b4:	mov	r6, ip
   148b8:	beq	14928 <fputs@plt+0x3574>
   148bc:	ldr	r0, [sp, #60]	; 0x3c
   148c0:	add	r0, r0, #7
   148c4:	bic	r0, r0, #7
   148c8:	add	r1, r0, #8
   148cc:	str	r1, [sp, #60]	; 0x3c
   148d0:	vldr	d0, [r0]
   148d4:	b	14930 <fputs@plt+0x357c>
   148d8:	cmp	r7, #36	; 0x24
   148dc:	mov	r4, #39	; 0x27
   148e0:	movweq	r4, #34	; 0x22
   148e4:	ldr	r0, [sp, #52]	; 0x34
   148e8:	cmp	r0, #0
   148ec:	beq	14960 <fputs@plt+0x35ac>
   148f0:	ldr	r0, [sp, #60]	; 0x3c
   148f4:	ldr	r9, [r0], #4
   148f8:	str	r0, [sp, #60]	; 0x3c
   148fc:	b	1497c <fputs@plt+0x35c8>
   14900:	ldr	r0, [sp, #52]	; 0x34
   14904:	cmp	r0, #0
   14908:	beq	14e6c <fputs@plt+0x3ab8>
   1490c:	ldr	r1, [sp, #60]	; 0x3c
   14910:	ldr	r0, [r1], #4
   14914:	str	r1, [sp, #60]	; 0x3c
   14918:	cmp	r7, #18
   1491c:	mov	r3, #0
   14920:	moveq	r3, r0
   14924:	b	14e88 <fputs@plt+0x3ad4>
   14928:	ldr	r0, [sp, #44]	; 0x2c
   1492c:	bl	205f0 <fputs@plt+0xf23c>
   14930:	ldr	r5, [sp, #48]	; 0x30
   14934:	vstr	d0, [fp, #-112]	; 0xffffff90
   14938:	cmp	r5, #0
   1493c:	movwlt	r5, #6
   14940:	vcmpe.f64	d0, #0.0
   14944:	vorr	d13, d14, d14
   14948:	vmrs	APSR_nzcv, fpscr
   1494c:	bpl	14a74 <fputs@plt+0x36c0>
   14950:	vneg.f64	d16, d0
   14954:	vstr	d16, [fp, #-112]	; 0xffffff90
   14958:	mov	r0, #45	; 0x2d
   1495c:	b	14a90 <fputs@plt+0x36dc>
   14960:	ldr	r0, [sp, #44]	; 0x2c
   14964:	mov	r6, ip
   14968:	mov	r5, lr
   1496c:	bl	20694 <fputs@plt+0xf2e0>
   14970:	mov	lr, r5
   14974:	mov	ip, r6
   14978:	mov	r9, r0
   1497c:	ldr	r2, [sp, #48]	; 0x30
   14980:	cmp	r7, #30
   14984:	movw	r6, #17304	; 0x4398
   14988:	movt	r6, #8
   1498c:	movw	r0, #29964	; 0x750c
   14990:	movt	r0, #8
   14994:	moveq	r6, r0
   14998:	cmp	r9, #0
   1499c:	movne	r6, r9
   149a0:	mov	r3, #0
   149a4:	cmp	r2, #0
   149a8:	mov	r8, #0
   149ac:	mov	r0, #0
   149b0:	beq	149dc <fputs@plt+0x3628>
   149b4:	mov	r0, #0
   149b8:	mov	r8, #0
   149bc:	ldrb	r1, [r6, r8]
   149c0:	cmp	r1, #0
   149c4:	beq	149dc <fputs@plt+0x3628>
   149c8:	cmp	r1, r4
   149cc:	addeq	r0, r0, #1
   149d0:	add	r8, r8, #1
   149d4:	cmp	r2, r8
   149d8:	bne	149bc <fputs@plt+0x3608>
   149dc:	cmp	r9, #0
   149e0:	movwne	r9, #1
   149e4:	add	r0, r8, r0
   149e8:	add	r0, r0, #3
   149ec:	cmp	r0, #71	; 0x47
   149f0:	add	r5, sp, #70	; 0x46
   149f4:	bcc	14a20 <fputs@plt+0x366c>
   149f8:	mov	r1, #0
   149fc:	str	ip, [sp, #16]
   14a00:	mov	r5, lr
   14a04:	bl	140d0 <fputs@plt+0x2d1c>
   14a08:	mov	lr, r5
   14a0c:	ldr	ip, [sp, #16]
   14a10:	mov	r5, r0
   14a14:	cmp	r0, #0
   14a18:	mov	r3, r0
   14a1c:	beq	15750 <fputs@plt+0x439c>
   14a20:	sub	r0, r7, #30
   14a24:	clz	r0, r0
   14a28:	lsr	r0, r0, #5
   14a2c:	ands	r0, r0, r9
   14a30:	mov	r7, #0
   14a34:	strbne	r4, [r5]
   14a38:	movne	r7, #1
   14a3c:	cmp	r8, #0
   14a40:	beq	14c98 <fputs@plt+0x38e4>
   14a44:	ldr	r9, [sp, #56]	; 0x38
   14a48:	ldrb	r1, [r6]
   14a4c:	strb	r1, [r5, r7]
   14a50:	add	r2, r7, #1
   14a54:	cmp	r1, r4
   14a58:	strbeq	r1, [r5, r2]
   14a5c:	addeq	r7, r7, #2
   14a60:	movne	r7, r2
   14a64:	subs	r8, r8, #1
   14a68:	add	r6, r6, #1
   14a6c:	bne	14a48 <fputs@plt+0x3694>
   14a70:	b	14c9c <fputs@plt+0x38e8>
   14a74:	mov	r0, #43	; 0x2b
   14a78:	str	r0, [sp, #48]	; 0x30
   14a7c:	tst	r8, #255	; 0xff
   14a80:	bne	14a94 <fputs@plt+0x36e0>
   14a84:	uxtb	r0, r9
   14a88:	cmp	r0, #0
   14a8c:	movwne	r0, #32
   14a90:	str	r0, [sp, #48]	; 0x30
   14a94:	cmp	r5, #0
   14a98:	mov	r0, #0
   14a9c:	movwgt	r0, #1
   14aa0:	sub	r1, r7, #90	; 0x5a
   14aa4:	clz	r1, r1
   14aa8:	lsr	r1, r1, #5
   14aac:	sub	r2, r7, #12
   14ab0:	clz	r2, r2
   14ab4:	lsr	r2, r2, #5
   14ab8:	orr	r1, r2, r1
   14abc:	mov	r2, r5
   14ac0:	and	r0, r0, r1
   14ac4:	sub	r0, r5, r0
   14ac8:	str	r0, [sp, #40]	; 0x28
   14acc:	bfc	r0, #12, #20
   14ad0:	cmp	r0, #0
   14ad4:	vmov.f64	d14, d8
   14ad8:	beq	14af4 <fputs@plt+0x3740>
   14adc:	add	r0, r0, #1
   14ae0:	vmov.f64	d8, d14
   14ae4:	sub	r0, r0, #1
   14ae8:	vmul.f64	d8, d8, d15
   14aec:	cmp	r0, #1
   14af0:	bgt	14ae4 <fputs@plt+0x3730>
   14af4:	cmp	r7, #72	; 0x48
   14af8:	movw	r9, #350	; 0x15e
   14afc:	vldreq	d16, [fp, #-112]	; 0xffffff90
   14b00:	vaddeq.f64	d16, d8, d16
   14b04:	vstreq	d16, [fp, #-112]	; 0xffffff90
   14b08:	vldr	d0, [fp, #-112]	; 0xffffff90
   14b0c:	bl	2061c <fputs@plt+0xf268>
   14b10:	cmp	r0, #0
   14b14:	beq	14b44 <fputs@plt+0x3790>
   14b18:	mov	r7, #3
   14b1c:	mov	r0, #0
   14b20:	str	r0, [sp, #40]	; 0x28
   14b24:	movw	r5, #17300	; 0x4394
   14b28:	movt	r5, #8
   14b2c:	vmov.f64	d8, d14
   14b30:	vorr	d14, d13, d13
   14b34:	ldr	r9, [sp, #56]	; 0x38
   14b38:	mov	ip, r6
   14b3c:	ldr	lr, [sp, #24]
   14b40:	b	156b0 <fputs@plt+0x42fc>
   14b44:	mov	r8, #0
   14b48:	vldr	d16, [fp, #-112]	; 0xffffff90
   14b4c:	vcmpe.f64	d16, #0.0
   14b50:	vmrs	APSR_nzcv, fpscr
   14b54:	mov	ip, r6
   14b58:	ldr	lr, [sp, #24]
   14b5c:	mov	r1, r5
   14b60:	ble	14ef0 <fputs@plt+0x3b3c>
   14b64:	mvn	r2, #99	; 0x63
   14b68:	mvn	r6, #9
   14b6c:	mvn	r3, #0
   14b70:	vmov.f64	d18, d9
   14b74:	vmov.f64	d17, d18
   14b78:	mov	r0, r6
   14b7c:	mov	r1, r3
   14b80:	add	r2, r2, #100	; 0x64
   14b84:	cmp	r2, r9
   14b88:	bhi	14ba8 <fputs@plt+0x37f4>
   14b8c:	add	r3, r1, #100	; 0x64
   14b90:	add	r6, r0, #100	; 0x64
   14b94:	vldr	d18, [pc, #-772]	; 14898 <fputs@plt+0x34e4>
   14b98:	vmul.f64	d18, d17, d18
   14b9c:	vcmpe.f64	d16, d18
   14ba0:	vmrs	APSR_nzcv, fpscr
   14ba4:	bge	14b74 <fputs@plt+0x37c0>
   14ba8:	vmov.f64	d18, d17
   14bac:	mov	r8, r1
   14bb0:	add	r0, r0, #10
   14bb4:	cmp	r0, r9
   14bb8:	bhi	14bd0 <fputs@plt+0x381c>
   14bbc:	add	r1, r8, #10
   14bc0:	vmul.f64	d17, d18, d11
   14bc4:	vcmpe.f64	d16, d17
   14bc8:	vmrs	APSR_nzcv, fpscr
   14bcc:	bge	14ba8 <fputs@plt+0x37f4>
   14bd0:	mov	r1, r5
   14bd4:	vmov.f64	d17, d18
   14bd8:	add	r8, r8, #1
   14bdc:	cmp	r8, r9
   14be0:	bhi	14bf4 <fputs@plt+0x3840>
   14be4:	vmul.f64	d18, d17, d12
   14be8:	vcmpe.f64	d16, d18
   14bec:	vmrs	APSR_nzcv, fpscr
   14bf0:	bge	14bd4 <fputs@plt+0x3820>
   14bf4:	vdiv.f64	d16, d16, d17
   14bf8:	vstr	d16, [fp, #-112]	; 0xffffff90
   14bfc:	vcmpe.f64	d16, d10
   14c00:	vmrs	APSR_nzcv, fpscr
   14c04:	bpl	14c24 <fputs@plt+0x3870>
   14c08:	vmov.f64	d17, d10
   14c0c:	sub	r8, r8, #8
   14c10:	vmul.f64	d16, d16, d13
   14c14:	vcmpe.f64	d16, d17
   14c18:	vmrs	APSR_nzcv, fpscr
   14c1c:	bmi	14c0c <fputs@plt+0x3858>
   14c20:	vstr	d16, [fp, #-112]	; 0xffffff90
   14c24:	vcmpe.f64	d16, d9
   14c28:	vmrs	APSR_nzcv, fpscr
   14c2c:	bpl	14c48 <fputs@plt+0x3894>
   14c30:	sub	r8, r8, #1
   14c34:	vmul.f64	d16, d16, d12
   14c38:	vcmpe.f64	d16, d9
   14c3c:	vmrs	APSR_nzcv, fpscr
   14c40:	bmi	14c30 <fputs@plt+0x387c>
   14c44:	vstr	d16, [fp, #-112]	; 0xffffff90
   14c48:	movw	r0, #351	; 0x15f
   14c4c:	cmp	r8, r0
   14c50:	blt	14ef0 <fputs@plt+0x3b3c>
   14c54:	ldr	r0, [sp, #48]	; 0x30
   14c58:	strb	r0, [sp, #70]	; 0x46
   14c5c:	cmp	r0, #0
   14c60:	add	r5, sp, #70	; 0x46
   14c64:	mov	r0, r5
   14c68:	addne	r0, r0, #1
   14c6c:	movw	r2, #28233	; 0x6e49
   14c70:	movt	r2, #102	; 0x66
   14c74:	str	r2, [r0]
   14c78:	mov	r7, #3
   14c7c:	movwne	r7, #4
   14c80:	mov	r0, #0
   14c84:	str	r0, [sp, #40]	; 0x28
   14c88:	vmov.f64	d8, d14
   14c8c:	vorr	d14, d13, d13
   14c90:	ldr	r9, [sp, #56]	; 0x38
   14c94:	b	156b0 <fputs@plt+0x42fc>
   14c98:	ldr	r9, [sp, #56]	; 0x38
   14c9c:	cmp	r0, #0
   14ca0:	str	r3, [sp, #40]	; 0x28
   14ca4:	strbne	r4, [r5, r7]
   14ca8:	addne	r7, r7, #1
   14cac:	mov	r0, #0
   14cb0:	strb	r0, [r5, r7]
   14cb4:	b	156b0 <fputs@plt+0x42fc>
   14cb8:	ldr	r0, [sp, #52]	; 0x34
   14cbc:	cmp	r0, #0
   14cc0:	beq	14ed8 <fputs@plt+0x3b24>
   14cc4:	ldr	r1, [sp, #60]	; 0x3c
   14cc8:	ldr	r0, [r1], #4
   14ccc:	str	r1, [sp, #60]	; 0x3c
   14cd0:	ldr	r9, [sp, #56]	; 0x38
   14cd4:	ldr	r1, [r9, #12]
   14cd8:	str	r1, [r0]
   14cdc:	b	14d58 <fputs@plt+0x39a4>
   14ce0:	mov	r0, #37	; 0x25
   14ce4:	strb	r0, [sp, #70]	; 0x46
   14ce8:	mov	r7, #1
   14cec:	mov	r0, #0
   14cf0:	str	r0, [sp, #40]	; 0x28
   14cf4:	add	r5, sp, #70	; 0x46
   14cf8:	ldr	r9, [sp, #56]	; 0x38
   14cfc:	b	156b0 <fputs@plt+0x42fc>
   14d00:	ldr	r0, [sp, #52]	; 0x34
   14d04:	cmp	r0, #0
   14d08:	beq	14f74 <fputs@plt+0x3bc0>
   14d0c:	ldr	r0, [sp, #60]	; 0x3c
   14d10:	ldr	r4, [r0], #4
   14d14:	str	r0, [sp, #60]	; 0x3c
   14d18:	ldr	r9, [sp, #56]	; 0x38
   14d1c:	b	14f9c <fputs@plt+0x3be8>
   14d20:	ldr	r1, [sp, #60]	; 0x3c
   14d24:	ldr	r0, [r1], #4
   14d28:	str	r1, [sp, #60]	; 0x3c
   14d2c:	cmp	r0, #0
   14d30:	beq	14ed8 <fputs@plt+0x3b24>
   14d34:	ldr	r2, [r0, #4]
   14d38:	cmp	r2, #0
   14d3c:	ldr	r9, [sp, #56]	; 0x38
   14d40:	beq	14d58 <fputs@plt+0x39a4>
   14d44:	ldr	r1, [r0]
   14d48:	mov	r0, r9
   14d4c:	mov	r4, lr
   14d50:	bl	2057c <fputs@plt+0xf1c8>
   14d54:	mov	lr, r4
   14d58:	mov	r0, #0
   14d5c:	str	r0, [sp, #40]	; 0x28
   14d60:	mov	ip, #0
   14d64:	mov	r7, #0
   14d68:	b	156b0 <fputs@plt+0x42fc>
   14d6c:	mov	r6, lr
   14d70:	ldr	r2, [sp, #60]	; 0x3c
   14d74:	ldm	r2, {r0, r1}
   14d78:	add	r1, r1, r1, lsl #3
   14d7c:	add	r4, r0, r1, lsl #3
   14d80:	ldr	r1, [r4, #12]
   14d84:	add	r2, r2, #8
   14d88:	str	r2, [sp, #60]	; 0x3c
   14d8c:	cmp	r1, #0
   14d90:	ldr	r9, [sp, #56]	; 0x38
   14d94:	beq	14db4 <fputs@plt+0x3a00>
   14d98:	mov	r0, r9
   14d9c:	bl	20734 <fputs@plt+0xf380>
   14da0:	mov	r0, r9
   14da4:	movw	r1, #58089	; 0xe2e9
   14da8:	movt	r1, #7
   14dac:	mov	r2, #1
   14db0:	bl	2057c <fputs@plt+0xf1c8>
   14db4:	ldr	r1, [r4, #16]
   14db8:	mov	r0, r9
   14dbc:	bl	20734 <fputs@plt+0xf380>
   14dc0:	mov	r0, #0
   14dc4:	str	r0, [sp, #40]	; 0x28
   14dc8:	mov	ip, #0
   14dcc:	mov	r7, #0
   14dd0:	mov	lr, r6
   14dd4:	b	156b0 <fputs@plt+0x42fc>
   14dd8:	mov	r0, #0
   14ddc:	mov	r1, #1
   14de0:	movw	r2, #4090	; 0xffa
   14de4:	movt	r2, #62	; 0x3e
   14de8:	tst	r1, r2, lsr r4
   14dec:	str	lr, [sp, #24]
   14df0:	str	r3, [sp, #20]
   14df4:	bne	14e2c <fputs@plt+0x3a78>
   14df8:	ldr	r1, [sp, #52]	; 0x34
   14dfc:	cmp	r1, #0
   14e00:	beq	14f18 <fputs@plt+0x3b64>
   14e04:	cmp	r0, #0
   14e08:	beq	15064 <fputs@plt+0x3cb0>
   14e0c:	ldr	r0, [sp, #60]	; 0x3c
   14e10:	add	r0, r0, #7
   14e14:	bic	r0, r0, #7
   14e18:	ldr	r1, [r0, #4]
   14e1c:	ldr	r2, [r0], #8
   14e20:	str	r2, [sp, #64]	; 0x40
   14e24:	str	r0, [sp, #60]	; 0x3c
   14e28:	b	15078 <fputs@plt+0x3cc4>
   14e2c:	ldr	r1, [sp, #52]	; 0x34
   14e30:	cmp	r1, #0
   14e34:	beq	14f30 <fputs@plt+0x3b7c>
   14e38:	cmp	r0, #0
   14e3c:	ldr	r8, [sp, #56]	; 0x38
   14e40:	beq	150d8 <fputs@plt+0x3d24>
   14e44:	ldr	r0, [sp, #60]	; 0x3c
   14e48:	add	r0, r0, #7
   14e4c:	bic	r0, r0, #7
   14e50:	ldr	r1, [r0, #4]
   14e54:	str	r1, [sp, #12]
   14e58:	ldr	r1, [r0], #8
   14e5c:	str	r1, [sp, #64]	; 0x40
   14e60:	str	r0, [sp, #60]	; 0x3c
   14e64:	mov	r3, #0
   14e68:	b	150f4 <fputs@plt+0x3d40>
   14e6c:	ldr	r0, [sp, #44]	; 0x2c
   14e70:	mov	r4, ip
   14e74:	mov	r5, lr
   14e78:	bl	20694 <fputs@plt+0xf2e0>
   14e7c:	mov	lr, r5
   14e80:	mov	ip, r4
   14e84:	mov	r3, #0
   14e88:	ldr	r9, [sp, #56]	; 0x38
   14e8c:	ldr	r2, [sp, #48]	; 0x30
   14e90:	cmp	r0, #0
   14e94:	mov	r5, r0
   14e98:	movw	r1, #58763	; 0xe58b
   14e9c:	movt	r1, #7
   14ea0:	moveq	r5, r1
   14ea4:	moveq	r3, r0
   14ea8:	cmp	r2, #0
   14eac:	str	r3, [sp, #40]	; 0x28
   14eb0:	blt	14f54 <fputs@plt+0x3ba0>
   14eb4:	mov	r7, #0
   14eb8:	beq	156b0 <fputs@plt+0x42fc>
   14ebc:	ldrb	r0, [r5, r7]
   14ec0:	cmp	r0, #0
   14ec4:	beq	156b0 <fputs@plt+0x42fc>
   14ec8:	add	r7, r7, #1
   14ecc:	cmp	r7, r2
   14ed0:	blt	14ebc <fputs@plt+0x3b08>
   14ed4:	b	156b0 <fputs@plt+0x42fc>
   14ed8:	mov	r0, #0
   14edc:	str	r0, [sp, #40]	; 0x28
   14ee0:	mov	ip, #0
   14ee4:	mov	r7, #0
   14ee8:	ldr	r9, [sp, #56]	; 0x38
   14eec:	b	156b0 <fputs@plt+0x42fc>
   14ef0:	cmp	r7, #72	; 0x48
   14ef4:	bne	14fdc <fputs@plt+0x3c28>
   14ef8:	ldr	r0, [sp, #64]	; 0x40
   14efc:	str	r0, [sp, #4]
   14f00:	mov	r5, r1
   14f04:	vmov.f64	d8, d14
   14f08:	vorr	d14, d13, d13
   14f0c:	ldr	r9, [sp, #56]	; 0x38
   14f10:	ldr	r4, [sp, #48]	; 0x30
   14f14:	b	15388 <fputs@plt+0x3fd4>
   14f18:	ldr	r0, [sp, #44]	; 0x2c
   14f1c:	mov	r6, ip
   14f20:	bl	205b4 <fputs@plt+0xf200>
   14f24:	mov	ip, r6
   14f28:	str	r0, [sp, #64]	; 0x40
   14f2c:	b	15078 <fputs@plt+0x3cc4>
   14f30:	ldr	r0, [sp, #44]	; 0x2c
   14f34:	mov	r6, ip
   14f38:	bl	205b4 <fputs@plt+0xf200>
   14f3c:	mov	ip, r6
   14f40:	str	r0, [sp, #64]	; 0x40
   14f44:	str	r1, [sp, #12]
   14f48:	mov	r3, #0
   14f4c:	ldr	r8, [sp, #56]	; 0x38
   14f50:	b	150f4 <fputs@plt+0x3d40>
   14f54:	mov	r0, r5
   14f58:	mov	r4, ip
   14f5c:	mov	r6, lr
   14f60:	bl	1358c <fputs@plt+0x21d8>
   14f64:	mov	lr, r6
   14f68:	mov	ip, r4
   14f6c:	mov	r7, r0
   14f70:	b	156b0 <fputs@plt+0x42fc>
   14f74:	mov	r5, lr
   14f78:	mov	r6, ip
   14f7c:	ldr	r0, [sp, #44]	; 0x2c
   14f80:	bl	20694 <fputs@plt+0xf2e0>
   14f84:	cmp	r0, #0
   14f88:	ldr	r9, [sp, #56]	; 0x38
   14f8c:	moveq	r4, #0
   14f90:	ldrbne	r4, [r0]
   14f94:	mov	ip, r6
   14f98:	mov	lr, r5
   14f9c:	ldr	r0, [sp, #48]	; 0x30
   14fa0:	cmp	r0, #2
   14fa4:	blt	15364 <fputs@plt+0x3fb0>
   14fa8:	sub	r6, r0, #1
   14fac:	sub	ip, ip, r6
   14fb0:	mov	r5, lr
   14fb4:	tst	lr, #255	; 0xff
   14fb8:	bne	15348 <fputs@plt+0x3f94>
   14fbc:	cmp	ip, #2
   14fc0:	blt	15348 <fputs@plt+0x3f94>
   14fc4:	sub	r1, ip, #1
   14fc8:	mov	r0, r9
   14fcc:	mov	r2, #32
   14fd0:	bl	206bc <fputs@plt+0xf308>
   14fd4:	mov	r7, #0
   14fd8:	b	1534c <fputs@plt+0x3f98>
   14fdc:	vldr	d16, [fp, #-112]	; 0xffffff90
   14fe0:	vadd.f64	d16, d8, d16
   14fe4:	vstr	d16, [fp, #-112]	; 0xffffff90
   14fe8:	vcmpe.f64	d16, d12
   14fec:	vmrs	APSR_nzcv, fpscr
   14ff0:	vmulge.f64	d16, d16, d15
   14ff4:	vstrge	d16, [fp, #-112]	; 0xffffff90
   14ff8:	addge	r8, r8, #1
   14ffc:	vmov.f64	d8, d14
   15000:	ldr	r9, [sp, #56]	; 0x38
   15004:	ldr	r5, [sp, #40]	; 0x28
   15008:	bic	r0, r4, #-2147483648	; 0x80000000
   1500c:	cmp	r0, #15
   15010:	vorr	d14, d13, d13
   15014:	ldr	r4, [sp, #48]	; 0x30
   15018:	cmpne	r0, #2
   1501c:	bne	1537c <fputs@plt+0x3fc8>
   15020:	cmp	r5, r8
   15024:	mov	r0, #0
   15028:	movwlt	r0, #1
   1502c:	cmn	r8, #4
   15030:	mov	r1, #0
   15034:	movwlt	r1, #1
   15038:	orrs	r0, r1, r0
   1503c:	subeq	r5, r5, r8
   15040:	mov	r0, #2
   15044:	movwne	r0, #3
   15048:	str	r0, [sp, #12]
   1504c:	ldr	r0, [sp, #36]	; 0x24
   15050:	uxtb	r0, r0
   15054:	clz	r0, r0
   15058:	lsr	r0, r0, #5
   1505c:	str	r0, [sp, #4]
   15060:	b	15388 <fputs@plt+0x3fd4>
   15064:	ldr	r0, [sp, #60]	; 0x3c
   15068:	ldr	r1, [r0], #4
   1506c:	str	r0, [sp, #60]	; 0x3c
   15070:	str	r1, [sp, #64]	; 0x40
   15074:	asr	r1, r1, #31
   15078:	ldr	r2, [sp, #48]	; 0x30
   1507c:	cmn	r1, #1
   15080:	ble	150a8 <fputs@plt+0x3cf4>
   15084:	mov	r3, #43	; 0x2b
   15088:	tst	r8, #255	; 0xff
   1508c:	bne	1509c <fputs@plt+0x3ce8>
   15090:	uxtb	r3, r9
   15094:	cmp	r3, #0
   15098:	movwne	r3, #32
   1509c:	str	r1, [sp, #12]
   150a0:	ldr	r8, [sp, #56]	; 0x38
   150a4:	b	150f8 <fputs@plt+0x3d44>
   150a8:	ldr	r3, [sp, #64]	; 0x40
   150ac:	rsbs	r0, r3, #0
   150b0:	rsc	r6, r1, #0
   150b4:	eor	r1, r1, #-2147483648	; 0x80000000
   150b8:	orrs	r3, r3, r1
   150bc:	moveq	r6, #-2147483648	; 0x80000000
   150c0:	str	r6, [sp, #12]
   150c4:	movne	r3, r0
   150c8:	str	r3, [sp, #64]	; 0x40
   150cc:	mov	r3, #45	; 0x2d
   150d0:	ldr	r8, [sp, #56]	; 0x38
   150d4:	b	150f8 <fputs@plt+0x3d44>
   150d8:	ldr	r0, [sp, #60]	; 0x3c
   150dc:	ldr	r1, [r0], #4
   150e0:	str	r1, [sp, #64]	; 0x40
   150e4:	str	r0, [sp, #60]	; 0x3c
   150e8:	mov	r3, #0
   150ec:	mov	r0, #0
   150f0:	str	r0, [sp, #12]
   150f4:	ldr	r2, [sp, #48]	; 0x30
   150f8:	ldr	r0, [sp, #28]
   150fc:	tst	r0, #255	; 0xff
   15100:	beq	1511c <fputs@plt+0x3d68>
   15104:	cmp	r3, #0
   15108:	mov	r5, ip
   1510c:	subne	r5, r5, #1
   15110:	cmp	r2, r5
   15114:	movge	r5, r2
   15118:	b	15120 <fputs@plt+0x3d6c>
   1511c:	mov	r5, r2
   15120:	str	r3, [sp, #48]	; 0x30
   15124:	cmp	r5, #60	; 0x3c
   15128:	str	ip, [sp, #16]
   1512c:	bge	15144 <fputs@plt+0x3d90>
   15130:	mov	r0, #0
   15134:	str	r0, [sp, #40]	; 0x28
   15138:	mov	r6, #70	; 0x46
   1513c:	add	r0, sp, #70	; 0x46
   15140:	b	15160 <fputs@plt+0x3dac>
   15144:	add	r6, r5, #10
   15148:	asr	r1, r6, #31
   1514c:	mov	r0, r6
   15150:	bl	140d0 <fputs@plt+0x2d1c>
   15154:	cmp	r0, #0
   15158:	str	r0, [sp, #40]	; 0x28
   1515c:	beq	15758 <fputs@plt+0x43a4>
   15160:	str	r5, [sp, #8]
   15164:	add	r0, r0, r6
   15168:	sub	r6, r0, #1
   1516c:	cmp	r7, #132	; 0x84
   15170:	mov	r5, r6
   15174:	bne	151e0 <fputs@plt+0x3e2c>
   15178:	ldr	r5, [sp, #64]	; 0x40
   1517c:	mov	r0, r5
   15180:	ldr	r1, [sp, #12]
   15184:	mov	r2, #10
   15188:	mov	r3, #0
   1518c:	bl	7db2c <fputs@plt+0x6c778>
   15190:	mov	r7, r0
   15194:	mov	r2, #10
   15198:	mov	r3, #0
   1519c:	bl	7db2c <fputs@plt+0x6c778>
   151a0:	eor	r0, r2, #1
   151a4:	orrs	r0, r0, r3
   151a8:	add	r1, r7, r7, lsl #2
   151ac:	sub	r1, r5, r1, lsl #1
   151b0:	movne	r0, r1
   151b4:	cmp	r1, #3
   151b8:	movwhi	r0, #0
   151bc:	mov	r1, #1
   151c0:	orr	r1, r1, r0, lsl #1
   151c4:	movw	r2, #17258	; 0x436a
   151c8:	movt	r2, #8
   151cc:	ldrb	r1, [r2, r1]
   151d0:	ldrb	r0, [r2, r0, lsl #1]
   151d4:	mov	r5, r6
   151d8:	strb	r0, [r5, #-2]!
   151dc:	strb	r1, [r5, #1]
   151e0:	str	r6, [sp, #28]
   151e4:	ldr	r0, [sp, #20]
   151e8:	ldrb	r7, [r0, #1]
   151ec:	ldrb	r0, [r0, #4]
   151f0:	movw	r1, #17267	; 0x4373
   151f4:	movt	r1, #8
   151f8:	add	r9, r1, r0
   151fc:	ldr	r8, [sp, #64]	; 0x40
   15200:	ldr	r6, [sp, #12]
   15204:	mov	r0, r8
   15208:	mov	r1, r6
   1520c:	mov	r2, r7
   15210:	mov	r3, #0
   15214:	bl	7db2c <fputs@plt+0x6c778>
   15218:	mls	r2, r0, r7, r8
   1521c:	ldrb	r2, [r9, r2]
   15220:	strb	r2, [r5, #-1]!
   15224:	subs	r2, r8, r7
   15228:	sbcs	r2, r6, #0
   1522c:	mov	r8, r0
   15230:	mov	r6, r1
   15234:	bcs	15204 <fputs@plt+0x3e50>
   15238:	ldr	r7, [sp, #28]
   1523c:	ldr	r3, [sp, #8]
   15240:	sub	r0, r3, r7
   15244:	add	r0, r0, r5
   15248:	cmp	r0, #1
   1524c:	blt	152c8 <fputs@plt+0x3f14>
   15250:	add	r6, r3, r5
   15254:	mvn	r0, r3
   15258:	add	r0, r0, r7
   1525c:	mov	r8, r5
   15260:	sub	r0, r0, r5
   15264:	cmn	r0, #2
   15268:	mvnle	r0, #1
   1526c:	add	r1, r6, r0
   15270:	add	r1, r1, #2
   15274:	sub	r2, r1, r7
   15278:	add	r0, r0, r3
   1527c:	sub	r1, r7, #2
   15280:	sub	r0, r1, r0
   15284:	mov	r1, #48	; 0x30
   15288:	bl	11174 <memset@plt>
   1528c:	add	r0, r6, #1
   15290:	sub	r1, r0, r7
   15294:	mov	r0, #0
   15298:	ldr	r9, [sp, #56]	; 0x38
   1529c:	ldr	r3, [sp, #40]	; 0x28
   152a0:	sub	r0, r0, #1
   152a4:	add	r2, r1, r0
   152a8:	cmp	r2, #1
   152ac:	bgt	152a0 <fputs@plt+0x3eec>
   152b0:	mov	r5, r8
   152b4:	add	r5, r8, r0
   152b8:	ldr	ip, [sp, #16]
   152bc:	ldr	lr, [sp, #24]
   152c0:	ldr	r2, [sp, #20]
   152c4:	b	152dc <fputs@plt+0x3f28>
   152c8:	ldr	r9, [sp, #56]	; 0x38
   152cc:	ldr	ip, [sp, #16]
   152d0:	ldr	lr, [sp, #24]
   152d4:	ldr	r2, [sp, #20]
   152d8:	ldr	r3, [sp, #40]	; 0x28
   152dc:	ldr	r0, [sp, #48]	; 0x30
   152e0:	cmp	r0, #0
   152e4:	strbne	r0, [r5, #-1]!
   152e8:	ldr	r0, [sp, #36]	; 0x24
   152ec:	tst	r0, #255	; 0xff
   152f0:	str	r3, [sp, #40]	; 0x28
   152f4:	ldrne	r0, [sp, #64]	; 0x40
   152f8:	ldrne	r1, [sp, #12]
   152fc:	orrsne	r0, r0, r1
   15300:	bne	1530c <fputs@plt+0x3f58>
   15304:	sub	r7, r7, r5
   15308:	b	156b0 <fputs@plt+0x42fc>
   1530c:	mov	r0, #1
   15310:	movw	r1, #62207	; 0xf2ff
   15314:	movt	r1, #119	; 0x77
   15318:	tst	r0, r1, lsr r4
   1531c:	bne	15304 <fputs@plt+0x3f50>
   15320:	ldrb	r0, [r2, #5]
   15324:	movw	r2, #3562	; 0xdea
   15328:	movt	r2, #8
   1532c:	ldrb	r1, [r2, r0]!
   15330:	add	r0, r2, #1
   15334:	strb	r1, [r5, #-1]!
   15338:	ldrb	r1, [r0], #1
   1533c:	cmp	r1, #0
   15340:	bne	15334 <fputs@plt+0x3f80>
   15344:	b	15304 <fputs@plt+0x3f50>
   15348:	mov	r7, ip
   1534c:	uxtb	r2, r4
   15350:	mov	r0, r9
   15354:	mov	r1, r6
   15358:	bl	206bc <fputs@plt+0xf308>
   1535c:	mov	ip, r7
   15360:	mov	lr, r5
   15364:	strb	r4, [sp, #70]	; 0x46
   15368:	mov	r7, #1
   1536c:	mov	r0, #0
   15370:	str	r0, [sp, #40]	; 0x28
   15374:	add	r5, sp, #70	; 0x46
   15378:	b	156b0 <fputs@plt+0x42fc>
   1537c:	ldr	r0, [sp, #64]	; 0x40
   15380:	str	r0, [sp, #4]
   15384:	mov	r5, r1
   15388:	ldr	r0, [sp, #12]
   1538c:	subs	r7, r0, #3
   15390:	movne	r7, r8
   15394:	bic	r0, r7, r7, asr #31
   15398:	asr	r1, r5, #31
   1539c:	adds	r2, r5, ip
   153a0:	adc	r1, r1, ip, asr #31
   153a4:	adds	r0, r2, r0
   153a8:	adc	r1, r1, #0
   153ac:	mov	r2, #0
   153b0:	str	r2, [sp, #40]	; 0x28
   153b4:	subs	r2, r0, #56	; 0x38
   153b8:	sbcs	r2, r1, #0
   153bc:	add	r2, sp, #70	; 0x46
   153c0:	blt	153f4 <fputs@plt+0x4040>
   153c4:	adds	r0, r0, #15
   153c8:	adc	r1, r1, #0
   153cc:	str	r4, [sp, #48]	; 0x30
   153d0:	mov	r4, ip
   153d4:	mov	r6, r5
   153d8:	bl	140d0 <fputs@plt+0x2d1c>
   153dc:	mov	ip, r4
   153e0:	ldr	r4, [sp, #48]	; 0x30
   153e4:	cmp	r0, #0
   153e8:	str	r0, [sp, #40]	; 0x28
   153ec:	mov	r2, r0
   153f0:	beq	15760 <fputs@plt+0x43ac>
   153f4:	ldr	r3, [sp, #64]	; 0x40
   153f8:	uxtb	r0, r3
   153fc:	lsl	r0, r0, #2
   15400:	uxtab	r0, r0, r3
   15404:	mov	r1, #16
   15408:	add	r0, r1, r0, lsl #1
   1540c:	str	r0, [fp, #-116]	; 0xffffff8c
   15410:	cmp	r5, #0
   15414:	mov	r0, #0
   15418:	movwgt	r0, #1
   1541c:	ldr	r1, [sp, #36]	; 0x24
   15420:	orr	r1, r1, r3
   15424:	cmp	r4, #0
   15428:	mov	r6, r2
   1542c:	movne	r6, r2
   15430:	strbne	r4, [r6], #1
   15434:	str	r2, [sp, #8]
   15438:	str	ip, [sp, #16]
   1543c:	orr	r0, r1, r0
   15440:	str	r0, [sp, #36]	; 0x24
   15444:	cmp	r7, #0
   15448:	blt	15478 <fputs@plt+0x40c4>
   1544c:	mov	r4, r7
   15450:	sub	r9, fp, #116	; 0x74
   15454:	sub	r0, fp, #112	; 0x70
   15458:	mov	r1, r9
   1545c:	bl	2064c <fputs@plt+0xf298>
   15460:	strb	r0, [r6], #1
   15464:	sub	r7, r4, #1
   15468:	cmp	r4, #0
   1546c:	mov	r4, r7
   15470:	bgt	15454 <fputs@plt+0x40a0>
   15474:	b	15480 <fputs@plt+0x40cc>
   15478:	mov	r0, #48	; 0x30
   1547c:	strb	r0, [r6], #1
   15480:	ldr	r0, [sp, #36]	; 0x24
   15484:	tst	r0, #255	; 0xff
   15488:	movne	r0, #46	; 0x2e
   1548c:	strbne	r0, [r6], #1
   15490:	sub	r9, fp, #116	; 0x74
   15494:	cmn	r7, #2
   15498:	bgt	154cc <fputs@plt+0x4118>
   1549c:	mvn	r2, r7
   154a0:	mov	r0, r6
   154a4:	mov	r1, #48	; 0x30
   154a8:	bl	11174 <memset@plt>
   154ac:	sub	r0, r7, #1
   154b0:	sub	r7, fp, #112	; 0x70
   154b4:	add	r0, r0, #1
   154b8:	sub	r5, r5, #1
   154bc:	add	r6, r6, #1
   154c0:	cmn	r0, #2
   154c4:	blt	154b4 <fputs@plt+0x4100>
   154c8:	b	154d0 <fputs@plt+0x411c>
   154cc:	sub	r7, fp, #112	; 0x70
   154d0:	cmp	r5, #1
   154d4:	blt	154f8 <fputs@plt+0x4144>
   154d8:	add	r4, r5, #1
   154dc:	mov	r0, r7
   154e0:	mov	r1, r9
   154e4:	bl	2064c <fputs@plt+0xf298>
   154e8:	strb	r0, [r6], #1
   154ec:	sub	r4, r4, #1
   154f0:	cmp	r4, #1
   154f4:	bgt	154dc <fputs@plt+0x4128>
   154f8:	ldr	r0, [sp, #4]
   154fc:	tst	r0, #255	; 0xff
   15500:	beq	15560 <fputs@plt+0x41ac>
   15504:	ldr	r0, [sp, #36]	; 0x24
   15508:	tst	r0, #255	; 0xff
   1550c:	ldr	ip, [sp, #16]
   15510:	ldr	r5, [sp, #8]
   15514:	ldr	lr, [sp, #24]
   15518:	beq	15574 <fputs@plt+0x41c0>
   1551c:	sub	r6, r6, #1
   15520:	ldr	r9, [sp, #56]	; 0x38
   15524:	b	15530 <fputs@plt+0x417c>
   15528:	mov	r0, #0
   1552c:	strb	r0, [r6], #-1
   15530:	ldrb	r0, [r6]
   15534:	cmp	r0, #48	; 0x30
   15538:	beq	15528 <fputs@plt+0x4174>
   1553c:	cmp	r0, #46	; 0x2e
   15540:	bne	1557c <fputs@plt+0x41c8>
   15544:	ldr	r0, [sp, #64]	; 0x40
   15548:	tst	r0, #255	; 0xff
   1554c:	beq	15584 <fputs@plt+0x41d0>
   15550:	mov	r0, #48	; 0x30
   15554:	strb	r0, [r6, #1]
   15558:	add	r6, r6, #2
   1555c:	b	1558c <fputs@plt+0x41d8>
   15560:	ldr	r9, [sp, #56]	; 0x38
   15564:	ldr	ip, [sp, #16]
   15568:	ldr	r5, [sp, #8]
   1556c:	ldr	lr, [sp, #24]
   15570:	b	1558c <fputs@plt+0x41d8>
   15574:	ldr	r9, [sp, #56]	; 0x38
   15578:	b	1558c <fputs@plt+0x41d8>
   1557c:	add	r6, r6, #1
   15580:	b	1558c <fputs@plt+0x41d8>
   15584:	mov	r0, #0
   15588:	strb	r0, [r6]
   1558c:	ldr	r0, [sp, #12]
   15590:	cmp	r0, #3
   15594:	bne	15624 <fputs@plt+0x4270>
   15598:	ldr	r0, [sp, #20]
   1559c:	ldrb	r0, [r0, #4]
   155a0:	movw	r1, #17267	; 0x4373
   155a4:	movt	r1, #8
   155a8:	ldrb	r1, [r1, r0]
   155ac:	mov	r0, r6
   155b0:	strb	r1, [r0], #2
   155b4:	cmn	r8, #1
   155b8:	ble	15714 <fputs@plt+0x4360>
   155bc:	mov	r1, #43	; 0x2b
   155c0:	strb	r1, [r6, #1]
   155c4:	cmp	r8, #100	; 0x64
   155c8:	blt	155f4 <fputs@plt+0x4240>
   155cc:	movw	r0, #34079	; 0x851f
   155d0:	movt	r0, #20971	; 0x51eb
   155d4:	umull	r0, r1, r8, r0
   155d8:	mov	r0, #48	; 0x30
   155dc:	add	r0, r0, r1, lsr #5
   155e0:	strb	r0, [r6, #2]
   155e4:	lsr	r0, r1, #5
   155e8:	mov	r1, #100	; 0x64
   155ec:	mls	r8, r0, r1, r8
   155f0:	add	r0, r6, #3
   155f4:	movw	r1, #26215	; 0x6667
   155f8:	movt	r1, #26214	; 0x6666
   155fc:	smmul	r1, r8, r1
   15600:	asr	r2, r1, #2
   15604:	add	r1, r2, r1, lsr #31
   15608:	add	r2, r1, #48	; 0x30
   1560c:	strb	r2, [r0]
   15610:	add	r1, r1, r1, lsl #2
   15614:	sub	r1, r8, r1, lsl #1
   15618:	add	r1, r1, #48	; 0x30
   1561c:	strb	r1, [r0, #1]
   15620:	add	r6, r0, #2
   15624:	mov	r7, r6
   15628:	mov	r0, #0
   1562c:	strb	r0, [r7], -r5
   15630:	ldr	r0, [sp, #28]
   15634:	tst	r0, #255	; 0xff
   15638:	beq	156b0 <fputs@plt+0x42fc>
   1563c:	tst	lr, #255	; 0xff
   15640:	bne	156b0 <fputs@plt+0x42fc>
   15644:	cmp	ip, r7
   15648:	ble	156b0 <fputs@plt+0x42fc>
   1564c:	sub	r0, ip, r7
   15650:	cmp	r7, #0
   15654:	blt	15678 <fputs@plt+0x42c4>
   15658:	add	r1, r5, r7
   1565c:	mov	r2, ip
   15660:	ldrb	r3, [r1], #-1
   15664:	strb	r3, [r5, r2]
   15668:	sub	r3, r2, #1
   1566c:	cmp	r2, r0
   15670:	mov	r2, r3
   15674:	bgt	15660 <fputs@plt+0x42ac>
   15678:	cmp	r0, #0
   1567c:	beq	156ac <fputs@plt+0x42f8>
   15680:	ldr	r0, [sp, #48]	; 0x30
   15684:	cmp	r0, #0
   15688:	mov	r0, r5
   1568c:	addne	r0, r0, #1
   15690:	add	r1, ip, r5
   15694:	sub	r2, r1, r6
   15698:	mov	r1, #48	; 0x30
   1569c:	bl	11174 <memset@plt>
   156a0:	ldr	lr, [sp, #24]
   156a4:	ldr	r5, [sp, #8]
   156a8:	ldr	ip, [sp, #16]
   156ac:	mov	r7, ip
   156b0:	sub	r6, ip, r7
   156b4:	mov	r8, lr
   156b8:	tst	lr, #255	; 0xff
   156bc:	bne	156d8 <fputs@plt+0x4324>
   156c0:	cmp	r6, #1
   156c4:	blt	156d8 <fputs@plt+0x4324>
   156c8:	mov	r0, r9
   156cc:	mov	r1, r6
   156d0:	mov	r2, #32
   156d4:	bl	206bc <fputs@plt+0xf308>
   156d8:	mov	r4, r9
   156dc:	mov	r0, r9
   156e0:	mov	r9, r5
   156e4:	mov	r1, r5
   156e8:	mov	r2, r7
   156ec:	bl	2057c <fputs@plt+0xf1c8>
   156f0:	tst	r8, #255	; 0xff
   156f4:	beq	144c4 <fputs@plt+0x3110>
   156f8:	cmp	r6, #1
   156fc:	blt	144c4 <fputs@plt+0x3110>
   15700:	mov	r0, r4
   15704:	mov	r1, r6
   15708:	mov	r2, #32
   1570c:	bl	206bc <fputs@plt+0xf308>
   15710:	b	144c4 <fputs@plt+0x3110>
   15714:	mov	r1, #45	; 0x2d
   15718:	strb	r1, [r6, #1]
   1571c:	rsb	r8, r8, #0
   15720:	cmp	r8, #100	; 0x64
   15724:	blt	155f4 <fputs@plt+0x4240>
   15728:	b	155cc <fputs@plt+0x4218>
   1572c:	movw	r1, #31070	; 0x795e
   15730:	movt	r1, #8
   15734:	ldr	r0, [sp, #56]	; 0x38
   15738:	mov	r2, #1
   1573c:	bl	2057c <fputs@plt+0xf1c8>
   15740:	sub	sp, fp, #96	; 0x60
   15744:	vpop	{d8-d15}
   15748:	add	sp, sp, #4
   1574c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15750:	ldr	r0, [sp, #56]	; 0x38
   15754:	b	15764 <fputs@plt+0x43b0>
   15758:	mov	r0, r8
   1575c:	b	15764 <fputs@plt+0x43b0>
   15760:	mov	r0, r9
   15764:	mov	r1, #1
   15768:	bl	205e0 <fputs@plt+0xf22c>
   1576c:	b	15740 <fputs@plt+0x438c>
   15770:	push	{r4, sl, fp, lr}
   15774:	add	fp, sp, #8
   15778:	mov	r4, r0
   1577c:	ldr	r0, [r0, #8]
   15780:	cmp	r0, #0
   15784:	beq	157fc <fputs@plt+0x4448>
   15788:	ldr	r1, [r4, #12]
   1578c:	mov	r2, #0
   15790:	strb	r2, [r0, r1]
   15794:	ldr	r0, [r4, #20]
   15798:	cmp	r0, #0
   1579c:	beq	157fc <fputs@plt+0x4448>
   157a0:	ldrb	r0, [r4, #25]
   157a4:	tst	r0, #4
   157a8:	bne	157fc <fputs@plt+0x4448>
   157ac:	ldr	r0, [r4]
   157b0:	ldr	r1, [r4, #12]
   157b4:	add	r2, r1, #1
   157b8:	mov	r3, #0
   157bc:	bl	1a7c8 <fputs@plt+0x9414>
   157c0:	str	r0, [r4, #8]
   157c4:	cmp	r0, #0
   157c8:	beq	157f0 <fputs@plt+0x443c>
   157cc:	ldr	r1, [r4, #4]
   157d0:	ldr	r2, [r4, #12]
   157d4:	add	r2, r2, #1
   157d8:	bl	1121c <memcpy@plt>
   157dc:	ldrb	r0, [r4, #25]
   157e0:	orr	r0, r0, #4
   157e4:	strb	r0, [r4, #25]
   157e8:	ldr	r0, [r4, #8]
   157ec:	pop	{r4, sl, fp, pc}
   157f0:	mov	r0, r4
   157f4:	mov	r1, #1
   157f8:	bl	205e0 <fputs@plt+0xf22c>
   157fc:	ldr	r0, [r4, #8]
   15800:	pop	{r4, sl, fp, pc}
   15804:	sub	sp, sp, #12
   15808:	push	{r4, sl, fp, lr}
   1580c:	add	fp, sp, #8
   15810:	sub	sp, sp, #4
   15814:	mov	r4, r0
   15818:	add	r0, fp, #8
   1581c:	stm	r0, {r1, r2, r3}
   15820:	bl	13da8 <fputs@plt+0x29f4>
   15824:	mov	r1, r0
   15828:	mov	r0, #0
   1582c:	cmp	r1, #0
   15830:	bne	15844 <fputs@plt+0x4490>
   15834:	add	r1, fp, #8
   15838:	str	r1, [sp]
   1583c:	mov	r0, r4
   15840:	bl	1437c <fputs@plt+0x2fc8>
   15844:	sub	sp, fp, #8
   15848:	pop	{r4, sl, fp, lr}
   1584c:	add	sp, sp, #12
   15850:	bx	lr
   15854:	push	{r4, r5, r6, sl, fp, lr}
   15858:	add	fp, sp, #16
   1585c:	sub	sp, sp, #32
   15860:	mov	r5, r2
   15864:	mov	r2, r1
   15868:	cmp	r0, #1
   1586c:	blt	158ac <fputs@plt+0x44f8>
   15870:	mov	r4, r3
   15874:	mov	r3, r0
   15878:	mov	r0, #0
   1587c:	str	r0, [sp]
   15880:	add	r6, sp, #4
   15884:	mov	r0, r6
   15888:	mov	r1, #0
   1588c:	bl	143f0 <fputs@plt+0x303c>
   15890:	mov	r0, r6
   15894:	mov	r1, r5
   15898:	mov	r2, r4
   1589c:	bl	14418 <fputs@plt+0x3064>
   158a0:	mov	r0, r6
   158a4:	bl	15770 <fputs@plt+0x43bc>
   158a8:	mov	r2, r0
   158ac:	mov	r0, r2
   158b0:	sub	sp, fp, #16
   158b4:	pop	{r4, r5, r6, sl, fp, pc}
   158b8:	sub	sp, sp, #4
   158bc:	push	{fp, lr}
   158c0:	mov	fp, sp
   158c4:	sub	sp, sp, #4
   158c8:	str	r3, [fp, #8]
   158cc:	add	r3, fp, #8
   158d0:	str	r3, [sp]
   158d4:	bl	15854 <fputs@plt+0x44a0>
   158d8:	mov	sp, fp
   158dc:	pop	{fp, lr}
   158e0:	add	sp, sp, #4
   158e4:	bx	lr
   158e8:	sub	sp, sp, #8
   158ec:	push	{fp, lr}
   158f0:	mov	fp, sp
   158f4:	sub	sp, sp, #8
   158f8:	str	r3, [fp, #12]
   158fc:	str	r2, [fp, #8]
   15900:	movw	r2, #37176	; 0x9138
   15904:	movt	r2, #9
   15908:	ldr	r2, [r2, #256]	; 0x100
   1590c:	cmp	r2, #0
   15910:	beq	15920 <fputs@plt+0x456c>
   15914:	add	r2, fp, #8
   15918:	str	r2, [sp, #4]
   1591c:	bl	15930 <fputs@plt+0x457c>
   15920:	mov	sp, fp
   15924:	pop	{fp, lr}
   15928:	add	sp, sp, #8
   1592c:	bx	lr
   15930:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15934:	add	fp, sp, #24
   15938:	sub	sp, sp, #248	; 0xf8
   1593c:	mov	r4, r2
   15940:	mov	r5, r1
   15944:	mov	r6, r0
   15948:	mov	r0, #0
   1594c:	str	r0, [sp]
   15950:	sub	r7, fp, #52	; 0x34
   15954:	add	r2, sp, #10
   15958:	mov	r0, r7
   1595c:	mov	r1, #0
   15960:	mov	r3, #210	; 0xd2
   15964:	bl	143f0 <fputs@plt+0x303c>
   15968:	mov	r0, r7
   1596c:	mov	r1, r5
   15970:	mov	r2, r4
   15974:	bl	14418 <fputs@plt+0x3064>
   15978:	movw	r0, #37176	; 0x9138
   1597c:	movt	r0, #9
   15980:	ldr	r5, [r0, #256]	; 0x100
   15984:	ldr	r4, [r0, #260]	; 0x104
   15988:	mov	r0, r7
   1598c:	bl	15770 <fputs@plt+0x43bc>
   15990:	mov	r2, r0
   15994:	mov	r0, r4
   15998:	mov	r1, r6
   1599c:	blx	r5
   159a0:	sub	sp, fp, #24
   159a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   159a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   159ac:	add	fp, sp, #24
   159b0:	sub	sp, sp, #256	; 0x100
   159b4:	mov	r4, r1
   159b8:	mov	r5, r0
   159bc:	bl	13da8 <fputs@plt+0x29f4>
   159c0:	cmp	r0, #0
   159c4:	bne	15ab4 <fputs@plt+0x4700>
   159c8:	cmp	r5, #1
   159cc:	blt	15abc <fputs@plt+0x4708>
   159d0:	cmp	r4, #0
   159d4:	beq	15abc <fputs@plt+0x4708>
   159d8:	movw	r7, #55312	; 0xd810
   159dc:	movt	r7, #9
   159e0:	ldrb	r0, [r7]
   159e4:	cmp	r0, #0
   159e8:	bne	15a64 <fputs@plt+0x46b0>
   159ec:	mov	r6, #0
   159f0:	strh	r6, [r7, #1]
   159f4:	mov	r0, #0
   159f8:	bl	13d50 <fputs@plt+0x299c>
   159fc:	mov	r8, sp
   15a00:	mov	r1, r8
   15a04:	bl	15ad4 <fputs@plt+0x4720>
   15a08:	add	r0, r7, r6
   15a0c:	strb	r6, [r0, #3]
   15a10:	add	r6, r6, #1
   15a14:	cmp	r6, #256	; 0x100
   15a18:	bne	15a08 <fputs@plt+0x4654>
   15a1c:	mov	r0, #0
   15a20:	add	r1, r7, #3
   15a24:	ldrb	r2, [r8, r0]
   15a28:	ldrb	r3, [r1, r0]
   15a2c:	add	r2, r2, r3
   15a30:	ldrb	r3, [r7, #2]
   15a34:	add	r2, r2, r3
   15a38:	strb	r2, [r7, #2]
   15a3c:	uxtb	r2, r2
   15a40:	ldrb	r3, [r1, r2]
   15a44:	ldrb	r6, [r1, r0]
   15a48:	strb	r6, [r1, r2]
   15a4c:	strb	r3, [r1, r0]
   15a50:	add	r0, r0, #1
   15a54:	cmp	r0, #256	; 0x100
   15a58:	bne	15a24 <fputs@plt+0x4670>
   15a5c:	mov	r0, #1
   15a60:	strb	r0, [r7]
   15a64:	add	r0, r7, #3
   15a68:	ldrb	r1, [r7, #1]
   15a6c:	ldrb	r2, [r7, #2]
   15a70:	add	r1, r1, #1
   15a74:	strb	r1, [r7, #1]
   15a78:	uxtb	r1, r1
   15a7c:	ldrb	r3, [r0, r1]
   15a80:	add	r2, r2, r3
   15a84:	strb	r2, [r7, #2]
   15a88:	uxtb	r2, r2
   15a8c:	ldrb	r6, [r0, r2]
   15a90:	strb	r6, [r0, r1]
   15a94:	strb	r3, [r0, r2]
   15a98:	ldrb	r1, [r0, r1]
   15a9c:	add	r1, r1, r3
   15aa0:	uxtb	r1, r1
   15aa4:	ldrb	r1, [r0, r1]
   15aa8:	strb	r1, [r4], #1
   15aac:	subs	r5, r5, #1
   15ab0:	bne	15a68 <fputs@plt+0x46b4>
   15ab4:	sub	sp, fp, #24
   15ab8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15abc:	movw	r0, #55312	; 0xd810
   15ac0:	movt	r0, #9
   15ac4:	mov	r1, #0
   15ac8:	strb	r1, [r0]
   15acc:	sub	sp, fp, #24
   15ad0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15ad4:	mov	r2, r1
   15ad8:	ldr	r3, [r0, #56]	; 0x38
   15adc:	mov	r1, #256	; 0x100
   15ae0:	bx	r3
   15ae4:	cmp	r0, #0
   15ae8:	beq	15b00 <fputs@plt+0x474c>
   15aec:	cmp	r1, #0
   15af0:	moveq	r1, #1
   15af4:	moveq	r0, r1
   15af8:	bxeq	lr
   15afc:	b	15b10 <fputs@plt+0x475c>
   15b00:	cmp	r1, #0
   15b04:	mvnne	r1, #0
   15b08:	mov	r0, r1
   15b0c:	bx	lr
   15b10:	push	{r4, r5, fp, lr}
   15b14:	add	fp, sp, #8
   15b18:	mov	ip, r0
   15b1c:	ldrb	r0, [r1]
   15b20:	movw	r5, #2644	; 0xa54
   15b24:	movt	r5, #8
   15b28:	ldrb	lr, [r5, r0]
   15b2c:	ldrb	r2, [ip]
   15b30:	ldrb	r0, [r5, r2]
   15b34:	sub	r0, r0, lr
   15b38:	cmp	r2, #0
   15b3c:	beq	15b74 <fputs@plt+0x47c0>
   15b40:	cmp	r0, #0
   15b44:	bne	15b74 <fputs@plt+0x47c0>
   15b48:	add	r1, r1, #1
   15b4c:	add	r2, ip, #1
   15b50:	ldrb	r0, [r1], #1
   15b54:	ldrb	r0, [r5, r0]
   15b58:	ldrb	r3, [r2], #1
   15b5c:	ldrb	r4, [r5, r3]
   15b60:	sub	r0, r4, r0
   15b64:	cmp	r3, #0
   15b68:	popeq	{r4, r5, fp, pc}
   15b6c:	cmp	r0, #0
   15b70:	beq	15b50 <fputs@plt+0x479c>
   15b74:	pop	{r4, r5, fp, pc}
   15b78:	push	{r4, r5, fp, lr}
   15b7c:	add	fp, sp, #8
   15b80:	mov	r4, #0
   15b84:	movw	r5, #37448	; 0x9248
   15b88:	movt	r5, #9
   15b8c:	add	r0, r5, r4
   15b90:	clz	r1, r4
   15b94:	lsr	r1, r1, #5
   15b98:	bl	13ecc <fputs@plt+0x2b18>
   15b9c:	add	r4, r4, #88	; 0x58
   15ba0:	cmp	r4, #352	; 0x160
   15ba4:	bne	15b8c <fputs@plt+0x47d8>
   15ba8:	mov	r0, #0
   15bac:	pop	{r4, r5, fp, pc}
   15bb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bb4:	add	fp, sp, #28
   15bb8:	sub	sp, sp, #564	; 0x234
   15bbc:	mov	r9, r3
   15bc0:	ands	r3, r3, #4
   15bc4:	bic	r4, r9, #255	; 0xff
   15bc8:	mov	r6, #0
   15bcc:	str	r1, [sp, #28]
   15bd0:	str	r3, [sp, #24]
   15bd4:	movne	r6, #1
   15bd8:	cmpne	r4, #2048	; 0x800
   15bdc:	bne	15bec <fputs@plt+0x4838>
   15be0:	mov	r7, r2
   15be4:	mov	sl, r0
   15be8:	b	15c04 <fputs@plt+0x4850>
   15bec:	cmp	r4, #16384	; 0x4000
   15bf0:	beq	15be0 <fputs@plt+0x482c>
   15bf4:	mov	r7, r2
   15bf8:	mov	sl, r0
   15bfc:	cmp	r4, #524288	; 0x80000
   15c00:	movne	r6, #0
   15c04:	str	r6, [sp, #16]
   15c08:	movw	r5, #55680	; 0xd980
   15c0c:	movt	r5, #9
   15c10:	ldr	r6, [r5]
   15c14:	bl	11300 <getpid@plt>
   15c18:	cmp	r6, r0
   15c1c:	beq	15c34 <fputs@plt+0x4880>
   15c20:	bl	11300 <getpid@plt>
   15c24:	str	r0, [r5]
   15c28:	mov	r0, #0
   15c2c:	mov	r1, #0
   15c30:	bl	159a8 <fputs@plt+0x45f4>
   15c34:	vmov.i32	q8, #0	; 0x00000000
   15c38:	mov	r0, #64	; 0x40
   15c3c:	mov	r2, r7
   15c40:	mov	r1, r7
   15c44:	vst1.64	{d16-d17}, [r1], r0
   15c48:	vst1.64	{d16-d17}, [r1]
   15c4c:	add	r0, r7, #48	; 0x30
   15c50:	vst1.64	{d16-d17}, [r0]
   15c54:	add	r0, r7, #32
   15c58:	vst1.64	{d16-d17}, [r0]
   15c5c:	mov	r8, r7
   15c60:	add	r0, r7, #16
   15c64:	vst1.64	{d16-d17}, [r0]
   15c68:	cmp	r4, #256	; 0x100
   15c6c:	str	r4, [sp, #20]
   15c70:	bne	15c98 <fputs@plt+0x48e4>
   15c74:	ldr	r7, [sp, #28]
   15c78:	mov	r0, r7
   15c7c:	mov	r1, r9
   15c80:	bl	22f68 <fputs@plt+0x11bb4>
   15c84:	cmp	r0, #0
   15c88:	beq	15cb4 <fputs@plt+0x4900>
   15c8c:	ldr	r4, [r0]
   15c90:	mov	r2, r8
   15c94:	b	15cd0 <fputs@plt+0x491c>
   15c98:	mvn	r4, #0
   15c9c:	ldr	r7, [sp, #28]
   15ca0:	cmp	r7, #0
   15ca4:	beq	15df0 <fputs@plt+0x4a3c>
   15ca8:	mov	ip, r7
   15cac:	mov	r2, r8
   15cb0:	b	15cd8 <fputs@plt+0x4924>
   15cb4:	mov	r0, #12
   15cb8:	mov	r1, #0
   15cbc:	bl	14138 <fputs@plt+0x2d84>
   15cc0:	cmp	r0, #0
   15cc4:	beq	15e80 <fputs@plt+0x4acc>
   15cc8:	mov	r2, r8
   15ccc:	mvn	r4, #0
   15cd0:	str	r0, [r2, #28]
   15cd4:	mov	ip, r7
   15cd8:	str	sl, [sp, #12]
   15cdc:	and	sl, r9, #2
   15ce0:	and	r1, r9, #1
   15ce4:	ands	r0, r9, #16
   15ce8:	ldr	r0, [sp, #24]
   15cec:	orr	r6, sl, r0, lsl #4
   15cf0:	movw	r0, #32896	; 0x8080
   15cf4:	orrne	r6, r6, r0
   15cf8:	cmn	r4, #1
   15cfc:	ble	15db8 <fputs@plt+0x4a04>
   15d00:	mov	r8, r9
   15d04:	ldr	r3, [sp, #28]
   15d08:	ldr	sl, [sp, #12]
   15d0c:	ldr	r0, [fp, #8]
   15d10:	cmp	r0, #0
   15d14:	strne	r8, [r0]
   15d18:	and	r7, r9, #8
   15d1c:	ldr	r0, [r2, #28]
   15d20:	cmp	r0, #0
   15d24:	stmne	r0, {r4, r8}
   15d28:	cmp	r7, #0
   15d2c:	beq	15d5c <fputs@plt+0x49a8>
   15d30:	movw	r0, #37804	; 0x93ac
   15d34:	movt	r0, #9
   15d38:	mov	r9, r1
   15d3c:	ldr	r1, [r0, #196]	; 0xc4
   15d40:	mov	r0, ip
   15d44:	mov	r5, r2
   15d48:	mov	r6, r3
   15d4c:	blx	r1
   15d50:	mov	r3, r6
   15d54:	mov	r2, r5
   15d58:	mov	r1, r9
   15d5c:	mov	r0, #2
   15d60:	orr	r0, r0, r7, lsl #2
   15d64:	cmp	r1, #0
   15d68:	lsleq	r0, r7, #2
   15d6c:	ldr	r1, [sp, #20]
   15d70:	cmp	r1, #256	; 0x100
   15d74:	orrne	r0, r0, #128	; 0x80
   15d78:	ldr	r1, [sp, #16]
   15d7c:	cmp	r1, #0
   15d80:	orrne	r0, r0, #8
   15d84:	and	r1, r8, #64	; 0x40
   15d88:	orr	r0, r0, r1
   15d8c:	str	r0, [sp]
   15d90:	mov	r0, sl
   15d94:	mov	r1, r4
   15d98:	mov	r7, r2
   15d9c:	bl	2310c <fputs@plt+0x11d58>
   15da0:	mov	r5, r0
   15da4:	cmp	r5, #0
   15da8:	beq	15ec4 <fputs@plt+0x4b10>
   15dac:	ldr	r0, [r7, #28]
   15db0:	bl	14168 <fputs@plt+0x2db4>
   15db4:	b	15ec8 <fputs@plt+0x4b14>
   15db8:	mov	r7, r2
   15dbc:	str	r1, [sp, #24]
   15dc0:	add	r0, sp, #32
   15dc4:	str	r0, [sp]
   15dc8:	add	r2, sp, #40	; 0x28
   15dcc:	add	r3, sp, #36	; 0x24
   15dd0:	mov	r0, ip
   15dd4:	mov	r1, r9
   15dd8:	mov	r4, ip
   15ddc:	bl	23028 <fputs@plt+0x11c74>
   15de0:	cmp	r0, #0
   15de4:	beq	15e1c <fputs@plt+0x4a68>
   15de8:	mov	r5, r0
   15dec:	b	15ec8 <fputs@plt+0x4b14>
   15df0:	ldr	r0, [sl, #8]
   15df4:	add	r5, sp, #46	; 0x2e
   15df8:	mov	r1, r5
   15dfc:	bl	227ec <fputs@plt+0x11438>
   15e00:	mvn	r4, #0
   15e04:	mov	ip, r5
   15e08:	mov	r5, r0
   15e0c:	cmp	r0, #0
   15e10:	mov	r2, r8
   15e14:	bne	15ec8 <fputs@plt+0x4b14>
   15e18:	b	15cd8 <fputs@plt+0x4924>
   15e1c:	orr	r6, r6, #131072	; 0x20000
   15e20:	ldr	r5, [sp, #40]	; 0x28
   15e24:	str	r4, [sp, #8]
   15e28:	mov	r0, r4
   15e2c:	mov	r1, r6
   15e30:	mov	r2, r5
   15e34:	bl	21da4 <fputs@plt+0x109f0>
   15e38:	mov	r4, r0
   15e3c:	cmn	r0, #1
   15e40:	mov	r8, r9
   15e44:	ble	15e88 <fputs@plt+0x4ad4>
   15e48:	movw	r0, #2048	; 0x800
   15e4c:	movt	r0, #8
   15e50:	tst	r8, r0
   15e54:	beq	15e68 <fputs@plt+0x4ab4>
   15e58:	ldr	r2, [sp, #32]
   15e5c:	ldr	r1, [sp, #36]	; 0x24
   15e60:	mov	r0, r4
   15e64:	bl	22dc4 <fputs@plt+0x11a10>
   15e68:	ldr	r3, [sp, #28]
   15e6c:	ldr	sl, [sp, #12]
   15e70:	ldr	ip, [sp, #8]
   15e74:	ldr	r1, [sp, #24]
   15e78:	mov	r2, r7
   15e7c:	b	15d0c <fputs@plt+0x4958>
   15e80:	mov	r5, #7
   15e84:	b	15ec8 <fputs@plt+0x4b14>
   15e88:	bl	113a8 <__errno_location@plt>
   15e8c:	cmp	sl, #0
   15e90:	ldrne	r0, [r0]
   15e94:	cmpne	r0, #21
   15e98:	bne	15ed4 <fputs@plt+0x4b20>
   15e9c:	movw	r0, #33278	; 0x81fe
   15ea0:	bl	21f24 <fputs@plt+0x10b70>
   15ea4:	mov	r5, r0
   15ea8:	movw	r1, #17419	; 0x440b
   15eac:	movt	r1, #8
   15eb0:	ldr	r2, [sp, #8]
   15eb4:	movw	r3, #33278	; 0x81fe
   15eb8:	bl	21eb8 <fputs@plt+0x10b04>
   15ebc:	cmp	r5, #0
   15ec0:	bne	15dac <fputs@plt+0x49f8>
   15ec4:	mov	r5, #0
   15ec8:	mov	r0, r5
   15ecc:	sub	sp, fp, #28
   15ed0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ed4:	movw	r0, #65456	; 0xffb0
   15ed8:	movt	r0, #3
   15edc:	and	r1, r6, r0
   15ee0:	ldr	r0, [sp, #8]
   15ee4:	mov	r2, r5
   15ee8:	bl	21da4 <fputs@plt+0x109f0>
   15eec:	cmp	r0, #0
   15ef0:	blt	15e9c <fputs@plt+0x4ae8>
   15ef4:	mov	r4, r0
   15ef8:	mov	r0, #1
   15efc:	mov	r8, r9
   15f00:	mov	r1, #1
   15f04:	str	r1, [sp, #24]
   15f08:	bfi	r8, r0, #0, #3
   15f0c:	b	15e48 <fputs@plt+0x4a94>
   15f10:	push	{r4, r5, r6, r7, fp, lr}
   15f14:	add	fp, sp, #16
   15f18:	sub	sp, sp, #8
   15f1c:	mov	r6, r2
   15f20:	mov	r4, r1
   15f24:	movw	r7, #37804	; 0x93ac
   15f28:	movt	r7, #9
   15f2c:	ldr	r1, [r7, #196]	; 0xc4
   15f30:	mov	r0, r4
   15f34:	blx	r1
   15f38:	cmn	r0, #1
   15f3c:	beq	15f98 <fputs@plt+0x4be4>
   15f40:	mov	r5, #0
   15f44:	tst	r6, #1
   15f48:	beq	15fe0 <fputs@plt+0x4c2c>
   15f4c:	ldr	r2, [r7, #208]	; 0xd0
   15f50:	add	r1, sp, #4
   15f54:	mov	r0, r4
   15f58:	blx	r2
   15f5c:	mov	r5, #0
   15f60:	cmp	r0, #0
   15f64:	bne	15fe0 <fputs@plt+0x4c2c>
   15f68:	ldr	r0, [sp, #4]
   15f6c:	bl	2227c <fputs@plt+0x10ec8>
   15f70:	cmp	r0, #0
   15f74:	beq	15fcc <fputs@plt+0x4c18>
   15f78:	movw	r5, #1290	; 0x50a
   15f7c:	movw	r1, #17738	; 0x454a
   15f80:	movt	r1, #8
   15f84:	movw	r0, #1290	; 0x50a
   15f88:	mov	r2, r4
   15f8c:	movw	r3, #33414	; 0x8286
   15f90:	bl	21eb8 <fputs@plt+0x10b04>
   15f94:	b	15fd0 <fputs@plt+0x4c1c>
   15f98:	bl	113a8 <__errno_location@plt>
   15f9c:	ldr	r0, [r0]
   15fa0:	movw	r5, #5898	; 0x170a
   15fa4:	cmp	r0, #2
   15fa8:	beq	15fe0 <fputs@plt+0x4c2c>
   15fac:	movw	r5, #2570	; 0xa0a
   15fb0:	movw	r1, #17513	; 0x4469
   15fb4:	movt	r1, #8
   15fb8:	movw	r0, #2570	; 0xa0a
   15fbc:	mov	r2, r4
   15fc0:	movw	r3, #33404	; 0x827c
   15fc4:	bl	21eb8 <fputs@plt+0x10b04>
   15fc8:	b	15fe0 <fputs@plt+0x4c2c>
   15fcc:	mov	r5, #0
   15fd0:	ldr	r1, [sp, #4]
   15fd4:	mov	r0, #0
   15fd8:	movw	r2, #33416	; 0x8288
   15fdc:	bl	21fc8 <fputs@plt+0x10c14>
   15fe0:	mov	r0, r5
   15fe4:	sub	sp, fp, #16
   15fe8:	pop	{r4, r5, r6, r7, fp, pc}
   15fec:	push	{r4, sl, fp, lr}
   15ff0:	add	fp, sp, #8
   15ff4:	sub	sp, sp, #104	; 0x68
   15ff8:	mov	r4, r3
   15ffc:	mov	r0, r1
   16000:	movw	r1, #37804	; 0x93ac
   16004:	movt	r1, #9
   16008:	cmp	r2, #0
   1600c:	beq	1602c <fputs@plt+0x4c78>
   16010:	ldr	r2, [r1, #28]
   16014:	mov	r1, #6
   16018:	blx	r2
   1601c:	clz	r0, r0
   16020:	lsr	r0, r0, #5
   16024:	str	r0, [r4]
   16028:	b	16060 <fputs@plt+0x4cac>
   1602c:	ldr	r2, [r1, #52]	; 0x34
   16030:	mov	r1, sp
   16034:	blx	r2
   16038:	mov	r1, #0
   1603c:	cmp	r0, #0
   16040:	bne	1605c <fputs@plt+0x4ca8>
   16044:	mov	r1, #0
   16048:	ldr	r0, [sp, #48]	; 0x30
   1604c:	ldr	r2, [sp, #52]	; 0x34
   16050:	rsbs	r0, r0, #0
   16054:	rscs	r0, r2, #0
   16058:	movwlt	r1, #1
   1605c:	str	r1, [r4]
   16060:	mov	r0, #0
   16064:	sub	sp, fp, #8
   16068:	pop	{r4, sl, fp, pc}
   1606c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16070:	add	fp, sp, #28
   16074:	sub	sp, sp, #124	; 0x7c
   16078:	mov	r4, r3
   1607c:	mov	r7, r2
   16080:	mov	r9, r1
   16084:	sub	r0, r2, #1
   16088:	str	r0, [sp, #4]
   1608c:	mov	r0, #1
   16090:	str	r0, [sp, #8]
   16094:	mov	r5, #0
   16098:	str	r2, [sp, #12]
   1609c:	b	161d0 <fputs@plt+0x4e1c>
   160a0:	cmp	r5, #0
   160a4:	beq	160d4 <fputs@plt+0x4d20>
   160a8:	ldr	r0, [sp, #8]
   160ac:	add	r7, r0, #1
   160b0:	cmp	r0, #100	; 0x64
   160b4:	blt	160c8 <fputs@plt+0x4d14>
   160b8:	movw	r0, #33539	; 0x8303
   160bc:	bl	21f24 <fputs@plt+0x10b70>
   160c0:	cmp	r0, #0
   160c4:	bne	162a8 <fputs@plt+0x4ef4>
   160c8:	mov	r6, r5
   160cc:	str	r7, [sp, #8]
   160d0:	b	160e8 <fputs@plt+0x4d34>
   160d4:	mov	r0, r7
   160d8:	bl	14098 <fputs@plt+0x2ce4>
   160dc:	mov	r6, r0
   160e0:	cmp	r0, #0
   160e4:	beq	162a0 <fputs@plt+0x4eec>
   160e8:	movw	r0, #37804	; 0x93ac
   160ec:	movt	r0, #9
   160f0:	ldr	r3, [r0, #316]	; 0x13c
   160f4:	mov	r0, r9
   160f8:	mov	r1, r6
   160fc:	ldr	r2, [sp, #4]
   16100:	blx	r3
   16104:	cmn	r0, #1
   16108:	ble	16180 <fputs@plt+0x4dcc>
   1610c:	mov	r7, r0
   16110:	ldrb	r0, [r6]
   16114:	mov	r8, #0
   16118:	cmp	r0, #47	; 0x2f
   1611c:	beq	161b4 <fputs@plt+0x4e00>
   16120:	mov	r0, r9
   16124:	bl	1358c <fputs@plt+0x21d8>
   16128:	sub	r1, r9, #1
   1612c:	mov	r5, r0
   16130:	cmp	r0, #1
   16134:	blt	16148 <fputs@plt+0x4d94>
   16138:	ldrb	r2, [r1, r5]
   1613c:	sub	r0, r5, #1
   16140:	cmp	r2, #47	; 0x2f
   16144:	bne	1612c <fputs@plt+0x4d78>
   16148:	add	r1, r7, r5
   1614c:	ldr	r0, [sp, #12]
   16150:	cmp	r1, r0
   16154:	bge	161a8 <fputs@plt+0x4df4>
   16158:	add	r0, r6, r5
   1615c:	add	r2, r7, #1
   16160:	mov	r7, r1
   16164:	mov	r1, r6
   16168:	bl	112f4 <memmove@plt>
   1616c:	mov	r0, r6
   16170:	mov	r1, r9
   16174:	mov	r2, r5
   16178:	bl	1121c <memcpy@plt>
   1617c:	b	161b4 <fputs@plt+0x4e00>
   16180:	movw	r0, #33545	; 0x8309
   16184:	bl	21f24 <fputs@plt+0x10b70>
   16188:	mov	r8, r0
   1618c:	movw	r1, #17592	; 0x44b8
   16190:	movt	r1, #8
   16194:	mov	r2, r9
   16198:	movw	r3, #33545	; 0x8309
   1619c:	bl	21eb8 <fputs@plt+0x10b04>
   161a0:	mov	sl, #0
   161a4:	b	161bc <fputs@plt+0x4e08>
   161a8:	movw	r0, #33551	; 0x830f
   161ac:	bl	21f24 <fputs@plt+0x10b70>
   161b0:	mov	r8, r0
   161b4:	mov	r0, #0
   161b8:	strb	r0, [r6, r7]
   161bc:	mov	r5, r6
   161c0:	ldr	r7, [sp, #12]
   161c4:	cmp	r8, #0
   161c8:	beq	16254 <fputs@plt+0x4ea0>
   161cc:	b	16270 <fputs@plt+0x4ebc>
   161d0:	movw	r0, #37804	; 0x93ac
   161d4:	movt	r0, #9
   161d8:	ldr	r2, [r0, #328]	; 0x148
   161dc:	mov	r0, r9
   161e0:	add	r1, sp, #16
   161e4:	blx	r2
   161e8:	cmp	r0, #0
   161ec:	beq	1622c <fputs@plt+0x4e78>
   161f0:	bl	113a8 <__errno_location@plt>
   161f4:	ldr	r0, [r0]
   161f8:	mov	r8, #0
   161fc:	mov	sl, #1
   16200:	cmp	r0, #2
   16204:	beq	16248 <fputs@plt+0x4e94>
   16208:	movw	r0, #33528	; 0x82f8
   1620c:	bl	21f24 <fputs@plt+0x10b70>
   16210:	mov	r8, r0
   16214:	movw	r1, #17601	; 0x44c1
   16218:	movt	r1, #8
   1621c:	mov	r2, r9
   16220:	movw	r3, #33528	; 0x82f8
   16224:	bl	21eb8 <fputs@plt+0x10b04>
   16228:	b	16248 <fputs@plt+0x4e94>
   1622c:	ldr	r0, [sp, #32]
   16230:	and	r0, r0, #61440	; 0xf000
   16234:	subs	sl, r0, #40960	; 0xa000
   16238:	movwne	sl, #1
   1623c:	beq	160a0 <fputs@plt+0x4cec>
   16240:	mov	r8, #0
   16244:	mov	sl, #1
   16248:	mov	r6, r9
   1624c:	cmp	r8, #0
   16250:	bne	16270 <fputs@plt+0x4ebc>
   16254:	cmp	r6, r4
   16258:	beq	16270 <fputs@plt+0x4ebc>
   1625c:	mov	r0, r6
   16260:	mov	r1, r4
   16264:	mov	r2, r7
   16268:	bl	235b8 <fputs@plt+0x12204>
   1626c:	mov	r8, r0
   16270:	cmp	sl, #0
   16274:	moveq	r6, r4
   16278:	cmp	r8, #0
   1627c:	bne	1628c <fputs@plt+0x4ed8>
   16280:	eors	r0, sl, #1
   16284:	mov	r9, r6
   16288:	bne	161d0 <fputs@plt+0x4e1c>
   1628c:	mov	r0, r5
   16290:	bl	14168 <fputs@plt+0x2db4>
   16294:	mov	r0, r8
   16298:	sub	sp, fp, #28
   1629c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162a0:	mov	r8, #7
   162a4:	b	1628c <fputs@plt+0x4ed8>
   162a8:	mov	r8, r0
   162ac:	b	1628c <fputs@plt+0x4ed8>
   162b0:	push	{r4, r5, r6, r7, fp, lr}
   162b4:	add	fp, sp, #16
   162b8:	sub	sp, sp, #8
   162bc:	mov	r5, r2
   162c0:	mov	r4, r1
   162c4:	mov	r0, r2
   162c8:	mov	r1, #0
   162cc:	mov	r2, r4
   162d0:	bl	11174 <memset@plt>
   162d4:	bl	11300 <getpid@plt>
   162d8:	movw	r7, #55680	; 0xd980
   162dc:	movt	r7, #9
   162e0:	str	r0, [r7]
   162e4:	movw	r0, #17826	; 0x45a2
   162e8:	movt	r0, #8
   162ec:	mov	r1, #0
   162f0:	mov	r2, #0
   162f4:	bl	21da4 <fputs@plt+0x109f0>
   162f8:	cmp	r0, #0
   162fc:	blt	1634c <fputs@plt+0x4f98>
   16300:	mov	r6, r0
   16304:	movw	r7, #37804	; 0x93ac
   16308:	movt	r7, #9
   1630c:	ldr	r3, [r7, #100]	; 0x64
   16310:	mov	r0, r6
   16314:	mov	r1, r5
   16318:	mov	r2, r4
   1631c:	blx	r3
   16320:	cmn	r0, #1
   16324:	bgt	16338 <fputs@plt+0x4f84>
   16328:	bl	113a8 <__errno_location@plt>
   1632c:	ldr	r0, [r0]
   16330:	cmp	r0, #4
   16334:	beq	1630c <fputs@plt+0x4f58>
   16338:	mov	r0, #0
   1633c:	mov	r1, r6
   16340:	movw	r2, #33675	; 0x838b
   16344:	bl	21fc8 <fputs@plt+0x10c14>
   16348:	b	16368 <fputs@plt+0x4fb4>
   1634c:	add	r0, sp, #4
   16350:	bl	11288 <time@plt>
   16354:	ldr	r0, [sp, #4]
   16358:	str	r0, [r5]
   1635c:	ldr	r0, [r7]
   16360:	str	r0, [r5, #4]
   16364:	mov	r4, #8
   16368:	mov	r0, r4
   1636c:	sub	sp, fp, #16
   16370:	pop	{r4, r5, r6, r7, fp, pc}
   16374:	push	{r4, r5, fp, lr}
   16378:	add	fp, sp, #8
   1637c:	movw	r5, #16959	; 0x423f
   16380:	movt	r5, #15
   16384:	add	r0, r1, r5
   16388:	movw	r1, #56963	; 0xde83
   1638c:	movt	r1, #17179	; 0x431b
   16390:	smmul	r0, r0, r1
   16394:	asr	r1, r0, #18
   16398:	add	r4, r1, r0, lsr #31
   1639c:	mov	r0, r4
   163a0:	bl	112e8 <sleep@plt>
   163a4:	add	r0, r5, #1
   163a8:	mul	r0, r4, r0
   163ac:	pop	{r4, r5, fp, pc}
   163b0:	push	{r4, sl, fp, lr}
   163b4:	add	fp, sp, #8
   163b8:	sub	sp, sp, #8
   163bc:	mov	r4, r1
   163c0:	mov	r0, #0
   163c4:	str	r0, [sp, #4]
   163c8:	str	r0, [sp]
   163cc:	mov	r1, sp
   163d0:	mov	r0, #0
   163d4:	bl	1641c <fputs@plt+0x5068>
   163d8:	ldm	sp, {r0, r1}
   163dc:	bl	7d9f8 <fputs@plt+0x6c644>
   163e0:	vldr	d16, [pc, #24]	; 16400 <fputs@plt+0x504c>
   163e4:	vmov	d17, r0, r1
   163e8:	vdiv.f64	d16, d17, d16
   163ec:	vstr	d16, [r4]
   163f0:	mov	r0, #0
   163f4:	sub	sp, fp, #8
   163f8:	pop	{r4, sl, fp, pc}
   163fc:	nop	{0}
   16400:	andeq	r0, r0, r0
   16404:	orrsmi	r9, r4, r0, ror r9
   16408:	push	{fp, lr}
   1640c:	mov	fp, sp
   16410:	bl	113a8 <__errno_location@plt>
   16414:	ldr	r0, [r0]
   16418:	pop	{fp, pc}
   1641c:	push	{r4, sl, fp, lr}
   16420:	add	fp, sp, #8
   16424:	sub	sp, sp, #8
   16428:	mov	r4, r1
   1642c:	mov	r0, sp
   16430:	mov	r1, #0
   16434:	bl	111e0 <gettimeofday@plt>
   16438:	ldm	sp, {r0, r1}
   1643c:	movw	r2, #19923	; 0x4dd3
   16440:	movt	r2, #4194	; 0x1062
   16444:	smmul	r1, r1, r2
   16448:	asr	r2, r1, #6
   1644c:	add	r1, r2, r1, lsr #31
   16450:	asr	r2, r1, #31
   16454:	mov	r3, #1000	; 0x3e8
   16458:	smlal	r1, r2, r0, r3
   1645c:	movw	r0, #8704	; 0x2200
   16460:	movt	r0, #15955	; 0x3e53
   16464:	adds	r0, r1, r0
   16468:	movw	r1, #49096	; 0xbfc8
   1646c:	adc	r1, r2, r1
   16470:	strd	r0, [r4]
   16474:	mov	r0, #0
   16478:	sub	sp, fp, #8
   1647c:	pop	{r4, sl, fp, pc}
   16480:	push	{r4, r5, r6, r7, fp, lr}
   16484:	add	fp, sp, #16
   16488:	cmp	r1, #0
   1648c:	beq	164f8 <fputs@plt+0x5144>
   16490:	mov	r4, r2
   16494:	mov	r5, r1
   16498:	movw	r0, #37804	; 0x93ac
   1649c:	movt	r0, #9
   164a0:	add	r6, r0, #4
   164a4:	mov	r7, #0
   164a8:	b	164c0 <fputs@plt+0x510c>
   164ac:	add	r6, r6, #12
   164b0:	add	r7, r7, #1
   164b4:	cmp	r7, #28
   164b8:	movcs	r0, #12
   164bc:	popcs	{r4, r5, r6, r7, fp, pc}
   164c0:	ldr	r1, [r6, #-4]
   164c4:	mov	r0, r5
   164c8:	bl	11390 <strcmp@plt>
   164cc:	cmp	r0, #0
   164d0:	bne	164ac <fputs@plt+0x50f8>
   164d4:	ldr	r0, [r6, #4]
   164d8:	cmp	r0, #0
   164dc:	ldreq	r0, [r6]
   164e0:	streq	r0, [r6, #4]
   164e4:	cmp	r4, #0
   164e8:	ldreq	r4, [r6, #4]
   164ec:	str	r4, [r6]
   164f0:	mov	r0, #0
   164f4:	pop	{r4, r5, r6, r7, fp, pc}
   164f8:	mov	r0, #0
   164fc:	movw	r1, #37804	; 0x93ac
   16500:	movt	r1, #9
   16504:	add	r2, r1, r0
   16508:	ldr	r3, [r2, #8]
   1650c:	cmp	r3, #0
   16510:	strne	r3, [r2, #4]
   16514:	add	r0, r0, #12
   16518:	cmp	r0, #336	; 0x150
   1651c:	moveq	r0, #0
   16520:	popeq	{r4, r5, r6, r7, fp, pc}
   16524:	b	16504 <fputs@plt+0x5150>
   16528:	push	{r4, r5, r6, sl, fp, lr}
   1652c:	add	fp, sp, #16
   16530:	mov	r4, r1
   16534:	movw	r0, #37804	; 0x93ac
   16538:	movt	r0, #9
   1653c:	add	r5, r0, #4
   16540:	mov	r6, #0
   16544:	ldr	r1, [r5, #-4]
   16548:	mov	r0, r4
   1654c:	bl	11390 <strcmp@plt>
   16550:	cmp	r0, #0
   16554:	ldreq	r0, [r5]
   16558:	popeq	{r4, r5, r6, sl, fp, pc}
   1655c:	add	r5, r5, #12
   16560:	add	r6, r6, #1
   16564:	cmp	r6, #28
   16568:	movcs	r0, #0
   1656c:	popcs	{r4, r5, r6, sl, fp, pc}
   16570:	b	16544 <fputs@plt+0x5190>
   16574:	push	{r4, r5, r6, sl, fp, lr}
   16578:	add	fp, sp, #16
   1657c:	cmp	r1, #0
   16580:	beq	165bc <fputs@plt+0x5208>
   16584:	mov	r4, r1
   16588:	mov	r5, #0
   1658c:	movw	r6, #37804	; 0x93ac
   16590:	movt	r6, #9
   16594:	ldr	r1, [r6]
   16598:	mov	r0, r4
   1659c:	bl	11390 <strcmp@plt>
   165a0:	cmp	r0, #0
   165a4:	beq	165c0 <fputs@plt+0x520c>
   165a8:	add	r6, r6, #12
   165ac:	add	r5, r5, #1
   165b0:	cmp	r5, #27
   165b4:	bcc	16594 <fputs@plt+0x51e0>
   165b8:	b	165c0 <fputs@plt+0x520c>
   165bc:	mvn	r5, #0
   165c0:	add	r0, r5, r5, lsl #1
   165c4:	movw	r1, #37804	; 0x93ac
   165c8:	movt	r1, #9
   165cc:	add	r0, r1, r0, lsl #2
   165d0:	add	r1, r0, #16
   165d4:	sub	r0, r5, #1
   165d8:	add	r0, r0, #1
   165dc:	cmp	r0, #26
   165e0:	movgt	r0, #0
   165e4:	popgt	{r4, r5, r6, sl, fp, pc}
   165e8:	add	r2, r1, #12
   165ec:	ldr	r1, [r1]
   165f0:	cmp	r1, #0
   165f4:	mov	r1, r2
   165f8:	ldrne	r0, [r2, #-16]
   165fc:	popne	{r4, r5, r6, sl, fp, pc}
   16600:	b	165d8 <fputs@plt+0x5224>
   16604:	mov	r0, #0
   16608:	bx	lr
   1660c:	movw	r1, #37176	; 0x9138
   16610:	movt	r1, #9
   16614:	str	r0, [r1, #220]	; 0xdc
   16618:	mov	r0, #0
   1661c:	bx	lr
   16620:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16624:	add	fp, sp, #24
   16628:	mov	r4, r0
   1662c:	cmp	r2, r0
   16630:	beq	166b4 <fputs@plt+0x5300>
   16634:	mov	r9, r3
   16638:	mov	r7, r2
   1663c:	mov	r8, r1
   16640:	mov	r6, #0
   16644:	mov	r0, #48	; 0x30
   16648:	mov	r1, #0
   1664c:	bl	167c0 <fputs@plt+0x540c>
   16650:	cmp	r0, #0
   16654:	beq	166d4 <fputs@plt+0x5320>
   16658:	mov	r5, r0
   1665c:	mov	r0, r4
   16660:	mov	r1, r7
   16664:	mov	r2, r9
   16668:	bl	16814 <fputs@plt+0x5460>
   1666c:	str	r0, [r5, #24]
   16670:	mov	r0, r4
   16674:	mov	r1, r4
   16678:	mov	r2, r8
   1667c:	bl	16814 <fputs@plt+0x5460>
   16680:	str	r4, [r5]
   16684:	str	r0, [r5, #4]
   16688:	mov	r1, #1
   1668c:	str	r1, [r5, #16]
   16690:	str	r7, [r5, #20]
   16694:	str	r6, [r5, #40]	; 0x28
   16698:	cmp	r0, #0
   1669c:	ldrne	r0, [r5, #24]
   166a0:	cmpne	r0, #0
   166a4:	bne	166e8 <fputs@plt+0x5334>
   166a8:	mov	r0, r5
   166ac:	bl	14168 <fputs@plt+0x2db4>
   166b0:	b	166c8 <fputs@plt+0x5314>
   166b4:	movw	r2, #16850	; 0x41d2
   166b8:	movt	r2, #8
   166bc:	mov	r0, r4
   166c0:	mov	r1, #1
   166c4:	bl	16724 <fputs@plt+0x5370>
   166c8:	mov	r6, #0
   166cc:	mov	r0, r6
   166d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   166d4:	mov	r0, r4
   166d8:	mov	r1, #7
   166dc:	bl	167f4 <fputs@plt+0x5440>
   166e0:	mov	r0, r6
   166e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   166e8:	mov	r0, r5
   166ec:	bl	16928 <fputs@plt+0x5574>
   166f0:	cmp	r0, #7
   166f4:	beq	166a8 <fputs@plt+0x52f4>
   166f8:	ldr	r1, [r5, #4]
   166fc:	mov	r0, r4
   16700:	bl	16954 <fputs@plt+0x55a0>
   16704:	cmp	r0, #0
   16708:	bne	166a8 <fputs@plt+0x52f4>
   1670c:	ldr	r0, [r5, #24]
   16710:	ldr	r1, [r0, #16]
   16714:	add	r1, r1, #1
   16718:	str	r1, [r0, #16]
   1671c:	mov	r0, r5
   16720:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16724:	sub	sp, sp, #4
   16728:	push	{r4, r5, r6, sl, fp, lr}
   1672c:	add	fp, sp, #16
   16730:	sub	sp, sp, #4
   16734:	mov	r5, r2
   16738:	mov	r6, r1
   1673c:	mov	r4, r0
   16740:	str	r3, [fp, #8]
   16744:	str	r1, [r0, #52]	; 0x34
   16748:	bl	236a4 <fputs@plt+0x122f0>
   1674c:	cmp	r5, #0
   16750:	beq	167a4 <fputs@plt+0x53f0>
   16754:	ldr	r0, [r4, #240]	; 0xf0
   16758:	cmp	r0, #0
   1675c:	bne	16774 <fputs@plt+0x53c0>
   16760:	mov	r0, r4
   16764:	bl	1d17c <fputs@plt+0xbdc8>
   16768:	str	r0, [r4, #240]	; 0xf0
   1676c:	cmp	r0, #0
   16770:	beq	167b0 <fputs@plt+0x53fc>
   16774:	add	r2, fp, #8
   16778:	str	r2, [sp]
   1677c:	mov	r0, r4
   16780:	mov	r1, r5
   16784:	bl	236dc <fputs@plt+0x12328>
   16788:	mov	r1, r0
   1678c:	ldr	r0, [r4, #240]	; 0xf0
   16790:	movw	r3, #16856	; 0x41d8
   16794:	movt	r3, #1
   16798:	mov	r2, #1
   1679c:	bl	1d1a8 <fputs@plt+0xbdf4>
   167a0:	b	167b0 <fputs@plt+0x53fc>
   167a4:	mov	r0, r4
   167a8:	mov	r1, r6
   167ac:	bl	167f4 <fputs@plt+0x5440>
   167b0:	sub	sp, fp, #16
   167b4:	pop	{r4, r5, r6, sl, fp, lr}
   167b8:	add	sp, sp, #4
   167bc:	bx	lr
   167c0:	push	{r4, r5, fp, lr}
   167c4:	add	fp, sp, #8
   167c8:	mov	r4, r0
   167cc:	bl	140d0 <fputs@plt+0x2d1c>
   167d0:	mov	r5, r0
   167d4:	cmp	r0, #0
   167d8:	beq	167ec <fputs@plt+0x5438>
   167dc:	mov	r0, r5
   167e0:	mov	r1, #0
   167e4:	mov	r2, r4
   167e8:	bl	11174 <memset@plt>
   167ec:	mov	r0, r5
   167f0:	pop	{r4, r5, fp, pc}
   167f4:	str	r1, [r0, #52]	; 0x34
   167f8:	cmp	r1, #0
   167fc:	beq	16804 <fputs@plt+0x5450>
   16800:	b	23770 <fputs@plt+0x123bc>
   16804:	ldr	r2, [r0, #240]	; 0xf0
   16808:	cmp	r2, #0
   1680c:	bxeq	lr
   16810:	b	23770 <fputs@plt+0x123bc>
   16814:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16818:	add	fp, sp, #24
   1681c:	mov	r4, r2
   16820:	mov	r5, r1
   16824:	mov	r8, r0
   16828:	mov	r0, r1
   1682c:	mov	r1, r2
   16830:	bl	1e7b0 <fputs@plt+0xd3fc>
   16834:	mov	r7, r0
   16838:	cmp	r0, #1
   1683c:	bne	168ac <fputs@plt+0x54f8>
   16840:	mov	r4, #0
   16844:	mov	r0, r8
   16848:	mov	r2, #544	; 0x220
   1684c:	mov	r3, #0
   16850:	bl	19680 <fputs@plt+0x82cc>
   16854:	cmp	r0, #0
   16858:	beq	168d8 <fputs@plt+0x5524>
   1685c:	mov	r6, r0
   16860:	str	r5, [r0]
   16864:	bl	237a0 <fputs@plt+0x123ec>
   16868:	cmp	r0, #0
   1686c:	beq	168f4 <fputs@plt+0x5540>
   16870:	ldr	r3, [r6, #4]
   16874:	ldr	r1, [r6, #12]
   16878:	movw	r2, #17688	; 0x4518
   1687c:	movt	r2, #8
   16880:	mov	r0, r8
   16884:	bl	16724 <fputs@plt+0x5370>
   16888:	ldr	r1, [r6, #4]
   1688c:	mov	r0, r8
   16890:	bl	13cb4 <fputs@plt+0x2900>
   16894:	mov	r0, r6
   16898:	bl	1b0a4 <fputs@plt+0x9cf0>
   1689c:	mov	r0, r8
   168a0:	mov	r1, r6
   168a4:	bl	13cb4 <fputs@plt+0x2900>
   168a8:	b	168cc <fputs@plt+0x5518>
   168ac:	cmn	r7, #1
   168b0:	bgt	16914 <fputs@plt+0x5560>
   168b4:	movw	r2, #17853	; 0x45bd
   168b8:	movt	r2, #8
   168bc:	mov	r0, r8
   168c0:	mov	r1, #1
   168c4:	mov	r3, r4
   168c8:	bl	16724 <fputs@plt+0x5370>
   168cc:	mov	r4, #0
   168d0:	mov	r0, r4
   168d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   168d8:	movw	r2, #17839	; 0x45af
   168dc:	movt	r2, #8
   168e0:	mov	r0, r8
   168e4:	mov	r1, #7
   168e8:	bl	16724 <fputs@plt+0x5370>
   168ec:	mov	r0, r4
   168f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   168f4:	ldr	r1, [r6, #4]
   168f8:	mov	r0, r8
   168fc:	bl	13cb4 <fputs@plt+0x2900>
   16900:	mov	r0, r6
   16904:	bl	1b0a4 <fputs@plt+0x9cf0>
   16908:	mov	r0, r8
   1690c:	mov	r1, r6
   16910:	bl	13cb4 <fputs@plt+0x2900>
   16914:	ldr	r0, [r5, #16]
   16918:	add	r0, r0, r7, lsl #4
   1691c:	ldr	r4, [r0, #4]
   16920:	mov	r0, r4
   16924:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16928:	push	{r4, sl, fp, lr}
   1692c:	add	fp, sp, #8
   16930:	ldr	r4, [r0, #4]
   16934:	ldr	r0, [r0, #24]
   16938:	bl	172a4 <fputs@plt+0x5ef0>
   1693c:	mov	r1, r0
   16940:	mov	r0, r4
   16944:	mvn	r2, #0
   16948:	mov	r3, #0
   1694c:	pop	{r4, sl, fp, lr}
   16950:	b	1ff5c <fputs@plt+0xeba8>
   16954:	push	{r4, r5, fp, lr}
   16958:	add	fp, sp, #8
   1695c:	mov	r5, r0
   16960:	mov	r0, r1
   16964:	bl	17294 <fputs@plt+0x5ee0>
   16968:	cmp	r0, #0
   1696c:	moveq	r4, #0
   16970:	moveq	r0, r4
   16974:	popeq	{r4, r5, fp, pc}
   16978:	mov	r4, #1
   1697c:	movw	r2, #18079	; 0x469f
   16980:	movt	r2, #8
   16984:	mov	r0, r5
   16988:	mov	r1, #1
   1698c:	bl	16724 <fputs@plt+0x5370>
   16990:	mov	r0, r4
   16994:	pop	{r4, r5, fp, pc}
   16998:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1699c:	add	fp, sp, #28
   169a0:	sub	sp, sp, #52	; 0x34
   169a4:	mov	r7, r1
   169a8:	mov	r4, r0
   169ac:	ldr	r0, [r0, #24]
   169b0:	bl	16f30 <fputs@plt+0x5b7c>
   169b4:	ldr	r5, [r4, #28]
   169b8:	mov	r0, r5
   169bc:	bl	16f40 <fputs@plt+0x5b8c>
   169c0:	cmp	r0, #0
   169c4:	bne	16f24 <fputs@plt+0x5b70>
   169c8:	ldr	r6, [r4, #24]
   169cc:	mov	r0, r6
   169d0:	bl	13a0c <fputs@plt+0x2658>
   169d4:	str	r0, [sp, #40]	; 0x28
   169d8:	ldr	r5, [r4, #4]
   169dc:	mov	r0, r5
   169e0:	bl	13a0c <fputs@plt+0x2658>
   169e4:	str	r0, [sp, #20]
   169e8:	ldr	r0, [r4]
   169ec:	cmp	r0, #0
   169f0:	str	r7, [sp, #36]	; 0x24
   169f4:	beq	16a10 <fputs@plt+0x565c>
   169f8:	ldr	r0, [r6, #4]
   169fc:	ldrb	r0, [r0, #20]
   16a00:	cmp	r0, #2
   16a04:	bne	16a10 <fputs@plt+0x565c>
   16a08:	mov	r9, #5
   16a0c:	b	16a68 <fputs@plt+0x56b4>
   16a10:	ldr	r0, [r4, #12]
   16a14:	cmp	r0, #0
   16a18:	beq	16a50 <fputs@plt+0x569c>
   16a1c:	ldr	r5, [r4, #24]
   16a20:	mov	r0, r5
   16a24:	bl	17294 <fputs@plt+0x5ee0>
   16a28:	mov	r1, #0
   16a2c:	cmp	r0, #0
   16a30:	mov	r9, #0
   16a34:	bne	16a6c <fputs@plt+0x56b8>
   16a38:	mov	r0, r5
   16a3c:	mov	r1, #0
   16a40:	bl	16f64 <fputs@plt+0x5bb0>
   16a44:	mov	r9, r0
   16a48:	mov	r1, #1
   16a4c:	b	16a6c <fputs@plt+0x56b8>
   16a50:	mov	r0, r5
   16a54:	mov	r1, #2
   16a58:	bl	16f64 <fputs@plt+0x5bb0>
   16a5c:	cmp	r0, #0
   16a60:	beq	16e8c <fputs@plt+0x5ad8>
   16a64:	mov	r9, r0
   16a68:	mov	r1, #0
   16a6c:	str	r1, [sp, #24]
   16a70:	ldr	r8, [r4, #24]
   16a74:	mov	r0, r8
   16a78:	bl	172a4 <fputs@plt+0x5ef0>
   16a7c:	mov	r7, r0
   16a80:	ldr	r5, [r4, #4]
   16a84:	mov	r0, r5
   16a88:	bl	172a4 <fputs@plt+0x5ef0>
   16a8c:	mov	r6, r0
   16a90:	mov	r0, r5
   16a94:	bl	13a0c <fputs@plt+0x2658>
   16a98:	bl	172b0 <fputs@plt+0x5efc>
   16a9c:	str	r0, [sp, #12]
   16aa0:	eor	r0, r0, #5
   16aa4:	orrs	r0, r9, r0
   16aa8:	mov	r5, r9
   16aac:	movweq	r5, #8
   16ab0:	str	r7, [sp, #28]
   16ab4:	str	r6, [sp, #16]
   16ab8:	cmp	r7, r6
   16abc:	moveq	r5, r9
   16ac0:	mov	r0, r8
   16ac4:	bl	172b8 <fputs@plt+0x5f04>
   16ac8:	mov	sl, r0
   16acc:	ldr	r7, [sp, #36]	; 0x24
   16ad0:	cmp	r7, #0
   16ad4:	beq	16b8c <fputs@plt+0x57d8>
   16ad8:	mov	r9, #0
   16adc:	movw	r8, #37800	; 0x93a8
   16ae0:	movt	r8, #9
   16ae4:	str	sl, [sp, #32]
   16ae8:	cmp	r5, #0
   16aec:	bne	16b8c <fputs@plt+0x57d8>
   16af0:	ldr	r6, [r4, #16]
   16af4:	cmp	r6, sl
   16af8:	bhi	16b8c <fputs@plt+0x57d8>
   16afc:	ldr	r0, [r8]
   16b00:	ldr	r1, [r4, #24]
   16b04:	ldr	r1, [r1, #4]
   16b08:	ldr	r1, [r1, #32]
   16b0c:	udiv	r0, r0, r1
   16b10:	add	r0, r0, #1
   16b14:	mov	r5, #0
   16b18:	cmp	r6, r0
   16b1c:	beq	16b74 <fputs@plt+0x57c0>
   16b20:	ldr	r0, [sp, #40]	; 0x28
   16b24:	mov	r1, r6
   16b28:	sub	r2, fp, #32
   16b2c:	mov	r3, #2
   16b30:	bl	172c0 <fputs@plt+0x5f0c>
   16b34:	mov	r5, r0
   16b38:	cmp	r0, #0
   16b3c:	bne	16b74 <fputs@plt+0x57c0>
   16b40:	ldr	sl, [fp, #-32]	; 0xffffffe0
   16b44:	mov	r0, sl
   16b48:	bl	17824 <fputs@plt+0x6470>
   16b4c:	mov	r2, r0
   16b50:	mov	r0, r4
   16b54:	mov	r1, r6
   16b58:	mov	r3, #0
   16b5c:	bl	17648 <fputs@plt+0x6294>
   16b60:	mov	r5, r0
   16b64:	mov	r0, sl
   16b68:	ldr	r7, [sp, #36]	; 0x24
   16b6c:	ldr	sl, [sp, #32]
   16b70:	bl	1782c <fputs@plt+0x6478>
   16b74:	ldr	r0, [r4, #16]
   16b78:	add	r0, r0, #1
   16b7c:	str	r0, [r4, #16]
   16b80:	add	r9, r9, #1
   16b84:	cmp	r9, r7
   16b88:	bcc	16ae8 <fputs@plt+0x5734>
   16b8c:	cmp	r5, #101	; 0x65
   16b90:	beq	16bb8 <fputs@plt+0x5804>
   16b94:	cmp	r5, #0
   16b98:	bne	16ef0 <fputs@plt+0x5b3c>
   16b9c:	ldr	r0, [r4, #16]
   16ba0:	add	r1, sl, #1
   16ba4:	sub	r1, r1, r0
   16ba8:	str	r1, [r4, #32]
   16bac:	str	sl, [r4, #36]	; 0x24
   16bb0:	cmp	r0, sl
   16bb4:	bls	16e70 <fputs@plt+0x5abc>
   16bb8:	cmp	sl, #0
   16bbc:	bne	16bdc <fputs@plt+0x5828>
   16bc0:	ldr	r0, [r4, #4]
   16bc4:	bl	17868 <fputs@plt+0x64b4>
   16bc8:	mov	sl, #1
   16bcc:	cmp	r0, #101	; 0x65
   16bd0:	movne	r5, r0
   16bd4:	cmpne	r0, #0
   16bd8:	bne	16ef0 <fputs@plt+0x5b3c>
   16bdc:	ldmib	r4, {r0, r1}
   16be0:	add	r2, r1, #1
   16be4:	mov	r1, #1
   16be8:	bl	1788c <fputs@plt+0x64d8>
   16bec:	mov	r5, r0
   16bf0:	cmp	r0, #0
   16bf4:	bne	16ef0 <fputs@plt+0x5b3c>
   16bf8:	ldr	r0, [r4]
   16bfc:	cmp	r0, #0
   16c00:	blne	178e8 <fputs@plt+0x6534>
   16c04:	ldr	r0, [sp, #12]
   16c08:	cmp	r0, #5
   16c0c:	bne	16c28 <fputs@plt+0x5874>
   16c10:	ldr	r0, [r4, #4]
   16c14:	mov	r1, #2
   16c18:	bl	1794c <fputs@plt+0x6598>
   16c1c:	mov	r5, r0
   16c20:	cmp	r0, #0
   16c24:	bne	16ef0 <fputs@plt+0x5b3c>
   16c28:	ldr	r0, [sp, #28]
   16c2c:	ldr	r6, [sp, #16]
   16c30:	cmp	r0, r6
   16c34:	bge	16ea8 <fputs@plt+0x5af4>
   16c38:	movw	r9, #37800	; 0x93a8
   16c3c:	movt	r9, #9
   16c40:	ldr	r2, [r9]
   16c44:	str	r2, [sp, #36]	; 0x24
   16c48:	mov	r5, r0
   16c4c:	ldr	r0, [r4, #4]
   16c50:	ldr	r0, [r0, #4]
   16c54:	ldr	r8, [r0, #32]
   16c58:	ldr	r7, [sp, #20]
   16c5c:	mov	r0, r7
   16c60:	bl	179f4 <fputs@plt+0x6640>
   16c64:	str	r0, [sp, #32]
   16c68:	sub	r1, fp, #32
   16c6c:	mov	r0, r7
   16c70:	bl	179fc <fputs@plt+0x6648>
   16c74:	sdiv	r0, r6, r5
   16c78:	add	r1, sl, r0
   16c7c:	sub	r1, r1, #1
   16c80:	sdiv	r7, r1, r0
   16c84:	ldr	r0, [sp, #36]	; 0x24
   16c88:	udiv	r0, r0, r8
   16c8c:	add	r0, r0, #1
   16c90:	cmp	r7, r0
   16c94:	subeq	r7, r7, #1
   16c98:	smull	sl, r8, sl, r5
   16c9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16ca0:	cmp	r7, r0
   16ca4:	str	r8, [sp, #12]
   16ca8:	str	sl, [sp, #8]
   16cac:	bhi	16d38 <fputs@plt+0x5984>
   16cb0:	mov	r5, #0
   16cb4:	ldr	sl, [fp, #-32]	; 0xffffffe0
   16cb8:	sub	r8, fp, #36	; 0x24
   16cbc:	ldr	r0, [r9]
   16cc0:	ldr	r1, [r4, #4]
   16cc4:	ldr	r1, [r1, #4]
   16cc8:	ldr	r1, [r1, #32]
   16ccc:	udiv	r0, r0, r1
   16cd0:	add	r0, r0, #1
   16cd4:	cmp	r7, r0
   16cd8:	beq	16d14 <fputs@plt+0x5960>
   16cdc:	ldr	r0, [sp, #20]
   16ce0:	mov	r1, r7
   16ce4:	mov	r2, r8
   16ce8:	mov	r3, #0
   16cec:	bl	172c0 <fputs@plt+0x5f0c>
   16cf0:	mov	r5, r0
   16cf4:	cmp	r0, #0
   16cf8:	bne	16d14 <fputs@plt+0x5960>
   16cfc:	ldr	r6, [fp, #-36]	; 0xffffffdc
   16d00:	mov	r0, r6
   16d04:	bl	17a08 <fputs@plt+0x6654>
   16d08:	mov	r5, r0
   16d0c:	mov	r0, r6
   16d10:	bl	1782c <fputs@plt+0x6478>
   16d14:	add	r7, r7, #1
   16d18:	cmp	r7, sl
   16d1c:	bhi	16d28 <fputs@plt+0x5974>
   16d20:	cmp	r5, #0
   16d24:	beq	16cbc <fputs@plt+0x5908>
   16d28:	cmp	r5, #0
   16d2c:	ldr	r8, [sp, #12]
   16d30:	ldr	sl, [sp, #8]
   16d34:	bne	16d4c <fputs@plt+0x5998>
   16d38:	ldr	r0, [sp, #20]
   16d3c:	mov	r1, #0
   16d40:	mov	r2, #1
   16d44:	bl	17a70 <fputs@plt+0x66bc>
   16d48:	mov	r5, r0
   16d4c:	ldr	r0, [r9]
   16d50:	ldr	r1, [sp, #16]
   16d54:	add	r6, r0, r1
   16d58:	mov	r1, #0
   16d5c:	subs	r2, r6, sl
   16d60:	rscs	r2, r8, r6, asr #31
   16d64:	movwlt	r1, #1
   16d68:	cmp	r1, #0
   16d6c:	mov	r2, r8
   16d70:	asrne	r2, r6, #31
   16d74:	moveq	r6, sl
   16d78:	ldr	r1, [sp, #28]
   16d7c:	add	r7, r0, r1
   16d80:	clz	r0, r5
   16d84:	lsr	r0, r0, #5
   16d88:	subs	r1, r7, r6
   16d8c:	str	r2, [sp, #36]	; 0x24
   16d90:	rscs	r1, r2, r7, asr #31
   16d94:	bge	16e3c <fputs@plt+0x5a88>
   16d98:	cmp	r5, #0
   16d9c:	bne	16e3c <fputs@plt+0x5a88>
   16da0:	asr	r8, r7, #31
   16da4:	ldr	r0, [sp, #28]
   16da8:	asr	r9, r0, #31
   16dac:	ldr	sl, [sp, #28]
   16db0:	mov	r0, #0
   16db4:	str	r0, [fp, #-36]	; 0xffffffdc
   16db8:	mov	r0, r7
   16dbc:	mov	r1, r8
   16dc0:	mov	r2, sl
   16dc4:	mov	r3, r9
   16dc8:	bl	7da58 <fputs@plt+0x6c6a4>
   16dcc:	add	r1, r0, #1
   16dd0:	ldr	r0, [sp, #40]	; 0x28
   16dd4:	sub	r2, fp, #36	; 0x24
   16dd8:	mov	r3, #0
   16ddc:	bl	172c0 <fputs@plt+0x5f0c>
   16de0:	mov	r5, r0
   16de4:	cmp	r0, #0
   16de8:	bne	16e0c <fputs@plt+0x5a58>
   16dec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16df0:	bl	17824 <fputs@plt+0x6470>
   16df4:	mov	r1, r0
   16df8:	stm	sp, {r7, r8}
   16dfc:	ldr	r0, [sp, #32]
   16e00:	mov	r2, sl
   16e04:	bl	17c34 <fputs@plt+0x6880>
   16e08:	mov	r5, r0
   16e0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16e10:	bl	1782c <fputs@plt+0x6478>
   16e14:	adds	r7, r7, sl
   16e18:	adc	r8, r8, sl, asr #31
   16e1c:	clz	r0, r5
   16e20:	lsr	r0, r0, #5
   16e24:	subs	r1, r7, r6
   16e28:	ldr	r1, [sp, #36]	; 0x24
   16e2c:	sbcs	r1, r8, r1
   16e30:	bge	16e3c <fputs@plt+0x5a88>
   16e34:	cmp	r5, #0
   16e38:	beq	16db0 <fputs@plt+0x59fc>
   16e3c:	cmp	r0, #0
   16e40:	beq	16ed0 <fputs@plt+0x5b1c>
   16e44:	ldr	r0, [sp, #32]
   16e48:	ldr	r2, [sp, #8]
   16e4c:	ldr	r3, [sp, #12]
   16e50:	bl	17c40 <fputs@plt+0x688c>
   16e54:	mov	r5, r0
   16e58:	cmp	r0, #0
   16e5c:	bne	16ed0 <fputs@plt+0x5b1c>
   16e60:	ldr	r0, [sp, #20]
   16e64:	mov	r1, #0
   16e68:	bl	17c90 <fputs@plt+0x68dc>
   16e6c:	b	16ecc <fputs@plt+0x5b18>
   16e70:	ldr	r0, [r4, #40]	; 0x28
   16e74:	mov	r5, #0
   16e78:	cmp	r0, #0
   16e7c:	bne	16ef0 <fputs@plt+0x5b3c>
   16e80:	mov	r0, r4
   16e84:	bl	17838 <fputs@plt+0x6484>
   16e88:	b	16ef0 <fputs@plt+0x5b3c>
   16e8c:	mov	r0, #1
   16e90:	str	r0, [r4, #12]
   16e94:	ldr	r0, [r4, #4]
   16e98:	add	r2, r4, #8
   16e9c:	mov	r1, #1
   16ea0:	bl	1723c <fputs@plt+0x5e88>
   16ea4:	b	16a1c <fputs@plt+0x5668>
   16ea8:	sdiv	r0, r0, r6
   16eac:	mul	r1, r0, sl
   16eb0:	ldr	r5, [sp, #20]
   16eb4:	mov	r0, r5
   16eb8:	bl	17ce8 <fputs@plt+0x6934>
   16ebc:	mov	r0, r5
   16ec0:	mov	r1, #0
   16ec4:	mov	r2, #0
   16ec8:	bl	17a70 <fputs@plt+0x66bc>
   16ecc:	mov	r5, r0
   16ed0:	cmp	r5, #0
   16ed4:	bne	16ef0 <fputs@plt+0x5b3c>
   16ed8:	ldr	r0, [r4, #4]
   16edc:	mov	r1, #0
   16ee0:	bl	17cf0 <fputs@plt+0x693c>
   16ee4:	mov	r5, r0
   16ee8:	cmp	r0, #0
   16eec:	movweq	r5, #101	; 0x65
   16ef0:	ldr	r0, [sp, #24]
   16ef4:	cmp	r0, #0
   16ef8:	beq	16f14 <fputs@plt+0x5b60>
   16efc:	ldr	r0, [r4, #24]
   16f00:	mov	r1, #0
   16f04:	bl	17d6c <fputs@plt+0x69b8>
   16f08:	ldr	r0, [r4, #24]
   16f0c:	mov	r1, #0
   16f10:	bl	17cf0 <fputs@plt+0x693c>
   16f14:	movw	r0, #3082	; 0xc0a
   16f18:	cmp	r5, r0
   16f1c:	movweq	r5, #7
   16f20:	str	r5, [r4, #28]
   16f24:	mov	r0, r5
   16f28:	sub	sp, fp, #28
   16f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f30:	ldr	r1, [r0]
   16f34:	ldr	r0, [r0, #4]
   16f38:	str	r1, [r0, #4]
   16f3c:	bx	lr
   16f40:	mov	r1, r0
   16f44:	mov	r0, #0
   16f48:	cmp	r1, #0
   16f4c:	cmpne	r1, #5
   16f50:	bne	16f58 <fputs@plt+0x5ba4>
   16f54:	bx	lr
   16f58:	subs	r0, r1, #6
   16f5c:	movwne	r0, #1
   16f60:	bx	lr
   16f64:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16f68:	add	fp, sp, #24
   16f6c:	mov	r9, r1
   16f70:	mov	r4, r0
   16f74:	ldr	r5, [r0, #4]
   16f78:	bl	16f30 <fputs@plt+0x5b7c>
   16f7c:	ldrb	r0, [r4, #8]
   16f80:	mov	r7, #0
   16f84:	cmp	r0, #2
   16f88:	bne	16fb0 <fputs@plt+0x5bfc>
   16f8c:	cmp	r9, #0
   16f90:	beq	1720c <fputs@plt+0x5e58>
   16f94:	cmp	r7, #0
   16f98:	bne	1720c <fputs@plt+0x5e58>
   16f9c:	ldr	r0, [r5]
   16fa0:	ldr	r1, [r4]
   16fa4:	ldr	r1, [r1, #432]	; 0x1b0
   16fa8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   16fac:	b	2bbfc <fputs@plt+0x1a848>
   16fb0:	cmp	r9, #0
   16fb4:	moveq	r7, #0
   16fb8:	cmpeq	r0, #1
   16fbc:	beq	1720c <fputs@plt+0x5e58>
   16fc0:	ldrh	r0, [r5, #22]
   16fc4:	cmp	r9, #0
   16fc8:	beq	16fd8 <fputs@plt+0x5c24>
   16fcc:	ands	r1, r0, #1
   16fd0:	mov	r7, #8
   16fd4:	bne	1720c <fputs@plt+0x5e58>
   16fd8:	cmp	r9, #0
   16fdc:	beq	17028 <fputs@plt+0x5c74>
   16fe0:	tst	r0, #64	; 0x40
   16fe4:	bne	17030 <fputs@plt+0x5c7c>
   16fe8:	ldrb	r0, [r5, #20]
   16fec:	cmp	r0, #2
   16ff0:	beq	17030 <fputs@plt+0x5c7c>
   16ff4:	cmp	r9, #2
   16ff8:	blt	17044 <fputs@plt+0x5c90>
   16ffc:	ldr	r0, [r5, #72]	; 0x48
   17000:	cmp	r0, #0
   17004:	bne	17018 <fputs@plt+0x5c64>
   17008:	b	17044 <fputs@plt+0x5c90>
   1700c:	ldr	r0, [r0, #12]
   17010:	cmp	r0, #0
   17014:	beq	17044 <fputs@plt+0x5c90>
   17018:	ldr	r1, [r0]
   1701c:	cmp	r1, r4
   17020:	beq	1700c <fputs@plt+0x5c58>
   17024:	b	17034 <fputs@plt+0x5c80>
   17028:	tst	r0, #64	; 0x40
   1702c:	beq	17044 <fputs@plt+0x5c90>
   17030:	ldr	r1, [r5, #76]	; 0x4c
   17034:	ldr	r0, [r1]
   17038:	movw	r7, #262	; 0x106
   1703c:	cmp	r0, #0
   17040:	bne	1720c <fputs@plt+0x5e58>
   17044:	mov	r0, r4
   17048:	mov	r1, #1
   1704c:	mov	r2, #1
   17050:	bl	2b6a4 <fputs@plt+0x1a2f0>
   17054:	mov	r7, r0
   17058:	cmp	r0, #0
   1705c:	bne	1720c <fputs@plt+0x5e58>
   17060:	ldrh	r0, [r5, #22]
   17064:	movw	r1, #65527	; 0xfff7
   17068:	and	r1, r0, r1
   1706c:	strh	r1, [r5, #22]
   17070:	ldr	r1, [r5, #44]	; 0x2c
   17074:	cmp	r1, #0
   17078:	orreq	r0, r0, #8
   1707c:	strheq	r0, [r5, #22]
   17080:	mov	r7, #0
   17084:	cmp	r9, #1
   17088:	mov	r8, #0
   1708c:	movwgt	r8, #1
   17090:	ldr	r0, [r5, #12]
   17094:	cmp	r0, #0
   17098:	bne	170bc <fputs@plt+0x5d08>
   1709c:	mov	r0, r5
   170a0:	bl	2b744 <fputs@plt+0x1a390>
   170a4:	cmp	r0, #0
   170a8:	bne	17120 <fputs@plt+0x5d6c>
   170ac:	ldr	r0, [r5, #12]
   170b0:	cmp	r0, #0
   170b4:	beq	1709c <fputs@plt+0x5ce8>
   170b8:	mov	r7, #0
   170bc:	cmp	r9, #0
   170c0:	beq	17110 <fputs@plt+0x5d5c>
   170c4:	cmp	r7, #0
   170c8:	bne	17110 <fputs@plt+0x5d5c>
   170cc:	ldrb	r0, [r5, #22]
   170d0:	mov	r7, #8
   170d4:	tst	r0, #1
   170d8:	bne	17124 <fputs@plt+0x5d70>
   170dc:	ldr	r7, [r5]
   170e0:	ldr	r0, [r4]
   170e4:	bl	23dc0 <fputs@plt+0x12a0c>
   170e8:	mov	r2, r0
   170ec:	mov	r0, r7
   170f0:	mov	r1, r8
   170f4:	bl	2b9f4 <fputs@plt+0x1a640>
   170f8:	mov	r7, r0
   170fc:	cmp	r0, #0
   17100:	bne	17124 <fputs@plt+0x5d70>
   17104:	mov	r0, r5
   17108:	bl	2bad8 <fputs@plt+0x1a724>
   1710c:	mov	r7, r0
   17110:	mov	r6, #0
   17114:	cmp	r7, #0
   17118:	bne	1712c <fputs@plt+0x5d78>
   1711c:	b	17234 <fputs@plt+0x5e80>
   17120:	mov	r7, r0
   17124:	clz	r0, r7
   17128:	lsr	r6, r0, #5
   1712c:	mov	r0, r5
   17130:	bl	2bbd0 <fputs@plt+0x1a81c>
   17134:	uxtb	r0, r7
   17138:	cmp	r0, #5
   1713c:	ldrbeq	r0, [r5, #20]
   17140:	cmpeq	r0, #0
   17144:	bne	17158 <fputs@plt+0x5da4>
   17148:	mov	r0, r5
   1714c:	bl	244c8 <fputs@plt+0x13114>
   17150:	cmp	r0, #0
   17154:	bne	17090 <fputs@plt+0x5cdc>
   17158:	cmp	r6, #0
   1715c:	beq	1720c <fputs@plt+0x5e58>
   17160:	ldrb	r0, [r4, #8]
   17164:	cmp	r0, #0
   17168:	bne	1719c <fputs@plt+0x5de8>
   1716c:	ldr	r0, [r5, #40]	; 0x28
   17170:	add	r0, r0, #1
   17174:	str	r0, [r5, #40]	; 0x28
   17178:	ldrb	r0, [r4, #9]
   1717c:	cmp	r0, #0
   17180:	beq	1719c <fputs@plt+0x5de8>
   17184:	mov	r0, #1
   17188:	strb	r0, [r4, #40]	; 0x28
   1718c:	ldr	r0, [r5, #72]	; 0x48
   17190:	str	r0, [r4, #44]	; 0x2c
   17194:	add	r0, r4, #32
   17198:	str	r0, [r5, #72]	; 0x48
   1719c:	mov	r0, #1
   171a0:	cmp	r9, #0
   171a4:	movwne	r0, #2
   171a8:	strb	r0, [r4, #8]
   171ac:	ldrb	r1, [r5, #20]
   171b0:	cmp	r0, r1
   171b4:	strbhi	r0, [r5, #20]
   171b8:	cmp	r9, #0
   171bc:	beq	1720c <fputs@plt+0x5e58>
   171c0:	str	r4, [r5, #76]	; 0x4c
   171c4:	ldrh	r0, [r5, #22]
   171c8:	movw	r1, #65503	; 0xffdf
   171cc:	and	r1, r0, r1
   171d0:	cmp	r9, #1
   171d4:	orrgt	r1, r0, #32
   171d8:	strh	r1, [r5, #22]
   171dc:	ldr	r8, [r5, #12]
   171e0:	ldr	r6, [r5, #44]	; 0x2c
   171e4:	ldr	r0, [r8, #56]	; 0x38
   171e8:	add	r0, r0, #28
   171ec:	bl	244dc <fputs@plt+0x13128>
   171f0:	cmp	r6, r0
   171f4:	beq	16f8c <fputs@plt+0x5bd8>
   171f8:	ldr	r0, [r8, #72]	; 0x48
   171fc:	bl	17a08 <fputs@plt+0x6654>
   17200:	mov	r7, r0
   17204:	cmp	r0, #0
   17208:	beq	17214 <fputs@plt+0x5e60>
   1720c:	mov	r0, r7
   17210:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17214:	ldr	r1, [r5, #44]	; 0x2c
   17218:	ldr	r0, [r8, #56]	; 0x38
   1721c:	add	r0, r0, #28
   17220:	bl	25704 <fputs@plt+0x14350>
   17224:	mov	r7, #0
   17228:	cmp	r9, #0
   1722c:	bne	16f94 <fputs@plt+0x5be0>
   17230:	b	1720c <fputs@plt+0x5e58>
   17234:	mov	r7, #0
   17238:	b	17160 <fputs@plt+0x5dac>
   1723c:	push	{r4, r5, r6, r7, fp, lr}
   17240:	add	fp, sp, #16
   17244:	mov	r4, r2
   17248:	mov	r6, r1
   1724c:	mov	r5, r0
   17250:	ldr	r7, [r0, #4]
   17254:	bl	16f30 <fputs@plt+0x5b7c>
   17258:	cmp	r6, #15
   1725c:	bne	17278 <fputs@plt+0x5ec4>
   17260:	ldr	r0, [r7]
   17264:	bl	2c8fc <fputs@plt+0x1b548>
   17268:	ldr	r1, [r5, #20]
   1726c:	add	r0, r1, r0
   17270:	str	r0, [r4]
   17274:	pop	{r4, r5, r6, r7, fp, pc}
   17278:	ldr	r0, [r7, #12]
   1727c:	ldr	r0, [r0, #56]	; 0x38
   17280:	add	r0, r0, r6, lsl #2
   17284:	add	r0, r0, #36	; 0x24
   17288:	bl	244dc <fputs@plt+0x13128>
   1728c:	str	r0, [r4]
   17290:	pop	{r4, r5, r6, r7, fp, pc}
   17294:	ldrb	r0, [r0, #8]
   17298:	cmp	r0, #0
   1729c:	movwne	r0, #1
   172a0:	bx	lr
   172a4:	ldr	r0, [r0, #4]
   172a8:	ldr	r0, [r0, #32]
   172ac:	bx	lr
   172b0:	ldrb	r0, [r0, #5]
   172b4:	bx	lr
   172b8:	ldr	r0, [r0, #4]
   172bc:	b	2c904 <fputs@plt+0x1b550>
   172c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   172c4:	add	fp, sp, #28
   172c8:	sub	sp, sp, #20
   172cc:	mov	r9, r3
   172d0:	mov	r8, r2
   172d4:	mov	r6, r1
   172d8:	mov	r4, r0
   172dc:	mov	r7, #0
   172e0:	str	r7, [sp, #16]
   172e4:	str	r7, [sp, #12]
   172e8:	cmp	r1, #2
   172ec:	bcc	17310 <fputs@plt+0x5f5c>
   172f0:	ldrb	r0, [r4, #23]
   172f4:	cmp	r0, #0
   172f8:	beq	17318 <fputs@plt+0x5f64>
   172fc:	ldrb	r0, [r4, #17]
   17300:	mov	r7, #1
   17304:	cmp	r0, #1
   17308:	ubfxne	r7, r9, #1, #1
   1730c:	b	17318 <fputs@plt+0x5f64>
   17310:	cmp	r6, #0
   17314:	beq	173e8 <fputs@plt+0x6034>
   17318:	ldr	r5, [r4, #44]	; 0x2c
   1731c:	cmp	r5, #0
   17320:	beq	17330 <fputs@plt+0x5f7c>
   17324:	mov	r0, #0
   17328:	str	r0, [sp, #16]
   1732c:	b	17548 <fputs@plt+0x6194>
   17330:	cmp	r7, #0
   17334:	beq	17460 <fputs@plt+0x60ac>
   17338:	mov	r0, r4
   1733c:	bl	24a54 <fputs@plt+0x136a0>
   17340:	cmp	r0, #0
   17344:	beq	17364 <fputs@plt+0x5fb0>
   17348:	ldr	r0, [r4, #216]	; 0xd8
   1734c:	add	r2, sp, #12
   17350:	mov	r1, r6
   17354:	bl	260b8 <fputs@plt+0x14d04>
   17358:	mov	r5, r0
   1735c:	cmp	r0, #0
   17360:	bne	17538 <fputs@plt+0x6184>
   17364:	eor	r0, r7, #1
   17368:	ldr	r1, [sp, #12]
   1736c:	cmp	r1, #0
   17370:	movwne	r1, #1
   17374:	orrs	r0, r0, r1
   17378:	bne	17460 <fputs@plt+0x60ac>
   1737c:	mov	r0, #0
   17380:	str	r0, [sp, #8]
   17384:	ldr	r0, [r4, #64]	; 0x40
   17388:	ldr	r1, [r4, #160]	; 0xa0
   1738c:	add	r2, sp, #8
   17390:	stm	sp, {r1, r2}
   17394:	sub	sl, r6, #1
   17398:	umull	r2, r3, r1, sl
   1739c:	asr	r1, r1, #31
   173a0:	mla	r3, r1, sl, r3
   173a4:	bl	2c90c <fputs@plt+0x1b558>
   173a8:	mov	r5, r0
   173ac:	cmp	r0, #0
   173b0:	bne	17458 <fputs@plt+0x60a4>
   173b4:	ldr	r0, [sp, #8]
   173b8:	cmp	r0, #0
   173bc:	beq	17458 <fputs@plt+0x60a4>
   173c0:	ldrb	r0, [r4, #17]
   173c4:	cmp	r0, #2
   173c8:	bcc	173f8 <fputs@plt+0x6044>
   173cc:	mov	r0, r4
   173d0:	mov	r1, r6
   173d4:	bl	2aa14 <fputs@plt+0x19660>
   173d8:	str	r0, [sp, #16]
   173dc:	cmp	r0, #0
   173e0:	bne	17404 <fputs@plt+0x6050>
   173e4:	b	1742c <fputs@plt+0x6078>
   173e8:	movw	r0, #49316	; 0xc0a4
   173ec:	bl	27378 <fputs@plt+0x15fc4>
   173f0:	mov	r5, r0
   173f4:	b	17558 <fputs@plt+0x61a4>
   173f8:	ldr	r0, [sp, #16]
   173fc:	cmp	r0, #0
   17400:	beq	1742c <fputs@plt+0x6078>
   17404:	ldr	r0, [r4, #64]	; 0x40
   17408:	ldr	r1, [r4, #160]	; 0xa0
   1740c:	ldr	r2, [sp, #8]
   17410:	str	r2, [sp]
   17414:	umull	r2, r3, r1, sl
   17418:	asr	r1, r1, #31
   1741c:	mla	r3, r1, sl, r3
   17420:	bl	28be0 <fputs@plt+0x1782c>
   17424:	mov	r5, #0
   17428:	b	17444 <fputs@plt+0x6090>
   1742c:	ldr	r2, [sp, #8]
   17430:	add	r3, sp, #16
   17434:	mov	r0, r4
   17438:	mov	r1, r6
   1743c:	bl	2c918 <fputs@plt+0x1b564>
   17440:	mov	r5, r0
   17444:	ldr	r0, [sp, #16]
   17448:	cmp	r0, #0
   1744c:	beq	17458 <fputs@plt+0x60a4>
   17450:	str	r0, [r8]
   17454:	b	174bc <fputs@plt+0x6108>
   17458:	cmp	r5, #0
   1745c:	bne	17538 <fputs@plt+0x6184>
   17460:	ldr	r0, [r4, #212]	; 0xd4
   17464:	mov	r1, r6
   17468:	mov	r2, #3
   1746c:	bl	2ab90 <fputs@plt+0x197dc>
   17470:	str	r0, [sp, #8]
   17474:	cmp	r0, #0
   17478:	beq	174c4 <fputs@plt+0x6110>
   1747c:	and	sl, r9, #1
   17480:	ldr	r0, [r4, #212]	; 0xd4
   17484:	ldr	r2, [sp, #8]
   17488:	mov	r1, r6
   1748c:	bl	2abac <fputs@plt+0x197f8>
   17490:	mov	r9, r0
   17494:	str	r0, [r8]
   17498:	str	r0, [sp, #16]
   1749c:	cmp	sl, #0
   174a0:	bne	17500 <fputs@plt+0x614c>
   174a4:	ldr	r0, [r9, #16]
   174a8:	cmp	r0, #0
   174ac:	beq	17500 <fputs@plt+0x614c>
   174b0:	ldr	r0, [r4, #192]	; 0xc0
   174b4:	add	r0, r0, #1
   174b8:	str	r0, [r4, #192]	; 0xc0
   174bc:	mov	r5, #0
   174c0:	b	17558 <fputs@plt+0x61a4>
   174c4:	ldr	r0, [r4, #212]	; 0xd4
   174c8:	add	r2, sp, #8
   174cc:	mov	r1, r6
   174d0:	bl	2c9ec <fputs@plt+0x1b638>
   174d4:	mov	r5, r0
   174d8:	cmp	r0, #0
   174dc:	bne	17538 <fputs@plt+0x6184>
   174e0:	ldr	r0, [sp, #8]
   174e4:	cmp	r0, #0
   174e8:	bne	1747c <fputs@plt+0x60c8>
   174ec:	mov	r0, #0
   174f0:	str	r0, [r8]
   174f4:	str	r0, [sp, #16]
   174f8:	mov	r5, #7
   174fc:	b	17538 <fputs@plt+0x6184>
   17500:	str	r4, [r9, #16]
   17504:	cmp	r6, #0
   17508:	blt	1752c <fputs@plt+0x6178>
   1750c:	ldr	r0, [r4, #160]	; 0xa0
   17510:	movw	r1, #37800	; 0x93a8
   17514:	movt	r1, #9
   17518:	ldr	r1, [r1]
   1751c:	sdiv	r0, r1, r0
   17520:	add	r0, r0, #1
   17524:	cmp	r0, r6
   17528:	bne	17564 <fputs@plt+0x61b0>
   1752c:	movw	r0, #49405	; 0xc0fd
   17530:	bl	27378 <fputs@plt+0x15fc4>
   17534:	mov	r5, r0
   17538:	ldr	r0, [sp, #16]
   1753c:	cmp	r0, #0
   17540:	beq	17548 <fputs@plt+0x6194>
   17544:	bl	2aa50 <fputs@plt+0x1969c>
   17548:	mov	r0, r4
   1754c:	bl	2ad5c <fputs@plt+0x199a8>
   17550:	mov	r0, #0
   17554:	str	r0, [r8]
   17558:	mov	r0, r5
   1755c:	sub	sp, fp, #28
   17560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17564:	ldrb	r0, [r4, #16]
   17568:	cmp	r0, #0
   1756c:	cmpeq	sl, #0
   17570:	beq	175d0 <fputs@plt+0x621c>
   17574:	ldr	r0, [r4, #164]	; 0xa4
   17578:	mov	r5, #13
   1757c:	cmp	r0, r6
   17580:	bcc	17538 <fputs@plt+0x6184>
   17584:	cmp	sl, #0
   17588:	beq	175b8 <fputs@plt+0x6204>
   1758c:	bl	27514 <fputs@plt+0x16160>
   17590:	ldr	r0, [r4, #32]
   17594:	cmp	r0, r6
   17598:	bcc	175a8 <fputs@plt+0x61f4>
   1759c:	ldr	r0, [r4, #60]	; 0x3c
   175a0:	mov	r1, r6
   175a4:	bl	25724 <fputs@plt+0x14370>
   175a8:	mov	r0, r4
   175ac:	mov	r1, r6
   175b0:	bl	251ac <fputs@plt+0x13df8>
   175b4:	bl	27538 <fputs@plt+0x16184>
   175b8:	ldr	r2, [r4, #160]	; 0xa0
   175bc:	ldr	r0, [r9, #4]
   175c0:	mov	r5, #0
   175c4:	mov	r1, #0
   175c8:	bl	11174 <memset@plt>
   175cc:	b	17558 <fputs@plt+0x61a4>
   175d0:	ldr	r0, [r4, #28]
   175d4:	cmp	r0, r6
   175d8:	bcc	17574 <fputs@plt+0x61c0>
   175dc:	ldr	r0, [r4, #64]	; 0x40
   175e0:	ldr	r0, [r0]
   175e4:	cmp	r0, #0
   175e8:	beq	17574 <fputs@plt+0x61c0>
   175ec:	mov	r0, r4
   175f0:	bl	24a54 <fputs@plt+0x136a0>
   175f4:	cmp	r0, #0
   175f8:	eorsne	r0, r7, #1
   175fc:	bne	17628 <fputs@plt+0x6274>
   17600:	ldr	r0, [r4, #196]	; 0xc4
   17604:	add	r0, r0, #1
   17608:	str	r0, [r4, #196]	; 0xc4
   1760c:	ldr	r1, [sp, #12]
   17610:	mov	r0, r9
   17614:	bl	2aaa4 <fputs@plt+0x196f0>
   17618:	mov	r5, r0
   1761c:	cmp	r0, #0
   17620:	bne	17538 <fputs@plt+0x6184>
   17624:	b	174bc <fputs@plt+0x6108>
   17628:	ldr	r0, [r4, #216]	; 0xd8
   1762c:	add	r2, sp, #12
   17630:	mov	r1, r6
   17634:	bl	260b8 <fputs@plt+0x14d04>
   17638:	mov	r5, r0
   1763c:	cmp	r0, #0
   17640:	bne	17538 <fputs@plt+0x6184>
   17644:	b	17600 <fputs@plt+0x624c>
   17648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1764c:	add	fp, sp, #28
   17650:	sub	sp, sp, #44	; 0x2c
   17654:	str	r3, [sp, #12]
   17658:	str	r2, [sp, #8]
   1765c:	mov	r8, r1
   17660:	mov	r6, r0
   17664:	ldr	r4, [r0, #4]
   17668:	mov	r0, r4
   1766c:	bl	13a0c <fputs@plt+0x2658>
   17670:	str	r0, [sp, #28]
   17674:	ldr	r0, [r6, #24]
   17678:	bl	172a4 <fputs@plt+0x5ef0>
   1767c:	mov	r7, r0
   17680:	mov	r0, r4
   17684:	bl	172a4 <fputs@plt+0x5ef0>
   17688:	mov	r5, r0
   1768c:	cmp	r7, r0
   17690:	movlt	r0, r7
   17694:	str	r0, [sp, #4]
   17698:	mov	r4, #0
   1769c:	str	r7, [sp, #20]
   176a0:	cmp	r7, r5
   176a4:	beq	176bc <fputs@plt+0x6308>
   176a8:	ldr	r0, [sp, #28]
   176ac:	bl	2cadc <fputs@plt+0x1b728>
   176b0:	mov	r4, r0
   176b4:	cmp	r0, #0
   176b8:	movwne	r4, #8
   176bc:	ldr	r0, [sp, #20]
   176c0:	cmp	r0, #1
   176c4:	blt	17818 <fputs@plt+0x6464>
   176c8:	cmp	r4, #0
   176cc:	bne	17818 <fputs@plt+0x6464>
   176d0:	ldr	r1, [sp, #20]
   176d4:	asr	r2, r1, #31
   176d8:	umull	sl, r0, r1, r8
   176dc:	str	r2, [sp]
   176e0:	mla	r0, r2, r8, r0
   176e4:	subs	r9, sl, r1
   176e8:	str	r0, [sp, #36]	; 0x24
   176ec:	sbc	r8, r0, r1, asr #31
   176f0:	asr	r0, r5, #31
   176f4:	str	r0, [sp, #32]
   176f8:	mov	r0, #0
   176fc:	str	r0, [fp, #-32]	; 0xffffffe0
   17700:	mov	r0, r9
   17704:	mov	r1, r8
   17708:	mov	r2, r5
   1770c:	ldr	r3, [sp, #32]
   17710:	bl	7da58 <fputs@plt+0x6c6a4>
   17714:	mov	r7, r0
   17718:	movw	r0, #37800	; 0x93a8
   1771c:	movt	r0, #9
   17720:	ldr	r0, [r0]
   17724:	ldr	r1, [r6, #4]
   17728:	ldr	r1, [r1, #4]
   1772c:	ldr	r1, [r1, #32]
   17730:	udiv	r0, r0, r1
   17734:	cmp	r0, r7
   17738:	mov	r4, #0
   1773c:	beq	177f8 <fputs@plt+0x6444>
   17740:	add	r1, r7, #1
   17744:	ldr	r0, [sp, #28]
   17748:	sub	r2, fp, #32
   1774c:	mov	r3, #0
   17750:	bl	172c0 <fputs@plt+0x5f0c>
   17754:	mov	r4, r0
   17758:	cmp	r0, #0
   1775c:	bne	177f0 <fputs@plt+0x643c>
   17760:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17764:	str	r0, [sp, #24]
   17768:	bl	17a08 <fputs@plt+0x6654>
   1776c:	mov	r4, r0
   17770:	cmp	r0, #0
   17774:	bne	177f0 <fputs@plt+0x643c>
   17778:	mov	r0, r9
   1777c:	mov	r1, r8
   17780:	ldr	r2, [sp, #20]
   17784:	ldr	r3, [sp]
   17788:	bl	7da58 <fputs@plt+0x6c6a4>
   1778c:	ldr	r0, [sp, #8]
   17790:	add	r0, r0, r2
   17794:	str	r0, [sp, #16]
   17798:	mls	r7, r7, r5, r9
   1779c:	ldr	r4, [sp, #24]
   177a0:	mov	r0, r4
   177a4:	bl	17824 <fputs@plt+0x6470>
   177a8:	add	r7, r0, r7
   177ac:	mov	r0, r7
   177b0:	ldr	r1, [sp, #16]
   177b4:	ldr	r2, [sp, #4]
   177b8:	bl	1121c <memcpy@plt>
   177bc:	mov	r0, r4
   177c0:	bl	27b60 <fputs@plt+0x167ac>
   177c4:	mov	r4, #0
   177c8:	strb	r4, [r0]
   177cc:	ldr	r0, [sp, #12]
   177d0:	cmp	r0, #0
   177d4:	orrseq	r0, r9, r8
   177d8:	bne	177f0 <fputs@plt+0x643c>
   177dc:	ldr	r0, [r6, #24]
   177e0:	bl	172b8 <fputs@plt+0x5f04>
   177e4:	mov	r1, r0
   177e8:	add	r0, r7, #28
   177ec:	bl	25704 <fputs@plt+0x14350>
   177f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   177f4:	bl	1782c <fputs@plt+0x6478>
   177f8:	adds	r9, r9, r5
   177fc:	adc	r8, r8, r5, asr #31
   17800:	subs	r0, r9, sl
   17804:	ldr	r0, [sp, #36]	; 0x24
   17808:	sbcs	r0, r8, r0
   1780c:	bge	17818 <fputs@plt+0x6464>
   17810:	cmp	r4, #0
   17814:	beq	176f8 <fputs@plt+0x6344>
   17818:	mov	r0, r4
   1781c:	sub	sp, fp, #28
   17820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17824:	ldr	r0, [r0, #4]
   17828:	bx	lr
   1782c:	cmp	r0, #0
   17830:	bxeq	lr
   17834:	b	2ab60 <fputs@plt+0x197ac>
   17838:	push	{r4, sl, fp, lr}
   1783c:	add	fp, sp, #8
   17840:	mov	r4, r0
   17844:	ldr	r0, [r0, #24]
   17848:	bl	13a0c <fputs@plt+0x2658>
   1784c:	bl	17eb0 <fputs@plt+0x6afc>
   17850:	ldr	r1, [r0]
   17854:	str	r1, [r4, #44]	; 0x2c
   17858:	str	r4, [r0]
   1785c:	mov	r0, #1
   17860:	str	r0, [r4, #40]	; 0x28
   17864:	pop	{r4, sl, fp, pc}
   17868:	push	{r4, sl, fp, lr}
   1786c:	add	fp, sp, #8
   17870:	mov	r4, r0
   17874:	bl	16f30 <fputs@plt+0x5b7c>
   17878:	ldr	r0, [r4, #4]
   1787c:	mov	r1, #0
   17880:	str	r1, [r0, #44]	; 0x2c
   17884:	pop	{r4, sl, fp, lr}
   17888:	b	2bad8 <fputs@plt+0x1a724>
   1788c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17890:	add	fp, sp, #24
   17894:	mov	r8, r2
   17898:	mov	r5, r1
   1789c:	ldr	r7, [r0, #4]
   178a0:	bl	16f30 <fputs@plt+0x5b7c>
   178a4:	ldr	r0, [r7, #12]
   178a8:	ldr	r4, [r0, #56]	; 0x38
   178ac:	ldr	r0, [r0, #72]	; 0x48
   178b0:	bl	17a08 <fputs@plt+0x6654>
   178b4:	mov	r6, r0
   178b8:	cmp	r0, #0
   178bc:	beq	178c8 <fputs@plt+0x6514>
   178c0:	mov	r0, r6
   178c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   178c8:	add	r0, r4, r5, lsl #2
   178cc:	add	r0, r0, #36	; 0x24
   178d0:	mov	r1, r8
   178d4:	bl	25704 <fputs@plt+0x14350>
   178d8:	cmp	r5, #7
   178dc:	strbeq	r8, [r7, #18]
   178e0:	mov	r0, r6
   178e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   178e8:	push	{r4, r5, fp, lr}
   178ec:	add	fp, sp, #8
   178f0:	mov	r4, r0
   178f4:	bl	139c8 <fputs@plt+0x2614>
   178f8:	ldr	r0, [r4, #20]
   178fc:	cmp	r0, #1
   17900:	blt	1792c <fputs@plt+0x6578>
   17904:	mov	r5, #0
   17908:	ldr	r0, [r4, #16]
   1790c:	add	r0, r0, r5, lsl #4
   17910:	ldr	r0, [r0, #12]
   17914:	cmp	r0, #0
   17918:	blne	3d2a8 <fputs@plt+0x2bef4>
   1791c:	ldr	r0, [r4, #20]
   17920:	add	r5, r5, #1
   17924:	cmp	r5, r0
   17928:	blt	17908 <fputs@plt+0x6554>
   1792c:	ldr	r0, [r4, #24]
   17930:	bic	r0, r0, #2
   17934:	str	r0, [r4, #24]
   17938:	mov	r0, r4
   1793c:	bl	46bac <fputs@plt+0x357f8>
   17940:	mov	r0, r4
   17944:	pop	{r4, r5, fp, lr}
   17948:	b	46be8 <fputs@plt+0x35834>
   1794c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17950:	add	fp, sp, #24
   17954:	mov	r4, r1
   17958:	mov	r5, r0
   1795c:	ldr	r6, [r0, #4]
   17960:	ldrh	r0, [r6, #22]
   17964:	movw	r7, #65519	; 0xffef
   17968:	and	r1, r0, r7
   1796c:	cmp	r4, #1
   17970:	orreq	r1, r0, #16
   17974:	strh	r1, [r6, #22]
   17978:	mov	r0, r5
   1797c:	mov	r1, #0
   17980:	bl	16f64 <fputs@plt+0x5bb0>
   17984:	cmp	r0, #0
   17988:	bne	179e4 <fputs@plt+0x6630>
   1798c:	ldr	r0, [r6, #12]
   17990:	ldr	r8, [r0, #56]	; 0x38
   17994:	ldrb	r0, [r8, #18]
   17998:	uxtb	r1, r4
   1799c:	cmp	r0, r1
   179a0:	bne	179b4 <fputs@plt+0x6600>
   179a4:	ldrb	r2, [r8, #19]
   179a8:	mov	r0, #0
   179ac:	cmp	r2, r1
   179b0:	beq	179e4 <fputs@plt+0x6630>
   179b4:	mov	r0, r5
   179b8:	mov	r1, #2
   179bc:	bl	16f64 <fputs@plt+0x5bb0>
   179c0:	cmp	r0, #0
   179c4:	bne	179e4 <fputs@plt+0x6630>
   179c8:	ldr	r0, [r6, #12]
   179cc:	ldr	r0, [r0, #72]	; 0x48
   179d0:	bl	17a08 <fputs@plt+0x6654>
   179d4:	cmp	r0, #0
   179d8:	strbeq	r4, [r8, #19]
   179dc:	strbeq	r4, [r8, #18]
   179e0:	moveq	r0, #0
   179e4:	ldrh	r1, [r6, #22]
   179e8:	and	r1, r1, r7
   179ec:	strh	r1, [r6, #22]
   179f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   179f4:	ldr	r0, [r0, #64]	; 0x40
   179f8:	bx	lr
   179fc:	ldr	r0, [r0, #28]
   17a00:	str	r0, [r1]
   17a04:	bx	lr
   17a08:	ldr	r2, [r0, #16]
   17a0c:	ldr	r1, [r2, #44]	; 0x2c
   17a10:	cmp	r1, #0
   17a14:	beq	17a20 <fputs@plt+0x666c>
   17a18:	mov	r0, r1
   17a1c:	bx	lr
   17a20:	ldrb	r1, [r0, #24]
   17a24:	tst	r1, #4
   17a28:	beq	17a3c <fputs@plt+0x6688>
   17a2c:	ldr	r1, [r0, #20]
   17a30:	ldr	r3, [r2, #28]
   17a34:	cmp	r3, r1
   17a38:	bcs	17a54 <fputs@plt+0x66a0>
   17a3c:	ldr	r1, [r2, #156]	; 0x9c
   17a40:	ldr	r2, [r2, #160]	; 0xa0
   17a44:	cmp	r1, r2
   17a48:	bls	17a50 <fputs@plt+0x669c>
   17a4c:	b	2cae4 <fputs@plt+0x1b730>
   17a50:	b	2ccc4 <fputs@plt+0x1b910>
   17a54:	ldr	r1, [r2, #104]	; 0x68
   17a58:	cmp	r1, #0
   17a5c:	beq	17a64 <fputs@plt+0x66b0>
   17a60:	b	24a64 <fputs@plt+0x136b0>
   17a64:	mov	r1, #0
   17a68:	mov	r0, r1
   17a6c:	bx	lr
   17a70:	push	{r4, r5, r6, r7, fp, lr}
   17a74:	add	fp, sp, #16
   17a78:	sub	sp, sp, #8
   17a7c:	ldr	r7, [r0, #44]	; 0x2c
   17a80:	cmp	r7, #0
   17a84:	bne	17ac4 <fputs@plt+0x6710>
   17a88:	mov	r4, r0
   17a8c:	ldrb	r0, [r0, #17]
   17a90:	cmp	r0, #3
   17a94:	bcc	17ac0 <fputs@plt+0x670c>
   17a98:	ldrb	r0, [r4, #16]
   17a9c:	cmp	r0, #0
   17aa0:	beq	17ad0 <fputs@plt+0x671c>
   17aa4:	ldr	r0, [r4, #96]	; 0x60
   17aa8:	bl	28510 <fputs@plt+0x1715c>
   17aac:	mov	r0, r4
   17ab0:	bl	24a54 <fputs@plt+0x136a0>
   17ab4:	cmp	r0, #0
   17ab8:	moveq	r0, #5
   17abc:	strbeq	r0, [r4, #17]
   17ac0:	mov	r7, #0
   17ac4:	mov	r0, r7
   17ac8:	sub	sp, fp, #16
   17acc:	pop	{r4, r5, r6, r7, fp, pc}
   17ad0:	mov	r6, r2
   17ad4:	mov	r5, r1
   17ad8:	mov	r0, r4
   17adc:	bl	24a54 <fputs@plt+0x136a0>
   17ae0:	cmp	r0, #0
   17ae4:	beq	17b60 <fputs@plt+0x67ac>
   17ae8:	ldr	r0, [r4, #212]	; 0xd4
   17aec:	bl	2a99c <fputs@plt+0x195e8>
   17af0:	mov	r1, r0
   17af4:	mov	r5, #0
   17af8:	str	r5, [sp, #4]
   17afc:	cmp	r0, #0
   17b00:	bne	17b28 <fputs@plt+0x6774>
   17b04:	add	r2, sp, #4
   17b08:	mov	r0, r4
   17b0c:	mov	r1, #1
   17b10:	mov	r3, #0
   17b14:	bl	172c0 <fputs@plt+0x5f0c>
   17b18:	ldr	r1, [sp, #4]
   17b1c:	str	r5, [r1, #12]
   17b20:	cmp	r1, #0
   17b24:	beq	17b38 <fputs@plt+0x6784>
   17b28:	ldr	r2, [r4, #28]
   17b2c:	mov	r0, r4
   17b30:	mov	r3, #1
   17b34:	bl	24a8c <fputs@plt+0x136d8>
   17b38:	mov	r7, r0
   17b3c:	ldr	r0, [sp, #4]
   17b40:	bl	1782c <fputs@plt+0x6478>
   17b44:	cmp	r7, #0
   17b48:	bne	17b54 <fputs@plt+0x67a0>
   17b4c:	ldr	r0, [r4, #212]	; 0xd4
   17b50:	bl	2b5cc <fputs@plt+0x1a218>
   17b54:	cmp	r7, #0
   17b58:	bne	17ac4 <fputs@plt+0x6710>
   17b5c:	b	17aac <fputs@plt+0x66f8>
   17b60:	mov	r0, r4
   17b64:	bl	2d024 <fputs@plt+0x1bc70>
   17b68:	mov	r7, r0
   17b6c:	cmp	r0, #0
   17b70:	bne	17ac4 <fputs@plt+0x6710>
   17b74:	mov	r0, r4
   17b78:	mov	r1, r5
   17b7c:	bl	2d0ac <fputs@plt+0x1bcf8>
   17b80:	mov	r7, r0
   17b84:	cmp	r0, #0
   17b88:	bne	17ac4 <fputs@plt+0x6710>
   17b8c:	mov	r0, r4
   17b90:	mov	r1, #0
   17b94:	bl	24b84 <fputs@plt+0x137d0>
   17b98:	mov	r7, r0
   17b9c:	cmp	r0, #0
   17ba0:	bne	17ac4 <fputs@plt+0x6710>
   17ba4:	ldr	r0, [r4, #212]	; 0xd4
   17ba8:	bl	2a99c <fputs@plt+0x195e8>
   17bac:	mov	r1, r0
   17bb0:	mov	r0, r4
   17bb4:	bl	24d44 <fputs@plt+0x13990>
   17bb8:	mov	r7, r0
   17bbc:	cmp	r0, #0
   17bc0:	bne	17ac4 <fputs@plt+0x6710>
   17bc4:	ldr	r0, [r4, #212]	; 0xd4
   17bc8:	bl	2b5cc <fputs@plt+0x1a218>
   17bcc:	ldr	r1, [r4, #28]
   17bd0:	ldr	r0, [r4, #36]	; 0x24
   17bd4:	cmp	r1, r0
   17bd8:	bls	17c10 <fputs@plt+0x685c>
   17bdc:	ldr	r0, [r4, #160]	; 0xa0
   17be0:	movw	r2, #37800	; 0x93a8
   17be4:	movt	r2, #9
   17be8:	ldr	r2, [r2]
   17bec:	sdiv	r0, r2, r0
   17bf0:	add	r0, r0, #1
   17bf4:	cmp	r1, r0
   17bf8:	subeq	r1, r1, #1
   17bfc:	mov	r0, r4
   17c00:	bl	2b188 <fputs@plt+0x19dd4>
   17c04:	mov	r7, r0
   17c08:	cmp	r0, #0
   17c0c:	bne	17ac4 <fputs@plt+0x6710>
   17c10:	cmp	r6, #0
   17c14:	bne	17aac <fputs@plt+0x66f8>
   17c18:	mov	r0, r4
   17c1c:	mov	r1, r5
   17c20:	bl	17c90 <fputs@plt+0x68dc>
   17c24:	mov	r7, r0
   17c28:	cmp	r7, #0
   17c2c:	bne	17ac4 <fputs@plt+0x6710>
   17c30:	b	17aac <fputs@plt+0x66f8>
   17c34:	ldr	r3, [r0]
   17c38:	ldr	r3, [r3, #12]
   17c3c:	bx	r3
   17c40:	push	{r4, r5, r6, sl, fp, lr}
   17c44:	add	fp, sp, #16
   17c48:	sub	sp, sp, #8
   17c4c:	mov	r4, r3
   17c50:	mov	r5, r2
   17c54:	mov	r6, r0
   17c58:	mov	r1, sp
   17c5c:	bl	271d4 <fputs@plt+0x15e20>
   17c60:	cmp	r0, #0
   17c64:	bne	17c88 <fputs@plt+0x68d4>
   17c68:	ldm	sp, {r1, r2}
   17c6c:	subs	r1, r5, r1
   17c70:	sbcs	r1, r4, r2
   17c74:	bge	17c88 <fputs@plt+0x68d4>
   17c78:	mov	r0, r6
   17c7c:	mov	r2, r5
   17c80:	mov	r3, r4
   17c84:	bl	2752c <fputs@plt+0x16178>
   17c88:	sub	sp, fp, #16
   17c8c:	pop	{r4, r5, r6, sl, fp, pc}
   17c90:	push	{r4, sl, fp, lr}
   17c94:	add	fp, sp, #8
   17c98:	mov	r2, r1
   17c9c:	mov	r4, r0
   17ca0:	ldr	r0, [r0, #64]	; 0x40
   17ca4:	ldr	r1, [r0]
   17ca8:	cmp	r1, #0
   17cac:	beq	17cc4 <fputs@plt+0x6910>
   17cb0:	mov	r1, #21
   17cb4:	bl	1f97c <fputs@plt+0xe5c8>
   17cb8:	cmp	r0, #12
   17cbc:	cmpne	r0, #0
   17cc0:	bne	17ce4 <fputs@plt+0x6930>
   17cc4:	ldrb	r1, [r4, #7]
   17cc8:	mov	r0, #0
   17ccc:	cmp	r1, #0
   17cd0:	popne	{r4, sl, fp, pc}
   17cd4:	ldrb	r1, [r4, #12]
   17cd8:	ldr	r0, [r4, #64]	; 0x40
   17cdc:	pop	{r4, sl, fp, lr}
   17ce0:	b	260ac <fputs@plt+0x14cf8>
   17ce4:	pop	{r4, sl, fp, pc}
   17ce8:	str	r1, [r0, #28]
   17cec:	bx	lr
   17cf0:	push	{r4, r5, r6, sl, fp, lr}
   17cf4:	add	fp, sp, #16
   17cf8:	mov	r6, r1
   17cfc:	mov	r4, r0
   17d00:	ldrb	r1, [r0, #8]
   17d04:	mov	r0, #0
   17d08:	cmp	r1, #0
   17d0c:	beq	17d68 <fputs@plt+0x69b4>
   17d10:	mov	r0, r4
   17d14:	bl	16f30 <fputs@plt+0x5b7c>
   17d18:	ldrb	r0, [r4, #8]
   17d1c:	cmp	r0, #2
   17d20:	bne	17d5c <fputs@plt+0x69a8>
   17d24:	ldr	r5, [r4, #4]
   17d28:	ldr	r0, [r5]
   17d2c:	bl	2d274 <fputs@plt+0x1bec0>
   17d30:	cmp	r6, #0
   17d34:	bne	17d40 <fputs@plt+0x698c>
   17d38:	cmp	r0, #0
   17d3c:	popne	{r4, r5, r6, sl, fp, pc}
   17d40:	ldr	r0, [r4, #20]
   17d44:	sub	r0, r0, #1
   17d48:	str	r0, [r4, #20]
   17d4c:	mov	r0, #1
   17d50:	strb	r0, [r5, #20]
   17d54:	mov	r0, r5
   17d58:	bl	2d2ec <fputs@plt+0x1bf38>
   17d5c:	mov	r0, r4
   17d60:	bl	2d30c <fputs@plt+0x1bf58>
   17d64:	mov	r0, #0
   17d68:	pop	{r4, r5, r6, sl, fp, pc}
   17d6c:	push	{r4, r5, fp, lr}
   17d70:	add	fp, sp, #8
   17d74:	mov	r4, r1
   17d78:	mov	r1, r0
   17d7c:	ldrb	r2, [r0, #8]
   17d80:	mov	r0, #0
   17d84:	cmp	r2, #2
   17d88:	bne	17de0 <fputs@plt+0x6a2c>
   17d8c:	ldr	r5, [r1, #4]
   17d90:	mov	r0, r1
   17d94:	bl	16f30 <fputs@plt+0x5b7c>
   17d98:	ldrb	r0, [r5, #17]
   17d9c:	cmp	r0, #0
   17da0:	beq	17db4 <fputs@plt+0x6a00>
   17da4:	mov	r0, r5
   17da8:	bl	2d47c <fputs@plt+0x1c0c8>
   17dac:	cmp	r0, #0
   17db0:	popne	{r4, r5, fp, pc}
   17db4:	ldrb	r0, [r5, #19]
   17db8:	cmp	r0, #0
   17dbc:	beq	17dcc <fputs@plt+0x6a18>
   17dc0:	ldr	r0, [r5]
   17dc4:	ldr	r1, [r5, #44]	; 0x2c
   17dc8:	bl	17ce8 <fputs@plt+0x6934>
   17dcc:	ldr	r0, [r5]
   17dd0:	mov	r1, r4
   17dd4:	mov	r2, #0
   17dd8:	pop	{r4, r5, fp, lr}
   17ddc:	b	17a70 <fputs@plt+0x66bc>
   17de0:	pop	{r4, r5, fp, pc}
   17de4:	push	{r4, r5, r6, sl, fp, lr}
   17de8:	add	fp, sp, #16
   17dec:	cmp	r0, #0
   17df0:	moveq	r6, #0
   17df4:	moveq	r0, r6
   17df8:	popeq	{r4, r5, r6, sl, fp, pc}
   17dfc:	mov	r5, r0
   17e00:	ldr	r4, [r0, #20]
   17e04:	ldr	r0, [r0, #24]
   17e08:	bl	16f30 <fputs@plt+0x5b7c>
   17e0c:	ldr	r0, [r5]
   17e10:	cmp	r0, #0
   17e14:	ldrne	r0, [r5, #24]
   17e18:	ldrne	r1, [r0, #16]
   17e1c:	subne	r1, r1, #1
   17e20:	strne	r1, [r0, #16]
   17e24:	ldr	r0, [r5, #40]	; 0x28
   17e28:	cmp	r0, #0
   17e2c:	beq	17e58 <fputs@plt+0x6aa4>
   17e30:	ldr	r0, [r5, #24]
   17e34:	bl	13a0c <fputs@plt+0x2658>
   17e38:	bl	17eb0 <fputs@plt+0x6afc>
   17e3c:	mov	r1, r0
   17e40:	ldr	r2, [r0]
   17e44:	add	r0, r2, #44	; 0x2c
   17e48:	cmp	r2, r5
   17e4c:	bne	17e3c <fputs@plt+0x6a88>
   17e50:	ldr	r0, [r5, #44]	; 0x2c
   17e54:	str	r0, [r1]
   17e58:	ldr	r0, [r5, #4]
   17e5c:	mov	r1, #0
   17e60:	mov	r2, #0
   17e64:	bl	17eb8 <fputs@plt+0x6b04>
   17e68:	ldr	r0, [r5]
   17e6c:	ldr	r1, [r5, #28]
   17e70:	subs	r6, r1, #101	; 0x65
   17e74:	movne	r6, r1
   17e78:	cmp	r0, #0
   17e7c:	beq	17ea0 <fputs@plt+0x6aec>
   17e80:	mov	r1, r6
   17e84:	bl	167f4 <fputs@plt+0x5440>
   17e88:	ldr	r0, [r5]
   17e8c:	bl	17f9c <fputs@plt+0x6be8>
   17e90:	ldr	r0, [r5]
   17e94:	cmp	r0, #0
   17e98:	movne	r0, r5
   17e9c:	blne	14168 <fputs@plt+0x2db4>
   17ea0:	mov	r0, r4
   17ea4:	bl	17f9c <fputs@plt+0x6be8>
   17ea8:	mov	r0, r6
   17eac:	pop	{r4, r5, r6, sl, fp, pc}
   17eb0:	add	r0, r0, #96	; 0x60
   17eb4:	bx	lr
   17eb8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17ebc:	add	fp, sp, #24
   17ec0:	sub	sp, sp, #8
   17ec4:	mov	r6, r2
   17ec8:	mov	r7, r1
   17ecc:	mov	r4, r0
   17ed0:	ldr	r5, [r0, #4]
   17ed4:	bl	16f30 <fputs@plt+0x5b7c>
   17ed8:	cmp	r7, #0
   17edc:	bne	17f04 <fputs@plt+0x6b50>
   17ee0:	mov	r8, #0
   17ee4:	mov	r0, r5
   17ee8:	mov	r1, #0
   17eec:	mov	r2, #0
   17ef0:	bl	2d758 <fputs@plt+0x1c3a4>
   17ef4:	mov	r7, r0
   17ef8:	cmp	r0, #0
   17efc:	movne	r6, r8
   17f00:	beq	17f14 <fputs@plt+0x6b60>
   17f04:	mov	r0, r4
   17f08:	mov	r1, r7
   17f0c:	mov	r2, r6
   17f10:	bl	2f214 <fputs@plt+0x1de60>
   17f14:	ldrb	r0, [r4, #8]
   17f18:	cmp	r0, #2
   17f1c:	bne	17f8c <fputs@plt+0x6bd8>
   17f20:	ldr	r0, [r5]
   17f24:	bl	2970c <fputs@plt+0x18358>
   17f28:	mov	r7, #1
   17f2c:	add	r2, sp, #4
   17f30:	mov	r0, r5
   17f34:	mov	r1, #1
   17f38:	mov	r3, #0
   17f3c:	bl	2bf4c <fputs@plt+0x1ab98>
   17f40:	cmp	r0, #0
   17f44:	bne	17f80 <fputs@plt+0x6bcc>
   17f48:	ldr	r6, [sp, #4]
   17f4c:	ldr	r0, [r6, #56]	; 0x38
   17f50:	add	r0, r0, #28
   17f54:	bl	244dc <fputs@plt+0x13128>
   17f58:	str	r0, [sp]
   17f5c:	cmp	r0, #0
   17f60:	bne	17f70 <fputs@plt+0x6bbc>
   17f64:	ldr	r0, [r5]
   17f68:	mov	r1, sp
   17f6c:	bl	179fc <fputs@plt+0x6648>
   17f70:	ldr	r0, [sp]
   17f74:	str	r0, [r5, #44]	; 0x2c
   17f78:	mov	r0, r6
   17f7c:	bl	2c010 <fputs@plt+0x1ac5c>
   17f80:	strb	r7, [r5, #20]
   17f84:	mov	r0, r5
   17f88:	bl	2d2ec <fputs@plt+0x1bf38>
   17f8c:	mov	r0, r4
   17f90:	bl	2d30c <fputs@plt+0x1bf58>
   17f94:	sub	sp, fp, #24
   17f98:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17f9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17fa0:	add	fp, sp, #24
   17fa4:	mov	r4, r0
   17fa8:	ldr	r0, [r0, #80]	; 0x50
   17fac:	movw	r1, #64639	; 0xfc7f
   17fb0:	movt	r1, #25807	; 0x64cf
   17fb4:	cmp	r0, r1
   17fb8:	bne	18090 <fputs@plt+0x6cdc>
   17fbc:	mov	r0, r4
   17fc0:	bl	7cf7c <fputs@plt+0x6bbc8>
   17fc4:	cmp	r0, #0
   17fc8:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   17fcc:	mov	r5, #0
   17fd0:	mov	r0, r4
   17fd4:	mov	r1, #0
   17fd8:	bl	2fc30 <fputs@plt+0x1e87c>
   17fdc:	mov	r0, r4
   17fe0:	bl	2fd54 <fputs@plt+0x1e9a0>
   17fe4:	ldrd	r0, [r4, #16]
   17fe8:	cmp	r1, #1
   17fec:	blt	18024 <fputs@plt+0x6c70>
   17ff0:	mov	r6, #0
   17ff4:	add	r7, r0, r6, lsl #4
   17ff8:	ldr	r0, [r7, #4]
   17ffc:	cmp	r0, #0
   18000:	beq	18014 <fputs@plt+0x6c60>
   18004:	bl	306fc <fputs@plt+0x1f348>
   18008:	str	r5, [r7, #4]
   1800c:	cmp	r6, #1
   18010:	strne	r5, [r7, #12]
   18014:	add	r6, r6, #1
   18018:	ldrd	r0, [r4, #16]
   1801c:	cmp	r6, r1
   18020:	blt	17ff4 <fputs@plt+0x6c40>
   18024:	ldr	r0, [r0, #28]
   18028:	cmp	r0, #0
   1802c:	blne	3d2a8 <fputs@plt+0x2bef4>
   18030:	mov	r0, r4
   18034:	bl	46bac <fputs@plt+0x357f8>
   18038:	mov	r0, r4
   1803c:	bl	46be8 <fputs@plt+0x35834>
   18040:	add	r8, r4, #348	; 0x15c
   18044:	ldr	r7, [r4, #356]	; 0x164
   18048:	cmp	r7, #0
   1804c:	bne	18060 <fputs@plt+0x6cac>
   18050:	b	18094 <fputs@plt+0x6ce0>
   18054:	ldr	r7, [r7]
   18058:	cmp	r7, #0
   1805c:	beq	18094 <fputs@plt+0x6ce0>
   18060:	ldr	r6, [r7, #8]
   18064:	mov	r0, r4
   18068:	mov	r1, r6
   1806c:	bl	7d018 <fputs@plt+0x6bc64>
   18070:	ldr	r5, [r6, #8]
   18074:	mov	r0, r4
   18078:	mov	r1, r6
   1807c:	bl	13cb4 <fputs@plt+0x2900>
   18080:	cmp	r5, #0
   18084:	mov	r6, r5
   18088:	bne	18064 <fputs@plt+0x6cb0>
   1808c:	b	18054 <fputs@plt+0x6ca0>
   18090:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18094:	mov	r0, r8
   18098:	bl	3d388 <fputs@plt+0x2bfd4>
   1809c:	add	r8, r4, #364	; 0x16c
   180a0:	ldr	r7, [r4, #372]	; 0x174
   180a4:	cmp	r7, #0
   180a8:	bne	180c8 <fputs@plt+0x6d14>
   180ac:	b	180f8 <fputs@plt+0x6d44>
   180b0:	mov	r0, r4
   180b4:	mov	r1, r6
   180b8:	bl	13cb4 <fputs@plt+0x2900>
   180bc:	ldr	r7, [r7]
   180c0:	cmp	r7, #0
   180c4:	beq	180f8 <fputs@plt+0x6d44>
   180c8:	ldr	r6, [r7, #8]
   180cc:	mov	r5, #0
   180d0:	add	r0, r6, r5
   180d4:	ldr	r1, [r0, #16]
   180d8:	cmp	r1, #0
   180dc:	beq	180e8 <fputs@plt+0x6d34>
   180e0:	ldr	r0, [r0, #8]
   180e4:	blx	r1
   180e8:	add	r5, r5, #20
   180ec:	cmp	r5, #60	; 0x3c
   180f0:	bne	180d0 <fputs@plt+0x6d1c>
   180f4:	b	180b0 <fputs@plt+0x6cfc>
   180f8:	mov	r0, r8
   180fc:	bl	3d388 <fputs@plt+0x2bfd4>
   18100:	add	r5, r4, #320	; 0x140
   18104:	ldr	r7, [r4, #328]	; 0x148
   18108:	cmp	r7, #0
   1810c:	bne	18138 <fputs@plt+0x6d84>
   18110:	b	18154 <fputs@plt+0x6da0>
   18114:	mov	r0, r4
   18118:	mov	r1, r6
   1811c:	bl	46a70 <fputs@plt+0x356bc>
   18120:	mov	r0, r4
   18124:	mov	r1, r6
   18128:	bl	13cb4 <fputs@plt+0x2900>
   1812c:	ldr	r7, [r7]
   18130:	cmp	r7, #0
   18134:	beq	18154 <fputs@plt+0x6da0>
   18138:	ldr	r6, [r7, #8]
   1813c:	ldr	r1, [r6, #12]
   18140:	cmp	r1, #0
   18144:	beq	18114 <fputs@plt+0x6d60>
   18148:	ldr	r0, [r6, #8]
   1814c:	blx	r1
   18150:	b	18114 <fputs@plt+0x6d60>
   18154:	mov	r0, r5
   18158:	bl	3d388 <fputs@plt+0x2bfd4>
   1815c:	mov	r0, r4
   18160:	mov	r1, #0
   18164:	bl	167f4 <fputs@plt+0x5440>
   18168:	ldr	r0, [r4, #240]	; 0xf0
   1816c:	bl	189e4 <fputs@plt+0x7630>
   18170:	movw	r0, #31024	; 0x7930
   18174:	movt	r0, #46389	; 0xb535
   18178:	str	r0, [r4, #80]	; 0x50
   1817c:	ldr	r0, [r4, #16]
   18180:	ldr	r1, [r0, #28]
   18184:	mov	r0, r4
   18188:	bl	13cb4 <fputs@plt+0x2900>
   1818c:	movw	r0, #11571	; 0x2d33
   18190:	movt	r0, #40764	; 0x9f3c
   18194:	str	r0, [r4, #80]	; 0x50
   18198:	ldrb	r0, [r4, #262]	; 0x106
   1819c:	cmp	r0, #0
   181a0:	ldrne	r0, [r4, #288]	; 0x120
   181a4:	blne	14168 <fputs@plt+0x2db4>
   181a8:	mov	r0, r4
   181ac:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   181b0:	b	14168 <fputs@plt+0x2db4>
   181b4:	ldr	r0, [r0, #32]
   181b8:	bx	lr
   181bc:	ldr	r0, [r0, #36]	; 0x24
   181c0:	bx	lr
   181c4:	cmp	r0, #0
   181c8:	ldrne	r0, [r0, #168]	; 0xa8
   181cc:	moveq	r0, #0
   181d0:	bx	lr
   181d4:	cmp	r0, #0
   181d8:	moveq	r0, #1
   181dc:	ldrbne	r0, [r0, #87]	; 0x57
   181e0:	andne	r0, r0, #1
   181e4:	bx	lr
   181e8:	push	{r4, r5, fp, lr}
   181ec:	add	fp, sp, #8
   181f0:	cmp	r0, #0
   181f4:	moveq	r0, #0
   181f8:	popeq	{r4, r5, fp, pc}
   181fc:	mov	r5, r0
   18200:	ldr	r4, [r0]
   18204:	bl	18264 <fputs@plt+0x6eb0>
   18208:	cmp	r0, #0
   1820c:	beq	18220 <fputs@plt+0x6e6c>
   18210:	movw	r0, #7079	; 0x1ba7
   18214:	movt	r0, #1
   18218:	pop	{r4, r5, fp, lr}
   1821c:	b	13628 <fputs@plt+0x2274>
   18220:	ldrd	r0, [r5, #128]	; 0x80
   18224:	subs	r0, r0, #1
   18228:	sbcs	r0, r1, #0
   1822c:	blt	1823c <fputs@plt+0x6e88>
   18230:	mov	r0, r4
   18234:	mov	r1, r5
   18238:	bl	18298 <fputs@plt+0x6ee4>
   1823c:	mov	r0, r5
   18240:	bl	18300 <fputs@plt+0x6f4c>
   18244:	mov	r1, r0
   18248:	mov	r0, r4
   1824c:	bl	18350 <fputs@plt+0x6f9c>
   18250:	mov	r5, r0
   18254:	mov	r0, r4
   18258:	bl	17f9c <fputs@plt+0x6be8>
   1825c:	mov	r0, r5
   18260:	pop	{r4, r5, fp, pc}
   18264:	ldr	r1, [r0]
   18268:	mov	r0, #0
   1826c:	cmp	r1, #0
   18270:	bxne	lr
   18274:	push	{fp, lr}
   18278:	mov	fp, sp
   1827c:	movw	r1, #18114	; 0x46c2
   18280:	movt	r1, #8
   18284:	mov	r0, #21
   18288:	bl	158e8 <fputs@plt+0x4534>
   1828c:	mov	r0, #1
   18290:	pop	{fp, lr}
   18294:	bx	lr
   18298:	push	{r4, r5, r7, sl, fp, lr}
   1829c:	add	fp, sp, #16
   182a0:	sub	sp, sp, #8
   182a4:	mov	r4, r1
   182a8:	mov	r5, r0
   182ac:	ldr	r0, [r0]
   182b0:	mov	r1, sp
   182b4:	bl	2f5f0 <fputs@plt+0x1e23c>
   182b8:	ldr	r0, [r4, #128]	; 0x80
   182bc:	ldr	r7, [r4, #132]	; 0x84
   182c0:	ldr	r1, [r4, #168]	; 0xa8
   182c4:	ldm	sp, {r2, r3}
   182c8:	subs	r0, r2, r0
   182cc:	sbc	r3, r3, r7
   182d0:	movw	r7, #16960	; 0x4240
   182d4:	movt	r7, #15
   182d8:	umull	r2, r0, r0, r7
   182dc:	mla	r3, r3, r7, r0
   182e0:	ldr	r7, [r5, #188]	; 0xbc
   182e4:	ldr	r0, [r5, #192]	; 0xc0
   182e8:	blx	r7
   182ec:	mov	r0, #0
   182f0:	str	r0, [r4, #128]	; 0x80
   182f4:	str	r0, [r4, #132]	; 0x84
   182f8:	sub	sp, fp, #16
   182fc:	pop	{r4, r5, r7, sl, fp, pc}
   18300:	push	{r4, r5, fp, lr}
   18304:	add	fp, sp, #8
   18308:	mov	r4, r0
   1830c:	ldr	r0, [r0, #40]	; 0x28
   18310:	movw	r1, #10611	; 0x2973
   18314:	movt	r1, #20892	; 0x519c
   18318:	cmp	r0, r1
   1831c:	beq	18334 <fputs@plt+0x6f80>
   18320:	mov	r5, #0
   18324:	movw	r1, #3491	; 0xda3
   18328:	movt	r1, #48626	; 0xbdf2
   1832c:	cmp	r0, r1
   18330:	bne	18340 <fputs@plt+0x6f8c>
   18334:	mov	r0, r4
   18338:	bl	183e0 <fputs@plt+0x702c>
   1833c:	mov	r5, r0
   18340:	mov	r0, r4
   18344:	bl	2f668 <fputs@plt+0x1e2b4>
   18348:	mov	r0, r5
   1834c:	pop	{r4, r5, fp, pc}
   18350:	movw	r2, #3082	; 0xc0a
   18354:	cmp	r1, r2
   18358:	beq	18370 <fputs@plt+0x6fbc>
   1835c:	ldrb	r2, [r0, #69]	; 0x45
   18360:	cmp	r2, #0
   18364:	ldreq	r0, [r0, #56]	; 0x38
   18368:	andeq	r0, r0, r1
   1836c:	bxeq	lr
   18370:	push	{fp, lr}
   18374:	mov	fp, sp
   18378:	bl	2f6d4 <fputs@plt+0x1e320>
   1837c:	mov	r0, #7
   18380:	pop	{fp, pc}
   18384:	cmp	r0, #0
   18388:	moveq	r0, #0
   1838c:	bxeq	lr
   18390:	push	{r4, r5, r6, sl, fp, lr}
   18394:	add	fp, sp, #16
   18398:	mov	r4, r0
   1839c:	ldr	r5, [r0]
   183a0:	ldrd	r0, [r0, #128]	; 0x80
   183a4:	subs	r0, r0, #1
   183a8:	sbcs	r0, r1, #0
   183ac:	blt	183bc <fputs@plt+0x7008>
   183b0:	mov	r0, r5
   183b4:	mov	r1, r4
   183b8:	bl	18298 <fputs@plt+0x6ee4>
   183bc:	mov	r0, r4
   183c0:	bl	183e0 <fputs@plt+0x702c>
   183c4:	mov	r6, r0
   183c8:	mov	r0, r4
   183cc:	bl	184a8 <fputs@plt+0x70f4>
   183d0:	mov	r0, r5
   183d4:	mov	r1, r6
   183d8:	pop	{r4, r5, r6, sl, fp, lr}
   183dc:	b	18350 <fputs@plt+0x6f9c>
   183e0:	push	{r4, r5, fp, lr}
   183e4:	add	fp, sp, #8
   183e8:	mov	r5, r0
   183ec:	ldr	r4, [r0]
   183f0:	bl	2f6f4 <fputs@plt+0x1e340>
   183f4:	ldr	r0, [r5, #76]	; 0x4c
   183f8:	cmp	r0, #0
   183fc:	blt	18434 <fputs@plt+0x7080>
   18400:	mov	r0, r5
   18404:	bl	2fa7c <fputs@plt+0x1e6c8>
   18408:	ldr	r1, [r5, #44]	; 0x2c
   1840c:	mov	r0, r4
   18410:	bl	13cb4 <fputs@plt+0x2900>
   18414:	mov	r0, #0
   18418:	str	r0, [r5, #44]	; 0x2c
   1841c:	ldrb	r0, [r5, #89]	; 0x59
   18420:	tst	r0, #8
   18424:	ldrbne	r0, [r5, #87]	; 0x57
   18428:	orrne	r0, r0, #1
   1842c:	strbne	r0, [r5, #87]	; 0x57
   18430:	b	18478 <fputs@plt+0x70c4>
   18434:	ldr	r1, [r5, #80]	; 0x50
   18438:	cmp	r1, #0
   1843c:	ldrbne	r0, [r5, #87]	; 0x57
   18440:	tstne	r0, #1
   18444:	beq	18478 <fputs@plt+0x70c4>
   18448:	ldr	r3, [r5, #44]	; 0x2c
   1844c:	movw	r2, #17688	; 0x4518
   18450:	movt	r2, #8
   18454:	cmp	r3, #0
   18458:	moveq	r2, r3
   1845c:	mov	r0, r4
   18460:	bl	16724 <fputs@plt+0x5370>
   18464:	ldr	r1, [r5, #44]	; 0x2c
   18468:	mov	r0, r4
   1846c:	bl	13cb4 <fputs@plt+0x2900>
   18470:	mov	r0, #0
   18474:	str	r0, [r5, #44]	; 0x2c
   18478:	mov	r0, r5
   1847c:	bl	2fb08 <fputs@plt+0x1e754>
   18480:	mov	r0, #0
   18484:	str	r0, [r5, #136]	; 0x88
   18488:	str	r0, [r5, #140]	; 0x8c
   1848c:	movw	r0, #60069	; 0xeaa5
   18490:	movt	r0, #9916	; 0x26bc
   18494:	str	r0, [r5, #40]	; 0x28
   18498:	ldr	r0, [r5, #80]	; 0x50
   1849c:	ldr	r1, [r4, #56]	; 0x38
   184a0:	and	r0, r1, r0
   184a4:	pop	{r4, r5, fp, pc}
   184a8:	mov	r1, #0
   184ac:	str	r1, [r0, #144]	; 0x90
   184b0:	str	r1, [r0, #148]	; 0x94
   184b4:	mvn	r2, #0
   184b8:	movw	r3, #3491	; 0xda3
   184bc:	movt	r3, #48626	; 0xbdf2
   184c0:	str	r3, [r0, #40]	; 0x28
   184c4:	mov	r3, #2
   184c8:	strb	r3, [r0, #86]	; 0x56
   184cc:	str	r1, [r0, #92]	; 0x5c
   184d0:	mov	r3, #1
   184d4:	str	r3, [r0, #72]	; 0x48
   184d8:	str	r2, [r0, #76]	; 0x4c
   184dc:	str	r1, [r0, #80]	; 0x50
   184e0:	mov	r2, #255	; 0xff
   184e4:	strb	r2, [r0, #88]	; 0x58
   184e8:	str	r1, [r0, #104]	; 0x68
   184ec:	bx	lr
   184f0:	push	{r4, r5, r6, r7, fp, lr}
   184f4:	add	fp, sp, #16
   184f8:	mov	r4, r0
   184fc:	ldrsh	r0, [r0, #68]	; 0x44
   18500:	cmp	r0, #1
   18504:	blt	18540 <fputs@plt+0x718c>
   18508:	mov	r5, #0
   1850c:	mov	r6, #1
   18510:	mov	r7, #0
   18514:	ldr	r0, [r4, #60]	; 0x3c
   18518:	add	r0, r0, r5
   1851c:	bl	18570 <fputs@plt+0x71bc>
   18520:	ldr	r0, [r4, #60]	; 0x3c
   18524:	add	r0, r0, r5
   18528:	strh	r6, [r0, #8]
   1852c:	add	r5, r5, #40	; 0x28
   18530:	add	r7, r7, #1
   18534:	ldrsh	r0, [r4, #68]	; 0x44
   18538:	cmp	r7, r0
   1853c:	blt	18514 <fputs@plt+0x7160>
   18540:	ldrsb	r0, [r4, #89]	; 0x59
   18544:	cmn	r0, #1
   18548:	ble	18554 <fputs@plt+0x71a0>
   1854c:	mov	r0, #0
   18550:	pop	{r4, r5, r6, r7, fp, pc}
   18554:	ldr	r0, [r4, #188]	; 0xbc
   18558:	cmp	r0, #0
   1855c:	ldrbne	r0, [r4, #87]	; 0x57
   18560:	orrne	r0, r0, #1
   18564:	strbne	r0, [r4, #87]	; 0x57
   18568:	mov	r0, #0
   1856c:	pop	{r4, r5, r6, r7, fp, pc}
   18570:	ldrh	r1, [r0, #8]
   18574:	movw	r2, #9312	; 0x2460
   18578:	tst	r1, r2
   1857c:	beq	18584 <fputs@plt+0x71d0>
   18580:	b	30edc <fputs@plt+0x1fb28>
   18584:	ldr	r1, [r0, #24]
   18588:	cmp	r1, #0
   1858c:	bxeq	lr
   18590:	b	30edc <fputs@plt+0x1fb28>
   18594:	push	{r4, sl, fp, lr}
   18598:	add	fp, sp, #8
   1859c:	mov	r4, r0
   185a0:	ldrb	r0, [r0, #8]
   185a4:	tst	r0, #18
   185a8:	beq	185e0 <fputs@plt+0x722c>
   185ac:	mov	r0, r4
   185b0:	bl	185ec <fputs@plt+0x7238>
   185b4:	mov	r1, r0
   185b8:	mov	r0, #0
   185bc:	cmp	r1, #0
   185c0:	popne	{r4, sl, fp, pc}
   185c4:	ldrh	r1, [r4, #8]
   185c8:	orr	r1, r1, #16
   185cc:	strh	r1, [r4, #8]
   185d0:	ldr	r1, [r4, #12]
   185d4:	cmp	r1, #0
   185d8:	ldrne	r0, [r4, #16]
   185dc:	pop	{r4, sl, fp, pc}
   185e0:	mov	r0, r4
   185e4:	pop	{r4, sl, fp, lr}
   185e8:	b	18684 <fputs@plt+0x72d0>
   185ec:	push	{r4, r5, fp, lr}
   185f0:	add	fp, sp, #8
   185f4:	mov	r4, r0
   185f8:	ldrb	r0, [r0, #9]
   185fc:	mov	r5, #0
   18600:	tst	r0, #64	; 0x40
   18604:	beq	18638 <fputs@plt+0x7284>
   18608:	ldr	r0, [r4]
   1860c:	ldr	r1, [r4, #12]
   18610:	add	r1, r0, r1
   18614:	mov	r0, #1
   18618:	cmp	r1, #1
   1861c:	movle	r1, r0
   18620:	mov	r0, r4
   18624:	mov	r2, #1
   18628:	bl	310bc <fputs@plt+0x1fd08>
   1862c:	mov	r5, #7
   18630:	cmp	r0, #0
   18634:	beq	18640 <fputs@plt+0x728c>
   18638:	mov	r0, r5
   1863c:	pop	{r4, r5, fp, pc}
   18640:	ldr	r2, [r4]
   18644:	ldr	r0, [r4, #12]
   18648:	ldr	r1, [r4, #16]
   1864c:	add	r0, r1, r0
   18650:	mov	r5, #0
   18654:	mov	r1, #0
   18658:	bl	11174 <memset@plt>
   1865c:	ldr	r0, [r4]
   18660:	ldr	r1, [r4, #12]
   18664:	add	r0, r1, r0
   18668:	str	r0, [r4, #12]
   1866c:	ldrh	r0, [r4, #8]
   18670:	movw	r1, #48639	; 0xbdff
   18674:	and	r0, r0, r1
   18678:	strh	r0, [r4, #8]
   1867c:	mov	r0, r5
   18680:	pop	{r4, r5, fp, pc}
   18684:	mov	r1, #1
   18688:	b	1880c <fputs@plt+0x7458>
   1868c:	mov	r1, #1
   18690:	b	18694 <fputs@plt+0x72e0>
   18694:	ldrh	r3, [r0, #8]
   18698:	tst	r3, #2
   1869c:	beq	186b8 <fputs@plt+0x7304>
   186a0:	ldrb	r2, [r0, #10]
   186a4:	cmp	r2, r1
   186a8:	bne	186b8 <fputs@plt+0x7304>
   186ac:	ldr	r2, [r0, #12]
   186b0:	mov	r0, r2
   186b4:	bx	lr
   186b8:	tst	r3, #16
   186bc:	bne	186d0 <fputs@plt+0x731c>
   186c0:	mov	r2, #0
   186c4:	tst	r3, #1
   186c8:	bne	186e8 <fputs@plt+0x7334>
   186cc:	b	31214 <fputs@plt+0x1fe60>
   186d0:	ldr	r2, [r0, #12]
   186d4:	tst	r3, #16384	; 0x4000
   186d8:	ldrne	r0, [r0]
   186dc:	addne	r2, r0, r2
   186e0:	movne	r0, r2
   186e4:	bxne	lr
   186e8:	mov	r0, r2
   186ec:	bx	lr
   186f0:	mov	r1, #2
   186f4:	b	18694 <fputs@plt+0x72e0>
   186f8:	b	186fc <fputs@plt+0x7348>
   186fc:	push	{fp, lr}
   18700:	mov	fp, sp
   18704:	sub	sp, sp, #8
   18708:	ldrh	r1, [r0, #8]
   1870c:	tst	r1, #8
   18710:	vldrne	d0, [r0]
   18714:	movne	sp, fp
   18718:	popne	{fp, pc}
   1871c:	tst	r1, #4
   18720:	bne	18758 <fputs@plt+0x73a4>
   18724:	tst	r1, #18
   18728:	beq	1876c <fputs@plt+0x73b8>
   1872c:	mov	r1, #0
   18730:	str	r1, [sp, #4]
   18734:	str	r1, [sp]
   18738:	ldrb	r3, [r0, #10]
   1873c:	ldr	r2, [r0, #12]
   18740:	ldr	r0, [r0, #16]
   18744:	mov	r1, sp
   18748:	bl	31a00 <fputs@plt+0x2064c>
   1874c:	vldr	d0, [sp]
   18750:	mov	sp, fp
   18754:	pop	{fp, pc}
   18758:	ldrd	r0, [r0]
   1875c:	bl	7d9f8 <fputs@plt+0x6c644>
   18760:	vmov	d0, r0, r1
   18764:	mov	sp, fp
   18768:	pop	{fp, pc}
   1876c:	vmov.i32	d0, #0	; 0x00000000
   18770:	mov	sp, fp
   18774:	pop	{fp, pc}
   18778:	push	{fp, lr}
   1877c:	mov	fp, sp
   18780:	bl	18788 <fputs@plt+0x73d4>
   18784:	pop	{fp, pc}
   18788:	ldrh	r1, [r0, #8]
   1878c:	tst	r1, #4
   18790:	ldrdne	r0, [r0]
   18794:	bxne	lr
   18798:	tst	r1, #8
   1879c:	bne	187e8 <fputs@plt+0x7434>
   187a0:	tst	r1, #18
   187a4:	moveq	r0, #0
   187a8:	moveq	r1, #0
   187ac:	bxeq	lr
   187b0:	push	{fp, lr}
   187b4:	mov	fp, sp
   187b8:	sub	sp, sp, #8
   187bc:	mov	r1, #0
   187c0:	str	r1, [sp, #4]
   187c4:	str	r1, [sp]
   187c8:	ldrb	r3, [r0, #10]
   187cc:	ldr	r2, [r0, #12]
   187d0:	ldr	r0, [r0, #16]
   187d4:	mov	r1, sp
   187d8:	bl	320e0 <fputs@plt+0x20d2c>
   187dc:	ldm	sp, {r0, r1}
   187e0:	mov	sp, fp
   187e4:	pop	{fp, pc}
   187e8:	vldr	d0, [r0]
   187ec:	b	32088 <fputs@plt+0x20cd4>
   187f0:	b	18788 <fputs@plt+0x73d4>
   187f4:	mov	r1, r0
   187f8:	ldrsh	r2, [r0, #8]
   187fc:	mov	r0, #0
   18800:	cmn	r2, #1
   18804:	ldrble	r0, [r1, #11]
   18808:	bx	lr
   1880c:	push	{fp, lr}
   18810:	mov	fp, sp
   18814:	mov	r2, r0
   18818:	mov	r0, #0
   1881c:	cmp	r2, #0
   18820:	beq	18858 <fputs@plt+0x74a4>
   18824:	ldrh	lr, [r2, #8]
   18828:	movw	ip, #514	; 0x202
   1882c:	and	r3, lr, ip
   18830:	cmp	r3, ip
   18834:	ldrbeq	r3, [r2, #10]
   18838:	cmpeq	r3, r1
   1883c:	beq	18854 <fputs@plt+0x74a0>
   18840:	tst	lr, #1
   18844:	popne	{fp, pc}
   18848:	mov	r0, r2
   1884c:	pop	{fp, lr}
   18850:	b	31234 <fputs@plt+0x1fe80>
   18854:	ldr	r0, [r2, #16]
   18858:	pop	{fp, pc}
   1885c:	mov	r1, #2
   18860:	b	1880c <fputs@plt+0x7458>
   18864:	mov	r1, #3
   18868:	b	1880c <fputs@plt+0x7458>
   1886c:	mov	r1, #2
   18870:	b	1880c <fputs@plt+0x7458>
   18874:	ldrh	r0, [r0, #8]
   18878:	and	r0, r0, #31
   1887c:	movw	r1, #34317	; 0x860d
   18880:	movt	r1, #8
   18884:	ldrb	r0, [r1, r0]
   18888:	bx	lr
   1888c:	push	{r4, r5, r6, sl, fp, lr}
   18890:	add	fp, sp, #16
   18894:	mov	r6, #0
   18898:	cmp	r0, #0
   1889c:	beq	1892c <fputs@plt+0x7578>
   188a0:	mov	r5, r0
   188a4:	mov	r0, #40	; 0x28
   188a8:	bl	14098 <fputs@plt+0x2ce4>
   188ac:	cmp	r0, #0
   188b0:	beq	1892c <fputs@plt+0x7578>
   188b4:	mov	r4, r0
   188b8:	mov	r0, #0
   188bc:	vmov.i32	q8, #0	; 0x00000000
   188c0:	str	r0, [r4, #36]	; 0x24
   188c4:	add	r1, r4, #20
   188c8:	vst1.32	{d16-d17}, [r1]
   188cc:	vld1.64	{d16-d17}, [r5]!
   188d0:	mov	r1, #32
   188d4:	mov	r2, r4
   188d8:	vst1.64	{d16-d17}, [r2], r1
   188dc:	ldr	r1, [r5]
   188e0:	str	r0, [r2]
   188e4:	str	r1, [r4, #16]
   188e8:	ldrh	r0, [r4, #8]
   188ec:	movw	r1, #64511	; 0xfbff
   188f0:	and	r1, r0, r1
   188f4:	strh	r1, [r4, #8]
   188f8:	tst	r0, #18
   188fc:	beq	18934 <fputs@plt+0x7580>
   18900:	movw	r1, #58367	; 0xe3ff
   18904:	and	r0, r0, r1
   18908:	orr	r0, r0, #4096	; 0x1000
   1890c:	strh	r0, [r4, #8]
   18910:	mov	r0, r4
   18914:	bl	1893c <fputs@plt+0x7588>
   18918:	cmp	r0, #0
   1891c:	beq	18934 <fputs@plt+0x7580>
   18920:	mov	r0, r4
   18924:	bl	189e4 <fputs@plt+0x7630>
   18928:	mov	r6, #0
   1892c:	mov	r0, r6
   18930:	pop	{r4, r5, r6, sl, fp, pc}
   18934:	mov	r0, r4
   18938:	pop	{r4, r5, r6, sl, fp, pc}
   1893c:	push	{r4, sl, fp, lr}
   18940:	add	fp, sp, #8
   18944:	mov	r4, r0
   18948:	ldrb	r0, [r0, #9]
   1894c:	tst	r0, #64	; 0x40
   18950:	movne	r0, r4
   18954:	blne	185ec <fputs@plt+0x7238>
   18958:	ldrb	r0, [r4, #8]
   1895c:	tst	r0, #18
   18960:	beq	189cc <fputs@plt+0x7618>
   18964:	ldr	r0, [r4, #24]
   18968:	cmp	r0, #0
   1896c:	beq	1897c <fputs@plt+0x75c8>
   18970:	ldrd	r0, [r4, #16]
   18974:	cmp	r0, r1
   18978:	beq	189cc <fputs@plt+0x7618>
   1897c:	ldr	r0, [r4, #12]
   18980:	add	r1, r0, #2
   18984:	mov	r0, r4
   18988:	mov	r2, #1
   1898c:	bl	310bc <fputs@plt+0x1fd08>
   18990:	mov	r1, r0
   18994:	mov	r0, #7
   18998:	cmp	r1, #0
   1899c:	popne	{r4, sl, fp, pc}
   189a0:	ldr	r0, [r4, #12]
   189a4:	ldr	r1, [r4, #16]
   189a8:	mov	r2, #0
   189ac:	strb	r2, [r1, r0]
   189b0:	ldr	r0, [r4, #12]
   189b4:	ldr	r1, [r4, #16]
   189b8:	add	r0, r1, r0
   189bc:	strb	r2, [r0, #1]
   189c0:	ldrh	r0, [r4, #8]
   189c4:	orr	r0, r0, #512	; 0x200
   189c8:	strh	r0, [r4, #8]
   189cc:	ldrh	r0, [r4, #8]
   189d0:	movw	r1, #61439	; 0xefff
   189d4:	and	r0, r0, r1
   189d8:	strh	r0, [r4, #8]
   189dc:	mov	r0, #0
   189e0:	pop	{r4, sl, fp, pc}
   189e4:	cmp	r0, #0
   189e8:	bxeq	lr
   189ec:	push	{r4, sl, fp, lr}
   189f0:	add	fp, sp, #8
   189f4:	mov	r4, r0
   189f8:	bl	18570 <fputs@plt+0x71bc>
   189fc:	ldr	r0, [r4, #32]
   18a00:	mov	r1, r4
   18a04:	pop	{r4, sl, fp, lr}
   18a08:	b	13cb4 <fputs@plt+0x2900>
   18a0c:	b	189e4 <fputs@plt+0x7630>
   18a10:	push	{fp, lr}
   18a14:	mov	fp, sp
   18a18:	sub	sp, sp, #8
   18a1c:	str	r3, [sp]
   18a20:	mov	r3, #0
   18a24:	bl	18a30 <fputs@plt+0x767c>
   18a28:	mov	sp, fp
   18a2c:	pop	{fp, pc}
   18a30:	push	{r4, r5, fp, lr}
   18a34:	add	fp, sp, #8
   18a38:	sub	sp, sp, #8
   18a3c:	mov	r5, r0
   18a40:	ldr	r0, [r0]
   18a44:	ldr	r4, [fp, #8]
   18a48:	str	r4, [sp]
   18a4c:	bl	18b40 <fputs@plt+0x778c>
   18a50:	cmp	r0, #18
   18a54:	subne	sp, fp, #8
   18a58:	popne	{r4, r5, fp, pc}
   18a5c:	mov	r0, r5
   18a60:	sub	sp, fp, #8
   18a64:	pop	{r4, r5, fp, lr}
   18a68:	b	1900c <fputs@plt+0x7c58>
   18a6c:	mov	ip, r0
   18a70:	subs	r0, r2, #-2147483648	; 0x80000000
   18a74:	sbcs	r0, r3, #0
   18a78:	bcc	18a90 <fputs@plt+0x76dc>
   18a7c:	ldr	r2, [sp]
   18a80:	mov	r0, r1
   18a84:	mov	r1, r2
   18a88:	mov	r2, ip
   18a8c:	b	18a9c <fputs@plt+0x76e8>
   18a90:	mov	r0, ip
   18a94:	mov	r3, #0
   18a98:	b	18a30 <fputs@plt+0x767c>
   18a9c:	push	{r4, sl, fp, lr}
   18aa0:	add	fp, sp, #8
   18aa4:	mov	r4, r2
   18aa8:	add	r2, r1, #1
   18aac:	cmp	r2, #2
   18ab0:	bcc	18ab8 <fputs@plt+0x7704>
   18ab4:	blx	r1
   18ab8:	cmp	r4, #0
   18abc:	popeq	{r4, sl, fp, pc}
   18ac0:	mov	r0, r4
   18ac4:	pop	{r4, sl, fp, lr}
   18ac8:	b	1900c <fputs@plt+0x7c58>
   18acc:	ldr	r0, [r0]
   18ad0:	b	18ad4 <fputs@plt+0x7720>
   18ad4:	push	{r4, sl, fp, lr}
   18ad8:	add	fp, sp, #8
   18adc:	vpush	{d8}
   18ae0:	vorr	d8, d0, d0
   18ae4:	mov	r4, r0
   18ae8:	bl	18d90 <fputs@plt+0x79dc>
   18aec:	vorr	d0, d8, d8
   18af0:	bl	2061c <fputs@plt+0xf268>
   18af4:	cmp	r0, #0
   18af8:	moveq	r0, #8
   18afc:	strheq	r0, [r4, #8]
   18b00:	vstreq	d8, [r4]
   18b04:	vpop	{d8}
   18b08:	pop	{r4, sl, fp, pc}
   18b0c:	push	{fp, lr}
   18b10:	mov	fp, sp
   18b14:	sub	sp, sp, #8
   18b18:	mov	r3, #1
   18b1c:	strb	r3, [r0, #25]
   18b20:	str	r3, [r0, #20]
   18b24:	ldr	r0, [r0]
   18b28:	mvn	r3, #0
   18b2c:	str	r3, [sp]
   18b30:	mov	r3, #1
   18b34:	bl	18b40 <fputs@plt+0x778c>
   18b38:	mov	sp, fp
   18b3c:	pop	{fp, pc}
   18b40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b44:	add	fp, sp, #28
   18b48:	sub	sp, sp, #4
   18b4c:	mov	r4, r0
   18b50:	cmp	r1, #0
   18b54:	beq	18b78 <fputs@plt+0x77c4>
   18b58:	mov	r6, r3
   18b5c:	mov	r5, r2
   18b60:	mov	r7, r1
   18b64:	ldr	r0, [r4, #32]
   18b68:	cmp	r0, #0
   18b6c:	beq	18b8c <fputs@plt+0x77d8>
   18b70:	ldr	r9, [r0, #92]	; 0x5c
   18b74:	b	18b94 <fputs@plt+0x77e0>
   18b78:	mov	r0, r4
   18b7c:	bl	18d90 <fputs@plt+0x79dc>
   18b80:	mov	r0, #0
   18b84:	sub	sp, fp, #28
   18b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18b8c:	movw	r9, #51712	; 0xca00
   18b90:	movt	r9, #15258	; 0x3b9a
   18b94:	ldr	r8, [fp, #8]
   18b98:	mov	sl, #2
   18b9c:	cmp	r6, #0
   18ba0:	movweq	sl, #16
   18ba4:	cmn	r5, #1
   18ba8:	ble	18be8 <fputs@plt+0x7834>
   18bac:	cmn	r8, #1
   18bb0:	beq	18c58 <fputs@plt+0x78a4>
   18bb4:	mov	r0, r4
   18bb8:	bl	18570 <fputs@plt+0x71bc>
   18bbc:	str	r7, [r4, #16]
   18bc0:	movw	r0, #16856	; 0x41d8
   18bc4:	movt	r0, #1
   18bc8:	cmp	r8, r0
   18bcc:	beq	18c08 <fputs@plt+0x7854>
   18bd0:	str	r8, [r4, #36]	; 0x24
   18bd4:	mov	r0, #1024	; 0x400
   18bd8:	cmp	r8, #0
   18bdc:	movweq	r0, #2048	; 0x800
   18be0:	orr	sl, sl, r0
   18be4:	b	18cb4 <fputs@plt+0x7900>
   18be8:	cmp	r6, #1
   18bec:	bne	18c20 <fputs@plt+0x786c>
   18bf0:	mov	r0, r7
   18bf4:	bl	1358c <fputs@plt+0x21d8>
   18bf8:	mov	r5, r0
   18bfc:	cmp	r0, r9
   18c00:	addgt	r5, r9, #1
   18c04:	b	18c4c <fputs@plt+0x7898>
   18c08:	str	r7, [r4, #20]
   18c0c:	ldr	r0, [r4, #32]
   18c10:	mov	r1, r7
   18c14:	bl	20534 <fputs@plt+0xf180>
   18c18:	str	r0, [r4, #24]
   18c1c:	b	18cb4 <fputs@plt+0x7900>
   18c20:	mov	r5, #0
   18c24:	cmp	r9, #0
   18c28:	blt	18c4c <fputs@plt+0x7898>
   18c2c:	mov	r0, r7
   18c30:	ldrb	r1, [r0, r5]!
   18c34:	ldrb	r0, [r0, #1]
   18c38:	orrs	r0, r0, r1
   18c3c:	beq	18c4c <fputs@plt+0x7898>
   18c40:	add	r5, r5, #2
   18c44:	cmp	r5, r9
   18c48:	ble	18c2c <fputs@plt+0x7878>
   18c4c:	orr	sl, sl, #512	; 0x200
   18c50:	cmn	r8, #1
   18c54:	bne	18bb4 <fputs@plt+0x7800>
   18c58:	tst	sl, #512	; 0x200
   18c5c:	mov	r8, r5
   18c60:	beq	18c74 <fputs@plt+0x78c0>
   18c64:	cmp	r6, #1
   18c68:	mov	r0, r6
   18c6c:	movwne	r0, #2
   18c70:	add	r8, r5, r0
   18c74:	mov	r0, #18
   18c78:	cmp	r5, r9
   18c7c:	bgt	18ce8 <fputs@plt+0x7934>
   18c80:	cmp	r8, #32
   18c84:	mov	r1, r8
   18c88:	movle	r1, #32
   18c8c:	mov	r0, r4
   18c90:	bl	319d0 <fputs@plt+0x2061c>
   18c94:	mov	r1, r0
   18c98:	mov	r0, #7
   18c9c:	cmp	r1, #0
   18ca0:	bne	18ce8 <fputs@plt+0x7934>
   18ca4:	ldr	r0, [r4, #16]
   18ca8:	mov	r1, r7
   18cac:	mov	r2, r8
   18cb0:	bl	1121c <memcpy@plt>
   18cb4:	strh	sl, [r4, #8]
   18cb8:	str	r5, [r4, #12]
   18cbc:	cmp	r6, #0
   18cc0:	movweq	r6, #1
   18cc4:	strb	r6, [r4, #10]
   18cc8:	cmp	r6, #1
   18ccc:	beq	18cf0 <fputs@plt+0x793c>
   18cd0:	mov	r0, r4
   18cd4:	bl	32364 <fputs@plt+0x20fb0>
   18cd8:	mov	r1, r0
   18cdc:	mov	r0, #7
   18ce0:	cmp	r1, #0
   18ce4:	beq	18cf0 <fputs@plt+0x793c>
   18ce8:	sub	sp, fp, #28
   18cec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18cf0:	mov	r0, #0
   18cf4:	cmp	r5, r9
   18cf8:	movwgt	r0, #18
   18cfc:	sub	sp, fp, #28
   18d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d04:	push	{fp, lr}
   18d08:	mov	fp, sp
   18d0c:	sub	sp, sp, #8
   18d10:	mov	r3, #1
   18d14:	strb	r3, [r0, #25]
   18d18:	str	r3, [r0, #20]
   18d1c:	ldr	r0, [r0]
   18d20:	mvn	r3, #0
   18d24:	str	r3, [sp]
   18d28:	mov	r3, #2
   18d2c:	bl	18b40 <fputs@plt+0x778c>
   18d30:	mov	sp, fp
   18d34:	pop	{fp, pc}
   18d38:	ldr	r0, [r0]
   18d3c:	asr	r3, r1, #31
   18d40:	mov	r2, r1
   18d44:	b	18d48 <fputs@plt+0x7994>
   18d48:	push	{r5, sl, fp, lr}
   18d4c:	add	fp, sp, #8
   18d50:	mov	r5, r3
   18d54:	ldrh	r3, [r0, #8]
   18d58:	movw	r1, #9312	; 0x2460
   18d5c:	tst	r3, r1
   18d60:	beq	18d70 <fputs@plt+0x79bc>
   18d64:	mov	r3, r5
   18d68:	pop	{r5, sl, fp, lr}
   18d6c:	b	32424 <fputs@plt+0x21070>
   18d70:	mov	r1, #4
   18d74:	strh	r1, [r0, #8]
   18d78:	stm	r0, {r2, r5}
   18d7c:	pop	{r5, sl, fp, pc}
   18d80:	ldr	r0, [r0]
   18d84:	b	18d48 <fputs@plt+0x7994>
   18d88:	ldr	r0, [r0]
   18d8c:	b	18d90 <fputs@plt+0x79dc>
   18d90:	ldrh	r1, [r0, #8]
   18d94:	movw	r2, #9312	; 0x2460
   18d98:	tst	r1, r2
   18d9c:	moveq	r1, #1
   18da0:	strheq	r1, [r0, #8]
   18da4:	bxeq	lr
   18da8:	b	30f28 <fputs@plt+0x1fb74>
   18dac:	ldr	r0, [r0]
   18db0:	strb	r1, [r0, #11]
   18db4:	ldrh	r1, [r0, #8]
   18db8:	orr	r1, r1, #32768	; 0x8000
   18dbc:	strh	r1, [r0, #8]
   18dc0:	bx	lr
   18dc4:	push	{fp, lr}
   18dc8:	mov	fp, sp
   18dcc:	sub	sp, sp, #8
   18dd0:	str	r3, [sp]
   18dd4:	mov	r3, #1
   18dd8:	bl	18a30 <fputs@plt+0x767c>
   18ddc:	mov	sp, fp
   18de0:	pop	{fp, pc}
   18de4:	mov	ip, r0
   18de8:	subs	r0, r2, #-2147483648	; 0x80000000
   18dec:	sbcs	r0, r3, #0
   18df0:	bcc	18e08 <fputs@plt+0x7a54>
   18df4:	ldr	r2, [sp]
   18df8:	mov	r0, r1
   18dfc:	mov	r1, r2
   18e00:	mov	r2, ip
   18e04:	b	18a9c <fputs@plt+0x76e8>
   18e08:	ldr	r3, [sp, #4]
   18e0c:	cmp	r3, #4
   18e10:	movweq	r3, #2
   18e14:	mov	r0, ip
   18e18:	b	18a30 <fputs@plt+0x767c>
   18e1c:	push	{fp, lr}
   18e20:	mov	fp, sp
   18e24:	sub	sp, sp, #8
   18e28:	str	r3, [sp]
   18e2c:	mov	r3, #2
   18e30:	bl	18a30 <fputs@plt+0x767c>
   18e34:	mov	sp, fp
   18e38:	pop	{fp, pc}
   18e3c:	push	{fp, lr}
   18e40:	mov	fp, sp
   18e44:	sub	sp, sp, #8
   18e48:	str	r3, [sp]
   18e4c:	mov	r3, #3
   18e50:	bl	18a30 <fputs@plt+0x767c>
   18e54:	mov	sp, fp
   18e58:	pop	{fp, pc}
   18e5c:	push	{fp, lr}
   18e60:	mov	fp, sp
   18e64:	sub	sp, sp, #8
   18e68:	str	r3, [sp]
   18e6c:	mov	r3, #2
   18e70:	bl	18a30 <fputs@plt+0x767c>
   18e74:	mov	sp, fp
   18e78:	pop	{fp, pc}
   18e7c:	ldr	r0, [r0]
   18e80:	b	18e84 <fputs@plt+0x7ad0>
   18e84:	push	{r4, r5, fp, lr}
   18e88:	add	fp, sp, #8
   18e8c:	mov	r5, r1
   18e90:	mov	r4, r0
   18e94:	ldrh	r0, [r0, #8]
   18e98:	movw	r1, #9312	; 0x2460
   18e9c:	tst	r0, r1
   18ea0:	movne	r0, r4
   18ea4:	blne	30f28 <fputs@plt+0x1fb74>
   18ea8:	mov	r0, r5
   18eac:	vld1.64	{d16-d17}, [r0]!
   18eb0:	ldr	r0, [r0]
   18eb4:	str	r0, [r4, #16]
   18eb8:	mov	r0, #8
   18ebc:	mov	r1, r4
   18ec0:	vst1.64	{d16-d17}, [r1], r0
   18ec4:	ldrh	r2, [r1]
   18ec8:	movw	r0, #64511	; 0xfbff
   18ecc:	and	r0, r2, r0
   18ed0:	strh	r0, [r1]
   18ed4:	tst	r2, #18
   18ed8:	beq	18efc <fputs@plt+0x7b48>
   18edc:	ldrb	r1, [r5, #9]
   18ee0:	tst	r1, #8
   18ee4:	bne	18efc <fputs@plt+0x7b48>
   18ee8:	orr	r0, r0, #4096	; 0x1000
   18eec:	strh	r0, [r4, #8]
   18ef0:	mov	r0, r4
   18ef4:	pop	{r4, r5, fp, lr}
   18ef8:	b	1893c <fputs@plt+0x7588>
   18efc:	mov	r0, #0
   18f00:	pop	{r4, r5, fp, pc}
   18f04:	ldr	r0, [r0]
   18f08:	b	18f0c <fputs@plt+0x7b58>
   18f0c:	push	{r4, r5, fp, lr}
   18f10:	add	fp, sp, #8
   18f14:	mov	r4, r1
   18f18:	mov	r5, r0
   18f1c:	bl	18570 <fputs@plt+0x71bc>
   18f20:	mov	r0, #0
   18f24:	movw	r1, #16400	; 0x4010
   18f28:	strh	r1, [r5, #8]
   18f2c:	bic	r1, r4, r4, asr #31
   18f30:	str	r1, [r5]
   18f34:	mov	r1, #1
   18f38:	strb	r1, [r5, #10]
   18f3c:	str	r0, [r5, #12]
   18f40:	str	r0, [r5, #16]
   18f44:	pop	{r4, r5, fp, pc}
   18f48:	push	{fp, lr}
   18f4c:	mov	fp, sp
   18f50:	ldr	r0, [r0]
   18f54:	ldr	r1, [r0, #32]
   18f58:	ldr	lr, [r1, #92]	; 0x5c
   18f5c:	mov	ip, #18
   18f60:	subs	r1, lr, r2
   18f64:	rscs	r1, r3, lr, asr #31
   18f68:	bcc	18f78 <fputs@plt+0x7bc4>
   18f6c:	mov	r1, r2
   18f70:	bl	18f0c <fputs@plt+0x7b58>
   18f74:	mov	ip, #0
   18f78:	mov	r0, ip
   18f7c:	pop	{fp, pc}
   18f80:	push	{r4, sl, fp, lr}
   18f84:	add	fp, sp, #8
   18f88:	sub	sp, sp, #8
   18f8c:	mov	r2, #1
   18f90:	strb	r2, [r0, #25]
   18f94:	str	r1, [r0, #20]
   18f98:	ldr	r4, [r0]
   18f9c:	ldrb	r0, [r4, #8]
   18fa0:	tst	r0, #1
   18fa4:	beq	18fcc <fputs@plt+0x7c18>
   18fa8:	mov	r0, r1
   18fac:	bl	18fd4 <fputs@plt+0x7c20>
   18fb0:	mov	r1, r0
   18fb4:	mov	r0, #0
   18fb8:	str	r0, [sp]
   18fbc:	mov	r0, r4
   18fc0:	mvn	r2, #0
   18fc4:	mov	r3, #1
   18fc8:	bl	18b40 <fputs@plt+0x778c>
   18fcc:	sub	sp, fp, #8
   18fd0:	pop	{r4, sl, fp, pc}
   18fd4:	cmp	r0, #516	; 0x204
   18fd8:	movweq	r0, #33875	; 0x8453
   18fdc:	movteq	r0, #8
   18fe0:	bxeq	lr
   18fe4:	uxtb	r1, r0
   18fe8:	movw	r0, #33861	; 0x8445
   18fec:	movt	r0, #8
   18ff0:	cmp	r1, #26
   18ff4:	bxhi	lr
   18ff8:	cmp	r1, #2
   18ffc:	movwne	r0, #15796	; 0x3db4
   19000:	movtne	r0, #8
   19004:	ldrne	r0, [r0, r1, lsl #2]
   19008:	bx	lr
   1900c:	push	{fp, lr}
   19010:	mov	fp, sp
   19014:	sub	sp, sp, #8
   19018:	mov	r1, #1
   1901c:	strb	r1, [r0, #25]
   19020:	mov	r1, #18
   19024:	str	r1, [r0, #20]
   19028:	ldr	r0, [r0]
   1902c:	mov	r1, #0
   19030:	str	r1, [sp]
   19034:	movw	r1, #16890	; 0x41fa
   19038:	movt	r1, #8
   1903c:	mvn	r2, #0
   19040:	mov	r3, #1
   19044:	bl	18b40 <fputs@plt+0x778c>
   19048:	mov	sp, fp
   1904c:	pop	{fp, pc}
   19050:	push	{r4, sl, fp, lr}
   19054:	add	fp, sp, #8
   19058:	mov	r4, r0
   1905c:	ldr	r0, [r0]
   19060:	bl	18d90 <fputs@plt+0x79dc>
   19064:	mov	r0, #1
   19068:	strb	r0, [r4, #25]
   1906c:	mov	r0, #7
   19070:	str	r0, [r4, #20]
   19074:	ldr	r0, [r4]
   19078:	ldr	r0, [r0, #32]
   1907c:	pop	{r4, sl, fp, lr}
   19080:	b	19084 <fputs@plt+0x7cd0>
   19084:	ldrb	r1, [r0, #69]	; 0x45
   19088:	cmp	r1, #0
   1908c:	bxne	lr
   19090:	ldrb	r1, [r0, #70]	; 0x46
   19094:	cmp	r1, #0
   19098:	beq	190a0 <fputs@plt+0x7cec>
   1909c:	bx	lr
   190a0:	mov	r1, #1
   190a4:	strb	r1, [r0, #69]	; 0x45
   190a8:	ldr	r2, [r0, #164]	; 0xa4
   190ac:	cmp	r2, #1
   190b0:	strge	r1, [r0, #248]	; 0xf8
   190b4:	ldr	r1, [r0, #256]	; 0x100
   190b8:	add	r1, r1, #1
   190bc:	str	r1, [r0, #256]	; 0x100
   190c0:	bx	lr
   190c4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   190c8:	add	fp, sp, #24
   190cc:	mov	r5, r0
   190d0:	bl	191cc <fputs@plt+0x7e18>
   190d4:	cmp	r0, #0
   190d8:	beq	190ec <fputs@plt+0x7d38>
   190dc:	movw	r0, #7630	; 0x1dce
   190e0:	movt	r0, #1
   190e4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   190e8:	b	13628 <fputs@plt+0x2274>
   190ec:	ldrb	r0, [r5, #87]	; 0x57
   190f0:	and	r0, r0, #253	; 0xfd
   190f4:	strb	r0, [r5, #87]	; 0x57
   190f8:	ldr	r8, [r5]
   190fc:	mov	r0, r5
   19100:	bl	191f8 <fputs@plt+0x7e44>
   19104:	mov	r6, r0
   19108:	cmp	r0, #17
   1910c:	bne	191bc <fputs@plt+0x7e08>
   19110:	mvn	r7, #0
   19114:	add	r7, r7, #1
   19118:	cmp	r7, #49	; 0x31
   1911c:	bhi	19164 <fputs@plt+0x7db0>
   19120:	ldr	r4, [r5, #76]	; 0x4c
   19124:	mov	r0, r5
   19128:	bl	193b8 <fputs@plt+0x8004>
   1912c:	cmp	r0, #0
   19130:	bne	1916c <fputs@plt+0x7db8>
   19134:	mov	r0, r5
   19138:	bl	18384 <fputs@plt+0x6fd0>
   1913c:	cmn	r4, #1
   19140:	ldrbgt	r0, [r5, #87]	; 0x57
   19144:	orrgt	r0, r0, #2
   19148:	strbgt	r0, [r5, #87]	; 0x57
   1914c:	mov	r0, r5
   19150:	bl	191f8 <fputs@plt+0x7e44>
   19154:	cmp	r0, #17
   19158:	beq	19114 <fputs@plt+0x7d60>
   1915c:	mov	r6, r0
   19160:	b	191bc <fputs@plt+0x7e08>
   19164:	mov	r6, #17
   19168:	b	191bc <fputs@plt+0x7e08>
   1916c:	mov	r6, r0
   19170:	ldr	r0, [r8, #240]	; 0xf0
   19174:	bl	18684 <fputs@plt+0x72d0>
   19178:	mov	r7, r0
   1917c:	ldr	r1, [r5, #44]	; 0x2c
   19180:	mov	r0, r8
   19184:	bl	13cb4 <fputs@plt+0x2900>
   19188:	ldrb	r0, [r8, #69]	; 0x45
   1918c:	cmp	r0, #0
   19190:	beq	191a8 <fputs@plt+0x7df4>
   19194:	mov	r6, #7
   19198:	str	r6, [r5, #80]	; 0x50
   1919c:	mov	r0, #0
   191a0:	str	r0, [r5, #44]	; 0x2c
   191a4:	b	191bc <fputs@plt+0x7e08>
   191a8:	mov	r0, r8
   191ac:	mov	r1, r7
   191b0:	bl	1945c <fputs@plt+0x80a8>
   191b4:	str	r0, [r5, #44]	; 0x2c
   191b8:	str	r6, [r5, #80]	; 0x50
   191bc:	mov	r0, r8
   191c0:	mov	r1, r6
   191c4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   191c8:	b	18350 <fputs@plt+0x6f9c>
   191cc:	cmp	r0, #0
   191d0:	beq	191d8 <fputs@plt+0x7e24>
   191d4:	b	18264 <fputs@plt+0x6eb0>
   191d8:	push	{fp, lr}
   191dc:	mov	fp, sp
   191e0:	movw	r1, #18273	; 0x4761
   191e4:	movt	r1, #8
   191e8:	mov	r0, #21
   191ec:	bl	158e8 <fputs@plt+0x4534>
   191f0:	mov	r0, #1
   191f4:	pop	{fp, pc}
   191f8:	push	{r4, r5, r6, r7, fp, lr}
   191fc:	add	fp, sp, #16
   19200:	mov	r4, r0
   19204:	ldr	r0, [r0, #40]	; 0x28
   19208:	movw	r1, #3491	; 0xda3
   1920c:	movt	r1, #48626	; 0xbdf2
   19210:	cmp	r0, r1
   19214:	movne	r0, r4
   19218:	blne	18384 <fputs@plt+0x6fd0>
   1921c:	ldr	r5, [r4]
   19220:	ldrb	r0, [r5, #69]	; 0x45
   19224:	cmp	r0, #0
   19228:	movne	r0, #7
   1922c:	strne	r0, [r4, #80]	; 0x50
   19230:	popne	{r4, r5, r6, r7, fp, pc}
   19234:	ldr	r0, [r4, #76]	; 0x4c
   19238:	cmp	r0, #0
   1923c:	ble	1925c <fputs@plt+0x7ea8>
   19240:	ldrb	r0, [r4, #89]	; 0x59
   19244:	tst	r0, #3
   19248:	beq	192f0 <fputs@plt+0x7f3c>
   1924c:	mov	r0, r4
   19250:	bl	32450 <fputs@plt+0x2109c>
   19254:	mov	r7, r0
   19258:	b	19314 <fputs@plt+0x7f60>
   1925c:	ldrb	r1, [r4, #87]	; 0x57
   19260:	tst	r1, #1
   19264:	bne	193a8 <fputs@plt+0x7ff4>
   19268:	cmn	r0, #1
   1926c:	bgt	19240 <fputs@plt+0x7e8c>
   19270:	ldr	r0, [r5, #152]	; 0x98
   19274:	cmp	r0, #0
   19278:	moveq	r0, #0
   1927c:	streq	r0, [r5, #248]	; 0xf8
   19280:	ldr	r0, [r5, #188]	; 0xbc
   19284:	cmp	r0, #0
   19288:	beq	192b0 <fputs@plt+0x7efc>
   1928c:	ldrb	r0, [r5, #149]	; 0x95
   19290:	cmp	r0, #0
   19294:	bne	192b0 <fputs@plt+0x7efc>
   19298:	ldr	r0, [r4, #168]	; 0xa8
   1929c:	cmp	r0, #0
   192a0:	beq	192b0 <fputs@plt+0x7efc>
   192a4:	ldr	r0, [r5]
   192a8:	add	r1, r4, #128	; 0x80
   192ac:	bl	2f5f0 <fputs@plt+0x1e23c>
   192b0:	ldr	r0, [r5, #152]	; 0x98
   192b4:	add	r0, r0, #1
   192b8:	str	r0, [r5, #152]	; 0x98
   192bc:	ldrb	r0, [r4, #89]	; 0x59
   192c0:	tst	r0, #32
   192c4:	ldreq	r0, [r5, #160]	; 0xa0
   192c8:	addeq	r0, r0, #1
   192cc:	streq	r0, [r5, #160]	; 0xa0
   192d0:	ldrb	r0, [r4, #89]	; 0x59
   192d4:	tst	r0, #64	; 0x40
   192d8:	ldrne	r0, [r5, #156]	; 0x9c
   192dc:	addne	r0, r0, #1
   192e0:	strne	r0, [r5, #156]	; 0x9c
   192e4:	mov	r0, #0
   192e8:	str	r0, [r4, #76]	; 0x4c
   192ec:	b	19240 <fputs@plt+0x7e8c>
   192f0:	ldr	r0, [r5, #164]	; 0xa4
   192f4:	add	r0, r0, #1
   192f8:	str	r0, [r5, #164]	; 0xa4
   192fc:	mov	r0, r4
   19300:	bl	327f8 <fputs@plt+0x21444>
   19304:	mov	r7, r0
   19308:	ldr	r0, [r5, #164]	; 0xa4
   1930c:	sub	r0, r0, #1
   19310:	str	r0, [r5, #164]	; 0xa4
   19314:	mov	r6, #100	; 0x64
   19318:	cmp	r7, #100	; 0x64
   1931c:	beq	1935c <fputs@plt+0x7fa8>
   19320:	ldrd	r0, [r4, #128]	; 0x80
   19324:	subs	r0, r0, #1
   19328:	sbcs	r0, r1, #0
   1932c:	blt	1933c <fputs@plt+0x7f88>
   19330:	mov	r0, r5
   19334:	mov	r1, r4
   19338:	bl	18298 <fputs@plt+0x6ee4>
   1933c:	cmp	r7, #101	; 0x65
   19340:	bne	19358 <fputs@plt+0x7fa4>
   19344:	mov	r0, r5
   19348:	bl	385ac <fputs@plt+0x271f8>
   1934c:	str	r0, [r4, #80]	; 0x50
   19350:	cmp	r0, #0
   19354:	movne	r7, #1
   19358:	mov	r6, r7
   1935c:	str	r6, [r5, #52]	; 0x34
   19360:	ldr	r0, [r4]
   19364:	ldr	r1, [r4, #80]	; 0x50
   19368:	bl	18350 <fputs@plt+0x6f9c>
   1936c:	cmp	r0, #7
   19370:	moveq	r0, #7
   19374:	streq	r0, [r4, #80]	; 0x50
   19378:	orr	r0, r6, #1
   1937c:	cmp	r0, #101	; 0x65
   19380:	beq	1939c <fputs@plt+0x7fe8>
   19384:	ldrsb	r0, [r4, #89]	; 0x59
   19388:	cmn	r0, #1
   1938c:	bgt	1939c <fputs@plt+0x7fe8>
   19390:	mov	r0, r4
   19394:	bl	2fa7c <fputs@plt+0x1e6c8>
   19398:	mov	r6, r0
   1939c:	ldr	r0, [r5, #56]	; 0x38
   193a0:	and	r0, r0, r6
   193a4:	pop	{r4, r5, r6, r7, fp, pc}
   193a8:	mov	r0, #17
   193ac:	str	r0, [r4, #80]	; 0x50
   193b0:	mov	r6, #1
   193b4:	b	19378 <fputs@plt+0x7fc4>
   193b8:	push	{r4, r5, r6, sl, fp, lr}
   193bc:	add	fp, sp, #16
   193c0:	sub	sp, sp, #16
   193c4:	mov	r4, r0
   193c8:	bl	181c4 <fputs@plt+0x6e10>
   193cc:	mov	r5, r0
   193d0:	mov	r0, r4
   193d4:	bl	46e68 <fputs@plt+0x35ab4>
   193d8:	mov	r6, r0
   193dc:	mov	r0, #0
   193e0:	add	r1, sp, #12
   193e4:	str	r4, [sp]
   193e8:	str	r1, [sp, #4]
   193ec:	str	r0, [sp, #8]
   193f0:	mov	r0, r6
   193f4:	mov	r1, r5
   193f8:	mvn	r2, #0
   193fc:	mov	r3, #0
   19400:	bl	1bf1c <fputs@plt+0xab68>
   19404:	mov	r5, r0
   19408:	cmp	r0, #0
   1940c:	beq	19424 <fputs@plt+0x8070>
   19410:	cmp	r5, #7
   19414:	bne	19450 <fputs@plt+0x809c>
   19418:	mov	r0, r6
   1941c:	bl	19084 <fputs@plt+0x7cd0>
   19420:	b	19450 <fputs@plt+0x809c>
   19424:	ldr	r6, [sp, #12]
   19428:	mov	r0, r6
   1942c:	mov	r1, r4
   19430:	bl	46e70 <fputs@plt+0x35abc>
   19434:	mov	r0, r6
   19438:	mov	r1, r4
   1943c:	bl	1a080 <fputs@plt+0x8ccc>
   19440:	mov	r0, r6
   19444:	bl	46f08 <fputs@plt+0x35b54>
   19448:	mov	r0, r6
   1944c:	bl	18300 <fputs@plt+0x6f4c>
   19450:	mov	r0, r5
   19454:	sub	sp, fp, #16
   19458:	pop	{r4, r5, r6, sl, fp, pc}
   1945c:	push	{r4, r5, r6, r7, fp, lr}
   19460:	add	fp, sp, #16
   19464:	mov	r5, #0
   19468:	cmp	r1, #0
   1946c:	beq	194b0 <fputs@plt+0x80fc>
   19470:	mov	r4, r1
   19474:	mov	r7, r0
   19478:	mov	r0, r1
   1947c:	bl	1358c <fputs@plt+0x21d8>
   19480:	add	r6, r0, #1
   19484:	asr	r3, r6, #31
   19488:	mov	r0, r7
   1948c:	mov	r2, r6
   19490:	bl	1a7c8 <fputs@plt+0x9414>
   19494:	cmp	r0, #0
   19498:	beq	194b0 <fputs@plt+0x80fc>
   1949c:	mov	r7, r0
   194a0:	mov	r1, r4
   194a4:	mov	r2, r6
   194a8:	bl	1121c <memcpy@plt>
   194ac:	mov	r5, r7
   194b0:	mov	r0, r5
   194b4:	pop	{r4, r5, r6, r7, fp, pc}
   194b8:	ldr	r0, [r0, #4]
   194bc:	ldr	r0, [r0, #4]
   194c0:	bx	lr
   194c4:	ldr	r0, [r0]
   194c8:	ldr	r0, [r0, #32]
   194cc:	bx	lr
   194d0:	ldr	r2, [r0, #8]
   194d4:	ldrb	r3, [r2, #9]
   194d8:	tst	r3, #32
   194dc:	ldrne	r0, [r2, #16]
   194e0:	bxne	lr
   194e4:	b	194e8 <fputs@plt+0x8134>
   194e8:	push	{r4, r5, r6, sl, fp, lr}
   194ec:	add	fp, sp, #16
   194f0:	ldr	r4, [r0, #8]
   194f4:	cmp	r1, #0
   194f8:	ble	1953c <fputs@plt+0x8188>
   194fc:	mov	r5, r1
   19500:	mov	r6, r0
   19504:	mov	r0, r4
   19508:	bl	319d0 <fputs@plt+0x2061c>
   1950c:	mov	r0, #8192	; 0x2000
   19510:	strh	r0, [r4, #8]
   19514:	ldr	r0, [r6, #4]
   19518:	str	r0, [r4]
   1951c:	ldr	r0, [r4, #16]
   19520:	cmp	r0, #0
   19524:	beq	19534 <fputs@plt+0x8180>
   19528:	mov	r1, #0
   1952c:	mov	r2, r5
   19530:	bl	11174 <memset@plt>
   19534:	ldr	r0, [r4, #16]
   19538:	pop	{r4, r5, r6, sl, fp, pc}
   1953c:	mov	r0, r4
   19540:	bl	18d90 <fputs@plt+0x79dc>
   19544:	mov	r0, #0
   19548:	str	r0, [r4, #16]
   1954c:	ldr	r0, [r4, #16]
   19550:	pop	{r4, r5, r6, sl, fp, pc}
   19554:	mov	r2, r0
   19558:	ldr	r0, [r0, #12]
   1955c:	ldr	r3, [r0, #204]	; 0xcc
   19560:	mov	r0, #0
   19564:	cmp	r3, #0
   19568:	bxeq	lr
   1956c:	ldr	ip, [r2, #16]
   19570:	ldr	r2, [r3]
   19574:	cmp	r2, ip
   19578:	ldreq	r2, [r3, #4]
   1957c:	cmpeq	r2, r1
   19580:	beq	19594 <fputs@plt+0x81e0>
   19584:	ldr	r3, [r3, #16]
   19588:	cmp	r3, #0
   1958c:	bne	19570 <fputs@plt+0x81bc>
   19590:	bx	lr
   19594:	ldr	r0, [r3, #8]
   19598:	bx	lr
   1959c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   195a0:	add	fp, sp, #24
   195a4:	mov	r8, r2
   195a8:	cmp	r1, #0
   195ac:	blt	19644 <fputs@plt+0x8290>
   195b0:	mov	r7, r1
   195b4:	mov	r6, r0
   195b8:	ldr	r4, [r0, #12]
   195bc:	ldr	r5, [r4, #204]	; 0xcc
   195c0:	cmp	r5, #0
   195c4:	beq	195ec <fputs@plt+0x8238>
   195c8:	ldr	r0, [r6, #16]
   195cc:	ldr	r1, [r5]
   195d0:	cmp	r1, r0
   195d4:	ldreq	r1, [r5, #4]
   195d8:	cmpeq	r1, r7
   195dc:	beq	19658 <fputs@plt+0x82a4>
   195e0:	ldr	r5, [r5, #16]
   195e4:	cmp	r5, #0
   195e8:	bne	195cc <fputs@plt+0x8218>
   195ec:	ldr	r0, [r4]
   195f0:	mov	r2, #20
   195f4:	mov	r5, r3
   195f8:	mov	r3, #0
   195fc:	bl	19680 <fputs@plt+0x82cc>
   19600:	mov	r3, r5
   19604:	cmp	r0, #0
   19608:	beq	19644 <fputs@plt+0x8290>
   1960c:	mov	r5, r0
   19610:	ldr	r0, [r6, #16]
   19614:	stm	r5, {r0, r7}
   19618:	ldr	r0, [r4, #204]	; 0xcc
   1961c:	str	r0, [r5, #16]
   19620:	str	r5, [r4, #204]	; 0xcc
   19624:	ldrb	r0, [r6, #25]
   19628:	cmp	r0, #0
   1962c:	bne	19674 <fputs@plt+0x82c0>
   19630:	mov	r0, #1
   19634:	strb	r0, [r6, #25]
   19638:	mov	r0, #0
   1963c:	str	r0, [r6, #20]
   19640:	b	19674 <fputs@plt+0x82c0>
   19644:	cmp	r3, #0
   19648:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1964c:	mov	r0, r8
   19650:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   19654:	bx	r3
   19658:	ldr	r1, [r5, #12]
   1965c:	cmp	r1, #0
   19660:	beq	19674 <fputs@plt+0x82c0>
   19664:	ldr	r0, [r5, #8]
   19668:	mov	r4, r3
   1966c:	blx	r1
   19670:	mov	r3, r4
   19674:	str	r8, [r5, #8]
   19678:	str	r3, [r5, #12]
   1967c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19680:	push	{r4, r5, fp, lr}
   19684:	add	fp, sp, #8
   19688:	mov	r4, r2
   1968c:	bl	1a7c8 <fputs@plt+0x9414>
   19690:	mov	r5, r0
   19694:	cmp	r0, #0
   19698:	beq	196ac <fputs@plt+0x82f8>
   1969c:	mov	r0, r5
   196a0:	mov	r1, #0
   196a4:	mov	r2, r4
   196a8:	bl	11174 <memset@plt>
   196ac:	mov	r0, r5
   196b0:	pop	{r4, r5, fp, pc}
   196b4:	ldr	r0, [r0, #8]
   196b8:	ldr	r0, [r0, #12]
   196bc:	bx	lr
   196c0:	cmp	r0, #0
   196c4:	ldrhne	r0, [r0, #84]	; 0x54
   196c8:	moveq	r0, #0
   196cc:	bx	lr
   196d0:	mov	r1, r0
   196d4:	mov	r0, #0
   196d8:	cmp	r1, #0
   196dc:	ldrne	r2, [r1, #20]
   196e0:	cmpne	r2, #0
   196e4:	ldrhne	r0, [r1, #84]	; 0x54
   196e8:	bx	lr
   196ec:	push	{r4, r5, fp, lr}
   196f0:	add	fp, sp, #8
   196f4:	mov	r4, r0
   196f8:	bl	19714 <fputs@plt+0x8360>
   196fc:	bl	18594 <fputs@plt+0x71e0>
   19700:	mov	r5, r0
   19704:	mov	r0, r4
   19708:	bl	19768 <fputs@plt+0x83b4>
   1970c:	mov	r0, r5
   19710:	pop	{r4, r5, fp, pc}
   19714:	push	{r4, sl, fp, lr}
   19718:	add	fp, sp, #8
   1971c:	movw	r4, #6448	; 0x1930
   19720:	movt	r4, #8
   19724:	cmp	r0, #0
   19728:	beq	19750 <fputs@plt+0x839c>
   1972c:	ldr	r2, [r0, #20]
   19730:	cmp	r2, #0
   19734:	ldrhne	r3, [r0, #84]	; 0x54
   19738:	cmpne	r3, r1
   1973c:	bhi	19758 <fputs@plt+0x83a4>
   19740:	ldr	r0, [r0]
   19744:	cmp	r0, #0
   19748:	movne	r1, #25
   1974c:	blne	167f4 <fputs@plt+0x5440>
   19750:	mov	r0, r4
   19754:	pop	{r4, sl, fp, pc}
   19758:	add	r0, r1, r1, lsl #2
   1975c:	add	r4, r2, r0, lsl #3
   19760:	mov	r0, r4
   19764:	pop	{r4, sl, fp, pc}
   19768:	cmp	r0, #0
   1976c:	bxeq	lr
   19770:	push	{r4, sl, fp, lr}
   19774:	add	fp, sp, #8
   19778:	mov	r4, r0
   1977c:	ldr	r0, [r0]
   19780:	ldr	r1, [r4, #80]	; 0x50
   19784:	bl	18350 <fputs@plt+0x6f9c>
   19788:	str	r0, [r4, #80]	; 0x50
   1978c:	pop	{r4, sl, fp, lr}
   19790:	bx	lr
   19794:	push	{r4, r5, fp, lr}
   19798:	add	fp, sp, #8
   1979c:	mov	r4, r0
   197a0:	bl	19714 <fputs@plt+0x8360>
   197a4:	bl	1868c <fputs@plt+0x72d8>
   197a8:	mov	r5, r0
   197ac:	mov	r0, r4
   197b0:	bl	19768 <fputs@plt+0x83b4>
   197b4:	mov	r0, r5
   197b8:	pop	{r4, r5, fp, pc}
   197bc:	push	{r4, r5, fp, lr}
   197c0:	add	fp, sp, #8
   197c4:	mov	r4, r0
   197c8:	bl	19714 <fputs@plt+0x8360>
   197cc:	bl	186f0 <fputs@plt+0x733c>
   197d0:	mov	r5, r0
   197d4:	mov	r0, r4
   197d8:	bl	19768 <fputs@plt+0x83b4>
   197dc:	mov	r0, r5
   197e0:	pop	{r4, r5, fp, pc}
   197e4:	push	{r4, sl, fp, lr}
   197e8:	add	fp, sp, #8
   197ec:	vpush	{d8}
   197f0:	mov	r4, r0
   197f4:	bl	19714 <fputs@plt+0x8360>
   197f8:	bl	186f8 <fputs@plt+0x7344>
   197fc:	vmov.f64	d8, d0
   19800:	mov	r0, r4
   19804:	bl	19768 <fputs@plt+0x83b4>
   19808:	vmov.f64	d0, d8
   1980c:	vpop	{d8}
   19810:	pop	{r4, sl, fp, pc}
   19814:	push	{r4, r5, fp, lr}
   19818:	add	fp, sp, #8
   1981c:	mov	r4, r0
   19820:	bl	19714 <fputs@plt+0x8360>
   19824:	bl	18778 <fputs@plt+0x73c4>
   19828:	mov	r5, r0
   1982c:	mov	r0, r4
   19830:	bl	19768 <fputs@plt+0x83b4>
   19834:	mov	r0, r5
   19838:	pop	{r4, r5, fp, pc}
   1983c:	push	{r4, r5, r6, sl, fp, lr}
   19840:	add	fp, sp, #16
   19844:	mov	r4, r0
   19848:	bl	19714 <fputs@plt+0x8360>
   1984c:	bl	187f0 <fputs@plt+0x743c>
   19850:	mov	r5, r0
   19854:	mov	r6, r1
   19858:	mov	r0, r4
   1985c:	bl	19768 <fputs@plt+0x83b4>
   19860:	mov	r0, r5
   19864:	mov	r1, r6
   19868:	pop	{r4, r5, r6, sl, fp, pc}
   1986c:	push	{r4, r5, fp, lr}
   19870:	add	fp, sp, #8
   19874:	mov	r4, r0
   19878:	bl	19714 <fputs@plt+0x8360>
   1987c:	bl	18684 <fputs@plt+0x72d0>
   19880:	mov	r5, r0
   19884:	mov	r0, r4
   19888:	bl	19768 <fputs@plt+0x83b4>
   1988c:	mov	r0, r5
   19890:	pop	{r4, r5, fp, pc}
   19894:	push	{r4, r5, fp, lr}
   19898:	add	fp, sp, #8
   1989c:	mov	r4, r0
   198a0:	bl	19714 <fputs@plt+0x8360>
   198a4:	mov	r5, r0
   198a8:	ldrh	r0, [r0, #8]
   198ac:	tst	r0, #2048	; 0x800
   198b0:	movwne	r1, #59391	; 0xe7ff
   198b4:	andne	r0, r0, r1
   198b8:	orrne	r0, r0, #4096	; 0x1000
   198bc:	strhne	r0, [r5, #8]
   198c0:	mov	r0, r4
   198c4:	bl	19768 <fputs@plt+0x83b4>
   198c8:	mov	r0, r5
   198cc:	pop	{r4, r5, fp, pc}
   198d0:	push	{r4, r5, fp, lr}
   198d4:	add	fp, sp, #8
   198d8:	mov	r4, r0
   198dc:	bl	19714 <fputs@plt+0x8360>
   198e0:	bl	1885c <fputs@plt+0x74a8>
   198e4:	mov	r5, r0
   198e8:	mov	r0, r4
   198ec:	bl	19768 <fputs@plt+0x83b4>
   198f0:	mov	r0, r5
   198f4:	pop	{r4, r5, fp, pc}
   198f8:	push	{r4, r5, fp, lr}
   198fc:	add	fp, sp, #8
   19900:	mov	r4, r0
   19904:	bl	19714 <fputs@plt+0x8360>
   19908:	bl	18874 <fputs@plt+0x74c0>
   1990c:	mov	r5, r0
   19910:	mov	r0, r4
   19914:	bl	19768 <fputs@plt+0x83b4>
   19918:	mov	r0, r5
   1991c:	pop	{r4, r5, fp, pc}
   19920:	movw	r2, #34436	; 0x8684
   19924:	movt	r2, #1
   19928:	mov	r3, #0
   1992c:	b	19930 <fputs@plt+0x857c>
   19930:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19934:	add	fp, sp, #24
   19938:	mov	r6, r3
   1993c:	mov	r8, r2
   19940:	mov	r5, r1
   19944:	mov	r7, r0
   19948:	ldr	r4, [r0]
   1994c:	bl	196c0 <fputs@plt+0x830c>
   19950:	mov	r1, r0
   19954:	mov	r0, #0
   19958:	cmp	r5, #0
   1995c:	cmpge	r1, r5
   19960:	bgt	19968 <fputs@plt+0x85b4>
   19964:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19968:	mla	r0, r1, r6, r5
   1996c:	add	r0, r0, r0, lsl #2
   19970:	ldr	r1, [r7, #16]
   19974:	add	r0, r1, r0, lsl #3
   19978:	blx	r8
   1997c:	ldrb	r1, [r4, #69]	; 0x45
   19980:	cmp	r1, #0
   19984:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   19988:	mov	r0, r4
   1998c:	bl	1e9d8 <fputs@plt+0xd624>
   19990:	mov	r0, #0
   19994:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19998:	movw	r2, #34908	; 0x885c
   1999c:	movt	r2, #1
   199a0:	mov	r3, #0
   199a4:	b	19930 <fputs@plt+0x857c>
   199a8:	movw	r2, #34436	; 0x8684
   199ac:	movt	r2, #1
   199b0:	mov	r3, #1
   199b4:	b	19930 <fputs@plt+0x857c>
   199b8:	movw	r2, #34908	; 0x885c
   199bc:	movt	r2, #1
   199c0:	mov	r3, #1
   199c4:	b	19930 <fputs@plt+0x857c>
   199c8:	push	{fp, lr}
   199cc:	mov	fp, sp
   199d0:	sub	sp, sp, #8
   199d4:	mov	ip, #0
   199d8:	str	ip, [sp, #4]
   199dc:	ldr	ip, [fp, #8]
   199e0:	str	ip, [sp]
   199e4:	bl	199f0 <fputs@plt+0x863c>
   199e8:	mov	sp, fp
   199ec:	pop	{fp, pc}
   199f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   199f4:	add	fp, sp, #24
   199f8:	sub	sp, sp, #8
   199fc:	mov	r8, r3
   19a00:	mov	r5, r2
   19a04:	mov	r6, r1
   19a08:	mov	r4, r0
   19a0c:	bl	19b68 <fputs@plt+0x87b4>
   19a10:	ldr	r1, [fp, #8]
   19a14:	cmp	r0, #0
   19a18:	beq	19a38 <fputs@plt+0x8684>
   19a1c:	mov	r7, r0
   19a20:	add	r0, r1, #1
   19a24:	cmp	r0, #2
   19a28:	bcc	19ab8 <fputs@plt+0x8704>
   19a2c:	mov	r0, r5
   19a30:	blx	r1
   19a34:	b	19ab8 <fputs@plt+0x8704>
   19a38:	cmp	r5, #0
   19a3c:	beq	19ab4 <fputs@plt+0x8700>
   19a40:	ldr	r7, [fp, #12]
   19a44:	ldr	r0, [r4, #60]	; 0x3c
   19a48:	str	r1, [sp]
   19a4c:	add	r1, r6, r6, lsl #2
   19a50:	add	r0, r0, r1, lsl #3
   19a54:	sub	r6, r0, #40	; 0x28
   19a58:	mov	r0, r6
   19a5c:	mov	r1, r5
   19a60:	mov	r2, r8
   19a64:	mov	r3, r7
   19a68:	bl	18b40 <fputs@plt+0x778c>
   19a6c:	mov	r5, r0
   19a70:	cmp	r7, #0
   19a74:	beq	19a94 <fputs@plt+0x86e0>
   19a78:	cmp	r5, #0
   19a7c:	bne	19a94 <fputs@plt+0x86e0>
   19a80:	ldr	r0, [r4]
   19a84:	ldrb	r1, [r0, #66]	; 0x42
   19a88:	mov	r0, r6
   19a8c:	bl	312d8 <fputs@plt+0x1ff24>
   19a90:	mov	r5, r0
   19a94:	ldr	r0, [r4]
   19a98:	mov	r1, r5
   19a9c:	bl	167f4 <fputs@plt+0x5440>
   19aa0:	ldr	r0, [r4]
   19aa4:	mov	r1, r5
   19aa8:	sub	sp, fp, #24
   19aac:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   19ab0:	b	18350 <fputs@plt+0x6f9c>
   19ab4:	mov	r7, #0
   19ab8:	mov	r0, r7
   19abc:	sub	sp, fp, #24
   19ac0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19ac4:	push	{r4, sl, fp, lr}
   19ac8:	add	fp, sp, #8
   19acc:	sub	sp, sp, #8
   19ad0:	ldr	lr, [fp, #12]
   19ad4:	ldr	r3, [fp, #8]
   19ad8:	ldr	ip, [fp, #16]
   19adc:	subs	r4, r3, #-2147483648	; 0x80000000
   19ae0:	sbcs	r4, lr, #0
   19ae4:	bcc	19b04 <fputs@plt+0x8750>
   19ae8:	mov	r0, r2
   19aec:	mov	r1, ip
   19af0:	mov	r2, #0
   19af4:	bl	18a9c <fputs@plt+0x76e8>
   19af8:	mov	r0, #18
   19afc:	sub	sp, fp, #8
   19b00:	pop	{r4, sl, fp, pc}
   19b04:	mov	r4, #0
   19b08:	str	ip, [sp]
   19b0c:	str	r4, [sp, #4]
   19b10:	bl	199f0 <fputs@plt+0x863c>
   19b14:	sub	sp, fp, #8
   19b18:	pop	{r4, sl, fp, pc}
   19b1c:	push	{r4, r5, r6, sl, fp, lr}
   19b20:	add	fp, sp, #16
   19b24:	vpush	{d8}
   19b28:	vmov.f64	d8, d0
   19b2c:	mov	r5, r1
   19b30:	mov	r6, r0
   19b34:	bl	19b68 <fputs@plt+0x87b4>
   19b38:	mov	r4, r0
   19b3c:	cmp	r0, #0
   19b40:	bne	19b5c <fputs@plt+0x87a8>
   19b44:	ldr	r0, [r6, #60]	; 0x3c
   19b48:	add	r1, r5, r5, lsl #2
   19b4c:	add	r0, r0, r1, lsl #3
   19b50:	sub	r0, r0, #40	; 0x28
   19b54:	vmov.f64	d0, d8
   19b58:	bl	18ad4 <fputs@plt+0x7720>
   19b5c:	mov	r0, r4
   19b60:	vpop	{d8}
   19b64:	pop	{r4, r5, r6, sl, fp, pc}
   19b68:	push	{r4, r5, r6, r7, fp, lr}
   19b6c:	add	fp, sp, #16
   19b70:	mov	r5, r1
   19b74:	mov	r4, r0
   19b78:	bl	191cc <fputs@plt+0x7e18>
   19b7c:	cmp	r0, #0
   19b80:	beq	19b94 <fputs@plt+0x87e0>
   19b84:	movw	r0, #8202	; 0x200a
   19b88:	movt	r0, #1
   19b8c:	pop	{r4, r5, r6, r7, fp, lr}
   19b90:	b	13628 <fputs@plt+0x2274>
   19b94:	ldr	r0, [r4, #40]	; 0x28
   19b98:	movw	r1, #3491	; 0xda3
   19b9c:	movt	r1, #48626	; 0xbdf2
   19ba0:	cmp	r0, r1
   19ba4:	bne	19bb4 <fputs@plt+0x8800>
   19ba8:	ldr	r0, [r4, #76]	; 0x4c
   19bac:	cmp	r0, #0
   19bb0:	blt	19be8 <fputs@plt+0x8834>
   19bb4:	ldr	r0, [r4]
   19bb8:	mov	r1, #21
   19bbc:	bl	167f4 <fputs@plt+0x5440>
   19bc0:	ldr	r2, [r4, #168]	; 0xa8
   19bc4:	movw	r1, #22536	; 0x5808
   19bc8:	movt	r1, #8
   19bcc:	mov	r0, #21
   19bd0:	bl	158e8 <fputs@plt+0x4534>
   19bd4:	movw	r0, #8202	; 0x200a
   19bd8:	movt	r0, #1
   19bdc:	add	r0, r0, #8
   19be0:	pop	{r4, r5, r6, r7, fp, lr}
   19be4:	b	13628 <fputs@plt+0x2274>
   19be8:	cmp	r5, #1
   19bec:	ldrshge	r0, [r4, #68]	; 0x44
   19bf0:	cmpge	r0, r5
   19bf4:	bge	19c10 <fputs@plt+0x885c>
   19bf8:	ldr	r0, [r4]
   19bfc:	mov	r6, #25
   19c00:	mov	r1, #25
   19c04:	bl	167f4 <fputs@plt+0x5440>
   19c08:	mov	r0, r6
   19c0c:	pop	{r4, r5, r6, r7, fp, pc}
   19c10:	ldr	r0, [r4, #60]	; 0x3c
   19c14:	sub	r7, r5, #1
   19c18:	add	r1, r7, r7, lsl #2
   19c1c:	add	r6, r0, r1, lsl #3
   19c20:	mov	r0, r6
   19c24:	bl	18570 <fputs@plt+0x71bc>
   19c28:	mov	r0, #1
   19c2c:	strh	r0, [r6, #8]
   19c30:	ldr	r0, [r4]
   19c34:	mov	r6, #0
   19c38:	mov	r1, #0
   19c3c:	bl	167f4 <fputs@plt+0x5440>
   19c40:	ldrsb	r0, [r4, #89]	; 0x59
   19c44:	cmn	r0, #1
   19c48:	bgt	19c7c <fputs@plt+0x88c8>
   19c4c:	cmp	r5, #32
   19c50:	bgt	19c64 <fputs@plt+0x88b0>
   19c54:	ldr	r0, [r4, #188]	; 0xbc
   19c58:	mov	r1, #1
   19c5c:	tst	r0, r1, lsl r7
   19c60:	bne	19c70 <fputs@plt+0x88bc>
   19c64:	ldr	r0, [r4, #188]	; 0xbc
   19c68:	cmn	r0, #1
   19c6c:	bne	19c7c <fputs@plt+0x88c8>
   19c70:	ldrb	r0, [r4, #87]	; 0x57
   19c74:	orr	r0, r0, #1
   19c78:	strb	r0, [r4, #87]	; 0x57
   19c7c:	mov	r0, r6
   19c80:	pop	{r4, r5, r6, r7, fp, pc}
   19c84:	asr	r3, r2, #31
   19c88:	b	19c8c <fputs@plt+0x88d8>
   19c8c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19c90:	add	fp, sp, #24
   19c94:	mov	r8, r3
   19c98:	mov	r5, r2
   19c9c:	mov	r7, r1
   19ca0:	mov	r4, r0
   19ca4:	bl	19b68 <fputs@plt+0x87b4>
   19ca8:	mov	r6, r0
   19cac:	cmp	r0, #0
   19cb0:	beq	19cbc <fputs@plt+0x8908>
   19cb4:	mov	r0, r6
   19cb8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19cbc:	ldr	r0, [r4, #60]	; 0x3c
   19cc0:	add	r1, r7, r7, lsl #2
   19cc4:	add	r0, r0, r1, lsl #3
   19cc8:	sub	r0, r0, #40	; 0x28
   19ccc:	mov	r2, r5
   19cd0:	mov	r3, r8
   19cd4:	bl	18d48 <fputs@plt+0x7994>
   19cd8:	mov	r0, r6
   19cdc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19ce0:	b	19b68 <fputs@plt+0x87b4>
   19ce4:	push	{fp, lr}
   19ce8:	mov	fp, sp
   19cec:	sub	sp, sp, #8
   19cf0:	mov	ip, #1
   19cf4:	str	ip, [sp, #4]
   19cf8:	ldr	ip, [fp, #8]
   19cfc:	str	ip, [sp]
   19d00:	bl	199f0 <fputs@plt+0x863c>
   19d04:	mov	sp, fp
   19d08:	pop	{fp, pc}
   19d0c:	push	{r4, sl, fp, lr}
   19d10:	add	fp, sp, #8
   19d14:	sub	sp, sp, #8
   19d18:	ldr	lr, [fp, #12]
   19d1c:	ldr	r3, [fp, #8]
   19d20:	ldr	ip, [fp, #16]
   19d24:	subs	r4, r3, #-2147483648	; 0x80000000
   19d28:	sbcs	r4, lr, #0
   19d2c:	bcc	19d4c <fputs@plt+0x8998>
   19d30:	mov	r0, r2
   19d34:	mov	r1, ip
   19d38:	mov	r2, #0
   19d3c:	bl	18a9c <fputs@plt+0x76e8>
   19d40:	mov	r0, #18
   19d44:	sub	sp, fp, #8
   19d48:	pop	{r4, sl, fp, pc}
   19d4c:	ldr	r4, [fp, #20]
   19d50:	cmp	r4, #4
   19d54:	movweq	r4, #2
   19d58:	str	ip, [sp]
   19d5c:	str	r4, [sp, #4]
   19d60:	bl	199f0 <fputs@plt+0x863c>
   19d64:	sub	sp, fp, #8
   19d68:	pop	{r4, sl, fp, pc}
   19d6c:	push	{fp, lr}
   19d70:	mov	fp, sp
   19d74:	sub	sp, sp, #8
   19d78:	mov	ip, #2
   19d7c:	str	ip, [sp, #4]
   19d80:	ldr	ip, [fp, #8]
   19d84:	str	ip, [sp]
   19d88:	bl	199f0 <fputs@plt+0x863c>
   19d8c:	mov	sp, fp
   19d90:	pop	{fp, pc}
   19d94:	push	{r4, r5, r6, sl, fp, lr}
   19d98:	add	fp, sp, #16
   19d9c:	sub	sp, sp, #8
   19da0:	mov	r6, r2
   19da4:	mov	r4, r1
   19da8:	mov	r5, r0
   19dac:	mov	r0, r2
   19db0:	bl	18874 <fputs@plt+0x74c0>
   19db4:	sub	r0, r0, #1
   19db8:	cmp	r0, #3
   19dbc:	bhi	19e4c <fputs@plt+0x8a98>
   19dc0:	add	r1, pc, #0
   19dc4:	ldr	pc, [r1, r0, lsl #2]
   19dc8:	ldrdeq	r9, [r1], -r8
   19dcc:	andeq	r9, r1, r0, ror #28
   19dd0:	strdeq	r9, [r1], -r0
   19dd4:	andeq	r9, r1, ip, lsl lr
   19dd8:	ldrd	r2, [r6]
   19ddc:	mov	r0, r5
   19de0:	mov	r1, r4
   19de4:	sub	sp, fp, #16
   19de8:	pop	{r4, r5, r6, sl, fp, lr}
   19dec:	b	19c8c <fputs@plt+0x88d8>
   19df0:	ldr	r3, [r6, #12]
   19df4:	ldr	r2, [r6, #16]
   19df8:	ldrb	r0, [r6, #10]
   19dfc:	mvn	r1, #0
   19e00:	str	r1, [sp]
   19e04:	str	r0, [sp, #4]
   19e08:	mov	r0, r5
   19e0c:	mov	r1, r4
   19e10:	bl	199f0 <fputs@plt+0x863c>
   19e14:	sub	sp, fp, #16
   19e18:	pop	{r4, r5, r6, sl, fp, pc}
   19e1c:	ldrb	r0, [r6, #9]
   19e20:	tst	r0, #64	; 0x40
   19e24:	bne	19e78 <fputs@plt+0x8ac4>
   19e28:	ldr	r3, [r6, #12]
   19e2c:	ldr	r2, [r6, #16]
   19e30:	mvn	r0, #0
   19e34:	str	r0, [sp]
   19e38:	mov	r0, r5
   19e3c:	mov	r1, r4
   19e40:	bl	199c8 <fputs@plt+0x8614>
   19e44:	sub	sp, fp, #16
   19e48:	pop	{r4, r5, r6, sl, fp, pc}
   19e4c:	mov	r0, r5
   19e50:	mov	r1, r4
   19e54:	sub	sp, fp, #16
   19e58:	pop	{r4, r5, r6, sl, fp, lr}
   19e5c:	b	19ce0 <fputs@plt+0x892c>
   19e60:	vldr	d0, [r6]
   19e64:	mov	r0, r5
   19e68:	mov	r1, r4
   19e6c:	sub	sp, fp, #16
   19e70:	pop	{r4, r5, r6, sl, fp, lr}
   19e74:	b	19b1c <fputs@plt+0x8768>
   19e78:	ldr	r2, [r6]
   19e7c:	mov	r0, r5
   19e80:	mov	r1, r4
   19e84:	sub	sp, fp, #16
   19e88:	pop	{r4, r5, r6, sl, fp, lr}
   19e8c:	b	19e90 <fputs@plt+0x8adc>
   19e90:	push	{r4, r5, r6, r7, fp, lr}
   19e94:	add	fp, sp, #16
   19e98:	mov	r4, r2
   19e9c:	mov	r6, r1
   19ea0:	mov	r7, r0
   19ea4:	bl	19b68 <fputs@plt+0x87b4>
   19ea8:	mov	r5, r0
   19eac:	cmp	r0, #0
   19eb0:	beq	19ebc <fputs@plt+0x8b08>
   19eb4:	mov	r0, r5
   19eb8:	pop	{r4, r5, r6, r7, fp, pc}
   19ebc:	ldr	r0, [r7, #60]	; 0x3c
   19ec0:	add	r1, r6, r6, lsl #2
   19ec4:	add	r0, r0, r1, lsl #3
   19ec8:	sub	r0, r0, #40	; 0x28
   19ecc:	mov	r1, r4
   19ed0:	bl	18f0c <fputs@plt+0x7b58>
   19ed4:	mov	r0, r5
   19ed8:	pop	{r4, r5, r6, r7, fp, pc}
   19edc:	push	{r4, r5, fp, lr}
   19ee0:	add	fp, sp, #8
   19ee4:	mov	r5, r0
   19ee8:	ldr	r0, [r0]
   19eec:	ldr	r0, [r0, #92]	; 0x5c
   19ef0:	mov	ip, #18
   19ef4:	subs	r4, r0, r2
   19ef8:	rscs	r0, r3, r0, asr #31
   19efc:	bcc	19f0c <fputs@plt+0x8b58>
   19f00:	mov	r0, r5
   19f04:	bl	19e90 <fputs@plt+0x8adc>
   19f08:	mov	ip, r0
   19f0c:	ldr	r0, [r5]
   19f10:	mov	r1, ip
   19f14:	pop	{r4, r5, fp, lr}
   19f18:	b	18350 <fputs@plt+0x6f9c>
   19f1c:	cmp	r0, #0
   19f20:	ldrshne	r0, [r0, #68]	; 0x44
   19f24:	moveq	r0, #0
   19f28:	bx	lr
   19f2c:	mov	r2, r0
   19f30:	mov	r0, #0
   19f34:	cmp	r2, #0
   19f38:	bxeq	lr
   19f3c:	cmp	r1, #1
   19f40:	ldrshge	r3, [r2, #70]	; 0x46
   19f44:	cmpge	r3, r1
   19f48:	ldrge	r0, [r2, #64]	; 0x40
   19f4c:	addge	r0, r0, r1, lsl #2
   19f50:	ldrge	r0, [r0, #-4]
   19f54:	bx	lr
   19f58:	push	{r4, r5, fp, lr}
   19f5c:	add	fp, sp, #8
   19f60:	mov	r4, r1
   19f64:	mov	r5, r0
   19f68:	mov	r0, r1
   19f6c:	bl	1358c <fputs@plt+0x21d8>
   19f70:	mov	r2, r0
   19f74:	mov	r0, r5
   19f78:	mov	r1, r4
   19f7c:	pop	{r4, r5, fp, lr}
   19f80:	b	19f84 <fputs@plt+0x8bd0>
   19f84:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   19f88:	add	fp, sp, #24
   19f8c:	mov	r6, r0
   19f90:	mov	r0, #0
   19f94:	cmp	r6, #0
   19f98:	movne	r8, r1
   19f9c:	cmpne	r1, #0
   19fa0:	bne	19fa8 <fputs@plt+0x8bf4>
   19fa4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19fa8:	ldrsh	r1, [r6, #70]	; 0x46
   19fac:	cmp	r1, #1
   19fb0:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   19fb4:	mov	r9, r2
   19fb8:	ldr	r4, [r6, #64]	; 0x40
   19fbc:	mov	r5, #0
   19fc0:	b	19fd8 <fputs@plt+0x8c24>
   19fc4:	add	r5, r5, #1
   19fc8:	ldrsh	r0, [r6, #70]	; 0x46
   19fcc:	cmp	r5, r0
   19fd0:	movge	r0, #0
   19fd4:	popge	{r4, r5, r6, r7, r8, r9, fp, pc}
   19fd8:	ldr	r7, [r4, r5, lsl #2]
   19fdc:	cmp	r7, #0
   19fe0:	beq	19fc4 <fputs@plt+0x8c10>
   19fe4:	mov	r0, r7
   19fe8:	mov	r1, r8
   19fec:	mov	r2, r9
   19ff0:	bl	1133c <strncmp@plt>
   19ff4:	cmp	r0, #0
   19ff8:	bne	19fc4 <fputs@plt+0x8c10>
   19ffc:	ldrb	r0, [r7, r9]
   1a000:	cmp	r0, #0
   1a004:	bne	19fc4 <fputs@plt+0x8c10>
   1a008:	add	r0, r5, #1
   1a00c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a010:	ldrh	ip, [r1, #68]	; 0x44
   1a014:	ldrh	r3, [r0, #68]	; 0x44
   1a018:	mov	r2, #1
   1a01c:	cmp	r3, ip
   1a020:	bne	1a078 <fputs@plt+0x8cc4>
   1a024:	ldrsb	r2, [r1, #89]	; 0x59
   1a028:	cmn	r2, #1
   1a02c:	bgt	1a044 <fputs@plt+0x8c90>
   1a030:	ldr	r2, [r1, #188]	; 0xbc
   1a034:	cmp	r2, #0
   1a038:	ldrbne	r2, [r1, #87]	; 0x57
   1a03c:	orrne	r2, r2, #1
   1a040:	strbne	r2, [r1, #87]	; 0x57
   1a044:	ldrsb	r2, [r0, #89]	; 0x59
   1a048:	cmn	r2, #1
   1a04c:	bgt	1a064 <fputs@plt+0x8cb0>
   1a050:	ldr	r2, [r0, #188]	; 0xbc
   1a054:	cmp	r2, #0
   1a058:	ldrbne	r2, [r0, #87]	; 0x57
   1a05c:	orrne	r2, r2, #1
   1a060:	strbne	r2, [r0, #87]	; 0x57
   1a064:	push	{fp, lr}
   1a068:	mov	fp, sp
   1a06c:	bl	1a080 <fputs@plt+0x8ccc>
   1a070:	mov	r2, #0
   1a074:	pop	{fp, lr}
   1a078:	mov	r0, r2
   1a07c:	bx	lr
   1a080:	push	{r4, r5, r6, r7, fp, lr}
   1a084:	add	fp, sp, #16
   1a088:	mov	r5, r0
   1a08c:	ldrsh	r0, [r0, #68]	; 0x44
   1a090:	cmp	r0, #1
   1a094:	poplt	{r4, r5, r6, r7, fp, pc}
   1a098:	mov	r4, r1
   1a09c:	mov	r6, #0
   1a0a0:	mov	r7, #0
   1a0a4:	ldr	r0, [r4, #60]	; 0x3c
   1a0a8:	add	r0, r0, r6
   1a0ac:	ldr	r1, [r5, #60]	; 0x3c
   1a0b0:	add	r1, r1, r6
   1a0b4:	bl	38a24 <fputs@plt+0x27670>
   1a0b8:	add	r6, r6, #40	; 0x28
   1a0bc:	add	r7, r7, #1
   1a0c0:	ldrsh	r0, [r5, #68]	; 0x44
   1a0c4:	cmp	r7, r0
   1a0c8:	blt	1a0a4 <fputs@plt+0x8cf0>
   1a0cc:	pop	{r4, r5, r6, r7, fp, pc}
   1a0d0:	cmp	r0, #0
   1a0d4:	ldrne	r0, [r0]
   1a0d8:	moveq	r0, #0
   1a0dc:	bx	lr
   1a0e0:	cmp	r0, #0
   1a0e4:	moveq	r0, #1
   1a0e8:	ldrbne	r0, [r0, #89]	; 0x59
   1a0ec:	ubfxne	r0, r0, #5, #1
   1a0f0:	bx	lr
   1a0f4:	mov	r1, r0
   1a0f8:	mov	r0, #0
   1a0fc:	cmp	r1, #0
   1a100:	beq	1a128 <fputs@plt+0x8d74>
   1a104:	ldr	r2, [r1, #76]	; 0x4c
   1a108:	cmp	r2, #0
   1a10c:	bxlt	lr
   1a110:	ldr	r0, [r1, #40]	; 0x28
   1a114:	movw	r1, #62045	; 0xf25d
   1a118:	movt	r1, #16909	; 0x420d
   1a11c:	add	r0, r0, r1
   1a120:	clz	r0, r0
   1a124:	lsr	r0, r0, #5
   1a128:	bx	lr
   1a12c:	add	r2, r1, #52	; 0x34
   1a130:	cmp	r1, #0
   1a134:	addeq	r2, r0, #4
   1a138:	ldr	r0, [r2]
   1a13c:	bx	lr
   1a140:	add	r1, r0, r1, lsl #2
   1a144:	ldr	r0, [r1, #108]!	; 0x6c
   1a148:	cmp	r2, #0
   1a14c:	movne	r2, #0
   1a150:	strne	r2, [r1]
   1a154:	bx	lr
   1a158:	push	{r4, sl, fp, lr}
   1a15c:	add	fp, sp, #8
   1a160:	mov	r4, r0
   1a164:	bl	18874 <fputs@plt+0x74c0>
   1a168:	cmp	r0, #3
   1a16c:	popne	{r4, sl, fp, pc}
   1a170:	mov	r0, r4
   1a174:	mov	r1, #0
   1a178:	bl	1a188 <fputs@plt+0x8dd4>
   1a17c:	mov	r0, r4
   1a180:	pop	{r4, sl, fp, lr}
   1a184:	b	18874 <fputs@plt+0x74c0>
   1a188:	push	{r4, r5, r6, sl, fp, lr}
   1a18c:	add	fp, sp, #16
   1a190:	sub	sp, sp, #16
   1a194:	mov	r5, r1
   1a198:	mov	r4, r0
   1a19c:	ldr	r2, [r0, #12]
   1a1a0:	ldr	r0, [r0, #16]
   1a1a4:	ldrb	r6, [r4, #10]
   1a1a8:	add	r1, sp, #8
   1a1ac:	mov	r3, r6
   1a1b0:	bl	31a00 <fputs@plt+0x2064c>
   1a1b4:	cmp	r0, #0
   1a1b8:	beq	1a1f8 <fputs@plt+0x8e44>
   1a1bc:	ldr	r2, [r4, #12]
   1a1c0:	ldr	r0, [r4, #16]
   1a1c4:	mov	r1, sp
   1a1c8:	mov	r3, r6
   1a1cc:	bl	320e0 <fputs@plt+0x20d2c>
   1a1d0:	cmp	r0, #0
   1a1d4:	beq	1a200 <fputs@plt+0x8e4c>
   1a1d8:	vldr	d16, [sp, #8]
   1a1dc:	vstr	d16, [r4]
   1a1e0:	ldrh	r0, [r4, #8]
   1a1e4:	orr	r0, r0, #8
   1a1e8:	strh	r0, [r4, #8]
   1a1ec:	cmp	r5, #0
   1a1f0:	movne	r0, r4
   1a1f4:	blne	38c88 <fputs@plt+0x278d4>
   1a1f8:	sub	sp, fp, #16
   1a1fc:	pop	{r4, r5, r6, sl, fp, pc}
   1a200:	ldm	sp, {r0, r1}
   1a204:	strd	r0, [r4]
   1a208:	ldrh	r0, [r4, #8]
   1a20c:	orr	r0, r0, #4
   1a210:	strh	r0, [r4, #8]
   1a214:	sub	sp, fp, #16
   1a218:	pop	{r4, r5, r6, sl, fp, pc}
   1a21c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a220:	add	fp, sp, #28
   1a224:	sub	sp, sp, #68	; 0x44
   1a228:	str	r3, [fp, #-40]	; 0xffffffd8
   1a22c:	str	r2, [sp, #28]
   1a230:	str	r1, [sp, #24]
   1a234:	mov	r7, r0
   1a238:	mov	r0, #0
   1a23c:	str	r0, [fp, #-32]	; 0xffffffe0
   1a240:	ldr	r5, [fp, #20]
   1a244:	str	r0, [r5]
   1a248:	mov	r0, r7
   1a24c:	mov	r2, #28
   1a250:	mov	r3, #0
   1a254:	bl	19680 <fputs@plt+0x82cc>
   1a258:	mov	sl, r0
   1a25c:	ldr	r0, [fp, #16]
   1a260:	cmp	r0, #0
   1a264:	mov	r4, r0
   1a268:	movwne	r4, #1
   1a26c:	cmp	sl, #0
   1a270:	beq	1a654 <fputs@plt+0x92a0>
   1a274:	mov	r8, #0
   1a278:	mov	r0, r7
   1a27c:	mov	r2, #544	; 0x220
   1a280:	mov	r3, #0
   1a284:	bl	1a7c8 <fputs@plt+0x9414>
   1a288:	mov	r6, r0
   1a28c:	cmp	r0, #0
   1a290:	beq	1a65c <fputs@plt+0x92a8>
   1a294:	str	r4, [sp, #32]
   1a298:	add	r0, r6, #4
   1a29c:	str	r0, [sp, #20]
   1a2a0:	add	r0, r6, #444	; 0x1bc
   1a2a4:	str	r0, [sp, #8]
   1a2a8:	movw	r9, #25937	; 0x6551
   1a2ac:	movt	r9, #8
   1a2b0:	movw	r4, #65534	; 0xfffe
   1a2b4:	movw	r8, #17021	; 0x427d
   1a2b8:	movt	r8, #8
   1a2bc:	mov	r1, #0
   1a2c0:	mov	r0, #0
   1a2c4:	str	r0, [sp, #36]	; 0x24
   1a2c8:	str	r6, [sp, #48]	; 0x30
   1a2cc:	str	sl, [sp, #44]	; 0x2c
   1a2d0:	str	r7, [fp, #-44]	; 0xffffffd4
   1a2d4:	str	r1, [sp, #40]	; 0x28
   1a2d8:	ldr	r0, [sp, #20]
   1a2dc:	mov	r1, #0
   1a2e0:	mov	r2, #540	; 0x21c
   1a2e4:	bl	11174 <memset@plt>
   1a2e8:	str	r7, [r6]
   1a2ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a2f0:	mov	r0, r7
   1a2f4:	bl	13cb4 <fputs@plt+0x2900>
   1a2f8:	mov	r0, #0
   1a2fc:	str	r0, [fp, #-32]	; 0xffffffe0
   1a300:	mov	r0, r7
   1a304:	bl	139c8 <fputs@plt+0x2614>
   1a308:	mov	r0, r6
   1a30c:	mov	r1, #0
   1a310:	ldr	r2, [sp, #28]
   1a314:	ldr	r3, [sp, #24]
   1a318:	bl	1a7e0 <fputs@plt+0x942c>
   1a31c:	cmp	r0, #0
   1a320:	beq	1a6a8 <fputs@plt+0x92f4>
   1a324:	ldrb	r1, [r0, #42]	; 0x2a
   1a328:	tst	r1, #16
   1a32c:	bne	1a67c <fputs@plt+0x92c8>
   1a330:	ldrb	r1, [r0, #42]	; 0x2a
   1a334:	tst	r1, #32
   1a338:	bne	1a688 <fputs@plt+0x92d4>
   1a33c:	ldr	r1, [r0, #12]
   1a340:	cmp	r1, #0
   1a344:	bne	1a694 <fputs@plt+0x92e0>
   1a348:	ldrsh	r7, [r0, #34]	; 0x22
   1a34c:	mov	r6, #0
   1a350:	cmp	r7, #1
   1a354:	str	r0, [fp, #-36]	; 0xffffffdc
   1a358:	blt	1a3a4 <fputs@plt+0x8ff0>
   1a35c:	ldr	sl, [r0, #4]
   1a360:	ldr	r0, [sl]
   1a364:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1a368:	bl	15b10 <fputs@plt+0x475c>
   1a36c:	cmp	r0, #0
   1a370:	beq	1a3a4 <fputs@plt+0x8ff0>
   1a374:	mov	r1, #1
   1a378:	mov	r6, r1
   1a37c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a380:	ldrsh	r7, [r0, #34]	; 0x22
   1a384:	cmp	r1, r7
   1a388:	bge	1a3a4 <fputs@plt+0x8ff0>
   1a38c:	ldr	r0, [sl, r6, lsl #4]
   1a390:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1a394:	bl	15b10 <fputs@plt+0x475c>
   1a398:	add	r1, r6, #1
   1a39c:	cmp	r0, #0
   1a3a0:	bne	1a378 <fputs@plt+0x8fc4>
   1a3a4:	cmp	r6, r7
   1a3a8:	beq	1a6dc <fputs@plt+0x9328>
   1a3ac:	ldr	r0, [fp, #16]
   1a3b0:	cmp	r0, #0
   1a3b4:	beq	1a488 <fputs@plt+0x90d4>
   1a3b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1a3bc:	ldrb	r0, [r0, #26]
   1a3c0:	mov	sl, #0
   1a3c4:	tst	r0, #8
   1a3c8:	bne	1a3d4 <fputs@plt+0x9020>
   1a3cc:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1a3d0:	b	1a424 <fputs@plt+0x9070>
   1a3d4:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1a3d8:	ldr	r0, [r5, #16]
   1a3dc:	cmp	r0, #0
   1a3e0:	beq	1a424 <fputs@plt+0x9070>
   1a3e4:	mov	sl, #0
   1a3e8:	ldr	r1, [r0, #20]
   1a3ec:	cmp	r1, #1
   1a3f0:	blt	1a418 <fputs@plt+0x9064>
   1a3f4:	add	r1, r0, #36	; 0x24
   1a3f8:	ldr	r2, [r0, #20]
   1a3fc:	mov	r3, #0
   1a400:	ldr	r7, [r1, r3, lsl #3]
   1a404:	cmp	r7, r6
   1a408:	moveq	sl, r8
   1a40c:	add	r3, r3, #1
   1a410:	cmp	r3, r2
   1a414:	blt	1a400 <fputs@plt+0x904c>
   1a418:	ldr	r0, [r0, #4]
   1a41c:	cmp	r0, #0
   1a420:	bne	1a3e8 <fputs@plt+0x9034>
   1a424:	ldr	r0, [r5, #8]
   1a428:	cmp	r0, #0
   1a42c:	bne	1a440 <fputs@plt+0x908c>
   1a430:	b	1a480 <fputs@plt+0x90cc>
   1a434:	ldr	r0, [r0, #20]
   1a438:	cmp	r0, #0
   1a43c:	beq	1a480 <fputs@plt+0x90cc>
   1a440:	ldrh	r1, [r0, #50]	; 0x32
   1a444:	cmp	r1, #0
   1a448:	beq	1a434 <fputs@plt+0x9080>
   1a44c:	ldrh	r1, [r0, #50]	; 0x32
   1a450:	ldr	r2, [r0, #4]
   1a454:	mov	r3, #0
   1a458:	ldrh	r7, [r2], #2
   1a45c:	sxth	r5, r7
   1a460:	cmp	r6, r5
   1a464:	moveq	sl, r9
   1a468:	cmp	r7, r4
   1a46c:	moveq	sl, r9
   1a470:	add	r3, r3, #1
   1a474:	cmp	r3, r1
   1a478:	bcc	1a458 <fputs@plt+0x90a4>
   1a47c:	b	1a434 <fputs@plt+0x9080>
   1a480:	cmp	sl, #0
   1a484:	bne	1a700 <fputs@plt+0x934c>
   1a488:	ldr	r0, [sp, #48]	; 0x30
   1a48c:	bl	1a9a0 <fputs@plt+0x95ec>
   1a490:	mov	sl, r0
   1a494:	ldr	r0, [sp, #44]	; 0x2c
   1a498:	str	sl, [r0, #20]
   1a49c:	cmp	sl, #0
   1a4a0:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1a4a4:	beq	1a5c4 <fputs@plt+0x9210>
   1a4a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a4ac:	ldr	r7, [r0, #64]	; 0x40
   1a4b0:	mov	r0, r5
   1a4b4:	mov	r1, r7
   1a4b8:	bl	1aa0c <fputs@plt+0x9658>
   1a4bc:	mov	r2, r0
   1a4c0:	ldm	r7, {r0, r1}
   1a4c4:	stm	sp, {r0, r1}
   1a4c8:	mov	r0, sl
   1a4cc:	mov	r1, #2
   1a4d0:	mov	r7, r2
   1a4d4:	ldr	r3, [sp, #32]
   1a4d8:	bl	1aa5c <fputs@plt+0x96a8>
   1a4dc:	mov	r0, sl
   1a4e0:	mov	r1, #1
   1a4e4:	bl	1aaa0 <fputs@plt+0x96ec>
   1a4e8:	mov	r0, sl
   1a4ec:	mov	r1, #9
   1a4f0:	movw	r2, #2912	; 0xb60
   1a4f4:	movt	r2, #8
   1a4f8:	bl	1aac8 <fputs@plt+0x9714>
   1a4fc:	str	r0, [sp, #12]
   1a500:	mov	r0, sl
   1a504:	str	r7, [sp, #16]
   1a508:	mov	r1, r7
   1a50c:	bl	1abbc <fputs@plt+0x9808>
   1a510:	ldrb	r0, [r5, #69]	; 0x45
   1a514:	cmp	r0, #0
   1a518:	bne	1a5c4 <fputs@plt+0x9210>
   1a51c:	ldr	r0, [sp, #16]
   1a520:	ldr	r3, [sp, #12]
   1a524:	str	r0, [r3, #4]
   1a528:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a52c:	ldr	r0, [r1, #28]
   1a530:	ldr	r2, [sp, #32]
   1a534:	str	r2, [r3, #12]
   1a538:	str	r0, [r3, #8]
   1a53c:	ldr	r2, [r1]
   1a540:	mov	r0, sl
   1a544:	mov	r1, #1
   1a548:	mov	r3, #0
   1a54c:	bl	1ac10 <fputs@plt+0x985c>
   1a550:	ldrb	r0, [r5, #69]	; 0x45
   1a554:	cmp	r0, #0
   1a558:	bne	1a5c4 <fputs@plt+0x9210>
   1a55c:	ldr	r1, [sp, #16]
   1a560:	ldr	r0, [fp, #16]
   1a564:	cmp	r0, #0
   1a568:	ldr	r3, [sp, #12]
   1a56c:	movne	r0, #55	; 0x37
   1a570:	strbne	r0, [r3, #20]
   1a574:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1a578:	ldr	r0, [r2, #28]
   1a57c:	str	r1, [r3, #32]
   1a580:	mov	r1, #242	; 0xf2
   1a584:	strb	r1, [r3, #21]
   1a588:	str	r0, [r3, #28]
   1a58c:	ldrsh	r0, [r2, #34]	; 0x22
   1a590:	add	r0, r0, #1
   1a594:	str	r0, [r3, #36]	; 0x24
   1a598:	ldrsh	r0, [r2, #34]	; 0x22
   1a59c:	str	r0, [r3, #88]	; 0x58
   1a5a0:	ldr	r0, [sp, #8]
   1a5a4:	mov	r2, #1
   1a5a8:	strh	r2, [r0]
   1a5ac:	ldr	r1, [sp, #48]	; 0x30
   1a5b0:	str	r2, [r1, #72]	; 0x48
   1a5b4:	str	r2, [r1, #76]	; 0x4c
   1a5b8:	mov	r0, sl
   1a5bc:	bl	1acb4 <fputs@plt+0x9900>
   1a5c0:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1a5c4:	ldr	sl, [sp, #44]	; 0x2c
   1a5c8:	str	r6, [sl, #12]
   1a5cc:	ldr	r0, [sp, #32]
   1a5d0:	str	r0, [sl]
   1a5d4:	str	r5, [sl, #24]
   1a5d8:	ldrb	r0, [r5, #69]	; 0x45
   1a5dc:	cmp	r0, #0
   1a5e0:	mov	r7, r5
   1a5e4:	ldr	r6, [sp, #48]	; 0x30
   1a5e8:	ldr	r0, [sp, #40]	; 0x28
   1a5ec:	bne	1a740 <fputs@plt+0x938c>
   1a5f0:	ldr	r0, [sl, #20]
   1a5f4:	mov	r1, #1
   1a5f8:	mov	r7, sl
   1a5fc:	ldr	sl, [fp, #8]
   1a600:	mov	r2, sl
   1a604:	ldr	r5, [fp, #12]
   1a608:	mov	r3, r5
   1a60c:	bl	19c8c <fputs@plt+0x88d8>
   1a610:	sub	r0, fp, #32
   1a614:	str	r0, [sp]
   1a618:	mov	sl, r7
   1a61c:	mov	r0, r7
   1a620:	ldr	r2, [fp, #8]
   1a624:	mov	r3, r5
   1a628:	bl	1af4c <fputs@plt+0x9b98>
   1a62c:	ldr	r1, [sp, #36]	; 0x24
   1a630:	add	r1, r1, #1
   1a634:	cmp	r1, #49	; 0x31
   1a638:	bhi	1a73c <fputs@plt+0x9388>
   1a63c:	str	r1, [sp, #36]	; 0x24
   1a640:	mov	r1, #17
   1a644:	cmp	r0, #17
   1a648:	ldr	r7, [fp, #-44]	; 0xffffffd4
   1a64c:	beq	1a2d4 <fputs@plt+0x8f20>
   1a650:	b	1a740 <fputs@plt+0x938c>
   1a654:	mov	r6, #0
   1a658:	mov	r8, #0
   1a65c:	ldrb	r0, [r7, #69]	; 0x45
   1a660:	cmp	r0, #0
   1a664:	beq	1a670 <fputs@plt+0x92bc>
   1a668:	mov	r4, #0
   1a66c:	b	1a754 <fputs@plt+0x93a0>
   1a670:	str	sl, [r5]
   1a674:	mov	r4, #0
   1a678:	b	1a770 <fputs@plt+0x93bc>
   1a67c:	movw	r1, #16913	; 0x4211
   1a680:	movt	r1, #8
   1a684:	b	1a69c <fputs@plt+0x92e8>
   1a688:	movw	r1, #16943	; 0x422f
   1a68c:	movt	r1, #8
   1a690:	b	1a69c <fputs@plt+0x92e8>
   1a694:	movw	r1, #16979	; 0x4253
   1a698:	movt	r1, #8
   1a69c:	mov	r0, r6
   1a6a0:	ldr	r2, [sp, #28]
   1a6a4:	bl	1a8e8 <fputs@plt+0x9534>
   1a6a8:	ldr	r0, [r6, #4]
   1a6ac:	mov	r4, #1
   1a6b0:	cmp	r0, #0
   1a6b4:	beq	1a6d4 <fputs@plt+0x9320>
   1a6b8:	mov	r5, #0
   1a6bc:	mov	r0, r7
   1a6c0:	mov	r1, #0
   1a6c4:	bl	13cb4 <fputs@plt+0x2900>
   1a6c8:	ldr	r0, [r6, #4]
   1a6cc:	str	r0, [fp, #-32]	; 0xffffffe0
   1a6d0:	str	r5, [r6, #4]
   1a6d4:	mov	r8, r6
   1a6d8:	b	1a754 <fputs@plt+0x93a0>
   1a6dc:	ldr	r7, [fp, #-44]	; 0xffffffd4
   1a6e0:	mov	r0, r7
   1a6e4:	mov	r1, #0
   1a6e8:	bl	13cb4 <fputs@plt+0x2900>
   1a6ec:	movw	r1, #17000	; 0x4268
   1a6f0:	movt	r1, #8
   1a6f4:	mov	r0, r7
   1a6f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1a6fc:	b	1a720 <fputs@plt+0x936c>
   1a700:	ldr	r7, [fp, #-44]	; 0xffffffd4
   1a704:	mov	r0, r7
   1a708:	mov	r1, #0
   1a70c:	bl	13cb4 <fputs@plt+0x2900>
   1a710:	movw	r1, #17033	; 0x4289
   1a714:	movt	r1, #8
   1a718:	mov	r0, r7
   1a71c:	mov	r2, sl
   1a720:	bl	1a96c <fputs@plt+0x95b8>
   1a724:	str	r0, [fp, #-32]	; 0xffffffe0
   1a728:	mov	r4, #1
   1a72c:	ldr	r6, [sp, #48]	; 0x30
   1a730:	mov	r8, r6
   1a734:	ldr	sl, [sp, #44]	; 0x2c
   1a738:	b	1a754 <fputs@plt+0x93a0>
   1a73c:	ldr	r7, [fp, #-44]	; 0xffffffd4
   1a740:	mov	r4, r0
   1a744:	cmp	r0, #0
   1a748:	mov	r8, r6
   1a74c:	ldr	r5, [fp, #20]
   1a750:	beq	1a65c <fputs@plt+0x92a8>
   1a754:	cmp	sl, #0
   1a758:	ldrne	r0, [sl, #20]
   1a75c:	cmpne	r0, #0
   1a760:	blne	18300 <fputs@plt+0x6f4c>
   1a764:	mov	r0, r7
   1a768:	mov	r1, sl
   1a76c:	bl	13cb4 <fputs@plt+0x2900>
   1a770:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1a774:	movw	r2, #17688	; 0x4518
   1a778:	movt	r2, #8
   1a77c:	cmp	r5, #0
   1a780:	moveq	r2, r5
   1a784:	mov	r0, r7
   1a788:	mov	r1, r4
   1a78c:	mov	r3, r5
   1a790:	bl	16724 <fputs@plt+0x5370>
   1a794:	mov	r0, r7
   1a798:	mov	r1, r5
   1a79c:	bl	13cb4 <fputs@plt+0x2900>
   1a7a0:	mov	r0, r6
   1a7a4:	bl	1b0a4 <fputs@plt+0x9cf0>
   1a7a8:	mov	r0, r7
   1a7ac:	mov	r1, r8
   1a7b0:	bl	13cb4 <fputs@plt+0x2900>
   1a7b4:	mov	r0, r7
   1a7b8:	mov	r1, r4
   1a7bc:	bl	18350 <fputs@plt+0x6f9c>
   1a7c0:	sub	sp, fp, #28
   1a7c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a7c8:	cmp	r0, #0
   1a7cc:	beq	1a7d4 <fputs@plt+0x9420>
   1a7d0:	b	209ac <fputs@plt+0xf5f8>
   1a7d4:	mov	r0, r2
   1a7d8:	mov	r1, r3
   1a7dc:	b	140d0 <fputs@plt+0x2d1c>
   1a7e0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a7e4:	add	fp, sp, #24
   1a7e8:	sub	sp, sp, #8
   1a7ec:	mov	r6, r3
   1a7f0:	mov	r5, r2
   1a7f4:	mov	r7, r1
   1a7f8:	mov	r4, r0
   1a7fc:	bl	46838 <fputs@plt+0x35484>
   1a800:	mov	r1, r0
   1a804:	mov	r0, #0
   1a808:	cmp	r1, #0
   1a80c:	bne	1a828 <fputs@plt+0x9474>
   1a810:	ldr	r0, [r4]
   1a814:	mov	r1, r5
   1a818:	mov	r2, r6
   1a81c:	bl	1f6d0 <fputs@plt+0xe31c>
   1a820:	cmp	r0, #0
   1a824:	beq	1a830 <fputs@plt+0x947c>
   1a828:	sub	sp, fp, #24
   1a82c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a830:	movw	r0, #22651	; 0x587b
   1a834:	movt	r0, #8
   1a838:	movw	r8, #22638	; 0x586e
   1a83c:	movt	r8, #8
   1a840:	cmp	r7, #0
   1a844:	moveq	r8, r0
   1a848:	ldr	r7, [r4]
   1a84c:	mov	r0, r7
   1a850:	mov	r1, r6
   1a854:	bl	1e7b0 <fputs@plt+0xd3fc>
   1a858:	cmp	r0, #0
   1a85c:	ble	1a884 <fputs@plt+0x94d0>
   1a860:	cmp	r6, #0
   1a864:	beq	1a8bc <fputs@plt+0x9508>
   1a868:	str	r5, [sp]
   1a86c:	movw	r1, #22665	; 0x5889
   1a870:	movt	r1, #8
   1a874:	mov	r0, r4
   1a878:	mov	r2, r8
   1a87c:	mov	r3, r6
   1a880:	b	1a8d0 <fputs@plt+0x951c>
   1a884:	add	r0, r7, #320	; 0x140
   1a888:	mov	r1, r5
   1a88c:	bl	43714 <fputs@plt+0x32360>
   1a890:	cmp	r0, #0
   1a894:	beq	1a860 <fputs@plt+0x94ac>
   1a898:	mov	r7, r0
   1a89c:	mov	r0, r4
   1a8a0:	mov	r1, r7
   1a8a4:	bl	46888 <fputs@plt+0x354d4>
   1a8a8:	cmp	r0, #0
   1a8ac:	beq	1a860 <fputs@plt+0x94ac>
   1a8b0:	ldr	r0, [r7, #16]
   1a8b4:	sub	sp, fp, #24
   1a8b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a8bc:	movw	r1, #22675	; 0x5893
   1a8c0:	movt	r1, #8
   1a8c4:	mov	r0, r4
   1a8c8:	mov	r2, r8
   1a8cc:	mov	r3, r5
   1a8d0:	bl	1a8e8 <fputs@plt+0x9534>
   1a8d4:	mov	r0, #1
   1a8d8:	strb	r0, [r4, #17]
   1a8dc:	mov	r0, #0
   1a8e0:	sub	sp, fp, #24
   1a8e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a8e8:	sub	sp, sp, #8
   1a8ec:	push	{r4, r5, r6, sl, fp, lr}
   1a8f0:	add	fp, sp, #16
   1a8f4:	sub	sp, sp, #8
   1a8f8:	mov	r4, r0
   1a8fc:	str	r3, [fp, #12]
   1a900:	str	r2, [fp, #8]
   1a904:	ldr	r5, [r0]
   1a908:	add	r2, fp, #8
   1a90c:	str	r2, [sp, #4]
   1a910:	mov	r0, r5
   1a914:	bl	236dc <fputs@plt+0x12328>
   1a918:	mov	r6, r0
   1a91c:	ldrb	r0, [r5, #73]	; 0x49
   1a920:	cmp	r0, #0
   1a924:	beq	1a938 <fputs@plt+0x9584>
   1a928:	mov	r0, r5
   1a92c:	mov	r1, r6
   1a930:	bl	13cb4 <fputs@plt+0x2900>
   1a934:	b	1a95c <fputs@plt+0x95a8>
   1a938:	ldr	r1, [r4, #4]
   1a93c:	ldr	r0, [r4, #68]	; 0x44
   1a940:	add	r0, r0, #1
   1a944:	str	r0, [r4, #68]	; 0x44
   1a948:	mov	r0, r5
   1a94c:	bl	13cb4 <fputs@plt+0x2900>
   1a950:	mov	r0, #1
   1a954:	str	r0, [r4, #12]
   1a958:	str	r6, [r4, #4]
   1a95c:	sub	sp, fp, #16
   1a960:	pop	{r4, r5, r6, sl, fp, lr}
   1a964:	add	sp, sp, #8
   1a968:	bx	lr
   1a96c:	sub	sp, sp, #8
   1a970:	push	{fp, lr}
   1a974:	mov	fp, sp
   1a978:	sub	sp, sp, #8
   1a97c:	str	r3, [fp, #12]
   1a980:	str	r2, [fp, #8]
   1a984:	add	r2, fp, #8
   1a988:	str	r2, [sp, #4]
   1a98c:	bl	236dc <fputs@plt+0x12328>
   1a990:	mov	sp, fp
   1a994:	pop	{fp, lr}
   1a998:	add	sp, sp, #8
   1a99c:	bx	lr
   1a9a0:	push	{r4, r5, r6, sl, fp, lr}
   1a9a4:	add	fp, sp, #16
   1a9a8:	mov	r4, r0
   1a9ac:	ldr	r5, [r0]
   1a9b0:	mov	r6, #0
   1a9b4:	mov	r0, r5
   1a9b8:	mov	r2, #208	; 0xd0
   1a9bc:	mov	r3, #0
   1a9c0:	bl	19680 <fputs@plt+0x82cc>
   1a9c4:	cmp	r0, #0
   1a9c8:	beq	1aa04 <fputs@plt+0x9650>
   1a9cc:	str	r5, [r0]
   1a9d0:	ldr	r1, [r5, #4]
   1a9d4:	cmp	r1, #0
   1a9d8:	strne	r0, [r1, #48]	; 0x30
   1a9dc:	ldr	r1, [r5, #4]
   1a9e0:	mov	r2, #0
   1a9e4:	str	r2, [r0, #48]	; 0x30
   1a9e8:	str	r1, [r0, #52]	; 0x34
   1a9ec:	str	r0, [r5, #4]
   1a9f0:	str	r4, [r0, #24]
   1a9f4:	movw	r1, #60069	; 0xeaa5
   1a9f8:	movt	r1, #9916	; 0x26bc
   1a9fc:	str	r1, [r0, #40]	; 0x28
   1aa00:	mov	r6, r0
   1aa04:	mov	r0, r6
   1aa08:	pop	{r4, r5, r6, sl, fp, pc}
   1aa0c:	cmp	r1, #0
   1aa10:	movweq	r0, #48576	; 0xbdc0
   1aa14:	movteq	r0, #65520	; 0xfff0
   1aa18:	bxeq	lr
   1aa1c:	mov	r2, r0
   1aa20:	ldr	r0, [r0, #20]
   1aa24:	cmp	r0, #1
   1aa28:	movlt	r0, #0
   1aa2c:	bxlt	lr
   1aa30:	ldr	r0, [r2, #16]
   1aa34:	add	ip, r0, #12
   1aa38:	mov	r0, #0
   1aa3c:	ldr	r3, [ip, r0, lsl #4]
   1aa40:	cmp	r3, r1
   1aa44:	bxeq	lr
   1aa48:	ldr	r3, [r2, #20]
   1aa4c:	add	r0, r0, #1
   1aa50:	cmp	r0, r3
   1aa54:	blt	1aa3c <fputs@plt+0x9688>
   1aa58:	bx	lr
   1aa5c:	push	{r4, r5, fp, lr}
   1aa60:	add	fp, sp, #8
   1aa64:	sub	sp, sp, #8
   1aa68:	mov	r4, r0
   1aa6c:	ldr	r0, [fp, #8]
   1aa70:	str	r0, [sp]
   1aa74:	mov	r0, r4
   1aa78:	bl	4644c <fputs@plt+0x35098>
   1aa7c:	mov	r5, r0
   1aa80:	ldr	r2, [fp, #12]
   1aa84:	mov	r0, r4
   1aa88:	mov	r1, r5
   1aa8c:	mvn	r3, #13
   1aa90:	bl	1ac10 <fputs@plt+0x985c>
   1aa94:	mov	r0, r5
   1aa98:	sub	sp, fp, #8
   1aa9c:	pop	{r4, r5, fp, pc}
   1aaa0:	ldr	r2, [r0]
   1aaa4:	ldrb	r2, [r2, #69]	; 0x45
   1aaa8:	cmp	r2, #0
   1aaac:	bxne	lr
   1aab0:	ldr	r2, [r0, #4]
   1aab4:	ldr	r0, [r0, #32]
   1aab8:	add	r0, r0, r0, lsl #2
   1aabc:	add	r0, r2, r0, lsl #2
   1aac0:	strb	r1, [r0, #-17]	; 0xffffffef
   1aac4:	bx	lr
   1aac8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aacc:	add	fp, sp, #28
   1aad0:	sub	sp, sp, #4
   1aad4:	mov	sl, r2
   1aad8:	mov	r8, r1
   1aadc:	mov	r9, r0
   1aae0:	ldr	r0, [r0, #24]
   1aae4:	ldr	r1, [r9, #32]
   1aae8:	add	r1, r1, r8
   1aaec:	ldr	r0, [r0, #88]	; 0x58
   1aaf0:	cmp	r1, r0
   1aaf4:	ble	1ab18 <fputs@plt+0x9764>
   1aaf8:	mov	r0, r9
   1aafc:	bl	464e8 <fputs@plt+0x35134>
   1ab00:	mov	r1, r0
   1ab04:	mov	r0, #0
   1ab08:	cmp	r1, #0
   1ab0c:	beq	1ab18 <fputs@plt+0x9764>
   1ab10:	sub	sp, fp, #28
   1ab14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab18:	ldr	r0, [r9, #4]
   1ab1c:	ldr	r1, [r9, #32]
   1ab20:	add	r1, r1, r1, lsl #2
   1ab24:	add	r0, r0, r1, lsl #2
   1ab28:	cmp	r8, #1
   1ab2c:	blt	1aba8 <fputs@plt+0x97f4>
   1ab30:	mov	lr, #0
   1ab34:	movw	ip, #6488	; 0x1958
   1ab38:	movt	ip, #8
   1ab3c:	mov	r3, r8
   1ab40:	mov	r5, #0
   1ab44:	mov	r6, sl
   1ab48:	ldrb	r1, [r6, r5]!
   1ab4c:	add	r2, r5, r5, lsl #2
   1ab50:	mov	r4, r0
   1ab54:	strb	r1, [r4, r2]!
   1ab58:	ldrsb	r7, [r6, #1]
   1ab5c:	str	r7, [r4, #4]
   1ab60:	ldrsb	r7, [r6, #2]
   1ab64:	str	r7, [r4, #8]
   1ab68:	cmp	r7, #1
   1ab6c:	blt	1ab84 <fputs@plt+0x97d0>
   1ab70:	ldrb	r1, [ip, r1]
   1ab74:	ands	r1, r1, #1
   1ab78:	ldrne	r1, [r9, #32]
   1ab7c:	addne	r1, r1, r7
   1ab80:	strne	r1, [r4, #8]
   1ab84:	add	r1, r0, r2
   1ab88:	ldrsb	r2, [r6, #3]
   1ab8c:	strb	lr, [r1, #1]
   1ab90:	strb	lr, [r1, #3]
   1ab94:	str	r2, [r1, #12]
   1ab98:	str	lr, [r1, #16]
   1ab9c:	subs	r3, r3, #1
   1aba0:	add	r5, r5, #4
   1aba4:	bne	1ab44 <fputs@plt+0x9790>
   1aba8:	ldr	r1, [r9, #32]
   1abac:	add	r1, r1, r8
   1abb0:	str	r1, [r9, #32]
   1abb4:	sub	sp, fp, #28
   1abb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1abbc:	push	{r4, r5, r6, sl, fp, lr}
   1abc0:	add	fp, sp, #16
   1abc4:	mov	r4, r0
   1abc8:	ldr	r0, [r0, #96]	; 0x60
   1abcc:	mov	r6, #1
   1abd0:	orr	r0, r0, r6, lsl r1
   1abd4:	str	r0, [r4, #96]	; 0x60
   1abd8:	cmp	r1, #1
   1abdc:	popeq	{r4, r5, r6, sl, fp, pc}
   1abe0:	mov	r5, r1
   1abe4:	ldr	r0, [r4]
   1abe8:	ldr	r0, [r0, #16]
   1abec:	add	r0, r0, r1, lsl #4
   1abf0:	ldr	r0, [r0, #4]
   1abf4:	bl	46560 <fputs@plt+0x351ac>
   1abf8:	cmp	r0, #0
   1abfc:	lslne	r0, r6, r5
   1ac00:	ldrne	r1, [r4, #100]	; 0x64
   1ac04:	orrne	r0, r1, r0
   1ac08:	strne	r0, [r4, #100]	; 0x64
   1ac0c:	pop	{r4, r5, r6, sl, fp, pc}
   1ac10:	push	{fp, lr}
   1ac14:	mov	fp, sp
   1ac18:	ldr	ip, [r0]
   1ac1c:	ldrb	lr, [ip, #69]	; 0x45
   1ac20:	cmp	lr, #0
   1ac24:	beq	1ac34 <fputs@plt+0x9880>
   1ac28:	cmn	r3, #10
   1ac2c:	bne	1ac6c <fputs@plt+0x98b8>
   1ac30:	pop	{fp, pc}
   1ac34:	cmn	r1, #1
   1ac38:	ldrle	r1, [r0, #32]
   1ac3c:	suble	r1, r1, #1
   1ac40:	ldr	ip, [r0, #4]
   1ac44:	add	r1, r1, r1, lsl #2
   1ac48:	add	r1, ip, r1, lsl #2
   1ac4c:	cmn	r3, #1
   1ac50:	bgt	1ac64 <fputs@plt+0x98b0>
   1ac54:	mov	ip, r1
   1ac58:	ldrb	lr, [ip, #1]!
   1ac5c:	cmp	lr, #0
   1ac60:	beq	1ac7c <fputs@plt+0x98c8>
   1ac64:	pop	{fp, lr}
   1ac68:	b	46568 <fputs@plt+0x351b4>
   1ac6c:	mov	r0, ip
   1ac70:	mov	r1, r3
   1ac74:	pop	{fp, lr}
   1ac78:	b	2f440 <fputs@plt+0x1e08c>
   1ac7c:	cmn	r3, #14
   1ac80:	streq	r2, [r1, #16]
   1ac84:	moveq	r0, #242	; 0xf2
   1ac88:	strbeq	r0, [ip]
   1ac8c:	popeq	{fp, pc}
   1ac90:	cmp	r2, #0
   1ac94:	popeq	{fp, pc}
   1ac98:	str	r2, [r1, #16]
   1ac9c:	strb	r3, [ip]
   1aca0:	cmn	r3, #10
   1aca4:	bne	1ac30 <fputs@plt+0x987c>
   1aca8:	mov	r0, r2
   1acac:	pop	{fp, lr}
   1acb0:	b	45804 <fputs@plt+0x34450>
   1acb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1acb8:	add	fp, sp, #28
   1acbc:	sub	sp, sp, #44	; 0x2c
   1acc0:	mov	r5, r1
   1acc4:	mov	r4, r0
   1acc8:	mov	r0, #444	; 0x1bc
   1accc:	ldrsh	r7, [r1, r0]
   1acd0:	ldr	r6, [r4]
   1acd4:	ldr	r2, [r1, #72]	; 0x48
   1acd8:	ldr	r0, [r1, #76]	; 0x4c
   1acdc:	ldr	r1, [r1, #400]	; 0x190
   1ace0:	str	r1, [fp, #-32]	; 0xffffffe0
   1ace4:	add	sl, r2, r0
   1ace8:	mov	r8, #0
   1acec:	cmp	sl, #0
   1acf0:	mov	r0, #0
   1acf4:	movwgt	r0, #1
   1acf8:	str	r2, [sp, #8]
   1acfc:	clz	r1, r2
   1ad00:	lsr	r1, r1, #5
   1ad04:	and	r9, r1, r0
   1ad08:	ldr	r0, [r4, #4]
   1ad0c:	ldr	r1, [r4, #32]
   1ad10:	add	r1, r1, r1, lsl #2
   1ad14:	mov	r2, #7
   1ad18:	add	r1, r2, r1, lsl #2
   1ad1c:	bic	r1, r1, #7
   1ad20:	add	r0, r0, r1
   1ad24:	ldr	r3, [r5, #84]	; 0x54
   1ad28:	str	r0, [sp, #28]
   1ad2c:	ldr	r2, [r5, #92]	; 0x5c
   1ad30:	sub	r1, r2, r1
   1ad34:	bic	r2, r1, #7
   1ad38:	str	r2, [sp, #32]
   1ad3c:	cmp	r3, #0
   1ad40:	movweq	r3, #1
   1ad44:	str	r3, [sp, #24]
   1ad48:	cmp	r2, #1
   1ad4c:	blt	1ad58 <fputs@plt+0x99a4>
   1ad50:	mov	r1, #0
   1ad54:	bl	11174 <memset@plt>
   1ad58:	add	r9, sl, r9
   1ad5c:	sub	r1, fp, #32
   1ad60:	mov	r0, r4
   1ad64:	bl	46664 <fputs@plt+0x352b0>
   1ad68:	ldrb	r0, [r5, #20]
   1ad6c:	cmp	r0, #0
   1ad70:	beq	1ad84 <fputs@plt+0x99d0>
   1ad74:	ldrb	r0, [r5, #21]
   1ad78:	cmp	r0, #0
   1ad7c:	movwne	r0, #1
   1ad80:	lsl	r8, r0, #4
   1ad84:	ldrb	r0, [r4, #87]	; 0x57
   1ad88:	ldrb	r1, [r4, #89]	; 0x59
   1ad8c:	and	r1, r1, #239	; 0xef
   1ad90:	orr	r1, r1, r8
   1ad94:	strb	r1, [r4, #89]	; 0x59
   1ad98:	str	r5, [sp, #4]
   1ad9c:	ldrb	r1, [r5, #453]	; 0x1c5
   1ada0:	and	r0, r0, #254	; 0xfe
   1ada4:	strb	r0, [r4, #87]	; 0x57
   1ada8:	cmp	r1, #0
   1adac:	mov	r5, r9
   1adb0:	movwne	r5, #10
   1adb4:	cmp	r9, #10
   1adb8:	movge	r5, r9
   1adbc:	add	r0, r5, r5, lsl #2
   1adc0:	lsl	r0, r0, #3
   1adc4:	str	r0, [sp, #20]
   1adc8:	ldr	r0, [sp, #8]
   1adcc:	lsl	r0, r0, #2
   1add0:	str	r0, [sp, #16]
   1add4:	add	r0, r7, r7, lsl #2
   1add8:	lsl	r0, r0, #3
   1addc:	str	r0, [sp, #12]
   1ade0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ade4:	lsl	r8, r0, #2
   1ade8:	add	r9, sp, #28
   1adec:	mov	r0, #0
   1adf0:	str	r0, [sp, #36]	; 0x24
   1adf4:	ldr	r1, [r4, #8]
   1adf8:	mov	r0, r9
   1adfc:	ldr	r2, [sp, #20]
   1ae00:	bl	467c0 <fputs@plt+0x3540c>
   1ae04:	str	r0, [r4, #8]
   1ae08:	ldr	r1, [r4, #60]	; 0x3c
   1ae0c:	mov	r0, r9
   1ae10:	ldr	r2, [sp, #12]
   1ae14:	bl	467c0 <fputs@plt+0x3540c>
   1ae18:	str	r0, [r4, #60]	; 0x3c
   1ae1c:	ldr	r1, [r4, #12]
   1ae20:	mov	r0, r9
   1ae24:	mov	r2, r8
   1ae28:	bl	467c0 <fputs@plt+0x3540c>
   1ae2c:	str	r0, [r4, #12]
   1ae30:	ldr	r1, [r4, #56]	; 0x38
   1ae34:	mov	r0, r9
   1ae38:	ldr	r2, [sp, #16]
   1ae3c:	bl	467c0 <fputs@plt+0x3540c>
   1ae40:	str	r0, [r4, #56]	; 0x38
   1ae44:	ldr	r1, [r4, #200]	; 0xc8
   1ae48:	mov	r0, r9
   1ae4c:	ldr	r2, [sp, #24]
   1ae50:	bl	467c0 <fputs@plt+0x3540c>
   1ae54:	str	r0, [r4, #200]	; 0xc8
   1ae58:	ldr	sl, [sp, #36]	; 0x24
   1ae5c:	cmp	sl, #0
   1ae60:	beq	1ae8c <fputs@plt+0x9ad8>
   1ae64:	asr	r3, sl, #31
   1ae68:	mov	r0, r6
   1ae6c:	mov	r2, sl
   1ae70:	bl	19680 <fputs@plt+0x82cc>
   1ae74:	str	r0, [r4, #172]	; 0xac
   1ae78:	str	sl, [sp, #32]
   1ae7c:	str	r0, [sp, #28]
   1ae80:	ldrb	r0, [r6, #69]	; 0x45
   1ae84:	cmp	r0, #0
   1ae88:	beq	1adec <fputs@plt+0x9a38>
   1ae8c:	ldr	r0, [sp, #24]
   1ae90:	str	r0, [r4, #196]	; 0xc4
   1ae94:	ldr	r0, [sp, #8]
   1ae98:	str	r0, [r4, #36]	; 0x24
   1ae9c:	ldr	r0, [r4, #60]	; 0x3c
   1aea0:	cmp	r0, #0
   1aea4:	beq	1aed0 <fputs@plt+0x9b1c>
   1aea8:	strh	r7, [r4, #68]	; 0x44
   1aeac:	cmp	r7, #1
   1aeb0:	blt	1aed0 <fputs@plt+0x9b1c>
   1aeb4:	add	r0, r0, #32
   1aeb8:	mov	r1, #1
   1aebc:	str	r6, [r0]
   1aec0:	strh	r1, [r0, #-24]	; 0xffffffe8
   1aec4:	add	r0, r0, #40	; 0x28
   1aec8:	subs	r7, r7, #1
   1aecc:	bne	1aebc <fputs@plt+0x9b08>
   1aed0:	ldr	r2, [sp, #4]
   1aed4:	ldr	r0, [r2, #448]	; 0x1c0
   1aed8:	strh	r0, [r4, #70]	; 0x46
   1aedc:	ldr	r0, [r2, #476]	; 0x1dc
   1aee0:	str	r0, [r4, #64]	; 0x40
   1aee4:	mov	r0, #0
   1aee8:	str	r0, [r2, #476]	; 0x1dc
   1aeec:	str	r0, [r2, #448]	; 0x1c0
   1aef0:	ldr	r0, [r4, #8]
   1aef4:	cmp	r0, #0
   1aef8:	beq	1af24 <fputs@plt+0x9b70>
   1aefc:	str	r5, [r4, #28]
   1af00:	cmp	r5, #1
   1af04:	blt	1af24 <fputs@plt+0x9b70>
   1af08:	add	r0, r0, #32
   1af0c:	mov	r1, #128	; 0x80
   1af10:	str	r6, [r0]
   1af14:	strh	r1, [r0, #-24]	; 0xffffffe8
   1af18:	add	r0, r0, #40	; 0x28
   1af1c:	subs	r5, r5, #1
   1af20:	bne	1af10 <fputs@plt+0x9b5c>
   1af24:	ldrb	r0, [r2, #453]	; 0x1c5
   1af28:	and	r0, r0, #3
   1af2c:	ldrb	r1, [r4, #89]	; 0x59
   1af30:	and	r1, r1, #252	; 0xfc
   1af34:	orr	r0, r1, r0
   1af38:	strb	r0, [r4, #89]	; 0x59
   1af3c:	mov	r0, r4
   1af40:	bl	184a8 <fputs@plt+0x70f4>
   1af44:	sub	sp, fp, #28
   1af48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1af4c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1af50:	add	fp, sp, #24
   1af54:	mov	r9, r3
   1af58:	mov	r8, r2
   1af5c:	mov	r4, r0
   1af60:	ldr	r6, [r0, #20]
   1af64:	ldr	r0, [r6, #60]	; 0x3c
   1af68:	strd	r8, [r0]
   1af6c:	ldr	r0, [r4, #20]
   1af70:	bl	190c4 <fputs@plt+0x7d10>
   1af74:	ldr	r7, [fp, #8]
   1af78:	cmp	r0, #100	; 0x64
   1af7c:	bne	1afec <fputs@plt+0x9c38>
   1af80:	ldr	r1, [r4, #12]
   1af84:	ldr	r0, [r6, #56]	; 0x38
   1af88:	ldr	r5, [r0]
   1af8c:	add	r0, r5, r1, lsl #2
   1af90:	ldr	r0, [r0, #80]	; 0x50
   1af94:	cmp	r0, #11
   1af98:	bhi	1b03c <fputs@plt+0x9c88>
   1af9c:	movw	r1, #22605	; 0x584d
   1afa0:	movt	r1, #8
   1afa4:	movw	r3, #22610	; 0x5852
   1afa8:	movt	r3, #8
   1afac:	cmp	r0, #7
   1afb0:	moveq	r3, r1
   1afb4:	movw	r2, #17655	; 0x44f7
   1afb8:	movt	r2, #8
   1afbc:	cmp	r0, #0
   1afc0:	movne	r2, r3
   1afc4:	ldr	r0, [r4, #24]
   1afc8:	movw	r1, #22576	; 0x5830
   1afcc:	movt	r1, #8
   1afd0:	bl	1a96c <fputs@plt+0x95b8>
   1afd4:	mov	r6, r0
   1afd8:	ldr	r0, [r4, #20]
   1afdc:	bl	181e8 <fputs@plt+0x6e34>
   1afe0:	mov	r0, #0
   1afe4:	str	r0, [r4, #20]
   1afe8:	b	1b094 <fputs@plt+0x9ce0>
   1afec:	mov	r5, r0
   1aff0:	ldr	r0, [r4, #20]
   1aff4:	cmp	r0, #0
   1aff8:	beq	1b070 <fputs@plt+0x9cbc>
   1affc:	bl	181e8 <fputs@plt+0x6e34>
   1b000:	mov	r5, r0
   1b004:	mov	r0, #0
   1b008:	str	r0, [r4, #20]
   1b00c:	ldr	r4, [r4, #24]
   1b010:	cmp	r5, #0
   1b014:	beq	1b078 <fputs@plt+0x9cc4>
   1b018:	mov	r0, r4
   1b01c:	bl	1bd24 <fputs@plt+0xa970>
   1b020:	mov	r2, r0
   1b024:	movw	r1, #17688	; 0x4518
   1b028:	movt	r1, #8
   1b02c:	mov	r0, r4
   1b030:	bl	1a96c <fputs@plt+0x95b8>
   1b034:	mov	r6, r0
   1b038:	b	1b098 <fputs@plt+0x9ce4>
   1b03c:	ldrsh	r2, [r5, #12]
   1b040:	add	r1, r1, r2
   1b044:	add	r1, r5, r1, lsl #2
   1b048:	ldr	r1, [r1, #80]	; 0x50
   1b04c:	str	r1, [r4, #8]
   1b050:	bl	391b0 <fputs@plt+0x27dfc>
   1b054:	str	r0, [r4, #4]
   1b058:	ldr	r0, [r5, #16]
   1b05c:	str	r0, [r4, #16]
   1b060:	bl	46814 <fputs@plt+0x35460>
   1b064:	mov	r6, #0
   1b068:	mov	r5, #0
   1b06c:	b	1b098 <fputs@plt+0x9ce4>
   1b070:	mov	r6, #0
   1b074:	b	1b098 <fputs@plt+0x9ce4>
   1b078:	movw	r1, #22618	; 0x585a
   1b07c:	movt	r1, #8
   1b080:	mov	r0, r4
   1b084:	mov	r2, r8
   1b088:	mov	r3, r9
   1b08c:	bl	1a96c <fputs@plt+0x95b8>
   1b090:	mov	r6, r0
   1b094:	mov	r5, #1
   1b098:	str	r6, [r7]
   1b09c:	mov	r0, r5
   1b0a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b0a4:	cmp	r0, #0
   1b0a8:	bxeq	lr
   1b0ac:	push	{r4, r5, fp, lr}
   1b0b0:	add	fp, sp, #8
   1b0b4:	mov	r4, r0
   1b0b8:	ldr	r5, [r0]
   1b0bc:	ldr	r1, [r0, #120]	; 0x78
   1b0c0:	mov	r0, r5
   1b0c4:	bl	13cb4 <fputs@plt+0x2900>
   1b0c8:	ldr	r1, [r4, #324]	; 0x144
   1b0cc:	mov	r0, r5
   1b0d0:	bl	4400c <fputs@plt+0x32c58>
   1b0d4:	cmp	r5, #0
   1b0d8:	ldrbne	r0, [r4, #24]
   1b0dc:	ldrne	r1, [r5, #256]	; 0x100
   1b0e0:	subne	r0, r1, r0
   1b0e4:	strne	r0, [r5, #256]	; 0x100
   1b0e8:	mov	r0, #0
   1b0ec:	strb	r0, [r4, #24]
   1b0f0:	pop	{r4, r5, fp, lr}
   1b0f4:	bx	lr
   1b0f8:	cmp	r0, #0
   1b0fc:	moveq	r0, #0
   1b100:	bxeq	lr
   1b104:	push	{r4, r5, r6, sl, fp, lr}
   1b108:	add	fp, sp, #16
   1b10c:	mov	r4, r0
   1b110:	ldr	r0, [r0, #20]
   1b114:	ldr	r5, [r4, #24]
   1b118:	bl	181e8 <fputs@plt+0x6e34>
   1b11c:	mov	r6, r0
   1b120:	mov	r0, r5
   1b124:	mov	r1, r4
   1b128:	bl	13cb4 <fputs@plt+0x2900>
   1b12c:	mov	r0, r6
   1b130:	pop	{r4, r5, r6, sl, fp, pc}
   1b134:	push	{fp, lr}
   1b138:	mov	fp, sp
   1b13c:	sub	sp, sp, #8
   1b140:	movw	ip, #45624	; 0xb238
   1b144:	movt	ip, #1
   1b148:	str	ip, [sp]
   1b14c:	bl	1b158 <fputs@plt+0x9da4>
   1b150:	mov	sp, fp
   1b154:	pop	{fp, pc}
   1b158:	cmp	r0, #0
   1b15c:	beq	1b204 <fputs@plt+0x9e50>
   1b160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b164:	add	fp, sp, #28
   1b168:	sub	sp, sp, #4
   1b16c:	mov	r4, r3
   1b170:	mov	r7, r2
   1b174:	mov	r6, r0
   1b178:	orr	r0, r3, r2
   1b17c:	ldr	r9, [r6, #24]
   1b180:	mov	r5, #1
   1b184:	cmp	r0, #0
   1b188:	blt	1b218 <fputs@plt+0x9e64>
   1b18c:	mov	r8, r1
   1b190:	asr	r0, r4, #31
   1b194:	adds	r1, r4, r7
   1b198:	adc	r0, r0, r7, asr #31
   1b19c:	ldr	r2, [r6, #4]
   1b1a0:	subs	r1, r2, r1
   1b1a4:	rscs	r0, r0, r2, asr #31
   1b1a8:	blt	1b218 <fputs@plt+0x9e64>
   1b1ac:	ldr	sl, [r6, #20]
   1b1b0:	mov	r5, #4
   1b1b4:	cmp	sl, #0
   1b1b8:	beq	1b218 <fputs@plt+0x9e64>
   1b1bc:	ldr	r0, [fp, #8]
   1b1c0:	str	r0, [sp]
   1b1c4:	ldr	r0, [r6, #16]
   1b1c8:	bl	46830 <fputs@plt+0x3547c>
   1b1cc:	ldr	r1, [r6, #8]
   1b1d0:	ldr	r0, [r6, #16]
   1b1d4:	add	r1, r1, r4
   1b1d8:	mov	r2, r7
   1b1dc:	mov	r3, r8
   1b1e0:	ldr	r7, [sp]
   1b1e4:	blx	r7
   1b1e8:	cmp	r0, #4
   1b1ec:	bne	1b210 <fputs@plt+0x9e5c>
   1b1f0:	mov	r0, sl
   1b1f4:	bl	18300 <fputs@plt+0x6f4c>
   1b1f8:	mov	r0, #0
   1b1fc:	str	r0, [r6, #20]
   1b200:	b	1b218 <fputs@plt+0x9e64>
   1b204:	movw	r0, #16199	; 0x3f47
   1b208:	movt	r0, #1
   1b20c:	b	13628 <fputs@plt+0x2274>
   1b210:	str	r0, [sl, #80]	; 0x50
   1b214:	mov	r5, r0
   1b218:	mov	r0, r9
   1b21c:	mov	r1, r5
   1b220:	bl	167f4 <fputs@plt+0x5440>
   1b224:	mov	r0, r9
   1b228:	mov	r1, r5
   1b22c:	sub	sp, fp, #28
   1b230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b234:	b	18350 <fputs@plt+0x6f9c>
   1b238:	push	{r4, r5, r6, r7, fp, lr}
   1b23c:	add	fp, sp, #16
   1b240:	sub	sp, sp, #8
   1b244:	mov	r7, r0
   1b248:	ldrb	r0, [r0, #66]	; 0x42
   1b24c:	cmp	r0, #0
   1b250:	moveq	r0, #4
   1b254:	subeq	sp, fp, #16
   1b258:	popeq	{r4, r5, r6, r7, fp, pc}
   1b25c:	mov	r4, r3
   1b260:	mov	r5, r2
   1b264:	mov	r6, r1
   1b268:	cmp	r0, #3
   1b26c:	bcc	1b288 <fputs@plt+0x9ed4>
   1b270:	mov	r0, r7
   1b274:	bl	3cc10 <fputs@plt+0x2b85c>
   1b278:	cmp	r0, #0
   1b27c:	beq	1b288 <fputs@plt+0x9ed4>
   1b280:	sub	sp, fp, #16
   1b284:	pop	{r4, r5, r6, r7, fp, pc}
   1b288:	mov	r0, #0
   1b28c:	str	r0, [sp]
   1b290:	mov	r0, r7
   1b294:	mov	r1, r6
   1b298:	mov	r2, r5
   1b29c:	mov	r3, r4
   1b2a0:	bl	2dbf0 <fputs@plt+0x1c83c>
   1b2a4:	sub	sp, fp, #16
   1b2a8:	pop	{r4, r5, r6, r7, fp, pc}
   1b2ac:	push	{fp, lr}
   1b2b0:	mov	fp, sp
   1b2b4:	sub	sp, sp, #8
   1b2b8:	movw	ip, #45776	; 0xb2d0
   1b2bc:	movt	ip, #1
   1b2c0:	str	ip, [sp]
   1b2c4:	bl	1b158 <fputs@plt+0x9da4>
   1b2c8:	mov	sp, fp
   1b2cc:	pop	{fp, pc}
   1b2d0:	push	{r4, r5, r6, r7, fp, lr}
   1b2d4:	add	fp, sp, #16
   1b2d8:	sub	sp, sp, #8
   1b2dc:	mov	r4, r3
   1b2e0:	mov	r5, r2
   1b2e4:	mov	r6, r1
   1b2e8:	mov	r7, r0
   1b2ec:	ldrb	r1, [r0, #66]	; 0x42
   1b2f0:	cmp	r1, #3
   1b2f4:	bcc	1b30c <fputs@plt+0x9f58>
   1b2f8:	mov	r0, r7
   1b2fc:	bl	3cc10 <fputs@plt+0x2b85c>
   1b300:	cmp	r0, #0
   1b304:	bne	1b354 <fputs@plt+0x9fa0>
   1b308:	ldrb	r1, [r7, #66]	; 0x42
   1b30c:	mov	r0, #4
   1b310:	cmp	r1, #1
   1b314:	bne	1b354 <fputs@plt+0x9fa0>
   1b318:	ldr	r0, [r7, #4]
   1b31c:	ldr	r1, [r7, #52]	; 0x34
   1b320:	mov	r2, r7
   1b324:	bl	2d758 <fputs@plt+0x1c3a4>
   1b328:	ldrb	r1, [r7, #64]	; 0x40
   1b32c:	mov	r0, #8
   1b330:	tst	r1, #1
   1b334:	beq	1b354 <fputs@plt+0x9fa0>
   1b338:	mov	r0, #1
   1b33c:	str	r0, [sp]
   1b340:	mov	r0, r7
   1b344:	mov	r1, r6
   1b348:	mov	r2, r5
   1b34c:	mov	r3, r4
   1b350:	bl	2dbf0 <fputs@plt+0x1c83c>
   1b354:	sub	sp, fp, #16
   1b358:	pop	{r4, r5, r6, r7, fp, pc}
   1b35c:	mov	r1, r0
   1b360:	mov	r0, #0
   1b364:	cmp	r1, #0
   1b368:	ldrne	r2, [r1, #20]
   1b36c:	cmpne	r2, #0
   1b370:	ldrne	r0, [r1, #4]
   1b374:	bx	lr
   1b378:	cmp	r0, #0
   1b37c:	beq	1b3e8 <fputs@plt+0xa034>
   1b380:	push	{r4, r5, r6, sl, fp, lr}
   1b384:	add	fp, sp, #16
   1b388:	sub	sp, sp, #8
   1b38c:	ldr	r1, [r0, #20]
   1b390:	ldr	r4, [r0, #24]
   1b394:	cmp	r1, #0
   1b398:	beq	1b3f4 <fputs@plt+0xa040>
   1b39c:	add	r1, sp, #4
   1b3a0:	str	r1, [sp]
   1b3a4:	bl	1af4c <fputs@plt+0x9b98>
   1b3a8:	mov	r5, r0
   1b3ac:	cmp	r0, #0
   1b3b0:	beq	1b3f8 <fputs@plt+0xa044>
   1b3b4:	ldr	r6, [sp, #4]
   1b3b8:	movw	r2, #17688	; 0x4518
   1b3bc:	movt	r2, #8
   1b3c0:	cmp	r6, #0
   1b3c4:	moveq	r2, r6
   1b3c8:	mov	r0, r4
   1b3cc:	mov	r1, r5
   1b3d0:	mov	r3, r6
   1b3d4:	bl	16724 <fputs@plt+0x5370>
   1b3d8:	mov	r0, r4
   1b3dc:	mov	r1, r6
   1b3e0:	bl	13cb4 <fputs@plt+0x2900>
   1b3e4:	b	1b3f8 <fputs@plt+0xa044>
   1b3e8:	movw	r0, #16273	; 0x3f91
   1b3ec:	movt	r0, #1
   1b3f0:	b	13628 <fputs@plt+0x2274>
   1b3f4:	mov	r5, #4
   1b3f8:	mov	r0, r4
   1b3fc:	mov	r1, r5
   1b400:	sub	sp, fp, #16
   1b404:	pop	{r4, r5, r6, sl, fp, lr}
   1b408:	b	18350 <fputs@plt+0x6f9c>
   1b40c:	push	{fp, lr}
   1b410:	mov	fp, sp
   1b414:	str	r1, [r0, #296]	; 0x128
   1b418:	str	r2, [r0, #300]	; 0x12c
   1b41c:	bl	1b428 <fputs@plt+0xa074>
   1b420:	mov	r0, #0
   1b424:	pop	{fp, pc}
   1b428:	ldr	r0, [r0, #4]
   1b42c:	b	1b440 <fputs@plt+0xa08c>
   1b430:	ldrb	r1, [r0, #87]	; 0x57
   1b434:	orr	r1, r1, #1
   1b438:	strb	r1, [r0, #87]	; 0x57
   1b43c:	ldr	r0, [r0, #52]	; 0x34
   1b440:	cmp	r0, #0
   1b444:	bxeq	lr
   1b448:	b	1b430 <fputs@plt+0xa07c>
   1b44c:	push	{fp, lr}
   1b450:	mov	fp, sp
   1b454:	movw	r2, #2948	; 0xb84
   1b458:	movt	r2, #8
   1b45c:	mov	r3, #91	; 0x5b
   1b460:	bl	1b470 <fputs@plt+0xa0bc>
   1b464:	clz	r0, r0
   1b468:	lsr	r0, r0, #5
   1b46c:	pop	{fp, pc}
   1b470:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b474:	add	fp, sp, #28
   1b478:	sub	sp, sp, #28
   1b47c:	str	r3, [sp, #16]
   1b480:	str	r1, [sp, #20]
   1b484:	str	r0, [sp, #24]
   1b488:	ldrb	sl, [r2]
   1b48c:	ldrb	r0, [r2, #1]
   1b490:	str	r0, [sp, #8]
   1b494:	str	r2, [sp, #12]
   1b498:	ldrb	r0, [r2, #3]
   1b49c:	str	r0, [sp]
   1b4a0:	mov	r0, #0
   1b4a4:	str	r0, [sp, #4]
   1b4a8:	add	r6, sp, #24
   1b4ac:	b	1b504 <fputs@plt+0xa150>
   1b4b0:	ldr	r0, [sp, #24]
   1b4b4:	ldrb	r0, [r0]
   1b4b8:	cmp	r0, #93	; 0x5d
   1b4bc:	beq	1b4cc <fputs@plt+0xa118>
   1b4c0:	cmp	r7, #0
   1b4c4:	cmpne	r0, #0
   1b4c8:	bne	1b4e4 <fputs@plt+0xa130>
   1b4cc:	cmp	r4, r5
   1b4d0:	movweq	r8, #1
   1b4d4:	b	1b678 <fputs@plt+0xa2c4>
   1b4d8:	cmp	r8, r9
   1b4dc:	bne	1b504 <fputs@plt+0xa150>
   1b4e0:	b	1b71c <fputs@plt+0xa368>
   1b4e4:	mov	r0, r6
   1b4e8:	bl	46dc0 <fputs@plt+0x35a0c>
   1b4ec:	cmp	r4, r0
   1b4f0:	mov	r0, r8
   1b4f4:	movls	r0, #1
   1b4f8:	cmp	r4, r7
   1b4fc:	movcs	r8, r0
   1b500:	b	1b674 <fputs@plt+0xa2c0>
   1b504:	ldr	r0, [sp, #24]
   1b508:	ldrsb	r1, [r0]
   1b50c:	cmp	r1, #0
   1b510:	blt	1b5a0 <fputs@plt+0xa1ec>
   1b514:	uxtb	r4, r1
   1b518:	add	r0, r0, #1
   1b51c:	str	r0, [sp, #24]
   1b520:	cmp	r4, #0
   1b524:	beq	1b6a8 <fputs@plt+0xa2f4>
   1b528:	cmp	r4, sl
   1b52c:	beq	1b6bc <fputs@plt+0xa308>
   1b530:	ldr	r0, [sp, #16]
   1b534:	cmp	r4, r0
   1b538:	bne	1b5d4 <fputs@plt+0xa220>
   1b53c:	ldr	r0, [sp, #12]
   1b540:	ldrb	r0, [r0, #2]
   1b544:	cmp	r0, #0
   1b548:	beq	1b5b8 <fputs@plt+0xa204>
   1b54c:	add	r0, sp, #20
   1b550:	bl	46dc0 <fputs@plt+0x35a0c>
   1b554:	cmp	r0, #0
   1b558:	beq	1b718 <fputs@plt+0xa364>
   1b55c:	mov	r4, r0
   1b560:	mov	r0, r6
   1b564:	bl	46dc0 <fputs@plt+0x35a0c>
   1b568:	mov	r5, #0
   1b56c:	cmp	r0, #94	; 0x5e
   1b570:	mov	r9, #0
   1b574:	bne	1b584 <fputs@plt+0xa1d0>
   1b578:	mov	r0, r6
   1b57c:	bl	46dc0 <fputs@plt+0x35a0c>
   1b580:	mov	r9, #1
   1b584:	cmp	r0, #93	; 0x5d
   1b588:	mov	r8, #0
   1b58c:	bne	1b680 <fputs@plt+0xa2cc>
   1b590:	sub	r0, r4, #93	; 0x5d
   1b594:	clz	r0, r0
   1b598:	lsr	r8, r0, #5
   1b59c:	b	1b674 <fputs@plt+0xa2c0>
   1b5a0:	mov	r0, r6
   1b5a4:	bl	46dc0 <fputs@plt+0x35a0c>
   1b5a8:	mov	r4, r0
   1b5ac:	cmp	r4, #0
   1b5b0:	bne	1b528 <fputs@plt+0xa174>
   1b5b4:	b	1b6a8 <fputs@plt+0xa2f4>
   1b5b8:	mov	r0, r6
   1b5bc:	bl	46dc0 <fputs@plt+0x35a0c>
   1b5c0:	cmp	r0, #0
   1b5c4:	beq	1b718 <fputs@plt+0xa364>
   1b5c8:	mov	r4, r0
   1b5cc:	ldr	r0, [sp, #24]
   1b5d0:	str	r0, [sp, #4]
   1b5d4:	ldr	r1, [sp, #20]
   1b5d8:	ldrsb	r0, [r1]
   1b5dc:	cmp	r0, #0
   1b5e0:	blt	1b5fc <fputs@plt+0xa248>
   1b5e4:	uxtb	r0, r0
   1b5e8:	add	r1, r1, #1
   1b5ec:	str	r1, [sp, #20]
   1b5f0:	cmp	r4, r0
   1b5f4:	beq	1b504 <fputs@plt+0xa150>
   1b5f8:	b	1b60c <fputs@plt+0xa258>
   1b5fc:	add	r0, sp, #20
   1b600:	bl	46dc0 <fputs@plt+0x35a0c>
   1b604:	cmp	r4, r0
   1b608:	beq	1b504 <fputs@plt+0xa150>
   1b60c:	ldr	r1, [sp]
   1b610:	cmp	r1, #0
   1b614:	beq	1b648 <fputs@plt+0xa294>
   1b618:	orr	r1, r0, r4
   1b61c:	cmp	r1, #127	; 0x7f
   1b620:	bhi	1b648 <fputs@plt+0xa294>
   1b624:	uxtb	r1, r0
   1b628:	movw	r2, #2644	; 0xa54
   1b62c:	movt	r2, #8
   1b630:	mov	r3, r2
   1b634:	ldrb	r1, [r2, r1]
   1b638:	uxtb	r2, r4
   1b63c:	ldrb	r2, [r3, r2]
   1b640:	cmp	r2, r1
   1b644:	beq	1b504 <fputs@plt+0xa150>
   1b648:	mov	r7, #0
   1b64c:	ldr	r1, [sp, #8]
   1b650:	cmp	r4, r1
   1b654:	bne	1b71c <fputs@plt+0xa368>
   1b658:	cmp	r0, #0
   1b65c:	beq	1b71c <fputs@plt+0xa368>
   1b660:	ldr	r0, [sp, #24]
   1b664:	ldr	r1, [sp, #4]
   1b668:	cmp	r0, r1
   1b66c:	bne	1b504 <fputs@plt+0xa150>
   1b670:	b	1b71c <fputs@plt+0xa368>
   1b674:	mov	r5, #0
   1b678:	mov	r0, r6
   1b67c:	bl	46dc0 <fputs@plt+0x35a0c>
   1b680:	mov	r7, r5
   1b684:	mov	r5, r0
   1b688:	cmp	r0, #45	; 0x2d
   1b68c:	beq	1b4b0 <fputs@plt+0xa0fc>
   1b690:	mov	r7, #0
   1b694:	cmp	r5, #93	; 0x5d
   1b698:	beq	1b4d8 <fputs@plt+0xa124>
   1b69c:	cmp	r5, #0
   1b6a0:	bne	1b4cc <fputs@plt+0xa118>
   1b6a4:	b	1b71c <fputs@plt+0xa368>
   1b6a8:	ldr	r0, [sp, #20]
   1b6ac:	ldrb	r0, [r0]
   1b6b0:	clz	r0, r0
   1b6b4:	lsr	r7, r0, #5
   1b6b8:	b	1b71c <fputs@plt+0xa368>
   1b6bc:	add	r4, sp, #20
   1b6c0:	add	r7, sp, #24
   1b6c4:	ldr	r5, [sp, #8]
   1b6c8:	ldr	r0, [sp, #24]
   1b6cc:	ldrsb	r1, [r0]
   1b6d0:	cmp	r1, #0
   1b6d4:	blt	1b6e8 <fputs@plt+0xa334>
   1b6d8:	uxtb	r6, r1
   1b6dc:	add	r0, r0, #1
   1b6e0:	str	r0, [sp, #24]
   1b6e4:	b	1b6f4 <fputs@plt+0xa340>
   1b6e8:	mov	r0, r7
   1b6ec:	bl	46dc0 <fputs@plt+0x35a0c>
   1b6f0:	mov	r6, r0
   1b6f4:	cmp	r6, sl
   1b6f8:	cmpne	r6, r5
   1b6fc:	bne	1b728 <fputs@plt+0xa374>
   1b700:	cmp	r6, r5
   1b704:	bne	1b6c8 <fputs@plt+0xa314>
   1b708:	mov	r0, r4
   1b70c:	bl	46dc0 <fputs@plt+0x35a0c>
   1b710:	cmp	r0, #0
   1b714:	bne	1b6c8 <fputs@plt+0xa314>
   1b718:	mov	r7, #0
   1b71c:	mov	r0, r7
   1b720:	sub	sp, fp, #28
   1b724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b728:	mov	r7, #1
   1b72c:	cmp	r6, #0
   1b730:	beq	1b71c <fputs@plt+0xa368>
   1b734:	ldr	r0, [sp, #16]
   1b738:	cmp	r6, r0
   1b73c:	bne	1b7f8 <fputs@plt+0xa444>
   1b740:	ldr	r0, [sp, #12]
   1b744:	ldrb	r0, [r0, #2]
   1b748:	cmp	r0, #0
   1b74c:	beq	1b7e4 <fputs@plt+0xa430>
   1b750:	ldr	r6, [sp, #20]
   1b754:	ldrb	r0, [r6]
   1b758:	cmp	r0, #0
   1b75c:	beq	1b7d4 <fputs@plt+0xa420>
   1b760:	ldr	r0, [sp, #24]
   1b764:	sub	r4, r0, #1
   1b768:	mov	r0, r4
   1b76c:	mov	r1, r6
   1b770:	ldr	r2, [sp, #12]
   1b774:	ldr	r3, [sp, #16]
   1b778:	bl	1b470 <fputs@plt+0xa0bc>
   1b77c:	cmp	r0, #0
   1b780:	bne	1b7d4 <fputs@plt+0xa420>
   1b784:	add	r0, r6, #1
   1b788:	str	r0, [sp, #20]
   1b78c:	ldrb	r0, [r6]
   1b790:	cmp	r0, #192	; 0xc0
   1b794:	bcc	1b7c4 <fputs@plt+0xa410>
   1b798:	ldr	r0, [sp, #20]
   1b79c:	ldrb	r1, [r0]
   1b7a0:	and	r1, r1, #192	; 0xc0
   1b7a4:	cmp	r1, #128	; 0x80
   1b7a8:	bne	1b7c4 <fputs@plt+0xa410>
   1b7ac:	add	r0, r0, #1
   1b7b0:	str	r0, [sp, #20]
   1b7b4:	ldrb	r1, [r0], #1
   1b7b8:	and	r1, r1, #192	; 0xc0
   1b7bc:	cmp	r1, #128	; 0x80
   1b7c0:	beq	1b7b0 <fputs@plt+0xa3fc>
   1b7c4:	ldr	r6, [sp, #20]
   1b7c8:	ldrb	r0, [r6]
   1b7cc:	cmp	r0, #0
   1b7d0:	bne	1b768 <fputs@plt+0xa3b4>
   1b7d4:	ldrb	r7, [r6]
   1b7d8:	cmp	r7, #0
   1b7dc:	movwne	r7, #1
   1b7e0:	b	1b71c <fputs@plt+0xa368>
   1b7e4:	add	r0, sp, #24
   1b7e8:	bl	46dc0 <fputs@plt+0x35a0c>
   1b7ec:	mov	r6, r0
   1b7f0:	cmp	r0, #0
   1b7f4:	beq	1b718 <fputs@plt+0xa364>
   1b7f8:	cmp	r6, #129	; 0x81
   1b7fc:	bcs	1b83c <fputs@plt+0xa488>
   1b800:	ldr	r0, [sp]
   1b804:	cmp	r0, #0
   1b808:	beq	1b8a4 <fputs@plt+0xa4f0>
   1b80c:	uxtb	r0, r6
   1b810:	movw	r1, #2644	; 0xa54
   1b814:	movt	r1, #8
   1b818:	ldrb	r5, [r1, r0]
   1b81c:	movw	r1, #2956	; 0xb8c
   1b820:	movt	r1, #8
   1b824:	ldrb	r0, [r1, r0]
   1b828:	mvn	r0, r0
   1b82c:	mvn	r1, #32
   1b830:	orr	r0, r0, r1
   1b834:	and	r6, r6, r0
   1b838:	b	1b8a8 <fputs@plt+0xa4f4>
   1b83c:	ldr	r4, [sp, #24]
   1b840:	add	r8, sp, #20
   1b844:	ldr	r1, [sp, #20]
   1b848:	ldrsb	r0, [r1]
   1b84c:	cmp	r0, #0
   1b850:	blt	1b890 <fputs@plt+0xa4dc>
   1b854:	uxtb	r0, r0
   1b858:	add	r1, r1, #1
   1b85c:	str	r1, [sp, #20]
   1b860:	cmp	r0, #0
   1b864:	beq	1b718 <fputs@plt+0xa364>
   1b868:	cmp	r0, r6
   1b86c:	bne	1b844 <fputs@plt+0xa490>
   1b870:	ldr	r1, [sp, #20]
   1b874:	mov	r0, r4
   1b878:	ldr	r2, [sp, #12]
   1b87c:	ldr	r3, [sp, #16]
   1b880:	bl	1b470 <fputs@plt+0xa0bc>
   1b884:	cmp	r0, #0
   1b888:	beq	1b844 <fputs@plt+0xa490>
   1b88c:	b	1b71c <fputs@plt+0xa368>
   1b890:	mov	r0, r8
   1b894:	bl	46dc0 <fputs@plt+0x35a0c>
   1b898:	cmp	r0, #0
   1b89c:	bne	1b868 <fputs@plt+0xa4b4>
   1b8a0:	b	1b718 <fputs@plt+0xa364>
   1b8a4:	mov	r5, r6
   1b8a8:	ldr	r0, [sp, #20]
   1b8ac:	add	r1, r0, #1
   1b8b0:	str	r1, [sp, #20]
   1b8b4:	ldrb	r0, [r0]
   1b8b8:	cmp	r0, #0
   1b8bc:	beq	1b718 <fputs@plt+0xa364>
   1b8c0:	ldr	r4, [sp, #20]
   1b8c4:	ldr	r8, [sp, #24]
   1b8c8:	uxtb	r0, r0
   1b8cc:	cmp	r5, r0
   1b8d0:	cmpne	r6, r0
   1b8d4:	bne	1b8f0 <fputs@plt+0xa53c>
   1b8d8:	mov	r0, r8
   1b8dc:	ldr	r2, [sp, #12]
   1b8e0:	ldr	r3, [sp, #16]
   1b8e4:	bl	1b470 <fputs@plt+0xa0bc>
   1b8e8:	cmp	r0, #0
   1b8ec:	bne	1b908 <fputs@plt+0xa554>
   1b8f0:	ldrb	r0, [r4], #1
   1b8f4:	cmp	r0, #0
   1b8f8:	mov	r1, r4
   1b8fc:	bne	1b8c8 <fputs@plt+0xa514>
   1b900:	str	r4, [sp, #20]
   1b904:	b	1b718 <fputs@plt+0xa364>
   1b908:	str	r4, [sp, #20]
   1b90c:	b	1b71c <fputs@plt+0xa368>
   1b910:	push	{fp, lr}
   1b914:	mov	fp, sp
   1b918:	mov	r3, r2
   1b91c:	movw	r2, #2952	; 0xb88
   1b920:	movt	r2, #8
   1b924:	bl	1b470 <fputs@plt+0xa0bc>
   1b928:	clz	r0, r0
   1b92c:	lsr	r0, r0, #5
   1b930:	pop	{fp, pc}
   1b934:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b938:	add	fp, sp, #28
   1b93c:	sub	sp, sp, #36	; 0x24
   1b940:	str	r3, [sp, #20]
   1b944:	mov	r6, r2
   1b948:	mov	r5, r1
   1b94c:	mov	r7, r0
   1b950:	mov	r9, #0
   1b954:	str	r9, [sp, #28]
   1b958:	bl	1bc90 <fputs@plt+0xa8dc>
   1b95c:	cmp	r0, #0
   1b960:	beq	1bb84 <fputs@plt+0xa7d0>
   1b964:	mov	r0, r7
   1b968:	mov	r1, #0
   1b96c:	bl	167f4 <fputs@plt+0x5440>
   1b970:	movw	r4, #58763	; 0xe58b
   1b974:	movt	r4, #7
   1b978:	cmp	r5, #0
   1b97c:	movne	r4, r5
   1b980:	mov	r0, r7
   1b984:	add	r7, sp, #32
   1b988:	mov	r8, r0
   1b98c:	str	r0, [sp, #8]
   1b990:	str	r6, [sp, #16]
   1b994:	ldrb	r0, [r4]
   1b998:	mov	r5, #0
   1b99c:	cmp	r0, #0
   1b9a0:	beq	1bba4 <fputs@plt+0xa7f0>
   1b9a4:	str	r9, [sp, #28]
   1b9a8:	str	r7, [sp]
   1b9ac:	mov	r0, r8
   1b9b0:	mov	r1, r4
   1b9b4:	mvn	r2, #0
   1b9b8:	add	r3, sp, #28
   1b9bc:	bl	1bcf4 <fputs@plt+0xa940>
   1b9c0:	cmp	r0, #0
   1b9c4:	bne	1bbac <fputs@plt+0xa7f8>
   1b9c8:	ldr	r0, [sp, #28]
   1b9cc:	cmp	r0, #0
   1b9d0:	beq	1bb70 <fputs@plt+0xa7bc>
   1b9d4:	bl	196c0 <fputs@plt+0x830c>
   1b9d8:	mov	r4, r0
   1b9dc:	mov	r0, #1
   1b9e0:	orr	r0, r0, r4, lsl #3
   1b9e4:	str	r0, [sp, #12]
   1b9e8:	mov	r5, #0
   1b9ec:	mov	r0, #0
   1b9f0:	str	r0, [sp, #24]
   1b9f4:	mov	r9, #0
   1b9f8:	mov	r7, r8
   1b9fc:	ldr	r8, [sp, #28]
   1ba00:	mov	r0, r8
   1ba04:	bl	190c4 <fputs@plt+0x7d10>
   1ba08:	mov	sl, r0
   1ba0c:	cmp	r6, #0
   1ba10:	beq	1bb10 <fputs@plt+0xa75c>
   1ba14:	cmp	sl, #100	; 0x64
   1ba18:	bne	1ba2c <fputs@plt+0xa678>
   1ba1c:	ldr	r0, [sp, #24]
   1ba20:	cmp	r0, #0
   1ba24:	bne	1baa0 <fputs@plt+0xa6ec>
   1ba28:	b	1ba48 <fputs@plt+0xa694>
   1ba2c:	ldr	r0, [sp, #24]
   1ba30:	cmp	r0, #0
   1ba34:	cmpeq	sl, #101	; 0x65
   1ba38:	bne	1bb18 <fputs@plt+0xa764>
   1ba3c:	ldrb	r0, [r7, #25]
   1ba40:	tst	r0, #1
   1ba44:	beq	1bb18 <fputs@plt+0xa764>
   1ba48:	mov	r0, r7
   1ba4c:	ldr	r2, [sp, #12]
   1ba50:	mov	r3, #0
   1ba54:	bl	19680 <fputs@plt+0x82cc>
   1ba58:	cmp	r0, #0
   1ba5c:	beq	1bbd8 <fputs@plt+0xa824>
   1ba60:	mov	r5, r0
   1ba64:	cmp	r4, #1
   1ba68:	blt	1ba8c <fputs@plt+0xa6d8>
   1ba6c:	mov	r6, #0
   1ba70:	mov	r0, r8
   1ba74:	mov	r1, r6
   1ba78:	bl	19920 <fputs@plt+0x856c>
   1ba7c:	str	r0, [r5, r6, lsl #2]
   1ba80:	add	r6, r6, #1
   1ba84:	cmp	r4, r6
   1ba88:	bne	1ba70 <fputs@plt+0xa6bc>
   1ba8c:	mov	r0, #1
   1ba90:	str	r0, [sp, #24]
   1ba94:	cmp	sl, #100	; 0x64
   1ba98:	ldr	r6, [sp, #16]
   1ba9c:	bne	1baf4 <fputs@plt+0xa740>
   1baa0:	add	r9, r5, r4, lsl #2
   1baa4:	cmp	r4, #1
   1baa8:	blt	1baf4 <fputs@plt+0xa740>
   1baac:	mov	r6, #0
   1bab0:	ldr	r0, [sp, #28]
   1bab4:	mov	r1, r6
   1bab8:	bl	1986c <fputs@plt+0x84b8>
   1babc:	str	r0, [r9, r6, lsl #2]
   1bac0:	cmp	r0, #0
   1bac4:	bne	1bae0 <fputs@plt+0xa72c>
   1bac8:	ldr	r7, [sp, #28]
   1bacc:	mov	r0, r7
   1bad0:	mov	r1, r6
   1bad4:	bl	198f8 <fputs@plt+0x8544>
   1bad8:	cmp	r0, #5
   1badc:	bne	1bb98 <fputs@plt+0xa7e4>
   1bae0:	add	r6, r6, #1
   1bae4:	cmp	r6, r4
   1bae8:	blt	1bab0 <fputs@plt+0xa6fc>
   1baec:	ldr	r7, [sp, #8]
   1baf0:	ldr	r6, [sp, #16]
   1baf4:	ldr	r0, [sp, #20]
   1baf8:	mov	r1, r4
   1bafc:	mov	r2, r9
   1bb00:	mov	r3, r5
   1bb04:	blx	r6
   1bb08:	cmp	r0, #0
   1bb0c:	bne	1bbb4 <fputs@plt+0xa800>
   1bb10:	cmp	sl, #100	; 0x64
   1bb14:	beq	1b9fc <fputs@plt+0xa648>
   1bb18:	ldr	r0, [sp, #28]
   1bb1c:	bl	18300 <fputs@plt+0x6f4c>
   1bb20:	mov	sl, r0
   1bb24:	mov	r9, #0
   1bb28:	str	r9, [sp, #28]
   1bb2c:	ldr	r0, [sp, #32]
   1bb30:	sub	r4, r0, #1
   1bb34:	movw	r1, #2956	; 0xb8c
   1bb38:	movt	r1, #8
   1bb3c:	ldrb	r0, [r4, #1]!
   1bb40:	ldrb	r0, [r1, r0]
   1bb44:	tst	r0, #1
   1bb48:	bne	1bb3c <fputs@plt+0xa788>
   1bb4c:	mov	r8, r7
   1bb50:	mov	r0, r7
   1bb54:	mov	r1, r5
   1bb58:	bl	13cb4 <fputs@plt+0x2900>
   1bb5c:	mov	r5, #0
   1bb60:	add	r7, sp, #32
   1bb64:	cmp	sl, #0
   1bb68:	beq	1b994 <fputs@plt+0xa5e0>
   1bb6c:	b	1bbdc <fputs@plt+0xa828>
   1bb70:	mov	sl, #0
   1bb74:	ldr	r4, [sp, #32]
   1bb78:	cmp	sl, #0
   1bb7c:	beq	1b994 <fputs@plt+0xa5e0>
   1bb80:	b	1bbdc <fputs@plt+0xa828>
   1bb84:	movw	r0, #40190	; 0x9cfe
   1bb88:	movt	r0, #1
   1bb8c:	bl	13628 <fputs@plt+0x2274>
   1bb90:	mov	r4, r0
   1bb94:	b	1bc84 <fputs@plt+0xa8d0>
   1bb98:	ldr	r0, [sp, #8]
   1bb9c:	bl	19084 <fputs@plt+0x7cd0>
   1bba0:	b	1bbe0 <fputs@plt+0xa82c>
   1bba4:	mov	sl, #0
   1bba8:	b	1bbdc <fputs@plt+0xa828>
   1bbac:	mov	sl, r0
   1bbb0:	b	1bbdc <fputs@plt+0xa828>
   1bbb4:	ldr	r0, [sp, #28]
   1bbb8:	bl	18300 <fputs@plt+0x6f4c>
   1bbbc:	mov	r0, #0
   1bbc0:	str	r0, [sp, #28]
   1bbc4:	mov	sl, #4
   1bbc8:	mov	r0, r7
   1bbcc:	mov	r1, #4
   1bbd0:	bl	167f4 <fputs@plt+0x5440>
   1bbd4:	b	1bbf0 <fputs@plt+0xa83c>
   1bbd8:	mov	r5, #0
   1bbdc:	ldr	r7, [sp, #28]
   1bbe0:	cmp	r7, #0
   1bbe4:	movne	r0, r7
   1bbe8:	blne	18300 <fputs@plt+0x6f4c>
   1bbec:	ldr	r7, [sp, #8]
   1bbf0:	mov	r0, r7
   1bbf4:	mov	r1, r5
   1bbf8:	bl	13cb4 <fputs@plt+0x2900>
   1bbfc:	mov	r0, r7
   1bc00:	mov	r1, sl
   1bc04:	bl	18350 <fputs@plt+0x6f9c>
   1bc08:	mov	r4, r0
   1bc0c:	ldr	r8, [fp, #8]
   1bc10:	cmp	r8, #0
   1bc14:	cmpne	r4, #0
   1bc18:	bne	1bc2c <fputs@plt+0xa878>
   1bc1c:	cmp	r8, #0
   1bc20:	movne	r0, #0
   1bc24:	strne	r0, [r8]
   1bc28:	b	1bc84 <fputs@plt+0xa8d0>
   1bc2c:	mov	r0, r7
   1bc30:	bl	1bd24 <fputs@plt+0xa970>
   1bc34:	bl	1358c <fputs@plt+0x21d8>
   1bc38:	add	r5, r0, #1
   1bc3c:	asr	r1, r5, #31
   1bc40:	mov	r0, r5
   1bc44:	bl	140d0 <fputs@plt+0x2d1c>
   1bc48:	str	r0, [r8]
   1bc4c:	cmp	r0, #0
   1bc50:	beq	1bc74 <fputs@plt+0xa8c0>
   1bc54:	mov	r6, r0
   1bc58:	mov	r0, r7
   1bc5c:	bl	1bd24 <fputs@plt+0xa970>
   1bc60:	mov	r1, r0
   1bc64:	mov	r0, r6
   1bc68:	mov	r2, r5
   1bc6c:	bl	1121c <memcpy@plt>
   1bc70:	b	1bc84 <fputs@plt+0xa8d0>
   1bc74:	mov	r4, #7
   1bc78:	mov	r0, r7
   1bc7c:	mov	r1, #7
   1bc80:	bl	167f4 <fputs@plt+0x5440>
   1bc84:	mov	r0, r4
   1bc88:	sub	sp, fp, #28
   1bc8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bc90:	push	{r4, sl, fp, lr}
   1bc94:	add	fp, sp, #8
   1bc98:	cmp	r0, #0
   1bc9c:	beq	1bcdc <fputs@plt+0xa928>
   1bca0:	ldr	r1, [r0, #80]	; 0x50
   1bca4:	mov	r4, #1
   1bca8:	movw	r2, #42647	; 0xa697
   1bcac:	movt	r2, #41001	; 0xa029
   1bcb0:	cmp	r1, r2
   1bcb4:	beq	1bcd4 <fputs@plt+0xa920>
   1bcb8:	bl	1e8e8 <fputs@plt+0xd534>
   1bcbc:	mov	r4, #0
   1bcc0:	cmp	r0, #0
   1bcc4:	beq	1bcd4 <fputs@plt+0xa920>
   1bcc8:	movw	r0, #22682	; 0x589a
   1bccc:	movt	r0, #8
   1bcd0:	bl	46e54 <fputs@plt+0x35aa0>
   1bcd4:	mov	r0, r4
   1bcd8:	pop	{r4, sl, fp, pc}
   1bcdc:	movw	r0, #29964	; 0x750c
   1bce0:	movt	r0, #8
   1bce4:	bl	46e54 <fputs@plt+0x35aa0>
   1bce8:	mov	r4, #0
   1bcec:	mov	r0, r4
   1bcf0:	pop	{r4, sl, fp, pc}
   1bcf4:	push	{fp, lr}
   1bcf8:	mov	fp, sp
   1bcfc:	sub	sp, sp, #16
   1bd00:	str	r3, [sp, #4]
   1bd04:	mov	r3, #0
   1bd08:	str	r3, [sp]
   1bd0c:	ldr	r3, [fp, #8]
   1bd10:	str	r3, [sp, #8]
   1bd14:	mov	r3, #1
   1bd18:	bl	1bf1c <fputs@plt+0xab68>
   1bd1c:	mov	sp, fp
   1bd20:	pop	{fp, pc}
   1bd24:	push	{r4, r5, fp, lr}
   1bd28:	add	fp, sp, #8
   1bd2c:	mov	r5, #7
   1bd30:	cmp	r0, #0
   1bd34:	beq	1bd7c <fputs@plt+0xa9c8>
   1bd38:	mov	r4, r0
   1bd3c:	bl	1e8e8 <fputs@plt+0xd534>
   1bd40:	cmp	r0, #0
   1bd44:	beq	1bd6c <fputs@plt+0xa9b8>
   1bd48:	ldrb	r0, [r4, #69]	; 0x45
   1bd4c:	cmp	r0, #0
   1bd50:	bne	1bd7c <fputs@plt+0xa9c8>
   1bd54:	ldr	r0, [r4, #240]	; 0xf0
   1bd58:	bl	18684 <fputs@plt+0x72d0>
   1bd5c:	cmp	r0, #0
   1bd60:	popne	{r4, r5, fp, pc}
   1bd64:	ldr	r5, [r4, #52]	; 0x34
   1bd68:	b	1bd7c <fputs@plt+0xa9c8>
   1bd6c:	movw	r0, #4280	; 0x10b8
   1bd70:	movt	r0, #2
   1bd74:	bl	13628 <fputs@plt+0x2274>
   1bd78:	mov	r5, r0
   1bd7c:	mov	r0, r5
   1bd80:	pop	{r4, r5, fp, lr}
   1bd84:	b	18fd4 <fputs@plt+0x7c20>
   1bd88:	push	{r4, r5, r6, r7, fp, lr}
   1bd8c:	add	fp, sp, #16
   1bd90:	mov	r5, r0
   1bd94:	bl	13da8 <fputs@plt+0x29f4>
   1bd98:	mov	r4, r0
   1bd9c:	cmp	r0, #0
   1bda0:	bne	1be48 <fputs@plt+0xaa94>
   1bda4:	movw	r6, #56084	; 0xdb14
   1bda8:	movt	r6, #9
   1bdac:	ldr	r0, [r6]
   1bdb0:	mov	r1, #0
   1bdb4:	cmp	r0, #0
   1bdb8:	beq	1bdfc <fputs@plt+0xaa48>
   1bdbc:	movw	r2, #56088	; 0xdb18
   1bdc0:	movt	r2, #9
   1bdc4:	ldr	r2, [r2]
   1bdc8:	ldr	r3, [r2]
   1bdcc:	cmp	r3, r5
   1bdd0:	beq	1be00 <fputs@plt+0xaa4c>
   1bdd4:	ldr	r0, [r6]
   1bdd8:	mov	r3, #1
   1bddc:	mov	r1, r3
   1bde0:	cmp	r3, r0
   1bde4:	bcs	1be00 <fputs@plt+0xaa4c>
   1bde8:	ldr	r7, [r2, r1, lsl #2]
   1bdec:	add	r3, r1, #1
   1bdf0:	cmp	r7, r5
   1bdf4:	bne	1bddc <fputs@plt+0xaa28>
   1bdf8:	b	1be00 <fputs@plt+0xaa4c>
   1bdfc:	mov	r0, #0
   1be00:	cmp	r1, r0
   1be04:	bne	1be48 <fputs@plt+0xaa94>
   1be08:	mov	r1, #4
   1be0c:	add	r2, r1, r0, lsl #2
   1be10:	movw	r7, #56088	; 0xdb18
   1be14:	movt	r7, #9
   1be18:	ldr	r0, [r7]
   1be1c:	mov	r3, #0
   1be20:	bl	14344 <fputs@plt+0x2f90>
   1be24:	cmp	r0, #0
   1be28:	moveq	r4, #7
   1be2c:	moveq	r0, r4
   1be30:	popeq	{r4, r5, r6, r7, fp, pc}
   1be34:	str	r0, [r7]
   1be38:	ldr	r1, [r6]
   1be3c:	str	r5, [r0, r1, lsl #2]
   1be40:	add	r0, r1, #1
   1be44:	str	r0, [r6]
   1be48:	mov	r0, r4
   1be4c:	pop	{r4, r5, r6, r7, fp, pc}
   1be50:	push	{r4, sl, fp, lr}
   1be54:	add	fp, sp, #8
   1be58:	movw	ip, #56084	; 0xdb14
   1be5c:	movt	ip, #9
   1be60:	ldr	r2, [ip]
   1be64:	movw	r1, #56088	; 0xdb18
   1be68:	movt	r1, #9
   1be6c:	ldr	lr, [r1]
   1be70:	add	r1, lr, r2, lsl #2
   1be74:	sub	r3, r2, #1
   1be78:	add	r4, r3, #1
   1be7c:	cmp	r4, #1
   1be80:	movlt	r0, #0
   1be84:	poplt	{r4, sl, fp, pc}
   1be88:	sub	r3, r3, #1
   1be8c:	ldr	r4, [r1, #-4]!
   1be90:	cmp	r4, r0
   1be94:	bne	1be78 <fputs@plt+0xaac4>
   1be98:	sub	r0, r2, #1
   1be9c:	str	r0, [ip]
   1bea0:	ldr	r0, [lr, r0, lsl #2]
   1bea4:	str	r0, [r1]
   1bea8:	mov	r0, #1
   1beac:	pop	{r4, sl, fp, pc}
   1beb0:	push	{r4, sl, fp, lr}
   1beb4:	add	fp, sp, #8
   1beb8:	bl	13da8 <fputs@plt+0x29f4>
   1bebc:	cmp	r0, #0
   1bec0:	popne	{r4, sl, fp, pc}
   1bec4:	movw	r4, #56088	; 0xdb18
   1bec8:	movt	r4, #9
   1becc:	ldr	r0, [r4]
   1bed0:	bl	14168 <fputs@plt+0x2db4>
   1bed4:	movw	r0, #56084	; 0xdb14
   1bed8:	movt	r0, #9
   1bedc:	mov	r1, #0
   1bee0:	str	r1, [r0]
   1bee4:	str	r1, [r4]
   1bee8:	pop	{r4, sl, fp, pc}
   1beec:	push	{fp, lr}
   1bef0:	mov	fp, sp
   1bef4:	sub	sp, sp, #16
   1bef8:	str	r3, [sp, #4]
   1befc:	mov	r3, #0
   1bf00:	str	r3, [sp]
   1bf04:	ldr	r3, [fp, #8]
   1bf08:	str	r3, [sp, #8]
   1bf0c:	mov	r3, #0
   1bf10:	bl	1bf1c <fputs@plt+0xab68>
   1bf14:	mov	sp, fp
   1bf18:	pop	{fp, pc}
   1bf1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf20:	add	fp, sp, #28
   1bf24:	sub	sp, sp, #12
   1bf28:	mov	r8, r3
   1bf2c:	mov	r9, r2
   1bf30:	mov	r6, r1
   1bf34:	mov	r7, r0
   1bf38:	ldr	r4, [fp, #12]
   1bf3c:	mov	r0, #0
   1bf40:	str	r0, [r4]
   1bf44:	mov	r0, r7
   1bf48:	bl	1bc90 <fputs@plt+0xa8dc>
   1bf4c:	cmp	r6, #0
   1bf50:	cmpne	r0, #0
   1bf54:	bne	1bf6c <fputs@plt+0xabb8>
   1bf58:	movw	r0, #44777	; 0xaee9
   1bf5c:	movt	r0, #1
   1bf60:	sub	sp, fp, #28
   1bf64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf68:	b	13628 <fputs@plt+0x2274>
   1bf6c:	ldr	sl, [fp, #16]
   1bf70:	ldr	r5, [fp, #8]
   1bf74:	mov	r0, r7
   1bf78:	bl	139c8 <fputs@plt+0x2614>
   1bf7c:	str	r5, [sp]
   1bf80:	stmib	sp, {r4, sl}
   1bf84:	mov	r0, r7
   1bf88:	mov	r1, r6
   1bf8c:	mov	r2, r9
   1bf90:	mov	r3, r8
   1bf94:	bl	46f14 <fputs@plt+0x35b60>
   1bf98:	cmp	r0, #17
   1bf9c:	subne	sp, fp, #28
   1bfa0:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bfa4:	ldr	r0, [r4]
   1bfa8:	bl	181e8 <fputs@plt+0x6e34>
   1bfac:	mov	r0, r7
   1bfb0:	mov	r1, r6
   1bfb4:	mov	r2, r9
   1bfb8:	mov	r3, r8
   1bfbc:	sub	sp, fp, #28
   1bfc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bfc4:	b	46f14 <fputs@plt+0x35b60>
   1bfc8:	push	{fp, lr}
   1bfcc:	mov	fp, sp
   1bfd0:	sub	sp, sp, #8
   1bfd4:	str	r3, [sp]
   1bfd8:	ldr	r3, [fp, #8]
   1bfdc:	str	r3, [sp, #4]
   1bfe0:	mov	r3, #0
   1bfe4:	bl	1bff0 <fputs@plt+0xac3c>
   1bfe8:	mov	sp, fp
   1bfec:	pop	{fp, pc}
   1bff0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1bff4:	add	fp, sp, #24
   1bff8:	sub	sp, sp, #16
   1bffc:	mov	r6, r3
   1c000:	mov	r7, r2
   1c004:	mov	r5, r1
   1c008:	mov	r4, r0
   1c00c:	mov	r0, #0
   1c010:	str	r0, [sp, #12]
   1c014:	ldr	r8, [fp, #8]
   1c018:	str	r0, [r8]
   1c01c:	mov	r0, r4
   1c020:	bl	1bc90 <fputs@plt+0xa8dc>
   1c024:	cmp	r5, #0
   1c028:	cmpne	r0, #0
   1c02c:	bne	1c044 <fputs@plt+0xac90>
   1c030:	movw	r0, #44888	; 0xaf58
   1c034:	movt	r0, #1
   1c038:	bl	13628 <fputs@plt+0x2274>
   1c03c:	sub	sp, fp, #24
   1c040:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c044:	cmp	r7, #0
   1c048:	blt	1c080 <fputs@plt+0xaccc>
   1c04c:	mov	r2, #0
   1c050:	beq	1c084 <fputs@plt+0xacd0>
   1c054:	ldrb	r0, [r5, r2]
   1c058:	cmp	r0, #0
   1c05c:	bne	1c070 <fputs@plt+0xacbc>
   1c060:	add	r0, r5, r2
   1c064:	ldrb	r0, [r0, #1]
   1c068:	cmp	r0, #0
   1c06c:	beq	1c084 <fputs@plt+0xacd0>
   1c070:	add	r2, r2, #2
   1c074:	cmp	r2, r7
   1c078:	blt	1c054 <fputs@plt+0xaca0>
   1c07c:	b	1c084 <fputs@plt+0xacd0>
   1c080:	mov	r2, r7
   1c084:	ldr	r9, [fp, #12]
   1c088:	mov	r0, r4
   1c08c:	mov	r1, r5
   1c090:	bl	1e2e4 <fputs@plt+0xcf30>
   1c094:	mov	r7, r0
   1c098:	cmp	r0, #0
   1c09c:	beq	1c0cc <fputs@plt+0xad18>
   1c0a0:	add	r0, sp, #12
   1c0a4:	mov	r1, #0
   1c0a8:	stm	sp, {r1, r8}
   1c0ac:	str	r0, [sp, #8]
   1c0b0:	mov	r0, r4
   1c0b4:	mov	r1, r7
   1c0b8:	mvn	r2, #0
   1c0bc:	mov	r3, r6
   1c0c0:	bl	1bf1c <fputs@plt+0xab68>
   1c0c4:	mov	r6, r0
   1c0c8:	b	1c0d0 <fputs@plt+0xad1c>
   1c0cc:	mov	r6, #0
   1c0d0:	cmp	r9, #0
   1c0d4:	ldrne	r0, [sp, #12]
   1c0d8:	cmpne	r0, #0
   1c0dc:	beq	1c100 <fputs@plt+0xad4c>
   1c0e0:	sub	r1, r0, r7
   1c0e4:	mov	r0, r7
   1c0e8:	bl	47450 <fputs@plt+0x3609c>
   1c0ec:	mov	r1, r0
   1c0f0:	mov	r0, r5
   1c0f4:	bl	474bc <fputs@plt+0x36108>
   1c0f8:	add	r0, r5, r0
   1c0fc:	str	r0, [r9]
   1c100:	mov	r0, r4
   1c104:	mov	r1, r7
   1c108:	bl	13cb4 <fputs@plt+0x2900>
   1c10c:	mov	r0, r4
   1c110:	mov	r1, r6
   1c114:	bl	18350 <fputs@plt+0x6f9c>
   1c118:	sub	sp, fp, #24
   1c11c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c120:	push	{fp, lr}
   1c124:	mov	fp, sp
   1c128:	sub	sp, sp, #8
   1c12c:	str	r3, [sp]
   1c130:	ldr	r3, [fp, #8]
   1c134:	str	r3, [sp, #4]
   1c138:	mov	r3, #1
   1c13c:	bl	1bff0 <fputs@plt+0xac3c>
   1c140:	mov	sp, fp
   1c144:	pop	{fp, pc}
   1c148:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c14c:	add	fp, sp, #28
   1c150:	sub	sp, sp, #36	; 0x24
   1c154:	mov	r5, r3
   1c158:	mov	sl, r2
   1c15c:	mov	r7, r1
   1c160:	mov	r9, r0
   1c164:	mov	r0, #0
   1c168:	str	r0, [r2]
   1c16c:	ldr	r8, [fp, #8]
   1c170:	cmp	r8, #0
   1c174:	strne	r0, [r8]
   1c178:	ldr	r4, [fp, #12]
   1c17c:	cmp	r5, #0
   1c180:	movne	r0, #0
   1c184:	strne	r0, [r5]
   1c188:	cmp	r4, #0
   1c18c:	movne	r0, #0
   1c190:	strne	r0, [r4]
   1c194:	mov	r6, #0
   1c198:	str	r6, [sp, #20]
   1c19c:	str	r6, [sp, #12]
   1c1a0:	str	r6, [sp, #24]
   1c1a4:	mov	r0, #1
   1c1a8:	str	r0, [sp, #28]
   1c1ac:	mov	r0, #20
   1c1b0:	str	r0, [sp, #16]
   1c1b4:	str	r6, [sp, #32]
   1c1b8:	mov	r0, #80	; 0x50
   1c1bc:	mov	r1, #0
   1c1c0:	bl	14138 <fputs@plt+0x2d84>
   1c1c4:	str	r0, [sp, #8]
   1c1c8:	cmp	r0, #0
   1c1cc:	beq	1c2dc <fputs@plt+0xaf28>
   1c1d0:	str	r6, [r0]
   1c1d4:	str	r4, [sp]
   1c1d8:	movw	r2, #49904	; 0xc2f0
   1c1dc:	movt	r2, #1
   1c1e0:	add	r3, sp, #8
   1c1e4:	mov	r0, r9
   1c1e8:	mov	r1, r7
   1c1ec:	bl	1b934 <fputs@plt+0xa580>
   1c1f0:	mov	r7, r0
   1c1f4:	ldr	r0, [sp, #8]
   1c1f8:	ldr	r1, [sp, #28]
   1c1fc:	str	r1, [r0]
   1c200:	uxtb	r0, r7
   1c204:	cmp	r0, #4
   1c208:	bne	1c258 <fputs@plt+0xaea4>
   1c20c:	ldr	r0, [sp, #8]
   1c210:	add	r0, r0, #4
   1c214:	bl	1c488 <fputs@plt+0xb0d4>
   1c218:	ldr	r0, [sp, #12]
   1c21c:	cmp	r0, #0
   1c220:	beq	1c250 <fputs@plt+0xae9c>
   1c224:	cmp	r4, #0
   1c228:	beq	1c248 <fputs@plt+0xae94>
   1c22c:	ldr	r0, [r4]
   1c230:	bl	14168 <fputs@plt+0x2db4>
   1c234:	ldr	r1, [sp, #12]
   1c238:	movw	r0, #17688	; 0x4518
   1c23c:	movt	r0, #8
   1c240:	bl	15804 <fputs@plt+0x4450>
   1c244:	str	r0, [r4]
   1c248:	ldr	r0, [sp, #12]
   1c24c:	bl	14168 <fputs@plt+0x2db4>
   1c250:	ldr	r7, [sp, #32]
   1c254:	b	1c2e0 <fputs@plt+0xaf2c>
   1c258:	ldr	r0, [sp, #12]
   1c25c:	bl	14168 <fputs@plt+0x2db4>
   1c260:	cmp	r7, #0
   1c264:	beq	1c278 <fputs@plt+0xaec4>
   1c268:	ldr	r0, [sp, #8]
   1c26c:	add	r0, r0, #4
   1c270:	bl	1c488 <fputs@plt+0xb0d4>
   1c274:	b	1c2e4 <fputs@plt+0xaf30>
   1c278:	ldr	r0, [sp, #16]
   1c27c:	ldr	r1, [sp, #28]
   1c280:	cmp	r0, r1
   1c284:	bls	1c2a4 <fputs@plt+0xaef0>
   1c288:	ldr	r0, [sp, #8]
   1c28c:	lsl	r2, r1, #2
   1c290:	mov	r3, #0
   1c294:	bl	14344 <fputs@plt+0x2f90>
   1c298:	cmp	r0, #0
   1c29c:	beq	1c2d0 <fputs@plt+0xaf1c>
   1c2a0:	str	r0, [sp, #8]
   1c2a4:	ldr	r0, [sp, #8]
   1c2a8:	add	r0, r0, #4
   1c2ac:	str	r0, [sl]
   1c2b0:	cmp	r8, #0
   1c2b4:	ldrne	r0, [sp, #24]
   1c2b8:	strne	r0, [r8]
   1c2bc:	mov	r7, #0
   1c2c0:	cmp	r5, #0
   1c2c4:	ldrne	r0, [sp, #20]
   1c2c8:	strne	r0, [r5]
   1c2cc:	b	1c2e4 <fputs@plt+0xaf30>
   1c2d0:	ldr	r0, [sp, #8]
   1c2d4:	add	r0, r0, #4
   1c2d8:	bl	1c488 <fputs@plt+0xb0d4>
   1c2dc:	mov	r7, #7
   1c2e0:	str	r7, [r9, #52]	; 0x34
   1c2e4:	mov	r0, r7
   1c2e8:	sub	sp, fp, #28
   1c2ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2f4:	add	fp, sp, #28
   1c2f8:	sub	sp, sp, #4
   1c2fc:	mov	r7, r3
   1c300:	mov	r9, r2
   1c304:	mov	sl, r1
   1c308:	mov	r4, r0
   1c30c:	cmp	r2, #0
   1c310:	mov	r1, r2
   1c314:	movwne	r1, #1
   1c318:	ldr	r0, [r0, #8]
   1c31c:	ldr	r2, [r4, #12]
   1c320:	ldr	r3, [r4, #20]
   1c324:	clz	r2, r2
   1c328:	lsr	r2, r2, #5
   1c32c:	and	r1, r1, r2
   1c330:	add	r2, r3, sl, lsl r1
   1c334:	cmp	r2, r0
   1c338:	bls	1c364 <fputs@plt+0xafb0>
   1c33c:	lsl	r1, sl, r1
   1c340:	add	r0, r1, r0, lsl #1
   1c344:	str	r0, [r4, #8]
   1c348:	lsl	r2, r0, #2
   1c34c:	ldr	r0, [r4]
   1c350:	mov	r3, #0
   1c354:	bl	14344 <fputs@plt+0x2f90>
   1c358:	cmp	r0, #0
   1c35c:	beq	1c470 <fputs@plt+0xb0bc>
   1c360:	str	r0, [r4]
   1c364:	ldr	r0, [r4, #12]
   1c368:	cmp	r0, #0
   1c36c:	beq	1c3a0 <fputs@plt+0xafec>
   1c370:	ldr	r0, [r4, #16]
   1c374:	cmp	r0, sl
   1c378:	beq	1c3ec <fputs@plt+0xb038>
   1c37c:	ldr	r0, [r4, #4]
   1c380:	bl	14168 <fputs@plt+0x2db4>
   1c384:	movw	r0, #22841	; 0x5939
   1c388:	movt	r0, #8
   1c38c:	bl	15804 <fputs@plt+0x4450>
   1c390:	str	r0, [r4, #4]
   1c394:	mov	r8, #1
   1c398:	str	r8, [r4, #24]
   1c39c:	b	1c47c <fputs@plt+0xb0c8>
   1c3a0:	str	sl, [r4, #16]
   1c3a4:	cmp	sl, #1
   1c3a8:	blt	1c3ec <fputs@plt+0xb038>
   1c3ac:	mov	r5, #0
   1c3b0:	movw	r8, #17688	; 0x4518
   1c3b4:	movt	r8, #8
   1c3b8:	ldr	r1, [r7, r5, lsl #2]
   1c3bc:	mov	r0, r8
   1c3c0:	bl	15804 <fputs@plt+0x4450>
   1c3c4:	cmp	r0, #0
   1c3c8:	beq	1c470 <fputs@plt+0xb0bc>
   1c3cc:	ldr	r1, [r4]
   1c3d0:	ldr	r2, [r4, #20]
   1c3d4:	add	r3, r2, #1
   1c3d8:	str	r3, [r4, #20]
   1c3dc:	str	r0, [r1, r2, lsl #2]
   1c3e0:	add	r5, r5, #1
   1c3e4:	cmp	r5, sl
   1c3e8:	blt	1c3b8 <fputs@plt+0xb004>
   1c3ec:	mov	r8, #0
   1c3f0:	cmp	r9, #0
   1c3f4:	beq	1c47c <fputs@plt+0xb0c8>
   1c3f8:	cmp	sl, #1
   1c3fc:	blt	1c460 <fputs@plt+0xb0ac>
   1c400:	mov	r6, #0
   1c404:	ldr	r0, [r9, r6, lsl #2]
   1c408:	cmp	r0, #0
   1c40c:	mov	r7, #0
   1c410:	beq	1c440 <fputs@plt+0xb08c>
   1c414:	bl	1358c <fputs@plt+0x21d8>
   1c418:	add	r5, r0, #1
   1c41c:	asr	r1, r5, #31
   1c420:	mov	r0, r5
   1c424:	bl	14138 <fputs@plt+0x2d84>
   1c428:	cmp	r0, #0
   1c42c:	beq	1c470 <fputs@plt+0xb0bc>
   1c430:	mov	r7, r0
   1c434:	ldr	r1, [r9, r6, lsl #2]
   1c438:	mov	r2, r5
   1c43c:	bl	1121c <memcpy@plt>
   1c440:	ldr	r0, [r4]
   1c444:	ldr	r1, [r4, #20]
   1c448:	add	r2, r1, #1
   1c44c:	str	r2, [r4, #20]
   1c450:	str	r7, [r0, r1, lsl #2]
   1c454:	add	r6, r6, #1
   1c458:	cmp	r6, sl
   1c45c:	blt	1c404 <fputs@plt+0xb050>
   1c460:	ldr	r0, [r4, #12]
   1c464:	add	r0, r0, #1
   1c468:	str	r0, [r4, #12]
   1c46c:	b	1c47c <fputs@plt+0xb0c8>
   1c470:	mov	r0, #7
   1c474:	str	r0, [r4, #24]
   1c478:	mov	r8, #1
   1c47c:	mov	r0, r8
   1c480:	sub	sp, fp, #28
   1c484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c488:	cmp	r0, #0
   1c48c:	bxeq	lr
   1c490:	push	{r4, r5, r6, sl, fp, lr}
   1c494:	add	fp, sp, #16
   1c498:	mov	r4, r0
   1c49c:	mov	r5, r0
   1c4a0:	ldr	r0, [r5, #-4]!
   1c4a4:	cmp	r0, #2
   1c4a8:	blt	1c4c8 <fputs@plt+0xb114>
   1c4ac:	sub	r6, r0, #1
   1c4b0:	ldr	r0, [r4]
   1c4b4:	cmp	r0, #0
   1c4b8:	blne	14168 <fputs@plt+0x2db4>
   1c4bc:	subs	r6, r6, #1
   1c4c0:	add	r4, r4, #4
   1c4c4:	bne	1c4b0 <fputs@plt+0xb0fc>
   1c4c8:	mov	r0, r5
   1c4cc:	pop	{r4, r5, r6, sl, fp, lr}
   1c4d0:	b	14168 <fputs@plt+0x2db4>
   1c4d4:	push	{fp, lr}
   1c4d8:	mov	fp, sp
   1c4dc:	sub	sp, sp, #8
   1c4e0:	mov	ip, #0
   1c4e4:	str	ip, [sp]
   1c4e8:	bl	1c4f4 <fputs@plt+0xb140>
   1c4ec:	mov	sp, fp
   1c4f0:	pop	{fp, pc}
   1c4f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c4f8:	add	fp, sp, #28
   1c4fc:	sub	sp, sp, #12
   1c500:	str	r3, [sp, #8]
   1c504:	mov	r8, r2
   1c508:	mov	r7, r1
   1c50c:	mov	r5, r0
   1c510:	mov	r0, r1
   1c514:	bl	1358c <fputs@plt+0x21d8>
   1c518:	mov	sl, r0
   1c51c:	add	r4, r5, #320	; 0x140
   1c520:	mov	r0, r4
   1c524:	mov	r1, r7
   1c528:	bl	43714 <fputs@plt+0x32360>
   1c52c:	ldr	r6, [fp, #8]
   1c530:	cmp	r0, #0
   1c534:	beq	1c54c <fputs@plt+0xb198>
   1c538:	movw	r0, #53159	; 0xcfa7
   1c53c:	movt	r0, #1
   1c540:	bl	13628 <fputs@plt+0x2274>
   1c544:	mov	r9, r0
   1c548:	b	1c5dc <fputs@plt+0xb228>
   1c54c:	str	r8, [sp, #4]
   1c550:	add	r2, sl, #21
   1c554:	mov	r9, #0
   1c558:	mov	r0, r5
   1c55c:	mov	r3, #0
   1c560:	bl	209ac <fputs@plt+0xf5f8>
   1c564:	cmp	r0, #0
   1c568:	beq	1c5dc <fputs@plt+0xb228>
   1c56c:	mov	r8, r0
   1c570:	add	r6, r0, #20
   1c574:	add	r2, sl, #1
   1c578:	mov	r0, r6
   1c57c:	mov	r1, r7
   1c580:	bl	1121c <memcpy@plt>
   1c584:	mov	r9, #0
   1c588:	ldr	r0, [sp, #4]
   1c58c:	stm	r8, {r0, r6}
   1c590:	ldr	r0, [sp, #8]
   1c594:	str	r0, [r8, #8]
   1c598:	ldr	r0, [fp, #8]
   1c59c:	mov	r7, r0
   1c5a0:	str	r0, [r8, #12]
   1c5a4:	str	r9, [r8, #16]
   1c5a8:	mov	r0, r4
   1c5ac:	mov	r1, r6
   1c5b0:	mov	r2, r8
   1c5b4:	bl	43c54 <fputs@plt+0x328a0>
   1c5b8:	cmp	r0, #0
   1c5bc:	beq	1c5d8 <fputs@plt+0xb224>
   1c5c0:	mov	r4, r0
   1c5c4:	mov	r0, r5
   1c5c8:	bl	19084 <fputs@plt+0x7cd0>
   1c5cc:	mov	r0, r5
   1c5d0:	mov	r1, r4
   1c5d4:	bl	13cb4 <fputs@plt+0x2900>
   1c5d8:	mov	r6, r7
   1c5dc:	mov	r0, r5
   1c5e0:	mov	r1, r9
   1c5e4:	bl	18350 <fputs@plt+0x6f9c>
   1c5e8:	mov	r4, r0
   1c5ec:	cmp	r6, #0
   1c5f0:	cmpne	r4, #0
   1c5f4:	beq	1c600 <fputs@plt+0xb24c>
   1c5f8:	ldr	r0, [sp, #8]
   1c5fc:	blx	r6
   1c600:	mov	r0, r4
   1c604:	sub	sp, fp, #28
   1c608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c60c:	b	1c4f4 <fputs@plt+0xb140>
   1c610:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c614:	add	fp, sp, #24
   1c618:	sub	sp, sp, #8
   1c61c:	mov	r4, r0
   1c620:	mov	r0, #0
   1c624:	str	r0, [sp, #4]
   1c628:	ldr	r6, [r4, #336]	; 0x150
   1c62c:	cmp	r6, #0
   1c630:	beq	1c640 <fputs@plt+0xb28c>
   1c634:	ldr	r0, [r6, #12]
   1c638:	cmp	r0, #0
   1c63c:	beq	1c660 <fputs@plt+0xb2ac>
   1c640:	mov	r0, r4
   1c644:	mov	r1, #21
   1c648:	bl	167f4 <fputs@plt+0x5440>
   1c64c:	movw	r0, #53847	; 0xd257
   1c650:	movt	r0, #1
   1c654:	bl	13628 <fputs@plt+0x2274>
   1c658:	sub	sp, fp, #24
   1c65c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c660:	mov	r7, r1
   1c664:	ldr	r9, [r6, #4]
   1c668:	mov	r0, r4
   1c66c:	mov	r2, #544	; 0x220
   1c670:	mov	r3, #0
   1c674:	bl	19680 <fputs@plt+0x82cc>
   1c678:	cmp	r0, #0
   1c67c:	beq	1c710 <fputs@plt+0xb35c>
   1c680:	mov	r5, r0
   1c684:	str	r4, [r0]
   1c688:	mov	r8, #1
   1c68c:	strb	r8, [r0, #454]	; 0x1c6
   1c690:	str	r8, [r0, #428]	; 0x1ac
   1c694:	add	r2, sp, #4
   1c698:	mov	r1, r7
   1c69c:	bl	1c790 <fputs@plt+0xb3dc>
   1c6a0:	cmp	r0, #0
   1c6a4:	beq	1c728 <fputs@plt+0xb374>
   1c6a8:	ldr	r7, [sp, #4]
   1c6ac:	movw	r2, #17688	; 0x4518
   1c6b0:	movt	r2, #8
   1c6b4:	cmp	r7, #0
   1c6b8:	moveq	r2, r7
   1c6bc:	mov	r0, r4
   1c6c0:	mov	r1, #1
   1c6c4:	mov	r3, r7
   1c6c8:	bl	16724 <fputs@plt+0x5370>
   1c6cc:	mov	r0, r4
   1c6d0:	mov	r1, r7
   1c6d4:	bl	13cb4 <fputs@plt+0x2900>
   1c6d8:	mov	r0, #0
   1c6dc:	strb	r0, [r5, #454]	; 0x1c6
   1c6e0:	ldr	r0, [r5, #8]
   1c6e4:	cmp	r0, #0
   1c6e8:	blne	18300 <fputs@plt+0x6f4c>
   1c6ec:	ldr	r1, [r5, #488]	; 0x1e8
   1c6f0:	mov	r0, r4
   1c6f4:	bl	13ae8 <fputs@plt+0x2734>
   1c6f8:	mov	r0, r5
   1c6fc:	bl	1b0a4 <fputs@plt+0x9cf0>
   1c700:	mov	r0, r4
   1c704:	mov	r1, r5
   1c708:	bl	13cb4 <fputs@plt+0x2900>
   1c70c:	b	1c714 <fputs@plt+0xb360>
   1c710:	mov	r8, #7
   1c714:	mov	r0, r4
   1c718:	mov	r1, r8
   1c71c:	bl	18350 <fputs@plt+0x6f9c>
   1c720:	sub	sp, fp, #24
   1c724:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c728:	ldr	r0, [r5, #488]	; 0x1e8
   1c72c:	cmp	r0, #0
   1c730:	beq	1c6a8 <fputs@plt+0xb2f4>
   1c734:	ldrb	r1, [r4, #69]	; 0x45
   1c738:	cmp	r1, #0
   1c73c:	bne	1c6a8 <fputs@plt+0xb2f4>
   1c740:	ldr	r1, [r0, #12]
   1c744:	cmp	r1, #0
   1c748:	bne	1c6a8 <fputs@plt+0xb2f4>
   1c74c:	ldrb	r1, [r0, #42]	; 0x2a
   1c750:	tst	r1, #16
   1c754:	bne	1c6a8 <fputs@plt+0xb2f4>
   1c758:	ldr	r1, [r9, #4]
   1c75c:	cmp	r1, #0
   1c760:	bne	1c780 <fputs@plt+0xb3cc>
   1c764:	ldr	r1, [r0, #4]
   1c768:	str	r1, [r9, #4]
   1c76c:	ldrh	r1, [r0, #34]	; 0x22
   1c770:	strh	r1, [r9, #34]	; 0x22
   1c774:	mov	r1, #0
   1c778:	str	r1, [r0, #4]
   1c77c:	strh	r1, [r0, #34]	; 0x22
   1c780:	mov	r0, #1
   1c784:	str	r0, [r6, #12]
   1c788:	mov	r8, #0
   1c78c:	b	1c6d8 <fputs@plt+0xb324>
   1c790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c794:	add	fp, sp, #28
   1c798:	sub	sp, sp, #20
   1c79c:	mov	r7, r2
   1c7a0:	mov	r6, r1
   1c7a4:	mov	r5, r0
   1c7a8:	ldr	r4, [r0]
   1c7ac:	ldr	r8, [r4, #96]	; 0x60
   1c7b0:	ldr	r0, [r4, #152]	; 0x98
   1c7b4:	cmp	r0, #0
   1c7b8:	moveq	r0, #0
   1c7bc:	streq	r0, [r4, #248]	; 0xf8
   1c7c0:	str	r6, [r5, #484]	; 0x1e4
   1c7c4:	mov	r9, #0
   1c7c8:	str	r9, [r5, #12]
   1c7cc:	bl	4755c <fputs@plt+0x361a8>
   1c7d0:	str	r0, [sp, #12]
   1c7d4:	cmp	r0, #0
   1c7d8:	beq	1c880 <fputs@plt+0xb4cc>
   1c7dc:	ldrb	r0, [r6]
   1c7e0:	cmp	r0, #0
   1c7e4:	beq	1c890 <fputs@plt+0xb4dc>
   1c7e8:	add	r0, r5, #508	; 0x1fc
   1c7ec:	str	r0, [sp, #8]
   1c7f0:	mvn	sl, #0
   1c7f4:	mov	r9, #0
   1c7f8:	mov	r0, r6
   1c7fc:	str	r0, [r5, #508]	; 0x1fc
   1c800:	add	r1, sp, #16
   1c804:	bl	45ca8 <fputs@plt+0x348f4>
   1c808:	str	r0, [r5, #512]	; 0x200
   1c80c:	add	r9, r0, r9
   1c810:	cmp	r9, r8
   1c814:	bgt	1c8ac <fputs@plt+0xb4f8>
   1c818:	ldr	r1, [sp, #16]
   1c81c:	cmp	r1, #160	; 0xa0
   1c820:	blt	1c83c <fputs@plt+0xb488>
   1c824:	ldr	r0, [r4, #248]	; 0xf8
   1c828:	cmp	r0, #0
   1c82c:	bne	1c8b4 <fputs@plt+0xb500>
   1c830:	cmp	r1, #161	; 0xa1
   1c834:	bne	1c86c <fputs@plt+0xb4b8>
   1c838:	b	1c8c8 <fputs@plt+0xb514>
   1c83c:	mov	r3, r0
   1c840:	ldr	r2, [r5, #508]	; 0x1fc
   1c844:	str	r5, [sp]
   1c848:	ldr	r0, [sp, #12]
   1c84c:	bl	47580 <fputs@plt+0x361cc>
   1c850:	ldr	r0, [r5, #12]
   1c854:	cmp	r0, #0
   1c858:	bne	1c8bc <fputs@plt+0xb508>
   1c85c:	ldr	sl, [sp, #16]
   1c860:	ldrb	r0, [r4, #69]	; 0x45
   1c864:	cmp	r0, #0
   1c868:	bne	1c8e0 <fputs@plt+0xb52c>
   1c86c:	mov	r0, r6
   1c870:	ldrb	r1, [r0, r9]!
   1c874:	cmp	r1, #0
   1c878:	bne	1c7fc <fputs@plt+0xb448>
   1c87c:	b	1c894 <fputs@plt+0xb4e0>
   1c880:	mov	r0, r4
   1c884:	bl	19084 <fputs@plt+0x7cd0>
   1c888:	mov	r6, #7
   1c88c:	b	1cad4 <fputs@plt+0xb720>
   1c890:	mvn	sl, #0
   1c894:	add	r0, r6, r9
   1c898:	str	r0, [r5, #484]	; 0x1e4
   1c89c:	ldr	r0, [r5, #12]
   1c8a0:	cmp	r0, #0
   1c8a4:	bne	1c944 <fputs@plt+0xb590>
   1c8a8:	b	1c8e8 <fputs@plt+0xb534>
   1c8ac:	mov	r0, #18
   1c8b0:	b	1c8b8 <fputs@plt+0xb504>
   1c8b4:	mov	r0, #9
   1c8b8:	str	r0, [r5, #12]
   1c8bc:	add	r0, r6, r9
   1c8c0:	str	r0, [r5, #484]	; 0x1e4
   1c8c4:	b	1c944 <fputs@plt+0xb590>
   1c8c8:	movw	r1, #22906	; 0x597a
   1c8cc:	movt	r1, #8
   1c8d0:	mov	r0, r5
   1c8d4:	ldr	r2, [sp, #8]
   1c8d8:	bl	1a8e8 <fputs@plt+0x9534>
   1c8dc:	b	1c894 <fputs@plt+0xb4e0>
   1c8e0:	add	r0, r6, r9
   1c8e4:	str	r0, [r5, #484]	; 0x1e4
   1c8e8:	ldrb	r0, [r4, #69]	; 0x45
   1c8ec:	cmp	r0, #0
   1c8f0:	bne	1c944 <fputs@plt+0xb590>
   1c8f4:	cmp	sl, #1
   1c8f8:	beq	1c914 <fputs@plt+0xb560>
   1c8fc:	ldr	r2, [r5, #508]	; 0x1fc
   1c900:	ldr	r3, [r5, #512]	; 0x200
   1c904:	str	r5, [sp]
   1c908:	ldr	r0, [sp, #12]
   1c90c:	mov	r1, #1
   1c910:	bl	47580 <fputs@plt+0x361cc>
   1c914:	ldr	r0, [r5, #12]
   1c918:	cmp	r0, #0
   1c91c:	bne	1c944 <fputs@plt+0xb590>
   1c920:	ldrb	r0, [r4, #69]	; 0x45
   1c924:	cmp	r0, #0
   1c928:	bne	1c944 <fputs@plt+0xb590>
   1c92c:	ldr	r2, [r5, #508]	; 0x1fc
   1c930:	ldr	r3, [r5, #512]	; 0x200
   1c934:	str	r5, [sp]
   1c938:	ldr	r0, [sp, #12]
   1c93c:	mov	r1, #0
   1c940:	bl	47580 <fputs@plt+0x361cc>
   1c944:	ldr	r0, [sp, #12]
   1c948:	bl	47674 <fputs@plt+0x362c0>
   1c94c:	ldrb	r0, [r4, #69]	; 0x45
   1c950:	cmp	r0, #0
   1c954:	beq	1c98c <fputs@plt+0xb5d8>
   1c958:	mov	r0, #7
   1c95c:	str	r0, [r5, #12]
   1c960:	ldr	r1, [r5, #4]
   1c964:	cmp	r1, #0
   1c968:	bne	1c99c <fputs@plt+0xb5e8>
   1c96c:	bl	18fd4 <fputs@plt+0x7c20>
   1c970:	mov	r2, r0
   1c974:	movw	r1, #17688	; 0x4518
   1c978:	movt	r1, #8
   1c97c:	mov	r0, r4
   1c980:	bl	1a96c <fputs@plt+0x95b8>
   1c984:	str	r0, [r5, #4]
   1c988:	b	1c99c <fputs@plt+0xb5e8>
   1c98c:	ldr	r0, [r5, #12]
   1c990:	cmp	r0, #0
   1c994:	cmpne	r0, #101	; 0x65
   1c998:	bne	1c960 <fputs@plt+0xb5ac>
   1c99c:	ldr	r2, [r5, #4]
   1c9a0:	cmp	r2, #0
   1c9a4:	beq	1c9cc <fputs@plt+0xb618>
   1c9a8:	str	r2, [r7]
   1c9ac:	ldr	r0, [r5, #12]
   1c9b0:	movw	r1, #17688	; 0x4518
   1c9b4:	movt	r1, #8
   1c9b8:	bl	158e8 <fputs@plt+0x4534>
   1c9bc:	mov	r0, #0
   1c9c0:	str	r0, [r5, #4]
   1c9c4:	mov	r6, #1
   1c9c8:	b	1c9d0 <fputs@plt+0xb61c>
   1c9cc:	mov	r6, #0
   1c9d0:	ldr	r0, [r5, #8]
   1c9d4:	cmp	r0, #0
   1c9d8:	beq	1ca00 <fputs@plt+0xb64c>
   1c9dc:	ldr	r1, [r5, #68]	; 0x44
   1c9e0:	cmp	r1, #1
   1c9e4:	blt	1ca00 <fputs@plt+0xb64c>
   1c9e8:	ldrb	r1, [r5, #18]
   1c9ec:	cmp	r1, #0
   1c9f0:	bne	1ca00 <fputs@plt+0xb64c>
   1c9f4:	bl	2f668 <fputs@plt+0x1e2b4>
   1c9f8:	mov	r0, #0
   1c9fc:	str	r0, [r5, #8]
   1ca00:	ldrb	r0, [r5, #18]
   1ca04:	cmp	r0, #0
   1ca08:	bne	1ca24 <fputs@plt+0xb670>
   1ca0c:	ldr	r1, [r5, #408]	; 0x198
   1ca10:	mov	r0, r4
   1ca14:	bl	13cb4 <fputs@plt+0x2900>
   1ca18:	mov	r0, #0
   1ca1c:	str	r0, [r5, #404]	; 0x194
   1ca20:	str	r0, [r5, #408]	; 0x198
   1ca24:	ldr	r0, [r5, #524]	; 0x20c
   1ca28:	bl	14168 <fputs@plt+0x2db4>
   1ca2c:	ldrb	r0, [r5, #454]	; 0x1c6
   1ca30:	cmp	r0, #0
   1ca34:	bne	1ca44 <fputs@plt+0xb690>
   1ca38:	ldr	r1, [r5, #488]	; 0x1e8
   1ca3c:	mov	r0, r4
   1ca40:	bl	13ae8 <fputs@plt+0x2734>
   1ca44:	ldr	r1, [r5, #540]	; 0x21c
   1ca48:	mov	r0, r4
   1ca4c:	bl	44220 <fputs@plt+0x32e6c>
   1ca50:	ldr	r1, [r5, #492]	; 0x1ec
   1ca54:	mov	r0, r4
   1ca58:	bl	13a88 <fputs@plt+0x26d4>
   1ca5c:	ldr	r0, [r5, #448]	; 0x1c0
   1ca60:	ldr	r1, [r5, #476]	; 0x1dc
   1ca64:	cmp	r0, #1
   1ca68:	blt	1caa0 <fputs@plt+0xb6ec>
   1ca6c:	sub	r7, r0, #1
   1ca70:	ldr	r1, [r1, r7, lsl #2]
   1ca74:	mov	r0, r4
   1ca78:	bl	13cb4 <fputs@plt+0x2900>
   1ca7c:	sub	r0, r7, #1
   1ca80:	ldr	r1, [r5, #476]	; 0x1dc
   1ca84:	add	r2, r7, #1
   1ca88:	cmp	r2, #1
   1ca8c:	mov	r7, r0
   1ca90:	bgt	1ca70 <fputs@plt+0xb6bc>
   1ca94:	b	1caa0 <fputs@plt+0xb6ec>
   1ca98:	ldr	r0, [r1]
   1ca9c:	str	r0, [r5, #412]	; 0x19c
   1caa0:	mov	r0, r4
   1caa4:	bl	13cb4 <fputs@plt+0x2900>
   1caa8:	ldr	r1, [r5, #412]	; 0x19c
   1caac:	cmp	r1, #0
   1cab0:	bne	1ca98 <fputs@plt+0xb6e4>
   1cab4:	b	1cac8 <fputs@plt+0xb714>
   1cab8:	ldr	r0, [r1, #68]	; 0x44
   1cabc:	str	r0, [r5, #528]	; 0x210
   1cac0:	mov	r0, r4
   1cac4:	bl	13ae8 <fputs@plt+0x2734>
   1cac8:	ldr	r1, [r5, #528]	; 0x210
   1cacc:	cmp	r1, #0
   1cad0:	bne	1cab8 <fputs@plt+0xb704>
   1cad4:	mov	r0, r6
   1cad8:	sub	sp, fp, #28
   1cadc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cae0:	ldrb	r0, [r0, #74]	; 0x4a
   1cae4:	movw	r1, #3212	; 0xc8c
   1cae8:	movt	r1, #8
   1caec:	add	r0, r1, r0
   1caf0:	ldrb	r0, [r0, #-1]
   1caf4:	bx	lr
   1caf8:	sub	sp, sp, #8
   1cafc:	push	{r4, r5, fp, lr}
   1cb00:	add	fp, sp, #8
   1cb04:	sub	sp, sp, #8
   1cb08:	mov	r4, r0
   1cb0c:	str	r3, [fp, #12]
   1cb10:	str	r2, [fp, #8]
   1cb14:	add	r0, fp, #8
   1cb18:	str	r0, [sp, #4]
   1cb1c:	movw	r0, #54298	; 0xd41a
   1cb20:	movt	r0, #1
   1cb24:	cmp	r1, #1
   1cb28:	bne	1cb54 <fputs@plt+0xb7a0>
   1cb2c:	ldr	r1, [r4, #336]	; 0x150
   1cb30:	cmp	r1, #0
   1cb34:	beq	1cb58 <fputs@plt+0xb7a4>
   1cb38:	ldr	r0, [sp, #4]
   1cb3c:	add	r2, r0, #4
   1cb40:	str	r2, [sp, #4]
   1cb44:	ldr	r1, [r1]
   1cb48:	ldr	r0, [r0]
   1cb4c:	strb	r0, [r1, #16]
   1cb50:	b	1cb78 <fputs@plt+0xb7c4>
   1cb54:	add	r0, r0, #8
   1cb58:	bl	13628 <fputs@plt+0x2274>
   1cb5c:	cmp	r0, #0
   1cb60:	beq	1cb78 <fputs@plt+0xb7c4>
   1cb64:	mov	r5, r0
   1cb68:	mov	r0, r4
   1cb6c:	mov	r1, r5
   1cb70:	bl	167f4 <fputs@plt+0x5440>
   1cb74:	b	1cb7c <fputs@plt+0xb7c8>
   1cb78:	mov	r5, #0
   1cb7c:	mov	r0, r5
   1cb80:	sub	sp, fp, #8
   1cb84:	pop	{r4, r5, fp, lr}
   1cb88:	add	sp, sp, #8
   1cb8c:	bx	lr
   1cb90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cb94:	add	fp, sp, #28
   1cb98:	sub	sp, sp, #4
   1cb9c:	mov	r4, r0
   1cba0:	mov	r8, #0
   1cba4:	movw	r9, #2956	; 0xb8c
   1cba8:	movt	r9, #8
   1cbac:	movw	r1, #17067	; 0x42ab
   1cbb0:	movt	r1, #8
   1cbb4:	movw	ip, #17093	; 0x42c5
   1cbb8:	movt	ip, #8
   1cbbc:	movw	lr, #17089	; 0x42c1
   1cbc0:	movt	lr, #8
   1cbc4:	movw	r6, #17074	; 0x42b2
   1cbc8:	movt	r6, #8
   1cbcc:	movw	sl, #3217	; 0xc91
   1cbd0:	movt	sl, #8
   1cbd4:	b	1cbe4 <fputs@plt+0xb830>
   1cbd8:	add	r0, sl, r8, lsl #3
   1cbdc:	ldrb	r8, [r0, r5]
   1cbe0:	add	r4, r4, #1
   1cbe4:	ldrb	r0, [r4]
   1cbe8:	cmp	r0, #96	; 0x60
   1cbec:	bhi	1cdd4 <fputs@plt+0xba20>
   1cbf0:	add	r2, pc, #4
   1cbf4:	mov	r5, #0
   1cbf8:	ldr	pc, [r2, r0, lsl #2]
   1cbfc:	strdeq	sp, [r1], -r4
   1cc00:	ldrdeq	ip, [r1], -r4
   1cc04:	ldrdeq	ip, [r1], -r4
   1cc08:	ldrdeq	ip, [r1], -r4
   1cc0c:	ldrdeq	ip, [r1], -r4
   1cc10:	ldrdeq	ip, [r1], -r4
   1cc14:	ldrdeq	ip, [r1], -r4
   1cc18:	ldrdeq	ip, [r1], -r4
   1cc1c:	ldrdeq	ip, [r1], -r4
   1cc20:	andeq	ip, r1, r0, lsl #27
   1cc24:	andeq	ip, r1, r0, lsl #27
   1cc28:	ldrdeq	ip, [r1], -r4
   1cc2c:	andeq	ip, r1, r0, lsl #27
   1cc30:	andeq	ip, r1, r0, lsl #27
   1cc34:	ldrdeq	ip, [r1], -r4
   1cc38:	ldrdeq	ip, [r1], -r4
   1cc3c:	ldrdeq	ip, [r1], -r4
   1cc40:	ldrdeq	ip, [r1], -r4
   1cc44:	ldrdeq	ip, [r1], -r4
   1cc48:	ldrdeq	ip, [r1], -r4
   1cc4c:	ldrdeq	ip, [r1], -r4
   1cc50:	ldrdeq	ip, [r1], -r4
   1cc54:	ldrdeq	ip, [r1], -r4
   1cc58:	ldrdeq	ip, [r1], -r4
   1cc5c:	ldrdeq	ip, [r1], -r4
   1cc60:	ldrdeq	ip, [r1], -r4
   1cc64:	ldrdeq	ip, [r1], -r4
   1cc68:	ldrdeq	ip, [r1], -r4
   1cc6c:	ldrdeq	ip, [r1], -r4
   1cc70:	ldrdeq	ip, [r1], -r4
   1cc74:	ldrdeq	ip, [r1], -r4
   1cc78:	ldrdeq	ip, [r1], -r4
   1cc7c:	andeq	ip, r1, r0, lsl #27
   1cc80:	ldrdeq	ip, [r1], -r4
   1cc84:	andeq	ip, r1, r8, lsl #27
   1cc88:	ldrdeq	ip, [r1], -r4
   1cc8c:	ldrdeq	ip, [r1], -r4
   1cc90:	ldrdeq	ip, [r1], -r4
   1cc94:	ldrdeq	ip, [r1], -r4
   1cc98:	andeq	ip, r1, r8, lsl #27
   1cc9c:	ldrdeq	ip, [r1], -r4
   1cca0:	ldrdeq	ip, [r1], -r4
   1cca4:	ldrdeq	ip, [r1], -r4
   1cca8:	ldrdeq	ip, [r1], -r4
   1ccac:	ldrdeq	ip, [r1], -r4
   1ccb0:	andeq	ip, r1, r0, lsr #30
   1ccb4:	ldrdeq	ip, [r1], -r4
   1ccb8:	andeq	ip, r1, ip, asr pc
   1ccbc:	ldrdeq	ip, [r1], -r4
   1ccc0:	ldrdeq	ip, [r1], -r4
   1ccc4:	ldrdeq	ip, [r1], -r4
   1ccc8:	ldrdeq	ip, [r1], -r4
   1cccc:	ldrdeq	ip, [r1], -r4
   1ccd0:	ldrdeq	ip, [r1], -r4
   1ccd4:	ldrdeq	ip, [r1], -r4
   1ccd8:	ldrdeq	ip, [r1], -r4
   1ccdc:	ldrdeq	ip, [r1], -r4
   1cce0:	ldrdeq	ip, [r1], -r4
   1cce4:	ldrdeq	ip, [r1], -r4
   1cce8:	ldrdeq	ip, [r1], -r8
   1ccec:	ldrdeq	ip, [r1], -r4
   1ccf0:	ldrdeq	ip, [r1], -r4
   1ccf4:	ldrdeq	ip, [r1], -r4
   1ccf8:	ldrdeq	ip, [r1], -r4
   1ccfc:	ldrdeq	ip, [r1], -r4
   1cd00:	ldrdeq	ip, [r1], -r4
   1cd04:	ldrdeq	ip, [r1], -r4
   1cd08:	ldrdeq	ip, [r1], -r4
   1cd0c:	ldrdeq	ip, [r1], -r4
   1cd10:	ldrdeq	ip, [r1], -r4
   1cd14:	ldrdeq	ip, [r1], -r4
   1cd18:	ldrdeq	ip, [r1], -r4
   1cd1c:	ldrdeq	ip, [r1], -r4
   1cd20:	ldrdeq	ip, [r1], -r4
   1cd24:	ldrdeq	ip, [r1], -r4
   1cd28:	ldrdeq	ip, [r1], -r4
   1cd2c:	ldrdeq	ip, [r1], -r4
   1cd30:	ldrdeq	ip, [r1], -r4
   1cd34:	ldrdeq	ip, [r1], -r4
   1cd38:	ldrdeq	ip, [r1], -r4
   1cd3c:	ldrdeq	ip, [r1], -r4
   1cd40:	ldrdeq	ip, [r1], -r4
   1cd44:	ldrdeq	ip, [r1], -r4
   1cd48:	ldrdeq	ip, [r1], -r4
   1cd4c:	ldrdeq	ip, [r1], -r4
   1cd50:	ldrdeq	ip, [r1], -r4
   1cd54:	ldrdeq	ip, [r1], -r4
   1cd58:	ldrdeq	ip, [r1], -r4
   1cd5c:	ldrdeq	ip, [r1], -r4
   1cd60:	ldrdeq	ip, [r1], -r4
   1cd64:	ldrdeq	ip, [r1], -r4
   1cd68:	andeq	ip, r1, r8, lsr #27
   1cd6c:	ldrdeq	ip, [r1], -r4
   1cd70:	ldrdeq	ip, [r1], -r4
   1cd74:	ldrdeq	ip, [r1], -r4
   1cd78:	ldrdeq	ip, [r1], -r4
   1cd7c:	andeq	ip, r1, r8, lsl #27
   1cd80:	mov	r5, #1
   1cd84:	b	1cbd8 <fputs@plt+0xb824>
   1cd88:	ldrb	r2, [r4, #1]!
   1cd8c:	cmp	r2, r0
   1cd90:	cmpne	r2, #0
   1cd94:	bne	1cd88 <fputs@plt+0xb9d4>
   1cd98:	mov	r5, #2
   1cd9c:	cmp	r2, #0
   1cda0:	bne	1cbd8 <fputs@plt+0xb824>
   1cda4:	b	1d0e8 <fputs@plt+0xbd34>
   1cda8:	ldrb	r0, [r4, #1]!
   1cdac:	subs	r3, r0, #93	; 0x5d
   1cdb0:	movwne	r3, #1
   1cdb4:	clz	r2, r0
   1cdb8:	lsr	r2, r2, #5
   1cdbc:	teq	r2, r3
   1cdc0:	bne	1cda8 <fputs@plt+0xb9f4>
   1cdc4:	mov	r5, #2
   1cdc8:	cmp	r0, #0
   1cdcc:	bne	1cbd8 <fputs@plt+0xb824>
   1cdd0:	b	1d0e8 <fputs@plt+0xbd34>
   1cdd4:	ldrb	r2, [r9, r0]
   1cdd8:	tst	r2, #70	; 0x46
   1cddc:	beq	1cfa0 <fputs@plt+0xbbec>
   1cde0:	mvn	r7, #5
   1cde4:	add	r2, r4, r7
   1cde8:	ldrb	r2, [r2, #7]
   1cdec:	ldrb	r2, [r9, r2]
   1cdf0:	add	r7, r7, #1
   1cdf4:	tst	r2, #70	; 0x46
   1cdf8:	bne	1cde4 <fputs@plt+0xba30>
   1cdfc:	sub	r0, r0, #67	; 0x43
   1ce00:	mov	r5, #2
   1ce04:	cmp	r0, #49	; 0x31
   1ce08:	bhi	1d0dc <fputs@plt+0xbd28>
   1ce0c:	add	r3, r7, #6
   1ce10:	add	r2, pc, #0
   1ce14:	ldr	pc, [r2, r0, lsl #2]
   1ce18:	andeq	ip, r1, r0, ror #29
   1ce1c:	ldrdeq	sp, [r1], -ip
   1ce20:	andeq	ip, r1, r8, lsr #31
   1ce24:	ldrdeq	sp, [r1], -ip
   1ce28:	ldrdeq	sp, [r1], -ip
   1ce2c:	ldrdeq	sp, [r1], -ip
   1ce30:	ldrdeq	sp, [r1], -ip
   1ce34:	ldrdeq	sp, [r1], -ip
   1ce38:	ldrdeq	sp, [r1], -ip
   1ce3c:	ldrdeq	sp, [r1], -ip
   1ce40:	ldrdeq	sp, [r1], -ip
   1ce44:	ldrdeq	sp, [r1], -ip
   1ce48:	ldrdeq	sp, [r1], -ip
   1ce4c:	ldrdeq	sp, [r1], -ip
   1ce50:	ldrdeq	sp, [r1], -ip
   1ce54:	ldrdeq	sp, [r1], -ip
   1ce58:	ldrdeq	sp, [r1], -ip
   1ce5c:	strdeq	ip, [r1], -r8
   1ce60:	ldrdeq	sp, [r1], -ip
   1ce64:	ldrdeq	sp, [r1], -ip
   1ce68:	ldrdeq	sp, [r1], -ip
   1ce6c:	ldrdeq	sp, [r1], -ip
   1ce70:	ldrdeq	sp, [r1], -ip
   1ce74:	ldrdeq	sp, [r1], -ip
   1ce78:	ldrdeq	sp, [r1], -ip
   1ce7c:	ldrdeq	sp, [r1], -ip
   1ce80:	ldrdeq	sp, [r1], -ip
   1ce84:	ldrdeq	sp, [r1], -ip
   1ce88:	ldrdeq	sp, [r1], -ip
   1ce8c:	ldrdeq	sp, [r1], -ip
   1ce90:	ldrdeq	sp, [r1], -ip
   1ce94:	ldrdeq	sp, [r1], -ip
   1ce98:	andeq	ip, r1, r0, ror #29
   1ce9c:	ldrdeq	sp, [r1], -ip
   1cea0:	andeq	ip, r1, r8, lsr #31
   1cea4:	ldrdeq	sp, [r1], -ip
   1cea8:	ldrdeq	sp, [r1], -ip
   1ceac:	ldrdeq	sp, [r1], -ip
   1ceb0:	ldrdeq	sp, [r1], -ip
   1ceb4:	ldrdeq	sp, [r1], -ip
   1ceb8:	ldrdeq	sp, [r1], -ip
   1cebc:	ldrdeq	sp, [r1], -ip
   1cec0:	ldrdeq	sp, [r1], -ip
   1cec4:	ldrdeq	sp, [r1], -ip
   1cec8:	ldrdeq	sp, [r1], -ip
   1cecc:	ldrdeq	sp, [r1], -ip
   1ced0:	ldrdeq	sp, [r1], -ip
   1ced4:	ldrdeq	sp, [r1], -ip
   1ced8:	ldrdeq	sp, [r1], -ip
   1cedc:	strdeq	ip, [r1], -r8
   1cee0:	cmp	r7, #0
   1cee4:	bne	1d0dc <fputs@plt+0xbd28>
   1cee8:	mov	r0, r4
   1ceec:	mov	r2, #6
   1cef0:	mov	r6, ip
   1cef4:	bl	134ec <fputs@plt+0x2138>
   1cef8:	movw	lr, #17089	; 0x42c1
   1cefc:	movt	lr, #8
   1cf00:	mov	ip, r6
   1cf04:	movw	r6, #17074	; 0x42b2
   1cf08:	movt	r6, #8
   1cf0c:	movw	r1, #17067	; 0x42ab
   1cf10:	movt	r1, #8
   1cf14:	cmp	r0, #0
   1cf18:	moveq	r5, #4
   1cf1c:	b	1d0dc <fputs@plt+0xbd28>
   1cf20:	ldrb	r0, [r4, #1]
   1cf24:	mov	r5, #2
   1cf28:	cmp	r0, #45	; 0x2d
   1cf2c:	bne	1cbd8 <fputs@plt+0xb824>
   1cf30:	ldrb	r0, [r4, #1]!
   1cf34:	subs	r3, r0, #10
   1cf38:	movwne	r3, #1
   1cf3c:	clz	r2, r0
   1cf40:	lsr	r2, r2, #5
   1cf44:	teq	r2, r3
   1cf48:	bne	1cf30 <fputs@plt+0xbb7c>
   1cf4c:	mov	r5, #1
   1cf50:	cmp	r0, #0
   1cf54:	bne	1cbd8 <fputs@plt+0xb824>
   1cf58:	b	1d0f4 <fputs@plt+0xbd40>
   1cf5c:	ldrb	r0, [r4, #1]
   1cf60:	mov	r5, #2
   1cf64:	cmp	r0, #42	; 0x2a
   1cf68:	bne	1cbd8 <fputs@plt+0xb824>
   1cf6c:	add	r4, r4, #3
   1cf70:	b	1cf78 <fputs@plt+0xbbc4>
   1cf74:	add	r4, r4, #1
   1cf78:	ldrb	r0, [r4, #-1]
   1cf7c:	cmp	r0, #42	; 0x2a
   1cf80:	beq	1cf90 <fputs@plt+0xbbdc>
   1cf84:	cmp	r0, #0
   1cf88:	bne	1cf74 <fputs@plt+0xbbc0>
   1cf8c:	b	1d0e8 <fputs@plt+0xbd34>
   1cf90:	ldrb	r0, [r4]
   1cf94:	cmp	r0, #47	; 0x2f
   1cf98:	bne	1cf74 <fputs@plt+0xbbc0>
   1cf9c:	b	1cd80 <fputs@plt+0xb9cc>
   1cfa0:	mov	r5, #2
   1cfa4:	b	1cbd8 <fputs@plt+0xb824>
   1cfa8:	bic	r0, r3, #-2147483648	; 0x80000000
   1cfac:	cmp	r0, #7
   1cfb0:	beq	1d054 <fputs@plt+0xbca0>
   1cfb4:	cmp	r0, #3
   1cfb8:	bne	1d0dc <fputs@plt+0xbd28>
   1cfbc:	mov	r0, r4
   1cfc0:	mov	r1, lr
   1cfc4:	mov	r2, #3
   1cfc8:	mov	r6, ip
   1cfcc:	bl	134ec <fputs@plt+0x2138>
   1cfd0:	movw	lr, #17089	; 0x42c1
   1cfd4:	movt	lr, #8
   1cfd8:	mov	ip, r6
   1cfdc:	movw	r6, #17074	; 0x42b2
   1cfe0:	movt	r6, #8
   1cfe4:	movw	r1, #17067	; 0x42ab
   1cfe8:	movt	r1, #8
   1cfec:	cmp	r0, #0
   1cff0:	moveq	r5, #7
   1cff4:	b	1d0dc <fputs@plt+0xbd28>
   1cff8:	bic	r0, r3, #-2147483648	; 0x80000000
   1cffc:	cmp	r0, #4
   1d000:	beq	1d090 <fputs@plt+0xbcdc>
   1d004:	cmp	r0, #9
   1d008:	beq	1d0a0 <fputs@plt+0xbcec>
   1d00c:	cmp	r0, #7
   1d010:	bne	1d0dc <fputs@plt+0xbd28>
   1d014:	mov	r0, r4
   1d018:	movw	r1, #32834	; 0x8042
   1d01c:	movt	r1, #8
   1d020:	mov	r2, #7
   1d024:	mov	r6, ip
   1d028:	bl	134ec <fputs@plt+0x2138>
   1d02c:	movw	lr, #17089	; 0x42c1
   1d030:	movt	lr, #8
   1d034:	mov	ip, r6
   1d038:	movw	r6, #17074	; 0x42b2
   1d03c:	movt	r6, #8
   1d040:	movw	r1, #17067	; 0x42ab
   1d044:	movt	r1, #8
   1d048:	cmp	r0, #0
   1d04c:	moveq	r5, #6
   1d050:	b	1d0dc <fputs@plt+0xbd28>
   1d054:	mov	r0, r4
   1d058:	mov	r1, ip
   1d05c:	mov	r2, #7
   1d060:	mov	r6, ip
   1d064:	bl	134ec <fputs@plt+0x2138>
   1d068:	movw	lr, #17089	; 0x42c1
   1d06c:	movt	lr, #8
   1d070:	mov	ip, r6
   1d074:	movw	r6, #17074	; 0x42b2
   1d078:	movt	r6, #8
   1d07c:	movw	r1, #17067	; 0x42ab
   1d080:	movt	r1, #8
   1d084:	cmp	r0, #0
   1d088:	moveq	r5, #3
   1d08c:	b	1d0dc <fputs@plt+0xbd28>
   1d090:	mov	r0, r4
   1d094:	mov	r1, r6
   1d098:	mov	r2, #4
   1d09c:	b	1d0b0 <fputs@plt+0xbcfc>
   1d0a0:	mov	r0, r4
   1d0a4:	movw	r1, #17079	; 0x42b7
   1d0a8:	movt	r1, #8
   1d0ac:	mov	r2, #9
   1d0b0:	mov	r6, ip
   1d0b4:	bl	134ec <fputs@plt+0x2138>
   1d0b8:	movw	lr, #17089	; 0x42c1
   1d0bc:	movt	lr, #8
   1d0c0:	mov	ip, r6
   1d0c4:	movw	r6, #17074	; 0x42b2
   1d0c8:	movt	r6, #8
   1d0cc:	movw	r1, #17067	; 0x42ab
   1d0d0:	movt	r1, #8
   1d0d4:	cmp	r0, #0
   1d0d8:	moveq	r5, #5
   1d0dc:	add	r0, r4, r7
   1d0e0:	add	r4, r0, #5
   1d0e4:	b	1cbd8 <fputs@plt+0xb824>
   1d0e8:	mov	r0, #0
   1d0ec:	sub	sp, fp, #28
   1d0f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d0f4:	sub	r0, r8, #1
   1d0f8:	clz	r0, r0
   1d0fc:	lsr	r0, r0, #5
   1d100:	sub	sp, fp, #28
   1d104:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d108:	push	{r4, r5, r6, sl, fp, lr}
   1d10c:	add	fp, sp, #16
   1d110:	mov	r6, r0
   1d114:	bl	13da8 <fputs@plt+0x29f4>
   1d118:	mov	r5, r0
   1d11c:	cmp	r0, #0
   1d120:	beq	1d12c <fputs@plt+0xbd78>
   1d124:	mov	r0, r5
   1d128:	pop	{r4, r5, r6, sl, fp, pc}
   1d12c:	mov	r0, #0
   1d130:	bl	1d17c <fputs@plt+0xbdc8>
   1d134:	mov	r4, r0
   1d138:	mov	r1, r6
   1d13c:	mov	r2, #2
   1d140:	mov	r3, #0
   1d144:	bl	1d1a8 <fputs@plt+0xbdf4>
   1d148:	mov	r0, r4
   1d14c:	mov	r1, #1
   1d150:	bl	1880c <fputs@plt+0x7458>
   1d154:	cmp	r0, #0
   1d158:	beq	1d168 <fputs@plt+0xbdb4>
   1d15c:	bl	1cb90 <fputs@plt+0xb7dc>
   1d160:	uxtb	r5, r0
   1d164:	b	1d16c <fputs@plt+0xbdb8>
   1d168:	mov	r5, #7
   1d16c:	mov	r0, r4
   1d170:	bl	189e4 <fputs@plt+0x7630>
   1d174:	mov	r0, r5
   1d178:	pop	{r4, r5, r6, sl, fp, pc}
   1d17c:	push	{r4, sl, fp, lr}
   1d180:	add	fp, sp, #8
   1d184:	mov	r4, r0
   1d188:	mov	r2, #40	; 0x28
   1d18c:	mov	r3, #0
   1d190:	bl	19680 <fputs@plt+0x82cc>
   1d194:	cmp	r0, #0
   1d198:	strne	r4, [r0, #32]
   1d19c:	movne	r1, #1
   1d1a0:	strhne	r1, [r0, #8]
   1d1a4:	pop	{r4, sl, fp, pc}
   1d1a8:	cmp	r0, #0
   1d1ac:	bxeq	lr
   1d1b0:	push	{fp, lr}
   1d1b4:	mov	fp, sp
   1d1b8:	sub	sp, sp, #8
   1d1bc:	mov	ip, r2
   1d1c0:	str	r3, [sp]
   1d1c4:	mvn	r2, #0
   1d1c8:	mov	r3, ip
   1d1cc:	bl	18b40 <fputs@plt+0x778c>
   1d1d0:	mov	sp, fp
   1d1d4:	pop	{fp, pc}
   1d1d8:	movw	r0, #2624	; 0xa40
   1d1dc:	movt	r0, #8
   1d1e0:	bx	lr
   1d1e4:	movw	r0, #17101	; 0x42cd
   1d1e8:	movt	r0, #8
   1d1ec:	bx	lr
   1d1f0:	movw	r0, #62880	; 0xf5a0
   1d1f4:	movt	r0, #45	; 0x2d
   1d1f8:	bx	lr
   1d1fc:	mov	r0, #0
   1d200:	bx	lr
   1d204:	push	{r4, r5, r6, sl, fp, lr}
   1d208:	add	fp, sp, #16
   1d20c:	movw	r6, #37176	; 0x9138
   1d210:	movt	r6, #9
   1d214:	ldr	r0, [r6, #40]	; 0x28
   1d218:	cmp	r0, #0
   1d21c:	bleq	1d8fc <fputs@plt+0xc548>
   1d220:	vmov.i32	q8, #0	; 0x00000000
   1d224:	movw	r4, #55280	; 0xd7f0
   1d228:	movt	r4, #9
   1d22c:	mov	r0, r4
   1d230:	vst1.64	{d16-d17}, [r0]!
   1d234:	vst1.64	{d16-d17}, [r0]
   1d238:	mov	r0, #8
   1d23c:	str	r0, [r4]
   1d240:	ldr	r0, [r6, #192]	; 0xc0
   1d244:	cmp	r0, #0
   1d248:	beq	1d260 <fputs@plt+0xbeac>
   1d24c:	ldr	r2, [r6, #196]	; 0xc4
   1d250:	cmp	r2, #100	; 0x64
   1d254:	ldrge	r3, [r6, #200]	; 0xc8
   1d258:	cmpge	r3, #1
   1d25c:	bge	1d278 <fputs@plt+0xbec4>
   1d260:	mov	r0, #0
   1d264:	str	r0, [r4, #16]
   1d268:	str	r0, [r6, #192]	; 0xc0
   1d26c:	str	r0, [r6, #196]	; 0xc4
   1d270:	str	r0, [r6, #200]	; 0xc8
   1d274:	b	1d2d0 <fputs@plt+0xbf1c>
   1d278:	bic	r1, r2, #7
   1d27c:	str	r1, [r6, #196]	; 0xc4
   1d280:	ldr	r5, [r6, #192]	; 0xc0
   1d284:	str	r5, [r4, #20]
   1d288:	str	r3, [r4, #24]
   1d28c:	cmp	r3, #2
   1d290:	blt	1d2c4 <fputs@plt+0xbf10>
   1d294:	mvn	r0, #7
   1d298:	add	r0, r0, r3, lsl #3
   1d29c:	lsr	r2, r2, #3
   1d2a0:	mul	ip, r2, r0
   1d2a4:	sub	r3, r3, #1
   1d2a8:	mov	r0, r5
   1d2ac:	add	r2, r0, r1
   1d2b0:	str	r2, [r0]
   1d2b4:	subs	r3, r3, #1
   1d2b8:	mov	r0, r2
   1d2bc:	bne	1d2ac <fputs@plt+0xbef8>
   1d2c0:	add	r5, r5, ip
   1d2c4:	mov	r0, #0
   1d2c8:	str	r0, [r5], #4
   1d2cc:	str	r5, [r4, #16]
   1d2d0:	ldr	r0, [r6, #204]	; 0xcc
   1d2d4:	cmp	r0, #0
   1d2d8:	beq	1d2f0 <fputs@plt+0xbf3c>
   1d2dc:	ldr	r0, [r6, #208]	; 0xd0
   1d2e0:	cmp	r0, #512	; 0x200
   1d2e4:	ldrge	r0, [r6, #212]	; 0xd4
   1d2e8:	cmpge	r0, #0
   1d2ec:	bgt	1d2fc <fputs@plt+0xbf48>
   1d2f0:	mov	r0, #0
   1d2f4:	str	r0, [r6, #204]	; 0xcc
   1d2f8:	str	r0, [r6, #208]	; 0xd0
   1d2fc:	ldr	r1, [r6, #60]	; 0x3c
   1d300:	ldr	r0, [r6, #68]	; 0x44
   1d304:	blx	r1
   1d308:	cmp	r0, #0
   1d30c:	popeq	{r4, r5, r6, sl, fp, pc}
   1d310:	vmov.i32	q8, #0	; 0x00000000
   1d314:	vst1.64	{d16-d17}, [r4]!
   1d318:	vst1.64	{d16-d17}, [r4]
   1d31c:	pop	{r4, r5, r6, sl, fp, pc}
   1d320:	push	{fp, lr}
   1d324:	mov	fp, sp
   1d328:	bl	7a078 <fputs@plt+0x68cc4>
   1d32c:	bl	7a088 <fputs@plt+0x68cd4>
   1d330:	movw	r0, #38328	; 0x95b8
   1d334:	movt	r0, #9
   1d338:	mov	r1, #57	; 0x39
   1d33c:	pop	{fp, lr}
   1d340:	b	7a098 <fputs@plt+0x68ce4>
   1d344:	push	{r4, sl, fp, lr}
   1d348:	add	fp, sp, #8
   1d34c:	movw	r4, #37176	; 0x9138
   1d350:	movt	r4, #9
   1d354:	ldr	r0, [r4, #116]	; 0x74
   1d358:	cmp	r0, #0
   1d35c:	bleq	1d90c <fputs@plt+0xc558>
   1d360:	ldrd	r0, [r4, #112]	; 0x70
   1d364:	pop	{r4, sl, fp, lr}
   1d368:	bx	r1
   1d36c:	push	{fp, lr}
   1d370:	mov	fp, sp
   1d374:	mov	r0, #10
   1d378:	bl	14098 <fputs@plt+0x2ce4>
   1d37c:	cmp	r0, #0
   1d380:	moveq	r0, #7
   1d384:	popeq	{fp, pc}
   1d388:	bl	14168 <fputs@plt+0x2db4>
   1d38c:	bl	15b78 <fputs@plt+0x47c4>
   1d390:	mov	r0, #0
   1d394:	pop	{fp, pc}
   1d398:	push	{r4, r5, r6, r7, fp, lr}
   1d39c:	add	fp, sp, #16
   1d3a0:	mov	r5, r2
   1d3a4:	mov	r7, r0
   1d3a8:	movw	r0, #55688	; 0xd988
   1d3ac:	movt	r0, #9
   1d3b0:	ldr	r2, [r0, #52]	; 0x34
   1d3b4:	cmp	r2, #0
   1d3b8:	popeq	{r4, r5, r6, r7, fp, pc}
   1d3bc:	cmp	r7, #0
   1d3c0:	moveq	r5, r7
   1d3c4:	str	r5, [r0, #92]	; 0x5c
   1d3c8:	mov	r4, r7
   1d3cc:	bicne	r4, r1, #7
   1d3d0:	strd	r4, [r0, #64]	; 0x40
   1d3d4:	cmp	r5, #91	; 0x5b
   1d3d8:	blt	1d3f4 <fputs@plt+0xc040>
   1d3dc:	mov	r6, #10
   1d3e0:	strd	r6, [r0, #72]	; 0x48
   1d3e4:	mov	r1, #0
   1d3e8:	str	r1, [r0, #88]	; 0x58
   1d3ec:	str	r1, [r0, #96]	; 0x60
   1d3f0:	b	1d428 <fputs@plt+0xc074>
   1d3f4:	str	r7, [r0, #76]	; 0x4c
   1d3f8:	mov	r1, #0
   1d3fc:	str	r1, [r0, #88]	; 0x58
   1d400:	str	r1, [r0, #96]	; 0x60
   1d404:	movw	r1, #26215	; 0x6667
   1d408:	movt	r1, #26214	; 0x6666
   1d40c:	smmul	r1, r5, r1
   1d410:	asr	r2, r1, #2
   1d414:	add	r1, r2, r1, lsr #31
   1d418:	add	r1, r1, #1
   1d41c:	str	r1, [r0, #72]	; 0x48
   1d420:	cmp	r5, #0
   1d424:	beq	1d450 <fputs@plt+0xc09c>
   1d428:	mul	r1, r4, r5
   1d42c:	mov	r3, r7
   1d430:	mov	r2, r7
   1d434:	ldr	r6, [r0, #88]	; 0x58
   1d438:	str	r6, [r2], r4
   1d43c:	str	r3, [r0, #88]	; 0x58
   1d440:	subs	r5, r5, #1
   1d444:	mov	r3, r2
   1d448:	bne	1d434 <fputs@plt+0xc080>
   1d44c:	add	r7, r7, r1
   1d450:	str	r7, [r0, #80]	; 0x50
   1d454:	pop	{r4, r5, r6, r7, fp, pc}
   1d458:	push	{r4, sl, fp, lr}
   1d45c:	add	fp, sp, #8
   1d460:	movw	r4, #37176	; 0x9138
   1d464:	movt	r4, #9
   1d468:	ldr	r0, [r4, #228]	; 0xe4
   1d46c:	cmp	r0, #0
   1d470:	beq	1d480 <fputs@plt+0xc0cc>
   1d474:	bl	1beb0 <fputs@plt+0xaafc>
   1d478:	mov	r0, #0
   1d47c:	str	r0, [r4, #228]	; 0xe4
   1d480:	ldr	r0, [r4, #244]	; 0xf4
   1d484:	cmp	r0, #0
   1d488:	beq	1d498 <fputs@plt+0xc0e4>
   1d48c:	bl	1d4e0 <fputs@plt+0xc12c>
   1d490:	mov	r0, #0
   1d494:	str	r0, [r4, #244]	; 0xf4
   1d498:	ldr	r0, [r4, #240]	; 0xf0
   1d49c:	cmp	r0, #0
   1d4a0:	beq	1d4c8 <fputs@plt+0xc114>
   1d4a4:	bl	1d4fc <fputs@plt+0xc148>
   1d4a8:	movw	r0, #55576	; 0xd918
   1d4ac:	movt	r0, #9
   1d4b0:	mov	r1, #0
   1d4b4:	str	r1, [r0]
   1d4b8:	str	r1, [r4, #240]	; 0xf0
   1d4bc:	movw	r0, #55572	; 0xd914
   1d4c0:	movt	r0, #9
   1d4c4:	str	r1, [r0]
   1d4c8:	ldr	r0, [r4, #236]	; 0xec
   1d4cc:	cmp	r0, #0
   1d4d0:	movne	r0, #0
   1d4d4:	strne	r0, [r4, #236]	; 0xec
   1d4d8:	mov	r0, #0
   1d4dc:	pop	{r4, sl, fp, pc}
   1d4e0:	movw	r0, #37176	; 0x9138
   1d4e4:	movt	r0, #9
   1d4e8:	ldr	r1, [r0, #120]	; 0x78
   1d4ec:	cmp	r1, #0
   1d4f0:	bxeq	lr
   1d4f4:	ldr	r0, [r0, #112]	; 0x70
   1d4f8:	bx	r1
   1d4fc:	movw	r0, #37176	; 0x9138
   1d500:	movt	r0, #9
   1d504:	ldr	r1, [r0, #64]	; 0x40
   1d508:	cmp	r1, #0
   1d50c:	beq	1d524 <fputs@plt+0xc170>
   1d510:	push	{fp, lr}
   1d514:	mov	fp, sp
   1d518:	ldr	r0, [r0, #68]	; 0x44
   1d51c:	blx	r1
   1d520:	pop	{fp, lr}
   1d524:	vmov.i32	q8, #0	; 0x00000000
   1d528:	movw	r0, #55280	; 0xd7f0
   1d52c:	movt	r0, #9
   1d530:	vst1.64	{d16-d17}, [r0]!
   1d534:	vst1.64	{d16-d17}, [r0]
   1d538:	bx	lr
   1d53c:	sub	sp, sp, #12
   1d540:	push	{r4, r5, r6, sl, fp, lr}
   1d544:	add	fp, sp, #16
   1d548:	sub	sp, sp, #4
   1d54c:	add	ip, fp, #8
   1d550:	stm	ip, {r1, r2, r3}
   1d554:	movw	r5, #37176	; 0x9138
   1d558:	movt	r5, #9
   1d55c:	ldr	r1, [r5, #228]	; 0xe4
   1d560:	cmp	r1, #0
   1d564:	beq	1d58c <fputs@plt+0xc1d8>
   1d568:	movw	r0, #2483	; 0x9b3
   1d56c:	movt	r0, #2
   1d570:	bl	13628 <fputs@plt+0x2274>
   1d574:	mov	r4, r0
   1d578:	mov	r0, r4
   1d57c:	sub	sp, fp, #16
   1d580:	pop	{r4, r5, r6, sl, fp, lr}
   1d584:	add	sp, sp, #12
   1d588:	bx	lr
   1d58c:	add	r1, fp, #8
   1d590:	str	r1, [sp]
   1d594:	sub	r0, r0, #4
   1d598:	cmp	r0, #22
   1d59c:	bhi	1d608 <fputs@plt+0xc254>
   1d5a0:	mov	r4, #0
   1d5a4:	add	r1, pc, #0
   1d5a8:	ldr	pc, [r1, r0, lsl #2]
   1d5ac:	andeq	sp, r1, r0, lsl r6
   1d5b0:	andeq	sp, r1, ip, lsr r6
   1d5b4:	andeq	sp, r1, r4, ror r6
   1d5b8:	andeq	sp, r1, r4, lsr #13
   1d5bc:	andeq	sp, r1, r8, lsl #12
   1d5c0:	ldrdeq	sp, [r1], -r4
   1d5c4:	andeq	sp, r1, r8, lsl #12
   1d5c8:	andeq	sp, r1, r8, lsl #12
   1d5cc:	andeq	sp, r1, r8, lsl #12
   1d5d0:	andeq	sp, r1, ip, ror #13
   1d5d4:	andeq	sp, r1, r8, ror r5
   1d5d8:	andeq	sp, r1, r8, lsl #12
   1d5dc:	andeq	sp, r1, r4, lsl r7
   1d5e0:	andeq	sp, r1, ip, lsr r7
   1d5e4:	andeq	sp, r1, r4, asr r7
   1d5e8:	andeq	sp, r1, r4, lsr #15
   1d5ec:	andeq	sp, r1, r0, lsl #16
   1d5f0:	andeq	sp, r1, r8, lsl #12
   1d5f4:	andeq	sp, r1, r8, lsl r8
   1d5f8:	andeq	sp, r1, r8, lsl #12
   1d5fc:			; <UNDEFINED> instruction: 0x0001d8b0
   1d600:	andeq	sp, r1, ip, asr #17
   1d604:	andeq	sp, r1, r4, ror #17
   1d608:	mov	r4, #1
   1d60c:	b	1d578 <fputs@plt+0xc1c4>
   1d610:	ldr	r0, [sp]
   1d614:	add	r1, r0, #4
   1d618:	str	r1, [sp]
   1d61c:	ldr	r0, [r0]
   1d620:	vld1.32	{d16-d17}, [r0]!
   1d624:	add	r1, r5, #40	; 0x28
   1d628:	vld1.32	{d18-d19}, [r0]
   1d62c:	vst1.64	{d16-d17}, [r1]
   1d630:	add	r0, r5, #56	; 0x38
   1d634:	vst1.64	{d18-d19}, [r0]
   1d638:	b	1d578 <fputs@plt+0xc1c4>
   1d63c:	ldr	r0, [r5, #40]	; 0x28
   1d640:	cmp	r0, #0
   1d644:	bleq	1d8fc <fputs@plt+0xc548>
   1d648:	ldr	r0, [sp]
   1d64c:	add	r1, r0, #4
   1d650:	str	r1, [sp]
   1d654:	add	r1, r5, #56	; 0x38
   1d658:	add	r2, r5, #40	; 0x28
   1d65c:	vld1.64	{d16-d17}, [r2]
   1d660:	vld1.64	{d18-d19}, [r1]
   1d664:	ldr	r0, [r0]
   1d668:	vst1.32	{d16-d17}, [r0]!
   1d66c:	vst1.32	{d18-d19}, [r0]
   1d670:	b	1d578 <fputs@plt+0xc1c4>
   1d674:	ldr	r0, [sp]
   1d678:	add	r1, r0, #4
   1d67c:	str	r1, [sp]
   1d680:	ldr	r1, [r0]
   1d684:	str	r1, [r5, #192]	; 0xc0
   1d688:	ldr	r1, [r0, #4]
   1d68c:	str	r1, [r5, #196]	; 0xc4
   1d690:	add	r1, r0, #12
   1d694:	str	r1, [sp]
   1d698:	ldr	r0, [r0, #8]
   1d69c:	str	r0, [r5, #200]	; 0xc8
   1d6a0:	b	1d578 <fputs@plt+0xc1c4>
   1d6a4:	ldr	r0, [sp]
   1d6a8:	add	r1, r0, #4
   1d6ac:	str	r1, [sp]
   1d6b0:	ldr	r1, [r0]
   1d6b4:	str	r1, [r5, #204]	; 0xcc
   1d6b8:	ldr	r1, [r0, #4]
   1d6bc:	str	r1, [r5, #208]	; 0xd0
   1d6c0:	add	r1, r0, #12
   1d6c4:	str	r1, [sp]
   1d6c8:	ldr	r0, [r0, #8]
   1d6cc:	str	r0, [r5, #212]	; 0xd4
   1d6d0:	b	1d578 <fputs@plt+0xc1c4>
   1d6d4:	ldr	r0, [sp]
   1d6d8:	add	r1, r0, #4
   1d6dc:	str	r1, [sp]
   1d6e0:	ldr	r0, [r0]
   1d6e4:	str	r0, [r5]
   1d6e8:	b	1d578 <fputs@plt+0xc1c4>
   1d6ec:	ldr	r0, [sp]
   1d6f0:	add	r1, r0, #4
   1d6f4:	str	r1, [sp]
   1d6f8:	mov	r1, r0
   1d6fc:	ldr	r2, [r1], #8
   1d700:	str	r2, [r5, #28]
   1d704:	str	r1, [sp]
   1d708:	ldr	r0, [r0, #4]
   1d70c:	str	r0, [r5, #32]
   1d710:	b	1d578 <fputs@plt+0xc1c4>
   1d714:	ldr	r0, [sp]
   1d718:	add	r1, r0, #4
   1d71c:	str	r1, [sp]
   1d720:	mov	r1, r0
   1d724:	ldr	r2, [r1], #8
   1d728:	str	r2, [r5, #256]	; 0x100
   1d72c:	str	r1, [sp]
   1d730:	ldr	r0, [r0, #4]
   1d734:	str	r0, [r5, #260]	; 0x104
   1d738:	b	1d578 <fputs@plt+0xc1c4>
   1d73c:	ldr	r0, [sp]
   1d740:	add	r1, r0, #4
   1d744:	str	r1, [sp]
   1d748:	ldr	r0, [r0]
   1d74c:	str	r0, [r5, #12]
   1d750:	b	1d578 <fputs@plt+0xc1c4>
   1d754:	ldr	r0, [sp]
   1d758:	add	r1, r0, #4
   1d75c:	str	r1, [sp]
   1d760:	ldr	r0, [r0]
   1d764:	mov	r1, #48	; 0x30
   1d768:	mov	r2, r0
   1d76c:	vld1.32	{d16-d17}, [r2], r1
   1d770:	add	r1, r5, #108	; 0x6c
   1d774:	add	r3, r0, #16
   1d778:	add	r0, r0, #32
   1d77c:	vld1.32	{d18-d19}, [r0]
   1d780:	vld1.32	{d20-d21}, [r3]
   1d784:	vst1.32	{d16-d17}, [r1]
   1d788:	add	r0, r5, #140	; 0x8c
   1d78c:	vst1.32	{d18-d19}, [r0]
   1d790:	add	r0, r5, #124	; 0x7c
   1d794:	vst1.32	{d20-d21}, [r0]
   1d798:	ldr	r0, [r2]
   1d79c:	str	r0, [r5, #156]	; 0x9c
   1d7a0:	b	1d578 <fputs@plt+0xc1c4>
   1d7a4:	ldr	r0, [r5, #116]	; 0x74
   1d7a8:	cmp	r0, #0
   1d7ac:	bleq	1d90c <fputs@plt+0xc558>
   1d7b0:	ldr	r0, [sp]
   1d7b4:	add	r1, r0, #4
   1d7b8:	str	r1, [sp]
   1d7bc:	add	r1, r5, #108	; 0x6c
   1d7c0:	vld1.32	{d16-d17}, [r1]
   1d7c4:	ldr	r0, [r0]
   1d7c8:	add	r1, r5, #140	; 0x8c
   1d7cc:	mov	r2, #48	; 0x30
   1d7d0:	vld1.32	{d18-d19}, [r1]
   1d7d4:	mov	r1, r0
   1d7d8:	vst1.32	{d16-d17}, [r1], r2
   1d7dc:	ldr	r2, [r5, #156]	; 0x9c
   1d7e0:	add	r3, r5, #124	; 0x7c
   1d7e4:	vld1.32	{d16-d17}, [r3]
   1d7e8:	str	r2, [r1]
   1d7ec:	add	r1, r0, #32
   1d7f0:	vst1.32	{d18-d19}, [r1]
   1d7f4:	add	r0, r0, #16
   1d7f8:	vst1.32	{d16-d17}, [r0]
   1d7fc:	b	1d578 <fputs@plt+0xc1c4>
   1d800:	ldr	r0, [sp]
   1d804:	add	r1, r0, #4
   1d808:	str	r1, [sp]
   1d80c:	ldr	r0, [r0]
   1d810:	str	r0, [r5, #16]
   1d814:	b	1d578 <fputs@plt+0xc1c4>
   1d818:	ldr	r0, [sp]
   1d81c:	add	r0, r0, #7
   1d820:	bic	r1, r0, #7
   1d824:	ldr	ip, [r1]
   1d828:	ldr	r0, [r1, #4]
   1d82c:	add	r3, r1, #16
   1d830:	str	r3, [sp]
   1d834:	ldr	lr, [r1, #8]
   1d838:	ldr	r1, [r1, #12]
   1d83c:	mov	r4, #0
   1d840:	movw	r6, #0
   1d844:	movt	r6, #32767	; 0x7fff
   1d848:	subs	r3, lr, r6
   1d84c:	sbcs	r3, r1, #0
   1d850:	mov	r3, #0
   1d854:	movwcc	r3, #1
   1d858:	cmp	r3, #0
   1d85c:	movne	r3, r1
   1d860:	movne	r6, lr
   1d864:	rsbs	r1, ip, #0
   1d868:	rscs	r1, r0, #0
   1d86c:	mov	r1, #0
   1d870:	movwlt	r1, #1
   1d874:	cmp	r1, #0
   1d878:	moveq	r0, r1
   1d87c:	movne	r1, ip
   1d880:	subs	r2, r6, r1
   1d884:	sbcs	r2, r3, r0
   1d888:	mov	r2, #0
   1d88c:	movwlt	r2, #1
   1d890:	cmp	r2, #0
   1d894:	movne	r0, r3
   1d898:	movne	r1, r6
   1d89c:	str	r1, [r5, #176]	; 0xb0
   1d8a0:	str	r0, [r5, #180]	; 0xb4
   1d8a4:	str	r6, [r5, #184]	; 0xb8
   1d8a8:	str	r3, [r5, #188]	; 0xbc
   1d8ac:	b	1d578 <fputs@plt+0xc1c4>
   1d8b0:	ldr	r0, [sp]
   1d8b4:	add	r1, r0, #4
   1d8b8:	str	r1, [sp]
   1d8bc:	ldr	r0, [r0]
   1d8c0:	mov	r1, #160	; 0xa0
   1d8c4:	str	r1, [r0]
   1d8c8:	b	1d578 <fputs@plt+0xc1c4>
   1d8cc:	ldr	r0, [sp]
   1d8d0:	add	r1, r0, #4
   1d8d4:	str	r1, [sp]
   1d8d8:	ldr	r0, [r0]
   1d8dc:	str	r0, [r5, #224]	; 0xe0
   1d8e0:	b	1d578 <fputs@plt+0xc1c4>
   1d8e4:	ldr	r0, [sp]
   1d8e8:	add	r1, r0, #4
   1d8ec:	str	r1, [sp]
   1d8f0:	ldr	r0, [r0]
   1d8f4:	str	r0, [r5, #36]	; 0x24
   1d8f8:	b	1d578 <fputs@plt+0xc1c4>
   1d8fc:	movw	r1, #15712	; 0x3d60
   1d900:	movt	r1, #8
   1d904:	mov	r0, #4
   1d908:	b	1d53c <fputs@plt+0xc188>
   1d90c:	movw	r1, #15744	; 0x3d80
   1d910:	movt	r1, #8
   1d914:	mov	r0, #18
   1d918:	b	1d53c <fputs@plt+0xc188>
   1d91c:	ldr	r0, [r0, #12]
   1d920:	bx	lr
   1d924:	push	{r4, r5, fp, lr}
   1d928:	add	fp, sp, #8
   1d92c:	mov	r4, r0
   1d930:	bl	139c8 <fputs@plt+0x2614>
   1d934:	ldr	r0, [r4, #20]
   1d938:	cmp	r0, #1
   1d93c:	blt	1d970 <fputs@plt+0xc5bc>
   1d940:	mov	r5, #0
   1d944:	ldr	r0, [r4, #16]
   1d948:	add	r0, r0, r5, lsl #4
   1d94c:	ldr	r0, [r0, #4]
   1d950:	cmp	r0, #0
   1d954:	beq	1d960 <fputs@plt+0xc5ac>
   1d958:	bl	13a0c <fputs@plt+0x2658>
   1d95c:	bl	1d978 <fputs@plt+0xc5c4>
   1d960:	ldr	r0, [r4, #20]
   1d964:	add	r5, r5, #1
   1d968:	cmp	r5, r0
   1d96c:	blt	1d944 <fputs@plt+0xc590>
   1d970:	mov	r0, #0
   1d974:	pop	{r4, r5, fp, pc}
   1d978:	ldr	r0, [r0, #212]	; 0xd4
   1d97c:	b	7cec0 <fputs@plt+0x6bb0c>
   1d980:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d984:	add	fp, sp, #24
   1d988:	mov	r4, r0
   1d98c:	bl	139c8 <fputs@plt+0x2614>
   1d990:	mov	r7, #0
   1d994:	mov	r8, #0
   1d998:	mov	r6, #0
   1d99c:	ldr	r0, [r4, #20]
   1d9a0:	cmp	r7, r0
   1d9a4:	bge	1d9fc <fputs@plt+0xc648>
   1d9a8:	ldr	r0, [r4, #16]
   1d9ac:	add	r0, r0, r7, lsl #4
   1d9b0:	ldr	r5, [r0, #4]
   1d9b4:	cmp	r5, #0
   1d9b8:	beq	1d9e8 <fputs@plt+0xc634>
   1d9bc:	mov	r0, r5
   1d9c0:	bl	1da20 <fputs@plt+0xc66c>
   1d9c4:	cmp	r0, #0
   1d9c8:	beq	1d9e8 <fputs@plt+0xc634>
   1d9cc:	mov	r0, r5
   1d9d0:	bl	13a0c <fputs@plt+0x2658>
   1d9d4:	bl	1da40 <fputs@plt+0xc68c>
   1d9d8:	cmp	r0, #5
   1d9dc:	movweq	r8, #1
   1d9e0:	subeq	r0, r0, #5
   1d9e4:	b	1d9ec <fputs@plt+0xc638>
   1d9e8:	mov	r0, #0
   1d9ec:	add	r7, r7, #1
   1d9f0:	cmp	r0, #0
   1d9f4:	beq	1d99c <fputs@plt+0xc5e8>
   1d9f8:	b	1da04 <fputs@plt+0xc650>
   1d9fc:	mov	r6, #1
   1da00:	mov	r0, #0
   1da04:	cmp	r6, #0
   1da08:	mov	r1, r0
   1da0c:	movwne	r1, #5
   1da10:	cmp	r8, #0
   1da14:	moveq	r1, r0
   1da18:	mov	r0, r1
   1da1c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1da20:	cmp	r0, #0
   1da24:	ldrbne	r0, [r0, #8]
   1da28:	subne	r0, r0, #2
   1da2c:	clzne	r0, r0
   1da30:	lsrne	r0, r0, #5
   1da34:	bxne	lr
   1da38:	mov	r0, #0
   1da3c:	bx	lr
   1da40:	push	{r4, r5, r6, sl, fp, lr}
   1da44:	add	fp, sp, #16
   1da48:	mov	r4, r0
   1da4c:	ldr	r5, [r0, #44]	; 0x2c
   1da50:	ldrb	r0, [r0, #16]
   1da54:	cmp	r0, #0
   1da58:	beq	1da64 <fputs@plt+0xc6b0>
   1da5c:	mov	r0, r5
   1da60:	pop	{r4, r5, r6, sl, fp, pc}
   1da64:	ldr	r0, [r4, #212]	; 0xd4
   1da68:	bl	2a99c <fputs@plt+0x195e8>
   1da6c:	cmp	r0, #0
   1da70:	beq	1da5c <fputs@plt+0xc6a8>
   1da74:	cmp	r5, #0
   1da78:	bne	1da5c <fputs@plt+0xc6a8>
   1da7c:	mov	r1, r0
   1da80:	ldr	r6, [r1, #12]
   1da84:	ldrh	r0, [r1, #26]
   1da88:	mov	r5, #0
   1da8c:	cmp	r0, #0
   1da90:	bne	1daa0 <fputs@plt+0xc6ec>
   1da94:	mov	r0, r4
   1da98:	bl	24820 <fputs@plt+0x1346c>
   1da9c:	mov	r5, r0
   1daa0:	cmp	r6, #0
   1daa4:	beq	1da5c <fputs@plt+0xc6a8>
   1daa8:	cmp	r5, #0
   1daac:	mov	r1, r6
   1dab0:	beq	1da80 <fputs@plt+0xc6cc>
   1dab4:	b	1da5c <fputs@plt+0xc6a8>
   1dab8:	sub	sp, sp, #8
   1dabc:	push	{r4, r5, r6, r7, fp, lr}
   1dac0:	add	fp, sp, #16
   1dac4:	sub	sp, sp, #8
   1dac8:	mov	r4, r0
   1dacc:	str	r3, [fp, #12]
   1dad0:	str	r2, [fp, #8]
   1dad4:	add	r0, fp, #8
   1dad8:	str	r0, [sp, #4]
   1dadc:	movw	r0, #1001	; 0x3e9
   1dae0:	cmp	r1, r0
   1dae4:	bne	1db10 <fputs@plt+0xc75c>
   1dae8:	ldr	r0, [sp, #4]
   1daec:	add	r1, r0, #4
   1daf0:	str	r1, [sp, #4]
   1daf4:	ldm	r0, {r1, r2}
   1daf8:	add	r3, r0, #12
   1dafc:	str	r3, [sp, #4]
   1db00:	ldr	r3, [r0, #8]
   1db04:	mov	r0, r4
   1db08:	bl	1dbd4 <fputs@plt+0xc820>
   1db0c:	b	1dbb4 <fputs@plt+0xc800>
   1db10:	mov	r5, #0
   1db14:	movw	r6, #3284	; 0xcd4
   1db18:	movt	r6, #8
   1db1c:	ldr	r0, [r6, r5, lsl #3]
   1db20:	cmp	r0, r1
   1db24:	beq	1db3c <fputs@plt+0xc788>
   1db28:	add	r5, r5, #1
   1db2c:	cmp	r5, #3
   1db30:	bcc	1db1c <fputs@plt+0xc768>
   1db34:	mov	r0, #1
   1db38:	b	1dbb4 <fputs@plt+0xc800>
   1db3c:	ldr	r2, [sp, #4]
   1db40:	add	r0, r2, #4
   1db44:	str	r0, [sp, #4]
   1db48:	mov	r0, r2
   1db4c:	ldr	r1, [r0], #8
   1db50:	str	r0, [sp, #4]
   1db54:	ldr	r0, [r4, #24]
   1db58:	ldr	r7, [r2, #4]
   1db5c:	cmp	r1, #1
   1db60:	blt	1db78 <fputs@plt+0xc7c4>
   1db64:	add	r1, r6, r5, lsl #3
   1db68:	ldr	r1, [r1, #4]
   1db6c:	orr	r1, r1, r0
   1db70:	str	r1, [r4, #24]
   1db74:	b	1db80 <fputs@plt+0xc7cc>
   1db78:	cmp	r1, #0
   1db7c:	beq	1dbc4 <fputs@plt+0xc810>
   1db80:	ldr	r1, [r4, #24]
   1db84:	cmp	r0, r1
   1db88:	movne	r0, r4
   1db8c:	blne	1b428 <fputs@plt+0xa074>
   1db90:	mov	r0, #0
   1db94:	cmp	r7, #0
   1db98:	beq	1dbb4 <fputs@plt+0xc800>
   1db9c:	add	r1, r6, r5, lsl #3
   1dba0:	ldr	r1, [r1, #4]
   1dba4:	ldr	r2, [r4, #24]
   1dba8:	ands	r1, r1, r2
   1dbac:	movwne	r1, #1
   1dbb0:	str	r1, [r7]
   1dbb4:	sub	sp, fp, #16
   1dbb8:	pop	{r4, r5, r6, r7, fp, lr}
   1dbbc:	add	sp, sp, #8
   1dbc0:	bx	lr
   1dbc4:	add	r1, r6, r5, lsl #3
   1dbc8:	ldr	r1, [r1, #4]
   1dbcc:	bic	r1, r0, r1
   1dbd0:	b	1db70 <fputs@plt+0xc7bc>
   1dbd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dbd8:	add	fp, sp, #28
   1dbdc:	sub	sp, sp, #4
   1dbe0:	mov	sl, r1
   1dbe4:	mov	r4, r0
   1dbe8:	ldr	r1, [r0, #264]	; 0x108
   1dbec:	mov	r0, #5
   1dbf0:	cmp	r1, #0
   1dbf4:	beq	1dc00 <fputs@plt+0xc84c>
   1dbf8:	sub	sp, fp, #28
   1dbfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc00:	mov	r6, r3
   1dc04:	mov	r7, r2
   1dc08:	ldrb	r0, [r4, #262]	; 0x106
   1dc0c:	cmp	r0, #0
   1dc10:	ldrne	r0, [r4, #288]	; 0x120
   1dc14:	blne	14168 <fputs@plt+0x2db4>
   1dc18:	bic	r8, r6, r6, asr #31
   1dc1c:	bic	r5, r7, #7
   1dc20:	cmp	r5, #5
   1dc24:	mov	r7, r5
   1dc28:	movwlt	r7, #0
   1dc2c:	mov	r9, #0
   1dc30:	cmp	r6, #1
   1dc34:	blt	1dc50 <fputs@plt+0xc89c>
   1dc38:	cmp	r7, #0
   1dc3c:	beq	1dc50 <fputs@plt+0xc89c>
   1dc40:	cmp	sl, #0
   1dc44:	beq	1dce0 <fputs@plt+0xc92c>
   1dc48:	mov	r6, sl
   1dc4c:	b	1dc58 <fputs@plt+0xc8a4>
   1dc50:	mov	r7, #0
   1dc54:	mov	r6, #0
   1dc58:	mov	r0, #260	; 0x104
   1dc5c:	strh	r7, [r4, r0]
   1dc60:	str	r9, [r4, #284]	; 0x11c
   1dc64:	str	r6, [r4, #288]	; 0x120
   1dc68:	cmp	r6, #0
   1dc6c:	beq	1dca0 <fputs@plt+0xc8ec>
   1dc70:	cmp	r8, #1
   1dc74:	blt	1dcb8 <fputs@plt+0xc904>
   1dc78:	add	r1, r8, #1
   1dc7c:	mov	r0, r6
   1dc80:	ldr	r2, [r4, #284]	; 0x11c
   1dc84:	str	r2, [r0], r7
   1dc88:	str	r6, [r4, #284]	; 0x11c
   1dc8c:	sub	r1, r1, #1
   1dc90:	cmp	r1, #1
   1dc94:	mov	r6, r0
   1dc98:	bgt	1dc80 <fputs@plt+0xc8cc>
   1dc9c:	b	1dcbc <fputs@plt+0xc908>
   1dca0:	mov	r0, #1
   1dca4:	str	r0, [r4, #256]	; 0x100
   1dca8:	str	r4, [r4, #288]	; 0x120
   1dcac:	str	r4, [r4, #292]	; 0x124
   1dcb0:	mov	r0, #0
   1dcb4:	b	1dcd0 <fputs@plt+0xc91c>
   1dcb8:	mov	r0, r6
   1dcbc:	mov	r1, #0
   1dcc0:	str	r1, [r4, #256]	; 0x100
   1dcc4:	str	r0, [r4, #292]	; 0x124
   1dcc8:	clz	r0, sl
   1dccc:	lsr	r0, r0, #5
   1dcd0:	strb	r0, [r4, #262]	; 0x106
   1dcd4:	mov	r0, #0
   1dcd8:	sub	sp, fp, #28
   1dcdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dce0:	bl	27514 <fputs@plt+0x16160>
   1dce4:	mul	r0, r7, r8
   1dce8:	asr	r1, r0, #31
   1dcec:	bl	140d0 <fputs@plt+0x2d1c>
   1dcf0:	mov	r6, r0
   1dcf4:	bl	27538 <fputs@plt+0x16184>
   1dcf8:	cmp	r6, #0
   1dcfc:	beq	1dc54 <fputs@plt+0xc8a0>
   1dd00:	mov	r0, r6
   1dd04:	bl	141d8 <fputs@plt+0x2e24>
   1dd08:	sdiv	r8, r0, r5
   1dd0c:	b	1dc58 <fputs@plt+0xc8a4>
   1dd10:	ldrd	r0, [r0, #32]
   1dd14:	bx	lr
   1dd18:	ldr	r0, [r0, #84]	; 0x54
   1dd1c:	bx	lr
   1dd20:	ldr	r0, [r0, #88]	; 0x58
   1dd24:	bx	lr
   1dd28:	mov	r1, #0
   1dd2c:	b	1dd30 <fputs@plt+0xc97c>
   1dd30:	push	{r4, r5, r6, sl, fp, lr}
   1dd34:	add	fp, sp, #16
   1dd38:	mov	r4, #0
   1dd3c:	cmp	r0, #0
   1dd40:	beq	1dd84 <fputs@plt+0xc9d0>
   1dd44:	mov	r6, r1
   1dd48:	mov	r5, r0
   1dd4c:	bl	1e8e8 <fputs@plt+0xd534>
   1dd50:	cmp	r0, #0
   1dd54:	beq	1dd8c <fputs@plt+0xc9d8>
   1dd58:	mov	r0, r5
   1dd5c:	bl	7ced4 <fputs@plt+0x6bb20>
   1dd60:	mov	r0, r5
   1dd64:	bl	30b20 <fputs@plt+0x1f76c>
   1dd68:	cmp	r6, #0
   1dd6c:	beq	1dd9c <fputs@plt+0xc9e8>
   1dd70:	movw	r0, #64639	; 0xfc7f
   1dd74:	movt	r0, #25807	; 0x64cf
   1dd78:	str	r0, [r5, #80]	; 0x50
   1dd7c:	mov	r0, r5
   1dd80:	bl	17f9c <fputs@plt+0x6be8>
   1dd84:	mov	r0, r4
   1dd88:	pop	{r4, r5, r6, sl, fp, pc}
   1dd8c:	movw	r0, #3154	; 0xc52
   1dd90:	movt	r0, #2
   1dd94:	pop	{r4, r5, r6, sl, fp, lr}
   1dd98:	b	13628 <fputs@plt+0x2274>
   1dd9c:	mov	r0, r5
   1dda0:	bl	7cf7c <fputs@plt+0x6bbc8>
   1dda4:	cmp	r0, #0
   1dda8:	beq	1dd70 <fputs@plt+0xc9bc>
   1ddac:	mov	r4, #5
   1ddb0:	movw	r2, #33221	; 0x81c5
   1ddb4:	movt	r2, #8
   1ddb8:	mov	r0, r5
   1ddbc:	mov	r1, #5
   1ddc0:	bl	16724 <fputs@plt+0x5370>
   1ddc4:	mov	r0, r4
   1ddc8:	pop	{r4, r5, r6, sl, fp, pc}
   1ddcc:	mov	r1, #1
   1ddd0:	b	1dd30 <fputs@plt+0xc97c>
   1ddd4:	mov	r3, #0
   1ddd8:	add	ip, r0, #380	; 0x17c
   1dddc:	stm	ip, {r1, r2, r3}
   1dde0:	str	r3, [r0, #428]	; 0x1ac
   1dde4:	mov	r0, #0
   1dde8:	bx	lr
   1ddec:	push	{fp, lr}
   1ddf0:	mov	fp, sp
   1ddf4:	bic	ip, r1, r1, asr #31
   1ddf8:	mov	lr, #0
   1ddfc:	cmp	r1, #0
   1de00:	movle	r2, lr
   1de04:	movle	r3, lr
   1de08:	add	r0, r0, #304	; 0x130
   1de0c:	stm	r0, {r2, r3, ip}
   1de10:	pop	{fp, pc}
   1de14:	push	{r4, r5, fp, lr}
   1de18:	add	fp, sp, #8
   1de1c:	mov	r4, r0
   1de20:	cmp	r1, #1
   1de24:	blt	1de4c <fputs@plt+0xca98>
   1de28:	mov	r5, r1
   1de2c:	movw	r1, #56932	; 0xde64
   1de30:	movt	r1, #1
   1de34:	mov	r0, r4
   1de38:	mov	r2, r4
   1de3c:	bl	1ddd4 <fputs@plt+0xca20>
   1de40:	str	r5, [r4, #428]	; 0x1ac
   1de44:	mov	r0, #0
   1de48:	pop	{r4, r5, fp, pc}
   1de4c:	mov	r0, r4
   1de50:	mov	r1, #0
   1de54:	mov	r2, #0
   1de58:	bl	1ddd4 <fputs@plt+0xca20>
   1de5c:	mov	r0, #0
   1de60:	pop	{r4, r5, fp, pc}
   1de64:	mov	r2, #1000	; 0x3e8
   1de68:	mul	r1, r1, r2
   1de6c:	add	r2, r1, #1000	; 0x3e8
   1de70:	ldr	r3, [r0, #428]	; 0x1ac
   1de74:	mov	r1, #0
   1de78:	cmp	r2, r3
   1de7c:	bgt	1dea0 <fputs@plt+0xcaec>
   1de80:	push	{fp, lr}
   1de84:	mov	fp, sp
   1de88:	ldr	r0, [r0]
   1de8c:	movw	r1, #16960	; 0x4240
   1de90:	movt	r1, #15
   1de94:	bl	1f840 <fputs@plt+0xe48c>
   1de98:	mov	r1, #1
   1de9c:	pop	{fp, lr}
   1dea0:	mov	r0, r1
   1dea4:	bx	lr
   1dea8:	mov	r1, #1
   1deac:	str	r1, [r0, #248]	; 0xf8
   1deb0:	bx	lr
   1deb4:	push	{fp, lr}
   1deb8:	mov	fp, sp
   1debc:	sub	sp, sp, #24
   1dec0:	mov	ip, #0
   1dec4:	str	ip, [sp, #16]
   1dec8:	ldr	ip, [fp, #20]
   1decc:	str	ip, [sp, #12]
   1ded0:	ldr	ip, [fp, #16]
   1ded4:	str	ip, [sp, #8]
   1ded8:	ldr	ip, [fp, #12]
   1dedc:	str	ip, [sp, #4]
   1dee0:	ldr	ip, [fp, #8]
   1dee4:	str	ip, [sp]
   1dee8:	bl	1def4 <fputs@plt+0xcb40>
   1deec:	mov	sp, fp
   1def0:	pop	{fp, pc}
   1def4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1def8:	add	fp, sp, #28
   1defc:	sub	sp, sp, #36	; 0x24
   1df00:	mov	sl, r0
   1df04:	ldr	r4, [fp, #24]
   1df08:	ldr	r8, [fp, #20]
   1df0c:	ldr	r9, [fp, #16]
   1df10:	ldr	r5, [fp, #12]
   1df14:	ldr	r7, [fp, #8]
   1df18:	cmp	r4, #0
   1df1c:	beq	1df90 <fputs@plt+0xcbdc>
   1df20:	add	r0, sp, #24
   1df24:	stm	r0, {r1, r2, r3}
   1df28:	mov	r0, sl
   1df2c:	mov	r2, #12
   1df30:	mov	r3, #0
   1df34:	bl	19680 <fputs@plt+0x82cc>
   1df38:	cmp	r0, #0
   1df3c:	beq	1dfb4 <fputs@plt+0xcc00>
   1df40:	mov	r6, r0
   1df44:	stmib	r0, {r4, r7}
   1df48:	str	r7, [sp]
   1df4c:	stmib	sp, {r5, r9}
   1df50:	str	r8, [sp, #12]
   1df54:	str	r0, [sp, #16]
   1df58:	mov	r0, sl
   1df5c:	add	r3, sp, #24
   1df60:	ldm	r3, {r1, r2, r3}
   1df64:	bl	1dfd4 <fputs@plt+0xcc20>
   1df68:	mov	r5, r0
   1df6c:	ldr	r0, [r6]
   1df70:	cmp	r0, #0
   1df74:	bne	1dfc0 <fputs@plt+0xcc0c>
   1df78:	mov	r0, r7
   1df7c:	blx	r4
   1df80:	mov	r0, sl
   1df84:	mov	r1, r6
   1df88:	bl	13cb4 <fputs@plt+0x2900>
   1df8c:	b	1dfc0 <fputs@plt+0xcc0c>
   1df90:	mov	r0, #0
   1df94:	str	r7, [sp]
   1df98:	stmib	sp, {r5, r9}
   1df9c:	str	r8, [sp, #12]
   1dfa0:	str	r0, [sp, #16]
   1dfa4:	mov	r0, sl
   1dfa8:	bl	1dfd4 <fputs@plt+0xcc20>
   1dfac:	mov	r5, r0
   1dfb0:	b	1dfc0 <fputs@plt+0xcc0c>
   1dfb4:	mov	r0, r7
   1dfb8:	blx	r4
   1dfbc:	mov	r5, #1
   1dfc0:	mov	r0, sl
   1dfc4:	mov	r1, r5
   1dfc8:	sub	sp, fp, #28
   1dfcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dfd0:	b	18350 <fputs@plt+0x6f9c>
   1dfd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dfd8:	add	fp, sp, #28
   1dfdc:	sub	sp, sp, #36	; 0x24
   1dfe0:	cmp	r1, #0
   1dfe4:	beq	1e09c <fputs@plt+0xcce8>
   1dfe8:	mov	r7, r3
   1dfec:	mov	sl, r2
   1dff0:	mov	r6, r1
   1dff4:	mov	r3, r0
   1dff8:	ldr	ip, [fp, #24]
   1dffc:	ldr	r5, [fp, #20]
   1e000:	add	r9, fp, #8
   1e004:	ldm	r9, {r4, r8, r9}
   1e008:	cmp	r5, #0
   1e00c:	mov	r1, r5
   1e010:	movwne	r1, #1
   1e014:	cmp	r8, #0
   1e018:	beq	1e038 <fputs@plt+0xcc84>
   1e01c:	cmp	r9, #0
   1e020:	bne	1e09c <fputs@plt+0xcce8>
   1e024:	mov	r0, #0
   1e028:	cmp	r5, #0
   1e02c:	mov	r1, #0
   1e030:	beq	1e050 <fputs@plt+0xcc9c>
   1e034:	b	1e09c <fputs@plt+0xcce8>
   1e038:	cmp	r9, #0
   1e03c:	mov	r0, r9
   1e040:	movwne	r0, #1
   1e044:	bne	1e050 <fputs@plt+0xcc9c>
   1e048:	cmp	r5, #0
   1e04c:	bne	1e09c <fputs@plt+0xcce8>
   1e050:	add	r2, sl, #1
   1e054:	cmp	r2, #128	; 0x80
   1e058:	bhi	1e09c <fputs@plt+0xcce8>
   1e05c:	eor	r1, r1, #1
   1e060:	clz	r2, r8
   1e064:	lsr	r2, r2, #5
   1e068:	and	r1, r2, r1
   1e06c:	ands	r0, r0, r1
   1e070:	bne	1e09c <fputs@plt+0xcce8>
   1e074:	mov	r0, r6
   1e078:	str	ip, [sp, #28]
   1e07c:	str	r4, [sp, #24]
   1e080:	str	r3, [sp, #32]
   1e084:	bl	1358c <fputs@plt+0x21d8>
   1e088:	ldr	ip, [sp, #32]
   1e08c:	ldr	r4, [sp, #24]
   1e090:	ldr	r1, [sp, #28]
   1e094:	cmp	r0, #256	; 0x100
   1e098:	blt	1e0b0 <fputs@plt+0xccfc>
   1e09c:	movw	r0, #3720	; 0xe88
   1e0a0:	movt	r0, #2
   1e0a4:	sub	sp, fp, #28
   1e0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e0ac:	b	13628 <fputs@plt+0x2274>
   1e0b0:	and	r3, r7, #7
   1e0b4:	and	r7, r7, #2048	; 0x800
   1e0b8:	cmp	r3, #4
   1e0bc:	beq	1e140 <fputs@plt+0xcd8c>
   1e0c0:	cmp	r3, #5
   1e0c4:	bne	1e14c <fputs@plt+0xcd98>
   1e0c8:	stm	sp, {r4, r8, r9}
   1e0cc:	str	r5, [sp, #12]
   1e0d0:	str	r1, [sp, #16]
   1e0d4:	orr	r3, r7, #1
   1e0d8:	mov	r0, ip
   1e0dc:	mov	r1, r6
   1e0e0:	mov	r2, sl
   1e0e4:	bl	1dfd4 <fputs@plt+0xcc20>
   1e0e8:	mov	r1, r7
   1e0ec:	mov	r7, r0
   1e0f0:	cmp	r0, #0
   1e0f4:	bne	1e218 <fputs@plt+0xce64>
   1e0f8:	stm	sp, {r4, r8, r9}
   1e0fc:	str	r5, [sp, #12]
   1e100:	ldr	r0, [sp, #28]
   1e104:	str	r0, [sp, #16]
   1e108:	orr	r3, r1, #2
   1e10c:	ldr	r0, [sp, #32]
   1e110:	mov	r4, r1
   1e114:	mov	r1, r6
   1e118:	mov	r2, sl
   1e11c:	bl	1dfd4 <fputs@plt+0xcc20>
   1e120:	mov	r7, r0
   1e124:	cmp	r0, #0
   1e128:	bne	1e218 <fputs@plt+0xce64>
   1e12c:	mov	r1, r4
   1e130:	mov	r3, #3
   1e134:	ldr	ip, [sp, #32]
   1e138:	str	r4, [sp, #20]
   1e13c:	b	1e150 <fputs@plt+0xcd9c>
   1e140:	str	r7, [sp, #20]
   1e144:	mov	r3, #2
   1e148:	b	1e150 <fputs@plt+0xcd9c>
   1e14c:	str	r7, [sp, #20]
   1e150:	mov	r0, #0
   1e154:	str	r0, [sp]
   1e158:	mov	r0, ip
   1e15c:	mov	r1, r6
   1e160:	mov	r2, sl
   1e164:	mov	r7, r3
   1e168:	bl	1e3d4 <fputs@plt+0xd020>
   1e16c:	mov	r3, r7
   1e170:	ldr	r4, [sp, #32]
   1e174:	cmp	r0, #0
   1e178:	beq	1e194 <fputs@plt+0xcde0>
   1e17c:	ldrh	r1, [r0, #2]
   1e180:	and	r1, r1, #3
   1e184:	cmp	r3, r1
   1e188:	ldrsbeq	r0, [r0]
   1e18c:	cmpeq	r0, sl
   1e190:	beq	1e224 <fputs@plt+0xce70>
   1e194:	mov	r0, #1
   1e198:	str	r0, [sp]
   1e19c:	mov	r0, r4
   1e1a0:	mov	r1, r6
   1e1a4:	mov	r2, sl
   1e1a8:	bl	1e3d4 <fputs@plt+0xd020>
   1e1ac:	cmp	r0, #0
   1e1b0:	beq	1e214 <fputs@plt+0xce60>
   1e1b4:	mov	r6, r0
   1e1b8:	mov	r0, r4
   1e1bc:	mov	r1, r6
   1e1c0:	bl	7d018 <fputs@plt+0x6bc64>
   1e1c4:	ldr	r1, [sp, #28]
   1e1c8:	cmp	r1, #0
   1e1cc:	ldrne	r0, [r1]
   1e1d0:	addne	r0, r0, #1
   1e1d4:	strne	r0, [r1]
   1e1d8:	str	r1, [r6, #24]
   1e1dc:	ldr	r0, [sp, #24]
   1e1e0:	str	r0, [r6, #4]
   1e1e4:	strb	sl, [r6]
   1e1e8:	cmp	r8, #0
   1e1ec:	movne	r9, r8
   1e1f0:	str	r9, [r6, #12]
   1e1f4:	str	r5, [r6, #16]
   1e1f8:	ldrh	r0, [r6, #2]
   1e1fc:	and	r0, r0, #3
   1e200:	ldr	r1, [sp, #20]
   1e204:	orr	r0, r0, r1
   1e208:	strh	r0, [r6, #2]
   1e20c:	mov	r7, #0
   1e210:	b	1e218 <fputs@plt+0xce64>
   1e214:	mov	r7, #7
   1e218:	mov	r0, r7
   1e21c:	sub	sp, fp, #28
   1e220:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e224:	ldr	r0, [r4, #152]	; 0x98
   1e228:	cmp	r0, #0
   1e22c:	beq	1e24c <fputs@plt+0xce98>
   1e230:	mov	r7, #5
   1e234:	movw	r2, #33897	; 0x8469
   1e238:	movt	r2, #8
   1e23c:	mov	r0, r4
   1e240:	mov	r1, #5
   1e244:	bl	16724 <fputs@plt+0x5370>
   1e248:	b	1e218 <fputs@plt+0xce64>
   1e24c:	mov	r0, r4
   1e250:	bl	1b428 <fputs@plt+0xa074>
   1e254:	mov	r3, r7
   1e258:	ldr	r4, [sp, #32]
   1e25c:	b	1e194 <fputs@plt+0xcde0>
   1e260:	push	{r4, r5, r6, r7, fp, lr}
   1e264:	add	fp, sp, #16
   1e268:	sub	sp, sp, #24
   1e26c:	mov	r5, r3
   1e270:	mov	r6, r2
   1e274:	mov	r4, r0
   1e278:	mvn	r2, #0
   1e27c:	bl	1e2e4 <fputs@plt+0xcf30>
   1e280:	mov	r7, r0
   1e284:	mov	r0, #0
   1e288:	str	r0, [sp, #16]
   1e28c:	ldr	r0, [fp, #20]
   1e290:	str	r0, [sp, #12]
   1e294:	ldr	r0, [fp, #16]
   1e298:	str	r0, [sp, #8]
   1e29c:	ldr	r0, [fp, #12]
   1e2a0:	str	r0, [sp, #4]
   1e2a4:	ldr	r0, [fp, #8]
   1e2a8:	str	r0, [sp]
   1e2ac:	mov	r0, r4
   1e2b0:	mov	r1, r7
   1e2b4:	mov	r2, r6
   1e2b8:	mov	r3, r5
   1e2bc:	bl	1dfd4 <fputs@plt+0xcc20>
   1e2c0:	mov	r5, r0
   1e2c4:	mov	r0, r4
   1e2c8:	mov	r1, r7
   1e2cc:	bl	13cb4 <fputs@plt+0x2900>
   1e2d0:	mov	r0, r4
   1e2d4:	mov	r1, r5
   1e2d8:	sub	sp, fp, #16
   1e2dc:	pop	{r4, r5, r6, r7, fp, lr}
   1e2e0:	b	18350 <fputs@plt+0x6f9c>
   1e2e4:	push	{r4, r5, r6, sl, fp, lr}
   1e2e8:	add	fp, sp, #16
   1e2ec:	sub	sp, sp, #48	; 0x30
   1e2f0:	mov	r4, r0
   1e2f4:	vmov.i32	q8, #0	; 0x00000000
   1e2f8:	mov	r0, #36	; 0x24
   1e2fc:	add	r5, sp, #8
   1e300:	mov	r3, r5
   1e304:	vst1.64	{d16-d17}, [r3], r0
   1e308:	mov	r6, #0
   1e30c:	str	r6, [r3]
   1e310:	add	r0, r5, #16
   1e314:	vst1.64	{d16-d17}, [r0]
   1e318:	str	r4, [sp, #40]	; 0x28
   1e31c:	str	r6, [sp]
   1e320:	mov	r0, r5
   1e324:	mov	r3, #2
   1e328:	bl	18b40 <fputs@plt+0x778c>
   1e32c:	mov	r0, r5
   1e330:	mov	r1, #1
   1e334:	bl	312d8 <fputs@plt+0x1ff24>
   1e338:	ldrb	r0, [r4, #69]	; 0x45
   1e33c:	cmp	r0, #0
   1e340:	beq	1e350 <fputs@plt+0xcf9c>
   1e344:	add	r0, sp, #8
   1e348:	bl	18570 <fputs@plt+0x71bc>
   1e34c:	str	r6, [sp, #24]
   1e350:	ldr	r0, [sp, #24]
   1e354:	sub	sp, fp, #16
   1e358:	pop	{r4, r5, r6, sl, fp, pc}
   1e35c:	push	{r4, r5, r6, r7, fp, lr}
   1e360:	add	fp, sp, #16
   1e364:	sub	sp, sp, #24
   1e368:	mov	r5, r2
   1e36c:	mov	r6, r1
   1e370:	mov	r4, r0
   1e374:	mov	r7, #0
   1e378:	str	r7, [sp]
   1e37c:	mov	r3, #1
   1e380:	bl	1e3d4 <fputs@plt+0xd020>
   1e384:	cmp	r0, #0
   1e388:	bne	1e3c0 <fputs@plt+0xd00c>
   1e38c:	mov	r0, #0
   1e390:	movw	r1, #58808	; 0xe5b8
   1e394:	movt	r1, #1
   1e398:	stm	sp, {r0, r1}
   1e39c:	str	r0, [sp, #8]
   1e3a0:	str	r0, [sp, #12]
   1e3a4:	str	r0, [sp, #16]
   1e3a8:	mov	r0, r4
   1e3ac:	mov	r1, r6
   1e3b0:	mov	r2, r5
   1e3b4:	mov	r3, #1
   1e3b8:	bl	1dfd4 <fputs@plt+0xcc20>
   1e3bc:	mov	r7, r0
   1e3c0:	mov	r0, r4
   1e3c4:	mov	r1, r7
   1e3c8:	sub	sp, fp, #16
   1e3cc:	pop	{r4, r5, r6, r7, fp, lr}
   1e3d0:	b	18350 <fputs@plt+0x6f9c>
   1e3d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e3d8:	add	fp, sp, #28
   1e3dc:	sub	sp, sp, #12
   1e3e0:	mov	r7, r3
   1e3e4:	mov	r5, r2
   1e3e8:	mov	r4, r1
   1e3ec:	mov	r6, r0
   1e3f0:	mov	r0, r1
   1e3f4:	bl	1358c <fputs@plt+0x21d8>
   1e3f8:	str	r0, [sp, #8]
   1e3fc:	add	r0, r6, #348	; 0x15c
   1e400:	stm	sp, {r0, r4}
   1e404:	mov	r1, r4
   1e408:	bl	43714 <fputs@plt+0x32360>
   1e40c:	ldr	r9, [fp, #8]
   1e410:	cmp	r0, #0
   1e414:	beq	1e45c <fputs@plt+0xd0a8>
   1e418:	mov	sl, r0
   1e41c:	mov	r4, #0
   1e420:	mov	r8, #0
   1e424:	mov	r0, sl
   1e428:	mov	r1, r5
   1e42c:	mov	r2, r7
   1e430:	bl	7d060 <fputs@plt+0x6bcac>
   1e434:	cmp	r0, r8
   1e438:	movgt	r4, sl
   1e43c:	movgt	r8, r0
   1e440:	ldr	sl, [sl, #8]
   1e444:	cmp	sl, #0
   1e448:	bne	1e424 <fputs@plt+0xd070>
   1e44c:	cmp	r9, #0
   1e450:	beq	1e46c <fputs@plt+0xd0b8>
   1e454:	mov	sl, r6
   1e458:	b	1e500 <fputs@plt+0xd14c>
   1e45c:	mov	r8, #0
   1e460:	mov	r4, #0
   1e464:	cmp	r9, #0
   1e468:	bne	1e454 <fputs@plt+0xd0a0>
   1e46c:	cmp	r4, #0
   1e470:	beq	1e488 <fputs@plt+0xd0d4>
   1e474:	ldrb	r0, [r6, #26]
   1e478:	tst	r0, #32
   1e47c:	bne	1e488 <fputs@plt+0xd0d4>
   1e480:	mov	r9, #0
   1e484:	b	1e580 <fputs@plt+0xd1cc>
   1e488:	mov	sl, r6
   1e48c:	ldr	r1, [sp, #4]
   1e490:	ldrb	r0, [r1]
   1e494:	movw	r2, #2644	; 0xa54
   1e498:	movt	r2, #8
   1e49c:	ldrb	r0, [r2, r0]
   1e4a0:	ldr	r2, [sp, #8]
   1e4a4:	add	r0, r2, r0
   1e4a8:	movw	r2, #17097	; 0x42c9
   1e4ac:	movt	r2, #45590	; 0xb216
   1e4b0:	smmla	r3, r0, r2, r0
   1e4b4:	asr	r2, r3, #4
   1e4b8:	add	r3, r2, r3, lsr #31
   1e4bc:	mov	r2, #23
   1e4c0:	mls	r0, r3, r2, r0
   1e4c4:	bl	7c340 <fputs@plt+0x6af8c>
   1e4c8:	cmp	r0, #0
   1e4cc:	beq	1e574 <fputs@plt+0xd1c0>
   1e4d0:	mov	r6, r0
   1e4d4:	mov	r8, #0
   1e4d8:	mov	r0, r6
   1e4dc:	mov	r1, r5
   1e4e0:	mov	r2, r7
   1e4e4:	bl	7d060 <fputs@plt+0x6bcac>
   1e4e8:	cmp	r0, r8
   1e4ec:	movgt	r4, r6
   1e4f0:	movgt	r8, r0
   1e4f4:	ldr	r6, [r6, #8]
   1e4f8:	cmp	r6, #0
   1e4fc:	bne	1e4d8 <fputs@plt+0xd124>
   1e500:	cmp	r9, #0
   1e504:	movwne	r9, #1
   1e508:	beq	1e578 <fputs@plt+0xd1c4>
   1e50c:	cmp	r8, #5
   1e510:	bgt	1e578 <fputs@plt+0xd1c4>
   1e514:	ldr	r6, [sp, #8]
   1e518:	add	r2, r6, #29
   1e51c:	mov	r0, sl
   1e520:	mov	r3, #0
   1e524:	bl	19680 <fputs@plt+0x82cc>
   1e528:	mov	r4, r0
   1e52c:	cmp	r0, #0
   1e530:	beq	1e578 <fputs@plt+0xd1c4>
   1e534:	strb	r5, [r4]
   1e538:	strh	r7, [r4, #2]
   1e53c:	add	r5, r4, #28
   1e540:	str	r5, [r4, #20]
   1e544:	add	r2, r6, #1
   1e548:	mov	r0, r5
   1e54c:	ldr	r1, [sp, #4]
   1e550:	bl	1121c <memcpy@plt>
   1e554:	ldr	r0, [sp]
   1e558:	mov	r1, r5
   1e55c:	mov	r2, r4
   1e560:	bl	43c54 <fputs@plt+0x328a0>
   1e564:	cmp	r0, r4
   1e568:	beq	1e594 <fputs@plt+0xd1e0>
   1e56c:	str	r0, [r4, #8]
   1e570:	b	1e580 <fputs@plt+0xd1cc>
   1e574:	mov	r9, #0
   1e578:	cmp	r4, #0
   1e57c:	beq	1e5a8 <fputs@plt+0xd1f4>
   1e580:	cmp	r9, #0
   1e584:	ldreq	r0, [r4, #12]
   1e588:	cmpeq	r0, #0
   1e58c:	bne	1e5ac <fputs@plt+0xd1f8>
   1e590:	b	1e5a8 <fputs@plt+0xd1f4>
   1e594:	mov	r0, sl
   1e598:	mov	r1, r4
   1e59c:	bl	13cb4 <fputs@plt+0x2900>
   1e5a0:	mov	r0, sl
   1e5a4:	bl	19084 <fputs@plt+0x7cd0>
   1e5a8:	mov	r4, #0
   1e5ac:	mov	r0, r4
   1e5b0:	sub	sp, fp, #28
   1e5b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e5b8:	push	{r4, r5, fp, lr}
   1e5bc:	add	fp, sp, #8
   1e5c0:	mov	r4, r0
   1e5c4:	ldr	r0, [r0, #4]
   1e5c8:	ldr	r1, [r0, #20]
   1e5cc:	movw	r0, #33960	; 0x84a8
   1e5d0:	movt	r0, #8
   1e5d4:	bl	15804 <fputs@plt+0x4450>
   1e5d8:	mov	r5, r0
   1e5dc:	mov	r0, r4
   1e5e0:	mov	r1, r5
   1e5e4:	mvn	r2, #0
   1e5e8:	bl	18b0c <fputs@plt+0x7758>
   1e5ec:	mov	r0, r5
   1e5f0:	pop	{r4, r5, fp, lr}
   1e5f4:	b	14168 <fputs@plt+0x2db4>
   1e5f8:	str	r1, [r0, #180]	; 0xb4
   1e5fc:	ldr	r1, [r0, #184]	; 0xb8
   1e600:	str	r2, [r0, #184]	; 0xb8
   1e604:	mov	r0, r1
   1e608:	bx	lr
   1e60c:	str	r1, [r0, #188]	; 0xbc
   1e610:	ldr	r1, [r0, #192]	; 0xc0
   1e614:	str	r2, [r0, #192]	; 0xc0
   1e618:	mov	r0, r1
   1e61c:	bx	lr
   1e620:	str	r1, [r0, #200]	; 0xc8
   1e624:	ldr	r1, [r0, #196]	; 0xc4
   1e628:	str	r2, [r0, #196]	; 0xc4
   1e62c:	mov	r0, r1
   1e630:	bx	lr
   1e634:	str	r1, [r0, #216]	; 0xd8
   1e638:	ldr	r1, [r0, #212]	; 0xd4
   1e63c:	str	r2, [r0, #212]	; 0xd4
   1e640:	mov	r0, r1
   1e644:	bx	lr
   1e648:	str	r1, [r0, #208]	; 0xd0
   1e64c:	ldr	r1, [r0, #204]	; 0xcc
   1e650:	str	r2, [r0, #204]	; 0xcc
   1e654:	mov	r0, r1
   1e658:	bx	lr
   1e65c:	push	{fp, lr}
   1e660:	mov	fp, sp
   1e664:	cmp	r1, #1
   1e668:	blt	1e67c <fputs@plt+0xd2c8>
   1e66c:	mov	r2, r1
   1e670:	movw	r1, #59044	; 0xe6a4
   1e674:	movt	r1, #1
   1e678:	b	1e684 <fputs@plt+0xd2d0>
   1e67c:	mov	r1, #0
   1e680:	mov	r2, #0
   1e684:	bl	1e690 <fputs@plt+0xd2dc>
   1e688:	mov	r0, #0
   1e68c:	pop	{fp, pc}
   1e690:	str	r1, [r0, #220]	; 0xdc
   1e694:	ldr	r1, [r0, #224]	; 0xe0
   1e698:	str	r2, [r0, #224]	; 0xe0
   1e69c:	mov	r0, r1
   1e6a0:	bx	lr
   1e6a4:	cmp	r0, r3
   1e6a8:	bgt	1e6d4 <fputs@plt+0xd320>
   1e6ac:	push	{r4, r5, fp, lr}
   1e6b0:	add	fp, sp, #8
   1e6b4:	mov	r4, r2
   1e6b8:	mov	r5, r1
   1e6bc:	bl	27514 <fputs@plt+0x16160>
   1e6c0:	mov	r0, r5
   1e6c4:	mov	r1, r4
   1e6c8:	bl	1e8c0 <fputs@plt+0xd50c>
   1e6cc:	bl	27538 <fputs@plt+0x16184>
   1e6d0:	pop	{r4, r5, fp, lr}
   1e6d4:	mov	r0, #0
   1e6d8:	bx	lr
   1e6dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e6e0:	add	fp, sp, #24
   1e6e4:	sub	sp, sp, #8
   1e6e8:	mov	r5, r3
   1e6ec:	mov	r6, r2
   1e6f0:	mov	r8, r1
   1e6f4:	mov	r4, r0
   1e6f8:	ldr	r7, [fp, #8]
   1e6fc:	cmp	r3, #0
   1e700:	mvnne	r0, #0
   1e704:	strne	r0, [r5]
   1e708:	cmp	r7, #0
   1e70c:	mvnne	r0, #0
   1e710:	strne	r0, [r7]
   1e714:	cmp	r6, #3
   1e718:	movhi	r0, #21
   1e71c:	subhi	sp, fp, #24
   1e720:	pophi	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e724:	mov	r1, #10
   1e728:	cmp	r8, #0
   1e72c:	ldrbne	r0, [r8]
   1e730:	cmpne	r0, #0
   1e734:	bne	1e778 <fputs@plt+0xd3c4>
   1e738:	mov	r0, #0
   1e73c:	str	r0, [r4, #388]	; 0x184
   1e740:	str	r7, [sp]
   1e744:	mov	r0, r4
   1e748:	mov	r2, r6
   1e74c:	mov	r3, r5
   1e750:	bl	1e808 <fputs@plt+0xd454>
   1e754:	mov	r5, r0
   1e758:	mov	r0, r4
   1e75c:	mov	r1, r5
   1e760:	bl	167f4 <fputs@plt+0x5440>
   1e764:	mov	r0, r4
   1e768:	mov	r1, r5
   1e76c:	sub	sp, fp, #24
   1e770:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e774:	b	18350 <fputs@plt+0x6f9c>
   1e778:	mov	r0, r4
   1e77c:	mov	r1, r8
   1e780:	bl	1e7b0 <fputs@plt+0xd3fc>
   1e784:	mov	r1, r0
   1e788:	cmn	r0, #1
   1e78c:	bgt	1e738 <fputs@plt+0xd384>
   1e790:	mov	r5, #1
   1e794:	movw	r2, #17162	; 0x430a
   1e798:	movt	r2, #8
   1e79c:	mov	r0, r4
   1e7a0:	mov	r1, #1
   1e7a4:	mov	r3, r8
   1e7a8:	bl	16724 <fputs@plt+0x5370>
   1e7ac:	b	1e764 <fputs@plt+0xd3b0>
   1e7b0:	push	{r4, r5, r6, sl, fp, lr}
   1e7b4:	add	fp, sp, #16
   1e7b8:	mov	r4, r1
   1e7bc:	cmp	r1, #0
   1e7c0:	mvneq	r0, #0
   1e7c4:	popeq	{r4, r5, r6, sl, fp, pc}
   1e7c8:	mov	r1, r0
   1e7cc:	ldr	r5, [r0, #20]
   1e7d0:	subs	r0, r5, #1
   1e7d4:	poplt	{r4, r5, r6, sl, fp, pc}
   1e7d8:	ldr	r0, [r1, #16]
   1e7dc:	sub	r6, r0, #16
   1e7e0:	ldr	r0, [r6, r5, lsl #4]
   1e7e4:	mov	r1, r4
   1e7e8:	bl	15b10 <fputs@plt+0x475c>
   1e7ec:	cmp	r0, #0
   1e7f0:	beq	1e800 <fputs@plt+0xd44c>
   1e7f4:	sub	r5, r5, #1
   1e7f8:	cmp	r5, #0
   1e7fc:	bgt	1e7e0 <fputs@plt+0xd42c>
   1e800:	sub	r0, r5, #1
   1e804:	pop	{r4, r5, r6, sl, fp, pc}
   1e808:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e80c:	add	fp, sp, #24
   1e810:	mov	r6, r0
   1e814:	ldr	r0, [r0, #20]
   1e818:	cmp	r0, #1
   1e81c:	blt	1e89c <fputs@plt+0xd4e8>
   1e820:	mov	r4, r3
   1e824:	mov	r8, r2
   1e828:	mov	r5, r1
   1e82c:	ldr	r3, [fp, #8]
   1e830:	mov	r9, #0
   1e834:	mov	r7, #0
   1e838:	cmp	r5, #10
   1e83c:	cmpne	r5, r7
   1e840:	bne	1e874 <fputs@plt+0xd4c0>
   1e844:	ldr	r0, [r6, #16]
   1e848:	add	r0, r0, r7, lsl #4
   1e84c:	ldr	r0, [r0, #4]
   1e850:	mov	r1, r8
   1e854:	mov	r2, r4
   1e858:	bl	7d0d0 <fputs@plt+0x6bd1c>
   1e85c:	subs	r1, r0, #5
   1e860:	movne	r1, r0
   1e864:	movweq	r9, #1
   1e868:	mov	r4, #0
   1e86c:	mov	r3, #0
   1e870:	b	1e878 <fputs@plt+0xd4c4>
   1e874:	mov	r1, #0
   1e878:	clz	r0, r1
   1e87c:	lsr	r2, r0, #5
   1e880:	cmp	r1, #0
   1e884:	bne	1e8a8 <fputs@plt+0xd4f4>
   1e888:	add	r7, r7, #1
   1e88c:	ldr	r0, [r6, #20]
   1e890:	cmp	r7, r0
   1e894:	blt	1e838 <fputs@plt+0xd484>
   1e898:	b	1e8a8 <fputs@plt+0xd4f4>
   1e89c:	mov	r2, #1
   1e8a0:	mov	r1, #0
   1e8a4:	mov	r9, #0
   1e8a8:	cmp	r9, #0
   1e8ac:	mov	r0, r1
   1e8b0:	movwne	r0, #5
   1e8b4:	cmp	r2, #0
   1e8b8:	moveq	r0, r1
   1e8bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e8c0:	push	{fp, lr}
   1e8c4:	mov	fp, sp
   1e8c8:	sub	sp, sp, #8
   1e8cc:	mov	r2, #0
   1e8d0:	str	r2, [sp]
   1e8d4:	mov	r2, #0
   1e8d8:	mov	r3, #0
   1e8dc:	bl	1e6dc <fputs@plt+0xd328>
   1e8e0:	mov	sp, fp
   1e8e4:	pop	{fp, pc}
   1e8e8:	ldr	r1, [r0, #80]	; 0x50
   1e8ec:	mov	r0, #1
   1e8f0:	movw	r2, #42647	; 0xa697
   1e8f4:	movt	r2, #41001	; 0xa029
   1e8f8:	cmp	r1, r2
   1e8fc:	movwne	r2, #30982	; 0x7906
   1e900:	movtne	r2, #61499	; 0xf03b
   1e904:	cmpne	r1, r2
   1e908:	bne	1e910 <fputs@plt+0xd55c>
   1e90c:	bx	lr
   1e910:	movw	r2, #4752	; 0x1290
   1e914:	movt	r2, #19319	; 0x4b77
   1e918:	cmp	r1, r2
   1e91c:	bxeq	lr
   1e920:	push	{fp, lr}
   1e924:	mov	fp, sp
   1e928:	movw	r0, #34011	; 0x84db
   1e92c:	movt	r0, #8
   1e930:	bl	46e54 <fputs@plt+0x35aa0>
   1e934:	mov	r0, #0
   1e938:	pop	{fp, lr}
   1e93c:	bx	lr
   1e940:	push	{r4, r5, fp, lr}
   1e944:	add	fp, sp, #8
   1e948:	movw	r5, #3308	; 0xcec
   1e94c:	movt	r5, #8
   1e950:	cmp	r0, #0
   1e954:	beq	1e974 <fputs@plt+0xd5c0>
   1e958:	mov	r4, r0
   1e95c:	bl	1e8e8 <fputs@plt+0xd534>
   1e960:	cmp	r0, #0
   1e964:	beq	1e97c <fputs@plt+0xd5c8>
   1e968:	ldrb	r0, [r4, #69]	; 0x45
   1e96c:	cmp	r0, #0
   1e970:	beq	1e98c <fputs@plt+0xd5d8>
   1e974:	mov	r0, r5
   1e978:	pop	{r4, r5, fp, pc}
   1e97c:	movw	r5, #3336	; 0xd08
   1e980:	movt	r5, #8
   1e984:	mov	r0, r5
   1e988:	pop	{r4, r5, fp, pc}
   1e98c:	ldr	r0, [r4, #240]	; 0xf0
   1e990:	bl	1885c <fputs@plt+0x74a8>
   1e994:	mov	r5, r0
   1e998:	cmp	r0, #0
   1e99c:	bne	1e9c8 <fputs@plt+0xd614>
   1e9a0:	ldr	r5, [r4, #52]	; 0x34
   1e9a4:	mov	r0, r5
   1e9a8:	bl	18fd4 <fputs@plt+0x7c20>
   1e9ac:	mov	r2, r0
   1e9b0:	mov	r0, r4
   1e9b4:	mov	r1, r5
   1e9b8:	bl	16724 <fputs@plt+0x5370>
   1e9bc:	ldr	r0, [r4, #240]	; 0xf0
   1e9c0:	bl	1885c <fputs@plt+0x74a8>
   1e9c4:	mov	r5, r0
   1e9c8:	mov	r0, r4
   1e9cc:	bl	1e9d8 <fputs@plt+0xd624>
   1e9d0:	mov	r0, r5
   1e9d4:	pop	{r4, r5, fp, pc}
   1e9d8:	ldrb	r1, [r0, #69]	; 0x45
   1e9dc:	cmp	r1, #0
   1e9e0:	beq	1ea08 <fputs@plt+0xd654>
   1e9e4:	ldr	r1, [r0, #164]	; 0xa4
   1e9e8:	cmp	r1, #0
   1e9ec:	bxne	lr
   1e9f0:	mov	r1, #0
   1e9f4:	str	r1, [r0, #248]	; 0xf8
   1e9f8:	strb	r1, [r0, #69]	; 0x45
   1e9fc:	ldr	r1, [r0, #256]	; 0x100
   1ea00:	sub	r1, r1, #1
   1ea04:	str	r1, [r0, #256]	; 0x100
   1ea08:	bx	lr
   1ea0c:	push	{r4, r5, fp, lr}
   1ea10:	add	fp, sp, #8
   1ea14:	mov	r4, #7
   1ea18:	cmp	r0, #0
   1ea1c:	beq	1ea44 <fputs@plt+0xd690>
   1ea20:	mov	r5, r0
   1ea24:	bl	1e8e8 <fputs@plt+0xd534>
   1ea28:	cmp	r0, #0
   1ea2c:	beq	1ea4c <fputs@plt+0xd698>
   1ea30:	ldrb	r0, [r5, #69]	; 0x45
   1ea34:	cmp	r0, #0
   1ea38:	ldreq	r0, [r5, #52]	; 0x34
   1ea3c:	ldreq	r1, [r5, #56]	; 0x38
   1ea40:	andeq	r4, r1, r0
   1ea44:	mov	r0, r4
   1ea48:	pop	{r4, r5, fp, pc}
   1ea4c:	movw	r0, #4349	; 0x10fd
   1ea50:	movt	r0, #2
   1ea54:	pop	{r4, r5, fp, lr}
   1ea58:	b	13628 <fputs@plt+0x2274>
   1ea5c:	push	{r4, r5, fp, lr}
   1ea60:	add	fp, sp, #8
   1ea64:	mov	r4, #7
   1ea68:	cmp	r0, #0
   1ea6c:	beq	1ea8c <fputs@plt+0xd6d8>
   1ea70:	mov	r5, r0
   1ea74:	bl	1e8e8 <fputs@plt+0xd534>
   1ea78:	cmp	r0, #0
   1ea7c:	beq	1ea94 <fputs@plt+0xd6e0>
   1ea80:	ldrb	r0, [r5, #69]	; 0x45
   1ea84:	cmp	r0, #0
   1ea88:	ldreq	r4, [r5, #52]	; 0x34
   1ea8c:	mov	r0, r4
   1ea90:	pop	{r4, r5, fp, pc}
   1ea94:	movw	r0, #4358	; 0x1106
   1ea98:	movt	r0, #2
   1ea9c:	pop	{r4, r5, fp, lr}
   1eaa0:	b	13628 <fputs@plt+0x2274>
   1eaa4:	cmp	r0, #0
   1eaa8:	ldrne	r0, [r0, #60]	; 0x3c
   1eaac:	moveq	r0, #0
   1eab0:	bx	lr
   1eab4:	b	18fd4 <fputs@plt+0x7c20>
   1eab8:	mov	r3, r0
   1eabc:	mvn	r0, #0
   1eac0:	cmp	r1, #11
   1eac4:	bhi	1eaf0 <fputs@plt+0xd73c>
   1eac8:	add	ip, r3, r1, lsl #2
   1eacc:	ldr	r0, [ip, #92]!	; 0x5c
   1ead0:	cmp	r2, #0
   1ead4:	bxlt	lr
   1ead8:	movw	r3, #34384	; 0x8650
   1eadc:	movt	r3, #8
   1eae0:	ldr	r1, [r3, r1, lsl #2]
   1eae4:	cmp	r1, r2
   1eae8:	movlt	r2, r1
   1eaec:	str	r2, [ip]
   1eaf0:	bx	lr
   1eaf4:	mov	r2, #6
   1eaf8:	mov	r3, #0
   1eafc:	b	1eb00 <fputs@plt+0xd74c>
   1eb00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eb04:	add	fp, sp, #28
   1eb08:	sub	sp, sp, #28
   1eb0c:	mov	r8, r3
   1eb10:	mov	r5, r2
   1eb14:	mov	r4, r1
   1eb18:	mov	r7, r0
   1eb1c:	str	r2, [sp, #24]
   1eb20:	mov	r0, #0
   1eb24:	str	r0, [sp, #20]
   1eb28:	str	r0, [sp, #16]
   1eb2c:	str	r0, [r1]
   1eb30:	bl	13da8 <fputs@plt+0x29f4>
   1eb34:	cmp	r0, #0
   1eb38:	beq	1eb44 <fputs@plt+0xd790>
   1eb3c:	sub	sp, fp, #28
   1eb40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eb44:	and	r0, r5, #7
   1eb48:	mov	r1, #1
   1eb4c:	mov	r2, #70	; 0x46
   1eb50:	tst	r2, r1, lsl r0
   1eb54:	beq	1eba0 <fputs@plt+0xd7ec>
   1eb58:	movw	sl, #37176	; 0x9138
   1eb5c:	movt	sl, #9
   1eb60:	mov	r6, #0
   1eb64:	tst	r5, #32768	; 0x8000
   1eb68:	bne	1eb84 <fputs@plt+0xd7d0>
   1eb6c:	ldr	r0, [sl, #4]
   1eb70:	cmp	r0, #0
   1eb74:	beq	1eb84 <fputs@plt+0xd7d0>
   1eb78:	ldr	r6, [sl, #8]
   1eb7c:	tst	r5, #65536	; 0x10000
   1eb80:	movne	r6, #1
   1eb84:	tst	r5, #262144	; 0x40000
   1eb88:	bne	1ebb4 <fputs@plt+0xd800>
   1eb8c:	ldr	r0, [sl, #220]	; 0xdc
   1eb90:	cmp	r0, #0
   1eb94:	beq	1ebbc <fputs@plt+0xd808>
   1eb98:	orr	r0, r5, #131072	; 0x20000
   1eb9c:	b	1ebb8 <fputs@plt+0xd804>
   1eba0:	movw	r0, #4855	; 0x12f7
   1eba4:	movt	r0, #2
   1eba8:	bl	13628 <fputs@plt+0x2274>
   1ebac:	sub	sp, fp, #28
   1ebb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ebb4:	bic	r0, r5, #131072	; 0x20000
   1ebb8:	str	r0, [sp, #24]
   1ebbc:	ldr	r0, [sp, #24]
   1ebc0:	movw	r1, #231	; 0xe7
   1ebc4:	movt	r1, #65526	; 0xfff6
   1ebc8:	and	r0, r0, r1
   1ebcc:	str	r0, [sp, #12]
   1ebd0:	str	r0, [sp, #24]
   1ebd4:	mov	r0, #464	; 0x1d0
   1ebd8:	mov	r1, #0
   1ebdc:	bl	167c0 <fputs@plt+0x540c>
   1ebe0:	mov	r5, r0
   1ebe4:	cmp	r0, #0
   1ebe8:	beq	1ef28 <fputs@plt+0xdb74>
   1ebec:	cmp	r6, #0
   1ebf0:	movne	r0, #8
   1ebf4:	strne	r0, [r5, #12]
   1ebf8:	mov	r0, #2
   1ebfc:	str	r0, [r5, #20]
   1ec00:	mov	r0, #255	; 0xff
   1ec04:	str	r0, [r5, #56]	; 0x38
   1ec08:	movw	r1, #30982	; 0x7906
   1ec0c:	movt	r1, #61499	; 0xf03b
   1ec10:	str	r1, [r5, #80]	; 0x50
   1ec14:	add	r1, r5, #392	; 0x188
   1ec18:	str	r1, [r5, #16]
   1ec1c:	movw	r1, #34384	; 0x8650
   1ec20:	movt	r1, #8
   1ec24:	add	r2, r1, #16
   1ec28:	mov	r3, #28
   1ec2c:	vld1.64	{d16-d17}, [r1], r3
   1ec30:	vld1.64	{d18-d19}, [r2]
   1ec34:	add	r2, r5, #108	; 0x6c
   1ec38:	vld1.32	{d20-d21}, [r1]
   1ec3c:	vst1.32	{d18-d19}, [r2]
   1ec40:	add	r1, r5, #92	; 0x5c
   1ec44:	vst1.32	{d16-d17}, [r1]
   1ec48:	mov	r9, #0
   1ec4c:	str	r9, [r5, #136]	; 0x88
   1ec50:	mov	r1, #1
   1ec54:	strb	r1, [r5, #67]	; 0x43
   1ec58:	strb	r0, [r5, #72]	; 0x48
   1ec5c:	add	r0, r5, #120	; 0x78
   1ec60:	vst1.32	{d20-d21}, [r0]
   1ec64:	ldrd	r0, [sl, #176]	; 0xb0
   1ec68:	str	r9, [r5, #76]	; 0x4c
   1ec6c:	mvn	r2, #-2147483648	; 0x80000000
   1ec70:	str	r2, [r5, #140]	; 0x8c
   1ec74:	strd	r0, [r5, #40]	; 0x28
   1ec78:	ldr	r0, [r5, #24]
   1ec7c:	orr	r0, r0, #96	; 0x60
   1ec80:	orr	r0, r0, #9437184	; 0x900000
   1ec84:	str	r0, [r5, #24]
   1ec88:	add	r0, r5, #364	; 0x16c
   1ec8c:	bl	3d37c <fputs@plt+0x2bfc8>
   1ec90:	add	r0, r5, #320	; 0x140
   1ec94:	bl	3d37c <fputs@plt+0x2bfc8>
   1ec98:	movw	sl, #53636	; 0xd184
   1ec9c:	movt	sl, #7
   1eca0:	str	sl, [sp]
   1eca4:	str	r9, [sp, #4]
   1eca8:	movw	r6, #3417	; 0xd59
   1ecac:	movt	r6, #8
   1ecb0:	mov	r0, r5
   1ecb4:	mov	r1, r6
   1ecb8:	mov	r2, #1
   1ecbc:	mov	r3, #0
   1ecc0:	bl	1f0a0 <fputs@plt+0xdcec>
   1ecc4:	str	sl, [sp]
   1ecc8:	str	r9, [sp, #4]
   1eccc:	mov	r0, r5
   1ecd0:	mov	r1, r6
   1ecd4:	mov	r2, #3
   1ecd8:	mov	r3, #0
   1ecdc:	bl	1f0a0 <fputs@plt+0xdcec>
   1ece0:	str	sl, [sp]
   1ece4:	str	r9, [sp, #4]
   1ece8:	mov	r0, r5
   1ecec:	mov	r1, r6
   1ecf0:	mov	r2, #2
   1ecf4:	mov	r3, #0
   1ecf8:	bl	1f0a0 <fputs@plt+0xdcec>
   1ecfc:	movw	r0, #53768	; 0xd208
   1ed00:	movt	r0, #7
   1ed04:	stm	sp, {r0, r9}
   1ed08:	movw	r1, #27384	; 0x6af8
   1ed0c:	movt	r1, #8
   1ed10:	mov	r0, r5
   1ed14:	mov	r2, #1
   1ed18:	mov	r3, #0
   1ed1c:	bl	1f0a0 <fputs@plt+0xdcec>
   1ed20:	str	sl, [sp]
   1ed24:	movw	sl, #37176	; 0x9138
   1ed28:	movt	sl, #9
   1ed2c:	str	r9, [sp, #4]
   1ed30:	movw	r1, #34019	; 0x84e3
   1ed34:	movt	r1, #8
   1ed38:	mov	r0, r5
   1ed3c:	mov	r2, #1
   1ed40:	mov	r3, #1
   1ed44:	bl	1f0a0 <fputs@plt+0xdcec>
   1ed48:	ldrb	r0, [r5, #69]	; 0x45
   1ed4c:	cmp	r0, #0
   1ed50:	bne	1ef28 <fputs@plt+0xdb74>
   1ed54:	movw	r2, #3417	; 0xd59
   1ed58:	movt	r2, #8
   1ed5c:	mov	r9, #0
   1ed60:	mov	r0, r5
   1ed64:	mov	r1, #1
   1ed68:	mov	r3, #0
   1ed6c:	bl	56754 <fputs@plt+0x453a0>
   1ed70:	str	r0, [r5, #8]
   1ed74:	ldr	r0, [sp, #12]
   1ed78:	str	r0, [r5, #48]	; 0x30
   1ed7c:	add	r0, sp, #16
   1ed80:	add	r1, sp, #20
   1ed84:	str	r1, [sp]
   1ed88:	str	r0, [sp, #4]
   1ed8c:	add	r2, sp, #24
   1ed90:	mov	r0, r8
   1ed94:	mov	r1, r7
   1ed98:	mov	r3, r5
   1ed9c:	bl	76cbc <fputs@plt+0x65908>
   1eda0:	cmp	r0, #0
   1eda4:	beq	1ede8 <fputs@plt+0xda34>
   1eda8:	mov	r6, r0
   1edac:	cmp	r0, #7
   1edb0:	moveq	r0, r5
   1edb4:	bleq	19084 <fputs@plt+0x7cd0>
   1edb8:	ldr	r7, [sp, #16]
   1edbc:	movw	r2, #17688	; 0x4518
   1edc0:	movt	r2, #8
   1edc4:	cmp	r7, #0
   1edc8:	moveq	r2, r7
   1edcc:	mov	r0, r5
   1edd0:	mov	r1, r6
   1edd4:	mov	r3, r7
   1edd8:	bl	16724 <fputs@plt+0x5370>
   1eddc:	mov	r0, r7
   1ede0:	bl	14168 <fputs@plt+0x2db4>
   1ede4:	b	1ef28 <fputs@plt+0xdb74>
   1ede8:	ldr	r0, [r5]
   1edec:	ldr	r2, [r5, #16]
   1edf0:	ldr	r1, [sp, #20]
   1edf4:	ldr	r3, [sp, #24]
   1edf8:	orr	r3, r3, #256	; 0x100
   1edfc:	str	r9, [sp]
   1ee00:	str	r3, [sp, #4]
   1ee04:	add	r3, r2, #4
   1ee08:	mov	r2, r5
   1ee0c:	bl	2385c <fputs@plt+0x124a8>
   1ee10:	cmp	r0, #0
   1ee14:	beq	1ee34 <fputs@plt+0xda80>
   1ee18:	mov	r1, r0
   1ee1c:	movw	r0, #3082	; 0xc0a
   1ee20:	cmp	r1, r0
   1ee24:	moveq	r1, #7
   1ee28:	mov	r0, r5
   1ee2c:	bl	167f4 <fputs@plt+0x5440>
   1ee30:	b	1ef28 <fputs@plt+0xdb74>
   1ee34:	ldr	r0, [r5, #16]
   1ee38:	ldr	r0, [r0, #4]
   1ee3c:	bl	16f30 <fputs@plt+0x5b7c>
   1ee40:	ldr	r0, [r5, #16]
   1ee44:	ldr	r1, [r0, #4]
   1ee48:	mov	r0, r5
   1ee4c:	bl	77240 <fputs@plt+0x65e8c>
   1ee50:	ldr	r1, [r5, #16]
   1ee54:	str	r0, [r1, #12]
   1ee58:	ldrb	r1, [r5, #69]	; 0x45
   1ee5c:	cmp	r1, #0
   1ee60:	ldrbeq	r0, [r0, #77]	; 0x4d
   1ee64:	strbeq	r0, [r5, #66]	; 0x42
   1ee68:	mov	r0, r5
   1ee6c:	mov	r1, #0
   1ee70:	bl	77240 <fputs@plt+0x65e8c>
   1ee74:	ldr	r1, [r5, #16]
   1ee78:	movw	r2, #34025	; 0x84e9
   1ee7c:	movt	r2, #8
   1ee80:	str	r2, [r1]
   1ee84:	str	r0, [r1, #28]
   1ee88:	mov	r0, #3
   1ee8c:	strb	r0, [r1, #8]
   1ee90:	movw	r0, #17074	; 0x42b2
   1ee94:	movt	r0, #8
   1ee98:	str	r0, [r1, #16]
   1ee9c:	mov	r0, #1
   1eea0:	strb	r0, [r1, #24]
   1eea4:	movw	r0, #42647	; 0xa697
   1eea8:	movt	r0, #41001	; 0xa029
   1eeac:	str	r0, [r5, #80]	; 0x50
   1eeb0:	ldrb	r0, [r5, #69]	; 0x45
   1eeb4:	cmp	r0, #0
   1eeb8:	bne	1ef28 <fputs@plt+0xdb74>
   1eebc:	mov	r0, r5
   1eec0:	mov	r1, #0
   1eec4:	bl	167f4 <fputs@plt+0x5440>
   1eec8:	mov	r0, r5
   1eecc:	bl	7d23c <fputs@plt+0x6be88>
   1eed0:	mov	r0, r5
   1eed4:	bl	1ea0c <fputs@plt+0xd658>
   1eed8:	cmp	r0, #0
   1eedc:	beq	1eef0 <fputs@plt+0xdb3c>
   1eee0:	mov	r1, r0
   1eee4:	mov	r0, r5
   1eee8:	bl	167f4 <fputs@plt+0x5440>
   1eeec:	b	1ef08 <fputs@plt+0xdb54>
   1eef0:	mov	r0, r5
   1eef4:	bl	7d26c <fputs@plt+0x6beb8>
   1eef8:	mov	r0, r5
   1eefc:	bl	1ea0c <fputs@plt+0xd658>
   1ef00:	cmp	r0, #0
   1ef04:	bne	1ef28 <fputs@plt+0xdb74>
   1ef08:	ldr	r2, [sl, #28]
   1ef0c:	ldr	r3, [sl, #32]
   1ef10:	mov	r0, r5
   1ef14:	mov	r1, #0
   1ef18:	bl	1dbd4 <fputs@plt+0xc820>
   1ef1c:	mov	r0, r5
   1ef20:	mov	r1, #1000	; 0x3e8
   1ef24:	bl	1e65c <fputs@plt+0xd2a8>
   1ef28:	mov	r0, r5
   1ef2c:	bl	1ea0c <fputs@plt+0xd658>
   1ef30:	mov	r6, r0
   1ef34:	cmp	r0, #0
   1ef38:	beq	1ef60 <fputs@plt+0xdbac>
   1ef3c:	cmp	r6, #7
   1ef40:	bne	1ef54 <fputs@plt+0xdba0>
   1ef44:	mov	r0, r5
   1ef48:	bl	1dd28 <fputs@plt+0xc974>
   1ef4c:	mov	r5, #0
   1ef50:	b	1ef60 <fputs@plt+0xdbac>
   1ef54:	movw	r0, #4752	; 0x1290
   1ef58:	movt	r0, #19319	; 0x4b77
   1ef5c:	str	r0, [r5, #80]	; 0x50
   1ef60:	str	r5, [r4]
   1ef64:	ldr	r0, [sp, #20]
   1ef68:	bl	14168 <fputs@plt+0x2db4>
   1ef6c:	uxtb	r0, r6
   1ef70:	sub	sp, fp, #28
   1ef74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ef78:	b	1eb00 <fputs@plt+0xd74c>
   1ef7c:	push	{r4, r5, r6, sl, fp, lr}
   1ef80:	add	fp, sp, #16
   1ef84:	mov	r4, r1
   1ef88:	mov	r5, r0
   1ef8c:	mov	r0, #0
   1ef90:	str	r0, [r1]
   1ef94:	bl	13da8 <fputs@plt+0x29f4>
   1ef98:	cmp	r0, #0
   1ef9c:	popne	{r4, r5, r6, sl, fp, pc}
   1efa0:	movw	r6, #3414	; 0xd56
   1efa4:	movt	r6, #8
   1efa8:	cmp	r5, #0
   1efac:	movne	r6, r5
   1efb0:	mov	r0, #0
   1efb4:	bl	1d17c <fputs@plt+0xbdc8>
   1efb8:	mov	r5, r0
   1efbc:	mov	r1, r6
   1efc0:	mov	r2, #2
   1efc4:	mov	r3, #0
   1efc8:	bl	1d1a8 <fputs@plt+0xbdf4>
   1efcc:	mov	r0, r5
   1efd0:	mov	r1, #1
   1efd4:	bl	1880c <fputs@plt+0x7458>
   1efd8:	cmp	r0, #0
   1efdc:	beq	1f024 <fputs@plt+0xdc70>
   1efe0:	mov	r1, r4
   1efe4:	mov	r2, #6
   1efe8:	mov	r3, #0
   1efec:	bl	1eb00 <fputs@plt+0xd74c>
   1eff0:	mov	r6, r0
   1eff4:	cmp	r0, #0
   1eff8:	bne	1f028 <fputs@plt+0xdc74>
   1effc:	ldr	r0, [r4]
   1f000:	ldr	r1, [r0, #16]
   1f004:	ldr	r1, [r1, #12]
   1f008:	ldrb	r2, [r1, #78]	; 0x4e
   1f00c:	tst	r2, #1
   1f010:	moveq	r2, #2
   1f014:	strbeq	r2, [r0, #66]	; 0x42
   1f018:	strbeq	r2, [r1, #77]	; 0x4d
   1f01c:	mov	r6, #0
   1f020:	b	1f028 <fputs@plt+0xdc74>
   1f024:	mov	r6, #7
   1f028:	mov	r0, r5
   1f02c:	bl	189e4 <fputs@plt+0x7630>
   1f030:	uxtb	r0, r6
   1f034:	pop	{r4, r5, r6, sl, fp, pc}
   1f038:	push	{fp, lr}
   1f03c:	mov	fp, sp
   1f040:	sub	sp, sp, #8
   1f044:	mov	ip, #0
   1f048:	str	ip, [sp, #4]
   1f04c:	ldr	ip, [fp, #8]
   1f050:	str	ip, [sp]
   1f054:	bl	1f060 <fputs@plt+0xdcac>
   1f058:	mov	sp, fp
   1f05c:	pop	{fp, pc}
   1f060:	push	{r4, sl, fp, lr}
   1f064:	add	fp, sp, #8
   1f068:	sub	sp, sp, #8
   1f06c:	mov	r4, r0
   1f070:	ldr	r0, [fp, #12]
   1f074:	str	r0, [sp, #4]
   1f078:	ldr	r0, [fp, #8]
   1f07c:	str	r0, [sp]
   1f080:	uxtb	r2, r2
   1f084:	mov	r0, r4
   1f088:	bl	1f0a0 <fputs@plt+0xdcec>
   1f08c:	mov	r1, r0
   1f090:	mov	r0, r4
   1f094:	sub	sp, fp, #8
   1f098:	pop	{r4, sl, fp, lr}
   1f09c:	b	18350 <fputs@plt+0x6f9c>
   1f0a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f0a4:	add	fp, sp, #28
   1f0a8:	sub	sp, sp, #20
   1f0ac:	mov	r5, r2
   1f0b0:	mov	sl, r0
   1f0b4:	cmp	r2, #8
   1f0b8:	mov	r7, r2
   1f0bc:	movweq	r7, #2
   1f0c0:	cmp	r2, #4
   1f0c4:	movweq	r7, #2
   1f0c8:	sub	r0, r7, #1
   1f0cc:	cmp	r0, #3
   1f0d0:	bcc	1f0e8 <fputs@plt+0xdd34>
   1f0d4:	movw	r0, #4406	; 0x1136
   1f0d8:	movt	r0, #2
   1f0dc:	sub	sp, fp, #28
   1f0e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f0e4:	b	13628 <fputs@plt+0x2274>
   1f0e8:	mov	r2, r1
   1f0ec:	str	r3, [sp, #12]
   1f0f0:	ldr	r0, [fp, #12]
   1f0f4:	str	r0, [sp, #8]
   1f0f8:	ldr	r0, [fp, #8]
   1f0fc:	str	r0, [sp, #4]
   1f100:	mov	r0, sl
   1f104:	mov	r1, r7
   1f108:	str	r2, [sp, #16]
   1f10c:	mov	r3, #0
   1f110:	bl	56754 <fputs@plt+0x453a0>
   1f114:	cmp	r0, #0
   1f118:	beq	1f1bc <fputs@plt+0xde08>
   1f11c:	mov	r6, r0
   1f120:	ldr	r0, [r0, #12]
   1f124:	cmp	r0, #0
   1f128:	beq	1f1bc <fputs@plt+0xde08>
   1f12c:	ldr	r0, [sl, #152]	; 0x98
   1f130:	cmp	r0, #0
   1f134:	beq	1f154 <fputs@plt+0xdda0>
   1f138:	mov	r4, #5
   1f13c:	movw	r2, #34075	; 0x851b
   1f140:	movt	r2, #8
   1f144:	mov	r0, sl
   1f148:	mov	r1, #5
   1f14c:	bl	16724 <fputs@plt+0x5370>
   1f150:	b	1f214 <fputs@plt+0xde60>
   1f154:	mov	r0, sl
   1f158:	bl	1b428 <fputs@plt+0xa074>
   1f15c:	ldrb	r0, [r6, #4]
   1f160:	and	r0, r0, #247	; 0xf7
   1f164:	cmp	r7, r0
   1f168:	bne	1f1bc <fputs@plt+0xde08>
   1f16c:	add	r0, sl, #364	; 0x16c
   1f170:	ldr	r1, [sp, #16]
   1f174:	bl	43714 <fputs@plt+0x32360>
   1f178:	mov	r4, r0
   1f17c:	mov	r8, #0
   1f180:	add	r9, r4, r8
   1f184:	ldrb	r0, [r9, #4]
   1f188:	ldrb	r1, [r6, #4]
   1f18c:	cmp	r0, r1
   1f190:	bne	1f1b0 <fputs@plt+0xddfc>
   1f194:	ldr	r1, [r9, #16]
   1f198:	cmp	r1, #0
   1f19c:	beq	1f1a8 <fputs@plt+0xddf4>
   1f1a0:	ldr	r0, [r9, #8]
   1f1a4:	blx	r1
   1f1a8:	mov	r0, #0
   1f1ac:	str	r0, [r9, #12]
   1f1b0:	add	r8, r8, #20
   1f1b4:	cmp	r8, #60	; 0x3c
   1f1b8:	bne	1f180 <fputs@plt+0xddcc>
   1f1bc:	mov	r0, sl
   1f1c0:	mov	r1, r7
   1f1c4:	ldr	r2, [sp, #16]
   1f1c8:	mov	r3, #1
   1f1cc:	bl	56754 <fputs@plt+0x453a0>
   1f1d0:	cmp	r0, #0
   1f1d4:	beq	1f210 <fputs@plt+0xde5c>
   1f1d8:	ldr	r1, [sp, #12]
   1f1dc:	str	r1, [r0, #8]
   1f1e0:	ldr	r1, [sp, #4]
   1f1e4:	str	r1, [r0, #12]
   1f1e8:	ldr	r1, [sp, #8]
   1f1ec:	str	r1, [r0, #16]
   1f1f0:	and	r1, r5, #8
   1f1f4:	orr	r1, r7, r1
   1f1f8:	strb	r1, [r0, #4]
   1f1fc:	mov	r4, #0
   1f200:	mov	r0, sl
   1f204:	mov	r1, #0
   1f208:	bl	167f4 <fputs@plt+0x5440>
   1f20c:	b	1f214 <fputs@plt+0xde60>
   1f210:	mov	r4, #7
   1f214:	mov	r0, r4
   1f218:	sub	sp, fp, #28
   1f21c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f220:	push	{r4, r5, r6, r7, fp, lr}
   1f224:	add	fp, sp, #16
   1f228:	sub	sp, sp, #8
   1f22c:	mov	r5, r3
   1f230:	mov	r6, r2
   1f234:	mov	r4, r0
   1f238:	mvn	r2, #0
   1f23c:	bl	1e2e4 <fputs@plt+0xcf30>
   1f240:	cmp	r0, #0
   1f244:	beq	1f280 <fputs@plt+0xdecc>
   1f248:	mov	r7, r0
   1f24c:	ldr	r0, [fp, #8]
   1f250:	mov	r1, #0
   1f254:	stm	sp, {r0, r1}
   1f258:	uxtb	r2, r6
   1f25c:	mov	r0, r4
   1f260:	mov	r1, r7
   1f264:	mov	r3, r5
   1f268:	bl	1f0a0 <fputs@plt+0xdcec>
   1f26c:	mov	r5, r0
   1f270:	mov	r0, r4
   1f274:	mov	r1, r7
   1f278:	bl	13cb4 <fputs@plt+0x2900>
   1f27c:	b	1f284 <fputs@plt+0xded0>
   1f280:	mov	r5, #0
   1f284:	mov	r0, r4
   1f288:	mov	r1, r5
   1f28c:	sub	sp, fp, #16
   1f290:	pop	{r4, r5, r6, r7, fp, lr}
   1f294:	b	18350 <fputs@plt+0x6f9c>
   1f298:	mov	r3, #0
   1f29c:	str	r2, [r0, #228]	; 0xe4
   1f2a0:	str	r3, [r0, #232]	; 0xe8
   1f2a4:	str	r1, [r0, #236]	; 0xec
   1f2a8:	mov	r0, #0
   1f2ac:	bx	lr
   1f2b0:	mov	r3, #0
   1f2b4:	str	r3, [r0, #228]	; 0xe4
   1f2b8:	str	r2, [r0, #232]	; 0xe8
   1f2bc:	str	r1, [r0, #236]	; 0xec
   1f2c0:	mov	r0, #0
   1f2c4:	bx	lr
   1f2c8:	mov	r0, #0
   1f2cc:	bx	lr
   1f2d0:	ldrb	r0, [r0, #67]	; 0x43
   1f2d4:	bx	lr
   1f2d8:	bx	lr
   1f2dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f2e0:	add	fp, sp, #28
   1f2e4:	sub	sp, sp, #12
   1f2e8:	mov	r8, r3
   1f2ec:	mov	r7, r2
   1f2f0:	mov	r5, r1
   1f2f4:	mov	r4, r0
   1f2f8:	mov	sl, #0
   1f2fc:	str	sl, [sp, #8]
   1f300:	bl	139c8 <fputs@plt+0x2614>
   1f304:	add	r1, sp, #8
   1f308:	mov	r0, r4
   1f30c:	bl	1f5d4 <fputs@plt+0xe220>
   1f310:	mov	r6, r0
   1f314:	ldr	r3, [fp, #8]
   1f318:	cmp	r0, #0
   1f31c:	beq	1f338 <fputs@plt+0xdf84>
   1f320:	mov	r0, #0
   1f324:	mov	r2, #0
   1f328:	mov	r5, #0
   1f32c:	mov	ip, #0
   1f330:	mov	r9, #0
   1f334:	b	1f37c <fputs@plt+0xdfc8>
   1f338:	mov	r0, r4
   1f33c:	mov	r1, r7
   1f340:	mov	r2, r5
   1f344:	bl	1f6d0 <fputs@plt+0xe31c>
   1f348:	cmp	r0, #0
   1f34c:	beq	1f360 <fputs@plt+0xdfac>
   1f350:	mov	sl, r0
   1f354:	ldr	r0, [r0, #12]
   1f358:	cmp	r0, #0
   1f35c:	beq	1f42c <fputs@plt+0xe078>
   1f360:	mov	sl, #0
   1f364:	mov	r0, #0
   1f368:	mov	r2, #0
   1f36c:	mov	r5, #0
   1f370:	mov	ip, #0
   1f374:	mov	r9, #0
   1f378:	ldr	r3, [fp, #8]
   1f37c:	ldr	r1, [fp, #12]
   1f380:	cmp	r3, #0
   1f384:	strne	r0, [r3]
   1f388:	ldr	r3, [fp, #16]
   1f38c:	cmp	r1, #0
   1f390:	strne	r2, [r1]
   1f394:	ldr	r1, [fp, #20]
   1f398:	cmp	r3, #0
   1f39c:	strne	r5, [r3]
   1f3a0:	ldr	r0, [fp, #24]
   1f3a4:	cmp	r1, #0
   1f3a8:	strne	ip, [r1]
   1f3ac:	cmp	r0, #0
   1f3b0:	strne	r9, [r0]
   1f3b4:	cmp	r6, #0
   1f3b8:	cmpeq	sl, #0
   1f3bc:	bne	1f3ec <fputs@plt+0xe038>
   1f3c0:	ldr	r1, [sp, #8]
   1f3c4:	mov	r0, r4
   1f3c8:	bl	13cb4 <fputs@plt+0x2900>
   1f3cc:	movw	r1, #17183	; 0x431f
   1f3d0:	movt	r1, #8
   1f3d4:	mov	r0, r4
   1f3d8:	mov	r2, r7
   1f3dc:	mov	r3, r8
   1f3e0:	bl	1a96c <fputs@plt+0x95b8>
   1f3e4:	str	r0, [sp, #8]
   1f3e8:	mov	r6, #1
   1f3ec:	ldr	r3, [sp, #8]
   1f3f0:	movw	r2, #17688	; 0x4518
   1f3f4:	movt	r2, #8
   1f3f8:	cmp	r3, #0
   1f3fc:	moveq	r2, r3
   1f400:	mov	r0, r4
   1f404:	mov	r1, r6
   1f408:	bl	16724 <fputs@plt+0x5370>
   1f40c:	ldr	r1, [sp, #8]
   1f410:	mov	r0, r4
   1f414:	bl	13cb4 <fputs@plt+0x2900>
   1f418:	mov	r0, r4
   1f41c:	mov	r1, r6
   1f420:	bl	18350 <fputs@plt+0x6f9c>
   1f424:	sub	sp, fp, #28
   1f428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f42c:	mov	ip, #1
   1f430:	movw	r0, #58278	; 0xe3a6
   1f434:	movt	r0, #7
   1f438:	cmp	r8, #0
   1f43c:	beq	1f49c <fputs@plt+0xe0e8>
   1f440:	mov	r9, r7
   1f444:	ldrsh	r7, [sl, #34]	; 0x22
   1f448:	cmp	r7, #1
   1f44c:	str	r8, [sp, #4]
   1f450:	blt	1f4ac <fputs@plt+0xe0f8>
   1f454:	ldr	r5, [sl, #4]
   1f458:	ldr	r0, [r5]
   1f45c:	mov	r1, r8
   1f460:	bl	15b10 <fputs@plt+0x475c>
   1f464:	cmp	r0, #0
   1f468:	beq	1f4bc <fputs@plt+0xe108>
   1f46c:	mov	r1, #1
   1f470:	mov	r8, r1
   1f474:	ldrsh	r7, [sl, #34]	; 0x22
   1f478:	cmp	r1, r7
   1f47c:	bge	1f4c0 <fputs@plt+0xe10c>
   1f480:	ldr	r0, [r5, #16]!
   1f484:	ldr	r1, [sp, #4]
   1f488:	bl	15b10 <fputs@plt+0x475c>
   1f48c:	add	r1, r8, #1
   1f490:	cmp	r0, #0
   1f494:	bne	1f470 <fputs@plt+0xe0bc>
   1f498:	b	1f4c0 <fputs@plt+0xe10c>
   1f49c:	mov	r1, #0
   1f4a0:	mov	r5, #0
   1f4a4:	mov	r9, #0
   1f4a8:	b	1f564 <fputs@plt+0xe1b0>
   1f4ac:	mov	r8, #0
   1f4b0:	mov	r5, #0
   1f4b4:	ldr	r3, [fp, #8]
   1f4b8:	b	1f4d0 <fputs@plt+0xe11c>
   1f4bc:	mov	r8, #0
   1f4c0:	ldr	r3, [fp, #8]
   1f4c4:	mov	ip, #1
   1f4c8:	movw	r0, #58278	; 0xe3a6
   1f4cc:	movt	r0, #7
   1f4d0:	cmp	r8, r7
   1f4d4:	mov	r7, r9
   1f4d8:	bne	1f520 <fputs@plt+0xe16c>
   1f4dc:	ldrb	r0, [sl, #42]	; 0x2a
   1f4e0:	tst	r0, #32
   1f4e4:	bne	1f57c <fputs@plt+0xe1c8>
   1f4e8:	ldr	r8, [sp, #4]
   1f4ec:	mov	r0, r8
   1f4f0:	bl	1f768 <fputs@plt+0xe3b4>
   1f4f4:	cmp	r0, #0
   1f4f8:	beq	1f360 <fputs@plt+0xdfac>
   1f4fc:	ldrsh	r8, [sl, #32]
   1f500:	cmp	r8, #0
   1f504:	blt	1f5b0 <fputs@plt+0xe1fc>
   1f508:	ldr	r0, [sl, #4]
   1f50c:	add	r5, r0, r8, lsl #4
   1f510:	ldr	r3, [fp, #8]
   1f514:	mov	ip, #1
   1f518:	movw	r0, #58278	; 0xe3a6
   1f51c:	movt	r0, #7
   1f520:	cmp	r5, #0
   1f524:	beq	1f59c <fputs@plt+0xe1e8>
   1f528:	mov	r9, #0
   1f52c:	mov	r0, r5
   1f530:	mov	r1, #0
   1f534:	bl	1f7c4 <fputs@plt+0xe410>
   1f538:	ldr	r1, [r5, #8]
   1f53c:	ldrb	r2, [r5, #15]
   1f540:	and	ip, r2, #1
   1f544:	ldrb	r5, [r5, #12]
   1f548:	cmp	r5, #0
   1f54c:	movwne	r5, #1
   1f550:	ldrsh	r2, [sl, #32]
   1f554:	cmp	r8, r2
   1f558:	ldrbeq	r2, [sl, #42]	; 0x2a
   1f55c:	ubfxeq	r9, r2, #3, #1
   1f560:	ldr	r8, [sp, #4]
   1f564:	ldr	r3, [fp, #8]
   1f568:	movw	r2, #3417	; 0xd59
   1f56c:	movt	r2, #8
   1f570:	cmp	r1, #0
   1f574:	movne	r2, r1
   1f578:	b	1f37c <fputs@plt+0xdfc8>
   1f57c:	mov	sl, #0
   1f580:	mov	r0, #0
   1f584:	mov	r2, #0
   1f588:	mov	r5, #0
   1f58c:	mov	ip, #0
   1f590:	mov	r9, #0
   1f594:	ldr	r8, [sp, #4]
   1f598:	b	1f37c <fputs@plt+0xdfc8>
   1f59c:	mov	r1, #0
   1f5a0:	mov	r5, #0
   1f5a4:	mov	r9, #0
   1f5a8:	ldr	r8, [sp, #4]
   1f5ac:	b	1f568 <fputs@plt+0xe1b4>
   1f5b0:	mov	r1, #0
   1f5b4:	mov	r5, #0
   1f5b8:	mov	r9, #0
   1f5bc:	ldr	r8, [sp, #4]
   1f5c0:	ldr	r3, [fp, #8]
   1f5c4:	mov	ip, #1
   1f5c8:	movw	r0, #58278	; 0xe3a6
   1f5cc:	movt	r0, #7
   1f5d0:	b	1f568 <fputs@plt+0xe1b4>
   1f5d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1f5d8:	add	fp, sp, #24
   1f5dc:	mov	r5, r1
   1f5e0:	mov	r4, r0
   1f5e4:	mov	r0, #1
   1f5e8:	strb	r0, [r4, #149]	; 0x95
   1f5ec:	add	r2, r4, #16
   1f5f0:	ldm	r2, {r0, r1, r2}
   1f5f4:	ldr	r3, [r0, #12]
   1f5f8:	ldrb	r3, [r3, #77]	; 0x4d
   1f5fc:	strb	r3, [r4, #66]	; 0x42
   1f600:	and	r8, r2, #2
   1f604:	cmp	r1, #1
   1f608:	blt	1f654 <fputs@plt+0xe2a0>
   1f60c:	mov	r7, #0
   1f610:	cmp	r7, #1
   1f614:	beq	1f644 <fputs@plt+0xe290>
   1f618:	add	r0, r0, r7, lsl #4
   1f61c:	ldr	r0, [r0, #12]
   1f620:	ldrh	r0, [r0, #78]	; 0x4e
   1f624:	ands	r0, r0, #1
   1f628:	bne	1f644 <fputs@plt+0xe290>
   1f62c:	mov	r0, r4
   1f630:	mov	r1, r7
   1f634:	mov	r2, r5
   1f638:	bl	7d354 <fputs@plt+0x6bfa0>
   1f63c:	cmp	r0, #0
   1f640:	bne	1f698 <fputs@plt+0xe2e4>
   1f644:	add	r7, r7, #1
   1f648:	ldrd	r0, [r4, #16]
   1f64c:	cmp	r7, r1
   1f650:	blt	1f610 <fputs@plt+0xe25c>
   1f654:	ldr	r0, [r0, #28]
   1f658:	ldrb	r0, [r0, #78]	; 0x4e
   1f65c:	mov	r6, #0
   1f660:	tst	r0, #1
   1f664:	bne	1f6a8 <fputs@plt+0xe2f4>
   1f668:	mov	r0, r4
   1f66c:	mov	r1, #1
   1f670:	mov	r2, r5
   1f674:	bl	7d354 <fputs@plt+0x6bfa0>
   1f678:	cmp	r0, #0
   1f67c:	beq	1f6a8 <fputs@plt+0xe2f4>
   1f680:	mov	r5, r0
   1f684:	mov	r0, r4
   1f688:	mov	r1, #1
   1f68c:	bl	396b8 <fputs@plt+0x28304>
   1f690:	mov	r6, r5
   1f694:	b	1f6a8 <fputs@plt+0xe2f4>
   1f698:	mov	r6, r0
   1f69c:	mov	r0, r4
   1f6a0:	mov	r1, r7
   1f6a4:	bl	396b8 <fputs@plt+0x28304>
   1f6a8:	mov	r0, #0
   1f6ac:	strb	r0, [r4, #149]	; 0x95
   1f6b0:	orrs	r0, r6, r8
   1f6b4:	beq	1f6c0 <fputs@plt+0xe30c>
   1f6b8:	mov	r0, r6
   1f6bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1f6c0:	mov	r0, r4
   1f6c4:	bl	302d0 <fputs@plt+0x1ef1c>
   1f6c8:	mov	r0, r6
   1f6cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1f6d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f6d4:	add	fp, sp, #24
   1f6d8:	mov	r6, r0
   1f6dc:	ldr	r0, [r0, #20]
   1f6e0:	cmp	r0, #1
   1f6e4:	movlt	r7, #0
   1f6e8:	movlt	r0, r7
   1f6ec:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f6f0:	mov	r9, r2
   1f6f4:	mov	r8, r1
   1f6f8:	mov	r7, #0
   1f6fc:	mov	r5, #0
   1f700:	cmp	r5, #2
   1f704:	mov	r4, r5
   1f708:	eorcc	r4, r4, #1
   1f70c:	cmp	r9, #0
   1f710:	beq	1f72c <fputs@plt+0xe378>
   1f714:	ldr	r0, [r6, #16]
   1f718:	ldr	r1, [r0, r4, lsl #4]
   1f71c:	mov	r0, r9
   1f720:	bl	15b10 <fputs@plt+0x475c>
   1f724:	cmp	r0, #0
   1f728:	bne	1f750 <fputs@plt+0xe39c>
   1f72c:	ldr	r0, [r6, #16]
   1f730:	add	r0, r0, r4, lsl #4
   1f734:	ldr	r0, [r0, #12]
   1f738:	add	r0, r0, #8
   1f73c:	mov	r1, r8
   1f740:	bl	43714 <fputs@plt+0x32360>
   1f744:	mov	r7, r0
   1f748:	cmp	r0, #0
   1f74c:	bne	1f760 <fputs@plt+0xe3ac>
   1f750:	ldr	r0, [r6, #20]
   1f754:	add	r5, r5, #1
   1f758:	cmp	r5, r0
   1f75c:	blt	1f700 <fputs@plt+0xe34c>
   1f760:	mov	r0, r7
   1f764:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f768:	push	{r4, r5, fp, lr}
   1f76c:	add	fp, sp, #8
   1f770:	mov	r4, r0
   1f774:	movw	r1, #34305	; 0x8601
   1f778:	movt	r1, #8
   1f77c:	bl	15b10 <fputs@plt+0x475c>
   1f780:	mov	r5, #1
   1f784:	cmp	r0, #0
   1f788:	beq	1f7bc <fputs@plt+0xe408>
   1f78c:	movw	r1, #24464	; 0x5f90
   1f790:	movt	r1, #8
   1f794:	mov	r0, r4
   1f798:	bl	15b10 <fputs@plt+0x475c>
   1f79c:	cmp	r0, #0
   1f7a0:	beq	1f7bc <fputs@plt+0xe408>
   1f7a4:	movw	r1, #34313	; 0x8609
   1f7a8:	movt	r1, #8
   1f7ac:	mov	r0, r4
   1f7b0:	bl	15b10 <fputs@plt+0x475c>
   1f7b4:	clz	r0, r0
   1f7b8:	lsr	r5, r0, #5
   1f7bc:	mov	r0, r5
   1f7c0:	pop	{r4, r5, fp, pc}
   1f7c4:	ldrb	r2, [r0, #15]
   1f7c8:	tst	r2, #4
   1f7cc:	beq	1f7f0 <fputs@plt+0xe43c>
   1f7d0:	push	{r4, sl, fp, lr}
   1f7d4:	add	fp, sp, #8
   1f7d8:	ldr	r4, [r0]
   1f7dc:	mov	r0, r4
   1f7e0:	bl	111f8 <strlen@plt>
   1f7e4:	add	r0, r4, r0
   1f7e8:	add	r1, r0, #1
   1f7ec:	pop	{r4, sl, fp, lr}
   1f7f0:	mov	r0, r1
   1f7f4:	bx	lr
   1f7f8:	push	{r4, r5, fp, lr}
   1f7fc:	add	fp, sp, #8
   1f800:	mov	r4, r0
   1f804:	mov	r5, #0
   1f808:	mov	r0, #0
   1f80c:	bl	13d50 <fputs@plt+0x299c>
   1f810:	cmp	r0, #0
   1f814:	beq	1f838 <fputs@plt+0xe484>
   1f818:	mov	r1, #1000	; 0x3e8
   1f81c:	mul	r1, r4, r1
   1f820:	bl	1f840 <fputs@plt+0xe48c>
   1f824:	movw	r1, #19923	; 0x4dd3
   1f828:	movt	r1, #4194	; 0x1062
   1f82c:	smmul	r0, r0, r1
   1f830:	asr	r1, r0, #6
   1f834:	add	r5, r1, r0, lsr #31
   1f838:	mov	r0, r5
   1f83c:	pop	{r4, r5, fp, pc}
   1f840:	ldr	r2, [r0, #60]	; 0x3c
   1f844:	bx	r2
   1f848:	mvn	r2, #0
   1f84c:	cmp	r1, #0
   1f850:	movweq	r2, #255	; 0xff
   1f854:	str	r2, [r0, #56]	; 0x38
   1f858:	mov	r0, #0
   1f85c:	bx	lr
   1f860:	push	{r4, r5, r6, sl, fp, lr}
   1f864:	add	fp, sp, #16
   1f868:	mov	r4, r3
   1f86c:	mov	r5, r2
   1f870:	bl	1f8f0 <fputs@plt+0xe53c>
   1f874:	cmp	r0, #0
   1f878:	moveq	r0, #1
   1f87c:	popeq	{r4, r5, r6, sl, fp, pc}
   1f880:	mov	r6, r0
   1f884:	bl	16f30 <fputs@plt+0x5b7c>
   1f888:	mov	r0, r6
   1f88c:	bl	13a0c <fputs@plt+0x2658>
   1f890:	mov	r6, r0
   1f894:	bl	179f4 <fputs@plt+0x6640>
   1f898:	cmp	r5, #28
   1f89c:	beq	1f8d0 <fputs@plt+0xe51c>
   1f8a0:	cmp	r5, #27
   1f8a4:	beq	1f8dc <fputs@plt+0xe528>
   1f8a8:	cmp	r5, #7
   1f8ac:	beq	1f8e4 <fputs@plt+0xe530>
   1f8b0:	ldr	r1, [r0]
   1f8b4:	cmp	r1, #0
   1f8b8:	moveq	r0, #12
   1f8bc:	popeq	{r4, r5, r6, sl, fp, pc}
   1f8c0:	mov	r1, r5
   1f8c4:	mov	r2, r4
   1f8c8:	pop	{r4, r5, r6, sl, fp, lr}
   1f8cc:	b	1f97c <fputs@plt+0xe5c8>
   1f8d0:	mov	r0, r6
   1f8d4:	bl	1f964 <fputs@plt+0xe5b0>
   1f8d8:	b	1f8e4 <fputs@plt+0xe530>
   1f8dc:	mov	r0, r6
   1f8e0:	bl	1f95c <fputs@plt+0xe5a8>
   1f8e4:	str	r0, [r4]
   1f8e8:	mov	r0, #0
   1f8ec:	pop	{r4, r5, r6, sl, fp, pc}
   1f8f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1f8f4:	add	fp, sp, #24
   1f8f8:	mov	r8, r0
   1f8fc:	ldr	r0, [r0, #20]
   1f900:	cmp	r0, #1
   1f904:	blt	1f950 <fputs@plt+0xe59c>
   1f908:	mov	r4, r1
   1f90c:	ldr	r7, [r8, #16]
   1f910:	mov	r5, #0
   1f914:	add	r0, r7, r5, lsl #4
   1f918:	ldr	r6, [r0, #4]
   1f91c:	cmp	r6, #0
   1f920:	beq	1f940 <fputs@plt+0xe58c>
   1f924:	cmp	r4, #0
   1f928:	beq	1f954 <fputs@plt+0xe5a0>
   1f92c:	ldr	r1, [r7, r5, lsl #4]
   1f930:	mov	r0, r4
   1f934:	bl	15b10 <fputs@plt+0x475c>
   1f938:	cmp	r0, #0
   1f93c:	beq	1f954 <fputs@plt+0xe5a0>
   1f940:	add	r5, r5, #1
   1f944:	ldr	r0, [r8, #20]
   1f948:	cmp	r5, r0
   1f94c:	blt	1f914 <fputs@plt+0xe560>
   1f950:	mov	r6, #0
   1f954:	mov	r0, r6
   1f958:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1f95c:	ldr	r0, [r0]
   1f960:	bx	lr
   1f964:	ldr	r1, [r0, #216]	; 0xd8
   1f968:	cmp	r1, #0
   1f96c:	ldreq	r0, [r0, #68]	; 0x44
   1f970:	bxeq	lr
   1f974:	mov	r0, r1
   1f978:	b	7d690 <fputs@plt+0x6c2dc>
   1f97c:	ldr	r3, [r0]
   1f980:	ldr	r3, [r3, #40]	; 0x28
   1f984:	bx	r3
   1f988:	sub	sp, sp, #12
   1f98c:	push	{r4, r5, r6, sl, fp, lr}
   1f990:	add	fp, sp, #16
   1f994:	sub	sp, sp, #12
   1f998:	add	ip, fp, #8
   1f99c:	stm	ip, {r1, r2, r3}
   1f9a0:	add	r1, fp, #8
   1f9a4:	str	r1, [sp, #8]
   1f9a8:	sub	r0, r0, #5
   1f9ac:	mov	r4, #0
   1f9b0:	cmp	r0, #20
   1f9b4:	bhi	1fca0 <fputs@plt+0xe8ec>
   1f9b8:	add	r1, pc, #0
   1f9bc:	ldr	pc, [r1, r0, lsl #2]
   1f9c0:	andeq	pc, r1, r4, lsl sl	; <UNPREDICTABLE>
   1f9c4:	andeq	pc, r1, ip, lsl sl	; <UNPREDICTABLE>
   1f9c8:	andeq	pc, r1, r4, lsr #20
   1f9cc:	andeq	pc, r1, r8, lsr sl	; <UNPREDICTABLE>
   1f9d0:	andeq	pc, r1, r0, ror #20
   1f9d4:	andeq	pc, r1, ip, lsl #21
   1f9d8:			; <UNDEFINED> instruction: 0x0001fab0
   1f9dc:	ldrdeq	pc, [r1], -r8
   1f9e0:	andeq	pc, r1, r8, ror #21
   1f9e4:	strdeq	pc, [r1], -ip
   1f9e8:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
   1f9ec:	andeq	pc, r1, r8, asr fp	; <UNPREDICTABLE>
   1f9f0:	andeq	pc, r1, r8, lsl #23
   1f9f4:	andeq	pc, r1, r0, asr #23
   1f9f8:	andeq	pc, r1, r0, lsr #25
   1f9fc:	andeq	pc, r1, r0, ror #23
   1fa00:	andeq	pc, r1, r0, lsr #25
   1fa04:	andeq	pc, r1, r0, lsl #24
   1fa08:	andeq	pc, r1, ip, lsl #24
   1fa0c:	andeq	pc, r1, r4, lsr #24
   1fa10:	andeq	pc, r1, r8, asr #24
   1fa14:	bl	1fcb4 <fputs@plt+0xe900>
   1fa18:	b	1fca0 <fputs@plt+0xe8ec>
   1fa1c:	bl	1fccc <fputs@plt+0xe918>
   1fa20:	b	1fca0 <fputs@plt+0xe8ec>
   1fa24:	mov	r4, #0
   1fa28:	mov	r0, #0
   1fa2c:	mov	r1, #0
   1fa30:	bl	159a8 <fputs@plt+0x45f4>
   1fa34:	b	1fca0 <fputs@plt+0xe8ec>
   1fa38:	ldr	r1, [sp, #8]
   1fa3c:	add	r0, r1, #4
   1fa40:	str	r0, [sp, #8]
   1fa44:	mov	r2, r1
   1fa48:	ldr	r0, [r2], #8
   1fa4c:	str	r2, [sp, #8]
   1fa50:	ldr	r1, [r1, #4]
   1fa54:	bl	1fce4 <fputs@plt+0xe930>
   1fa58:	mov	r4, r0
   1fa5c:	b	1fca0 <fputs@plt+0xe8ec>
   1fa60:	ldr	r0, [sp, #8]
   1fa64:	add	r1, r0, #4
   1fa68:	str	r1, [sp, #8]
   1fa6c:	ldr	r0, [r0]
   1fa70:	movw	r1, #37176	; 0x9138
   1fa74:	movt	r1, #9
   1fa78:	str	r0, [r1, #264]	; 0x108
   1fa7c:	mov	r0, #0
   1fa80:	bl	1ff24 <fputs@plt+0xeb70>
   1fa84:	mov	r4, r0
   1fa88:	b	1fca0 <fputs@plt+0xe8ec>
   1fa8c:	ldr	r1, [sp, #8]
   1fa90:	add	r0, r1, #4
   1fa94:	str	r0, [sp, #8]
   1fa98:	mov	r2, r1
   1fa9c:	ldr	r0, [r2], #8
   1faa0:	str	r2, [sp, #8]
   1faa4:	ldr	r1, [r1, #4]
   1faa8:	bl	1ff40 <fputs@plt+0xeb8c>
   1faac:	b	1fca0 <fputs@plt+0xe8ec>
   1fab0:	ldr	r1, [sp, #8]
   1fab4:	add	r0, r1, #4
   1fab8:	str	r0, [sp, #8]
   1fabc:	movw	r0, #37800	; 0x93a8
   1fac0:	movt	r0, #9
   1fac4:	ldr	r4, [r0]
   1fac8:	ldr	r1, [r1]
   1facc:	cmp	r1, #0
   1fad0:	strne	r1, [r0]
   1fad4:	b	1fca0 <fputs@plt+0xe8ec>
   1fad8:	mov	r0, #0
   1fadc:	str	r0, [sp, #4]
   1fae0:	ldr	r4, [sp, #4]
   1fae4:	b	1fca0 <fputs@plt+0xe8ec>
   1fae8:	ldr	r0, [sp, #8]
   1faec:	add	r1, r0, #4
   1faf0:	str	r1, [sp, #8]
   1faf4:	ldr	r4, [r0]
   1faf8:	b	1fca0 <fputs@plt+0xe8ec>
   1fafc:	ldr	r0, [sp, #8]
   1fb00:	add	r1, r0, #4
   1fb04:	str	r1, [sp, #8]
   1fb08:	mov	r1, r0
   1fb0c:	ldr	r3, [r1], #8
   1fb10:	str	r1, [sp, #8]
   1fb14:	ldr	r2, [r0, #4]
   1fb18:	ldr	r0, [r3, #16]
   1fb1c:	ldr	r0, [r0, #4]
   1fb20:	mov	r4, #0
   1fb24:	mov	r1, #0
   1fb28:	mov	r3, #0
   1fb2c:	bl	1ff5c <fputs@plt+0xeba8>
   1fb30:	b	1fca0 <fputs@plt+0xe8ec>
   1fb34:	ldr	r0, [sp, #8]
   1fb38:	add	r1, r0, #4
   1fb3c:	str	r1, [sp, #8]
   1fb40:	mov	r1, r0
   1fb44:	ldr	r2, [r1], #8
   1fb48:	str	r1, [sp, #8]
   1fb4c:	ldr	r0, [r0, #4]
   1fb50:	strh	r0, [r2, #64]	; 0x40
   1fb54:	b	1fca0 <fputs@plt+0xe8ec>
   1fb58:	ldr	r0, [sp, #8]
   1fb5c:	add	r1, r0, #4
   1fb60:	str	r1, [sp, #8]
   1fb64:	ldr	r4, [r0]
   1fb68:	mov	r0, r4
   1fb6c:	bl	1358c <fputs@plt+0x21d8>
   1fb70:	mov	r1, r0
   1fb74:	mov	r0, r4
   1fb78:	bl	1fff0 <fputs@plt+0xec3c>
   1fb7c:	subs	r4, r0, #27
   1fb80:	movwne	r4, #124	; 0x7c
   1fb84:	b	1fca0 <fputs@plt+0xe8ec>
   1fb88:	ldr	r1, [sp, #8]
   1fb8c:	add	r0, r1, #4
   1fb90:	str	r0, [sp, #8]
   1fb94:	ldm	r1, {r0, r6}
   1fb98:	add	r2, r1, #12
   1fb9c:	str	r2, [sp, #8]
   1fba0:	ldr	r5, [r1, #8]
   1fba4:	cmp	r0, #0
   1fba8:	beq	1fbb4 <fputs@plt+0xe800>
   1fbac:	bl	20018 <fputs@plt+0xec64>
   1fbb0:	str	r0, [r6]
   1fbb4:	mov	r0, r5
   1fbb8:	bl	200bc <fputs@plt+0xed08>
   1fbbc:	b	1fca0 <fputs@plt+0xe8ec>
   1fbc0:	ldr	r0, [sp, #8]
   1fbc4:	add	r1, r0, #4
   1fbc8:	str	r1, [sp, #8]
   1fbcc:	ldr	r0, [r0]
   1fbd0:	movw	r1, #37176	; 0x9138
   1fbd4:	movt	r1, #9
   1fbd8:	str	r0, [r1, #268]	; 0x10c
   1fbdc:	b	1fca0 <fputs@plt+0xe8ec>
   1fbe0:	ldr	r0, [sp, #8]
   1fbe4:	add	r1, r0, #4
   1fbe8:	str	r1, [sp, #8]
   1fbec:	ldr	r0, [r0]
   1fbf0:	movw	r1, #37176	; 0x9138
   1fbf4:	movt	r1, #9
   1fbf8:	str	r0, [r1, #24]
   1fbfc:	b	1fca0 <fputs@plt+0xe8ec>
   1fc00:	movw	r4, #57874	; 0xe212
   1fc04:	movt	r4, #1
   1fc08:	b	1fca0 <fputs@plt+0xe8ec>
   1fc0c:	movw	r0, #37176	; 0x9138
   1fc10:	movt	r0, #9
   1fc14:	ldr	r0, [r0, #228]	; 0xe4
   1fc18:	clz	r0, r0
   1fc1c:	lsr	r4, r0, #5
   1fc20:	b	1fca0 <fputs@plt+0xe8ec>
   1fc24:	ldr	r0, [sp, #8]
   1fc28:	add	r1, r0, #4
   1fc2c:	str	r1, [sp, #8]
   1fc30:	mov	r1, r0
   1fc34:	ldr	r2, [r1], #8
   1fc38:	str	r1, [sp, #8]
   1fc3c:	ldr	r0, [r0, #4]
   1fc40:	str	r0, [r2, #140]	; 0x8c
   1fc44:	b	1fca0 <fputs@plt+0xe8ec>
   1fc48:	ldr	r6, [sp, #8]
   1fc4c:	add	r0, r6, #4
   1fc50:	str	r0, [sp, #8]
   1fc54:	ldr	r5, [r6]
   1fc58:	add	r0, r6, #8
   1fc5c:	str	r0, [sp, #8]
   1fc60:	ldr	r1, [r6, #4]
   1fc64:	mov	r0, r5
   1fc68:	bl	1e7b0 <fputs@plt+0xd3fc>
   1fc6c:	strb	r0, [r5, #148]	; 0x94
   1fc70:	ldrb	r1, [r6, #8]
   1fc74:	strb	r1, [r5, #149]	; 0x95
   1fc78:	strb	r1, [r5, #151]	; 0x97
   1fc7c:	add	r0, r6, #16
   1fc80:	str	r0, [sp, #8]
   1fc84:	ldr	r0, [r6, #12]
   1fc88:	str	r0, [r5, #144]	; 0x90
   1fc8c:	cmp	r1, #0
   1fc90:	bne	1fca0 <fputs@plt+0xe8ec>
   1fc94:	cmp	r0, #1
   1fc98:	movge	r0, r5
   1fc9c:	blge	178e8 <fputs@plt+0x6534>
   1fca0:	mov	r0, r4
   1fca4:	sub	sp, fp, #16
   1fca8:	pop	{r4, r5, r6, sl, fp, lr}
   1fcac:	add	sp, sp, #12
   1fcb0:	bx	lr
   1fcb4:	movw	r0, #55824	; 0xda10
   1fcb8:	movt	r0, #9
   1fcbc:	movw	r1, #55312	; 0xd810
   1fcc0:	movt	r1, #9
   1fcc4:	movw	r2, #259	; 0x103
   1fcc8:	b	1121c <memcpy@plt>
   1fccc:	movw	r0, #55312	; 0xd810
   1fcd0:	movt	r0, #9
   1fcd4:	movw	r1, #55824	; 0xda10
   1fcd8:	movt	r1, #9
   1fcdc:	movw	r2, #259	; 0x103
   1fce0:	b	1121c <memcpy@plt>
   1fce4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fce8:	add	fp, sp, #28
   1fcec:	sub	sp, sp, #12
   1fcf0:	mov	r7, r1
   1fcf4:	mov	r6, r0
   1fcf8:	add	r0, r0, #7
   1fcfc:	asr	r1, r0, #31
   1fd00:	add	r5, r0, r1, lsr #29
   1fd04:	mov	r0, r6
   1fd08:	bl	258e4 <fputs@plt+0x14530>
   1fd0c:	mov	sl, r0
   1fd10:	mov	r0, #1
   1fd14:	add	r0, r0, r5, asr #3
   1fd18:	asr	r1, r0, #31
   1fd1c:	bl	167c0 <fputs@plt+0x540c>
   1fd20:	mov	r5, r0
   1fd24:	mov	r0, #512	; 0x200
   1fd28:	mov	r1, #0
   1fd2c:	bl	14138 <fputs@plt+0x2d84>
   1fd30:	mov	r4, r0
   1fd34:	mvn	r8, #0
   1fd38:	cmp	sl, #0
   1fd3c:	beq	1ff00 <fputs@plt+0xeb4c>
   1fd40:	cmp	r5, #0
   1fd44:	cmpne	r4, #0
   1fd48:	beq	1ff00 <fputs@plt+0xeb4c>
   1fd4c:	mov	r8, #0
   1fd50:	mov	r0, #0
   1fd54:	mov	r1, #1
   1fd58:	bl	25724 <fputs@plt+0x14370>
   1fd5c:	mov	r0, #0
   1fd60:	mov	r1, #1
   1fd64:	str	r4, [sp, #4]
   1fd68:	mov	r2, r4
   1fd6c:	mov	r4, #1
   1fd70:	b	1fd8c <fputs@plt+0xe9d8>
   1fd74:	bic	r0, r0, r2
   1fd78:	strb	r0, [r5, r1]
   1fd7c:	ldr	r0, [sp, #8]
   1fd80:	add	r1, r0, #1
   1fd84:	mov	r0, sl
   1fd88:	ldr	r2, [sp, #4]
   1fd8c:	bl	2f094 <fputs@plt+0x1dce0>
   1fd90:	ldr	r9, [r7, r8, lsl #2]
   1fd94:	sub	r0, r9, #1
   1fd98:	cmp	r0, #2
   1fd9c:	bcc	1fdc4 <fputs@plt+0xea10>
   1fda0:	cmp	r9, #5
   1fda4:	beq	1fdc4 <fputs@plt+0xea10>
   1fda8:	cmp	r9, #0
   1fdac:	beq	1fe5c <fputs@plt+0xeaa8>
   1fdb0:	mov	r0, #4
   1fdb4:	add	r1, sp, #8
   1fdb8:	bl	159a8 <fputs@plt+0x45f4>
   1fdbc:	mov	r0, #2
   1fdc0:	b	1fde4 <fputs@plt+0xea30>
   1fdc4:	add	r0, r7, r8, lsl #2
   1fdc8:	ldr	r1, [r0, #8]
   1fdcc:	ldr	r2, [r0, #12]
   1fdd0:	sub	r3, r1, #1
   1fdd4:	str	r3, [sp, #8]
   1fdd8:	add	r1, r2, r1
   1fddc:	str	r1, [r0, #8]
   1fde0:	mov	r0, #4
   1fde4:	orr	r1, r8, #1
   1fde8:	ldr	r2, [r7, r1, lsl #2]
   1fdec:	subs	r2, r2, #1
   1fdf0:	str	r2, [r7, r1, lsl #2]
   1fdf4:	ldr	r1, [sp, #8]
   1fdf8:	bic	r1, r1, #-2147483648	; 0x80000000
   1fdfc:	sdiv	r2, r1, r6
   1fe00:	mls	r1, r2, r6, r1
   1fe04:	str	r1, [sp, #8]
   1fe08:	addle	r8, r8, r0
   1fe0c:	add	r1, r1, #1
   1fe10:	ldrb	r0, [r5, r1, lsr #3]
   1fe14:	and	r2, r1, #7
   1fe18:	lsl	r2, r4, r2
   1fe1c:	lsr	r1, r1, #3
   1fe20:	tst	r9, #1
   1fe24:	beq	1fd74 <fputs@plt+0xe9c0>
   1fe28:	orr	r0, r0, r2
   1fe2c:	strb	r0, [r5, r1]
   1fe30:	cmp	r9, #5
   1fe34:	beq	1fd90 <fputs@plt+0xe9dc>
   1fe38:	ldr	r0, [sp, #8]
   1fe3c:	add	r1, r0, #1
   1fe40:	mov	r0, sl
   1fe44:	bl	25724 <fputs@plt+0x14370>
   1fe48:	cmp	r0, #0
   1fe4c:	beq	1fd90 <fputs@plt+0xe9dc>
   1fe50:	ldr	r4, [sp, #4]
   1fe54:	mvn	r8, #0
   1fe58:	b	1ff00 <fputs@plt+0xeb4c>
   1fe5c:	mov	r0, #0
   1fe60:	mov	r1, #0
   1fe64:	bl	2af7c <fputs@plt+0x19bc8>
   1fe68:	mov	r8, r0
   1fe6c:	add	r1, r6, #1
   1fe70:	mov	r0, sl
   1fe74:	bl	2af7c <fputs@plt+0x19bc8>
   1fe78:	mov	r4, r0
   1fe7c:	mov	r0, sl
   1fe80:	mov	r1, #0
   1fe84:	bl	2af7c <fputs@plt+0x19bc8>
   1fe88:	mov	r7, r0
   1fe8c:	mov	r0, sl
   1fe90:	bl	2eb20 <fputs@plt+0x1d76c>
   1fe94:	mov	r9, #1
   1fe98:	str	r9, [sp, #8]
   1fe9c:	sub	r1, r8, r6
   1fea0:	add	r1, r1, r4
   1fea4:	add	r1, r1, r7
   1fea8:	add	r8, r1, r0
   1feac:	cmp	r6, #1
   1feb0:	blt	1fefc <fputs@plt+0xeb48>
   1feb4:	mov	r7, #1
   1feb8:	ldrb	r0, [r5, r7, lsr #3]
   1febc:	and	r1, r7, #7
   1fec0:	and	r4, r0, r9, lsl r1
   1fec4:	cmp	r4, #0
   1fec8:	movwne	r4, #1
   1fecc:	mov	r0, sl
   1fed0:	mov	r1, r7
   1fed4:	bl	2af7c <fputs@plt+0x19bc8>
   1fed8:	cmp	r0, r4
   1fedc:	bne	1fef8 <fputs@plt+0xeb44>
   1fee0:	add	r0, r7, #1
   1fee4:	str	r0, [sp, #8]
   1fee8:	cmp	r7, r6
   1feec:	mov	r7, r0
   1fef0:	blt	1feb8 <fputs@plt+0xeb04>
   1fef4:	b	1fefc <fputs@plt+0xeb48>
   1fef8:	mov	r8, r7
   1fefc:	ldr	r4, [sp, #4]
   1ff00:	mov	r0, r4
   1ff04:	bl	14168 <fputs@plt+0x2db4>
   1ff08:	mov	r0, r5
   1ff0c:	bl	14168 <fputs@plt+0x2db4>
   1ff10:	mov	r0, sl
   1ff14:	bl	2959c <fputs@plt+0x181e8>
   1ff18:	mov	r0, r8
   1ff1c:	sub	sp, fp, #28
   1ff20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ff24:	movw	r1, #37176	; 0x9138
   1ff28:	movt	r1, #9
   1ff2c:	ldr	r1, [r1, #264]	; 0x108
   1ff30:	cmp	r1, #0
   1ff34:	moveq	r0, #0
   1ff38:	bxeq	lr
   1ff3c:	bx	r1
   1ff40:	movw	r2, #56096	; 0xdb20
   1ff44:	movt	r2, #9
   1ff48:	str	r1, [r2]
   1ff4c:	movw	r1, #56092	; 0xdb1c
   1ff50:	movt	r1, #9
   1ff54:	str	r0, [r1]
   1ff58:	bx	lr
   1ff5c:	push	{r4, r5, r6, r7, fp, lr}
   1ff60:	add	fp, sp, #16
   1ff64:	mov	r5, r3
   1ff68:	mov	r6, r2
   1ff6c:	mov	r7, r1
   1ff70:	ldr	r4, [r0, #4]
   1ff74:	bl	16f30 <fputs@plt+0x5b7c>
   1ff78:	ldrb	r1, [r4, #22]
   1ff7c:	mov	r0, #8
   1ff80:	tst	r1, #2
   1ff84:	popne	{r4, r5, r6, r7, fp, pc}
   1ff88:	cmn	r6, #1
   1ff8c:	ldrle	r0, [r4, #32]
   1ff90:	ldrle	r1, [r4, #36]	; 0x24
   1ff94:	suble	r6, r0, r1
   1ff98:	sub	r0, r7, #512	; 0x200
   1ff9c:	cmp	r0, #65024	; 0xfe00
   1ffa0:	bhi	1ffbc <fputs@plt+0xec08>
   1ffa4:	sub	r0, r7, #1
   1ffa8:	tst	r0, r7
   1ffac:	bne	1ffbc <fputs@plt+0xec08>
   1ffb0:	str	r7, [r4, #32]
   1ffb4:	mov	r0, r4
   1ffb8:	bl	2c01c <fputs@plt+0x1ac68>
   1ffbc:	ldr	r0, [r4]
   1ffc0:	add	r1, r4, #32
   1ffc4:	mov	r2, r6
   1ffc8:	bl	244e8 <fputs@plt+0x13134>
   1ffcc:	ldr	r1, [r4, #32]
   1ffd0:	uxth	r2, r6
   1ffd4:	sub	r1, r1, r2
   1ffd8:	str	r1, [r4, #36]	; 0x24
   1ffdc:	cmp	r5, #0
   1ffe0:	ldrhne	r1, [r4, #22]
   1ffe4:	orrne	r1, r1, #2
   1ffe8:	strhne	r1, [r4, #22]
   1ffec:	pop	{r4, r5, r6, r7, fp, pc}
   1fff0:	push	{fp, lr}
   1fff4:	mov	fp, sp
   1fff8:	sub	sp, sp, #8
   1fffc:	mov	r2, #27
   20000:	str	r2, [sp, #4]
   20004:	add	r2, sp, #4
   20008:	bl	46328 <fputs@plt+0x34f74>
   2000c:	ldr	r0, [sp, #4]
   20010:	mov	sp, fp
   20014:	pop	{fp, pc}
   20018:	push	{r4, r5, fp, lr}
   2001c:	add	fp, sp, #8
   20020:	mov	r4, r0
   20024:	mov	r0, #8
   20028:	mov	r1, r4
   2002c:	bl	204a8 <fputs@plt+0xf0f4>
   20030:	movw	r5, #37176	; 0x9138
   20034:	movt	r5, #9
   20038:	movw	r0, #55280	; 0xd7f0
   2003c:	movt	r0, #9
   20040:	ldr	r1, [r0, #24]
   20044:	cmp	r1, #0
   20048:	beq	20078 <fputs@plt+0xecc4>
   2004c:	ldr	r2, [r5, #196]	; 0xc4
   20050:	cmp	r2, r4
   20054:	blt	20078 <fputs@plt+0xecc4>
   20058:	ldr	r4, [r0, #20]
   2005c:	ldr	r2, [r4]
   20060:	sub	r1, r1, #1
   20064:	str	r2, [r0, #20]
   20068:	str	r1, [r0, #24]
   2006c:	mov	r0, #3
   20070:	mov	r1, #1
   20074:	b	200b0 <fputs@plt+0xecfc>
   20078:	asr	r1, r4, #31
   2007c:	mov	r0, r4
   20080:	bl	140d0 <fputs@plt+0x2d1c>
   20084:	mov	r4, r0
   20088:	cmp	r0, #0
   2008c:	ldrne	r0, [r5]
   20090:	cmpne	r0, #0
   20094:	bne	200a0 <fputs@plt+0xecec>
   20098:	mov	r0, r4
   2009c:	pop	{r4, r5, fp, pc}
   200a0:	mov	r0, r4
   200a4:	bl	141d8 <fputs@plt+0x2e24>
   200a8:	mov	r1, r0
   200ac:	mov	r0, #4
   200b0:	bl	204c4 <fputs@plt+0xf110>
   200b4:	mov	r0, r4
   200b8:	pop	{r4, r5, fp, pc}
   200bc:	push	{r4, r5, r6, sl, fp, lr}
   200c0:	add	fp, sp, #16
   200c4:	cmp	r0, #0
   200c8:	popeq	{r4, r5, r6, sl, fp, pc}
   200cc:	mov	r4, r0
   200d0:	movw	r6, #37176	; 0x9138
   200d4:	movt	r6, #9
   200d8:	ldr	r0, [r6, #192]	; 0xc0
   200dc:	cmp	r0, r4
   200e0:	bhi	20120 <fputs@plt+0xed6c>
   200e4:	movw	r0, #55280	; 0xd7f0
   200e8:	movt	r0, #9
   200ec:	ldr	r1, [r0, #16]
   200f0:	cmp	r1, r4
   200f4:	bls	20120 <fputs@plt+0xed6c>
   200f8:	ldr	r1, [r0, #20]
   200fc:	str	r1, [r4]
   20100:	str	r4, [r0, #20]
   20104:	ldr	r1, [r0, #24]
   20108:	add	r1, r1, #1
   2010c:	str	r1, [r0, #24]
   20110:	mov	r0, #3
   20114:	mov	r1, #1
   20118:	pop	{r4, r5, r6, sl, fp, lr}
   2011c:	b	141c0 <fputs@plt+0x2e0c>
   20120:	ldr	r0, [r6]
   20124:	cmp	r0, #0
   20128:	beq	2015c <fputs@plt+0xeda8>
   2012c:	mov	r0, r4
   20130:	bl	141d8 <fputs@plt+0x2e24>
   20134:	mov	r5, r0
   20138:	mov	r0, #4
   2013c:	mov	r1, r5
   20140:	bl	141c0 <fputs@plt+0x2e0c>
   20144:	mov	r0, #0
   20148:	mov	r1, r5
   2014c:	bl	141c0 <fputs@plt+0x2e0c>
   20150:	mov	r0, #9
   20154:	mov	r1, #1
   20158:	bl	141c0 <fputs@plt+0x2e0c>
   2015c:	ldr	r1, [r6, #44]	; 0x2c
   20160:	mov	r0, r4
   20164:	pop	{r4, r5, r6, sl, fp, lr}
   20168:	bx	r1
   2016c:	push	{r4, r5, r6, r7, fp, lr}
   20170:	add	fp, sp, #16
   20174:	mov	r4, #0
   20178:	cmp	r0, #0
   2017c:	movne	r5, r1
   20180:	cmpne	r1, #0
   20184:	bne	20190 <fputs@plt+0xeddc>
   20188:	mov	r0, r4
   2018c:	pop	{r4, r5, r6, r7, fp, pc}
   20190:	mov	r6, r0
   20194:	mov	r0, r6
   20198:	bl	1358c <fputs@plt+0x21d8>
   2019c:	add	r6, r6, r0
   201a0:	ldrb	r0, [r6, #1]!
   201a4:	cmp	r0, #0
   201a8:	beq	20188 <fputs@plt+0xedd4>
   201ac:	mov	r0, r6
   201b0:	mov	r1, r5
   201b4:	bl	11390 <strcmp@plt>
   201b8:	mov	r7, r0
   201bc:	mov	r0, r6
   201c0:	bl	1358c <fputs@plt+0x21d8>
   201c4:	add	r0, r6, r0
   201c8:	add	r6, r0, #1
   201cc:	cmp	r7, #0
   201d0:	bne	20194 <fputs@plt+0xede0>
   201d4:	mov	r4, r6
   201d8:	mov	r0, r4
   201dc:	pop	{r4, r5, r6, r7, fp, pc}
   201e0:	push	{r4, sl, fp, lr}
   201e4:	add	fp, sp, #8
   201e8:	mov	r4, r2
   201ec:	bl	2016c <fputs@plt+0xedb8>
   201f0:	cmp	r0, #0
   201f4:	beq	2020c <fputs@plt+0xee58>
   201f8:	cmp	r4, #0
   201fc:	movwne	r4, #1
   20200:	mov	r1, r4
   20204:	bl	2021c <fputs@plt+0xee68>
   20208:	pop	{r4, sl, fp, pc}
   2020c:	cmp	r4, #0
   20210:	movwne	r4, #1
   20214:	mov	r0, r4
   20218:	pop	{r4, sl, fp, pc}
   2021c:	push	{fp, lr}
   20220:	mov	fp, sp
   20224:	mov	r2, r1
   20228:	mov	r1, #1
   2022c:	bl	76008 <fputs@plt+0x64c54>
   20230:	cmp	r0, #0
   20234:	movwne	r0, #1
   20238:	pop	{fp, pc}
   2023c:	push	{r4, r5, fp, lr}
   20240:	add	fp, sp, #8
   20244:	sub	sp, sp, #8
   20248:	mov	r4, r3
   2024c:	mov	r5, r2
   20250:	bl	2016c <fputs@plt+0xedb8>
   20254:	cmp	r0, #0
   20258:	beq	20274 <fputs@plt+0xeec0>
   2025c:	mov	r1, sp
   20260:	bl	20284 <fputs@plt+0xeed0>
   20264:	ldm	sp, {r1, r2}
   20268:	cmp	r0, #0
   2026c:	moveq	r4, r2
   20270:	moveq	r5, r1
   20274:	mov	r0, r5
   20278:	mov	r1, r4
   2027c:	sub	sp, fp, #8
   20280:	pop	{r4, r5, fp, pc}
   20284:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20288:	add	fp, sp, #28
   2028c:	sub	sp, sp, #4
   20290:	mov	r9, r1
   20294:	mov	r5, r0
   20298:	ldrb	r0, [r0]
   2029c:	cmp	r0, #48	; 0x30
   202a0:	bne	202cc <fputs@plt+0xef18>
   202a4:	ldrb	r0, [r5, #1]
   202a8:	orr	r0, r0, #32
   202ac:	cmp	r0, #120	; 0x78
   202b0:	bne	202cc <fputs@plt+0xef18>
   202b4:	ldrb	r0, [r5, #2]
   202b8:	movw	sl, #2956	; 0xb8c
   202bc:	movt	sl, #8
   202c0:	ldrb	r0, [sl, r0]
   202c4:	tst	r0, #8
   202c8:	bne	202f0 <fputs@plt+0xef3c>
   202cc:	mov	r0, r5
   202d0:	bl	1358c <fputs@plt+0x21d8>
   202d4:	mov	r2, r0
   202d8:	mov	r0, r5
   202dc:	mov	r1, r9
   202e0:	mov	r3, #1
   202e4:	sub	sp, fp, #28
   202e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   202ec:	b	320e0 <fputs@plt+0x20d2c>
   202f0:	mov	r6, #1
   202f4:	add	r0, r5, r6
   202f8:	ldrb	r0, [r0, #1]
   202fc:	add	r6, r6, #1
   20300:	cmp	r0, #48	; 0x30
   20304:	beq	202f4 <fputs@plt+0xef40>
   20308:	mov	r2, r5
   2030c:	ldrb	r0, [r2, r6]!
   20310:	ldrb	r1, [sl, r0]
   20314:	mov	r7, #0
   20318:	tst	r1, #8
   2031c:	mov	r4, #0
   20320:	mov	r1, #0
   20324:	mov	r3, r6
   20328:	beq	20374 <fputs@plt+0xefc0>
   2032c:	sub	r7, r6, #1
   20330:	mov	r4, #0
   20334:	mov	r1, #0
   20338:	lsl	r1, r1, #4
   2033c:	orr	r8, r1, r4, lsr #28
   20340:	bl	4380c <fputs@plt+0x32458>
   20344:	adds	r4, r0, r4, lsl #4
   20348:	adc	r1, r8, #0
   2034c:	add	r0, r5, r7
   20350:	ldrb	r0, [r0, #2]
   20354:	ldrb	r2, [sl, r0]
   20358:	add	r7, r7, #1
   2035c:	tst	r2, #8
   20360:	bne	20338 <fputs@plt+0xef84>
   20364:	add	r0, r5, r7
   20368:	add	r2, r0, #1
   2036c:	add	r3, r7, #1
   20370:	mov	r7, #0
   20374:	str	r4, [r9]
   20378:	str	r1, [r9, #4]
   2037c:	sub	r0, r3, r6
   20380:	cmp	r0, #16
   20384:	movwgt	r7, #1
   20388:	ldrb	r0, [r2]
   2038c:	cmp	r0, #0
   20390:	movwne	r0, #1
   20394:	orr	r0, r7, r0
   20398:	sub	sp, fp, #28
   2039c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   203a0:	push	{fp, lr}
   203a4:	mov	fp, sp
   203a8:	bl	1f8f0 <fputs@plt+0xe53c>
   203ac:	cmp	r0, #0
   203b0:	moveq	r0, #0
   203b4:	popeq	{fp, pc}
   203b8:	pop	{fp, lr}
   203bc:	b	203c0 <fputs@plt+0xf00c>
   203c0:	ldr	r0, [r0, #4]
   203c4:	ldr	r0, [r0]
   203c8:	mov	r1, #1
   203cc:	b	23de4 <fputs@plt+0x12a30>
   203d0:	push	{fp, lr}
   203d4:	mov	fp, sp
   203d8:	bl	1f8f0 <fputs@plt+0xe53c>
   203dc:	cmp	r0, #0
   203e0:	mvneq	r0, #0
   203e4:	popeq	{fp, pc}
   203e8:	pop	{fp, lr}
   203ec:	b	203f0 <fputs@plt+0xf03c>
   203f0:	ldr	r0, [r0, #4]
   203f4:	ldrh	r0, [r0, #22]
   203f8:	and	r0, r0, #1
   203fc:	bx	lr
   20400:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20404:	add	fp, sp, #24
   20408:	mov	r8, r1
   2040c:	mov	r6, r0
   20410:	movw	r9, #37176	; 0x9138
   20414:	movt	r9, #9
   20418:	ldr	r1, [r9, #56]	; 0x38
   2041c:	blx	r1
   20420:	mov	r5, r0
   20424:	mov	r0, #5
   20428:	mov	r1, r6
   2042c:	bl	204a8 <fputs@plt+0xf0f4>
   20430:	movw	r6, #55280	; 0xd7f0
   20434:	movt	r6, #9
   20438:	ldrd	r0, [r6, #8]
   2043c:	subs	r2, r0, #1
   20440:	sbcs	r2, r1, #0
   20444:	blt	20468 <fputs@plt+0xf0b4>
   20448:	subs	r4, r0, r5
   2044c:	sbc	r7, r1, r5, asr #31
   20450:	bl	1401c <fputs@plt+0x2c68>
   20454:	mov	r2, #0
   20458:	subs	r0, r0, r4
   2045c:	sbcs	r0, r1, r7
   20460:	movwge	r2, #1
   20464:	str	r2, [r6, #28]
   20468:	ldr	r1, [r9, #40]	; 0x28
   2046c:	mov	r0, r5
   20470:	blx	r1
   20474:	mov	r5, r0
   20478:	cmp	r0, #0
   2047c:	beq	204a0 <fputs@plt+0xf0ec>
   20480:	mov	r0, r5
   20484:	bl	141d8 <fputs@plt+0x2e24>
   20488:	mov	r1, r0
   2048c:	mov	r0, #0
   20490:	bl	204c4 <fputs@plt+0xf110>
   20494:	mov	r0, #9
   20498:	mov	r1, #1
   2049c:	bl	204c4 <fputs@plt+0xf110>
   204a0:	str	r5, [r8]
   204a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   204a8:	movw	r2, #55192	; 0xd798
   204ac:	movt	r2, #9
   204b0:	add	r0, r2, r0, lsl #2
   204b4:	ldr	r2, [r0, #40]!	; 0x28
   204b8:	cmp	r2, r1
   204bc:	strcc	r1, [r0]
   204c0:	bx	lr
   204c4:	movw	r2, #55192	; 0xd798
   204c8:	movt	r2, #9
   204cc:	ldr	r0, [r2, r0, lsl #2]!
   204d0:	add	r0, r0, r1
   204d4:	str	r0, [r2], #40	; 0x28
   204d8:	ldr	r1, [r2]
   204dc:	cmp	r0, r1
   204e0:	strhi	r0, [r2]
   204e4:	bx	lr
   204e8:	push	{r4, sl, fp, lr}
   204ec:	add	fp, sp, #8
   204f0:	mov	r4, r0
   204f4:	bl	20534 <fputs@plt+0xf180>
   204f8:	ldr	r1, [r4, #456]	; 0x1c8
   204fc:	ldr	r2, [r1]
   20500:	add	r0, r2, r0
   20504:	str	r0, [r1]
   20508:	pop	{r4, sl, fp, pc}
   2050c:	mov	r2, r0
   20510:	ldr	r3, [r0, #288]	; 0x120
   20514:	mov	r0, #0
   20518:	cmp	r3, r1
   2051c:	bxhi	lr
   20520:	ldr	r2, [r2, #292]	; 0x124
   20524:	mov	r0, #0
   20528:	cmp	r2, r1
   2052c:	movwhi	r0, #1
   20530:	bx	lr
   20534:	push	{r4, r5, fp, lr}
   20538:	add	fp, sp, #8
   2053c:	mov	r4, r1
   20540:	cmp	r0, #0
   20544:	beq	20564 <fputs@plt+0xf1b0>
   20548:	mov	r5, r0
   2054c:	mov	r1, r4
   20550:	bl	2050c <fputs@plt+0xf158>
   20554:	cmp	r0, #0
   20558:	movne	r0, #260	; 0x104
   2055c:	ldrhne	r0, [r5, r0]
   20560:	popne	{r4, r5, fp, pc}
   20564:	movw	r0, #37176	; 0x9138
   20568:	movt	r0, #9
   2056c:	ldr	r1, [r0, #52]	; 0x34
   20570:	mov	r0, r4
   20574:	pop	{r4, r5, fp, lr}
   20578:	bx	r1
   2057c:	push	{fp, lr}
   20580:	mov	fp, sp
   20584:	ldr	ip, [r0, #12]
   20588:	ldr	lr, [r0, #16]
   2058c:	add	r3, ip, r2
   20590:	cmp	r3, lr
   20594:	bcs	205ac <fputs@plt+0xf1f8>
   20598:	str	r3, [r0, #12]
   2059c:	ldr	r0, [r0, #8]
   205a0:	add	r0, r0, ip
   205a4:	pop	{fp, lr}
   205a8:	b	1121c <memcpy@plt>
   205ac:	pop	{fp, lr}
   205b0:	b	20760 <fputs@plt+0xf3ac>
   205b4:	ldr	r2, [r0]
   205b8:	ldr	r1, [r0, #4]
   205bc:	cmp	r2, r1
   205c0:	movle	r0, #0
   205c4:	movle	r1, #0
   205c8:	bxle	lr
   205cc:	add	r2, r1, #1
   205d0:	str	r2, [r0, #4]
   205d4:	ldr	r0, [r0, #8]
   205d8:	ldr	r0, [r0, r1, lsl #2]
   205dc:	b	187f0 <fputs@plt+0x743c>
   205e0:	mov	r2, #0
   205e4:	str	r2, [r0, #16]
   205e8:	strb	r1, [r0, #24]
   205ec:	bx	lr
   205f0:	ldr	r2, [r0]
   205f4:	ldr	r1, [r0, #4]
   205f8:	cmp	r2, r1
   205fc:	ble	20614 <fputs@plt+0xf260>
   20600:	add	r2, r1, #1
   20604:	str	r2, [r0, #4]
   20608:	ldr	r0, [r0, #8]
   2060c:	ldr	r0, [r0, r1, lsl #2]
   20610:	b	186f8 <fputs@plt+0x7344>
   20614:	vmov.i32	d0, #0	; 0x00000000
   20618:	bx	lr
   2061c:	sub	sp, sp, #16
   20620:	vstr	d0, [sp, #8]
   20624:	vldr	d16, [sp, #8]
   20628:	vstr	d16, [sp]
   2062c:	vldr	d16, [sp, #8]
   20630:	vldr	d17, [sp]
   20634:	mov	r0, #0
   20638:	vcmp.f64	d16, d17
   2063c:	vmrs	APSR_nzcv, fpscr
   20640:	movwne	r0, #1
   20644:	add	sp, sp, #16
   20648:	bx	lr
   2064c:	ldr	r2, [r1]
   20650:	cmp	r2, #1
   20654:	movlt	r0, #48	; 0x30
   20658:	uxtblt	r0, r0
   2065c:	bxlt	lr
   20660:	sub	r2, r2, #1
   20664:	str	r2, [r1]
   20668:	vldr	d16, [r0]
   2066c:	vcvt.s32.f64	s0, d16
   20670:	vmov	r1, s0
   20674:	vcvt.f64.s32	d17, s0
   20678:	vmov.f64	d18, #36	; 0x41200000  10.0
   2067c:	vsub.f64	d16, d16, d17
   20680:	vmul.f64	d16, d16, d18
   20684:	vstr	d16, [r0]
   20688:	add	r0, r1, #48	; 0x30
   2068c:	uxtb	r0, r0
   20690:	bx	lr
   20694:	ldr	r2, [r0]
   20698:	ldr	r1, [r0, #4]
   2069c:	cmp	r2, r1
   206a0:	movle	r0, #0
   206a4:	bxle	lr
   206a8:	add	r2, r1, #1
   206ac:	str	r2, [r0, #4]
   206b0:	ldr	r0, [r0, #8]
   206b4:	ldr	r0, [r0, r1, lsl #2]
   206b8:	b	18684 <fputs@plt+0x72d0>
   206bc:	push	{r4, r5, fp, lr}
   206c0:	add	fp, sp, #8
   206c4:	mov	r4, r2
   206c8:	mov	r5, r0
   206cc:	asr	r0, r1, #31
   206d0:	ldr	r2, [r5, #12]
   206d4:	ldr	r3, [r5, #16]
   206d8:	adds	r2, r2, r1
   206dc:	adc	r0, r0, #0
   206e0:	subs	r2, r2, r3
   206e4:	sbcs	r0, r0, #0
   206e8:	bge	206f8 <fputs@plt+0xf344>
   206ec:	cmp	r1, #1
   206f0:	poplt	{r4, r5, fp, pc}
   206f4:	b	2070c <fputs@plt+0xf358>
   206f8:	mov	r0, r5
   206fc:	bl	207ac <fputs@plt+0xf3f8>
   20700:	mov	r1, r0
   20704:	cmp	r0, #1
   20708:	blt	20730 <fputs@plt+0xf37c>
   2070c:	add	r0, r1, #1
   20710:	ldr	r1, [r5, #8]
   20714:	ldr	r2, [r5, #12]
   20718:	add	r3, r2, #1
   2071c:	str	r3, [r5, #12]
   20720:	strb	r4, [r1, r2]
   20724:	sub	r0, r0, #1
   20728:	cmp	r0, #1
   2072c:	bgt	20710 <fputs@plt+0xf35c>
   20730:	pop	{r4, r5, fp, pc}
   20734:	push	{r4, r5, fp, lr}
   20738:	add	fp, sp, #8
   2073c:	mov	r4, r1
   20740:	mov	r5, r0
   20744:	mov	r0, r1
   20748:	bl	1358c <fputs@plt+0x21d8>
   2074c:	mov	r2, r0
   20750:	mov	r0, r5
   20754:	mov	r1, r4
   20758:	pop	{r4, r5, fp, lr}
   2075c:	b	2057c <fputs@plt+0xf1c8>
   20760:	push	{r4, r5, r6, sl, fp, lr}
   20764:	add	fp, sp, #16
   20768:	mov	r5, r1
   2076c:	mov	r4, r0
   20770:	mov	r1, r2
   20774:	bl	207ac <fputs@plt+0xf3f8>
   20778:	cmp	r0, #1
   2077c:	poplt	{r4, r5, r6, sl, fp, pc}
   20780:	mov	r6, r0
   20784:	ldr	r0, [r4, #8]
   20788:	ldr	r1, [r4, #12]
   2078c:	add	r0, r0, r1
   20790:	mov	r1, r5
   20794:	mov	r2, r6
   20798:	bl	1121c <memcpy@plt>
   2079c:	ldr	r0, [r4, #12]
   207a0:	add	r0, r0, r6
   207a4:	str	r0, [r4, #12]
   207a8:	pop	{r4, r5, r6, sl, fp, pc}
   207ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   207b0:	add	fp, sp, #24
   207b4:	mov	r8, r1
   207b8:	mov	r4, r0
   207bc:	ldrb	r1, [r0, #24]
   207c0:	mov	r0, #0
   207c4:	cmp	r1, #0
   207c8:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   207cc:	ldr	r0, [r4, #20]
   207d0:	cmp	r0, #0
   207d4:	beq	20840 <fputs@plt+0xf48c>
   207d8:	ldrb	r1, [r4, #25]
   207dc:	mov	r3, #0
   207e0:	tst	r1, #4
   207e4:	mov	r1, #0
   207e8:	ldrne	r1, [r4, #8]
   207ec:	add	r2, r8, #1
   207f0:	asr	r6, r2, #31
   207f4:	ldr	r5, [r4, #12]
   207f8:	adds	ip, r5, r2
   207fc:	adc	r6, r6, #0
   20800:	adds	r2, ip, r5
   20804:	adc	r5, r6, #0
   20808:	subs	r7, r0, r2
   2080c:	rscs	r7, r5, #0
   20810:	movwlt	r3, #1
   20814:	cmp	r3, #0
   20818:	movne	r5, r6
   2081c:	movne	r2, ip
   20820:	subs	r0, r0, r2
   20824:	rscs	r0, r5, #0
   20828:	bge	20860 <fputs@plt+0xf4ac>
   2082c:	mov	r0, r4
   20830:	bl	208fc <fputs@plt+0xf548>
   20834:	mov	r0, r4
   20838:	mov	r1, #2
   2083c:	b	208f0 <fputs@plt+0xf53c>
   20840:	ldr	r5, [r4, #12]
   20844:	ldr	r6, [r4, #16]
   20848:	mov	r0, r4
   2084c:	mov	r1, #2
   20850:	bl	205e0 <fputs@plt+0xf22c>
   20854:	mvn	r0, r5
   20858:	add	r0, r6, r0
   2085c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20860:	str	r2, [r4, #16]
   20864:	ldr	r0, [r4]
   20868:	cmp	r0, #0
   2086c:	beq	2087c <fputs@plt+0xf4c8>
   20870:	mov	r3, #0
   20874:	bl	20938 <fputs@plt+0xf584>
   20878:	b	20888 <fputs@plt+0xf4d4>
   2087c:	mov	r0, r1
   20880:	mov	r3, #0
   20884:	bl	14344 <fputs@plt+0x2f90>
   20888:	mov	r6, r0
   2088c:	cmp	r0, #0
   20890:	beq	208e0 <fputs@plt+0xf52c>
   20894:	ldrb	r0, [r4, #25]
   20898:	tst	r0, #4
   2089c:	bne	208b8 <fputs@plt+0xf504>
   208a0:	ldr	r2, [r4, #12]
   208a4:	cmp	r2, #0
   208a8:	beq	208b8 <fputs@plt+0xf504>
   208ac:	ldr	r1, [r4, #8]
   208b0:	mov	r0, r6
   208b4:	bl	1121c <memcpy@plt>
   208b8:	str	r6, [r4, #8]
   208bc:	ldr	r0, [r4]
   208c0:	mov	r1, r6
   208c4:	bl	20534 <fputs@plt+0xf180>
   208c8:	str	r0, [r4, #16]
   208cc:	ldrb	r0, [r4, #25]
   208d0:	orr	r0, r0, #4
   208d4:	strb	r0, [r4, #25]
   208d8:	mov	r0, r8
   208dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   208e0:	mov	r0, r4
   208e4:	bl	208fc <fputs@plt+0xf548>
   208e8:	mov	r0, r4
   208ec:	mov	r1, #1
   208f0:	bl	205e0 <fputs@plt+0xf22c>
   208f4:	mov	r0, #0
   208f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   208fc:	push	{r4, sl, fp, lr}
   20900:	add	fp, sp, #8
   20904:	mov	r4, r0
   20908:	ldrb	r0, [r0, #25]
   2090c:	tst	r0, #4
   20910:	beq	2092c <fputs@plt+0xf578>
   20914:	ldr	r0, [r4]
   20918:	ldr	r1, [r4, #8]
   2091c:	bl	13cb4 <fputs@plt+0x2900>
   20920:	ldrb	r0, [r4, #25]
   20924:	and	r0, r0, #251	; 0xfb
   20928:	strb	r0, [r4, #25]
   2092c:	mov	r0, #0
   20930:	str	r0, [r4, #8]
   20934:	pop	{r4, sl, fp, pc}
   20938:	push	{r4, r5, r6, r7, fp, lr}
   2093c:	add	fp, sp, #16
   20940:	mov	r4, r3
   20944:	mov	r5, r2
   20948:	mov	r7, r0
   2094c:	cmp	r1, #0
   20950:	beq	20998 <fputs@plt+0xf5e4>
   20954:	mov	r6, r1
   20958:	mov	r0, r7
   2095c:	bl	2050c <fputs@plt+0xf158>
   20960:	cmp	r0, #0
   20964:	beq	20980 <fputs@plt+0xf5cc>
   20968:	mov	r0, #260	; 0x104
   2096c:	ldrh	r0, [r7, r0]
   20970:	subs	r0, r0, r5
   20974:	rscs	r0, r4, #0
   20978:	movcs	r0, r6
   2097c:	popcs	{r4, r5, r6, r7, fp, pc}
   20980:	mov	r0, r7
   20984:	mov	r1, r6
   20988:	mov	r2, r5
   2098c:	mov	r3, r4
   20990:	pop	{r4, r5, r6, r7, fp, lr}
   20994:	b	20a58 <fputs@plt+0xf6a4>
   20998:	mov	r0, r7
   2099c:	mov	r2, r5
   209a0:	mov	r3, r4
   209a4:	pop	{r4, r5, r6, r7, fp, lr}
   209a8:	b	209ac <fputs@plt+0xf5f8>
   209ac:	push	{r4, sl, fp, lr}
   209b0:	add	fp, sp, #8
   209b4:	ldr	r1, [r0, #256]	; 0x100
   209b8:	cmp	r1, #0
   209bc:	beq	209d8 <fputs@plt+0xf624>
   209c0:	ldrb	r4, [r0, #69]	; 0x45
   209c4:	mov	r1, #0
   209c8:	cmp	r4, #0
   209cc:	beq	20a50 <fputs@plt+0xf69c>
   209d0:	mov	r0, r1
   209d4:	pop	{r4, sl, fp, pc}
   209d8:	mov	r1, #260	; 0x104
   209dc:	ldrh	r1, [r0, r1]
   209e0:	subs	r1, r1, r2
   209e4:	rscs	r1, r3, #0
   209e8:	bcs	20a00 <fputs@plt+0xf64c>
   209ec:	ldr	r1, [r0, #276]	; 0x114
   209f0:	add	r1, r1, #1
   209f4:	str	r1, [r0, #276]	; 0x114
   209f8:	pop	{r4, sl, fp, lr}
   209fc:	b	20b08 <fputs@plt+0xf754>
   20a00:	ldr	r1, [r0, #284]	; 0x11c
   20a04:	cmp	r1, #0
   20a08:	beq	20a44 <fputs@plt+0xf690>
   20a0c:	ldr	r2, [r1]
   20a10:	str	r2, [r0, #284]	; 0x11c
   20a14:	add	lr, r0, #264	; 0x108
   20a18:	ldm	lr, {r3, ip, lr}
   20a1c:	add	r4, r3, #1
   20a20:	str	r4, [r0, #264]	; 0x108
   20a24:	add	r2, lr, #1
   20a28:	str	r2, [r0, #272]	; 0x110
   20a2c:	cmp	r3, ip
   20a30:	strge	r4, [r0, #268]	; 0x10c
   20a34:	movge	r0, r1
   20a38:	popge	{r4, sl, fp, pc}
   20a3c:	mov	r0, r1
   20a40:	pop	{r4, sl, fp, pc}
   20a44:	ldr	r1, [r0, #280]	; 0x118
   20a48:	add	r1, r1, #1
   20a4c:	str	r1, [r0, #280]	; 0x118
   20a50:	pop	{r4, sl, fp, lr}
   20a54:	b	20b08 <fputs@plt+0xf754>
   20a58:	push	{r4, r5, r6, r7, fp, lr}
   20a5c:	add	fp, sp, #16
   20a60:	mov	r5, r1
   20a64:	mov	r4, r0
   20a68:	ldrb	r1, [r0, #69]	; 0x45
   20a6c:	mov	r0, #0
   20a70:	cmp	r1, #0
   20a74:	beq	20a7c <fputs@plt+0xf6c8>
   20a78:	pop	{r4, r5, r6, r7, fp, pc}
   20a7c:	mov	r6, r3
   20a80:	mov	r7, r2
   20a84:	mov	r0, r4
   20a88:	mov	r1, r5
   20a8c:	bl	2050c <fputs@plt+0xf158>
   20a90:	cmp	r0, #0
   20a94:	beq	20ae0 <fputs@plt+0xf72c>
   20a98:	mov	r0, r4
   20a9c:	mov	r2, r7
   20aa0:	mov	r3, r6
   20aa4:	bl	209ac <fputs@plt+0xf5f8>
   20aa8:	mov	r6, r0
   20aac:	cmp	r0, #0
   20ab0:	mov	r0, #0
   20ab4:	beq	20a78 <fputs@plt+0xf6c4>
   20ab8:	mov	r0, #260	; 0x104
   20abc:	ldrh	r2, [r4, r0]
   20ac0:	mov	r0, r6
   20ac4:	mov	r1, r5
   20ac8:	bl	1121c <memcpy@plt>
   20acc:	mov	r0, r4
   20ad0:	mov	r1, r5
   20ad4:	bl	13cb4 <fputs@plt+0x2900>
   20ad8:	mov	r0, r6
   20adc:	pop	{r4, r5, r6, r7, fp, pc}
   20ae0:	mov	r0, r5
   20ae4:	mov	r2, r7
   20ae8:	mov	r3, r6
   20aec:	bl	14344 <fputs@plt+0x2f90>
   20af0:	cmp	r0, #0
   20af4:	popne	{r4, r5, r6, r7, fp, pc}
   20af8:	mov	r0, r4
   20afc:	bl	19084 <fputs@plt+0x7cd0>
   20b00:	mov	r0, #0
   20b04:	pop	{r4, r5, r6, r7, fp, pc}
   20b08:	push	{r4, r5, fp, lr}
   20b0c:	add	fp, sp, #8
   20b10:	mov	r1, r3
   20b14:	mov	r4, r0
   20b18:	mov	r0, r2
   20b1c:	bl	140d0 <fputs@plt+0x2d1c>
   20b20:	mov	r5, r0
   20b24:	cmp	r0, #0
   20b28:	beq	20b34 <fputs@plt+0xf780>
   20b2c:	mov	r0, r5
   20b30:	pop	{r4, r5, fp, pc}
   20b34:	mov	r0, r4
   20b38:	bl	19084 <fputs@plt+0x7cd0>
   20b3c:	mov	r0, r5
   20b40:	pop	{r4, r5, fp, pc}
   20b44:	movw	r0, #3572	; 0xdf4
   20b48:	movt	r0, #8
   20b4c:	bx	lr
   20b50:	push	{r4, sl, fp, lr}
   20b54:	add	fp, sp, #8
   20b58:	mov	r4, r0
   20b5c:	bl	21ac0 <fputs@plt+0x1070c>
   20b60:	mov	r0, r4
   20b64:	mov	r1, #0
   20b68:	bl	2124c <fputs@plt+0xfe98>
   20b6c:	ldr	r0, [r4, #8]
   20b70:	cmp	r0, #0
   20b74:	ldrne	r0, [r0, #32]
   20b78:	cmpne	r0, #0
   20b7c:	movne	r0, r4
   20b80:	blne	21b6c <fputs@plt+0x107b8>
   20b84:	mov	r0, r4
   20b88:	bl	21b94 <fputs@plt+0x107e0>
   20b8c:	mov	r0, r4
   20b90:	bl	21bfc <fputs@plt+0x10848>
   20b94:	mov	r0, #0
   20b98:	pop	{r4, sl, fp, pc}
   20b9c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20ba0:	add	fp, sp, #24
   20ba4:	sub	sp, sp, #8
   20ba8:	mov	r4, r2
   20bac:	mov	r8, r1
   20bb0:	mov	r9, r0
   20bb4:	ldrd	r0, [r0, #48]	; 0x30
   20bb8:	ldr	r5, [fp, #12]
   20bbc:	ldr	r7, [fp, #8]
   20bc0:	subs	r2, r7, r0
   20bc4:	sbcs	r2, r5, r1
   20bc8:	bge	20c10 <fputs@plt+0xf85c>
   20bcc:	asr	r2, r4, #31
   20bd0:	adds	r3, r4, r7
   20bd4:	adc	r2, r2, r5
   20bd8:	subs	r3, r0, r3
   20bdc:	sbcs	r1, r1, r2
   20be0:	bge	20c70 <fputs@plt+0xf8bc>
   20be4:	sub	r6, r0, r7
   20be8:	ldr	r0, [r9, #72]	; 0x48
   20bec:	add	r1, r0, r7
   20bf0:	mov	r0, r8
   20bf4:	mov	r2, r6
   20bf8:	bl	1121c <memcpy@plt>
   20bfc:	asr	r0, r6, #31
   20c00:	adds	r7, r6, r7
   20c04:	adc	r5, r0, r5
   20c08:	sub	r4, r4, r6
   20c0c:	add	r8, r8, r6
   20c10:	str	r8, [sp]
   20c14:	str	r4, [sp, #4]
   20c18:	mov	r0, r9
   20c1c:	mov	r2, r7
   20c20:	mov	r3, r5
   20c24:	bl	2205c <fputs@plt+0x10ca8>
   20c28:	mov	r5, r0
   20c2c:	mov	r0, #0
   20c30:	cmp	r4, r5
   20c34:	beq	20c68 <fputs@plt+0xf8b4>
   20c38:	cmp	r5, #0
   20c3c:	movwlt	r0, #266	; 0x10a
   20c40:	sublt	sp, fp, #24
   20c44:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   20c48:	mov	r0, r9
   20c4c:	mov	r1, #0
   20c50:	bl	2214c <fputs@plt+0x10d98>
   20c54:	add	r0, r8, r5
   20c58:	sub	r2, r4, r5
   20c5c:	mov	r1, #0
   20c60:	bl	11174 <memset@plt>
   20c64:	movw	r0, #522	; 0x20a
   20c68:	sub	sp, fp, #24
   20c6c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20c70:	ldr	r0, [r9, #72]	; 0x48
   20c74:	add	r1, r0, r7
   20c78:	mov	r0, r8
   20c7c:	mov	r2, r4
   20c80:	bl	1121c <memcpy@plt>
   20c84:	mov	r0, #0
   20c88:	sub	sp, fp, #24
   20c8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20c90:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20c94:	add	fp, sp, #24
   20c98:	sub	sp, sp, #8
   20c9c:	mov	r6, r2
   20ca0:	mov	r7, r1
   20ca4:	mov	r9, r0
   20ca8:	stm	sp, {r1, r2}
   20cac:	ldr	r5, [fp, #8]
   20cb0:	ldr	r4, [fp, #12]
   20cb4:	mov	r2, r5
   20cb8:	mov	r3, r4
   20cbc:	bl	22154 <fputs@plt+0x10da0>
   20cc0:	mov	r8, #0
   20cc4:	cmp	r0, r6
   20cc8:	mov	r1, #0
   20ccc:	movwlt	r1, #1
   20cd0:	bge	20d18 <fputs@plt+0xf964>
   20cd4:	cmp	r0, #1
   20cd8:	blt	20d18 <fputs@plt+0xf964>
   20cdc:	sub	r6, r6, r0
   20ce0:	add	r7, r7, r0
   20ce4:	str	r7, [sp]
   20ce8:	str	r6, [sp, #4]
   20cec:	adds	r5, r5, r0
   20cf0:	adc	r4, r4, r0, asr #31
   20cf4:	mov	r0, r9
   20cf8:	mov	r2, r5
   20cfc:	mov	r3, r4
   20d00:	bl	22154 <fputs@plt+0x10da0>
   20d04:	cmp	r6, r0
   20d08:	mov	r1, #0
   20d0c:	movwgt	r1, #1
   20d10:	cmpgt	r0, #0
   20d14:	bgt	20cdc <fputs@plt+0xf928>
   20d18:	cmp	r1, #0
   20d1c:	beq	20d48 <fputs@plt+0xf994>
   20d20:	cmn	r0, #1
   20d24:	bgt	20d38 <fputs@plt+0xf984>
   20d28:	ldr	r0, [r9, #20]
   20d2c:	movw	r8, #778	; 0x30a
   20d30:	cmp	r0, #28
   20d34:	bne	20d48 <fputs@plt+0xf994>
   20d38:	mov	r0, r9
   20d3c:	mov	r1, #0
   20d40:	bl	2214c <fputs@plt+0x10d98>
   20d44:	mov	r8, #13
   20d48:	mov	r0, r8
   20d4c:	sub	sp, fp, #24
   20d50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20d54:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20d58:	add	fp, sp, #24
   20d5c:	mov	r7, r3
   20d60:	mov	r8, r2
   20d64:	mov	r4, r0
   20d68:	ldr	r2, [r0, #40]	; 0x28
   20d6c:	cmp	r2, #1
   20d70:	blt	20d9c <fputs@plt+0xf9e8>
   20d74:	adds	r0, r8, r2
   20d78:	adc	r1, r7, r2, asr #31
   20d7c:	subs	r5, r0, #1
   20d80:	sbc	r6, r1, #0
   20d84:	asr	r3, r2, #31
   20d88:	mov	r0, r5
   20d8c:	mov	r1, r6
   20d90:	bl	7da58 <fputs@plt+0x6c6a4>
   20d94:	subs	r8, r5, r2
   20d98:	sbc	r7, r6, r3
   20d9c:	ldr	r0, [r4, #12]
   20da0:	mov	r2, r8
   20da4:	mov	r3, r7
   20da8:	bl	22228 <fputs@plt+0x10e74>
   20dac:	cmp	r0, #0
   20db0:	beq	20de8 <fputs@plt+0xfa34>
   20db4:	bl	113a8 <__errno_location@plt>
   20db8:	ldr	r1, [r0]
   20dbc:	mov	r0, r4
   20dc0:	bl	2214c <fputs@plt+0x10d98>
   20dc4:	ldr	r2, [r4, #32]
   20dc8:	movw	r5, #1546	; 0x60a
   20dcc:	movw	r1, #17450	; 0x442a
   20dd0:	movt	r1, #8
   20dd4:	movw	r0, #1546	; 0x60a
   20dd8:	movw	r3, #31121	; 0x7991
   20ddc:	bl	21eb8 <fputs@plt+0x10b04>
   20de0:	mov	r0, r5
   20de4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20de8:	ldr	r0, [r4, #48]!	; 0x30
   20dec:	ldr	r1, [r4, #4]
   20df0:	mov	r5, #0
   20df4:	subs	r0, r8, r0
   20df8:	sbcs	r0, r7, r1
   20dfc:	strlt	r8, [r4]
   20e00:	strlt	r7, [r4, #4]
   20e04:	mov	r0, r5
   20e08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20e0c:	push	{r4, r5, fp, lr}
   20e10:	add	fp, sp, #8
   20e14:	sub	sp, sp, #8
   20e18:	mov	r4, r0
   20e1c:	ldr	r0, [r0, #12]
   20e20:	bl	2227c <fputs@plt+0x10ec8>
   20e24:	cmp	r0, #0
   20e28:	beq	20e5c <fputs@plt+0xfaa8>
   20e2c:	bl	113a8 <__errno_location@plt>
   20e30:	ldr	r1, [r0]
   20e34:	mov	r0, r4
   20e38:	bl	2214c <fputs@plt+0x10d98>
   20e3c:	ldr	r2, [r4, #32]
   20e40:	movw	r5, #1034	; 0x40a
   20e44:	movw	r1, #17733	; 0x4545
   20e48:	movt	r1, #8
   20e4c:	movw	r0, #1034	; 0x40a
   20e50:	movw	r3, #31076	; 0x7964
   20e54:	bl	21eb8 <fputs@plt+0x10b04>
   20e58:	b	20eb4 <fputs@plt+0xfb00>
   20e5c:	ldrb	r0, [r4, #18]
   20e60:	mov	r5, #0
   20e64:	tst	r0, #8
   20e68:	beq	20eb4 <fputs@plt+0xfb00>
   20e6c:	ldr	r0, [r4, #32]
   20e70:	movw	r1, #37804	; 0x93ac
   20e74:	movt	r1, #9
   20e78:	ldr	r2, [r1, #208]	; 0xd0
   20e7c:	add	r1, sp, #4
   20e80:	blx	r2
   20e84:	cmp	r0, #0
   20e88:	bne	20ea4 <fputs@plt+0xfaf0>
   20e8c:	ldr	r0, [sp, #4]
   20e90:	bl	2227c <fputs@plt+0x10ec8>
   20e94:	ldr	r1, [sp, #4]
   20e98:	mov	r0, r4
   20e9c:	movw	r2, #31090	; 0x7972
   20ea0:	bl	21fc8 <fputs@plt+0x10c14>
   20ea4:	ldrh	r0, [r4, #18]
   20ea8:	movw	r1, #65527	; 0xfff7
   20eac:	and	r0, r0, r1
   20eb0:	strh	r0, [r4, #18]
   20eb4:	mov	r0, r5
   20eb8:	sub	sp, fp, #8
   20ebc:	pop	{r4, r5, fp, pc}
   20ec0:	push	{r4, r5, fp, lr}
   20ec4:	add	fp, sp, #8
   20ec8:	sub	sp, sp, #104	; 0x68
   20ecc:	mov	r4, r1
   20ed0:	mov	r5, r0
   20ed4:	ldr	r0, [r0, #12]
   20ed8:	movw	r1, #37804	; 0x93ac
   20edc:	movt	r1, #9
   20ee0:	ldr	r2, [r1, #64]	; 0x40
   20ee4:	mov	r1, sp
   20ee8:	blx	r2
   20eec:	cmp	r0, #0
   20ef0:	beq	20f10 <fputs@plt+0xfb5c>
   20ef4:	bl	113a8 <__errno_location@plt>
   20ef8:	ldr	r1, [r0]
   20efc:	mov	r0, r5
   20f00:	bl	2214c <fputs@plt+0x10d98>
   20f04:	movw	r0, #1802	; 0x70a
   20f08:	sub	sp, fp, #8
   20f0c:	pop	{r4, r5, fp, pc}
   20f10:	ldr	r0, [sp, #48]	; 0x30
   20f14:	ldr	r1, [sp, #52]	; 0x34
   20f18:	eor	r2, r0, #1
   20f1c:	orrs	r2, r2, r1
   20f20:	moveq	r1, r2
   20f24:	movne	r2, r0
   20f28:	str	r2, [r4]
   20f2c:	str	r1, [r4, #4]
   20f30:	mov	r0, #0
   20f34:	sub	sp, fp, #8
   20f38:	pop	{r4, r5, fp, pc}
   20f3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20f40:	add	fp, sp, #28
   20f44:	sub	sp, sp, #36	; 0x24
   20f48:	mov	r4, r0
   20f4c:	ldrb	r0, [r0, #16]
   20f50:	mov	r6, #0
   20f54:	cmp	r0, r1
   20f58:	bge	21240 <fputs@plt+0xfe8c>
   20f5c:	mov	r5, r1
   20f60:	ldr	r7, [r4, #8]
   20f64:	ldrb	r1, [r7, #20]
   20f68:	cmp	r0, r1
   20f6c:	beq	20f84 <fputs@plt+0xfbd0>
   20f70:	mov	r6, #5
   20f74:	cmp	r5, #1
   20f78:	bgt	21240 <fputs@plt+0xfe8c>
   20f7c:	cmp	r1, #2
   20f80:	bhi	21240 <fputs@plt+0xfe8c>
   20f84:	cmp	r5, #1
   20f88:	bne	20fc0 <fputs@plt+0xfc0c>
   20f8c:	sub	r0, r1, #1
   20f90:	uxtb	r0, r0
   20f94:	cmp	r0, #2
   20f98:	bcs	20ff0 <fputs@plt+0xfc3c>
   20f9c:	mov	r0, #1
   20fa0:	strb	r0, [r4, #16]
   20fa4:	ldr	r0, [r7, #16]
   20fa8:	ldr	r1, [r7, #32]
   20fac:	add	r0, r0, #1
   20fb0:	str	r0, [r7, #16]
   20fb4:	add	r0, r1, #1
   20fb8:	str	r0, [r7, #32]
   20fbc:	b	2123c <fputs@plt+0xfe88>
   20fc0:	mov	r1, #0
   20fc4:	str	r1, [sp, #20]
   20fc8:	mov	r2, #1
   20fcc:	str	r2, [sp, #16]
   20fd0:	strh	r1, [sp, #2]
   20fd4:	mov	r1, sp
   20fd8:	add	r9, r1, #16
   20fdc:	cmp	r5, #4
   20fe0:	bne	2112c <fputs@plt+0xfd78>
   20fe4:	cmp	r0, #2
   20fe8:	bls	2100c <fputs@plt+0xfc58>
   20fec:	b	21134 <fputs@plt+0xfd80>
   20ff0:	mov	r0, #0
   20ff4:	str	r0, [sp, #20]
   20ff8:	mov	r1, #1
   20ffc:	str	r1, [sp, #16]
   21000:	strh	r0, [sp, #2]
   21004:	mov	r0, sp
   21008:	add	r9, r0, #16
   2100c:	subs	r0, r5, #1
   21010:	movwne	r0, #1
   21014:	strh	r0, [sp]
   21018:	movw	sl, #37800	; 0x93a8
   2101c:	movt	sl, #9
   21020:	ldr	r0, [sl]
   21024:	str	r0, [sp, #8]
   21028:	asr	r0, r0, #31
   2102c:	str	r0, [sp, #12]
   21030:	mov	r6, sp
   21034:	mov	r0, r4
   21038:	mov	r1, r6
   2103c:	bl	22280 <fputs@plt+0x10ecc>
   21040:	cmp	r0, #0
   21044:	beq	2107c <fputs@plt+0xfcc8>
   21048:	bl	113a8 <__errno_location@plt>
   2104c:	ldr	r5, [r0]
   21050:	mov	r0, r5
   21054:	bl	22340 <fputs@plt+0x10f8c>
   21058:	mov	r6, #5
   2105c:	cmp	r0, #5
   21060:	beq	21240 <fputs@plt+0xfe8c>
   21064:	mov	r7, r0
   21068:	mov	r0, r4
   2106c:	mov	r1, r5
   21070:	bl	2214c <fputs@plt+0x10d98>
   21074:	mov	r6, r7
   21078:	b	21240 <fputs@plt+0xfe8c>
   2107c:	cmp	r5, #1
   21080:	bne	2112c <fputs@plt+0xfd78>
   21084:	ldr	r0, [sl]
   21088:	add	r0, r0, #2
   2108c:	str	r0, [sp, #8]
   21090:	asr	r0, r0, #31
   21094:	str	r0, [sp, #12]
   21098:	mov	r1, #0
   2109c:	movw	r0, #510	; 0x1fe
   210a0:	strd	r0, [r9]
   210a4:	mov	r0, r4
   210a8:	mov	r1, r6
   210ac:	bl	22280 <fputs@plt+0x10ecc>
   210b0:	add	r2, r6, #8
   210b4:	cmp	r0, #0
   210b8:	mov	r6, #0
   210bc:	mov	r8, #0
   210c0:	beq	210e0 <fputs@plt+0xfd2c>
   210c4:	mov	r6, r2
   210c8:	bl	113a8 <__errno_location@plt>
   210cc:	ldr	r8, [r0]
   210d0:	mov	r0, r8
   210d4:	bl	22340 <fputs@plt+0x10f8c>
   210d8:	mov	r2, r6
   210dc:	mov	r6, r0
   210e0:	ldr	r0, [sl]
   210e4:	asr	r1, r0, #31
   210e8:	strd	r0, [r2]
   210ec:	mov	r0, #1
   210f0:	mov	r1, #0
   210f4:	strd	r0, [r9]
   210f8:	mov	r0, #2
   210fc:	strh	r0, [sp]
   21100:	mov	r1, sp
   21104:	mov	r0, r4
   21108:	bl	22280 <fputs@plt+0x10ecc>
   2110c:	cmp	r6, #0
   21110:	bne	211fc <fputs@plt+0xfe48>
   21114:	cmp	r0, #0
   21118:	beq	211fc <fputs@plt+0xfe48>
   2111c:	bl	113a8 <__errno_location@plt>
   21120:	ldr	r8, [r0]
   21124:	movw	r6, #2058	; 0x80a
   21128:	b	2120c <fputs@plt+0xfe58>
   2112c:	cmp	r5, #4
   21130:	bne	2115c <fputs@plt+0xfda8>
   21134:	ldr	r0, [r7, #16]
   21138:	mov	r6, #5
   2113c:	cmp	r0, #1
   21140:	bgt	211ec <fputs@plt+0xfe38>
   21144:	mov	r0, #1
   21148:	strh	r0, [sp]
   2114c:	movw	r0, #37800	; 0x93a8
   21150:	movt	r0, #9
   21154:	ldr	r1, [r0]
   21158:	b	21184 <fputs@plt+0xfdd0>
   2115c:	mov	r0, #1
   21160:	strh	r0, [sp]
   21164:	movw	r1, #37800	; 0x93a8
   21168:	movt	r1, #9
   2116c:	ldr	r1, [r1]
   21170:	cmp	r5, #2
   21174:	bne	21184 <fputs@plt+0xfdd0>
   21178:	add	r1, r1, #1
   2117c:	mov	r3, #0
   21180:	b	21190 <fputs@plt+0xfddc>
   21184:	add	r1, r1, #2
   21188:	mov	r3, #0
   2118c:	movw	r0, #510	; 0x1fe
   21190:	str	r1, [sp, #8]
   21194:	asr	r1, r1, #31
   21198:	str	r1, [sp, #12]
   2119c:	stm	r9, {r0, r3}
   211a0:	mov	r1, sp
   211a4:	mov	r0, r4
   211a8:	bl	22280 <fputs@plt+0x10ecc>
   211ac:	cmp	r0, #0
   211b0:	beq	21234 <fputs@plt+0xfe80>
   211b4:	bl	113a8 <__errno_location@plt>
   211b8:	ldr	r8, [r0]
   211bc:	mov	r0, r8
   211c0:	bl	22340 <fputs@plt+0x10f8c>
   211c4:	mov	r6, r0
   211c8:	cmp	r0, #5
   211cc:	beq	211e4 <fputs@plt+0xfe30>
   211d0:	mov	r0, r4
   211d4:	mov	r1, r8
   211d8:	bl	2214c <fputs@plt+0x10d98>
   211dc:	cmp	r6, #0
   211e0:	beq	21234 <fputs@plt+0xfe80>
   211e4:	cmp	r5, #4
   211e8:	bne	21240 <fputs@plt+0xfe8c>
   211ec:	mov	r0, #3
   211f0:	strb	r0, [r4, #16]
   211f4:	strb	r0, [r7, #20]
   211f8:	b	21240 <fputs@plt+0xfe8c>
   211fc:	cmp	r6, #0
   21200:	beq	2121c <fputs@plt+0xfe68>
   21204:	cmp	r6, #5
   21208:	beq	21240 <fputs@plt+0xfe8c>
   2120c:	mov	r0, r4
   21210:	mov	r1, r8
   21214:	bl	2214c <fputs@plt+0x10d98>
   21218:	b	21240 <fputs@plt+0xfe8c>
   2121c:	mov	r0, #1
   21220:	strb	r0, [r4, #16]
   21224:	str	r0, [r7, #16]
   21228:	ldr	r0, [r7, #32]
   2122c:	add	r0, r0, #1
   21230:	str	r0, [r7, #32]
   21234:	strb	r5, [r4, #16]
   21238:	strb	r5, [r7, #20]
   2123c:	mov	r6, #0
   21240:	mov	r0, r6
   21244:	sub	sp, fp, #28
   21248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2124c:	b	2240c <fputs@plt+0x11058>
   21250:	push	{r4, r5, r6, r7, fp, lr}
   21254:	add	fp, sp, #16
   21258:	sub	sp, sp, #32
   2125c:	mov	r4, r1
   21260:	mov	r5, r0
   21264:	ldr	r0, [r0, #8]
   21268:	ldrb	r7, [r0, #20]
   2126c:	cmp	r7, #1
   21270:	bls	21280 <fputs@plt+0xfecc>
   21274:	mov	r0, #0
   21278:	mov	r6, #1
   2127c:	b	21320 <fputs@plt+0xff6c>
   21280:	ldrb	r0, [r0, #21]
   21284:	mov	r6, #0
   21288:	cmp	r0, #0
   2128c:	mov	r0, #0
   21290:	bne	21320 <fputs@plt+0xff6c>
   21294:	mov	r6, #0
   21298:	str	r6, [sp, #20]
   2129c:	mov	r0, #1
   212a0:	str	r0, [sp, #16]
   212a4:	str	r0, [sp]
   212a8:	movw	r0, #37800	; 0x93a8
   212ac:	movt	r0, #9
   212b0:	ldr	r0, [r0]
   212b4:	add	r0, r0, #1
   212b8:	str	r0, [sp, #8]
   212bc:	asr	r0, r0, #31
   212c0:	str	r0, [sp, #12]
   212c4:	movw	r0, #37804	; 0x93ac
   212c8:	movt	r0, #9
   212cc:	ldr	r3, [r0, #88]	; 0x58
   212d0:	ldr	r0, [r5, #12]
   212d4:	mov	r2, sp
   212d8:	mov	r1, #12
   212dc:	blx	r3
   212e0:	cmp	r0, #0
   212e4:	beq	21300 <fputs@plt+0xff4c>
   212e8:	bl	113a8 <__errno_location@plt>
   212ec:	ldr	r1, [r0]
   212f0:	mov	r0, r5
   212f4:	bl	2214c <fputs@plt+0x10d98>
   212f8:	movw	r0, #3594	; 0xe0a
   212fc:	b	21320 <fputs@plt+0xff6c>
   21300:	mov	r0, #0
   21304:	cmp	r7, #1
   21308:	mov	r1, #0
   2130c:	movwhi	r1, #1
   21310:	ldrh	r2, [sp]
   21314:	subs	r2, r2, #2
   21318:	movwne	r2, #1
   2131c:	orr	r6, r1, r2
   21320:	str	r6, [r4]
   21324:	sub	sp, fp, #16
   21328:	pop	{r4, r5, r6, r7, fp, pc}
   2132c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21330:	add	fp, sp, #24
   21334:	mov	r5, r0
   21338:	sub	r0, r1, #1
   2133c:	mov	r4, #12
   21340:	cmp	r0, #19
   21344:	bhi	214f0 <fputs@plt+0x1013c>
   21348:	mov	r6, r2
   2134c:	add	r1, pc, #0
   21350:	ldr	pc, [r1, r0, lsl #2]
   21354:	andeq	r1, r2, r4, lsr #7
   21358:	strdeq	r1, [r2], -r0
   2135c:	strdeq	r1, [r2], -r0
   21360:	andeq	r1, r2, ip, lsr #7
   21364:			; <UNDEFINED> instruction: 0x000213b4
   21368:	andeq	r1, r2, r4, asr #7
   2136c:	strdeq	r1, [r2], -r0
   21370:	strdeq	r1, [r2], -r0
   21374:	strdeq	r1, [r2], -r0
   21378:	ldrdeq	r1, [r2], -r0
   2137c:	strdeq	r1, [r2], -r0
   21380:	ldrdeq	r1, [r2], -ip
   21384:	strdeq	r1, [r2], -r4
   21388:	strdeq	r1, [r2], -r0
   2138c:	strdeq	r1, [r2], -r0
   21390:	andeq	r1, r2, r8, lsl #8
   21394:	strdeq	r1, [r2], -r0
   21398:	andeq	r1, r2, r4, asr #8
   2139c:	strdeq	r1, [r2], -r0
   213a0:	andeq	r1, r2, r0, ror #9
   213a4:	ldrb	r0, [r5, #16]
   213a8:	b	214e8 <fputs@plt+0x10134>
   213ac:	ldr	r0, [r5, #20]
   213b0:	b	214e8 <fputs@plt+0x10134>
   213b4:	ldrd	r2, [r6]
   213b8:	mov	r0, r5
   213bc:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   213c0:	b	225a8 <fputs@plt+0x111f4>
   213c4:	ldr	r0, [r6]
   213c8:	str	r0, [r5, #40]	; 0x28
   213cc:	b	214ec <fputs@plt+0x10138>
   213d0:	mov	r0, r5
   213d4:	mov	r1, #4
   213d8:	b	213fc <fputs@plt+0x10048>
   213dc:	ldr	r0, [r5, #4]
   213e0:	ldr	r1, [r0, #16]
   213e4:	movw	r0, #17688	; 0x4518
   213e8:	movt	r0, #8
   213ec:	bl	15804 <fputs@plt+0x4450>
   213f0:	b	214e8 <fputs@plt+0x10134>
   213f4:	mov	r0, r5
   213f8:	mov	r1, #16
   213fc:	mov	r2, r6
   21400:	bl	227b4 <fputs@plt+0x11400>
   21404:	b	214ec <fputs@plt+0x10138>
   21408:	ldr	r0, [r5, #4]
   2140c:	ldr	r0, [r0, #8]
   21410:	asr	r1, r0, #31
   21414:	bl	14138 <fputs@plt+0x2d84>
   21418:	mov	r4, #0
   2141c:	cmp	r0, #0
   21420:	beq	214f0 <fputs@plt+0x1013c>
   21424:	mov	r7, r0
   21428:	ldr	r0, [r5, #4]
   2142c:	ldr	r0, [r0, #8]
   21430:	mov	r1, r7
   21434:	bl	227ec <fputs@plt+0x11438>
   21438:	str	r7, [r6]
   2143c:	mov	r0, r4
   21440:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21444:	movw	r0, #37176	; 0x9138
   21448:	movt	r0, #9
   2144c:	ldrd	r8, [r0, #184]	; 0xb8
   21450:	ldrd	r0, [r6]
   21454:	mov	r2, r5
   21458:	ldr	r4, [r2, #64]!	; 0x40
   2145c:	ldr	r3, [r2, #4]
   21460:	str	r4, [r6]
   21464:	str	r3, [r6, #4]
   21468:	mov	r4, #0
   2146c:	subs	r3, r8, r0
   21470:	sbcs	r3, r9, r1
   21474:	mov	r3, #0
   21478:	movwlt	r3, #1
   2147c:	cmp	r3, #0
   21480:	movne	r1, r9
   21484:	movne	r0, r8
   21488:	cmp	r1, #0
   2148c:	blt	214f0 <fputs@plt+0x1013c>
   21490:	ldrd	r6, [r2]
   21494:	eor	r3, r1, r7
   21498:	eor	r7, r0, r6
   2149c:	orrs	r3, r7, r3
   214a0:	beq	214f0 <fputs@plt+0x1013c>
   214a4:	ldr	r3, [r5, #44]	; 0x2c
   214a8:	cmp	r3, #0
   214ac:	bne	214f0 <fputs@plt+0x1013c>
   214b0:	strd	r0, [r2]
   214b4:	ldrd	r0, [r5, #48]	; 0x30
   214b8:	subs	r0, r0, #1
   214bc:	sbcs	r0, r1, #0
   214c0:	blt	214f0 <fputs@plt+0x1013c>
   214c4:	mov	r0, r5
   214c8:	bl	22018 <fputs@plt+0x10c64>
   214cc:	mov	r0, r5
   214d0:	mvn	r2, #0
   214d4:	mvn	r3, #0
   214d8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   214dc:	b	22898 <fputs@plt+0x114e4>
   214e0:	mov	r0, r5
   214e4:	bl	21c60 <fputs@plt+0x108ac>
   214e8:	str	r0, [r6]
   214ec:	mov	r4, #0
   214f0:	mov	r0, r4
   214f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   214f8:	mov	r0, #4096	; 0x1000
   214fc:	bx	lr
   21500:	ldrh	r0, [r0, #18]
   21504:	mov	r1, #4096	; 0x1000
   21508:	and	r0, r1, r0, lsl #8
   2150c:	bx	lr
   21510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21514:	add	fp, sp, #28
   21518:	sub	sp, sp, #132	; 0x84
   2151c:	mov	r7, r3
   21520:	mov	r5, r2
   21524:	mov	r9, r1
   21528:	mov	r4, r0
   2152c:	bl	22b6c <fputs@plt+0x117b8>
   21530:	mov	r6, r0
   21534:	ldr	r0, [r4, #36]	; 0x24
   21538:	cmp	r0, #0
   2153c:	beq	2173c <fputs@plt+0x10388>
   21540:	add	r0, r6, r9
   21544:	sdiv	r0, r0, r6
   21548:	mul	r8, r0, r6
   2154c:	ldr	r0, [r4, #36]	; 0x24
   21550:	ldr	r4, [r0]
   21554:	ldrh	r0, [r4, #20]
   21558:	mov	r2, #0
   2155c:	cmp	r8, r0
   21560:	mov	sl, #0
   21564:	ble	217a0 <fputs@plt+0x103ec>
   21568:	str	r5, [r4, #16]
   2156c:	ldr	r0, [r4, #12]
   21570:	cmp	r0, #0
   21574:	blt	2163c <fputs@plt+0x10288>
   21578:	movw	r1, #37804	; 0x93ac
   2157c:	movt	r1, #9
   21580:	ldr	r2, [r1, #64]	; 0x40
   21584:	add	r1, sp, #24
   21588:	blx	r2
   2158c:	movw	sl, #4874	; 0x130a
   21590:	cmp	r0, #0
   21594:	bne	2179c <fputs@plt+0x103e8>
   21598:	mul	r0, r8, r5
   2159c:	ldr	r1, [sp, #72]	; 0x48
   215a0:	ldr	r2, [sp, #76]	; 0x4c
   215a4:	subs	r3, r1, r0
   215a8:	sbcs	r3, r2, r0, asr #31
   215ac:	bge	2163c <fputs@plt+0x10288>
   215b0:	cmp	r7, #0
   215b4:	beq	21734 <fputs@plt+0x10380>
   215b8:	asr	r3, r2, #31
   215bc:	adds	r1, r1, r3, lsr #20
   215c0:	adc	r2, r2, #0
   215c4:	lsr	r1, r1, #12
   215c8:	orr	sl, r1, r2, lsl #20
   215cc:	asr	r1, r0, #31
   215d0:	add	r0, r0, r1, lsr #20
   215d4:	cmp	sl, r0, asr #12
   215d8:	bge	2163c <fputs@plt+0x10288>
   215dc:	asr	r0, r0, #12
   215e0:	str	r0, [sp, #16]
   215e4:	movw	r0, #4095	; 0xfff
   215e8:	orr	r7, r0, sl, lsl #12
   215ec:	mov	r0, #0
   215f0:	str	r0, [sp, #20]
   215f4:	ldr	r0, [r4, #12]
   215f8:	movw	r1, #58763	; 0xe58b
   215fc:	movt	r1, #7
   21600:	str	r1, [sp]
   21604:	mov	r1, #1
   21608:	str	r1, [sp, #4]
   2160c:	add	r1, sp, #20
   21610:	str	r1, [sp, #8]
   21614:	asr	r3, r7, #31
   21618:	mov	r2, r7
   2161c:	bl	2218c <fputs@plt+0x10dd8>
   21620:	cmp	r0, #1
   21624:	bne	21780 <fputs@plt+0x103cc>
   21628:	add	r7, r7, #4096	; 0x1000
   2162c:	add	sl, sl, #1
   21630:	ldr	r0, [sp, #16]
   21634:	cmp	sl, r0
   21638:	blt	215ec <fputs@plt+0x10238>
   2163c:	ldr	r0, [r4, #24]
   21640:	lsl	r1, r8, #2
   21644:	bl	141e8 <fputs@plt+0x2e34>
   21648:	cmp	r0, #0
   2164c:	beq	21754 <fputs@plt+0x103a0>
   21650:	str	r0, [r4, #24]
   21654:	ldrh	r0, [r4, #20]
   21658:	mov	sl, #0
   2165c:	cmp	r8, r0
   21660:	ble	2179c <fputs@plt+0x103e8>
   21664:	mul	sl, r6, r5
   21668:	ldr	r1, [r4, #12]
   2166c:	cmp	r1, #0
   21670:	blt	216cc <fputs@plt+0x10318>
   21674:	uxth	r0, r0
   21678:	smull	r0, r2, r0, r5
   2167c:	movw	r3, #37804	; 0x93ac
   21680:	movt	r3, #9
   21684:	ldr	r7, [r3, #268]	; 0x10c
   21688:	ldrb	r3, [r4, #22]
   2168c:	str	r0, [sp, #8]
   21690:	str	r2, [sp, #12]
   21694:	str	r1, [sp]
   21698:	cmp	r3, #0
   2169c:	mov	r2, #1
   216a0:	movweq	r2, #3
   216a4:	mov	r0, #0
   216a8:	mov	r1, sl
   216ac:	mov	r3, #1
   216b0:	blx	r7
   216b4:	mov	r7, r0
   216b8:	cmn	r0, #1
   216bc:	beq	2175c <fputs@plt+0x103a8>
   216c0:	cmp	r6, #1
   216c4:	bge	216f8 <fputs@plt+0x10344>
   216c8:	b	2171c <fputs@plt+0x10368>
   216cc:	asr	r1, r5, #31
   216d0:	mov	r0, r5
   216d4:	bl	14138 <fputs@plt+0x2d84>
   216d8:	cmp	r0, #0
   216dc:	beq	21778 <fputs@plt+0x103c4>
   216e0:	mov	r7, r0
   216e4:	mov	r1, #0
   216e8:	mov	r2, r5
   216ec:	bl	11174 <memset@plt>
   216f0:	cmp	r6, #1
   216f4:	blt	2171c <fputs@plt+0x10368>
   216f8:	ldrh	r0, [r4, #20]
   216fc:	lsl	r0, r0, #2
   21700:	mov	r1, r6
   21704:	ldr	r2, [r4, #24]
   21708:	str	r7, [r2, r0]
   2170c:	add	r7, r7, r5
   21710:	subs	r1, r1, #1
   21714:	add	r0, r0, #4
   21718:	bne	21704 <fputs@plt+0x10350>
   2171c:	ldrh	r0, [r4, #20]
   21720:	add	r0, r0, r6
   21724:	strh	r0, [r4, #20]
   21728:	uxth	r1, r0
   2172c:	cmp	r8, r1
   21730:	bgt	21668 <fputs@plt+0x102b4>
   21734:	mov	sl, #0
   21738:	b	2179c <fputs@plt+0x103e8>
   2173c:	mov	r0, r4
   21740:	bl	22ba0 <fputs@plt+0x117ec>
   21744:	cmp	r0, #0
   21748:	beq	21540 <fputs@plt+0x1018c>
   2174c:	sub	sp, fp, #28
   21750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21754:	movw	sl, #3082	; 0xc0a
   21758:	b	2179c <fputs@plt+0x103e8>
   2175c:	ldr	r2, [r4, #8]
   21760:	movw	sl, #5386	; 0x150a
   21764:	movw	r1, #17561	; 0x4499
   21768:	movt	r1, #8
   2176c:	movw	r0, #5386	; 0x150a
   21770:	movw	r3, #31987	; 0x7cf3
   21774:	b	21798 <fputs@plt+0x103e4>
   21778:	mov	sl, #7
   2177c:	b	2179c <fputs@plt+0x103e8>
   21780:	ldr	r2, [r4, #8]
   21784:	movw	sl, #4874	; 0x130a
   21788:	movw	r1, #17481	; 0x4449
   2178c:	movt	r1, #8
   21790:	movw	r0, #4874	; 0x130a
   21794:	movw	r3, #31960	; 0x7cd8
   21798:	bl	21eb8 <fputs@plt+0x10b04>
   2179c:	mov	r2, #0
   217a0:	ldr	r0, [fp, #8]
   217a4:	ldrh	r1, [r4, #20]
   217a8:	cmp	r1, r9
   217ac:	ldrgt	r1, [r4, #24]
   217b0:	ldrgt	r2, [r1, r9, lsl #2]
   217b4:	str	r2, [r0]
   217b8:	ldrb	r0, [r4, #22]
   217bc:	cmp	r0, #0
   217c0:	mov	r0, sl
   217c4:	movwne	r0, #8
   217c8:	cmp	sl, #0
   217cc:	movne	r0, sl
   217d0:	sub	sp, fp, #28
   217d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   217d8:	push	{r4, r5, r6, sl, fp, lr}
   217dc:	add	fp, sp, #16
   217e0:	mov	ip, r2
   217e4:	add	r2, r2, r1
   217e8:	mov	r6, #1
   217ec:	lsl	r2, r6, r2
   217f0:	sub	r6, r2, r6, lsl r1
   217f4:	ldr	r4, [r0, #36]	; 0x24
   217f8:	ldr	r2, [r4]
   217fc:	tst	r3, #1
   21800:	bne	2186c <fputs@plt+0x104b8>
   21804:	ldr	r5, [r2, #32]
   21808:	tst	r3, #4
   2180c:	bne	218bc <fputs@plt+0x10508>
   21810:	cmp	r5, #0
   21814:	beq	21840 <fputs@plt+0x1048c>
   21818:	mov	r2, #5
   2181c:	ldrh	r3, [r5, #12]
   21820:	tst	r6, r3
   21824:	bne	21908 <fputs@plt+0x10554>
   21828:	ldrh	r3, [r5, #10]
   2182c:	tst	r6, r3
   21830:	bne	21908 <fputs@plt+0x10554>
   21834:	ldr	r5, [r5, #4]
   21838:	cmp	r5, #0
   2183c:	bne	2181c <fputs@plt+0x10468>
   21840:	add	r2, r1, #120	; 0x78
   21844:	mov	r1, #1
   21848:	mov	r3, ip
   2184c:	bl	22e08 <fputs@plt+0x11a54>
   21850:	mov	r2, r0
   21854:	cmp	r0, #0
   21858:	bne	21908 <fputs@plt+0x10554>
   2185c:	ldrh	r0, [r4, #12]
   21860:	orr	r0, r0, r6
   21864:	strh	r0, [r4, #12]
   21868:	b	21904 <fputs@plt+0x10550>
   2186c:	ldr	r3, [r2, #32]
   21870:	mov	r2, #0
   21874:	cmp	r3, #0
   21878:	beq	21894 <fputs@plt+0x104e0>
   2187c:	cmp	r3, r4
   21880:	ldrhne	r5, [r3, #10]
   21884:	orrne	r2, r5, r2
   21888:	ldr	r3, [r3, #4]
   2188c:	cmp	r3, #0
   21890:	bne	2187c <fputs@plt+0x104c8>
   21894:	and	r2, r6, r2
   21898:	movw	r3, #65535	; 0xffff
   2189c:	tst	r2, r3
   218a0:	beq	21910 <fputs@plt+0x1055c>
   218a4:	ldrh	r0, [r4, #12]
   218a8:	bic	r0, r0, r6
   218ac:	strh	r0, [r4, #12]
   218b0:	ldrh	r0, [r4, #10]
   218b4:	bic	r0, r0, r6
   218b8:	b	21900 <fputs@plt+0x1054c>
   218bc:	mov	r2, #0
   218c0:	cmp	r5, #0
   218c4:	beq	218e8 <fputs@plt+0x10534>
   218c8:	ldrh	r3, [r5, #12]
   218cc:	tst	r6, r3
   218d0:	bne	21930 <fputs@plt+0x1057c>
   218d4:	ldrh	r3, [r5, #10]
   218d8:	orr	r2, r2, r3
   218dc:	ldr	r5, [r5, #4]
   218e0:	cmp	r5, #0
   218e4:	bne	218c8 <fputs@plt+0x10514>
   218e8:	and	r2, r6, r2
   218ec:	movw	r3, #65535	; 0xffff
   218f0:	tst	r2, r3
   218f4:	beq	2193c <fputs@plt+0x10588>
   218f8:	ldrh	r0, [r4, #10]
   218fc:	orr	r0, r0, r6
   21900:	strh	r0, [r4, #10]
   21904:	mov	r2, #0
   21908:	mov	r0, r2
   2190c:	pop	{r4, r5, r6, sl, fp, pc}
   21910:	add	r2, r1, #120	; 0x78
   21914:	mov	r1, #2
   21918:	mov	r3, ip
   2191c:	bl	22e08 <fputs@plt+0x11a54>
   21920:	mov	r2, r0
   21924:	cmp	r0, #0
   21928:	bne	21908 <fputs@plt+0x10554>
   2192c:	b	218a4 <fputs@plt+0x104f0>
   21930:	mov	r2, #5
   21934:	mov	r0, r2
   21938:	pop	{r4, r5, r6, sl, fp, pc}
   2193c:	add	r2, r1, #120	; 0x78
   21940:	mov	r1, #0
   21944:	mov	r3, ip
   21948:	bl	22e08 <fputs@plt+0x11a54>
   2194c:	mov	r2, r0
   21950:	cmp	r0, #0
   21954:	bne	21908 <fputs@plt+0x10554>
   21958:	b	218f8 <fputs@plt+0x10544>
   2195c:	bx	lr
   21960:	push	{r4, r5, r6, sl, fp, lr}
   21964:	add	fp, sp, #16
   21968:	mov	r4, r0
   2196c:	ldr	r0, [r0, #36]	; 0x24
   21970:	cmp	r0, #0
   21974:	beq	219bc <fputs@plt+0x10608>
   21978:	mov	r5, r1
   2197c:	ldr	r6, [r0]
   21980:	add	r2, r6, #32
   21984:	mov	r1, r2
   21988:	ldr	r3, [r2]
   2198c:	add	r2, r3, #4
   21990:	cmp	r3, r0
   21994:	bne	21984 <fputs@plt+0x105d0>
   21998:	ldr	r2, [r0, #4]
   2199c:	str	r2, [r1]
   219a0:	bl	14168 <fputs@plt+0x2db4>
   219a4:	mov	r0, #0
   219a8:	str	r0, [r4, #36]	; 0x24
   219ac:	ldr	r0, [r6, #28]
   219b0:	subs	r0, r0, #1
   219b4:	str	r0, [r6, #28]
   219b8:	beq	219c4 <fputs@plt+0x10610>
   219bc:	mov	r0, #0
   219c0:	pop	{r4, r5, r6, sl, fp, pc}
   219c4:	cmp	r5, #0
   219c8:	beq	219ec <fputs@plt+0x10638>
   219cc:	ldr	r0, [r6, #12]
   219d0:	cmp	r0, #0
   219d4:	blt	219ec <fputs@plt+0x10638>
   219d8:	ldr	r0, [r6, #8]
   219dc:	movw	r1, #37804	; 0x93ac
   219e0:	movt	r1, #9
   219e4:	ldr	r1, [r1, #196]	; 0xc4
   219e8:	blx	r1
   219ec:	mov	r0, r4
   219f0:	bl	22e9c <fputs@plt+0x11ae8>
   219f4:	mov	r0, #0
   219f8:	pop	{r4, r5, r6, sl, fp, pc}
   219fc:	push	{r4, r5, r6, r7, fp, lr}
   21a00:	add	fp, sp, #16
   21a04:	mov	r4, r0
   21a08:	ldr	r7, [fp, #12]
   21a0c:	mov	r0, #0
   21a10:	str	r0, [r7]
   21a14:	ldrd	r0, [r4, #64]	; 0x40
   21a18:	subs	r0, r0, #1
   21a1c:	sbcs	r0, r1, #0
   21a20:	blt	21a88 <fputs@plt+0x106d4>
   21a24:	mov	r6, r3
   21a28:	mov	r5, r2
   21a2c:	ldr	r0, [r4, #72]	; 0x48
   21a30:	cmp	r0, #0
   21a34:	bne	21a50 <fputs@plt+0x1069c>
   21a38:	mov	r0, r4
   21a3c:	mvn	r2, #0
   21a40:	mvn	r3, #0
   21a44:	bl	22898 <fputs@plt+0x114e4>
   21a48:	cmp	r0, #0
   21a4c:	popne	{r4, r5, r6, r7, fp, pc}
   21a50:	ldr	r0, [fp, #8]
   21a54:	asr	r1, r0, #31
   21a58:	adds	r0, r0, r5
   21a5c:	adc	r1, r1, r6
   21a60:	ldrd	r2, [r4, #48]	; 0x30
   21a64:	subs	r0, r2, r0
   21a68:	sbcs	r0, r3, r1
   21a6c:	blt	21a88 <fputs@plt+0x106d4>
   21a70:	ldr	r0, [r4, #72]	; 0x48
   21a74:	add	r0, r0, r5
   21a78:	str	r0, [r7]
   21a7c:	ldr	r0, [r4, #44]	; 0x2c
   21a80:	add	r0, r0, #1
   21a84:	str	r0, [r4, #44]	; 0x2c
   21a88:	mov	r0, #0
   21a8c:	pop	{r4, r5, r6, r7, fp, pc}
   21a90:	push	{fp, lr}
   21a94:	mov	fp, sp
   21a98:	ldr	r1, [fp, #8]
   21a9c:	cmp	r1, #0
   21aa0:	ldrne	r1, [r0, #44]	; 0x2c
   21aa4:	subne	r1, r1, #1
   21aa8:	strne	r1, [r0, #44]	; 0x2c
   21aac:	movne	r0, #0
   21ab0:	popne	{fp, pc}
   21ab4:	bl	22018 <fputs@plt+0x10c64>
   21ab8:	mov	r0, #0
   21abc:	pop	{fp, pc}
   21ac0:	push	{r4, sl, fp, lr}
   21ac4:	add	fp, sp, #8
   21ac8:	sub	sp, sp, #104	; 0x68
   21acc:	mov	r4, r0
   21ad0:	ldrb	r0, [r0, #18]
   21ad4:	tst	r0, #128	; 0x80
   21ad8:	bne	21b10 <fputs@plt+0x1075c>
   21adc:	ldr	r0, [r4, #12]
   21ae0:	movw	r1, #37804	; 0x93ac
   21ae4:	movt	r1, #9
   21ae8:	ldr	r2, [r1, #64]	; 0x40
   21aec:	mov	r1, sp
   21af0:	blx	r2
   21af4:	cmp	r0, #0
   21af8:	beq	21b18 <fputs@plt+0x10764>
   21afc:	ldr	r2, [r4, #32]
   21b00:	movw	r1, #17311	; 0x439f
   21b04:	movt	r1, #8
   21b08:	mov	r0, #28
   21b0c:	bl	158e8 <fputs@plt+0x4534>
   21b10:	sub	sp, fp, #8
   21b14:	pop	{r4, sl, fp, pc}
   21b18:	ldr	r0, [sp, #20]
   21b1c:	cmp	r0, #1
   21b20:	beq	21b3c <fputs@plt+0x10788>
   21b24:	cmp	r0, #0
   21b28:	bne	21b5c <fputs@plt+0x107a8>
   21b2c:	ldr	r2, [r4, #32]
   21b30:	movw	r1, #17335	; 0x43b7
   21b34:	movt	r1, #8
   21b38:	b	21b08 <fputs@plt+0x10754>
   21b3c:	mov	r0, r4
   21b40:	bl	21c60 <fputs@plt+0x108ac>
   21b44:	cmp	r0, #0
   21b48:	beq	21b10 <fputs@plt+0x1075c>
   21b4c:	ldr	r2, [r4, #32]
   21b50:	movw	r1, #17391	; 0x43ef
   21b54:	movt	r1, #8
   21b58:	b	21b08 <fputs@plt+0x10754>
   21b5c:	ldr	r2, [r4, #32]
   21b60:	movw	r1, #17364	; 0x43d4
   21b64:	movt	r1, #8
   21b68:	b	21b08 <fputs@plt+0x10754>
   21b6c:	ldr	r1, [r0, #8]
   21b70:	ldr	r2, [r0, #28]
   21b74:	ldr	r3, [r1, #36]	; 0x24
   21b78:	str	r3, [r2, #8]
   21b7c:	str	r2, [r1, #36]	; 0x24
   21b80:	mov	r1, #0
   21b84:	str	r1, [r0, #28]
   21b88:	mvn	r1, #0
   21b8c:	str	r1, [r0, #12]
   21b90:	bx	lr
   21b94:	push	{r4, sl, fp, lr}
   21b98:	add	fp, sp, #8
   21b9c:	ldr	r4, [r0, #8]
   21ba0:	cmp	r4, #0
   21ba4:	beq	21bd4 <fputs@plt+0x10820>
   21ba8:	ldr	r1, [r4, #24]
   21bac:	subs	r1, r1, #1
   21bb0:	str	r1, [r4, #24]
   21bb4:	popne	{r4, sl, fp, pc}
   21bb8:	bl	21f78 <fputs@plt+0x10bc4>
   21bbc:	ldrd	r0, [r4, #40]	; 0x28
   21bc0:	cmp	r1, #0
   21bc4:	beq	21bd8 <fputs@plt+0x10824>
   21bc8:	str	r0, [r1, #40]	; 0x28
   21bcc:	ldr	r0, [r4, #40]	; 0x28
   21bd0:	b	21be4 <fputs@plt+0x10830>
   21bd4:	pop	{r4, sl, fp, pc}
   21bd8:	movw	r1, #55676	; 0xd97c
   21bdc:	movt	r1, #9
   21be0:	str	r0, [r1]
   21be4:	cmp	r0, #0
   21be8:	ldrne	r1, [r4, #44]	; 0x2c
   21bec:	strne	r1, [r0, #44]	; 0x2c
   21bf0:	mov	r0, r4
   21bf4:	pop	{r4, sl, fp, lr}
   21bf8:	b	14168 <fputs@plt+0x2db4>
   21bfc:	push	{r4, sl, fp, lr}
   21c00:	add	fp, sp, #8
   21c04:	mov	r4, r0
   21c08:	bl	22018 <fputs@plt+0x10c64>
   21c0c:	ldr	r1, [r4, #12]
   21c10:	cmp	r1, #0
   21c14:	blt	21c2c <fputs@plt+0x10878>
   21c18:	mov	r0, r4
   21c1c:	movw	r2, #29444	; 0x7304
   21c20:	bl	21fc8 <fputs@plt+0x10c14>
   21c24:	mvn	r0, #0
   21c28:	str	r0, [r4, #12]
   21c2c:	ldr	r0, [r4, #28]
   21c30:	bl	14168 <fputs@plt+0x2db4>
   21c34:	vmov.i32	q8, #0	; 0x00000000
   21c38:	add	r0, r4, #48	; 0x30
   21c3c:	vst1.64	{d16-d17}, [r0]
   21c40:	add	r0, r4, #32
   21c44:	vst1.64	{d16-d17}, [r0]
   21c48:	add	r0, r4, #16
   21c4c:	vst1.64	{d16-d17}, [r0]
   21c50:	mov	r0, #64	; 0x40
   21c54:	vst1.64	{d16-d17}, [r4], r0
   21c58:	vst1.64	{d16-d17}, [r4]
   21c5c:	pop	{r4, sl, fp, pc}
   21c60:	push	{r4, sl, fp, lr}
   21c64:	add	fp, sp, #8
   21c68:	sub	sp, sp, #104	; 0x68
   21c6c:	mov	r4, r0
   21c70:	ldr	r0, [r0, #8]
   21c74:	cmp	r0, #0
   21c78:	moveq	r0, #0
   21c7c:	subeq	sp, fp, #8
   21c80:	popeq	{r4, sl, fp, pc}
   21c84:	ldr	r0, [r4, #32]
   21c88:	movw	r1, #37804	; 0x93ac
   21c8c:	movt	r1, #9
   21c90:	ldr	r2, [r1, #52]	; 0x34
   21c94:	mov	r1, sp
   21c98:	blx	r2
   21c9c:	mov	r1, r0
   21ca0:	mov	r0, #1
   21ca4:	cmp	r1, #0
   21ca8:	beq	21cb4 <fputs@plt+0x10900>
   21cac:	sub	sp, fp, #8
   21cb0:	pop	{r4, sl, fp, pc}
   21cb4:	ldr	r0, [r4, #8]
   21cb8:	ldrd	r0, [r0, #8]
   21cbc:	ldr	r2, [sp, #96]	; 0x60
   21cc0:	ldr	r3, [sp, #100]	; 0x64
   21cc4:	eor	r1, r3, r1
   21cc8:	eor	r0, r2, r0
   21ccc:	orrs	r0, r0, r1
   21cd0:	movwne	r0, #1
   21cd4:	sub	sp, fp, #8
   21cd8:	pop	{r4, sl, fp, pc}
   21cdc:	b	11234 <open64@plt>
   21ce0:	push	{r4, r5, r6, sl, fp, lr}
   21ce4:	add	fp, sp, #16
   21ce8:	sub	sp, sp, #520	; 0x208
   21cec:	mov	r4, r1
   21cf0:	mov	r3, r0
   21cf4:	add	r5, sp, #7
   21cf8:	movw	r2, #17688	; 0x4518
   21cfc:	movt	r2, #8
   21d00:	mov	r0, #512	; 0x200
   21d04:	mov	r1, r5
   21d08:	bl	158b8 <fputs@plt+0x4504>
   21d0c:	mov	r0, r5
   21d10:	bl	111f8 <strlen@plt>
   21d14:	cmp	r0, #1
   21d18:	blt	21d38 <fputs@plt+0x10984>
   21d1c:	ldrb	r1, [r5, r0]
   21d20:	cmp	r1, #47	; 0x2f
   21d24:	beq	21d4c <fputs@plt+0x10998>
   21d28:	sub	r1, r0, #1
   21d2c:	cmp	r0, #2
   21d30:	mov	r0, r1
   21d34:	bge	21d1c <fputs@plt+0x10968>
   21d38:	mov	r0, #1
   21d3c:	ldrb	r1, [sp, #7]
   21d40:	cmp	r1, #47	; 0x2f
   21d44:	movne	r1, #46	; 0x2e
   21d48:	strbne	r1, [sp, #7]
   21d4c:	mov	r6, #0
   21d50:	strb	r6, [r5, r0]
   21d54:	mov	r0, r5
   21d58:	mov	r1, #0
   21d5c:	mov	r2, #0
   21d60:	bl	21da4 <fputs@plt+0x109f0>
   21d64:	str	r0, [r4]
   21d68:	cmn	r0, #1
   21d6c:	bgt	21d90 <fputs@plt+0x109dc>
   21d70:	movw	r0, #31035	; 0x793b
   21d74:	bl	21f24 <fputs@plt+0x10b70>
   21d78:	mov	r6, r0
   21d7c:	movw	r1, #17520	; 0x4470
   21d80:	movt	r1, #8
   21d84:	add	r2, sp, #7
   21d88:	movw	r3, #31035	; 0x793b
   21d8c:	bl	21eb8 <fputs@plt+0x10b04>
   21d90:	mov	r0, r6
   21d94:	sub	sp, fp, #16
   21d98:	pop	{r4, r5, r6, sl, fp, pc}
   21d9c:	mov	r0, #30
   21da0:	b	110f0 <sysconf@plt>
   21da4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21da8:	add	fp, sp, #28
   21dac:	sub	sp, sp, #108	; 0x6c
   21db0:	mov	r8, r2
   21db4:	mov	r9, r1
   21db8:	mov	r7, r0
   21dbc:	cmp	r2, #0
   21dc0:	mov	r4, r2
   21dc4:	moveq	r4, #420	; 0x1a4
   21dc8:	orr	r6, r1, #524288	; 0x80000
   21dcc:	movw	sl, #37804	; 0x93ac
   21dd0:	movt	sl, #9
   21dd4:	ldr	r3, [sl, #4]
   21dd8:	mov	r0, r7
   21ddc:	mov	r1, r6
   21de0:	mov	r2, r4
   21de4:	blx	r3
   21de8:	mov	r5, r0
   21dec:	cmn	r0, #1
   21df0:	ble	21e44 <fputs@plt+0x10a90>
   21df4:	cmp	r5, #2
   21df8:	bgt	21e58 <fputs@plt+0x10aa4>
   21dfc:	ldr	r1, [sl, #16]
   21e00:	mov	r0, r5
   21e04:	blx	r1
   21e08:	mov	r0, #28
   21e0c:	movw	r1, #17607	; 0x44c7
   21e10:	movt	r1, #8
   21e14:	mov	r2, r7
   21e18:	mov	r3, r5
   21e1c:	bl	158e8 <fputs@plt+0x4534>
   21e20:	ldr	r3, [sl, #4]
   21e24:	movw	r0, #17650	; 0x44f2
   21e28:	movt	r0, #8
   21e2c:	mov	r1, r9
   21e30:	mov	r2, r8
   21e34:	blx	r3
   21e38:	cmp	r0, #0
   21e3c:	bge	21dd4 <fputs@plt+0x10a20>
   21e40:	b	21ea8 <fputs@plt+0x10af4>
   21e44:	bl	113a8 <__errno_location@plt>
   21e48:	ldr	r0, [r0]
   21e4c:	cmp	r0, #4
   21e50:	beq	21dd4 <fputs@plt+0x10a20>
   21e54:	b	21eac <fputs@plt+0x10af8>
   21e58:	cmp	r8, #0
   21e5c:	beq	21eac <fputs@plt+0x10af8>
   21e60:	ldr	r2, [sl, #64]	; 0x40
   21e64:	mov	r1, sp
   21e68:	mov	r0, r5
   21e6c:	blx	r2
   21e70:	cmp	r0, #0
   21e74:	ldreq	r0, [sp, #48]	; 0x30
   21e78:	ldreq	r1, [sp, #52]	; 0x34
   21e7c:	orrseq	r0, r0, r1
   21e80:	bne	21eac <fputs@plt+0x10af8>
   21e84:	ldr	r0, [sp, #16]
   21e88:	bfc	r0, #9, #23
   21e8c:	cmp	r0, r8
   21e90:	beq	21eac <fputs@plt+0x10af8>
   21e94:	ldr	r2, [sl, #172]	; 0xac
   21e98:	mov	r0, r5
   21e9c:	mov	r1, r8
   21ea0:	blx	r2
   21ea4:	b	21eac <fputs@plt+0x10af8>
   21ea8:	mvn	r5, #0
   21eac:	mov	r0, r5
   21eb0:	sub	sp, fp, #28
   21eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21eb8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   21ebc:	add	fp, sp, #24
   21ec0:	sub	sp, sp, #16
   21ec4:	mov	r8, r3
   21ec8:	mov	r5, r2
   21ecc:	mov	r6, r1
   21ed0:	mov	r7, r0
   21ed4:	bl	113a8 <__errno_location@plt>
   21ed8:	ldr	r4, [r0]
   21edc:	mov	r0, r4
   21ee0:	bl	110a8 <strerror@plt>
   21ee4:	movw	r1, #58763	; 0xe58b
   21ee8:	movt	r1, #7
   21eec:	cmp	r5, #0
   21ef0:	movne	r1, r5
   21ef4:	str	r6, [sp]
   21ef8:	str	r1, [sp, #4]
   21efc:	str	r0, [sp, #8]
   21f00:	movw	r1, #17660	; 0x44fc
   21f04:	movt	r1, #8
   21f08:	mov	r0, r7
   21f0c:	mov	r2, r8
   21f10:	mov	r3, r4
   21f14:	bl	158e8 <fputs@plt+0x4534>
   21f18:	mov	r0, r7
   21f1c:	sub	sp, fp, #24
   21f20:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21f24:	mov	r1, r0
   21f28:	movw	r2, #17691	; 0x451b
   21f2c:	movt	r2, #8
   21f30:	mov	r0, #14
   21f34:	b	21f38 <fputs@plt+0x10b84>
   21f38:	push	{r4, sl, fp, lr}
   21f3c:	add	fp, sp, #8
   21f40:	sub	sp, sp, #8
   21f44:	mov	r3, r1
   21f48:	mov	r4, r0
   21f4c:	movw	r0, #17101	; 0x42cd
   21f50:	movt	r0, #8
   21f54:	add	r0, r0, #20
   21f58:	str	r0, [sp]
   21f5c:	movw	r1, #17708	; 0x452c
   21f60:	movt	r1, #8
   21f64:	mov	r0, r4
   21f68:	bl	158e8 <fputs@plt+0x4534>
   21f6c:	mov	r0, r4
   21f70:	sub	sp, fp, #8
   21f74:	pop	{r4, sl, fp, pc}
   21f78:	push	{r4, r5, r6, r7, fp, lr}
   21f7c:	add	fp, sp, #16
   21f80:	ldr	r6, [r0, #8]
   21f84:	ldr	r5, [r6, #36]	; 0x24
   21f88:	cmp	r5, #0
   21f8c:	beq	21fbc <fputs@plt+0x10c08>
   21f90:	mov	r4, r0
   21f94:	ldr	r1, [r5]
   21f98:	ldr	r7, [r5, #8]
   21f9c:	mov	r0, r4
   21fa0:	movw	r2, #28716	; 0x702c
   21fa4:	bl	21fc8 <fputs@plt+0x10c14>
   21fa8:	mov	r0, r5
   21fac:	bl	14168 <fputs@plt+0x2db4>
   21fb0:	cmp	r7, #0
   21fb4:	mov	r5, r7
   21fb8:	bne	21f94 <fputs@plt+0x10be0>
   21fbc:	mov	r0, #0
   21fc0:	str	r0, [r6, #36]	; 0x24
   21fc4:	pop	{r4, r5, r6, r7, fp, pc}
   21fc8:	push	{r4, r5, fp, lr}
   21fcc:	add	fp, sp, #8
   21fd0:	mov	r4, r2
   21fd4:	mov	r5, r0
   21fd8:	movw	r0, #37804	; 0x93ac
   21fdc:	movt	r0, #9
   21fe0:	ldr	r2, [r0, #16]
   21fe4:	mov	r0, r1
   21fe8:	blx	r2
   21fec:	cmp	r0, #0
   21ff0:	popeq	{r4, r5, fp, pc}
   21ff4:	cmp	r5, #0
   21ff8:	ldrne	r2, [r5, #32]
   21ffc:	moveq	r2, #0
   22000:	movw	r1, #17424	; 0x4410
   22004:	movt	r1, #8
   22008:	movw	r0, #4106	; 0x100a
   2200c:	mov	r3, r4
   22010:	pop	{r4, r5, fp, lr}
   22014:	b	21eb8 <fputs@plt+0x10b04>
   22018:	push	{r4, sl, fp, lr}
   2201c:	add	fp, sp, #8
   22020:	mov	r4, r0
   22024:	ldr	r0, [r0, #72]	; 0x48
   22028:	cmp	r0, #0
   2202c:	popeq	{r4, sl, fp, pc}
   22030:	ldr	r1, [r4, #56]	; 0x38
   22034:	movw	r2, #37804	; 0x93ac
   22038:	movt	r2, #9
   2203c:	ldr	r2, [r2, #280]	; 0x118
   22040:	blx	r2
   22044:	mov	r0, #0
   22048:	vmov.i32	q8, #0	; 0x00000000
   2204c:	str	r0, [r4, #72]	; 0x48
   22050:	add	r0, r4, #48	; 0x30
   22054:	vst1.64	{d16-d17}, [r0]
   22058:	pop	{r4, sl, fp, pc}
   2205c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22060:	add	fp, sp, #28
   22064:	sub	sp, sp, #4
   22068:	mov	r9, r3
   2206c:	mov	r6, r2
   22070:	mov	r8, r0
   22074:	ldr	r0, [r0, #12]
   22078:	mov	r1, #0
   2207c:	str	r1, [sp]
   22080:	bl	112ac <lseek64@plt>
   22084:	cmp	r1, #0
   22088:	blt	22118 <fputs@plt+0x10d64>
   2208c:	ldr	r7, [fp, #12]
   22090:	ldr	r4, [fp, #8]
   22094:	mov	sl, #0
   22098:	ldr	r0, [r8, #12]
   2209c:	movw	r1, #37804	; 0x93ac
   220a0:	movt	r1, #9
   220a4:	ldr	r3, [r1, #100]	; 0x64
   220a8:	mov	r1, r4
   220ac:	mov	r2, r7
   220b0:	blx	r3
   220b4:	mov	r5, r0
   220b8:	cmp	r7, r0
   220bc:	beq	22140 <fputs@plt+0x10d8c>
   220c0:	cmn	r5, #1
   220c4:	ble	220e8 <fputs@plt+0x10d34>
   220c8:	cmp	r5, #0
   220cc:	beq	22140 <fputs@plt+0x10d8c>
   220d0:	adds	r6, r6, r5
   220d4:	adc	r9, r9, r5, asr #31
   220d8:	add	r4, r4, r5
   220dc:	add	sl, r5, sl
   220e0:	sub	r7, r7, r5
   220e4:	b	220f8 <fputs@plt+0x10d44>
   220e8:	bl	113a8 <__errno_location@plt>
   220ec:	ldr	r1, [r0]
   220f0:	cmp	r1, #4
   220f4:	bne	22134 <fputs@plt+0x10d80>
   220f8:	ldr	r0, [r8, #12]
   220fc:	mov	r1, #0
   22100:	str	r1, [sp]
   22104:	mov	r2, r6
   22108:	mov	r3, r9
   2210c:	bl	112ac <lseek64@plt>
   22110:	cmp	r1, #0
   22114:	bge	22098 <fputs@plt+0x10ce4>
   22118:	bl	113a8 <__errno_location@plt>
   2211c:	ldr	r1, [r0]
   22120:	mov	r0, r8
   22124:	bl	2214c <fputs@plt+0x10d98>
   22128:	mvn	r0, #0
   2212c:	sub	sp, fp, #28
   22130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22134:	mov	r0, r8
   22138:	bl	2214c <fputs@plt+0x10d98>
   2213c:	mov	sl, #0
   22140:	add	r0, sl, r5
   22144:	sub	sp, fp, #28
   22148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2214c:	str	r1, [r0, #20]
   22150:	bx	lr
   22154:	push	{fp, lr}
   22158:	mov	fp, sp
   2215c:	sub	sp, sp, #16
   22160:	ldr	r1, [r0, #12]
   22164:	add	r0, r0, #20
   22168:	str	r0, [sp, #8]
   2216c:	ldr	r0, [fp, #12]
   22170:	str	r0, [sp, #4]
   22174:	ldr	r0, [fp, #8]
   22178:	str	r0, [sp]
   2217c:	mov	r0, r1
   22180:	bl	2218c <fputs@plt+0x10dd8>
   22184:	mov	sp, fp
   22188:	pop	{fp, pc}
   2218c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22190:	add	fp, sp, #28
   22194:	sub	sp, sp, #4
   22198:	mov	r9, r3
   2219c:	mov	r5, r2
   221a0:	mov	r6, r0
   221a4:	ldr	r7, [fp, #12]
   221a8:	bfc	r7, #17, #15
   221ac:	mov	sl, #0
   221b0:	movw	r8, #37804	; 0x93ac
   221b4:	movt	r8, #9
   221b8:	str	sl, [sp]
   221bc:	mov	r0, r6
   221c0:	mov	r2, r5
   221c4:	mov	r3, r9
   221c8:	bl	112ac <lseek64@plt>
   221cc:	cmp	r1, #0
   221d0:	blt	22208 <fputs@plt+0x10e54>
   221d4:	ldr	r3, [r8, #136]	; 0x88
   221d8:	mov	r0, r6
   221dc:	ldr	r1, [fp, #8]
   221e0:	mov	r2, r7
   221e4:	blx	r3
   221e8:	mov	r4, r0
   221ec:	cmn	r0, #1
   221f0:	bgt	2221c <fputs@plt+0x10e68>
   221f4:	bl	113a8 <__errno_location@plt>
   221f8:	ldr	r0, [r0]
   221fc:	cmp	r0, #4
   22200:	beq	221b8 <fputs@plt+0x10e04>
   22204:	b	2220c <fputs@plt+0x10e58>
   22208:	mvn	r4, #0
   2220c:	bl	113a8 <__errno_location@plt>
   22210:	ldr	r0, [r0]
   22214:	ldr	r1, [fp, #16]
   22218:	str	r0, [r1]
   2221c:	mov	r0, r4
   22220:	sub	sp, fp, #28
   22224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22228:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2222c:	add	fp, sp, #24
   22230:	mov	r4, r3
   22234:	mov	r5, r2
   22238:	mov	r6, r0
   2223c:	movw	r8, #37804	; 0x93ac
   22240:	movt	r8, #9
   22244:	ldr	r1, [r8, #76]	; 0x4c
   22248:	mov	r0, r6
   2224c:	mov	r2, r5
   22250:	mov	r3, r4
   22254:	blx	r1
   22258:	mov	r7, r0
   2225c:	cmn	r0, #1
   22260:	bgt	22274 <fputs@plt+0x10ec0>
   22264:	bl	113a8 <__errno_location@plt>
   22268:	ldr	r0, [r0]
   2226c:	cmp	r0, #4
   22270:	beq	22244 <fputs@plt+0x10e90>
   22274:	mov	r0, r7
   22278:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2227c:	b	11180 <fsync@plt>
   22280:	mov	r2, r1
   22284:	ldrh	r1, [r0, #18]
   22288:	and	r1, r1, #3
   2228c:	cmp	r1, #1
   22290:	bne	22328 <fputs@plt+0x10f74>
   22294:	push	{r4, r5, fp, lr}
   22298:	add	fp, sp, #8
   2229c:	sub	sp, sp, #32
   222a0:	ldr	r4, [r0, #8]
   222a4:	ldrb	r2, [r4, #21]
   222a8:	mov	r1, #0
   222ac:	cmp	r2, #0
   222b0:	bne	2231c <fputs@plt+0x10f68>
   222b4:	mov	r1, #0
   222b8:	str	r1, [sp, #20]
   222bc:	movw	r1, #510	; 0x1fe
   222c0:	str	r1, [sp, #16]
   222c4:	mov	r5, #1
   222c8:	str	r5, [sp]
   222cc:	movw	r1, #37800	; 0x93a8
   222d0:	movt	r1, #9
   222d4:	ldr	r1, [r1]
   222d8:	add	r1, r1, #2
   222dc:	str	r1, [sp, #8]
   222e0:	asr	r1, r1, #31
   222e4:	str	r1, [sp, #12]
   222e8:	movw	r1, #37804	; 0x93ac
   222ec:	movt	r1, #9
   222f0:	ldr	r3, [r1, #88]	; 0x58
   222f4:	ldr	r0, [r0, #12]
   222f8:	mov	r2, sp
   222fc:	mov	r1, #13
   22300:	blx	r3
   22304:	mov	r1, r0
   22308:	cmp	r0, #0
   2230c:	strbge	r5, [r4, #21]
   22310:	ldrge	r0, [r4, #32]
   22314:	addge	r0, r0, #1
   22318:	strge	r0, [r4, #32]
   2231c:	mov	r0, r1
   22320:	sub	sp, fp, #8
   22324:	pop	{r4, r5, fp, pc}
   22328:	movw	r1, #37804	; 0x93ac
   2232c:	movt	r1, #9
   22330:	ldr	r3, [r1, #88]	; 0x58
   22334:	ldr	r0, [r0, #12]
   22338:	mov	r1, #13
   2233c:	bx	r3
   22340:	mov	r1, r0
   22344:	sub	r2, r0, #1
   22348:	mov	r0, #5
   2234c:	cmp	r2, #36	; 0x24
   22350:	bhi	223f4 <fputs@plt+0x11040>
   22354:	add	r1, pc, #0
   22358:	ldr	pc, [r1, r2, lsl #2]
   2235c:	andeq	r2, r2, r4, lsl #8
   22360:	strdeq	r2, [r2], -ip
   22364:	strdeq	r2, [r2], -ip
   22368:	strdeq	r2, [r2], -r0
   2236c:	strdeq	r2, [r2], -ip
   22370:	strdeq	r2, [r2], -ip
   22374:	strdeq	r2, [r2], -ip
   22378:	strdeq	r2, [r2], -ip
   2237c:	strdeq	r2, [r2], -ip
   22380:	strdeq	r2, [r2], -ip
   22384:	strdeq	r2, [r2], -r0
   22388:	strdeq	r2, [r2], -ip
   2238c:	strdeq	r2, [r2], -r0
   22390:	strdeq	r2, [r2], -ip
   22394:	strdeq	r2, [r2], -ip
   22398:	strdeq	r2, [r2], -r0
   2239c:	strdeq	r2, [r2], -ip
   223a0:	strdeq	r2, [r2], -ip
   223a4:	strdeq	r2, [r2], -ip
   223a8:	strdeq	r2, [r2], -ip
   223ac:	strdeq	r2, [r2], -ip
   223b0:	strdeq	r2, [r2], -ip
   223b4:	strdeq	r2, [r2], -ip
   223b8:	strdeq	r2, [r2], -ip
   223bc:	strdeq	r2, [r2], -ip
   223c0:	strdeq	r2, [r2], -ip
   223c4:	strdeq	r2, [r2], -ip
   223c8:	strdeq	r2, [r2], -ip
   223cc:	strdeq	r2, [r2], -ip
   223d0:	strdeq	r2, [r2], -ip
   223d4:	strdeq	r2, [r2], -ip
   223d8:	strdeq	r2, [r2], -ip
   223dc:	strdeq	r2, [r2], -ip
   223e0:	strdeq	r2, [r2], -ip
   223e4:	strdeq	r2, [r2], -ip
   223e8:	strdeq	r2, [r2], -ip
   223ec:	strdeq	r2, [r2], -r0
   223f0:	bx	lr
   223f4:	cmp	r1, #110	; 0x6e
   223f8:	bxeq	lr
   223fc:	movw	r0, #3850	; 0xf0a
   22400:	bx	lr
   22404:	mov	r0, #3
   22408:	bx	lr
   2240c:	push	{r4, r5, r6, r7, fp, lr}
   22410:	add	fp, sp, #16
   22414:	sub	sp, sp, #32
   22418:	mov	r4, r0
   2241c:	ldrb	r0, [r0, #16]
   22420:	mov	r6, #0
   22424:	cmp	r0, r1
   22428:	ble	2259c <fputs@plt+0x111e8>
   2242c:	mov	r5, r1
   22430:	ldr	r7, [r4, #8]
   22434:	cmp	r0, #2
   22438:	bcc	22500 <fputs@plt+0x1114c>
   2243c:	cmp	r5, #1
   22440:	bne	224a0 <fputs@plt+0x110ec>
   22444:	mov	r0, #0
   22448:	str	r0, [sp, #20]
   2244c:	movw	r1, #510	; 0x1fe
   22450:	str	r1, [sp, #16]
   22454:	str	r0, [sp]
   22458:	movw	r0, #37800	; 0x93a8
   2245c:	movt	r0, #9
   22460:	ldr	r0, [r0]
   22464:	add	r0, r0, #2
   22468:	str	r0, [sp, #8]
   2246c:	asr	r0, r0, #31
   22470:	str	r0, [sp, #12]
   22474:	mov	r1, sp
   22478:	mov	r0, r4
   2247c:	bl	22280 <fputs@plt+0x10ecc>
   22480:	cmp	r0, #0
   22484:	beq	224a0 <fputs@plt+0x110ec>
   22488:	bl	113a8 <__errno_location@plt>
   2248c:	ldr	r1, [r0]
   22490:	mov	r0, r4
   22494:	bl	2214c <fputs@plt+0x10d98>
   22498:	movw	r6, #2314	; 0x90a
   2249c:	b	2259c <fputs@plt+0x111e8>
   224a0:	mov	r0, #0
   224a4:	str	r0, [sp, #20]
   224a8:	mov	r0, #2
   224ac:	str	r0, [sp, #16]
   224b0:	str	r0, [sp]
   224b4:	movw	r0, #37800	; 0x93a8
   224b8:	movt	r0, #9
   224bc:	ldr	r0, [r0]
   224c0:	str	r0, [sp, #8]
   224c4:	asr	r0, r0, #31
   224c8:	str	r0, [sp, #12]
   224cc:	mov	r1, sp
   224d0:	mov	r0, r4
   224d4:	bl	22280 <fputs@plt+0x10ecc>
   224d8:	cmp	r0, #0
   224dc:	beq	224f8 <fputs@plt+0x11144>
   224e0:	bl	113a8 <__errno_location@plt>
   224e4:	ldr	r1, [r0]
   224e8:	mov	r0, r4
   224ec:	bl	2214c <fputs@plt+0x10d98>
   224f0:	movw	r6, #2058	; 0x80a
   224f4:	b	2259c <fputs@plt+0x111e8>
   224f8:	mov	r0, #1
   224fc:	strb	r0, [r7, #20]
   22500:	cmp	r5, #0
   22504:	beq	22514 <fputs@plt+0x11160>
   22508:	strb	r5, [r4, #16]
   2250c:	mov	r6, #0
   22510:	b	2259c <fputs@plt+0x111e8>
   22514:	ldr	r0, [r7, #16]
   22518:	subs	r0, r0, #1
   2251c:	str	r0, [r7, #16]
   22520:	mov	r6, #0
   22524:	bne	2257c <fputs@plt+0x111c8>
   22528:	mov	r1, sp
   2252c:	vmov.i32	q8, #0	; 0x00000000
   22530:	add	r0, r1, #8
   22534:	vst1.64	{d16-d17}, [r0]
   22538:	mov	r0, #2
   2253c:	str	r0, [sp]
   22540:	mov	r0, r4
   22544:	bl	22280 <fputs@plt+0x10ecc>
   22548:	cmp	r0, #0
   2254c:	beq	22574 <fputs@plt+0x111c0>
   22550:	bl	113a8 <__errno_location@plt>
   22554:	ldr	r1, [r0]
   22558:	mov	r0, r4
   2255c:	bl	2214c <fputs@plt+0x10d98>
   22560:	mov	r0, #0
   22564:	strb	r0, [r7, #20]
   22568:	strb	r0, [r4, #16]
   2256c:	movw	r6, #2058	; 0x80a
   22570:	b	2257c <fputs@plt+0x111c8>
   22574:	mov	r6, #0
   22578:	strb	r6, [r7, #20]
   2257c:	ldr	r0, [r7, #32]
   22580:	subs	r0, r0, #1
   22584:	str	r0, [r7, #32]
   22588:	bne	22594 <fputs@plt+0x111e0>
   2258c:	mov	r0, r4
   22590:	bl	21f78 <fputs@plt+0x10bc4>
   22594:	cmp	r6, #0
   22598:	beq	22508 <fputs@plt+0x11154>
   2259c:	mov	r0, r6
   225a0:	sub	sp, fp, #16
   225a4:	pop	{r4, r5, r6, r7, fp, pc}
   225a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   225ac:	add	fp, sp, #28
   225b0:	sub	sp, sp, #140	; 0x8c
   225b4:	mov	r6, r3
   225b8:	mov	r7, r2
   225bc:	mov	r4, r0
   225c0:	ldr	r0, [r0, #40]	; 0x28
   225c4:	cmp	r0, #1
   225c8:	blt	22714 <fputs@plt+0x11360>
   225cc:	ldr	r0, [r4, #12]
   225d0:	movw	r1, #37804	; 0x93ac
   225d4:	movt	r1, #9
   225d8:	ldr	r2, [r1, #64]	; 0x40
   225dc:	add	r1, sp, #32
   225e0:	blx	r2
   225e4:	movw	r5, #1802	; 0x70a
   225e8:	cmp	r0, #0
   225ec:	bne	227a8 <fputs@plt+0x113f4>
   225f0:	ldr	r2, [r4, #40]	; 0x28
   225f4:	str	r7, [sp, #12]
   225f8:	adds	r0, r7, r2
   225fc:	str	r6, [sp, #16]
   22600:	adc	r1, r6, r2, asr #31
   22604:	subs	r5, r0, #1
   22608:	sbc	r6, r1, #0
   2260c:	asr	r3, r2, #31
   22610:	mov	r0, r5
   22614:	mov	r1, r6
   22618:	bl	7da58 <fputs@plt+0x6c6a4>
   2261c:	subs	r0, r5, r2
   22620:	sbc	r8, r6, r3
   22624:	ldr	r5, [sp, #80]	; 0x50
   22628:	ldr	r6, [sp, #84]	; 0x54
   2262c:	str	r0, [sp, #28]
   22630:	subs	r0, r5, r0
   22634:	sbcs	r0, r6, r8
   22638:	bge	2270c <fputs@plt+0x11358>
   2263c:	ldr	r7, [sp, #88]	; 0x58
   22640:	asr	r9, r7, #31
   22644:	mov	r0, r5
   22648:	mov	r1, r6
   2264c:	mov	r2, r7
   22650:	mov	r3, r9
   22654:	bl	7da58 <fputs@plt+0x6c6a4>
   22658:	adds	r0, r7, r5
   2265c:	adc	r1, r9, r6
   22660:	subs	r0, r0, #1
   22664:	sbc	r1, r1, #0
   22668:	subs	r5, r0, r2
   2266c:	sbc	r6, r1, r3
   22670:	ldr	r0, [sp, #28]
   22674:	adds	r0, r0, r7
   22678:	adc	r1, r8, r7, asr #31
   2267c:	subs	r9, r0, #1
   22680:	sbc	sl, r1, #0
   22684:	subs	r0, r5, r9
   22688:	sbcs	r0, r6, sl
   2268c:	bge	2270c <fputs@plt+0x11358>
   22690:	ldr	r0, [sp, #28]
   22694:	subs	r0, r0, #1
   22698:	str	r0, [sp, #24]
   2269c:	sbc	r0, r8, #0
   226a0:	str	r0, [sp, #20]
   226a4:	movw	r0, #58763	; 0xe58b
   226a8:	movt	r0, #7
   226ac:	str	r0, [sp]
   226b0:	mov	r0, #1
   226b4:	str	r0, [sp, #4]
   226b8:	ldr	r0, [sp, #28]
   226bc:	subs	r0, r5, r0
   226c0:	sbcs	r0, r6, r8
   226c4:	mov	r0, #0
   226c8:	movwlt	r0, #1
   226cc:	cmp	r0, #0
   226d0:	ldr	r0, [sp, #24]
   226d4:	moveq	r5, r0
   226d8:	ldr	r0, [sp, #20]
   226dc:	moveq	r6, r0
   226e0:	mov	r0, r4
   226e4:	mov	r2, r5
   226e8:	mov	r3, r6
   226ec:	bl	22154 <fputs@plt+0x10da0>
   226f0:	adds	r5, r5, r7
   226f4:	adc	r6, r6, r7, asr #31
   226f8:	cmp	r0, #1
   226fc:	bne	227a4 <fputs@plt+0x113f0>
   22700:	subs	r0, r5, r9
   22704:	sbcs	r0, r6, sl
   22708:	blt	226a4 <fputs@plt+0x112f0>
   2270c:	ldr	r6, [sp, #16]
   22710:	ldr	r7, [sp, #12]
   22714:	ldrd	r0, [r4, #64]	; 0x40
   22718:	mov	r5, #0
   2271c:	subs	r0, r0, #1
   22720:	sbcs	r0, r1, #0
   22724:	blt	227a8 <fputs@plt+0x113f4>
   22728:	ldrd	r0, [r4, #48]	; 0x30
   2272c:	subs	r0, r0, r7
   22730:	sbcs	r0, r1, r6
   22734:	bge	227a8 <fputs@plt+0x113f4>
   22738:	ldr	r0, [r4, #40]	; 0x28
   2273c:	cmp	r0, #0
   22740:	ble	2275c <fputs@plt+0x113a8>
   22744:	mov	r0, r4
   22748:	mov	r2, r7
   2274c:	mov	r3, r6
   22750:	bl	22898 <fputs@plt+0x114e4>
   22754:	mov	r5, r0
   22758:	b	227a8 <fputs@plt+0x113f4>
   2275c:	ldr	r0, [r4, #12]
   22760:	mov	r2, r7
   22764:	mov	r3, r6
   22768:	bl	22228 <fputs@plt+0x10e74>
   2276c:	cmp	r0, #0
   22770:	beq	22744 <fputs@plt+0x11390>
   22774:	bl	113a8 <__errno_location@plt>
   22778:	ldr	r1, [r0]
   2277c:	mov	r0, r4
   22780:	bl	2214c <fputs@plt+0x10d98>
   22784:	ldr	r2, [r4, #32]
   22788:	movw	r5, #1546	; 0x60a
   2278c:	movw	r1, #17450	; 0x442a
   22790:	movt	r1, #8
   22794:	movw	r0, #1546	; 0x60a
   22798:	movw	r3, #31242	; 0x7a0a
   2279c:	bl	21eb8 <fputs@plt+0x10b04>
   227a0:	b	227a8 <fputs@plt+0x113f4>
   227a4:	movw	r5, #778	; 0x30a
   227a8:	mov	r0, r5
   227ac:	sub	sp, fp, #28
   227b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   227b4:	ldr	r3, [r2]
   227b8:	cmn	r3, #1
   227bc:	ble	227d8 <fputs@plt+0x11424>
   227c0:	cmp	r3, #0
   227c4:	ldrh	r2, [r0, #18]
   227c8:	biceq	r1, r2, r1
   227cc:	orrne	r1, r2, r1
   227d0:	strh	r1, [r0, #18]
   227d4:	bx	lr
   227d8:	ldrh	r0, [r0, #18]
   227dc:	ands	r0, r0, r1
   227e0:	movwne	r0, #1
   227e4:	str	r0, [r2]
   227e8:	bx	lr
   227ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   227f0:	add	fp, sp, #28
   227f4:	sub	sp, sp, #28
   227f8:	mov	r4, r1
   227fc:	mov	r5, r0
   22800:	sub	r6, r0, #2
   22804:	bl	22940 <fputs@plt+0x1158c>
   22808:	mov	sl, r0
   2280c:	mvn	r8, #0
   22810:	mov	r9, #0
   22814:	mov	r7, #0
   22818:	mov	r0, #8
   2281c:	add	r1, sp, #16
   22820:	bl	159a8 <fputs@plt+0x45f4>
   22824:	strb	r9, [r4, r6]
   22828:	ldr	r0, [sp, #16]
   2282c:	ldr	r1, [sp, #20]
   22830:	stm	sp, {r0, r1, r9}
   22834:	mov	r0, r5
   22838:	mov	r1, r4
   2283c:	movw	r2, #17744	; 0x4550
   22840:	movt	r2, #8
   22844:	mov	r3, sl
   22848:	bl	158b8 <fputs@plt+0x4504>
   2284c:	ldrb	r0, [r4, r6]
   22850:	cmp	r0, #0
   22854:	bne	22888 <fputs@plt+0x114d4>
   22858:	add	r8, r8, #1
   2285c:	cmp	r8, #10
   22860:	bhi	22888 <fputs@plt+0x114d4>
   22864:	movw	r0, #37804	; 0x93ac
   22868:	movt	r0, #9
   2286c:	ldr	r2, [r0, #28]
   22870:	mov	r0, r4
   22874:	mov	r1, #0
   22878:	blx	r2
   2287c:	cmp	r0, #0
   22880:	beq	22818 <fputs@plt+0x11464>
   22884:	b	2288c <fputs@plt+0x114d8>
   22888:	mov	r7, #1
   2288c:	mov	r0, r7
   22890:	sub	sp, fp, #28
   22894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22898:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2289c:	add	fp, sp, #24
   228a0:	sub	sp, sp, #104	; 0x68
   228a4:	mov	r4, r0
   228a8:	ldr	r0, [r0, #44]	; 0x2c
   228ac:	mov	r5, #0
   228b0:	cmp	r0, #0
   228b4:	bgt	22928 <fputs@plt+0x11574>
   228b8:	cmn	r3, #1
   228bc:	ble	22904 <fputs@plt+0x11550>
   228c0:	ldr	r8, [r4, #48]	; 0x30
   228c4:	ldr	r1, [r4, #52]	; 0x34
   228c8:	ldrd	r6, [r4, #64]	; 0x40
   228cc:	mov	r5, #0
   228d0:	subs	r0, r6, r2
   228d4:	sbcs	r0, r7, r3
   228d8:	mov	r0, #0
   228dc:	movwlt	r0, #1
   228e0:	cmp	r0, #0
   228e4:	movne	r3, r7
   228e8:	eor	r0, r3, r1
   228ec:	movne	r2, r6
   228f0:	eor	r1, r2, r8
   228f4:	orrs	r0, r1, r0
   228f8:	movne	r0, r4
   228fc:	blne	22a0c <fputs@plt+0x11658>
   22900:	b	22928 <fputs@plt+0x11574>
   22904:	ldr	r0, [r4, #12]
   22908:	movw	r1, #37804	; 0x93ac
   2290c:	movt	r1, #9
   22910:	ldr	r2, [r1, #64]	; 0x40
   22914:	mov	r1, sp
   22918:	blx	r2
   2291c:	movw	r5, #1802	; 0x70a
   22920:	cmp	r0, #0
   22924:	beq	22934 <fputs@plt+0x11580>
   22928:	mov	r0, r5
   2292c:	sub	sp, fp, #24
   22930:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22934:	ldr	r2, [sp, #48]	; 0x30
   22938:	ldr	r3, [sp, #52]	; 0x34
   2293c:	b	228c0 <fputs@plt+0x1150c>
   22940:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22944:	add	fp, sp, #24
   22948:	sub	sp, sp, #104	; 0x68
   2294c:	movw	r0, #55572	; 0xd914
   22950:	movt	r0, #9
   22954:	ldr	r4, [r0]
   22958:	movw	r6, #38140	; 0x94fc
   2295c:	movt	r6, #9
   22960:	ldr	r0, [r6]
   22964:	cmp	r0, #0
   22968:	bne	2297c <fputs@plt+0x115c8>
   2296c:	movw	r0, #17779	; 0x4573
   22970:	movt	r0, #8
   22974:	bl	11138 <getenv@plt>
   22978:	str	r0, [r6]
   2297c:	ldr	r0, [r6, #4]
   22980:	cmp	r0, #0
   22984:	bne	22998 <fputs@plt+0x115e4>
   22988:	movw	r0, #17786	; 0x457a
   2298c:	movt	r0, #8
   22990:	bl	11138 <getenv@plt>
   22994:	str	r0, [r6, #4]
   22998:	mov	r7, #0
   2299c:	movw	r5, #37804	; 0x93ac
   229a0:	movt	r5, #9
   229a4:	mov	r8, sp
   229a8:	cmp	r4, #0
   229ac:	beq	229f0 <fputs@plt+0x1163c>
   229b0:	ldr	r2, [r5, #52]	; 0x34
   229b4:	mov	r0, r4
   229b8:	mov	r1, r8
   229bc:	blx	r2
   229c0:	cmp	r0, #0
   229c4:	bne	229f0 <fputs@plt+0x1163c>
   229c8:	ldr	r0, [sp, #16]
   229cc:	and	r0, r0, #61440	; 0xf000
   229d0:	cmp	r0, #16384	; 0x4000
   229d4:	bne	229f0 <fputs@plt+0x1163c>
   229d8:	ldr	r2, [r5, #28]
   229dc:	mov	r0, r4
   229e0:	mov	r1, #7
   229e4:	blx	r2
   229e8:	cmp	r0, #0
   229ec:	beq	22a00 <fputs@plt+0x1164c>
   229f0:	ldr	r4, [r6, r7, lsl #2]
   229f4:	add	r7, r7, #1
   229f8:	cmp	r7, #6
   229fc:	bcc	229a8 <fputs@plt+0x115f4>
   22a00:	mov	r0, r4
   22a04:	sub	sp, fp, #24
   22a08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a10:	add	fp, sp, #28
   22a14:	sub	sp, sp, #20
   22a18:	mov	r9, r3
   22a1c:	mov	r8, r2
   22a20:	mov	sl, r0
   22a24:	mov	r7, r0
   22a28:	ldr	r1, [r7, #56]!	; 0x38
   22a2c:	ldr	r2, [r7, #-44]	; 0xffffffd4
   22a30:	ldr	r6, [r7, #16]
   22a34:	cmp	r6, #0
   22a38:	beq	22ae8 <fputs@plt+0x11734>
   22a3c:	str	r2, [sp, #16]
   22a40:	ldr	r0, [r7, #4]
   22a44:	ldrd	r4, [sl, #48]	; 0x30
   22a48:	eor	r0, r0, r5
   22a4c:	eor	r2, r1, r4
   22a50:	orrs	r0, r2, r0
   22a54:	beq	22a70 <fputs@plt+0x116bc>
   22a58:	add	r0, r6, r4
   22a5c:	sub	r1, r1, r4
   22a60:	movw	r2, #37804	; 0x93ac
   22a64:	movt	r2, #9
   22a68:	ldr	r2, [r2, #280]	; 0x118
   22a6c:	blx	r2
   22a70:	movw	r0, #37804	; 0x93ac
   22a74:	movt	r0, #9
   22a78:	ldr	r5, [r0, #292]	; 0x124
   22a7c:	mov	r0, r6
   22a80:	mov	r1, r4
   22a84:	mov	r2, r8
   22a88:	mov	r3, #1
   22a8c:	blx	r5
   22a90:	mov	r5, r0
   22a94:	add	r0, r0, #1
   22a98:	cmp	r0, #1
   22a9c:	bhi	22b58 <fputs@plt+0x117a4>
   22aa0:	movw	r0, #37804	; 0x93ac
   22aa4:	movt	r0, #9
   22aa8:	ldr	r2, [r0, #280]	; 0x118
   22aac:	mov	r0, r6
   22ab0:	mov	r1, r4
   22ab4:	blx	r2
   22ab8:	movw	r6, #17573	; 0x44a5
   22abc:	movt	r6, #8
   22ac0:	cmp	r5, #0
   22ac4:	ldr	r2, [sp, #16]
   22ac8:	beq	22af0 <fputs@plt+0x1173c>
   22acc:	cmn	r5, #1
   22ad0:	beq	22b2c <fputs@plt+0x11778>
   22ad4:	str	r5, [sl, #72]	; 0x48
   22ad8:	strd	r8, [r7]
   22adc:	strd	r8, [sl, #48]	; 0x30
   22ae0:	sub	sp, fp, #28
   22ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ae8:	movw	r6, #17561	; 0x4499
   22aec:	movt	r6, #8
   22af0:	movw	r0, #37804	; 0x93ac
   22af4:	movt	r0, #9
   22af8:	ldr	r5, [r0, #268]	; 0x10c
   22afc:	mov	r0, #0
   22b00:	str	r0, [sp, #8]
   22b04:	str	r0, [sp, #12]
   22b08:	str	r2, [sp]
   22b0c:	mov	r0, #0
   22b10:	mov	r1, r8
   22b14:	mov	r2, #1
   22b18:	mov	r3, #1
   22b1c:	blx	r5
   22b20:	mov	r5, r0
   22b24:	cmn	r5, #1
   22b28:	bne	22ad4 <fputs@plt+0x11720>
   22b2c:	ldr	r2, [sl, #32]
   22b30:	mov	r5, #0
   22b34:	mov	r0, #0
   22b38:	mov	r1, r6
   22b3c:	movw	r3, #32299	; 0x7e2b
   22b40:	bl	21eb8 <fputs@plt+0x10b04>
   22b44:	str	r5, [sl, #64]	; 0x40
   22b48:	str	r5, [sl, #68]	; 0x44
   22b4c:	mov	r8, #0
   22b50:	mov	r9, #0
   22b54:	b	22ad4 <fputs@plt+0x11720>
   22b58:	movw	r6, #17573	; 0x44a5
   22b5c:	movt	r6, #8
   22b60:	cmn	r5, #1
   22b64:	bne	22ad4 <fputs@plt+0x11720>
   22b68:	b	22b2c <fputs@plt+0x11778>
   22b6c:	push	{fp, lr}
   22b70:	mov	fp, sp
   22b74:	movw	r0, #37804	; 0x93ac
   22b78:	movt	r0, #9
   22b7c:	ldr	r0, [r0, #304]	; 0x130
   22b80:	blx	r0
   22b84:	asr	r1, r0, #31
   22b88:	add	r1, r0, r1, lsr #17
   22b8c:	asr	r1, r1, #15
   22b90:	cmp	r0, #32768	; 0x8000
   22b94:	movwlt	r1, #1
   22b98:	mov	r0, r1
   22b9c:	pop	{fp, pc}
   22ba0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22ba4:	add	fp, sp, #28
   22ba8:	sub	sp, sp, #108	; 0x6c
   22bac:	mov	r4, r0
   22bb0:	mov	r0, #16
   22bb4:	mov	r1, #0
   22bb8:	bl	14138 <fputs@plt+0x2d84>
   22bbc:	cmp	r0, #0
   22bc0:	beq	22c08 <fputs@plt+0x11854>
   22bc4:	mov	r5, r0
   22bc8:	vmov.i32	q8, #0	; 0x00000000
   22bcc:	vst1.32	{d16-d17}, [r5]
   22bd0:	ldr	r8, [r4, #8]
   22bd4:	ldr	r6, [r8, #28]
   22bd8:	cmp	r6, #0
   22bdc:	beq	22c10 <fputs@plt+0x1185c>
   22be0:	str	r6, [r5]
   22be4:	ldr	r0, [r6, #28]
   22be8:	add	r0, r0, #1
   22bec:	str	r0, [r6, #28]
   22bf0:	str	r5, [r4, #36]	; 0x24
   22bf4:	ldr	r0, [r6, #32]
   22bf8:	str	r0, [r5, #4]
   22bfc:	str	r5, [r6, #32]
   22c00:	mov	r7, #0
   22c04:	b	22c48 <fputs@plt+0x11894>
   22c08:	mov	r7, #7
   22c0c:	b	22c48 <fputs@plt+0x11894>
   22c10:	movw	r0, #37804	; 0x93ac
   22c14:	movt	r0, #9
   22c18:	ldr	r2, [r0, #64]	; 0x40
   22c1c:	ldr	r0, [r4, #12]
   22c20:	ldr	r9, [r4, #32]
   22c24:	mov	r1, sp
   22c28:	blx	r2
   22c2c:	movw	r7, #1802	; 0x70a
   22c30:	cmp	r0, #0
   22c34:	beq	22c54 <fputs@plt+0x118a0>
   22c38:	mov	r0, r4
   22c3c:	bl	22e9c <fputs@plt+0x11ae8>
   22c40:	mov	r0, r5
   22c44:	bl	14168 <fputs@plt+0x2db4>
   22c48:	mov	r0, r7
   22c4c:	sub	sp, fp, #28
   22c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c54:	mov	r0, r9
   22c58:	bl	111f8 <strlen@plt>
   22c5c:	mov	sl, r0
   22c60:	add	r7, r0, #42	; 0x2a
   22c64:	mov	r0, r7
   22c68:	mov	r1, #0
   22c6c:	bl	14138 <fputs@plt+0x2d84>
   22c70:	cmp	r0, #0
   22c74:	beq	22d64 <fputs@plt+0x119b0>
   22c78:	mov	r6, r0
   22c7c:	mov	r1, #0
   22c80:	mov	r2, r7
   22c84:	bl	11174 <memset@plt>
   22c88:	add	r1, r6, #36	; 0x24
   22c8c:	str	r1, [r6, #8]
   22c90:	add	r0, sl, #6
   22c94:	mov	sl, r1
   22c98:	movw	r2, #17793	; 0x4581
   22c9c:	movt	r2, #8
   22ca0:	mov	r3, r9
   22ca4:	bl	158b8 <fputs@plt+0x4504>
   22ca8:	mvn	r0, #0
   22cac:	str	r0, [r6, #12]
   22cb0:	ldr	r0, [r4, #8]
   22cb4:	str	r6, [r0, #28]
   22cb8:	ldr	r0, [r4, #8]
   22cbc:	mov	r1, #8
   22cc0:	stm	r6, {r0, r1}
   22cc4:	ldrb	r0, [r8, #21]
   22cc8:	cmp	r0, #0
   22ccc:	bne	22be0 <fputs@plt+0x1182c>
   22cd0:	ldr	r0, [r4, #32]
   22cd4:	movw	r1, #17800	; 0x4588
   22cd8:	movt	r1, #8
   22cdc:	mov	r7, #0
   22ce0:	mov	r2, #0
   22ce4:	bl	201e0 <fputs@plt+0xee2c>
   22ce8:	cmp	r0, #0
   22cec:	movne	r0, #1
   22cf0:	strbne	r0, [r6, #22]
   22cf4:	moveq	r7, #66	; 0x42
   22cf8:	ldr	r2, [sp, #16]
   22cfc:	bfc	r2, #9, #23
   22d00:	mov	r0, sl
   22d04:	mov	r1, r7
   22d08:	bl	21da4 <fputs@plt+0x109f0>
   22d0c:	str	r0, [r6, #12]
   22d10:	cmn	r0, #1
   22d14:	ble	22d6c <fputs@plt+0x119b8>
   22d18:	ldr	r1, [sp, #24]
   22d1c:	ldr	r2, [sp, #28]
   22d20:	bl	22dc4 <fputs@plt+0x11a10>
   22d24:	mov	r0, r4
   22d28:	mov	r1, #1
   22d2c:	mov	r2, #128	; 0x80
   22d30:	mov	r3, #1
   22d34:	bl	22e08 <fputs@plt+0x11a54>
   22d38:	cmp	r0, #0
   22d3c:	beq	22d8c <fputs@plt+0x119d8>
   22d40:	mov	r0, r4
   22d44:	mov	r1, #0
   22d48:	mov	r2, #128	; 0x80
   22d4c:	mov	r3, #1
   22d50:	bl	22e08 <fputs@plt+0x11a54>
   22d54:	mov	r7, r0
   22d58:	cmp	r0, #0
   22d5c:	bne	22c38 <fputs@plt+0x11884>
   22d60:	b	22be0 <fputs@plt+0x1182c>
   22d64:	mov	r7, #7
   22d68:	b	22c38 <fputs@plt+0x11884>
   22d6c:	movw	r0, #31812	; 0x7c44
   22d70:	bl	21f24 <fputs@plt+0x10b70>
   22d74:	mov	r7, r0
   22d78:	movw	r1, #17419	; 0x440b
   22d7c:	movt	r1, #8
   22d80:	mov	r2, sl
   22d84:	movw	r3, #31812	; 0x7c44
   22d88:	b	22dbc <fputs@plt+0x11a08>
   22d8c:	ldr	r0, [r6, #12]
   22d90:	mov	r2, #0
   22d94:	mov	r3, #0
   22d98:	bl	22228 <fputs@plt+0x10e74>
   22d9c:	cmp	r0, #0
   22da0:	beq	22d40 <fputs@plt+0x1198c>
   22da4:	movw	r7, #4618	; 0x120a
   22da8:	movw	r1, #17450	; 0x442a
   22dac:	movt	r1, #8
   22db0:	movw	r0, #4618	; 0x120a
   22db4:	mov	r2, sl
   22db8:	movw	r3, #31828	; 0x7c54
   22dbc:	bl	21eb8 <fputs@plt+0x10b04>
   22dc0:	b	22c38 <fputs@plt+0x11884>
   22dc4:	push	{r4, r5, r6, r7, fp, lr}
   22dc8:	add	fp, sp, #16
   22dcc:	mov	r4, r2
   22dd0:	mov	r5, r1
   22dd4:	mov	r6, r0
   22dd8:	movw	r7, #37804	; 0x93ac
   22ddc:	movt	r7, #9
   22de0:	ldr	r0, [r7, #256]	; 0x100
   22de4:	blx	r0
   22de8:	cmp	r0, #0
   22dec:	popne	{r4, r5, r6, r7, fp, pc}
   22df0:	ldr	r3, [r7, #244]	; 0xf4
   22df4:	mov	r0, r6
   22df8:	mov	r1, r5
   22dfc:	mov	r2, r4
   22e00:	pop	{r4, r5, r6, r7, fp, lr}
   22e04:	bx	r3
   22e08:	push	{r4, r6, r7, sl, fp, lr}
   22e0c:	add	fp, sp, #16
   22e10:	sub	sp, sp, #32
   22e14:	mov	r6, r2
   22e18:	ldr	r0, [r0, #8]
   22e1c:	ldr	r0, [r0, #28]
   22e20:	ldr	r2, [r0, #12]
   22e24:	cmp	r2, #0
   22e28:	blt	22e8c <fputs@plt+0x11ad8>
   22e2c:	mov	r2, sp
   22e30:	vmov.i32	q8, #0	; 0x00000000
   22e34:	add	r4, r2, #16
   22e38:	vst1.64	{d16-d17}, [r4]
   22e3c:	mov	ip, #8
   22e40:	mov	r4, r2
   22e44:	vst1.64	{d16-d17}, [r4], ip
   22e48:	asr	r7, r6, #31
   22e4c:	strd	r6, [r4]
   22e50:	strh	r1, [sp]
   22e54:	mov	r4, #0
   22e58:	strh	r4, [sp, #2]
   22e5c:	asr	r1, r3, #31
   22e60:	str	r1, [sp, #20]
   22e64:	str	r3, [sp, #16]
   22e68:	movw	r1, #37804	; 0x93ac
   22e6c:	movt	r1, #9
   22e70:	ldr	r3, [r1, #88]	; 0x58
   22e74:	ldr	r0, [r0, #12]
   22e78:	mov	r1, #13
   22e7c:	blx	r3
   22e80:	cmn	r0, #1
   22e84:	movweq	r4, #5
   22e88:	b	22e90 <fputs@plt+0x11adc>
   22e8c:	mov	r4, #0
   22e90:	mov	r0, r4
   22e94:	sub	sp, fp, #16
   22e98:	pop	{r4, r6, r7, sl, fp, pc}
   22e9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22ea0:	add	fp, sp, #24
   22ea4:	mov	r8, r0
   22ea8:	ldr	r0, [r0, #8]
   22eac:	ldr	r4, [r0, #28]
   22eb0:	cmp	r4, #0
   22eb4:	beq	22f64 <fputs@plt+0x11bb0>
   22eb8:	ldr	r0, [r4, #28]
   22ebc:	cmp	r0, #0
   22ec0:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   22ec4:	bl	22b6c <fputs@plt+0x117b8>
   22ec8:	mov	r6, r0
   22ecc:	ldrh	r0, [r4, #20]
   22ed0:	cmp	r0, #0
   22ed4:	beq	22f24 <fputs@plt+0x11b70>
   22ed8:	mov	r7, #0
   22edc:	movw	r5, #37804	; 0x93ac
   22ee0:	movt	r5, #9
   22ee4:	ldr	r0, [r4, #12]
   22ee8:	cmp	r0, #0
   22eec:	blt	22f08 <fputs@plt+0x11b54>
   22ef0:	ldr	r1, [r4, #16]
   22ef4:	ldr	r0, [r4, #24]
   22ef8:	ldr	r0, [r0, r7, lsl #2]
   22efc:	ldr	r2, [r5, #280]	; 0x118
   22f00:	blx	r2
   22f04:	b	22f14 <fputs@plt+0x11b60>
   22f08:	ldr	r0, [r4, #24]
   22f0c:	ldr	r0, [r0, r7, lsl #2]
   22f10:	bl	14168 <fputs@plt+0x2db4>
   22f14:	add	r7, r7, r6
   22f18:	ldrh	r0, [r4, #20]
   22f1c:	cmp	r7, r0
   22f20:	blt	22ee4 <fputs@plt+0x11b30>
   22f24:	ldr	r0, [r4, #24]
   22f28:	bl	14168 <fputs@plt+0x2db4>
   22f2c:	ldr	r1, [r4, #12]
   22f30:	cmp	r1, #0
   22f34:	blt	22f4c <fputs@plt+0x11b98>
   22f38:	mov	r0, r8
   22f3c:	movw	r2, #31697	; 0x7bd1
   22f40:	bl	21fc8 <fputs@plt+0x10c14>
   22f44:	mvn	r0, #0
   22f48:	str	r0, [r4, #12]
   22f4c:	ldr	r0, [r4]
   22f50:	mov	r1, #0
   22f54:	str	r1, [r0, #28]
   22f58:	mov	r0, r4
   22f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   22f60:	b	14168 <fputs@plt+0x2db4>
   22f64:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22f68:	push	{r4, r5, r6, r7, fp, lr}
   22f6c:	add	fp, sp, #16
   22f70:	sub	sp, sp, #104	; 0x68
   22f74:	mov	r5, r1
   22f78:	movw	r1, #37804	; 0x93ac
   22f7c:	movt	r1, #9
   22f80:	ldr	r2, [r1, #52]	; 0x34
   22f84:	mov	r1, sp
   22f88:	blx	r2
   22f8c:	cmp	r0, #0
   22f90:	bne	2301c <fputs@plt+0x11c68>
   22f94:	movw	r0, #55676	; 0xd97c
   22f98:	movt	r0, #9
   22f9c:	ldr	r0, [r0]
   22fa0:	cmp	r0, #0
   22fa4:	beq	2301c <fputs@plt+0x11c68>
   22fa8:	ldm	sp, {r1, r2}
   22fac:	ldr	r3, [sp, #96]	; 0x60
   22fb0:	ldr	r4, [sp, #100]	; 0x64
   22fb4:	ldrd	r6, [r0]
   22fb8:	eor	r7, r7, r2
   22fbc:	eor	r6, r6, r1
   22fc0:	orrs	r7, r6, r7
   22fc4:	ldrdeq	r6, [r0, #8]
   22fc8:	eoreq	r7, r7, r4
   22fcc:	eoreq	r6, r6, r3
   22fd0:	orrseq	r7, r6, r7
   22fd4:	beq	22fe8 <fputs@plt+0x11c34>
   22fd8:	ldr	r0, [r0, #40]	; 0x28
   22fdc:	cmp	r0, #0
   22fe0:	bne	22fb4 <fputs@plt+0x11c00>
   22fe4:	b	2301c <fputs@plt+0x11c68>
   22fe8:	add	r2, r0, #36	; 0x24
   22fec:	ldr	r0, [r2]
   22ff0:	cmp	r0, #0
   22ff4:	beq	2301c <fputs@plt+0x11c68>
   22ff8:	mov	r1, r2
   22ffc:	add	r2, r0, #8
   23000:	ldr	r3, [r0, #4]
   23004:	cmp	r3, r5
   23008:	bne	22fec <fputs@plt+0x11c38>
   2300c:	ldr	r2, [r2]
   23010:	str	r2, [r1]
   23014:	sub	sp, fp, #16
   23018:	pop	{r4, r5, r6, r7, fp, pc}
   2301c:	mov	r0, #0
   23020:	sub	sp, fp, #16
   23024:	pop	{r4, r5, r6, r7, fp, pc}
   23028:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2302c:	add	fp, sp, #24
   23030:	sub	sp, sp, #624	; 0x270
   23034:	mov	r4, r2
   23038:	mov	r6, r0
   2303c:	mov	r0, #0
   23040:	str	r0, [r2]
   23044:	str	r0, [r3]
   23048:	ldr	r9, [fp, #8]
   2304c:	str	r0, [r9]
   23050:	movw	r2, #2048	; 0x800
   23054:	movt	r2, #8
   23058:	tst	r1, r2
   2305c:	beq	230d0 <fputs@plt+0x11d1c>
   23060:	mov	r8, r3
   23064:	mov	r0, r6
   23068:	bl	1358c <fputs@plt+0x21d8>
   2306c:	mov	r7, r0
   23070:	sub	r0, r6, #1
   23074:	ldrb	r1, [r0, r7]
   23078:	sub	r7, r7, #1
   2307c:	cmp	r1, #45	; 0x2d
   23080:	bne	23074 <fputs@plt+0x11cc0>
   23084:	add	r5, sp, #104	; 0x68
   23088:	mov	r0, r5
   2308c:	mov	r1, r6
   23090:	mov	r2, r7
   23094:	bl	1121c <memcpy@plt>
   23098:	mov	r0, #0
   2309c:	strb	r0, [r5, r7]
   230a0:	movw	r0, #37804	; 0x93ac
   230a4:	movt	r0, #9
   230a8:	ldr	r2, [r0, #52]	; 0x34
   230ac:	mov	r1, sp
   230b0:	mov	r0, r5
   230b4:	blx	r2
   230b8:	mov	r1, r0
   230bc:	movw	r0, #1802	; 0x70a
   230c0:	cmp	r1, #0
   230c4:	beq	230e4 <fputs@plt+0x11d30>
   230c8:	sub	sp, fp, #24
   230cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   230d0:	tst	r1, #8
   230d4:	movne	r1, #384	; 0x180
   230d8:	strne	r1, [r4]
   230dc:	sub	sp, fp, #24
   230e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   230e4:	ldr	r0, [sp, #16]
   230e8:	bfc	r0, #9, #23
   230ec:	str	r0, [r4]
   230f0:	ldr	r0, [sp, #24]
   230f4:	str	r0, [r8]
   230f8:	ldr	r0, [sp, #28]
   230fc:	str	r0, [r9]
   23100:	mov	r0, #0
   23104:	sub	sp, fp, #24
   23108:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2310c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23110:	add	fp, sp, #28
   23114:	sub	sp, sp, #4
   23118:	mov	r6, r3
   2311c:	mov	r4, r2
   23120:	mov	sl, r1
   23124:	mov	r7, r0
   23128:	str	r0, [r2, #4]
   2312c:	str	r1, [r2, #12]
   23130:	str	r3, [r2, #32]
   23134:	ldr	r5, [fp, #8]
   23138:	uxtb	r0, r5
   2313c:	strh	r0, [r2, #18]
   23140:	movw	r0, #37176	; 0x9138
   23144:	movt	r0, #9
   23148:	ldrd	r0, [r0, #176]	; 0xb0
   2314c:	strd	r0, [r4, #64]	; 0x40
   23150:	lsl	r0, r5, #25
   23154:	and	r0, r3, r0, asr #31
   23158:	movw	r1, #17813	; 0x4595
   2315c:	movt	r1, #8
   23160:	mov	r2, #1
   23164:	bl	201e0 <fputs@plt+0xee2c>
   23168:	cmp	r0, #0
   2316c:	ldrhne	r0, [r4, #18]
   23170:	orrne	r0, r0, #16
   23174:	strhne	r0, [r4, #18]
   23178:	ldr	r0, [r7, #16]
   2317c:	movw	r1, #16840	; 0x41c8
   23180:	movt	r1, #8
   23184:	bl	11390 <strcmp@plt>
   23188:	cmp	r0, #0
   2318c:	ldrheq	r0, [r4, #18]
   23190:	orreq	r0, r0, #1
   23194:	strheq	r0, [r4, #18]
   23198:	tst	r5, #128	; 0x80
   2319c:	bne	2321c <fputs@plt+0x11e68>
   231a0:	ldr	r0, [r7, #20]
   231a4:	ldr	r2, [r0]
   231a8:	mov	r0, r6
   231ac:	mov	r1, r4
   231b0:	blx	r2
   231b4:	movw	r5, #3572	; 0xdf4
   231b8:	movt	r5, #8
   231bc:	cmp	r0, r5
   231c0:	beq	2324c <fputs@plt+0x11e98>
   231c4:	movw	r9, #3724	; 0xe8c
   231c8:	movt	r9, #8
   231cc:	cmp	r0, r9
   231d0:	mov	r5, r0
   231d4:	bne	23224 <fputs@plt+0x11e70>
   231d8:	mov	r0, r6
   231dc:	bl	111f8 <strlen@plt>
   231e0:	add	r7, r0, #6
   231e4:	asr	r1, r7, #31
   231e8:	mov	r0, r7
   231ec:	bl	14138 <fputs@plt+0x2d84>
   231f0:	mov	r8, r0
   231f4:	cmp	r0, #0
   231f8:	beq	23284 <fputs@plt+0x11ed0>
   231fc:	movw	r2, #17818	; 0x459a
   23200:	movt	r2, #8
   23204:	mov	r0, r7
   23208:	mov	r1, r8
   2320c:	mov	r3, r6
   23210:	bl	158b8 <fputs@plt+0x4504>
   23214:	mov	r6, #0
   23218:	b	23288 <fputs@plt+0x11ed4>
   2321c:	movw	r5, #3648	; 0xe40
   23220:	movt	r5, #8
   23224:	mov	r0, r4
   23228:	mov	r1, #0
   2322c:	bl	2214c <fputs@plt+0x10d98>
   23230:	str	r5, [r4]
   23234:	mov	r0, r4
   23238:	bl	21ac0 <fputs@plt+0x1070c>
   2323c:	mov	r6, #0
   23240:	mov	r0, r6
   23244:	sub	sp, fp, #28
   23248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2324c:	add	r1, r4, #8
   23250:	mov	r0, r4
   23254:	bl	232c0 <fputs@plt+0x11f0c>
   23258:	cmp	r0, #0
   2325c:	beq	23224 <fputs@plt+0x11e70>
   23260:	mov	r6, r0
   23264:	mov	r0, r4
   23268:	mov	r1, sl
   2326c:	movw	r2, #32813	; 0x802d
   23270:	bl	21fc8 <fputs@plt+0x10c14>
   23274:	mov	r0, r4
   23278:	mov	r1, #0
   2327c:	bl	2214c <fputs@plt+0x10d98>
   23280:	b	23240 <fputs@plt+0x11e8c>
   23284:	mov	r6, #7
   23288:	str	r8, [r4, #24]
   2328c:	mov	r0, r4
   23290:	mov	r1, #0
   23294:	bl	2214c <fputs@plt+0x10d98>
   23298:	cmp	r6, #0
   2329c:	mov	r5, r9
   232a0:	beq	23230 <fputs@plt+0x11e7c>
   232a4:	cmp	sl, #0
   232a8:	blt	23240 <fputs@plt+0x11e8c>
   232ac:	mov	r0, r4
   232b0:	mov	r1, sl
   232b4:	movw	r2, #32898	; 0x8082
   232b8:	bl	21fc8 <fputs@plt+0x10c14>
   232bc:	b	23240 <fputs@plt+0x11e8c>
   232c0:	push	{r4, r5, r6, r7, fp, lr}
   232c4:	add	fp, sp, #16
   232c8:	sub	sp, sp, #120	; 0x78
   232cc:	mov	r4, r1
   232d0:	mov	r5, r0
   232d4:	movw	r0, #37804	; 0x93ac
   232d8:	movt	r0, #9
   232dc:	ldr	r2, [r0, #64]	; 0x40
   232e0:	ldr	r0, [r5, #12]
   232e4:	mov	r1, sp
   232e8:	blx	r2
   232ec:	cmp	r0, #0
   232f0:	beq	23310 <fputs@plt+0x11f5c>
   232f4:	bl	113a8 <__errno_location@plt>
   232f8:	ldr	r1, [r0]
   232fc:	mov	r0, r5
   23300:	bl	2214c <fputs@plt+0x10d98>
   23304:	mov	r0, #10
   23308:	sub	sp, fp, #16
   2330c:	pop	{r4, r5, r6, r7, fp, pc}
   23310:	ldm	sp, {r0, r1}
   23314:	ldr	r2, [sp, #96]	; 0x60
   23318:	ldr	r3, [sp, #100]	; 0x64
   2331c:	sub	ip, fp, #32
   23320:	stm	ip, {r0, r1, r2, r3}
   23324:	movw	r7, #55676	; 0xd97c
   23328:	movt	r7, #9
   2332c:	ldr	r5, [r7]
   23330:	cmp	r5, #0
   23334:	beq	23360 <fputs@plt+0x11fac>
   23338:	sub	r6, fp, #32
   2333c:	mov	r0, r6
   23340:	mov	r1, r5
   23344:	mov	r2, #16
   23348:	bl	110e4 <memcmp@plt>
   2334c:	cmp	r0, #0
   23350:	beq	233d4 <fputs@plt+0x12020>
   23354:	ldr	r5, [r5, #40]	; 0x28
   23358:	cmp	r5, #0
   2335c:	bne	2333c <fputs@plt+0x11f88>
   23360:	mov	r6, #0
   23364:	mov	r0, #48	; 0x30
   23368:	mov	r1, #0
   2336c:	bl	14138 <fputs@plt+0x2d84>
   23370:	cmp	r0, #0
   23374:	moveq	r0, #7
   23378:	subeq	sp, fp, #16
   2337c:	popeq	{r4, r5, r6, r7, fp, pc}
   23380:	mov	r5, r0
   23384:	vmov.i32	q8, #0	; 0x00000000
   23388:	str	r6, [r0, #36]	; 0x24
   2338c:	str	r6, [r0, #32]
   23390:	add	r0, r0, #16
   23394:	vst1.64	{d16-d17}, [r0]
   23398:	mov	r0, #1
   2339c:	sub	r1, fp, #32
   233a0:	vld1.64	{d16-d17}, [r1]
   233a4:	str	r0, [r5, #24]
   233a8:	mov	r0, #44	; 0x2c
   233ac:	mov	r1, r5
   233b0:	vst1.64	{d16-d17}, [r1], r0
   233b4:	ldr	r0, [r7]
   233b8:	str	r6, [r1]
   233bc:	str	r0, [r5, #40]	; 0x28
   233c0:	ldr	r0, [r7]
   233c4:	cmp	r0, #0
   233c8:	strne	r5, [r0, #44]	; 0x2c
   233cc:	str	r5, [r7]
   233d0:	b	233e0 <fputs@plt+0x1202c>
   233d4:	ldr	r0, [r5, #24]
   233d8:	add	r0, r0, #1
   233dc:	str	r0, [r5, #24]
   233e0:	str	r5, [r4]
   233e4:	mov	r0, #0
   233e8:	sub	sp, fp, #16
   233ec:	pop	{r4, r5, r6, r7, fp, pc}
   233f0:	push	{fp, lr}
   233f4:	mov	fp, sp
   233f8:	bl	21bfc <fputs@plt+0x10848>
   233fc:	mov	r0, #0
   23400:	pop	{fp, pc}
   23404:	mov	r0, #0
   23408:	bx	lr
   2340c:	mov	r0, #0
   23410:	bx	lr
   23414:	mov	r0, #0
   23418:	str	r0, [r1]
   2341c:	mov	r0, #0
   23420:	bx	lr
   23424:	push	{r4, sl, fp, lr}
   23428:	add	fp, sp, #8
   2342c:	mov	r4, r0
   23430:	mov	r1, #0
   23434:	bl	234f8 <fputs@plt+0x12144>
   23438:	ldr	r0, [r4, #24]
   2343c:	bl	14168 <fputs@plt+0x2db4>
   23440:	mov	r0, r4
   23444:	bl	21bfc <fputs@plt+0x10848>
   23448:	mov	r0, #0
   2344c:	pop	{r4, sl, fp, pc}
   23450:	push	{r4, r5, r6, r7, fp, lr}
   23454:	add	fp, sp, #16
   23458:	mov	r6, r1
   2345c:	mov	r4, r0
   23460:	ldr	r0, [r0, #24]
   23464:	ldrb	r1, [r4, #16]
   23468:	cmp	r1, #0
   2346c:	beq	23488 <fputs@plt+0x120d4>
   23470:	strb	r6, [r4, #16]
   23474:	mov	r5, #0
   23478:	mov	r1, #0
   2347c:	bl	11354 <utimes@plt>
   23480:	mov	r0, r5
   23484:	pop	{r4, r5, r6, r7, fp, pc}
   23488:	movw	r1, #37804	; 0x93ac
   2348c:	movt	r1, #9
   23490:	ldr	r2, [r1, #220]	; 0xdc
   23494:	movw	r1, #511	; 0x1ff
   23498:	blx	r2
   2349c:	cmn	r0, #1
   234a0:	ble	234b4 <fputs@plt+0x12100>
   234a4:	mov	r5, r0
   234a8:	strb	r6, [r4, #16]
   234ac:	mov	r0, r5
   234b0:	pop	{r4, r5, r6, r7, fp, pc}
   234b4:	bl	113a8 <__errno_location@plt>
   234b8:	ldr	r6, [r0]
   234bc:	mov	r5, #5
   234c0:	cmp	r6, #17
   234c4:	beq	234d8 <fputs@plt+0x12124>
   234c8:	mov	r0, r6
   234cc:	bl	22340 <fputs@plt+0x10f8c>
   234d0:	cmp	r0, #5
   234d4:	bne	234e0 <fputs@plt+0x1212c>
   234d8:	mov	r0, r5
   234dc:	pop	{r4, r5, r6, r7, fp, pc}
   234e0:	mov	r7, r0
   234e4:	mov	r0, r4
   234e8:	mov	r1, r6
   234ec:	bl	2214c <fputs@plt+0x10d98>
   234f0:	mov	r0, r7
   234f4:	pop	{r4, r5, r6, r7, fp, pc}
   234f8:	push	{r4, r5, fp, lr}
   234fc:	add	fp, sp, #8
   23500:	mov	r5, r0
   23504:	ldrb	r0, [r0, #16]
   23508:	mov	r4, #0
   2350c:	cmp	r0, r1
   23510:	beq	23564 <fputs@plt+0x121b0>
   23514:	cmp	r1, #1
   23518:	moveq	r0, #1
   2351c:	strbeq	r0, [r5, #16]
   23520:	moveq	r0, r4
   23524:	popeq	{r4, r5, fp, pc}
   23528:	ldr	r0, [r5, #24]
   2352c:	movw	r1, #37804	; 0x93ac
   23530:	movt	r1, #9
   23534:	ldr	r1, [r1, #232]	; 0xe8
   23538:	blx	r1
   2353c:	cmn	r0, #1
   23540:	ble	23554 <fputs@plt+0x121a0>
   23544:	mov	r4, #0
   23548:	strb	r4, [r5, #16]
   2354c:	mov	r0, r4
   23550:	pop	{r4, r5, fp, pc}
   23554:	bl	113a8 <__errno_location@plt>
   23558:	ldr	r1, [r0]
   2355c:	cmp	r1, #2
   23560:	bne	2356c <fputs@plt+0x121b8>
   23564:	mov	r0, r4
   23568:	pop	{r4, r5, fp, pc}
   2356c:	mov	r0, r5
   23570:	bl	2214c <fputs@plt+0x10d98>
   23574:	movw	r4, #2058	; 0x80a
   23578:	mov	r0, r4
   2357c:	pop	{r4, r5, fp, pc}
   23580:	push	{r4, sl, fp, lr}
   23584:	add	fp, sp, #8
   23588:	mov	r4, r1
   2358c:	ldr	r0, [r0, #24]
   23590:	movw	r1, #37804	; 0x93ac
   23594:	movt	r1, #9
   23598:	ldr	r2, [r1, #28]
   2359c:	mov	r1, #0
   235a0:	blx	r2
   235a4:	clz	r0, r0
   235a8:	lsr	r0, r0, #5
   235ac:	str	r0, [r4]
   235b0:	mov	r0, #0
   235b4:	pop	{r4, sl, fp, pc}
   235b8:	push	{r4, r5, r6, r7, fp, lr}
   235bc:	add	fp, sp, #16
   235c0:	mov	r6, r2
   235c4:	mov	r5, r1
   235c8:	mov	r4, r0
   235cc:	bl	1358c <fputs@plt+0x21d8>
   235d0:	mov	r7, r0
   235d4:	ldrb	r0, [r4]
   235d8:	mov	r1, #0
   235dc:	cmp	r0, #47	; 0x2f
   235e0:	beq	23618 <fputs@plt+0x12264>
   235e4:	movw	r0, #37804	; 0x93ac
   235e8:	movt	r0, #9
   235ec:	ldr	r2, [r0, #40]	; 0x28
   235f0:	sub	r1, r6, #2
   235f4:	mov	r0, r5
   235f8:	blx	r2
   235fc:	cmp	r0, #0
   23600:	beq	23658 <fputs@plt+0x122a4>
   23604:	mov	r0, r5
   23608:	bl	1358c <fputs@plt+0x21d8>
   2360c:	mov	r1, #47	; 0x2f
   23610:	strb	r1, [r5, r0]
   23614:	add	r1, r0, #1
   23618:	add	r0, r1, r7
   2361c:	cmp	r0, r6
   23620:	bge	23644 <fputs@plt+0x12290>
   23624:	sub	r0, r6, r1
   23628:	add	r1, r5, r1
   2362c:	movw	r2, #17688	; 0x4518
   23630:	movt	r2, #8
   23634:	mov	r3, r4
   23638:	bl	158b8 <fputs@plt+0x4504>
   2363c:	mov	r0, #0
   23640:	pop	{r4, r5, r6, r7, fp, pc}
   23644:	mov	r0, #0
   23648:	strb	r0, [r5, r1]
   2364c:	movw	r0, #33480	; 0x82c8
   23650:	pop	{r4, r5, r6, r7, fp, lr}
   23654:	b	21f24 <fputs@plt+0x10b70>
   23658:	movw	r0, #33471	; 0x82bf
   2365c:	bl	21f24 <fputs@plt+0x10b70>
   23660:	movw	r1, #17437	; 0x441d
   23664:	movt	r1, #8
   23668:	mov	r2, r4
   2366c:	movw	r3, #33471	; 0x82bf
   23670:	pop	{r4, r5, r6, r7, fp, lr}
   23674:	b	21eb8 <fputs@plt+0x10b04>
   23678:	movw	r0, #3648	; 0xe40
   2367c:	movt	r0, #8
   23680:	bx	lr
   23684:	movw	r0, #3724	; 0xe8c
   23688:	movt	r0, #8
   2368c:	bx	lr
   23690:	movw	r1, #37176	; 0x9138
   23694:	movt	r1, #9
   23698:	ldr	r1, [r1, #132]	; 0x84
   2369c:	ldr	r0, [r0, #44]	; 0x2c
   236a0:	bx	r1
   236a4:	push	{r4, sl, fp, lr}
   236a8:	add	fp, sp, #8
   236ac:	mov	r4, r0
   236b0:	movw	r0, #3082	; 0xc0a
   236b4:	cmp	r1, r0
   236b8:	beq	236d8 <fputs@plt+0x12324>
   236bc:	and	r0, r1, #251	; 0xfb
   236c0:	orr	r0, r0, #4
   236c4:	cmp	r0, #14
   236c8:	popne	{r4, sl, fp, pc}
   236cc:	ldr	r0, [r4]
   236d0:	bl	23754 <fputs@plt+0x123a0>
   236d4:	str	r0, [r4, #60]	; 0x3c
   236d8:	pop	{r4, sl, fp, pc}
   236dc:	push	{r4, r5, r6, r7, fp, lr}
   236e0:	add	fp, sp, #16
   236e4:	sub	sp, sp, #104	; 0x68
   236e8:	mov	r5, r2
   236ec:	mov	r6, r1
   236f0:	mov	r4, r0
   236f4:	ldr	r0, [r0, #92]	; 0x5c
   236f8:	str	r0, [sp]
   236fc:	add	r7, sp, #4
   23700:	add	r2, sp, #34	; 0x22
   23704:	mov	r0, r7
   23708:	mov	r1, r4
   2370c:	mov	r3, #70	; 0x46
   23710:	bl	143f0 <fputs@plt+0x303c>
   23714:	mov	r0, #1
   23718:	strb	r0, [sp, #29]
   2371c:	mov	r0, r7
   23720:	mov	r1, r6
   23724:	mov	r2, r5
   23728:	bl	14418 <fputs@plt+0x3064>
   2372c:	mov	r0, r7
   23730:	bl	15770 <fputs@plt+0x43bc>
   23734:	mov	r5, r0
   23738:	ldrb	r0, [sp, #28]
   2373c:	cmp	r0, #1
   23740:	moveq	r0, r4
   23744:	bleq	19084 <fputs@plt+0x7cd0>
   23748:	mov	r0, r5
   2374c:	sub	sp, fp, #16
   23750:	pop	{r4, r5, r6, r7, fp, pc}
   23754:	ldr	r3, [r0, #68]	; 0x44
   23758:	cmp	r3, #0
   2375c:	moveq	r0, #0
   23760:	bxeq	lr
   23764:	mov	r1, #0
   23768:	mov	r2, #0
   2376c:	bx	r3
   23770:	push	{r4, r5, fp, lr}
   23774:	add	fp, sp, #8
   23778:	mov	r4, r1
   2377c:	mov	r5, r0
   23780:	ldr	r0, [r0, #240]	; 0xf0
   23784:	cmp	r0, #0
   23788:	blne	2379c <fputs@plt+0x123e8>
   2378c:	mov	r0, r5
   23790:	mov	r1, r4
   23794:	pop	{r4, r5, fp, lr}
   23798:	b	236a4 <fputs@plt+0x122f0>
   2379c:	b	18d90 <fputs@plt+0x79dc>
   237a0:	push	{r4, r5, r6, sl, fp, lr}
   237a4:	add	fp, sp, #16
   237a8:	sub	sp, sp, #16
   237ac:	mov	r5, r0
   237b0:	ldr	r4, [r0]
   237b4:	ldr	r0, [r4, #16]
   237b8:	ldr	r0, [r0, #20]
   237bc:	mov	r6, #0
   237c0:	cmp	r0, #0
   237c4:	bne	23850 <fputs@plt+0x1249c>
   237c8:	ldrb	r0, [r5, #453]	; 0x1c5
   237cc:	cmp	r0, #0
   237d0:	bne	23850 <fputs@plt+0x1249c>
   237d4:	ldr	r0, [r4]
   237d8:	movw	r1, #542	; 0x21e
   237dc:	mov	r2, #0
   237e0:	str	r2, [sp]
   237e4:	str	r1, [sp, #4]
   237e8:	add	r3, sp, #12
   237ec:	mov	r1, #0
   237f0:	mov	r2, r4
   237f4:	bl	2385c <fputs@plt+0x124a8>
   237f8:	cmp	r0, #0
   237fc:	beq	2381c <fputs@plt+0x12468>
   23800:	mov	r6, r0
   23804:	movw	r1, #17873	; 0x45d1
   23808:	movt	r1, #8
   2380c:	mov	r0, r5
   23810:	bl	1a8e8 <fputs@plt+0x9534>
   23814:	str	r6, [r5, #12]
   23818:	b	2384c <fputs@plt+0x12498>
   2381c:	ldr	r1, [r4, #16]
   23820:	ldr	r0, [sp, #12]
   23824:	str	r0, [r1, #20]
   23828:	ldr	r1, [r4, #76]	; 0x4c
   2382c:	mov	r6, #0
   23830:	mvn	r2, #0
   23834:	mov	r3, #0
   23838:	bl	1ff5c <fputs@plt+0xeba8>
   2383c:	cmp	r0, #7
   23840:	bne	23850 <fputs@plt+0x1249c>
   23844:	mov	r0, r4
   23848:	bl	19084 <fputs@plt+0x7cd0>
   2384c:	mov	r6, #1
   23850:	mov	r0, r6
   23854:	sub	sp, fp, #16
   23858:	pop	{r4, r5, r6, sl, fp, pc}
   2385c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23860:	add	fp, sp, #28
   23864:	sub	sp, sp, #132	; 0x84
   23868:	mov	r9, r3
   2386c:	str	r2, [sp, #28]
   23870:	str	r0, [sp, #20]
   23874:	ldr	r8, [fp, #12]
   23878:	ldr	r7, [fp, #8]
   2387c:	cmp	r1, #0
   23880:	str	r1, [sp, #24]
   23884:	beq	238b4 <fputs@plt+0x12500>
   23888:	mov	r4, r1
   2388c:	ldrb	r5, [r1]
   23890:	movw	r1, #17943	; 0x4617
   23894:	movt	r1, #8
   23898:	mov	r0, r4
   2389c:	bl	11390 <strcmp@plt>
   238a0:	cmp	r0, #0
   238a4:	beq	238dc <fputs@plt+0x12528>
   238a8:	mov	r6, #0
   238ac:	cmp	r5, #0
   238b0:	bne	238c8 <fputs@plt+0x12514>
   238b4:	ldr	r0, [sp, #28]
   238b8:	bl	23dc0 <fputs@plt+0x12a0c>
   238bc:	mov	r6, #1
   238c0:	cmp	r0, #0
   238c4:	bne	238e4 <fputs@plt+0x12530>
   238c8:	mov	r2, #0
   238cc:	tst	r8, #128	; 0x80
   238d0:	bne	238e4 <fputs@plt+0x12530>
   238d4:	str	r7, [sp, #12]
   238d8:	b	238f0 <fputs@plt+0x1253c>
   238dc:	clz	r0, r5
   238e0:	lsr	r6, r0, #5
   238e4:	orr	r7, r7, #2
   238e8:	str	r7, [sp, #12]
   238ec:	mov	r2, #1
   238f0:	mov	r0, #2
   238f4:	mov	r1, r8
   238f8:	bfi	r1, r0, #8, #2
   238fc:	cmp	r6, #0
   23900:	mov	sl, r8
   23904:	movne	sl, r1
   23908:	str	r2, [sp, #16]
   2390c:	cmp	r2, #0
   23910:	movne	sl, r1
   23914:	tst	r8, #256	; 0x100
   23918:	moveq	sl, r8
   2391c:	mov	r4, #0
   23920:	mov	r0, #48	; 0x30
   23924:	mov	r1, #0
   23928:	bl	167c0 <fputs@plt+0x540c>
   2392c:	mov	r8, #7
   23930:	cmp	r0, #0
   23934:	beq	23bcc <fputs@plt+0x12818>
   23938:	mov	r5, r0
   2393c:	ldr	r0, [sp, #28]
   23940:	str	r0, [r5]
   23944:	strb	r4, [r5, #8]
   23948:	mov	r0, #1
   2394c:	str	r5, [r5, #32]
   23950:	str	r0, [r5, #36]	; 0x24
   23954:	cmp	r6, #0
   23958:	bne	23a70 <fputs@plt+0x126bc>
   2395c:	tst	sl, #131072	; 0x20000
   23960:	beq	23a70 <fputs@plt+0x126bc>
   23964:	and	r1, sl, #64	; 0x40
   23968:	eor	r0, r0, r1, lsr #6
   2396c:	ldr	r1, [sp, #16]
   23970:	ands	r0, r1, r0
   23974:	bne	23a70 <fputs@plt+0x126bc>
   23978:	str	r9, [sp, #8]
   2397c:	ldr	r0, [sp, #24]
   23980:	bl	1358c <fputs@plt+0x21d8>
   23984:	add	r6, r0, #1
   23988:	ldr	r9, [sp, #20]
   2398c:	ldr	r0, [r9, #8]
   23990:	add	r4, r0, #1
   23994:	cmp	r4, r6
   23998:	mov	r0, r6
   2399c:	movgt	r0, r4
   239a0:	asr	r1, r0, #31
   239a4:	bl	140d0 <fputs@plt+0x2d1c>
   239a8:	mov	r7, r0
   239ac:	mov	r0, #1
   239b0:	strb	r0, [r5, #9]
   239b4:	cmp	r7, #0
   239b8:	beq	23a04 <fputs@plt+0x12650>
   239bc:	ldr	r0, [sp, #16]
   239c0:	cmp	r0, #0
   239c4:	beq	239dc <fputs@plt+0x12628>
   239c8:	mov	r0, r7
   239cc:	ldr	r1, [sp, #24]
   239d0:	mov	r2, r6
   239d4:	bl	1121c <memcpy@plt>
   239d8:	b	23a10 <fputs@plt+0x1265c>
   239dc:	mov	r0, r9
   239e0:	ldr	r1, [sp, #24]
   239e4:	mov	r2, r4
   239e8:	mov	r3, r7
   239ec:	bl	23dd4 <fputs@plt+0x12a20>
   239f0:	cmp	r0, #0
   239f4:	beq	23a10 <fputs@plt+0x1265c>
   239f8:	mov	r8, r0
   239fc:	mov	r0, r7
   23a00:	bl	14168 <fputs@plt+0x2db4>
   23a04:	mov	r0, r5
   23a08:	bl	14168 <fputs@plt+0x2db4>
   23a0c:	b	23bcc <fputs@plt+0x12818>
   23a10:	movw	r0, #55788	; 0xd9ec
   23a14:	movt	r0, #9
   23a18:	ldr	r6, [r0]
   23a1c:	cmp	r6, #0
   23a20:	beq	23a64 <fputs@plt+0x126b0>
   23a24:	ldr	r4, [r6]
   23a28:	mov	r0, r4
   23a2c:	mov	r1, #0
   23a30:	bl	23de4 <fputs@plt+0x12a30>
   23a34:	mov	r1, r0
   23a38:	mov	r0, r7
   23a3c:	bl	11390 <strcmp@plt>
   23a40:	cmp	r0, #0
   23a44:	bne	23a58 <fputs@plt+0x126a4>
   23a48:	mov	r0, r4
   23a4c:	bl	1f95c <fputs@plt+0xe5a8>
   23a50:	cmp	r0, r9
   23a54:	beq	23c10 <fputs@plt+0x1285c>
   23a58:	ldr	r6, [r6, #68]	; 0x44
   23a5c:	cmp	r6, #0
   23a60:	bne	23a24 <fputs@plt+0x12670>
   23a64:	mov	r0, r7
   23a68:	bl	14168 <fputs@plt+0x2db4>
   23a6c:	ldr	r9, [sp, #8]
   23a70:	mov	r4, #0
   23a74:	mov	r0, #84	; 0x54
   23a78:	mov	r1, #0
   23a7c:	bl	167c0 <fputs@plt+0x540c>
   23a80:	cmp	r0, #0
   23a84:	beq	23bb0 <fputs@plt+0x127fc>
   23a88:	mov	r6, r0
   23a8c:	str	r9, [sp, #8]
   23a90:	str	sl, [sp]
   23a94:	ldr	r0, [sp, #20]
   23a98:	mov	r1, r6
   23a9c:	ldr	r7, [sp, #24]
   23aa0:	mov	r2, r7
   23aa4:	ldr	r4, [sp, #12]
   23aa8:	mov	r3, r4
   23aac:	bl	23e08 <fputs@plt+0x12a54>
   23ab0:	mov	r8, r0
   23ab4:	cmp	r0, #0
   23ab8:	bne	23b98 <fputs@plt+0x127e4>
   23abc:	ldr	r0, [sp, #28]
   23ac0:	ldrd	r2, [r0, #40]	; 0x28
   23ac4:	ldr	r0, [r6]
   23ac8:	bl	243f8 <fputs@plt+0x13044>
   23acc:	ldr	r0, [r6]
   23ad0:	add	sl, sp, #32
   23ad4:	mov	r1, sl
   23ad8:	bl	24408 <fputs@plt+0x13054>
   23adc:	mov	r8, r0
   23ae0:	cmp	r0, #0
   23ae4:	bne	23b98 <fputs@plt+0x127e4>
   23ae8:	ldr	r0, [sp, #28]
   23aec:	str	r0, [r6, #4]
   23af0:	strb	r4, [r6, #16]
   23af4:	ldr	r0, [r6]
   23af8:	mov	r1, r6
   23afc:	bl	2449c <fputs@plt+0x130e8>
   23b00:	str	r6, [r5, #4]
   23b04:	mov	r0, #0
   23b08:	str	r0, [r6, #8]
   23b0c:	str	r0, [r6, #12]
   23b10:	ldr	r8, [r6]
   23b14:	mov	r0, r8
   23b18:	bl	244d4 <fputs@plt+0x13120>
   23b1c:	cmp	r0, #0
   23b20:	ldrhne	r0, [r6, #22]
   23b24:	orrne	r0, r0, #1
   23b28:	strhne	r0, [r6, #22]
   23b2c:	ldrb	r0, [sp, #48]	; 0x30
   23b30:	ldrb	r1, [sp, #49]	; 0x31
   23b34:	lsl	r1, r1, #16
   23b38:	orr	r0, r1, r0, lsl #8
   23b3c:	mov	r4, r6
   23b40:	str	r0, [r4, #32]!
   23b44:	sub	r1, r0, #512	; 0x200
   23b48:	cmp	r1, #65024	; 0xfe00
   23b4c:	bhi	23b5c <fputs@plt+0x127a8>
   23b50:	sub	r1, r0, #1
   23b54:	tst	r1, r0
   23b58:	beq	23d28 <fputs@plt+0x12974>
   23b5c:	mov	r9, #0
   23b60:	str	r9, [r4]
   23b64:	clz	r0, r7
   23b68:	lsr	r0, r0, #5
   23b6c:	ldr	r1, [sp, #16]
   23b70:	orrs	r0, r0, r1
   23b74:	moveq	r9, #0
   23b78:	strheq	r9, [r6, #17]
   23b7c:	mov	r0, r8
   23b80:	mov	r1, r4
   23b84:	mov	r2, r9
   23b88:	bl	244e8 <fputs@plt+0x13134>
   23b8c:	mov	r8, r0
   23b90:	cmp	r0, #0
   23b94:	beq	23bd8 <fputs@plt+0x12824>
   23b98:	ldr	r0, [r6]
   23b9c:	cmp	r0, #0
   23ba0:	ldr	r9, [sp, #8]
   23ba4:	blne	24638 <fputs@plt+0x13284>
   23ba8:	mov	r4, #0
   23bac:	b	23bb8 <fputs@plt+0x12804>
   23bb0:	mov	r8, #7
   23bb4:	mov	r6, #0
   23bb8:	mov	r0, r6
   23bbc:	bl	14168 <fputs@plt+0x2db4>
   23bc0:	mov	r0, r5
   23bc4:	bl	14168 <fputs@plt+0x2db4>
   23bc8:	str	r4, [r9]
   23bcc:	mov	r0, r8
   23bd0:	sub	sp, fp, #28
   23bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23bd8:	ldr	r0, [r6, #32]
   23bdc:	sub	r0, r0, r9
   23be0:	str	r0, [r6, #36]	; 0x24
   23be4:	ldrb	r0, [r5, #9]
   23be8:	cmp	r0, #0
   23bec:	beq	23c6c <fputs@plt+0x128b8>
   23bf0:	mov	r0, #1
   23bf4:	movw	r1, #55788	; 0xd9ec
   23bf8:	movt	r1, #9
   23bfc:	ldr	r2, [r1]
   23c00:	str	r0, [r6, #64]	; 0x40
   23c04:	str	r2, [r6, #68]	; 0x44
   23c08:	str	r6, [r1]
   23c0c:	b	23c6c <fputs@plt+0x128b8>
   23c10:	ldr	r0, [sp, #28]
   23c14:	ldr	r0, [r0, #20]
   23c18:	cmp	r0, #1
   23c1c:	blt	23c54 <fputs@plt+0x128a0>
   23c20:	ldr	r1, [sp, #28]
   23c24:	ldr	r1, [r1, #16]
   23c28:	sub	r1, r1, #12
   23c2c:	ldr	r2, [r1, r0, lsl #4]
   23c30:	cmp	r2, #0
   23c34:	beq	23c44 <fputs@plt+0x12890>
   23c38:	ldr	r2, [r2, #4]
   23c3c:	cmp	r2, r6
   23c40:	beq	23d64 <fputs@plt+0x129b0>
   23c44:	sub	r0, r0, #1
   23c48:	add	r2, r0, #1
   23c4c:	cmp	r2, #1
   23c50:	bgt	23c2c <fputs@plt+0x12878>
   23c54:	str	r6, [r5, #4]
   23c58:	ldr	r0, [r6, #64]	; 0x40
   23c5c:	add	r0, r0, #1
   23c60:	str	r0, [r6, #64]	; 0x40
   23c64:	mov	r0, r7
   23c68:	bl	14168 <fputs@plt+0x2db4>
   23c6c:	ldrb	r0, [r5, #9]
   23c70:	cmp	r0, #0
   23c74:	ldr	r7, [sp, #8]
   23c78:	beq	23d88 <fputs@plt+0x129d4>
   23c7c:	ldr	r0, [sp, #28]
   23c80:	ldr	r0, [r0, #20]
   23c84:	cmp	r0, #1
   23c88:	blt	23d88 <fputs@plt+0x129d4>
   23c8c:	ldr	r0, [sp, #28]
   23c90:	ldr	r0, [r0, #16]
   23c94:	add	r0, r0, #4
   23c98:	mov	r1, #0
   23c9c:	ldr	r2, [r0, r1, lsl #4]
   23ca0:	cmp	r2, #0
   23ca4:	ldrbne	r3, [r2, #9]
   23ca8:	cmpne	r3, #0
   23cac:	bne	23cc8 <fputs@plt+0x12914>
   23cb0:	ldr	r2, [sp, #28]
   23cb4:	ldr	r2, [r2, #20]
   23cb8:	add	r1, r1, #1
   23cbc:	cmp	r1, r2
   23cc0:	blt	23c9c <fputs@plt+0x128e8>
   23cc4:	b	23d88 <fputs@plt+0x129d4>
   23cc8:	mov	r0, r2
   23ccc:	ldr	r2, [r2, #28]
   23cd0:	cmp	r2, #0
   23cd4:	bne	23cc8 <fputs@plt+0x12914>
   23cd8:	ldr	r1, [r5, #4]
   23cdc:	ldr	r2, [r0, #4]
   23ce0:	cmp	r1, r2
   23ce4:	bcs	23cfc <fputs@plt+0x12948>
   23ce8:	mov	r1, #0
   23cec:	str	r0, [r5, #24]
   23cf0:	str	r1, [r5, #28]
   23cf4:	str	r5, [r0, #28]
   23cf8:	b	23d88 <fputs@plt+0x129d4>
   23cfc:	mov	r2, r0
   23d00:	ldr	r0, [r0, #24]
   23d04:	cmp	r0, #0
   23d08:	beq	23d7c <fputs@plt+0x129c8>
   23d0c:	ldr	r3, [r0, #4]
   23d10:	cmp	r3, r1
   23d14:	bcc	23cfc <fputs@plt+0x12948>
   23d18:	str	r0, [r5, #24]
   23d1c:	str	r2, [r5, #28]
   23d20:	str	r5, [r0, #28]
   23d24:	b	23d84 <fputs@plt+0x129d0>
   23d28:	ldrh	r0, [r6, #22]
   23d2c:	orr	r0, r0, #2
   23d30:	ldrb	r9, [sp, #52]	; 0x34
   23d34:	strh	r0, [r6, #22]
   23d38:	add	r0, sl, #52	; 0x34
   23d3c:	bl	244dc <fputs@plt+0x13128>
   23d40:	cmp	r0, #0
   23d44:	movwne	r0, #1
   23d48:	strb	r0, [r6, #17]
   23d4c:	add	r0, sl, #64	; 0x40
   23d50:	bl	244dc <fputs@plt+0x13128>
   23d54:	cmp	r0, #0
   23d58:	movwne	r0, #1
   23d5c:	strb	r0, [r6, #18]
   23d60:	b	23b7c <fputs@plt+0x127c8>
   23d64:	mov	r0, r7
   23d68:	bl	14168 <fputs@plt+0x2db4>
   23d6c:	mov	r0, r5
   23d70:	bl	14168 <fputs@plt+0x2db4>
   23d74:	mov	r8, #19
   23d78:	b	23bcc <fputs@plt+0x12818>
   23d7c:	str	r0, [r5, #24]
   23d80:	str	r2, [r5, #28]
   23d84:	str	r5, [r2, #24]
   23d88:	str	r5, [r7]
   23d8c:	mov	r8, #0
   23d90:	mov	r0, r5
   23d94:	mov	r1, #0
   23d98:	mov	r2, #0
   23d9c:	bl	246f0 <fputs@plt+0x1333c>
   23da0:	cmp	r0, #0
   23da4:	bne	23bcc <fputs@plt+0x12818>
   23da8:	ldr	r0, [r5, #4]
   23dac:	ldr	r0, [r0]
   23db0:	movw	r1, #63536	; 0xf830
   23db4:	movt	r1, #65535	; 0xffff
   23db8:	bl	2473c <fputs@plt+0x13388>
   23dbc:	b	23bcc <fputs@plt+0x12818>
   23dc0:	ldrb	r0, [r0, #68]	; 0x44
   23dc4:	sub	r0, r0, #2
   23dc8:	clz	r0, r0
   23dcc:	lsr	r0, r0, #5
   23dd0:	bx	lr
   23dd4:	mov	ip, #0
   23dd8:	strb	ip, [r3]
   23ddc:	ldr	ip, [r0, #36]	; 0x24
   23de0:	bx	ip
   23de4:	cmp	r1, #0
   23de8:	ldrbne	r1, [r0, #16]
   23dec:	cmpne	r1, #0
   23df0:	bne	23dfc <fputs@plt+0x12a48>
   23df4:	ldr	r0, [r0, #176]	; 0xb0
   23df8:	bx	lr
   23dfc:	movw	r0, #58763	; 0xe58b
   23e00:	movt	r0, #7
   23e04:	bx	lr
   23e08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23e0c:	add	fp, sp, #28
   23e10:	sub	sp, sp, #44	; 0x2c
   23e14:	mov	r7, r3
   23e18:	mov	r5, r2
   23e1c:	mov	r8, r1
   23e20:	mov	r1, #4096	; 0x1000
   23e24:	str	r1, [fp, #-32]	; 0xffffffe0
   23e28:	str	r0, [sp, #28]
   23e2c:	bl	24744 <fputs@plt+0x13390>
   23e30:	mov	r4, r0
   23e34:	mov	sl, #0
   23e38:	str	sl, [r8]
   23e3c:	tst	r7, #2
   23e40:	bne	23f28 <fputs@plt+0x12b74>
   23e44:	cmp	r5, #0
   23e48:	mov	sl, r5
   23e4c:	movwne	sl, #1
   23e50:	beq	23f78 <fputs@plt+0x12bc4>
   23e54:	ldrb	r0, [r5]
   23e58:	cmp	r0, #0
   23e5c:	beq	23fb4 <fputs@plt+0x12c00>
   23e60:	str	r4, [sp, #8]
   23e64:	ldr	r6, [sp, #28]
   23e68:	ldr	r0, [r6, #8]
   23e6c:	add	r4, r0, #1
   23e70:	lsl	r2, r4, #1
   23e74:	sbfx	r3, r4, #30, #1
   23e78:	mov	r9, #0
   23e7c:	mov	r0, #0
   23e80:	bl	1a7c8 <fputs@plt+0x9414>
   23e84:	cmp	r0, #0
   23e88:	beq	23fac <fputs@plt+0x12bf8>
   23e8c:	mov	r3, r0
   23e90:	str	r7, [sp, #12]
   23e94:	mov	r7, r8
   23e98:	strb	r9, [r0]
   23e9c:	mov	r0, r6
   23ea0:	mov	r1, r5
   23ea4:	mov	r2, r4
   23ea8:	mov	r4, r3
   23eac:	bl	23dd4 <fputs@plt+0x12a20>
   23eb0:	mov	r8, r0
   23eb4:	str	r4, [sp, #32]
   23eb8:	mov	r0, r4
   23ebc:	bl	1358c <fputs@plt+0x21d8>
   23ec0:	mov	r6, r0
   23ec4:	mov	r0, r5
   23ec8:	bl	1358c <fputs@plt+0x21d8>
   23ecc:	str	r5, [sp, #24]
   23ed0:	add	r5, r5, r0
   23ed4:	ldrb	r0, [r5, #1]!
   23ed8:	cmp	r0, #0
   23edc:	mov	r4, r5
   23ee0:	beq	23f10 <fputs@plt+0x12b5c>
   23ee4:	mov	r4, r5
   23ee8:	mov	r0, r4
   23eec:	bl	1358c <fputs@plt+0x21d8>
   23ef0:	add	r0, r4, r0
   23ef4:	add	r4, r0, #1
   23ef8:	mov	r0, r4
   23efc:	bl	1358c <fputs@plt+0x21d8>
   23f00:	add	r4, r4, r0
   23f04:	ldrb	r0, [r4, #1]!
   23f08:	cmp	r0, #0
   23f0c:	bne	23ee8 <fputs@plt+0x12b34>
   23f10:	cmp	r8, #0
   23f14:	beq	24340 <fputs@plt+0x12f8c>
   23f18:	mov	r0, #0
   23f1c:	ldr	r1, [sp, #32]
   23f20:	bl	13cb4 <fputs@plt+0x2900>
   23f24:	b	24200 <fputs@plt+0x12e4c>
   23f28:	cmp	r5, #0
   23f2c:	beq	23f94 <fputs@plt+0x12be0>
   23f30:	ldrb	r0, [r5]
   23f34:	mov	r1, #1
   23f38:	str	r1, [sp, #20]
   23f3c:	cmp	r0, #0
   23f40:	beq	2420c <fputs@plt+0x12e58>
   23f44:	mov	sl, #0
   23f48:	mov	r0, #0
   23f4c:	mov	r1, r5
   23f50:	bl	1945c <fputs@plt+0x80a8>
   23f54:	cmp	r0, #0
   23f58:	beq	23fac <fputs@plt+0x12bf8>
   23f5c:	str	r7, [sp, #12]
   23f60:	str	r0, [sp, #32]
   23f64:	bl	1358c <fputs@plt+0x21d8>
   23f68:	mov	r6, r0
   23f6c:	mov	r0, #0
   23f70:	str	r0, [sp, #24]
   23f74:	b	23fd4 <fputs@plt+0x12c20>
   23f78:	str	r7, [sp, #12]
   23f7c:	mov	sl, #0
   23f80:	mov	r0, #0
   23f84:	str	r0, [sp, #24]
   23f88:	mov	r0, #0
   23f8c:	str	r0, [sp, #20]
   23f90:	b	23fc8 <fputs@plt+0x12c14>
   23f94:	str	r7, [sp, #12]
   23f98:	mov	r0, #1
   23f9c:	str	r0, [sp, #20]
   23fa0:	mov	r0, #0
   23fa4:	str	r0, [sp, #24]
   23fa8:	b	23fc8 <fputs@plt+0x12c14>
   23fac:	mov	r8, #7
   23fb0:	b	24200 <fputs@plt+0x12e4c>
   23fb4:	str	r5, [sp, #24]
   23fb8:	str	r7, [sp, #12]
   23fbc:	mov	r0, #0
   23fc0:	str	r0, [sp, #20]
   23fc4:	mov	sl, #1
   23fc8:	mov	r0, #0
   23fcc:	str	r0, [sp, #32]
   23fd0:	mov	r6, #0
   23fd4:	mov	r0, #0
   23fd8:	str	r0, [sp, #16]
   23fdc:	mov	r9, #0
   23fe0:	ldr	r5, [sp, #28]
   23fe4:	add	r0, r4, #7
   23fe8:	bic	r7, r0, #7
   23fec:	add	r0, r6, r6, lsl #1
   23ff0:	add	r0, r0, r7, lsl #1
   23ff4:	add	r0, r0, r9
   23ff8:	ldr	r1, [r5, #4]
   23ffc:	movw	r2, #279	; 0x117
   24000:	add	r1, r1, r2
   24004:	bic	r1, r1, #7
   24008:	add	r0, r0, r1
   2400c:	add	r0, r0, #17
   24010:	mov	r1, #0
   24014:	bl	167c0 <fputs@plt+0x540c>
   24018:	cmp	r0, #0
   2401c:	beq	24168 <fputs@plt+0x12db4>
   24020:	mov	r4, r0
   24024:	ldr	r3, [fp, #8]
   24028:	add	r0, r0, #272	; 0x110
   2402c:	str	r0, [r4, #64]	; 0x40
   24030:	add	r1, r4, #224	; 0xe0
   24034:	str	r1, [r4, #212]	; 0xd4
   24038:	ldr	r1, [r5, #4]
   2403c:	add	r1, r1, #7
   24040:	bic	r1, r1, #7
   24044:	add	r0, r0, r1
   24048:	str	r0, [r4, #72]	; 0x48
   2404c:	add	r0, r0, r7
   24050:	str	r0, [r4, #68]	; 0x44
   24054:	add	r0, r0, r7
   24058:	str	r0, [r4, #176]	; 0xb0
   2405c:	ldr	r1, [sp, #32]
   24060:	cmp	r1, #0
   24064:	beq	24110 <fputs@plt+0x12d5c>
   24068:	add	r7, r6, #1
   2406c:	add	r2, r9, r7
   24070:	add	r2, r0, r2
   24074:	str	r2, [r4, #180]	; 0xb4
   24078:	mov	r2, r6
   2407c:	bl	1121c <memcpy@plt>
   24080:	cmp	r9, #0
   24084:	beq	2409c <fputs@plt+0x12ce8>
   24088:	ldr	r0, [r4, #176]	; 0xb0
   2408c:	add	r0, r0, r7
   24090:	ldr	r1, [sp, #16]
   24094:	mov	r2, r9
   24098:	bl	1121c <memcpy@plt>
   2409c:	ldr	r0, [r4, #180]	; 0xb4
   240a0:	ldr	r7, [sp, #32]
   240a4:	mov	r1, r7
   240a8:	mov	r2, r6
   240ac:	bl	1121c <memcpy@plt>
   240b0:	movw	r0, #3800	; 0xed8
   240b4:	movt	r0, #8
   240b8:	vldr	d16, [r0]
   240bc:	ldr	r0, [r4, #180]	; 0xb4
   240c0:	add	r0, r0, r6
   240c4:	vst1.8	{d16}, [r0]
   240c8:	mov	r9, #0
   240cc:	strh	r9, [r0, #8]
   240d0:	ldr	r0, [r4, #180]	; 0xb4
   240d4:	add	r0, r0, r6
   240d8:	add	r0, r0, #9
   240dc:	str	r0, [r4, #220]	; 0xdc
   240e0:	mov	r1, r7
   240e4:	mov	r2, r6
   240e8:	bl	1121c <memcpy@plt>
   240ec:	ldr	r0, [r4, #220]	; 0xdc
   240f0:	movw	r1, #30509	; 0x772d
   240f4:	movt	r1, #27745	; 0x6c61
   240f8:	str	r1, [r0, r6]!
   240fc:	strb	r9, [r0, #4]
   24100:	mov	r0, #0
   24104:	mov	r1, r7
   24108:	bl	13cb4 <fputs@plt+0x2900>
   2410c:	ldr	r3, [fp, #8]
   24110:	str	r3, [r4, #152]	; 0x98
   24114:	str	r5, [r4]
   24118:	cmp	sl, #0
   2411c:	beq	2417c <fputs@plt+0x12dc8>
   24120:	ldr	r0, [sp, #24]
   24124:	ldrb	r0, [r0]
   24128:	mov	r9, r8
   2412c:	cmp	r0, #0
   24130:	beq	24180 <fputs@plt+0x12dcc>
   24134:	mov	r0, #0
   24138:	str	r0, [sp, #36]	; 0x24
   2413c:	ldr	r2, [r4, #64]	; 0x40
   24140:	ldr	r1, [r4, #176]	; 0xb0
   24144:	add	r0, sp, #36	; 0x24
   24148:	str	r0, [sp]
   2414c:	mov	r0, r5
   24150:	mov	r5, r3
   24154:	bl	24754 <fputs@plt+0x133a0>
   24158:	cmp	r0, #0
   2415c:	beq	24224 <fputs@plt+0x12e70>
   24160:	mov	r8, r0
   24164:	b	241e8 <fputs@plt+0x12e34>
   24168:	mov	r0, #0
   2416c:	ldr	r1, [sp, #32]
   24170:	bl	13cb4 <fputs@plt+0x2900>
   24174:	mov	r8, #7
   24178:	b	24200 <fputs@plt+0x12e4c>
   2417c:	mov	r9, r8
   24180:	mov	r5, #1
   24184:	strb	r5, [r4, #14]
   24188:	movw	r0, #1025	; 0x401
   2418c:	strh	r0, [r4, #17]
   24190:	and	r6, r3, #1
   24194:	sub	r1, fp, #32
   24198:	mov	r0, r4
   2419c:	mvn	r2, #0
   241a0:	bl	244e8 <fputs@plt+0x13134>
   241a4:	mov	r8, r0
   241a8:	cmp	r0, #0
   241ac:	bne	241e8 <fputs@plt+0x12e34>
   241b0:	ldr	r1, [r4, #212]	; 0xd4
   241b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   241b8:	str	r1, [sp]
   241bc:	movw	r2, #18464	; 0x4820
   241c0:	movt	r2, #2
   241c4:	ldr	r1, [sp, #20]
   241c8:	cmp	r1, #0
   241cc:	movne	r2, #0
   241d0:	eor	r1, r1, #1
   241d4:	mov	r3, r4
   241d8:	bl	247b4 <fputs@plt+0x13400>
   241dc:	mov	r8, r0
   241e0:	cmp	r0, #0
   241e4:	beq	242b4 <fputs@plt+0x12f00>
   241e8:	ldr	r0, [r4, #64]	; 0x40
   241ec:	bl	24908 <fputs@plt+0x13554>
   241f0:	ldr	r0, [r4, #208]	; 0xd0
   241f4:	bl	24938 <fputs@plt+0x13584>
   241f8:	mov	r0, r4
   241fc:	bl	14168 <fputs@plt+0x2db4>
   24200:	mov	r0, r8
   24204:	sub	sp, fp, #28
   24208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2420c:	str	r5, [sp, #24]
   24210:	str	r7, [sp, #12]
   24214:	mov	r0, #0
   24218:	str	r0, [sp, #32]
   2421c:	mov	sl, #1
   24220:	b	23fd0 <fputs@plt+0x12c1c>
   24224:	mov	r8, r5
   24228:	ldr	r0, [sp, #36]	; 0x24
   2422c:	and	r6, r0, #1
   24230:	ldr	r0, [r4, #64]	; 0x40
   24234:	bl	24768 <fputs@plt+0x133b4>
   24238:	mov	r5, r0
   2423c:	cmp	r6, #0
   24240:	bne	24264 <fputs@plt+0x12eb0>
   24244:	mov	r0, r4
   24248:	bl	24774 <fputs@plt+0x133c0>
   2424c:	ldr	r0, [r4, #156]	; 0x9c
   24250:	cmp	r0, #4096	; 0x1000
   24254:	bls	24264 <fputs@plt+0x12eb0>
   24258:	cmp	r0, #8192	; 0x2000
   2425c:	movhi	r0, #8192	; 0x2000
   24260:	str	r0, [fp, #-32]	; 0xffffffe0
   24264:	movw	r1, #17952	; 0x4620
   24268:	movt	r1, #8
   2426c:	ldr	r7, [sp, #24]
   24270:	mov	r0, r7
   24274:	mov	r2, #0
   24278:	bl	201e0 <fputs@plt+0xee2c>
   2427c:	strb	r0, [r4, #14]
   24280:	tst	r5, #8192	; 0x2000
   24284:	bne	242a8 <fputs@plt+0x12ef4>
   24288:	movw	r1, #17959	; 0x4627
   2428c:	movt	r1, #8
   24290:	mov	r5, #0
   24294:	mov	r0, r7
   24298:	mov	r2, #0
   2429c:	bl	201e0 <fputs@plt+0xee2c>
   242a0:	cmp	r0, #0
   242a4:	beq	24194 <fputs@plt+0x12de0>
   242a8:	mov	r3, r8
   242ac:	orr	r3, r8, #1
   242b0:	b	24180 <fputs@plt+0x12dcc>
   242b4:	ldr	r0, [sp, #12]
   242b8:	and	r7, r0, #1
   242bc:	mvn	r0, #-1073741824	; 0xc0000000
   242c0:	str	r0, [r4, #164]	; 0xa4
   242c4:	strb	r5, [r4, #13]
   242c8:	strb	r5, [r4, #4]
   242cc:	strb	r5, [r4, #19]
   242d0:	ldr	r0, [sp, #20]
   242d4:	strb	r0, [r4, #16]
   242d8:	strb	r6, [r4, #15]
   242dc:	strb	r5, [r4, #7]
   242e0:	eor	r0, r7, #1
   242e4:	strb	r0, [r4, #6]
   242e8:	cmp	r5, #0
   242ec:	bne	24304 <fputs@plt+0x12f50>
   242f0:	mov	r0, #2
   242f4:	strb	r0, [r4, #12]
   242f8:	movw	r0, #1
   242fc:	movt	r0, #8706	; 0x2202
   24300:	str	r0, [r4, #8]
   24304:	mvn	r0, #0
   24308:	str	r0, [r4, #168]	; 0xa8
   2430c:	str	r0, [r4, #172]	; 0xac
   24310:	mov	r0, #88	; 0x58
   24314:	strh	r0, [r4, #148]	; 0x94
   24318:	mov	r0, r4
   2431c:	bl	24774 <fputs@plt+0x133c0>
   24320:	mov	r0, #2
   24324:	cmp	r7, #0
   24328:	bne	24388 <fputs@plt+0x12fd4>
   2432c:	mov	r0, #4
   24330:	ldr	r1, [sp, #20]
   24334:	cmp	r1, #0
   24338:	strbne	r0, [r4, #5]
   2433c:	b	2438c <fputs@plt+0x12fd8>
   24340:	add	r0, r4, #1
   24344:	str	r5, [sp, #16]
   24348:	sub	r9, r0, r5
   2434c:	ldr	r5, [sp, #28]
   24350:	ldr	r0, [r5, #8]
   24354:	add	r1, r6, #8
   24358:	mov	r2, #0
   2435c:	str	r2, [sp, #20]
   24360:	cmp	r1, r0
   24364:	ble	243a4 <fputs@plt+0x12ff0>
   24368:	movw	r0, #48619	; 0xbdeb
   2436c:	bl	21f24 <fputs@plt+0x10b70>
   24370:	mov	r8, r0
   24374:	cmp	r0, #0
   24378:	bne	23f18 <fputs@plt+0x12b64>
   2437c:	mov	r8, r7
   24380:	ldr	r5, [sp, #28]
   24384:	b	243a8 <fputs@plt+0x12ff4>
   24388:	strb	r0, [r4, #5]
   2438c:	movw	r0, #17328	; 0x43b0
   24390:	movt	r0, #2
   24394:	str	r0, [r4, #204]	; 0xcc
   24398:	str	r4, [r9]
   2439c:	mov	r8, #0
   243a0:	b	24200 <fputs@plt+0x12e4c>
   243a4:	mov	r8, r7
   243a8:	ldr	r4, [sp, #8]
   243ac:	b	23fe4 <fputs@plt+0x12c30>
   243b0:	push	{r4, r5, fp, lr}
   243b4:	add	fp, sp, #8
   243b8:	mov	r5, r0
   243bc:	bl	27b60 <fputs@plt+0x167ac>
   243c0:	mov	r4, r0
   243c4:	ldrb	r0, [r0]
   243c8:	cmp	r0, #0
   243cc:	popeq	{r4, r5, fp, pc}
   243d0:	mov	r0, #0
   243d4:	strb	r0, [r4]
   243d8:	mov	r0, r5
   243dc:	bl	27b68 <fputs@plt+0x167b4>
   243e0:	cmp	r0, #2
   243e4:	blt	243f4 <fputs@plt+0x13040>
   243e8:	mov	r0, r4
   243ec:	pop	{r4, r5, fp, lr}
   243f0:	b	27b6c <fputs@plt+0x167b8>
   243f4:	pop	{r4, r5, fp, pc}
   243f8:	mov	r1, r3
   243fc:	str	r2, [r0, #136]	; 0x88
   24400:	str	r1, [r0, #140]	; 0x8c
   24404:	b	28370 <fputs@plt+0x16fbc>
   24408:	mov	r2, r0
   2440c:	vmov.i32	q8, #0	; 0x00000000
   24410:	mov	r0, #96	; 0x60
   24414:	mov	r3, r1
   24418:	vst1.8	{d16-d17}, [r3], r0
   2441c:	mov	r0, #0
   24420:	str	r0, [r3]
   24424:	add	r3, r1, #80	; 0x50
   24428:	vst1.8	{d16-d17}, [r3]
   2442c:	add	r3, r1, #64	; 0x40
   24430:	vst1.8	{d16-d17}, [r3]
   24434:	add	r3, r1, #48	; 0x30
   24438:	vst1.8	{d16-d17}, [r3]
   2443c:	add	r3, r1, #32
   24440:	vst1.8	{d16-d17}, [r3]
   24444:	add	r3, r1, #16
   24448:	vst1.8	{d16-d17}, [r3]
   2444c:	ldr	r2, [r2, #64]	; 0x40
   24450:	ldr	r3, [r2]
   24454:	cmp	r3, #0
   24458:	bxeq	lr
   2445c:	push	{fp, lr}
   24460:	mov	fp, sp
   24464:	sub	sp, sp, #8
   24468:	mov	r0, #0
   2446c:	str	r0, [sp]
   24470:	str	r0, [sp, #4]
   24474:	mov	r0, r2
   24478:	mov	r2, #100	; 0x64
   2447c:	bl	271e0 <fputs@plt+0x15e2c>
   24480:	mov	r1, r0
   24484:	movw	r0, #522	; 0x20a
   24488:	subs	r0, r1, r0
   2448c:	movne	r0, r1
   24490:	mov	sp, fp
   24494:	pop	{fp, lr}
   24498:	bx	lr
   2449c:	mov	r2, r0
   244a0:	movw	r0, #17608	; 0x44c8
   244a4:	movt	r0, #2
   244a8:	str	r0, [r2, #184]!	; 0xb8
   244ac:	str	r1, [r2, #4]
   244b0:	ldr	r0, [r2, #-120]	; 0xffffff88
   244b4:	ldr	r1, [r0]
   244b8:	cmp	r1, #0
   244bc:	bxeq	lr
   244c0:	mov	r1, #15
   244c4:	b	279ac <fputs@plt+0x165f8>
   244c8:	ldr	r0, [r0, #4]
   244cc:	add	r0, r0, #380	; 0x17c
   244d0:	b	283d4 <fputs@plt+0x17020>
   244d4:	ldrb	r0, [r0, #15]
   244d8:	bx	lr
   244dc:	ldr	r0, [r0]
   244e0:	rev	r0, r0
   244e4:	bx	lr
   244e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   244ec:	add	fp, sp, #28
   244f0:	sub	sp, sp, #12
   244f4:	mov	r6, r2
   244f8:	mov	r5, r1
   244fc:	mov	r4, r0
   24500:	ldr	r9, [r1]
   24504:	ldrb	r0, [r0, #16]
   24508:	cmp	r0, #0
   2450c:	ldrne	r0, [r4, #28]
   24510:	cmpne	r0, #0
   24514:	bne	2453c <fputs@plt+0x13188>
   24518:	ldr	r0, [r4, #212]	; 0xd4
   2451c:	bl	28424 <fputs@plt+0x17070>
   24520:	cmp	r9, #0
   24524:	beq	2453c <fputs@plt+0x13188>
   24528:	cmp	r0, #0
   2452c:	bne	2453c <fputs@plt+0x13188>
   24530:	ldr	r0, [r4, #160]	; 0xa0
   24534:	cmp	r9, r0
   24538:	bne	24568 <fputs@plt+0x131b4>
   2453c:	ldr	r0, [r4, #160]	; 0xa0
   24540:	str	r0, [r5]
   24544:	cmn	r6, #1
   24548:	ldrshle	r6, [r4, #150]	; 0x96
   2454c:	strh	r6, [r4, #150]	; 0x96
   24550:	mov	r0, r4
   24554:	bl	28370 <fputs@plt+0x16fbc>
   24558:	mov	r7, #0
   2455c:	mov	r0, r7
   24560:	sub	sp, fp, #28
   24564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24568:	mov	r8, #0
   2456c:	str	r8, [sp, #4]
   24570:	str	r8, [sp]
   24574:	ldrb	r0, [r4, #17]
   24578:	cmp	r0, #0
   2457c:	beq	245ac <fputs@plt+0x131f8>
   24580:	ldr	r0, [r4, #64]	; 0x40
   24584:	ldr	r1, [r0]
   24588:	cmp	r1, #0
   2458c:	beq	245ac <fputs@plt+0x131f8>
   24590:	mov	r1, sp
   24594:	bl	271d4 <fputs@plt+0x15e20>
   24598:	cmp	r0, #0
   2459c:	beq	245ac <fputs@plt+0x131f8>
   245a0:	mov	r7, r0
   245a4:	mov	r8, #0
   245a8:	b	245ec <fputs@plt+0x13238>
   245ac:	mov	r0, r9
   245b0:	bl	2842c <fputs@plt+0x17078>
   245b4:	cmp	r0, #0
   245b8:	beq	245e8 <fputs@plt+0x13234>
   245bc:	mov	sl, r0
   245c0:	mov	r0, r4
   245c4:	bl	28430 <fputs@plt+0x1707c>
   245c8:	ldr	r0, [r4, #212]	; 0xd4
   245cc:	mov	r1, r9
   245d0:	bl	24978 <fputs@plt+0x135c4>
   245d4:	cmp	r0, #0
   245d8:	beq	24600 <fputs@plt+0x1324c>
   245dc:	mov	r7, r0
   245e0:	mov	r8, sl
   245e4:	b	245ec <fputs@plt+0x13238>
   245e8:	mov	r7, #7
   245ec:	mov	r0, r8
   245f0:	bl	24938 <fputs@plt+0x13584>
   245f4:	ldr	r0, [r4, #160]	; 0xa0
   245f8:	str	r0, [r5]
   245fc:	b	2455c <fputs@plt+0x131a8>
   24600:	ldr	r0, [r4, #208]	; 0xd0
   24604:	bl	24938 <fputs@plt+0x13584>
   24608:	str	sl, [r4, #208]	; 0xd0
   2460c:	ldm	sp, {r0, r1}
   24610:	str	r9, [r4, #160]	; 0xa0
   24614:	adds	r0, r9, r0
   24618:	adc	r1, r1, #0
   2461c:	subs	r0, r0, #1
   24620:	sbc	r1, r1, #0
   24624:	mov	r2, r9
   24628:	mov	r3, #0
   2462c:	bl	7da58 <fputs@plt+0x6c6a4>
   24630:	str	r0, [r4, #28]
   24634:	b	2453c <fputs@plt+0x13188>
   24638:	push	{r4, r5, r6, sl, fp, lr}
   2463c:	add	fp, sp, #16
   24640:	mov	r4, r0
   24644:	ldr	r5, [r0, #208]	; 0xd0
   24648:	bl	27514 <fputs@plt+0x16160>
   2464c:	mov	r0, r4
   24650:	bl	285f4 <fputs@plt+0x17240>
   24654:	mov	r6, #0
   24658:	strb	r6, [r4, #4]
   2465c:	ldr	r0, [r4, #216]	; 0xd8
   24660:	ldrb	r1, [r4, #10]
   24664:	ldr	r2, [r4, #160]	; 0xa0
   24668:	mov	r3, r5
   2466c:	bl	28620 <fputs@plt+0x1726c>
   24670:	str	r6, [r4, #216]	; 0xd8
   24674:	mov	r0, r4
   24678:	bl	28430 <fputs@plt+0x1707c>
   2467c:	ldrb	r0, [r4, #16]
   24680:	cmp	r0, #0
   24684:	beq	24694 <fputs@plt+0x132e0>
   24688:	mov	r0, r4
   2468c:	bl	2874c <fputs@plt+0x17398>
   24690:	b	246c0 <fputs@plt+0x1330c>
   24694:	ldr	r0, [r4, #68]	; 0x44
   24698:	ldr	r0, [r0]
   2469c:	cmp	r0, #0
   246a0:	beq	246b8 <fputs@plt+0x13304>
   246a4:	mov	r0, r4
   246a8:	bl	2886c <fputs@plt+0x174b8>
   246ac:	mov	r1, r0
   246b0:	mov	r0, r4
   246b4:	bl	24efc <fputs@plt+0x13b48>
   246b8:	mov	r0, r4
   246bc:	bl	288a8 <fputs@plt+0x174f4>
   246c0:	bl	27538 <fputs@plt+0x16184>
   246c4:	ldr	r0, [r4, #68]	; 0x44
   246c8:	bl	24908 <fputs@plt+0x13554>
   246cc:	ldr	r0, [r4, #64]	; 0x40
   246d0:	bl	24908 <fputs@plt+0x13554>
   246d4:	mov	r0, r5
   246d8:	bl	24938 <fputs@plt+0x13584>
   246dc:	ldr	r0, [r4, #212]	; 0xd4
   246e0:	bl	2890c <fputs@plt+0x17558>
   246e4:	mov	r0, r4
   246e8:	pop	{r4, r5, r6, sl, fp, lr}
   246ec:	b	14168 <fputs@plt+0x2db4>
   246f0:	push	{r4, r5, r6, sl, fp, lr}
   246f4:	add	fp, sp, #16
   246f8:	mov	r4, r2
   246fc:	mov	r5, r1
   24700:	ldr	r6, [r0, #4]
   24704:	bl	16f30 <fputs@plt+0x5b7c>
   24708:	cmp	r5, #0
   2470c:	beq	24734 <fputs@plt+0x13380>
   24710:	ldr	r0, [r6, #48]	; 0x30
   24714:	cmp	r0, #0
   24718:	bne	24734 <fputs@plt+0x13380>
   2471c:	asr	r3, r5, #31
   24720:	mov	r0, #0
   24724:	mov	r2, r5
   24728:	bl	19680 <fputs@plt+0x82cc>
   2472c:	str	r0, [r6, #48]	; 0x30
   24730:	str	r4, [r6, #52]	; 0x34
   24734:	ldr	r0, [r6, #48]	; 0x30
   24738:	pop	{r4, r5, r6, sl, fp, pc}
   2473c:	ldr	r0, [r0, #212]	; 0xd4
   24740:	b	2b670 <fputs@plt+0x1a2bc>
   24744:	ldr	r0, [r0, #4]
   24748:	cmp	r0, #72	; 0x48
   2474c:	movle	r0, #72	; 0x48
   24750:	bx	lr
   24754:	movw	ip, #32639	; 0x7f7f
   24758:	movt	ip, #8
   2475c:	and	r3, r3, ip
   24760:	ldr	ip, [r0, #24]
   24764:	bx	ip
   24768:	ldr	r1, [r0]
   2476c:	ldr	r1, [r1, #48]	; 0x30
   24770:	bx	r1
   24774:	push	{r4, r5, fp, lr}
   24778:	add	fp, sp, #8
   2477c:	mov	r4, r0
   24780:	ldrb	r0, [r0, #13]
   24784:	mov	r5, #512	; 0x200
   24788:	cmp	r0, #0
   2478c:	bne	247ac <fputs@plt+0x133f8>
   24790:	ldr	r0, [r4, #64]	; 0x40
   24794:	bl	24768 <fputs@plt+0x133b4>
   24798:	tst	r0, #4096	; 0x1000
   2479c:	bne	247ac <fputs@plt+0x133f8>
   247a0:	ldr	r0, [r4, #64]	; 0x40
   247a4:	bl	2493c <fputs@plt+0x13588>
   247a8:	mov	r5, r0
   247ac:	str	r5, [r4, #156]	; 0x9c
   247b0:	pop	{r4, r5, fp, pc}
   247b4:	push	{r4, sl, fp, lr}
   247b8:	add	fp, sp, #8
   247bc:	mov	ip, r0
   247c0:	ldr	r0, [fp, #8]
   247c4:	vmov.i32	q8, #0	; 0x00000000
   247c8:	add	lr, r0, #16
   247cc:	vst1.32	{d16-d17}, [lr]
   247d0:	add	lr, r0, #32
   247d4:	vst1.32	{d16-d17}, [lr]
   247d8:	mov	lr, #1
   247dc:	mov	r4, #88	; 0x58
   247e0:	str	lr, [r0, #24]
   247e4:	str	r4, [r0, #28]
   247e8:	strb	r1, [r0, #32]
   247ec:	mov	r1, #2
   247f0:	strb	r1, [r0, #33]	; 0x21
   247f4:	str	r2, [r0, #36]	; 0x24
   247f8:	str	r3, [r0, #40]	; 0x28
   247fc:	mov	r1, #100	; 0x64
   24800:	str	r1, [r0, #16]
   24804:	mov	r1, #20
   24808:	mov	r2, r0
   2480c:	vst1.32	{d16-d17}, [r2], r1
   24810:	str	lr, [r2]
   24814:	mov	r1, ip
   24818:	pop	{r4, sl, fp, lr}
   2481c:	b	24978 <fputs@plt+0x135c4>
   24820:	push	{r4, r5, fp, lr}
   24824:	add	fp, sp, #8
   24828:	mov	r4, r0
   2482c:	ldr	r0, [r0, #44]	; 0x2c
   24830:	cmp	r0, #0
   24834:	beq	24840 <fputs@plt+0x1348c>
   24838:	mov	r0, #0
   2483c:	pop	{r4, r5, fp, pc}
   24840:	mov	r5, r1
   24844:	ldrb	r0, [r4, #21]
   24848:	cmp	r0, #0
   2484c:	beq	24864 <fputs@plt+0x134b0>
   24850:	tst	r0, #3
   24854:	bne	24838 <fputs@plt+0x13484>
   24858:	ldrb	r0, [r5, #24]
   2485c:	tst	r0, #8
   24860:	bne	24838 <fputs@plt+0x13484>
   24864:	mov	r0, #0
   24868:	str	r0, [r5, #12]
   2486c:	mov	r0, r4
   24870:	bl	24a54 <fputs@plt+0x136a0>
   24874:	cmp	r0, #0
   24878:	beq	248a8 <fputs@plt+0x134f4>
   2487c:	mov	r0, r5
   24880:	bl	24a64 <fputs@plt+0x136b0>
   24884:	mov	r1, r0
   24888:	cmp	r0, #0
   2488c:	bne	248fc <fputs@plt+0x13548>
   24890:	mov	r0, r4
   24894:	mov	r1, r5
   24898:	mov	r2, #0
   2489c:	mov	r3, #0
   248a0:	bl	24a8c <fputs@plt+0x136d8>
   248a4:	b	248e4 <fputs@plt+0x13530>
   248a8:	ldrb	r0, [r5, #24]
   248ac:	tst	r0, #8
   248b0:	bne	248c0 <fputs@plt+0x1350c>
   248b4:	ldrb	r0, [r4, #17]
   248b8:	cmp	r0, #3
   248bc:	bne	248d8 <fputs@plt+0x13524>
   248c0:	mov	r0, r4
   248c4:	mov	r1, #1
   248c8:	bl	24b84 <fputs@plt+0x137d0>
   248cc:	mov	r1, r0
   248d0:	cmp	r0, #0
   248d4:	bne	248fc <fputs@plt+0x13548>
   248d8:	mov	r0, r4
   248dc:	mov	r1, r5
   248e0:	bl	24d44 <fputs@plt+0x13990>
   248e4:	mov	r1, r0
   248e8:	cmp	r0, #0
   248ec:	bne	248fc <fputs@plt+0x13548>
   248f0:	mov	r0, r5
   248f4:	bl	24ea8 <fputs@plt+0x13af4>
   248f8:	mov	r1, #0
   248fc:	mov	r0, r4
   24900:	pop	{r4, r5, fp, lr}
   24904:	b	24efc <fputs@plt+0x13b48>
   24908:	push	{r4, sl, fp, lr}
   2490c:	add	fp, sp, #8
   24910:	mov	r4, r0
   24914:	ldr	r0, [r0]
   24918:	cmp	r0, #0
   2491c:	popeq	{r4, sl, fp, pc}
   24920:	ldr	r1, [r0, #4]
   24924:	mov	r0, r4
   24928:	blx	r1
   2492c:	mov	r0, #0
   24930:	str	r0, [r4]
   24934:	pop	{r4, sl, fp, pc}
   24938:	b	27ad0 <fputs@plt+0x1671c>
   2493c:	push	{fp, lr}
   24940:	mov	fp, sp
   24944:	bl	24960 <fputs@plt+0x135ac>
   24948:	cmp	r0, #32
   2494c:	movlt	r0, #512	; 0x200
   24950:	poplt	{fp, pc}
   24954:	cmp	r0, #65536	; 0x10000
   24958:	movge	r0, #65536	; 0x10000
   2495c:	pop	{fp, pc}
   24960:	ldr	r1, [r0]
   24964:	ldr	r1, [r1, #44]	; 0x2c
   24968:	cmp	r1, #0
   2496c:	moveq	r0, #4096	; 0x1000
   24970:	bxeq	lr
   24974:	bx	r1
   24978:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2497c:	add	fp, sp, #24
   24980:	mov	r5, r0
   24984:	ldr	r0, [r0, #24]
   24988:	mov	r4, #0
   2498c:	cmp	r0, #0
   24990:	beq	24a00 <fputs@plt+0x1364c>
   24994:	mov	r6, r1
   24998:	ldrb	r2, [r5, #32]
   2499c:	movw	r8, #37176	; 0x9138
   249a0:	movt	r8, #9
   249a4:	ldr	r3, [r8, #124]	; 0x7c
   249a8:	ldr	r0, [r5, #28]
   249ac:	add	r1, r0, #40	; 0x28
   249b0:	mov	r0, r6
   249b4:	blx	r3
   249b8:	cmp	r0, #0
   249bc:	moveq	r4, #7
   249c0:	moveq	r0, r4
   249c4:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   249c8:	mov	r7, r0
   249cc:	ldr	r9, [r8, #128]	; 0x80
   249d0:	mov	r0, r5
   249d4:	bl	24a08 <fputs@plt+0x13654>
   249d8:	mov	r1, r0
   249dc:	mov	r0, r7
   249e0:	blx	r9
   249e4:	ldr	r0, [r5, #44]	; 0x2c
   249e8:	cmp	r0, #0
   249ec:	beq	249f8 <fputs@plt+0x13644>
   249f0:	ldr	r1, [r8, #152]	; 0x98
   249f4:	blx	r1
   249f8:	str	r6, [r5, #24]
   249fc:	str	r7, [r5, #44]	; 0x2c
   24a00:	mov	r0, r4
   24a04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24a08:	mov	r2, r0
   24a0c:	ldr	r0, [r0, #16]
   24a10:	cmn	r0, #1
   24a14:	bxgt	lr
   24a18:	push	{fp, lr}
   24a1c:	mov	fp, sp
   24a20:	asr	r1, r0, #31
   24a24:	lsl	r1, r1, #10
   24a28:	orr	r1, r1, r0, lsr #22
   24a2c:	mov	r3, #0
   24a30:	subs	r0, r3, r0, lsl #10
   24a34:	rsc	r1, r1, #0
   24a38:	ldr	r3, [r2, #24]
   24a3c:	ldr	r2, [r2, #28]
   24a40:	add	r2, r2, r3
   24a44:	asr	r3, r2, #31
   24a48:	bl	7da58 <fputs@plt+0x6c6a4>
   24a4c:	pop	{fp, lr}
   24a50:	bx	lr
   24a54:	ldr	r0, [r0, #216]	; 0xd8
   24a58:	cmp	r0, #0
   24a5c:	movwne	r0, #1
   24a60:	bx	lr
   24a64:	push	{r4, sl, fp, lr}
   24a68:	add	fp, sp, #8
   24a6c:	mov	r4, r0
   24a70:	bl	24f20 <fputs@plt+0x13b6c>
   24a74:	cmp	r0, #0
   24a78:	moveq	r0, #0
   24a7c:	popeq	{r4, sl, fp, pc}
   24a80:	mov	r0, r4
   24a84:	pop	{r4, sl, fp, lr}
   24a88:	b	24f88 <fputs@plt+0x13bd4>
   24a8c:	push	{r4, r5, r6, r7, fp, lr}
   24a90:	add	fp, sp, #16
   24a94:	sub	sp, sp, #16
   24a98:	mov	r6, r3
   24a9c:	mov	r5, r2
   24aa0:	mov	r4, r0
   24aa4:	str	r1, [sp, #12]
   24aa8:	cmp	r3, #0
   24aac:	beq	24af4 <fputs@plt+0x13740>
   24ab0:	str	r1, [sp, #12]
   24ab4:	mov	r0, #0
   24ab8:	cmp	r1, #0
   24abc:	beq	24af8 <fputs@plt+0x13744>
   24ac0:	add	r2, sp, #12
   24ac4:	ldr	r3, [r1, #12]!
   24ac8:	ldr	r7, [r1, #8]
   24acc:	cmp	r7, r5
   24ad0:	movls	r2, r1
   24ad4:	str	r3, [r2]
   24ad8:	mov	r1, #0
   24adc:	movwls	r1, #1
   24ae0:	add	r0, r0, r1
   24ae4:	cmp	r3, #0
   24ae8:	mov	r1, r3
   24aec:	bne	24ac4 <fputs@plt+0x13710>
   24af0:	b	24af8 <fputs@plt+0x13744>
   24af4:	mov	r0, #1
   24af8:	ldr	r1, [r4, #200]	; 0xc8
   24afc:	add	r0, r1, r0
   24b00:	str	r0, [r4, #200]	; 0xc8
   24b04:	ldr	r7, [sp, #12]
   24b08:	ldr	r0, [r7, #20]
   24b0c:	cmp	r0, #1
   24b10:	moveq	r0, r7
   24b14:	bleq	25908 <fputs@plt+0x14554>
   24b18:	ldr	r1, [r4, #160]	; 0xa0
   24b1c:	ldr	r0, [r4, #216]	; 0xd8
   24b20:	ldrb	r2, [r4, #11]
   24b24:	str	r6, [sp]
   24b28:	str	r2, [sp, #4]
   24b2c:	mov	r2, r7
   24b30:	mov	r3, r5
   24b34:	bl	2595c <fputs@plt+0x145a8>
   24b38:	mov	r5, r0
   24b3c:	cmp	r0, #0
   24b40:	bne	24b78 <fputs@plt+0x137c4>
   24b44:	ldr	r0, [r4, #96]	; 0x60
   24b48:	cmp	r0, #0
   24b4c:	beq	24b78 <fputs@plt+0x137c4>
   24b50:	ldr	r6, [sp, #12]
   24b54:	cmp	r6, #0
   24b58:	beq	24b78 <fputs@plt+0x137c4>
   24b5c:	ldr	r2, [r6, #4]
   24b60:	ldr	r1, [r6, #20]
   24b64:	ldr	r0, [r4, #96]	; 0x60
   24b68:	bl	25f48 <fputs@plt+0x14b94>
   24b6c:	ldr	r6, [r6, #12]
   24b70:	cmp	r6, #0
   24b74:	bne	24b5c <fputs@plt+0x137a8>
   24b78:	mov	r0, r5
   24b7c:	sub	sp, fp, #16
   24b80:	pop	{r4, r5, r6, r7, fp, pc}
   24b84:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   24b88:	add	fp, sp, #24
   24b8c:	sub	sp, sp, #32
   24b90:	mov	r5, r1
   24b94:	mov	r4, r0
   24b98:	bl	2764c <fputs@plt+0x16298>
   24b9c:	cmp	r0, #0
   24ba0:	bne	24be4 <fputs@plt+0x13830>
   24ba4:	ldrb	r0, [r4, #7]
   24ba8:	cmp	r0, #0
   24bac:	bne	24bd0 <fputs@plt+0x1381c>
   24bb0:	ldr	r0, [r4, #68]	; 0x44
   24bb4:	ldr	r0, [r0]
   24bb8:	cmp	r0, #0
   24bbc:	ldrbne	r0, [r4, #5]
   24bc0:	cmpne	r0, #4
   24bc4:	bne	24bec <fputs@plt+0x13838>
   24bc8:	ldrd	r0, [r4, #80]	; 0x50
   24bcc:	strd	r0, [r4, #88]	; 0x58
   24bd0:	ldr	r0, [r4, #212]	; 0xd4
   24bd4:	bl	27878 <fputs@plt+0x164c4>
   24bd8:	mov	r0, #4
   24bdc:	strb	r0, [r4, #17]
   24be0:	mov	r0, #0
   24be4:	sub	sp, fp, #24
   24be8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24bec:	ldr	r0, [r4, #64]	; 0x40
   24bf0:	bl	24768 <fputs@plt+0x133b4>
   24bf4:	mov	r6, r0
   24bf8:	ands	r9, r0, #512	; 0x200
   24bfc:	bne	24cd0 <fputs@plt+0x1391c>
   24c00:	movw	r0, #41248	; 0xa120
   24c04:	movt	r0, #55139	; 0xd763
   24c08:	str	r0, [sp, #12]
   24c0c:	movw	r0, #54745	; 0xd5d9
   24c10:	movt	r0, #63749	; 0xf905
   24c14:	str	r0, [sp, #8]
   24c18:	ldr	r1, [r4, #48]	; 0x30
   24c1c:	add	r0, sp, #8
   24c20:	add	r0, r0, #8
   24c24:	bl	25704 <fputs@plt+0x14350>
   24c28:	mov	r0, r4
   24c2c:	bl	27690 <fputs@plt+0x162dc>
   24c30:	mov	r7, r0
   24c34:	mov	r8, r1
   24c38:	ldr	r0, [r4, #68]	; 0x44
   24c3c:	str	r7, [sp]
   24c40:	str	r1, [sp, #4]
   24c44:	add	r1, sp, #24
   24c48:	mov	r2, #8
   24c4c:	bl	271e0 <fputs@plt+0x15e2c>
   24c50:	cmp	r0, #0
   24c54:	beq	24c6c <fputs@plt+0x138b8>
   24c58:	movw	r1, #522	; 0x20a
   24c5c:	cmp	r0, r1
   24c60:	cmpne	r0, #0
   24c64:	beq	24c88 <fputs@plt+0x138d4>
   24c68:	b	24be4 <fputs@plt+0x13830>
   24c6c:	add	r0, sp, #24
   24c70:	movw	r1, #3892	; 0xf34
   24c74:	movt	r1, #8
   24c78:	mov	r2, #8
   24c7c:	bl	110e4 <memcmp@plt>
   24c80:	cmp	r0, #0
   24c84:	beq	24d28 <fputs@plt+0x13974>
   24c88:	tst	r6, #1024	; 0x400
   24c8c:	bne	24cb0 <fputs@plt+0x138fc>
   24c90:	ldrb	r0, [r4, #8]
   24c94:	cmp	r0, #0
   24c98:	beq	24cb0 <fputs@plt+0x138fc>
   24c9c:	ldrb	r1, [r4, #12]
   24ca0:	ldr	r0, [r4, #68]	; 0x44
   24ca4:	bl	260ac <fputs@plt+0x14cf8>
   24ca8:	cmp	r0, #0
   24cac:	bne	24be4 <fputs@plt+0x13830>
   24cb0:	ldr	r0, [r4, #68]	; 0x44
   24cb4:	ldrd	r2, [r4, #88]	; 0x58
   24cb8:	stm	sp, {r2, r3}
   24cbc:	add	r1, sp, #8
   24cc0:	mov	r2, #12
   24cc4:	bl	17c34 <fputs@plt+0x6880>
   24cc8:	cmp	r0, #0
   24ccc:	bne	24be4 <fputs@plt+0x13830>
   24cd0:	tst	r6, #1024	; 0x400
   24cd4:	bne	24cf4 <fputs@plt+0x13940>
   24cd8:	ldrb	r1, [r4, #12]
   24cdc:	cmp	r1, #3
   24ce0:	orreq	r1, r1, #16
   24ce4:	ldr	r0, [r4, #68]	; 0x44
   24ce8:	bl	260ac <fputs@plt+0x14cf8>
   24cec:	cmp	r0, #0
   24cf0:	bne	24be4 <fputs@plt+0x13830>
   24cf4:	ldrd	r0, [r4, #80]	; 0x50
   24cf8:	strd	r0, [r4, #88]	; 0x58
   24cfc:	cmp	r5, #0
   24d00:	beq	24bd0 <fputs@plt+0x1381c>
   24d04:	cmp	r9, #0
   24d08:	bne	24bd0 <fputs@plt+0x1381c>
   24d0c:	mov	r0, #0
   24d10:	str	r0, [r4, #48]	; 0x30
   24d14:	mov	r0, r4
   24d18:	bl	276e0 <fputs@plt+0x1632c>
   24d1c:	cmp	r0, #0
   24d20:	bne	24be4 <fputs@plt+0x13830>
   24d24:	b	24bd0 <fputs@plt+0x1381c>
   24d28:	ldr	r0, [r4, #68]	; 0x44
   24d2c:	stm	sp, {r7, r8}
   24d30:	movw	r1, #3900	; 0xf3c
   24d34:	movt	r1, #8
   24d38:	mov	r2, #1
   24d3c:	bl	17c34 <fputs@plt+0x6880>
   24d40:	b	24c58 <fputs@plt+0x138a4>
   24d44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24d48:	add	fp, sp, #28
   24d4c:	sub	sp, sp, #20
   24d50:	mov	r4, r1
   24d54:	mov	r5, r0
   24d58:	ldr	r1, [r0, #64]	; 0x40
   24d5c:	ldr	r0, [r1]
   24d60:	cmp	r0, #0
   24d64:	beq	24e7c <fputs@plt+0x13ac8>
   24d68:	ldr	r0, [r5, #28]
   24d6c:	ldr	r1, [r5, #40]	; 0x28
   24d70:	cmp	r1, r0
   24d74:	bcs	24dc0 <fputs@plt+0x13a0c>
   24d78:	ldr	r2, [r4, #12]
   24d7c:	cmp	r2, #0
   24d80:	bne	24d90 <fputs@plt+0x139dc>
   24d84:	ldr	r2, [r4, #20]
   24d88:	cmp	r2, r1
   24d8c:	bls	24dc0 <fputs@plt+0x13a0c>
   24d90:	ldr	r1, [r5, #160]	; 0xa0
   24d94:	umull	r2, r3, r1, r0
   24d98:	str	r2, [sp, #8]
   24d9c:	asr	r1, r1, #31
   24da0:	mla	r0, r1, r0, r3
   24da4:	str	r0, [sp, #12]
   24da8:	ldr	r0, [r5, #64]	; 0x40
   24dac:	add	r2, sp, #8
   24db0:	mov	r1, #5
   24db4:	bl	279ac <fputs@plt+0x165f8>
   24db8:	ldr	r0, [r5, #28]
   24dbc:	str	r0, [r5, #40]	; 0x28
   24dc0:	cmp	r4, #0
   24dc4:	beq	24e98 <fputs@plt+0x13ae4>
   24dc8:	add	r9, r5, #112	; 0x70
   24dcc:	ldr	r7, [r4, #20]
   24dd0:	ldr	r0, [r5, #28]
   24dd4:	mov	r6, #0
   24dd8:	cmp	r7, r0
   24ddc:	bhi	24e64 <fputs@plt+0x13ab0>
   24de0:	ldrb	r0, [r4, #24]
   24de4:	tst	r0, #32
   24de8:	bne	24e64 <fputs@plt+0x13ab0>
   24dec:	ldr	r0, [r5, #160]	; 0xa0
   24df0:	subs	r1, r7, #1
   24df4:	umull	sl, r2, r0, r1
   24df8:	asr	r0, r0, #31
   24dfc:	mla	r6, r0, r1, r2
   24e00:	moveq	r0, r4
   24e04:	bleq	25908 <fputs@plt+0x14554>
   24e08:	ldr	r0, [r5, #64]	; 0x40
   24e0c:	ldr	r2, [r5, #160]	; 0xa0
   24e10:	ldr	r8, [r4, #4]
   24e14:	str	sl, [sp]
   24e18:	str	r6, [sp, #4]
   24e1c:	mov	r1, r8
   24e20:	bl	17c34 <fputs@plt+0x6880>
   24e24:	mov	r6, r0
   24e28:	cmp	r7, #1
   24e2c:	bne	24e3c <fputs@plt+0x13a88>
   24e30:	add	r0, r8, #24
   24e34:	vld1.8	{d16-d17}, [r0]
   24e38:	vst1.8	{d16-d17}, [r9]
   24e3c:	ldr	r0, [r5, #36]	; 0x24
   24e40:	cmp	r7, r0
   24e44:	strhi	r7, [r5, #36]	; 0x24
   24e48:	ldr	r0, [r5, #96]	; 0x60
   24e4c:	ldr	r1, [r5, #200]	; 0xc8
   24e50:	add	r1, r1, #1
   24e54:	str	r1, [r5, #200]	; 0xc8
   24e58:	ldr	r2, [r4, #4]
   24e5c:	mov	r1, r7
   24e60:	bl	25f48 <fputs@plt+0x14b94>
   24e64:	cmp	r6, #0
   24e68:	bne	24e9c <fputs@plt+0x13ae8>
   24e6c:	ldr	r4, [r4, #12]
   24e70:	cmp	r4, #0
   24e74:	bne	24dcc <fputs@plt+0x13a18>
   24e78:	b	24e9c <fputs@plt+0x13ae8>
   24e7c:	ldr	r2, [r5, #152]	; 0x98
   24e80:	mov	r0, r5
   24e84:	bl	27978 <fputs@plt+0x165c4>
   24e88:	mov	r6, r0
   24e8c:	cmp	r0, #0
   24e90:	bne	24e9c <fputs@plt+0x13ae8>
   24e94:	b	24d68 <fputs@plt+0x139b4>
   24e98:	mov	r6, #0
   24e9c:	mov	r0, r6
   24ea0:	sub	sp, fp, #28
   24ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24ea8:	push	{r4, sl, fp, lr}
   24eac:	add	fp, sp, #8
   24eb0:	mov	r4, r0
   24eb4:	ldrb	r0, [r0, #24]
   24eb8:	tst	r0, #2
   24ebc:	popeq	{r4, sl, fp, pc}
   24ec0:	mov	r0, r4
   24ec4:	mov	r1, #1
   24ec8:	bl	279b8 <fputs@plt+0x16604>
   24ecc:	ldrh	r0, [r4, #24]
   24ed0:	movw	r1, #65520	; 0xfff0
   24ed4:	and	r0, r0, r1
   24ed8:	orr	r0, r0, #1
   24edc:	strh	r0, [r4, #24]
   24ee0:	ldrh	r0, [r4, #26]
   24ee4:	cmp	r0, #0
   24ee8:	beq	24ef0 <fputs@plt+0x13b3c>
   24eec:	pop	{r4, sl, fp, pc}
   24ef0:	mov	r0, r4
   24ef4:	pop	{r4, sl, fp, lr}
   24ef8:	b	27aa4 <fputs@plt+0x166f0>
   24efc:	uxtb	r2, r1
   24f00:	cmp	r2, #13
   24f04:	cmpne	r2, #10
   24f08:	bne	24f18 <fputs@plt+0x13b64>
   24f0c:	mov	r2, #6
   24f10:	strb	r2, [r0, #17]
   24f14:	str	r1, [r0, #44]	; 0x2c
   24f18:	mov	r0, r1
   24f1c:	bx	lr
   24f20:	push	{r4, r5, r6, r7, fp, lr}
   24f24:	add	fp, sp, #16
   24f28:	ldr	r5, [r0, #16]
   24f2c:	ldr	r1, [r5, #104]	; 0x68
   24f30:	cmp	r1, #1
   24f34:	blt	24f80 <fputs@plt+0x13bcc>
   24f38:	ldr	r4, [r0, #20]
   24f3c:	ldr	r0, [r5, #100]	; 0x64
   24f40:	add	r6, r0, #16
   24f44:	mov	r7, #0
   24f48:	ldr	r0, [r6, #4]
   24f4c:	cmp	r0, r4
   24f50:	bcc	24f6c <fputs@plt+0x13bb8>
   24f54:	ldr	r0, [r6]
   24f58:	mov	r1, r4
   24f5c:	bl	25040 <fputs@plt+0x13c8c>
   24f60:	cmp	r0, #0
   24f64:	moveq	r0, #1
   24f68:	popeq	{r4, r5, r6, r7, fp, pc}
   24f6c:	add	r6, r6, #48	; 0x30
   24f70:	add	r7, r7, #1
   24f74:	ldr	r0, [r5, #104]	; 0x68
   24f78:	cmp	r7, r0
   24f7c:	blt	24f48 <fputs@plt+0x13b94>
   24f80:	mov	r0, #0
   24f84:	pop	{r4, r5, r6, r7, fp, pc}
   24f88:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24f8c:	add	fp, sp, #24
   24f90:	sub	sp, sp, #8
   24f94:	mov	r5, r0
   24f98:	ldr	r4, [r0, #16]
   24f9c:	ldrb	r0, [r4, #5]
   24fa0:	cmp	r0, #2
   24fa4:	bne	24fc8 <fputs@plt+0x13c14>
   24fa8:	ldr	r0, [r4, #56]	; 0x38
   24fac:	add	r0, r0, #1
   24fb0:	str	r0, [r4, #56]	; 0x38
   24fb4:	ldr	r1, [r5, #20]
   24fb8:	mov	r0, r4
   24fbc:	sub	sp, fp, #24
   24fc0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   24fc4:	b	251ac <fputs@plt+0x13df8>
   24fc8:	mov	r0, r4
   24fcc:	bl	25118 <fputs@plt+0x13d64>
   24fd0:	cmp	r0, #0
   24fd4:	bne	25038 <fputs@plt+0x13c84>
   24fd8:	ldr	r1, [r4, #56]	; 0x38
   24fdc:	ldr	r0, [r4, #72]	; 0x48
   24fe0:	ldr	r2, [r4, #160]	; 0xa0
   24fe4:	ldr	r8, [r5, #4]
   24fe8:	ldr	r3, [r5, #20]
   24fec:	str	r3, [sp]
   24ff0:	add	r2, r2, #4
   24ff4:	umull	r7, r3, r2, r1
   24ff8:	asr	r2, r2, #31
   24ffc:	mla	r6, r2, r1, r3
   25000:	mov	r2, r7
   25004:	mov	r3, r6
   25008:	bl	25164 <fputs@plt+0x13db0>
   2500c:	cmp	r0, #0
   25010:	bne	25038 <fputs@plt+0x13c84>
   25014:	adds	r1, r7, #4
   25018:	adc	r3, r6, #0
   2501c:	ldr	r0, [r4, #72]	; 0x48
   25020:	ldr	r2, [r4, #160]	; 0xa0
   25024:	stm	sp, {r1, r3}
   25028:	mov	r1, r8
   2502c:	bl	17c34 <fputs@plt+0x6880>
   25030:	cmp	r0, #0
   25034:	beq	24fa8 <fputs@plt+0x13bf4>
   25038:	sub	sp, fp, #24
   2503c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25040:	push	{r4, r5, fp, lr}
   25044:	add	fp, sp, #8
   25048:	mov	r2, r0
   2504c:	sub	r1, r1, #1
   25050:	ldr	r3, [r0]
   25054:	mov	r0, #0
   25058:	cmp	r1, r3
   2505c:	bcs	25114 <fputs@plt+0x13d60>
   25060:	ldr	r3, [r2, #8]
   25064:	cmp	r3, #0
   25068:	beq	25088 <fputs@plt+0x13cd4>
   2506c:	udiv	r4, r1, r3
   25070:	mls	r1, r4, r3, r1
   25074:	add	r2, r2, r4, lsl #2
   25078:	ldr	r2, [r2, #12]
   2507c:	cmp	r2, #0
   25080:	bne	25060 <fputs@plt+0x13cac>
   25084:	b	25114 <fputs@plt+0x13d60>
   25088:	ldr	r3, [r2]
   2508c:	cmp	r3, #4000	; 0xfa0
   25090:	bhi	250b4 <fputs@plt+0x13d00>
   25094:	add	r0, r2, r1, lsr #3
   25098:	ldrb	r0, [r0, #12]
   2509c:	and	r1, r1, #7
   250a0:	mov	r2, #1
   250a4:	and	r0, r0, r2, lsl r1
   250a8:	cmp	r0, #0
   250ac:	movwne	r0, #1
   250b0:	pop	{r4, r5, fp, pc}
   250b4:	movw	ip, #19923	; 0x4dd3
   250b8:	movt	ip, #4194	; 0x1062
   250bc:	umull	r3, r4, r1, ip
   250c0:	lsr	r3, r4, #3
   250c4:	mov	lr, #125	; 0x7d
   250c8:	mls	r3, r3, lr, r1
   250cc:	add	r4, r2, r3, lsl #2
   250d0:	ldr	r4, [r4, #12]
   250d4:	cmp	r4, #0
   250d8:	beq	25114 <fputs@plt+0x13d60>
   250dc:	add	r1, r1, #1
   250e0:	cmp	r4, r1
   250e4:	beq	25110 <fputs@plt+0x13d5c>
   250e8:	add	r3, r3, #1
   250ec:	umull	r4, r5, r3, ip
   250f0:	lsr	r4, r5, #3
   250f4:	mls	r3, r4, lr, r3
   250f8:	add	r4, r2, r3, lsl #2
   250fc:	ldr	r4, [r4, #12]
   25100:	cmp	r4, #0
   25104:	popeq	{r4, r5, fp, pc}
   25108:	cmp	r4, r1
   2510c:	bne	250e8 <fputs@plt+0x13d34>
   25110:	mov	r0, #1
   25114:	pop	{r4, r5, fp, pc}
   25118:	ldr	r1, [r0, #72]	; 0x48
   2511c:	ldr	r2, [r1]
   25120:	cmp	r2, #0
   25124:	movne	r0, #0
   25128:	bxne	lr
   2512c:	ldrb	r2, [r0, #5]
   25130:	cmp	r2, #4
   25134:	beq	25144 <fputs@plt+0x13d90>
   25138:	ldrb	r2, [r0, #22]
   2513c:	cmp	r2, #0
   25140:	beq	2514c <fputs@plt+0x13d98>
   25144:	mvn	r3, #0
   25148:	b	25158 <fputs@plt+0x13da4>
   2514c:	movw	r2, #37176	; 0x9138
   25150:	movt	r2, #9
   25154:	ldr	r3, [r2, #36]	; 0x24
   25158:	ldr	r0, [r0]
   2515c:	movw	r2, #8222	; 0x201e
   25160:	b	25220 <fputs@plt+0x13e6c>
   25164:	push	{r4, r5, r6, r7, fp, lr}
   25168:	add	fp, sp, #16
   2516c:	sub	sp, sp, #16
   25170:	mov	r4, r3
   25174:	mov	r5, r2
   25178:	mov	r6, r0
   2517c:	ldr	r1, [fp, #8]
   25180:	add	r7, sp, #12
   25184:	mov	r0, r7
   25188:	bl	25704 <fputs@plt+0x14350>
   2518c:	str	r5, [sp]
   25190:	str	r4, [sp, #4]
   25194:	mov	r0, r6
   25198:	mov	r1, r7
   2519c:	mov	r2, #4
   251a0:	bl	17c34 <fputs@plt+0x6880>
   251a4:	sub	sp, fp, #16
   251a8:	pop	{r4, r5, r6, r7, fp, pc}
   251ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   251b0:	add	fp, sp, #24
   251b4:	mov	r5, r0
   251b8:	ldr	r0, [r0, #104]	; 0x68
   251bc:	cmp	r0, #1
   251c0:	movlt	r8, #0
   251c4:	movlt	r0, r8
   251c8:	poplt	{r4, r5, r6, r7, r8, sl, fp, pc}
   251cc:	mov	r4, r1
   251d0:	mov	r7, #0
   251d4:	mov	r6, #0
   251d8:	mov	r8, #0
   251dc:	b	251f8 <fputs@plt+0x13e44>
   251e0:	add	r7, r7, #48	; 0x30
   251e4:	add	r6, r6, #1
   251e8:	ldr	r0, [r5, #104]	; 0x68
   251ec:	cmp	r6, r0
   251f0:	movge	r0, r8
   251f4:	popge	{r4, r5, r6, r7, r8, sl, fp, pc}
   251f8:	ldr	r0, [r5, #100]	; 0x64
   251fc:	add	r0, r0, r7
   25200:	ldr	r1, [r0, #20]
   25204:	cmp	r1, r4
   25208:	bcc	251e0 <fputs@plt+0x13e2c>
   2520c:	ldr	r0, [r0, #16]
   25210:	mov	r1, r4
   25214:	bl	25724 <fputs@plt+0x14370>
   25218:	orr	r8, r0, r8
   2521c:	b	251e0 <fputs@plt+0x13e2c>
   25220:	push	{r4, sl, fp, lr}
   25224:	add	fp, sp, #8
   25228:	sub	sp, sp, #8
   2522c:	mov	ip, r2
   25230:	mov	r2, r1
   25234:	mov	r1, #0
   25238:	vmov.i32	q8, #0	; 0x00000000
   2523c:	str	r1, [r2, #64]	; 0x40
   25240:	mov	lr, #68	; 0x44
   25244:	mov	r4, r2
   25248:	vst1.64	{d16-d17}, [r4], lr
   2524c:	str	r1, [r4]
   25250:	add	r4, r2, #48	; 0x30
   25254:	vst1.64	{d16-d17}, [r4]
   25258:	add	r4, r2, #32
   2525c:	vst1.64	{d16-d17}, [r4]
   25260:	add	r4, r2, #16
   25264:	vst1.64	{d16-d17}, [r4]
   25268:	cmp	r3, #0
   2526c:	beq	252a4 <fputs@plt+0x13ef0>
   25270:	movw	r4, #3816	; 0xee8
   25274:	movt	r4, #8
   25278:	str	ip, [r2, #56]	; 0x38
   2527c:	str	r0, [r2, #60]	; 0x3c
   25280:	str	r1, [r2, #64]	; 0x40
   25284:	cmp	r3, #0
   25288:	mov	r0, r3
   2528c:	movle	r0, #1020	; 0x3fc
   25290:	str	r4, [r2]
   25294:	stmib	r2, {r0, r3}
   25298:	mov	r0, #0
   2529c:	sub	sp, fp, #8
   252a0:	pop	{r4, sl, fp, pc}
   252a4:	str	r1, [sp]
   252a8:	mov	r1, #0
   252ac:	mov	r3, ip
   252b0:	bl	24754 <fputs@plt+0x133a0>
   252b4:	sub	sp, fp, #8
   252b8:	pop	{r4, sl, fp, pc}
   252bc:	push	{fp, lr}
   252c0:	mov	fp, sp
   252c4:	bl	255ac <fputs@plt+0x141f8>
   252c8:	mov	r0, #0
   252cc:	pop	{fp, pc}
   252d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   252d4:	add	fp, sp, #28
   252d8:	sub	sp, sp, #4
   252dc:	mov	sl, r2
   252e0:	mov	r5, r1
   252e4:	mov	r4, r0
   252e8:	ldr	r1, [fp, #12]
   252ec:	ldr	r0, [fp, #8]
   252f0:	orrs	r2, r0, r1
   252f4:	mov	ip, r4
   252f8:	ldr	r3, [ip, #40]!	; 0x28
   252fc:	beq	25320 <fputs@plt+0x13f6c>
   25300:	ldr	r2, [ip, #4]
   25304:	eor	r3, r3, r0
   25308:	eor	r2, r2, r1
   2530c:	orrs	r2, r3, r2
   25310:	bne	25320 <fputs@plt+0x13f6c>
   25314:	mov	r7, ip
   25318:	ldr	r8, [r4, #48]	; 0x30
   2531c:	b	25368 <fputs@plt+0x13fb4>
   25320:	ldr	r8, [r4, #16]
   25324:	cmp	r8, #0
   25328:	beq	25358 <fputs@plt+0x13fa4>
   2532c:	ldr	r7, [r4, #4]
   25330:	mov	r6, #0
   25334:	mov	r2, #0
   25338:	adds	r6, r6, r7
   2533c:	adc	r2, r2, r7, asr #31
   25340:	subs	r3, r0, r6
   25344:	sbcs	r3, r1, r2
   25348:	blt	25364 <fputs@plt+0x13fb0>
   2534c:	ldr	r8, [r8]
   25350:	cmp	r8, #0
   25354:	bne	25338 <fputs@plt+0x13f84>
   25358:	mov	r7, ip
   2535c:	mov	r8, #0
   25360:	b	25368 <fputs@plt+0x13fb4>
   25364:	mov	r7, ip
   25368:	ldr	r2, [r4, #4]
   2536c:	asr	r3, r2, #31
   25370:	bl	7da58 <fputs@plt+0x6c6a4>
   25374:	str	sl, [sp]
   25378:	ldr	r0, [r4, #4]
   2537c:	sub	r9, r0, r2
   25380:	cmp	sl, r9
   25384:	mov	r6, r9
   25388:	movlt	r6, sl
   2538c:	add	r0, r8, r2
   25390:	add	r1, r0, #4
   25394:	mov	r0, r5
   25398:	mov	r2, r6
   2539c:	bl	1121c <memcpy@plt>
   253a0:	sub	sl, sl, r9
   253a4:	cmp	sl, #0
   253a8:	blt	253c4 <fputs@plt+0x14010>
   253ac:	ldr	r8, [r8]
   253b0:	cmp	sl, #0
   253b4:	addne	r5, r5, r6
   253b8:	movne	r2, #0
   253bc:	cmpne	r8, #0
   253c0:	bne	25378 <fputs@plt+0x13fc4>
   253c4:	ldr	r1, [sp]
   253c8:	ldr	r0, [fp, #8]
   253cc:	adds	r0, r1, r0
   253d0:	asr	r1, r1, #31
   253d4:	ldr	r2, [fp, #12]
   253d8:	adc	r1, r1, r2
   253dc:	strd	r0, [r7]
   253e0:	str	r8, [r4, #48]	; 0x30
   253e4:	mov	r0, #0
   253e8:	sub	sp, fp, #28
   253ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   253f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   253f4:	add	fp, sp, #28
   253f8:	sub	sp, sp, #20
   253fc:	mov	r4, r2
   25400:	mov	r9, r1
   25404:	mov	sl, r0
   25408:	ldr	r0, [r0, #8]
   2540c:	ldr	r5, [fp, #8]
   25410:	cmp	r0, #1
   25414:	blt	2544c <fputs@plt+0x14098>
   25418:	ldr	r1, [fp, #12]
   2541c:	asr	r2, r4, #31
   25420:	adds	r3, r4, r5
   25424:	adc	r1, r2, r1
   25428:	subs	r2, r0, r3
   2542c:	rscs	r0, r1, r0, asr #31
   25430:	bge	2544c <fputs@plt+0x14098>
   25434:	mov	r0, sl
   25438:	bl	255e4 <fputs@plt+0x14230>
   2543c:	cmp	r0, #0
   25440:	beq	25520 <fputs@plt+0x1416c>
   25444:	sub	sp, fp, #28
   25448:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2544c:	str	r5, [sp, #4]
   25450:	str	r4, [sp, #8]
   25454:	cmp	r4, #1
   25458:	blt	25504 <fputs@plt+0x14150>
   2545c:	add	r6, sl, #24
   25460:	ldr	r8, [sp, #8]
   25464:	str	r6, [sp, #12]
   25468:	ldrd	r0, [r6]
   2546c:	ldr	r5, [sl, #4]
   25470:	ldr	r2, [sl, #32]
   25474:	str	r2, [sp, #16]
   25478:	asr	r3, r5, #31
   2547c:	mov	r2, r5
   25480:	bl	7da58 <fputs@plt+0x6c6a4>
   25484:	mov	r4, r2
   25488:	sub	r7, r5, r2
   2548c:	cmp	r8, r7
   25490:	movlt	r7, r8
   25494:	cmp	r2, #0
   25498:	bne	254cc <fputs@plt+0x14118>
   2549c:	ldr	r6, [sp, #16]
   254a0:	add	r0, r5, #4
   254a4:	bl	14098 <fputs@plt+0x2ce4>
   254a8:	cmp	r0, #0
   254ac:	beq	25538 <fputs@plt+0x14184>
   254b0:	mov	r1, #0
   254b4:	str	r1, [r0]
   254b8:	cmp	r6, #0
   254bc:	streq	r0, [sl, #16]
   254c0:	strne	r0, [r6]
   254c4:	str	r0, [sl, #32]
   254c8:	ldr	r6, [sp, #12]
   254cc:	ldr	r0, [sl, #32]
   254d0:	add	r0, r0, r4
   254d4:	add	r0, r0, #4
   254d8:	mov	r1, r9
   254dc:	mov	r2, r7
   254e0:	bl	1121c <memcpy@plt>
   254e4:	ldrd	r0, [r6]
   254e8:	adds	r0, r0, r7
   254ec:	adc	r1, r1, r7, asr #31
   254f0:	strd	r0, [r6]
   254f4:	sub	r8, r8, r7
   254f8:	add	r9, r9, r7
   254fc:	cmp	r8, #0
   25500:	bgt	25468 <fputs@plt+0x140b4>
   25504:	ldr	r0, [sp, #8]
   25508:	ldr	r1, [sp, #4]
   2550c:	add	r0, r1, r0
   25510:	str	r0, [sl, #12]
   25514:	mov	r0, #0
   25518:	sub	sp, fp, #28
   2551c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25520:	mov	r0, sl
   25524:	mov	r1, r9
   25528:	mov	r2, r4
   2552c:	sub	sp, fp, #28
   25530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25534:	b	17c34 <fputs@plt+0x6880>
   25538:	movw	r0, #3082	; 0xc0a
   2553c:	sub	sp, fp, #28
   25540:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25544:	push	{r4, sl, fp, lr}
   25548:	add	fp, sp, #8
   2554c:	mov	r4, r0
   25550:	orrs	r0, r2, r3
   25554:	beq	25560 <fputs@plt+0x141ac>
   25558:	mov	r0, #0
   2555c:	pop	{r4, sl, fp, pc}
   25560:	mov	r0, r4
   25564:	bl	255ac <fputs@plt+0x141f8>
   25568:	mov	r0, #0
   2556c:	str	r0, [r4, #24]
   25570:	str	r0, [r4, #28]
   25574:	str	r0, [r4, #32]
   25578:	str	r0, [r4, #12]
   2557c:	str	r0, [r4, #40]	; 0x28
   25580:	str	r0, [r4, #44]	; 0x2c
   25584:	str	r0, [r4, #48]	; 0x30
   25588:	mov	r0, #0
   2558c:	pop	{r4, sl, fp, pc}
   25590:	mov	r0, #0
   25594:	bx	lr
   25598:	ldr	r3, [r0, #28]
   2559c:	ldr	r0, [r0, #24]
   255a0:	stm	r1, {r0, r3}
   255a4:	mov	r0, #0
   255a8:	bx	lr
   255ac:	push	{r4, r5, fp, lr}
   255b0:	add	fp, sp, #8
   255b4:	mov	r4, r0
   255b8:	ldr	r0, [r0, #16]
   255bc:	cmp	r0, #0
   255c0:	beq	255d8 <fputs@plt+0x14224>
   255c4:	ldr	r5, [r0]
   255c8:	bl	14168 <fputs@plt+0x2db4>
   255cc:	cmp	r5, #0
   255d0:	mov	r0, r5
   255d4:	bne	255c4 <fputs@plt+0x14210>
   255d8:	mov	r0, #0
   255dc:	str	r0, [r4, #16]
   255e0:	pop	{r4, r5, fp, pc}
   255e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   255e8:	add	fp, sp, #28
   255ec:	sub	sp, sp, #92	; 0x5c
   255f0:	mov	r8, r0
   255f4:	add	r0, sp, #16
   255f8:	mov	r1, r8
   255fc:	mov	r2, #72	; 0x48
   25600:	bl	1121c <memcpy@plt>
   25604:	mov	r2, #0
   25608:	vmov.i32	q8, #0	; 0x00000000
   2560c:	str	r2, [r8, #64]	; 0x40
   25610:	add	r0, r8, #48	; 0x30
   25614:	vst1.64	{d16-d17}, [r0]
   25618:	add	r0, r8, #32
   2561c:	vst1.64	{d16-d17}, [r0]
   25620:	add	r0, r8, #16
   25624:	vst1.64	{d16-d17}, [r0]
   25628:	mov	r0, #68	; 0x44
   2562c:	mov	r1, r8
   25630:	vst1.64	{d16-d17}, [r1], r0
   25634:	str	r2, [r1]
   25638:	ldr	r3, [sp, #72]	; 0x48
   2563c:	ldr	r0, [sp, #76]	; 0x4c
   25640:	ldr	r1, [sp, #80]	; 0x50
   25644:	str	r2, [sp]
   25648:	mov	r2, r8
   2564c:	bl	24754 <fputs@plt+0x133a0>
   25650:	mov	r6, r0
   25654:	cmp	r0, #0
   25658:	beq	25678 <fputs@plt+0x142c4>
   2565c:	mov	r0, r8
   25660:	bl	24908 <fputs@plt+0x13554>
   25664:	add	r1, sp, #16
   25668:	mov	r0, r8
   2566c:	mov	r2, #72	; 0x48
   25670:	bl	1121c <memcpy@plt>
   25674:	b	256f0 <fputs@plt+0x1433c>
   25678:	ldr	r7, [sp, #32]
   2567c:	cmp	r7, #0
   25680:	beq	256e4 <fputs@plt+0x14330>
   25684:	mov	r4, #0
   25688:	ldr	r5, [sp, #20]
   2568c:	ldr	r9, [sp, #40]	; 0x28
   25690:	ldr	r0, [sp, #44]	; 0x2c
   25694:	str	r0, [sp, #12]
   25698:	mov	sl, #0
   2569c:	stm	sp, {r4, sl}
   256a0:	adds	r0, r4, r5
   256a4:	adc	r1, sl, r5, asr #31
   256a8:	subs	r0, r9, r0
   256ac:	ldr	r0, [sp, #12]
   256b0:	sbcs	r0, r0, r1
   256b4:	sublt	r5, r9, r4
   256b8:	add	r1, r7, #4
   256bc:	mov	r0, r8
   256c0:	mov	r2, r5
   256c4:	bl	17c34 <fputs@plt+0x6880>
   256c8:	cmp	r0, #0
   256cc:	bne	256fc <fputs@plt+0x14348>
   256d0:	adds	r4, r4, r5
   256d4:	adc	sl, sl, r5, asr #31
   256d8:	ldr	r7, [r7]
   256dc:	cmp	r7, #0
   256e0:	bne	2569c <fputs@plt+0x142e8>
   256e4:	add	r0, sp, #16
   256e8:	bl	255ac <fputs@plt+0x141f8>
   256ec:	mov	r6, #0
   256f0:	mov	r0, r6
   256f4:	sub	sp, fp, #28
   256f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   256fc:	mov	r6, r0
   25700:	b	2565c <fputs@plt+0x142a8>
   25704:	strb	r1, [r0, #3]
   25708:	lsr	r2, r1, #16
   2570c:	strb	r2, [r0, #1]
   25710:	lsr	r2, r1, #24
   25714:	strb	r2, [r0]
   25718:	lsr	r1, r1, #8
   2571c:	strb	r1, [r0, #2]
   25720:	bx	lr
   25724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25728:	add	fp, sp, #28
   2572c:	sub	sp, sp, #4
   25730:	mov	r9, #0
   25734:	cmp	r0, #0
   25738:	beq	257b0 <fputs@plt+0x143fc>
   2573c:	mov	r5, r0
   25740:	ldr	r0, [r0]
   25744:	sub	r7, r1, #1
   25748:	cmp	r0, #4000	; 0xfa0
   2574c:	bls	25798 <fputs@plt+0x143e4>
   25750:	ldr	r6, [r5, #8]
   25754:	cmp	r6, #0
   25758:	beq	257bc <fputs@plt+0x14408>
   2575c:	udiv	r4, r7, r6
   25760:	add	r5, r5, #12
   25764:	ldr	r0, [r5, r4, lsl #2]
   25768:	cmp	r0, #0
   2576c:	bne	25784 <fputs@plt+0x143d0>
   25770:	mov	r0, r6
   25774:	bl	258e4 <fputs@plt+0x14530>
   25778:	str	r0, [r5, r4, lsl #2]
   2577c:	cmp	r0, #0
   25780:	beq	258dc <fputs@plt+0x14528>
   25784:	mls	r7, r4, r6, r7
   25788:	ldr	r5, [r5, r4, lsl #2]
   2578c:	ldr	r0, [r5]
   25790:	cmp	r0, #4000	; 0xfa0
   25794:	bhi	25750 <fputs@plt+0x1439c>
   25798:	add	r0, r5, r7, lsr #3
   2579c:	ldrb	r1, [r0, #12]
   257a0:	and	r2, r7, #7
   257a4:	mov	r3, #1
   257a8:	orr	r1, r1, r3, lsl r2
   257ac:	strb	r1, [r0, #12]
   257b0:	mov	r0, r9
   257b4:	sub	sp, fp, #28
   257b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   257bc:	movw	r4, #19923	; 0x4dd3
   257c0:	movt	r4, #4194	; 0x1062
   257c4:	umull	r0, r1, r7, r4
   257c8:	lsr	r0, r1, #3
   257cc:	mov	r1, #125	; 0x7d
   257d0:	mls	r0, r0, r1, r7
   257d4:	add	r8, r5, #12
   257d8:	ldr	r1, [r8, r0, lsl #2]
   257dc:	add	r6, r7, #1
   257e0:	cmp	r1, #0
   257e4:	beq	25818 <fputs@plt+0x14464>
   257e8:	add	r1, r5, r0, lsl #2
   257ec:	ldr	r1, [r1, #12]
   257f0:	cmp	r1, r6
   257f4:	beq	257b0 <fputs@plt+0x143fc>
   257f8:	add	r0, r0, #1
   257fc:	cmp	r0, #124	; 0x7c
   25800:	movwhi	r0, #0
   25804:	add	r1, r5, r0, lsl #2
   25808:	ldr	r1, [r1, #12]
   2580c:	cmp	r1, #0
   25810:	bne	257e8 <fputs@plt+0x14434>
   25814:	b	25824 <fputs@plt+0x14470>
   25818:	ldr	r1, [r5, #4]
   2581c:	cmp	r1, #124	; 0x7c
   25820:	bcc	258c4 <fputs@plt+0x14510>
   25824:	ldr	r1, [r5, #4]
   25828:	cmp	r1, #62	; 0x3e
   2582c:	bcc	258c4 <fputs@plt+0x14510>
   25830:	mov	r7, #0
   25834:	mov	r0, #0
   25838:	mov	r2, #500	; 0x1f4
   2583c:	mov	r3, #0
   25840:	bl	1a7c8 <fputs@plt+0x9414>
   25844:	cmp	r0, #0
   25848:	beq	258dc <fputs@plt+0x14528>
   2584c:	mov	sl, r0
   25850:	mov	r1, r8
   25854:	mov	r2, #500	; 0x1f4
   25858:	bl	1121c <memcpy@plt>
   2585c:	mov	r0, r8
   25860:	mov	r1, #0
   25864:	mov	r2, #500	; 0x1f4
   25868:	bl	11174 <memset@plt>
   2586c:	ldr	r0, [r5]
   25870:	add	r0, r0, #124	; 0x7c
   25874:	umull	r0, r1, r0, r4
   25878:	lsr	r0, r1, #3
   2587c:	str	r0, [r5, #8]
   25880:	mov	r0, r5
   25884:	mov	r1, r6
   25888:	bl	25724 <fputs@plt+0x14370>
   2588c:	mov	r9, r0
   25890:	ldr	r1, [sl, r7, lsl #2]
   25894:	cmp	r1, #0
   25898:	beq	258a8 <fputs@plt+0x144f4>
   2589c:	mov	r0, r5
   258a0:	bl	25724 <fputs@plt+0x14370>
   258a4:	orr	r9, r0, r9
   258a8:	add	r7, r7, #1
   258ac:	cmp	r7, #125	; 0x7d
   258b0:	bne	25890 <fputs@plt+0x144dc>
   258b4:	mov	r0, #0
   258b8:	mov	r1, sl
   258bc:	bl	13cb4 <fputs@plt+0x2900>
   258c0:	b	257b0 <fputs@plt+0x143fc>
   258c4:	ldr	r1, [r5, #4]
   258c8:	add	r1, r1, #1
   258cc:	str	r1, [r5, #4]
   258d0:	add	r0, r5, r0, lsl #2
   258d4:	str	r6, [r0, #12]
   258d8:	b	257b0 <fputs@plt+0x143fc>
   258dc:	mov	r9, #7
   258e0:	b	257b0 <fputs@plt+0x143fc>
   258e4:	push	{r4, sl, fp, lr}
   258e8:	add	fp, sp, #8
   258ec:	mov	r4, r0
   258f0:	mov	r0, #512	; 0x200
   258f4:	mov	r1, #0
   258f8:	bl	167c0 <fputs@plt+0x540c>
   258fc:	cmp	r0, #0
   25900:	strne	r4, [r0]
   25904:	pop	{r4, sl, fp, pc}
   25908:	push	{r4, r5, fp, lr}
   2590c:	add	fp, sp, #8
   25910:	mov	r4, r0
   25914:	ldr	r0, [r0, #16]
   25918:	add	r0, r0, #112	; 0x70
   2591c:	bl	244dc <fputs@plt+0x13128>
   25920:	ldr	r1, [r4, #4]
   25924:	add	r5, r0, #1
   25928:	add	r0, r1, #24
   2592c:	mov	r1, r5
   25930:	bl	25704 <fputs@plt+0x14350>
   25934:	ldr	r0, [r4, #4]
   25938:	add	r0, r0, #92	; 0x5c
   2593c:	mov	r1, r5
   25940:	bl	25704 <fputs@plt+0x14350>
   25944:	ldr	r0, [r4, #4]
   25948:	add	r0, r0, #96	; 0x60
   2594c:	movw	r1, #62880	; 0xf5a0
   25950:	movt	r1, #45	; 0x2d
   25954:	pop	{r4, r5, fp, lr}
   25958:	b	25704 <fputs@plt+0x14350>
   2595c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25960:	add	fp, sp, #28
   25964:	sub	sp, sp, #84	; 0x54
   25968:	str	r3, [sp, #28]
   2596c:	mov	r7, r2
   25970:	mov	r9, r1
   25974:	mov	r4, r0
   25978:	bl	25f54 <fputs@plt+0x14ba0>
   2597c:	mov	r5, r0
   25980:	add	r0, r4, #52	; 0x34
   25984:	mov	r1, r5
   25988:	mov	r2, #48	; 0x30
   2598c:	bl	110e4 <memcmp@plt>
   25990:	cmp	r0, #0
   25994:	ldrne	r0, [r5, #16]
   25998:	addne	r0, r0, #1
   2599c:	moveq	r0, #0
   259a0:	str	r0, [sp, #20]
   259a4:	mov	r0, r4
   259a8:	bl	25f60 <fputs@plt+0x14bac>
   259ac:	mov	r5, r0
   259b0:	cmp	r0, #0
   259b4:	beq	259c4 <fputs@plt+0x14610>
   259b8:	mov	r0, r5
   259bc:	sub	sp, fp, #28
   259c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   259c4:	ldr	r6, [fp, #12]
   259c8:	ldr	r1, [r4, #68]	; 0x44
   259cc:	cmp	r1, #0
   259d0:	str	r9, [sp, #12]
   259d4:	str	r1, [sp, #36]	; 0x24
   259d8:	beq	25b6c <fputs@plt+0x147b8>
   259dc:	str	r4, [sp, #48]	; 0x30
   259e0:	str	r4, [sp, #16]
   259e4:	ldr	r0, [r4, #8]
   259e8:	mov	r8, #0
   259ec:	str	r8, [sp, #60]	; 0x3c
   259f0:	str	r8, [sp, #56]	; 0x38
   259f4:	str	r6, [sp, #64]	; 0x40
   259f8:	str	r9, [sp, #68]	; 0x44
   259fc:	str	r0, [sp, #52]	; 0x34
   25a00:	add	r0, r9, #24
   25a04:	asr	r2, r0, #31
   25a08:	str	r2, [sp, #8]
   25a0c:	mul	r6, r1, r2
   25a10:	mov	r9, #32
   25a14:	str	r0, [sp, #32]
   25a18:	umlal	r9, r6, r1, r0
   25a1c:	cmp	r7, #0
   25a20:	beq	25c70 <fputs@plt+0x148bc>
   25a24:	mov	sl, r7
   25a28:	mov	r0, #0
   25a2c:	str	r0, [sp, #24]
   25a30:	ldr	r4, [sp, #20]
   25a34:	b	25a98 <fputs@plt+0x146e4>
   25a38:	sub	r1, r0, #1
   25a3c:	ldr	r2, [sp, #8]
   25a40:	mul	r2, r1, r2
   25a44:	mov	r3, #56	; 0x38
   25a48:	ldr	r4, [sp, #32]
   25a4c:	umlal	r3, r2, r1, r4
   25a50:	ldr	r1, [r5, #104]	; 0x68
   25a54:	sub	r1, r1, #1
   25a58:	cmp	r1, r0
   25a5c:	strcs	r0, [r5, #104]	; 0x68
   25a60:	ldr	r0, [r5, #8]
   25a64:	ldr	r1, [sl, #4]
   25a68:	str	r3, [sp]
   25a6c:	str	r2, [sp, #4]
   25a70:	ldr	r2, [sp, #12]
   25a74:	bl	17c34 <fputs@plt+0x6880>
   25a78:	cmp	r0, #0
   25a7c:	bne	25d90 <fputs@plt+0x149dc>
   25a80:	ldrh	r0, [sl, #24]
   25a84:	movw	r1, #65407	; 0xff7f
   25a88:	and	r0, r0, r1
   25a8c:	strh	r0, [sl, #24]
   25a90:	ldr	r4, [sp, #20]
   25a94:	b	25b5c <fputs@plt+0x147a8>
   25a98:	cmp	r4, #0
   25a9c:	beq	25af0 <fputs@plt+0x1473c>
   25aa0:	ldr	r0, [fp, #8]
   25aa4:	cmp	r0, #0
   25aa8:	beq	25ac8 <fputs@plt+0x14714>
   25aac:	ldr	r0, [sl, #12]
   25ab0:	cmp	r0, #0
   25ab4:	bne	25ac8 <fputs@plt+0x14714>
   25ab8:	ldr	r0, [sp, #36]	; 0x24
   25abc:	add	r0, r0, #1
   25ac0:	str	r0, [sp, #36]	; 0x24
   25ac4:	b	25b08 <fputs@plt+0x14754>
   25ac8:	mov	r0, #0
   25acc:	str	r0, [sp, #40]	; 0x28
   25ad0:	ldr	r1, [sl, #20]
   25ad4:	ldr	r5, [sp, #16]
   25ad8:	mov	r0, r5
   25adc:	add	r2, sp, #40	; 0x28
   25ae0:	bl	260b8 <fputs@plt+0x14d04>
   25ae4:	ldr	r0, [sp, #40]	; 0x28
   25ae8:	cmp	r0, r4
   25aec:	bcs	25a38 <fputs@plt+0x14684>
   25af0:	ldr	r0, [sp, #36]	; 0x24
   25af4:	add	r0, r0, #1
   25af8:	str	r0, [sp, #36]	; 0x24
   25afc:	ldr	r0, [fp, #8]
   25b00:	cmp	r0, #0
   25b04:	beq	25b20 <fputs@plt+0x1476c>
   25b08:	ldr	r0, [sl, #12]
   25b0c:	cmp	r0, #0
   25b10:	mov	r2, #0
   25b14:	ldr	r0, [sp, #28]
   25b18:	moveq	r2, r0
   25b1c:	b	25b24 <fputs@plt+0x14770>
   25b20:	mov	r2, #0
   25b24:	str	r9, [sp]
   25b28:	str	r6, [sp, #4]
   25b2c:	add	r0, sp, #48	; 0x30
   25b30:	mov	r1, sl
   25b34:	bl	26218 <fputs@plt+0x14e64>
   25b38:	cmp	r0, #0
   25b3c:	bne	25d90 <fputs@plt+0x149dc>
   25b40:	ldrh	r0, [sl, #24]
   25b44:	orr	r0, r0, #128	; 0x80
   25b48:	strh	r0, [sl, #24]
   25b4c:	ldr	r0, [sp, #32]
   25b50:	adds	r9, r9, r0
   25b54:	adc	r6, r6, r0, asr #31
   25b58:	str	sl, [sp, #24]
   25b5c:	ldr	sl, [sl, #12]
   25b60:	cmp	sl, #0
   25b64:	bne	25a98 <fputs@plt+0x146e4>
   25b68:	b	25c78 <fputs@plt+0x148c4>
   25b6c:	add	r8, sp, #48	; 0x30
   25b70:	movw	r1, #1666	; 0x682
   25b74:	movt	r1, #14207	; 0x377f
   25b78:	mov	r0, r8
   25b7c:	bl	25704 <fputs@plt+0x14350>
   25b80:	add	r0, r8, #4
   25b84:	movw	r1, #57880	; 0xe218
   25b88:	movt	r1, #45	; 0x2d
   25b8c:	bl	25704 <fputs@plt+0x14350>
   25b90:	add	r0, r8, #8
   25b94:	mov	r1, r9
   25b98:	bl	25704 <fputs@plt+0x14350>
   25b9c:	ldr	r1, [r4, #112]	; 0x70
   25ba0:	add	r0, r8, #12
   25ba4:	bl	25704 <fputs@plt+0x14350>
   25ba8:	ldr	r0, [r4, #112]	; 0x70
   25bac:	cmp	r0, #0
   25bb0:	mov	r6, r9
   25bb4:	bne	25bc4 <fputs@plt+0x14810>
   25bb8:	add	r1, r4, #84	; 0x54
   25bbc:	mov	r0, #8
   25bc0:	bl	159a8 <fputs@plt+0x45f4>
   25bc4:	ldr	r0, [r4, #84]	; 0x54
   25bc8:	ldr	r1, [r4, #88]	; 0x58
   25bcc:	str	r1, [sp, #68]	; 0x44
   25bd0:	str	r0, [sp, #64]	; 0x40
   25bd4:	add	r0, sp, #40	; 0x28
   25bd8:	str	r0, [sp]
   25bdc:	mov	sl, #0
   25be0:	mov	r0, #1
   25be4:	mov	r1, r8
   25be8:	mov	r2, #24
   25bec:	mov	r3, #0
   25bf0:	bl	26020 <fputs@plt+0x14c6c>
   25bf4:	ldr	r9, [sp, #40]	; 0x28
   25bf8:	add	r0, r8, #24
   25bfc:	mov	r1, r9
   25c00:	bl	25704 <fputs@plt+0x14350>
   25c04:	ldr	r5, [sp, #44]	; 0x2c
   25c08:	add	r0, r8, #28
   25c0c:	mov	r1, r5
   25c10:	bl	25704 <fputs@plt+0x14350>
   25c14:	strb	sl, [r4, #65]	; 0x41
   25c18:	str	r6, [r4, #36]	; 0x24
   25c1c:	str	r9, [r4, #76]	; 0x4c
   25c20:	str	r5, [r4, #80]	; 0x50
   25c24:	mov	r0, #1
   25c28:	strb	r0, [r4, #47]	; 0x2f
   25c2c:	ldr	r0, [r4, #8]
   25c30:	str	sl, [sp]
   25c34:	str	sl, [sp, #4]
   25c38:	mov	r1, r8
   25c3c:	mov	r2, #32
   25c40:	bl	17c34 <fputs@plt+0x6880>
   25c44:	mov	r5, r0
   25c48:	cmp	r0, #0
   25c4c:	ldr	r6, [fp, #12]
   25c50:	bne	259b8 <fputs@plt+0x14604>
   25c54:	cmp	r6, #0
   25c58:	ldrbne	r0, [r4, #48]	; 0x30
   25c5c:	cmpne	r0, #0
   25c60:	bne	25da0 <fputs@plt+0x149ec>
   25c64:	ldr	r9, [sp, #12]
   25c68:	ldr	r1, [sp, #36]	; 0x24
   25c6c:	b	259dc <fputs@plt+0x14628>
   25c70:	mov	r0, #0
   25c74:	str	r0, [sp, #24]
   25c78:	ldr	r0, [fp, #8]
   25c7c:	cmp	r0, #0
   25c80:	mov	r4, #0
   25c84:	beq	25e34 <fputs@plt+0x14a80>
   25c88:	ldr	r8, [sp, #16]
   25c8c:	ldr	r0, [r8, #104]	; 0x68
   25c90:	cmp	r0, #0
   25c94:	ldr	r1, [sp, #36]	; 0x24
   25c98:	beq	25cb0 <fputs@plt+0x148fc>
   25c9c:	mov	r0, r8
   25ca0:	bl	26298 <fputs@plt+0x14ee4>
   25ca4:	mov	r5, r0
   25ca8:	cmp	r0, #0
   25cac:	bne	259b8 <fputs@plt+0x14604>
   25cb0:	mov	r4, #0
   25cb4:	ldr	r1, [fp, #12]
   25cb8:	tst	r1, #32
   25cbc:	beq	25d98 <fputs@plt+0x149e4>
   25cc0:	ldr	r0, [fp, #8]
   25cc4:	cmp	r0, #0
   25cc8:	beq	25d98 <fputs@plt+0x149e4>
   25ccc:	ldrb	r0, [r8, #49]	; 0x31
   25cd0:	cmp	r0, #0
   25cd4:	beq	25dbc <fputs@plt+0x14a08>
   25cd8:	add	r0, sp, #48	; 0x30
   25cdc:	add	r0, r0, #8
   25ce0:	str	r0, [sp, #20]
   25ce4:	ldr	r0, [r8, #8]
   25ce8:	bl	2493c <fputs@plt+0x13588>
   25cec:	mov	r2, r0
   25cf0:	adds	r0, r9, r0
   25cf4:	adc	r1, r6, r2, asr #31
   25cf8:	subs	r5, r0, #1
   25cfc:	sbc	r8, r1, #0
   25d00:	asr	r3, r2, #31
   25d04:	mov	r0, r5
   25d08:	mov	r1, r8
   25d0c:	bl	7da58 <fputs@plt+0x6c6a4>
   25d10:	subs	r0, r5, r2
   25d14:	sbc	sl, r8, r3
   25d18:	ldr	r1, [sp, #20]
   25d1c:	stm	r1, {r0, sl}
   25d20:	str	r0, [sp, #20]
   25d24:	subs	r0, r9, r0
   25d28:	sbcs	r0, r6, sl
   25d2c:	mov	r8, #0
   25d30:	bge	25dcc <fputs@plt+0x14a18>
   25d34:	mov	r4, #0
   25d38:	add	r8, sp, #48	; 0x30
   25d3c:	str	r9, [sp]
   25d40:	str	r6, [sp, #4]
   25d44:	mov	r0, r8
   25d48:	ldr	r1, [sp, #24]
   25d4c:	ldr	r2, [sp, #28]
   25d50:	bl	26218 <fputs@plt+0x14e64>
   25d54:	cmp	r0, #0
   25d58:	bne	25d90 <fputs@plt+0x149dc>
   25d5c:	ldr	r0, [sp, #32]
   25d60:	adds	r9, r9, r0
   25d64:	adc	r6, r6, r0, asr #31
   25d68:	add	r4, r4, #1
   25d6c:	ldr	r0, [sp, #20]
   25d70:	subs	r0, r9, r0
   25d74:	sbcs	r0, r6, sl
   25d78:	blt	25d3c <fputs@plt+0x14988>
   25d7c:	mov	r8, #0
   25d80:	ldr	r0, [fp, #8]
   25d84:	cmp	r0, #0
   25d88:	bne	25dcc <fputs@plt+0x14a18>
   25d8c:	b	25e34 <fputs@plt+0x14a80>
   25d90:	mov	r5, r0
   25d94:	b	259b8 <fputs@plt+0x14604>
   25d98:	mov	r8, #0
   25d9c:	b	25dcc <fputs@plt+0x14a18>
   25da0:	ldr	r0, [r4, #8]
   25da4:	and	r1, r6, #19
   25da8:	bl	260ac <fputs@plt+0x14cf8>
   25dac:	mov	r5, r0
   25db0:	cmp	r0, #0
   25db4:	bne	259b8 <fputs@plt+0x14604>
   25db8:	b	25c64 <fputs@plt+0x148b0>
   25dbc:	ldr	r0, [sp, #52]	; 0x34
   25dc0:	and	r1, r1, #19
   25dc4:	bl	260ac <fputs@plt+0x14cf8>
   25dc8:	mov	r8, r0
   25dcc:	ldr	r5, [sp, #16]
   25dd0:	ldrb	r0, [r5, #47]	; 0x2f
   25dd4:	cmp	r0, #0
   25dd8:	beq	25e34 <fputs@plt+0x14a80>
   25ddc:	ldr	r0, [r5, #20]
   25de0:	cmp	r0, #0
   25de4:	blt	25e34 <fputs@plt+0x14a80>
   25de8:	ldr	ip, [r5, #16]
   25dec:	ldr	r2, [sp, #36]	; 0x24
   25df0:	add	r6, r4, r2
   25df4:	ldr	r1, [sp, #8]
   25df8:	mul	r3, r6, r1
   25dfc:	mov	r2, #32
   25e00:	ldr	r1, [sp, #32]
   25e04:	umlal	r2, r3, r6, r1
   25e08:	mov	r9, #0
   25e0c:	subs	r6, ip, r2
   25e10:	sbcs	r6, r0, r3
   25e14:	mov	r6, #0
   25e18:	movwlt	r6, #1
   25e1c:	cmp	r6, #0
   25e20:	moveq	r2, ip
   25e24:	moveq	r3, r0
   25e28:	mov	r0, r5
   25e2c:	bl	2642c <fputs@plt+0x15078>
   25e30:	strb	r9, [r5, #47]	; 0x2f
   25e34:	ldr	r9, [sp, #16]
   25e38:	ldr	r6, [r9, #68]	; 0x44
   25e3c:	cmp	r7, #0
   25e40:	beq	25e90 <fputs@plt+0x14adc>
   25e44:	cmp	r8, #0
   25e48:	bne	25e90 <fputs@plt+0x14adc>
   25e4c:	ldr	sl, [sp, #12]
   25e50:	ldrb	r0, [r7, #24]
   25e54:	mov	r8, #0
   25e58:	tst	r0, #128	; 0x80
   25e5c:	beq	25e78 <fputs@plt+0x14ac4>
   25e60:	ldr	r2, [r7, #20]
   25e64:	add	r6, r6, #1
   25e68:	mov	r0, r9
   25e6c:	mov	r1, r6
   25e70:	bl	264ac <fputs@plt+0x150f8>
   25e74:	mov	r8, r0
   25e78:	ldr	r7, [r7, #12]
   25e7c:	cmp	r7, #0
   25e80:	beq	25e94 <fputs@plt+0x14ae0>
   25e84:	cmp	r8, #0
   25e88:	beq	25e50 <fputs@plt+0x14a9c>
   25e8c:	b	25e94 <fputs@plt+0x14ae0>
   25e90:	ldr	sl, [sp, #12]
   25e94:	clz	r0, r8
   25e98:	lsr	r0, r0, #5
   25e9c:	cmp	r4, #1
   25ea0:	blt	25ee8 <fputs@plt+0x14b34>
   25ea4:	cmp	r8, #0
   25ea8:	bne	25ef8 <fputs@plt+0x14b44>
   25eac:	ldr	r7, [sp, #24]
   25eb0:	ldr	r2, [r7, #20]
   25eb4:	add	r6, r6, #1
   25eb8:	mov	r0, r9
   25ebc:	mov	r1, r6
   25ec0:	bl	264ac <fputs@plt+0x150f8>
   25ec4:	mov	r5, r0
   25ec8:	clz	r0, r0
   25ecc:	lsr	r0, r0, #5
   25ed0:	cmp	r4, #2
   25ed4:	blt	25efc <fputs@plt+0x14b48>
   25ed8:	sub	r4, r4, #1
   25edc:	cmp	r5, #0
   25ee0:	beq	25eb0 <fputs@plt+0x14afc>
   25ee4:	b	25efc <fputs@plt+0x14b48>
   25ee8:	mov	r5, r8
   25eec:	cmp	r0, #0
   25ef0:	bne	25f04 <fputs@plt+0x14b50>
   25ef4:	b	259b8 <fputs@plt+0x14604>
   25ef8:	mov	r5, r8
   25efc:	cmp	r0, #0
   25f00:	beq	259b8 <fputs@plt+0x14604>
   25f04:	str	r6, [r9, #68]	; 0x44
   25f08:	and	r0, sl, #65280	; 0xff00
   25f0c:	orr	r0, r0, sl, lsr #16
   25f10:	strh	r0, [r9, #66]	; 0x42
   25f14:	mov	r5, #0
   25f18:	ldr	r0, [fp, #8]
   25f1c:	cmp	r0, #0
   25f20:	beq	259b8 <fputs@plt+0x14604>
   25f24:	ldr	r0, [sp, #28]
   25f28:	str	r0, [r9, #72]	; 0x48
   25f2c:	ldr	r0, [r9, #60]	; 0x3c
   25f30:	add	r0, r0, #1
   25f34:	str	r0, [r9, #60]	; 0x3c
   25f38:	mov	r0, r9
   25f3c:	bl	265b0 <fputs@plt+0x151fc>
   25f40:	str	r6, [r9, #12]
   25f44:	b	259b8 <fputs@plt+0x14604>
   25f48:	cmp	r0, #0
   25f4c:	bxeq	lr
   25f50:	b	275ec <fputs@plt+0x16238>
   25f54:	ldr	r0, [r0, #32]
   25f58:	ldr	r0, [r0]
   25f5c:	bx	lr
   25f60:	push	{r4, r5, r6, sl, fp, lr}
   25f64:	add	fp, sp, #16
   25f68:	sub	sp, sp, #8
   25f6c:	mov	r4, r0
   25f70:	ldrh	r1, [r0, #40]	; 0x28
   25f74:	mov	r0, #0
   25f78:	cmp	r1, #0
   25f7c:	bne	26018 <fputs@plt+0x14c64>
   25f80:	mov	r0, r4
   25f84:	bl	26658 <fputs@plt+0x152a4>
   25f88:	ldr	r0, [r0]
   25f8c:	cmp	r0, #0
   25f90:	beq	25fdc <fputs@plt+0x14c28>
   25f94:	add	r1, sp, #4
   25f98:	mov	r0, #4
   25f9c:	bl	159a8 <fputs@plt+0x45f4>
   25fa0:	mov	r0, r4
   25fa4:	mov	r1, #4
   25fa8:	mov	r2, #4
   25fac:	bl	26668 <fputs@plt+0x152b4>
   25fb0:	cmp	r0, #5
   25fb4:	beq	25fdc <fputs@plt+0x14c28>
   25fb8:	cmp	r0, #0
   25fbc:	bne	26018 <fputs@plt+0x14c64>
   25fc0:	ldr	r1, [sp, #4]
   25fc4:	mov	r0, r4
   25fc8:	bl	26684 <fputs@plt+0x152d0>
   25fcc:	mov	r0, r4
   25fd0:	mov	r1, #4
   25fd4:	mov	r2, #4
   25fd8:	bl	266fc <fputs@plt+0x15348>
   25fdc:	mov	r0, r4
   25fe0:	mov	r1, #3
   25fe4:	bl	26714 <fputs@plt+0x15360>
   25fe8:	movw	r0, #65535	; 0xffff
   25fec:	strh	r0, [r4, #40]	; 0x28
   25ff0:	mov	r5, #1
   25ff4:	mov	r6, sp
   25ff8:	mov	r0, r4
   25ffc:	mov	r1, r6
   26000:	mov	r2, #1
   26004:	mov	r3, r5
   26008:	bl	26730 <fputs@plt+0x1537c>
   2600c:	add	r5, r5, #1
   26010:	cmn	r0, #1
   26014:	beq	25ff8 <fputs@plt+0x14c44>
   26018:	sub	sp, fp, #16
   2601c:	pop	{r4, r5, r6, sl, fp, pc}
   26020:	cmp	r3, #0
   26024:	beq	26034 <fputs@plt+0x14c80>
   26028:	ldr	ip, [r3]
   2602c:	ldr	r3, [r3, #4]
   26030:	b	2603c <fputs@plt+0x14c88>
   26034:	mov	r3, #0
   26038:	mov	ip, #0
   2603c:	push	{r4, r5, fp, lr}
   26040:	add	fp, sp, #8
   26044:	add	r4, r1, r2
   26048:	ldr	lr, [fp, #8]
   2604c:	cmp	r0, #0
   26050:	beq	26078 <fputs@plt+0x14cc4>
   26054:	add	r0, ip, r3
   26058:	ldm	r1, {r2, r5}
   2605c:	add	ip, r0, r2
   26060:	add	r0, r5, r3
   26064:	add	r3, r0, ip
   26068:	add	r1, r1, #8
   2606c:	cmp	r1, r4
   26070:	bcc	26054 <fputs@plt+0x14ca0>
   26074:	b	260a0 <fputs@plt+0x14cec>
   26078:	add	r0, ip, r3
   2607c:	ldm	r1, {r2, r5}
   26080:	rev	r2, r2
   26084:	add	ip, r0, r2
   26088:	rev	r0, r5
   2608c:	add	r0, r0, r3
   26090:	add	r3, r0, ip
   26094:	add	r1, r1, #8
   26098:	cmp	r1, r4
   2609c:	bcc	26078 <fputs@plt+0x14cc4>
   260a0:	str	ip, [lr]
   260a4:	str	r3, [lr, #4]
   260a8:	pop	{r4, r5, fp, pc}
   260ac:	ldr	r2, [r0]
   260b0:	ldr	r2, [r2, #20]
   260b4:	bx	r2
   260b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   260bc:	add	fp, sp, #28
   260c0:	sub	sp, sp, #36	; 0x24
   260c4:	str	r1, [sp, #20]
   260c8:	ldr	r4, [r0, #68]	; 0x44
   260cc:	cmp	r4, #0
   260d0:	beq	26120 <fputs@plt+0x14d6c>
   260d4:	mov	r7, r0
   260d8:	ldrh	r0, [r0, #40]	; 0x28
   260dc:	cmp	r0, #0
   260e0:	beq	26120 <fputs@plt+0x14d6c>
   260e4:	str	r2, [sp, #8]
   260e8:	ldr	r0, [r7, #100]	; 0x64
   260ec:	bl	272e4 <fputs@plt+0x15f30>
   260f0:	mov	r5, r0
   260f4:	mov	r0, r4
   260f8:	bl	272e4 <fputs@plt+0x15f30>
   260fc:	str	r5, [sp, #12]
   26100:	cmp	r0, r5
   26104:	mov	r9, #0
   26108:	bge	26130 <fputs@plt+0x14d7c>
   2610c:	ldr	r0, [sp, #8]
   26110:	str	r9, [r0]
   26114:	mov	r0, #0
   26118:	sub	sp, fp, #28
   2611c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26120:	mov	r0, #0
   26124:	str	r0, [r2]
   26128:	sub	sp, fp, #28
   2612c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26130:	mov	r6, r0
   26134:	add	r0, sp, #24
   26138:	add	r2, sp, #32
   2613c:	add	r3, sp, #28
   26140:	str	r0, [sp]
   26144:	mov	r0, r7
   26148:	mov	r1, r6
   2614c:	bl	272f0 <fputs@plt+0x15f3c>
   26150:	cmp	r0, #0
   26154:	bne	26210 <fputs@plt+0x14e5c>
   26158:	ldr	r0, [sp, #20]
   2615c:	bl	27368 <fputs@plt+0x15fb4>
   26160:	lsl	r2, r0, #1
   26164:	ldr	r1, [sp, #32]
   26168:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   2616c:	mov	r9, #0
   26170:	cmp	r2, #0
   26174:	beq	261e0 <fputs@plt+0x14e2c>
   26178:	mvn	r8, #8192	; 0x2000
   2617c:	ldr	r2, [sp, #28]
   26180:	str	r2, [sp, #16]
   26184:	ldr	r5, [sp, #32]
   26188:	ldr	sl, [sp, #24]
   2618c:	ldrh	r2, [r1]
   26190:	add	r2, sl, r2
   26194:	cmp	r2, r4
   26198:	bhi	261c0 <fputs@plt+0x14e0c>
   2619c:	ldr	r3, [r7, #100]	; 0x64
   261a0:	cmp	r2, r3
   261a4:	bcc	261c0 <fputs@plt+0x14e0c>
   261a8:	ldrh	r1, [r1]
   261ac:	ldr	r3, [sp, #16]
   261b0:	ldr	r1, [r3, r1, lsl #2]
   261b4:	ldr	r3, [sp, #20]
   261b8:	cmp	r1, r3
   261bc:	moveq	r9, r2
   261c0:	adds	r8, r8, #1
   261c4:	beq	26208 <fputs@plt+0x14e54>
   261c8:	bl	2738c <fputs@plt+0x15fd8>
   261cc:	lsl	r2, r0, #1
   261d0:	mov	r1, r5
   261d4:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   261d8:	cmp	r2, #0
   261dc:	bne	2618c <fputs@plt+0x14dd8>
   261e0:	ldr	r0, [sp, #12]
   261e4:	cmp	r6, r0
   261e8:	add	r0, sp, #24
   261ec:	add	r2, sp, #32
   261f0:	add	r3, sp, #28
   261f4:	ble	2610c <fputs@plt+0x14d58>
   261f8:	sub	r6, r6, #1
   261fc:	cmp	r9, #0
   26200:	beq	26140 <fputs@plt+0x14d8c>
   26204:	b	2610c <fputs@plt+0x14d58>
   26208:	movw	r0, #53923	; 0xd2a3
   2620c:	bl	27378 <fputs@plt+0x15fc4>
   26210:	sub	sp, fp, #28
   26214:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26218:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2621c:	add	fp, sp, #24
   26220:	sub	sp, sp, #32
   26224:	mov	r4, r0
   26228:	ldr	r0, [r0]
   2622c:	ldr	r5, [r1, #4]
   26230:	ldr	r1, [r1, #20]
   26234:	add	r6, sp, #8
   26238:	str	r6, [sp]
   2623c:	mov	r3, r5
   26240:	bl	27398 <fputs@plt+0x15fe4>
   26244:	ldr	r8, [fp, #12]
   26248:	str	r8, [sp, #4]
   2624c:	ldr	r7, [fp, #8]
   26250:	str	r7, [sp]
   26254:	mov	r0, r4
   26258:	mov	r1, r6
   2625c:	mov	r2, #24
   26260:	bl	27458 <fputs@plt+0x160a4>
   26264:	cmp	r0, #0
   26268:	beq	26274 <fputs@plt+0x14ec0>
   2626c:	sub	sp, fp, #24
   26270:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26274:	adds	r0, r7, #24
   26278:	adc	r1, r8, #0
   2627c:	ldr	r2, [r4, #20]
   26280:	stm	sp, {r0, r1}
   26284:	mov	r0, r4
   26288:	mov	r1, r5
   2628c:	bl	27458 <fputs@plt+0x160a4>
   26290:	sub	sp, fp, #24
   26294:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2629c:	add	fp, sp, #28
   262a0:	sub	sp, sp, #52	; 0x34
   262a4:	str	r1, [sp, #20]
   262a8:	mov	r5, r0
   262ac:	ldr	r0, [r0, #36]	; 0x24
   262b0:	add	r0, r0, #24
   262b4:	str	r0, [sp, #24]
   262b8:	bl	14098 <fputs@plt+0x2ce4>
   262bc:	cmp	r0, #0
   262c0:	beq	26404 <fputs@plt+0x15050>
   262c4:	mov	r4, r0
   262c8:	ldr	r0, [r5, #104]	; 0x68
   262cc:	mov	r6, r5
   262d0:	mov	r5, #0
   262d4:	mov	r1, #24
   262d8:	cmp	r0, #1
   262dc:	mov	r2, #0
   262e0:	beq	262fc <fputs@plt+0x14f48>
   262e4:	ldr	r3, [sp, #24]
   262e8:	asr	r1, r3, #31
   262ec:	sub	r0, r0, #2
   262f0:	mul	r2, r0, r1
   262f4:	mov	r1, #48	; 0x30
   262f8:	umlal	r1, r2, r0, r3
   262fc:	ldr	r0, [r6, #8]
   26300:	stm	sp, {r1, r2}
   26304:	mov	r1, r4
   26308:	mov	r2, #8
   2630c:	bl	271e0 <fputs@plt+0x15e2c>
   26310:	mov	r8, r0
   26314:	mov	r0, r4
   26318:	bl	244dc <fputs@plt+0x13128>
   2631c:	str	r0, [r6, #76]	; 0x4c
   26320:	add	r0, r4, #4
   26324:	str	r0, [sp, #16]
   26328:	bl	244dc <fputs@plt+0x13128>
   2632c:	str	r0, [r6, #80]	; 0x50
   26330:	ldr	r0, [r6, #104]	; 0x68
   26334:	str	r5, [r6, #104]	; 0x68
   26338:	ldr	r1, [sp, #20]
   2633c:	cmp	r0, r1
   26340:	bhi	26418 <fputs@plt+0x15064>
   26344:	cmp	r8, #0
   26348:	bne	26418 <fputs@plt+0x15064>
   2634c:	mov	r5, r6
   26350:	add	sl, r0, #1
   26354:	add	r0, r4, #24
   26358:	str	r0, [sp, #8]
   2635c:	ldr	r0, [sp, #24]
   26360:	asr	r0, r0, #31
   26364:	str	r0, [sp, #12]
   26368:	sub	r0, sl, #2
   2636c:	ldr	r1, [sp, #12]
   26370:	mul	r9, r0, r1
   26374:	mov	r7, #32
   26378:	ldr	r2, [sp, #24]
   2637c:	umlal	r7, r9, r0, r2
   26380:	ldr	r0, [r5, #8]
   26384:	stm	sp, {r7, r9}
   26388:	mov	r1, r4
   2638c:	bl	271e0 <fputs@plt+0x15e2c>
   26390:	cmp	r0, #0
   26394:	bne	2640c <fputs@plt+0x15058>
   26398:	mov	r6, r4
   2639c:	mov	r0, r4
   263a0:	bl	244dc <fputs@plt+0x13128>
   263a4:	mov	r8, r0
   263a8:	ldr	r0, [sp, #16]
   263ac:	bl	244dc <fputs@plt+0x13128>
   263b0:	mov	r2, r0
   263b4:	add	r4, sp, #28
   263b8:	str	r4, [sp]
   263bc:	mov	r0, r5
   263c0:	mov	r1, r8
   263c4:	ldr	r3, [sp, #8]
   263c8:	bl	27398 <fputs@plt+0x15fe4>
   263cc:	ldr	r0, [r5, #8]
   263d0:	stm	sp, {r7, r9}
   263d4:	mov	r1, r4
   263d8:	mov	r2, #24
   263dc:	bl	17c34 <fputs@plt+0x6880>
   263e0:	mov	r8, r0
   263e4:	ldr	r0, [sp, #20]
   263e8:	cmp	sl, r0
   263ec:	bhi	26414 <fputs@plt+0x15060>
   263f0:	add	sl, sl, #1
   263f4:	cmp	r8, #0
   263f8:	mov	r4, r6
   263fc:	beq	26368 <fputs@plt+0x14fb4>
   26400:	b	26418 <fputs@plt+0x15064>
   26404:	mov	r8, #7
   26408:	b	26420 <fputs@plt+0x1506c>
   2640c:	mov	r8, r0
   26410:	b	26418 <fputs@plt+0x15064>
   26414:	mov	r4, r6
   26418:	mov	r0, r4
   2641c:	bl	14168 <fputs@plt+0x2db4>
   26420:	mov	r0, r8
   26424:	sub	sp, fp, #28
   26428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2642c:	push	{r4, r5, r6, r7, fp, lr}
   26430:	add	fp, sp, #16
   26434:	sub	sp, sp, #8
   26438:	mov	r5, r3
   2643c:	mov	r6, r2
   26440:	mov	r4, r0
   26444:	bl	27514 <fputs@plt+0x16160>
   26448:	ldr	r0, [r4, #8]
   2644c:	mov	r1, sp
   26450:	bl	271d4 <fputs@plt+0x15e20>
   26454:	mov	r7, r0
   26458:	cmp	r0, #0
   2645c:	bne	26484 <fputs@plt+0x150d0>
   26460:	ldm	sp, {r0, r1}
   26464:	subs	r0, r6, r0
   26468:	sbcs	r0, r5, r1
   2646c:	bge	26484 <fputs@plt+0x150d0>
   26470:	ldr	r0, [r4, #8]
   26474:	mov	r2, r6
   26478:	mov	r3, r5
   2647c:	bl	2752c <fputs@plt+0x16178>
   26480:	mov	r7, r0
   26484:	bl	27538 <fputs@plt+0x16184>
   26488:	cmp	r7, #0
   2648c:	beq	264a4 <fputs@plt+0x150f0>
   26490:	ldr	r2, [r4, #108]	; 0x6c
   26494:	movw	r1, #18026	; 0x466a
   26498:	movt	r1, #8
   2649c:	mov	r0, r7
   264a0:	bl	158e8 <fputs@plt+0x4534>
   264a4:	sub	sp, fp, #16
   264a8:	pop	{r4, r5, r6, r7, fp, pc}
   264ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   264b0:	add	fp, sp, #28
   264b4:	sub	sp, sp, #20
   264b8:	mov	r8, r2
   264bc:	mov	r6, r1
   264c0:	mov	r7, r0
   264c4:	mov	r0, #0
   264c8:	str	r0, [sp, #16]
   264cc:	str	r0, [sp, #12]
   264d0:	str	r0, [sp, #8]
   264d4:	mov	r0, r1
   264d8:	bl	272e4 <fputs@plt+0x15f30>
   264dc:	mov	r1, r0
   264e0:	add	r0, sp, #16
   264e4:	str	r0, [sp]
   264e8:	add	r2, sp, #8
   264ec:	add	r3, sp, #12
   264f0:	mov	r0, r7
   264f4:	bl	272f0 <fputs@plt+0x15f3c>
   264f8:	mov	r5, r0
   264fc:	cmp	r0, #0
   26500:	bne	265a4 <fputs@plt+0x151f0>
   26504:	ldr	sl, [sp, #16]
   26508:	sub	r4, r6, sl
   2650c:	cmp	r4, #1
   26510:	bne	26530 <fputs@plt+0x1517c>
   26514:	ldr	r0, [sp, #12]
   26518:	add	r0, r0, #4
   2651c:	ldr	r1, [sp, #8]
   26520:	add	r1, r1, #16384	; 0x4000
   26524:	sub	r2, r1, r0
   26528:	mov	r1, #0
   2652c:	bl	11174 <memset@plt>
   26530:	ldr	r9, [sp, #12]
   26534:	ldr	r0, [r9, r4, lsl #2]
   26538:	cmp	r0, #0
   2653c:	movne	r0, r7
   26540:	blne	27550 <fputs@plt+0x1619c>
   26544:	mov	r0, r8
   26548:	bl	27368 <fputs@plt+0x15fb4>
   2654c:	lsl	r2, r0, #1
   26550:	ldr	r1, [sp, #8]
   26554:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   26558:	cmp	r2, #0
   2655c:	beq	2658c <fputs@plt+0x151d8>
   26560:	sub	r1, sl, #1
   26564:	sub	r6, r1, r6
   26568:	ldr	r7, [sp, #8]
   2656c:	adds	r6, r6, #1
   26570:	beq	26598 <fputs@plt+0x151e4>
   26574:	bl	2738c <fputs@plt+0x15fd8>
   26578:	lsl	r2, r0, #1
   2657c:	mov	r1, r7
   26580:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   26584:	cmp	r2, #0
   26588:	bne	2656c <fputs@plt+0x151b8>
   2658c:	str	r8, [r9, r4, lsl #2]
   26590:	strh	r4, [r1]
   26594:	b	265a4 <fputs@plt+0x151f0>
   26598:	movw	r0, #52399	; 0xccaf
   2659c:	bl	27378 <fputs@plt+0x15fc4>
   265a0:	mov	r5, r0
   265a4:	mov	r0, r5
   265a8:	sub	sp, fp, #28
   265ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   265b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   265b4:	add	fp, sp, #24
   265b8:	sub	sp, sp, #8
   265bc:	mov	r5, r0
   265c0:	bl	25f54 <fputs@plt+0x14ba0>
   265c4:	mov	r4, r0
   265c8:	mov	r0, #1
   265cc:	strb	r0, [r5, #64]	; 0x40
   265d0:	movw	r0, #57880	; 0xe218
   265d4:	movt	r0, #45	; 0x2d
   265d8:	mov	r6, r5
   265dc:	str	r0, [r6, #52]!	; 0x34
   265e0:	add	r0, r5, #92	; 0x5c
   265e4:	str	r0, [sp]
   265e8:	mov	r0, #1
   265ec:	mov	r1, r6
   265f0:	mov	r2, #40	; 0x28
   265f4:	mov	r3, #0
   265f8:	bl	26020 <fputs@plt+0x14c6c>
   265fc:	add	r8, r5, #84	; 0x54
   26600:	vld1.8	{d16-d17}, [r8]
   26604:	add	r0, r4, #80	; 0x50
   26608:	add	r7, r5, #68	; 0x44
   2660c:	vld1.8	{d18-d19}, [r7]
   26610:	vld1.8	{d20-d21}, [r6]
   26614:	vst1.8	{d16-d17}, [r0]
   26618:	add	r0, r4, #64	; 0x40
   2661c:	vst1.8	{d18-d19}, [r0]
   26620:	add	r0, r4, #48	; 0x30
   26624:	vst1.8	{d20-d21}, [r0]
   26628:	mov	r0, r5
   2662c:	bl	26b7c <fputs@plt+0x157c8>
   26630:	vld1.8	{d16-d17}, [r7]
   26634:	add	r0, r4, #16
   26638:	vld1.8	{d18-d19}, [r6]
   2663c:	vld1.8	{d20-d21}, [r8]
   26640:	vst1.8	{d16-d17}, [r0]
   26644:	mov	r0, #32
   26648:	vst1.8	{d18-d19}, [r4], r0
   2664c:	vst1.8	{d20-d21}, [r4]
   26650:	sub	sp, fp, #24
   26654:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26658:	ldr	r0, [r0, #32]
   2665c:	ldr	r0, [r0]
   26660:	add	r0, r0, #96	; 0x60
   26664:	bx	lr
   26668:	ldrb	r3, [r0, #43]	; 0x2b
   2666c:	cmp	r3, #0
   26670:	movne	r0, #0
   26674:	bxne	lr
   26678:	ldr	r0, [r0, #4]
   2667c:	mov	r3, #10
   26680:	b	269fc <fputs@plt+0x15648>
   26684:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26688:	add	fp, sp, #24
   2668c:	mov	r8, r1
   26690:	mov	r5, r0
   26694:	bl	26658 <fputs@plt+0x152a4>
   26698:	mov	r6, r0
   2669c:	mov	r4, #0
   266a0:	str	r4, [r5, #68]	; 0x44
   266a4:	ldr	r0, [r5, #112]	; 0x70
   266a8:	add	r0, r0, #1
   266ac:	str	r0, [r5, #112]	; 0x70
   266b0:	add	r7, r5, #84	; 0x54
   266b4:	mov	r0, r7
   266b8:	bl	244dc <fputs@plt+0x13128>
   266bc:	add	r1, r0, #1
   266c0:	mov	r0, r7
   266c4:	bl	25704 <fputs@plt+0x14350>
   266c8:	str	r8, [r5, #88]	; 0x58
   266cc:	mov	r0, r5
   266d0:	bl	265b0 <fputs@plt+0x151fc>
   266d4:	str	r4, [r6]
   266d8:	str	r4, [r6, #32]
   266dc:	str	r4, [r6, #8]
   266e0:	add	r0, r6, #12
   266e4:	mvn	r1, #0
   266e8:	str	r1, [r0, -r4, lsl #2]
   266ec:	sub	r4, r4, #1
   266f0:	cmn	r4, #3
   266f4:	bne	266e8 <fputs@plt+0x15334>
   266f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   266fc:	ldrb	r3, [r0, #43]	; 0x2b
   26700:	cmp	r3, #0
   26704:	bxne	lr
   26708:	ldr	r0, [r0, #4]
   2670c:	mov	r3, #9
   26710:	b	269fc <fputs@plt+0x15648>
   26714:	ldrb	r2, [r0, #43]	; 0x2b
   26718:	cmp	r2, #0
   2671c:	bxne	lr
   26720:	ldr	r0, [r0, #4]
   26724:	mov	r2, #1
   26728:	mov	r3, #5
   2672c:	b	269fc <fputs@plt+0x15648>
   26730:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26734:	add	fp, sp, #28
   26738:	sub	sp, sp, #4
   2673c:	mov	r7, r2
   26740:	mov	r5, r1
   26744:	mov	r9, r0
   26748:	cmp	r3, #6
   2674c:	blt	2677c <fputs@plt+0x153c8>
   26750:	mov	sl, #15
   26754:	cmp	r3, #100	; 0x64
   26758:	bgt	269dc <fputs@plt+0x15628>
   2675c:	mov	r1, #1
   26760:	cmp	r3, #10
   26764:	subge	r0, r3, #9
   26768:	mulge	r0, r0, r0
   2676c:	movge	r1, #39	; 0x27
   26770:	mulge	r1, r0, r1
   26774:	ldr	r0, [r9]
   26778:	bl	1f840 <fputs@plt+0xe48c>
   2677c:	mov	r0, r9
   26780:	cmp	r7, #0
   26784:	beq	26864 <fputs@plt+0x154b0>
   26788:	bl	26658 <fputs@plt+0x152a4>
   2678c:	mov	r8, r0
   26790:	mov	ip, #0
   26794:	add	r1, r8, #8
   26798:	ldr	r6, [r9, #68]	; 0x44
   2679c:	mov	r2, #0
   267a0:	mov	r4, #0
   267a4:	mov	r5, #0
   267a8:	ldr	r3, [r1, r2, lsl #2]
   267ac:	cmp	r3, r6
   267b0:	mov	r7, #0
   267b4:	movwhi	r7, #1
   267b8:	cmp	r4, r3
   267bc:	mov	r0, #0
   267c0:	movwhi	r0, #1
   267c4:	orrs	r0, r0, r7
   267c8:	moveq	r4, r3
   267cc:	add	r2, r2, #1
   267d0:	moveq	r5, r2
   267d4:	cmp	r2, #4
   267d8:	bne	267a8 <fputs@plt+0x153f4>
   267dc:	ldrb	r0, [r9, #46]	; 0x2e
   267e0:	tst	r0, #2
   267e4:	bne	26834 <fputs@plt+0x15480>
   267e8:	cmp	r5, #0
   267ec:	beq	267f8 <fputs@plt+0x15444>
   267f0:	cmp	r4, r6
   267f4:	bcs	2683c <fputs@plt+0x15488>
   267f8:	str	r8, [sp]
   267fc:	mov	r8, #2
   26800:	add	r7, r8, #2
   26804:	mov	r0, r9
   26808:	mov	r1, r7
   2680c:	mov	r2, #1
   26810:	bl	26668 <fputs@plt+0x152b4>
   26814:	cmp	r0, #5
   26818:	bne	26998 <fputs@plt+0x155e4>
   2681c:	add	r0, r8, #1
   26820:	cmp	r8, #5
   26824:	mov	r8, r0
   26828:	bcc	26800 <fputs@plt+0x1544c>
   2682c:	mov	ip, #5
   26830:	ldr	r8, [sp]
   26834:	cmp	r5, #0
   26838:	beq	26988 <fputs@plt+0x155d4>
   2683c:	add	r7, r5, #3
   26840:	mov	r0, r9
   26844:	mov	r1, r7
   26848:	bl	26b5c <fputs@plt+0x157a8>
   2684c:	cmp	r0, #0
   26850:	beq	26934 <fputs@plt+0x15580>
   26854:	mov	sl, r0
   26858:	cmp	r0, #5
   2685c:	mvneq	sl, #0
   26860:	b	269dc <fputs@plt+0x15628>
   26864:	mov	r1, r5
   26868:	bl	26a08 <fputs@plt+0x15654>
   2686c:	mov	sl, r0
   26870:	cmp	r0, #5
   26874:	bne	268b8 <fputs@plt+0x15504>
   26878:	ldr	r0, [r9, #32]
   2687c:	ldr	r0, [r0]
   26880:	mvn	sl, #0
   26884:	cmp	r0, #0
   26888:	beq	269dc <fputs@plt+0x15628>
   2688c:	mov	r0, r9
   26890:	mov	r1, #2
   26894:	bl	26b5c <fputs@plt+0x157a8>
   26898:	cmp	r0, #5
   2689c:	beq	269cc <fputs@plt+0x15618>
   268a0:	mov	sl, r0
   268a4:	cmp	r0, #0
   268a8:	bne	268b8 <fputs@plt+0x15504>
   268ac:	mov	r0, r9
   268b0:	mov	r1, #2
   268b4:	b	2697c <fputs@plt+0x155c8>
   268b8:	cmp	sl, #0
   268bc:	bne	269dc <fputs@plt+0x15628>
   268c0:	mov	r0, r9
   268c4:	bl	26658 <fputs@plt+0x152a4>
   268c8:	mov	r8, r0
   268cc:	ldr	r1, [r0]
   268d0:	ldr	r2, [r9, #68]	; 0x44
   268d4:	mov	ip, #0
   268d8:	cmp	r1, r2
   268dc:	bne	26794 <fputs@plt+0x153e0>
   268e0:	mov	r0, r9
   268e4:	mov	r1, #3
   268e8:	bl	26b5c <fputs@plt+0x157a8>
   268ec:	mov	sl, r0
   268f0:	mov	r0, r9
   268f4:	bl	26b7c <fputs@plt+0x157c8>
   268f8:	cmp	sl, #5
   268fc:	beq	269e8 <fputs@plt+0x15634>
   26900:	cmp	sl, #0
   26904:	bne	269dc <fputs@plt+0x15628>
   26908:	add	r5, r9, #52	; 0x34
   2690c:	mov	r0, r9
   26910:	bl	25f54 <fputs@plt+0x14ba0>
   26914:	mov	r1, r5
   26918:	mov	r2, #48	; 0x30
   2691c:	bl	110e4 <memcmp@plt>
   26920:	cmp	r0, #0
   26924:	beq	269f0 <fputs@plt+0x1563c>
   26928:	mov	r0, r9
   2692c:	mov	r1, #3
   26930:	b	2697c <fputs@plt+0x155c8>
   26934:	ldr	r0, [r8], r5, lsl #2
   26938:	add	r0, r0, #1
   2693c:	str	r0, [r9, #100]	; 0x64
   26940:	mov	r0, r9
   26944:	bl	26b7c <fputs@plt+0x157c8>
   26948:	ldr	r0, [r8, #4]
   2694c:	cmp	r0, r4
   26950:	bne	26974 <fputs@plt+0x155c0>
   26954:	add	r6, r9, #52	; 0x34
   26958:	mov	r0, r9
   2695c:	bl	25f54 <fputs@plt+0x14ba0>
   26960:	mov	r1, r6
   26964:	mov	r2, #48	; 0x30
   26968:	bl	110e4 <memcmp@plt>
   2696c:	cmp	r0, #0
   26970:	beq	269d4 <fputs@plt+0x15620>
   26974:	mov	r0, r9
   26978:	mov	r1, r7
   2697c:	bl	26714 <fputs@plt+0x15360>
   26980:	mvn	sl, #0
   26984:	b	269dc <fputs@plt+0x15628>
   26988:	mov	sl, #520	; 0x208
   2698c:	cmp	ip, #5
   26990:	mvneq	sl, #0
   26994:	b	269dc <fputs@plt+0x15628>
   26998:	mov	sl, r0
   2699c:	cmp	r0, #0
   269a0:	bne	269dc <fputs@plt+0x15628>
   269a4:	ldr	r4, [sp]
   269a8:	str	r6, [r4, r8, lsl #2]
   269ac:	mov	r0, r9
   269b0:	mov	r1, r7
   269b4:	mov	r2, #1
   269b8:	bl	266fc <fputs@plt+0x15348>
   269bc:	sub	r5, r8, #1
   269c0:	mov	r8, r4
   269c4:	mov	r4, r6
   269c8:	b	2683c <fputs@plt+0x15488>
   269cc:	movw	sl, #261	; 0x105
   269d0:	b	269dc <fputs@plt+0x15628>
   269d4:	strh	r5, [r9, #40]	; 0x28
   269d8:	mov	sl, #0
   269dc:	mov	r0, sl
   269e0:	sub	sp, fp, #28
   269e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   269e8:	mov	ip, sl
   269ec:	b	26794 <fputs@plt+0x153e0>
   269f0:	mov	sl, #0
   269f4:	strh	sl, [r9, #40]	; 0x28
   269f8:	b	269dc <fputs@plt+0x15628>
   269fc:	ldr	ip, [r0]
   26a00:	ldr	ip, [ip, #56]	; 0x38
   26a04:	bx	ip
   26a08:	push	{r4, r5, r6, r7, fp, lr}
   26a0c:	add	fp, sp, #16
   26a10:	sub	sp, sp, #8
   26a14:	mov	r5, r1
   26a18:	mov	r4, r0
   26a1c:	add	r2, sp, #4
   26a20:	mov	r1, #0
   26a24:	bl	26b90 <fputs@plt+0x157dc>
   26a28:	mov	r6, r0
   26a2c:	cmp	r0, #0
   26a30:	beq	26a40 <fputs@plt+0x1568c>
   26a34:	mov	r0, r6
   26a38:	sub	sp, fp, #16
   26a3c:	pop	{r4, r5, r6, r7, fp, pc}
   26a40:	ldr	r0, [sp, #4]
   26a44:	cmp	r0, #0
   26a48:	beq	26a60 <fputs@plt+0x156ac>
   26a4c:	mov	r0, r4
   26a50:	mov	r1, r5
   26a54:	bl	26c8c <fputs@plt+0x158d8>
   26a58:	cmp	r0, #0
   26a5c:	beq	26b34 <fputs@plt+0x15780>
   26a60:	ldrb	r0, [r4, #46]	; 0x2e
   26a64:	tst	r0, #2
   26a68:	bne	26af0 <fputs@plt+0x1573c>
   26a6c:	mov	r7, #1
   26a70:	mov	r0, r4
   26a74:	mov	r1, #0
   26a78:	mov	r2, #1
   26a7c:	bl	26668 <fputs@plt+0x152b4>
   26a80:	mov	r6, r0
   26a84:	cmp	r0, #0
   26a88:	bne	26a34 <fputs@plt+0x15680>
   26a8c:	strb	r7, [r4, #44]	; 0x2c
   26a90:	mov	r7, #0
   26a94:	add	r2, sp, #4
   26a98:	mov	r0, r4
   26a9c:	mov	r1, #0
   26aa0:	bl	26b90 <fputs@plt+0x157dc>
   26aa4:	mov	r6, r0
   26aa8:	cmp	r0, #0
   26aac:	bne	26ad8 <fputs@plt+0x15724>
   26ab0:	mov	r0, r4
   26ab4:	mov	r1, r5
   26ab8:	bl	26c8c <fputs@plt+0x158d8>
   26abc:	cmp	r0, #0
   26ac0:	beq	26b1c <fputs@plt+0x15768>
   26ac4:	mov	r0, r4
   26ac8:	bl	26df0 <fputs@plt+0x15a3c>
   26acc:	mov	r6, r0
   26ad0:	mov	r0, #1
   26ad4:	str	r0, [r5]
   26ad8:	strb	r7, [r4, #44]	; 0x2c
   26adc:	mov	r0, r4
   26ae0:	mov	r1, #0
   26ae4:	mov	r2, #1
   26ae8:	bl	266fc <fputs@plt+0x15348>
   26aec:	b	26a34 <fputs@plt+0x15680>
   26af0:	mov	r0, r4
   26af4:	mov	r1, #0
   26af8:	bl	26b5c <fputs@plt+0x157a8>
   26afc:	mov	r6, r0
   26b00:	cmp	r0, #0
   26b04:	bne	26a34 <fputs@plt+0x15680>
   26b08:	mov	r0, r4
   26b0c:	mov	r1, #0
   26b10:	bl	26714 <fputs@plt+0x15360>
   26b14:	mov	r6, #264	; 0x108
   26b18:	b	26a34 <fputs@plt+0x15680>
   26b1c:	mov	r0, #0
   26b20:	strb	r0, [r4, #44]	; 0x2c
   26b24:	mov	r0, r4
   26b28:	mov	r1, #0
   26b2c:	mov	r2, #1
   26b30:	bl	266fc <fputs@plt+0x15348>
   26b34:	ldr	r0, [r4, #52]	; 0x34
   26b38:	mov	r6, #0
   26b3c:	movw	r1, #57880	; 0xe218
   26b40:	movt	r1, #45	; 0x2d
   26b44:	cmp	r0, r1
   26b48:	beq	26a34 <fputs@plt+0x15680>
   26b4c:	movw	r0, #53476	; 0xd0e4
   26b50:	bl	21f24 <fputs@plt+0x10b70>
   26b54:	mov	r6, r0
   26b58:	b	26a34 <fputs@plt+0x15680>
   26b5c:	ldrb	r2, [r0, #43]	; 0x2b
   26b60:	cmp	r2, #0
   26b64:	movne	r0, #0
   26b68:	bxne	lr
   26b6c:	ldr	r0, [r0, #4]
   26b70:	mov	r2, #1
   26b74:	mov	r3, #6
   26b78:	b	269fc <fputs@plt+0x15648>
   26b7c:	ldrb	r1, [r0, #43]	; 0x2b
   26b80:	cmp	r1, #2
   26b84:	bxeq	lr
   26b88:	ldr	r0, [r0, #4]
   26b8c:	b	272d8 <fputs@plt+0x15f24>
   26b90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26b94:	add	fp, sp, #24
   26b98:	mov	r8, r2
   26b9c:	mov	r5, r1
   26ba0:	mov	r6, r0
   26ba4:	ldr	r0, [r0, #24]
   26ba8:	cmp	r0, r1
   26bac:	bgt	26bf0 <fputs@plt+0x1583c>
   26bb0:	ldr	r0, [r6, #32]
   26bb4:	add	r4, r5, #1
   26bb8:	lsl	r2, r4, #2
   26bbc:	sbfx	r3, r4, #29, #1
   26bc0:	bl	14344 <fputs@plt+0x2f90>
   26bc4:	cmp	r0, #0
   26bc8:	beq	26c3c <fputs@plt+0x15888>
   26bcc:	mov	r7, r0
   26bd0:	ldr	r1, [r6, #24]
   26bd4:	add	r0, r0, r1, lsl #2
   26bd8:	sub	r1, r4, r1
   26bdc:	lsl	r2, r1, #2
   26be0:	mov	r1, #0
   26be4:	bl	11174 <memset@plt>
   26be8:	str	r7, [r6, #32]
   26bec:	str	r4, [r6, #24]
   26bf0:	ldr	r3, [r6, #32]
   26bf4:	ldr	r0, [r3, r5, lsl #2]!
   26bf8:	mov	r7, #0
   26bfc:	cmp	r0, #0
   26c00:	bne	26c78 <fputs@plt+0x158c4>
   26c04:	ldrb	r0, [r6, #43]	; 0x2b
   26c08:	cmp	r0, #2
   26c0c:	bne	26c50 <fputs@plt+0x1589c>
   26c10:	mov	r7, #0
   26c14:	mov	r0, #32768	; 0x8000
   26c18:	mov	r1, #0
   26c1c:	bl	167c0 <fputs@plt+0x540c>
   26c20:	ldr	r1, [r6, #32]
   26c24:	str	r0, [r1, r5, lsl #2]
   26c28:	ldr	r0, [r6, #32]
   26c2c:	ldr	r0, [r0, r5, lsl #2]
   26c30:	cmp	r0, #0
   26c34:	movweq	r7, #7
   26c38:	b	26c78 <fputs@plt+0x158c4>
   26c3c:	mov	r0, #0
   26c40:	str	r0, [r8]
   26c44:	mov	r7, #7
   26c48:	mov	r0, r7
   26c4c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26c50:	ldrb	r2, [r6, #44]	; 0x2c
   26c54:	ldr	r0, [r6, #4]
   26c58:	mov	r1, r5
   26c5c:	bl	271a4 <fputs@plt+0x15df0>
   26c60:	mov	r7, r0
   26c64:	cmp	r0, #8
   26c68:	ldrbeq	r0, [r6, #46]	; 0x2e
   26c6c:	orreq	r0, r0, #2
   26c70:	strbeq	r0, [r6, #46]	; 0x2e
   26c74:	moveq	r7, #0
   26c78:	ldr	r0, [r6, #32]
   26c7c:	ldr	r0, [r0, r5, lsl #2]
   26c80:	str	r0, [r8]
   26c84:	mov	r0, r7
   26c88:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26c8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26c90:	add	fp, sp, #28
   26c94:	sub	sp, sp, #116	; 0x74
   26c98:	mov	r9, r1
   26c9c:	mov	sl, r0
   26ca0:	bl	25f54 <fputs@plt+0x14ba0>
   26ca4:	mov	r6, r0
   26ca8:	add	r0, r0, #16
   26cac:	add	r7, sp, #56	; 0x38
   26cb0:	vld1.8	{d16-d17}, [r0]
   26cb4:	add	r0, r7, #16
   26cb8:	add	r1, r6, #32
   26cbc:	mov	r2, #64	; 0x40
   26cc0:	mov	r5, r6
   26cc4:	vld1.8	{d18-d19}, [r5], r2
   26cc8:	vld1.8	{d20-d21}, [r1]
   26ccc:	vst1.64	{d16-d17}, [r0]
   26cd0:	mov	r4, #32
   26cd4:	mov	r0, r7
   26cd8:	vst1.64	{d18-d19}, [r0], r4
   26cdc:	vst1.64	{d20-d21}, [r0]
   26ce0:	mov	r0, sl
   26ce4:	bl	26b7c <fputs@plt+0x157c8>
   26ce8:	add	r0, r6, #48	; 0x30
   26cec:	add	r1, sp, #8
   26cf0:	vld1.8	{d16-d17}, [r5]
   26cf4:	vld1.8	{d18-d19}, [r0]
   26cf8:	add	r0, r1, #16
   26cfc:	add	r2, r6, #80	; 0x50
   26d00:	vld1.8	{d20-d21}, [r2]
   26d04:	vst1.64	{d16-d17}, [r0]
   26d08:	mov	r0, r1
   26d0c:	vst1.64	{d18-d19}, [r0], r4
   26d10:	vst1.64	{d20-d21}, [r0]
   26d14:	mov	r0, r7
   26d18:	mov	r2, #48	; 0x30
   26d1c:	bl	110e4 <memcmp@plt>
   26d20:	mov	r6, #1
   26d24:	cmp	r0, #0
   26d28:	beq	26d38 <fputs@plt+0x15984>
   26d2c:	mov	r0, r6
   26d30:	sub	sp, fp, #28
   26d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26d38:	ldrb	r0, [sp, #68]	; 0x44
   26d3c:	cmp	r0, #0
   26d40:	beq	26d2c <fputs@plt+0x15978>
   26d44:	sub	r0, fp, #36	; 0x24
   26d48:	str	r0, [sp]
   26d4c:	mov	r6, #1
   26d50:	add	r1, sp, #56	; 0x38
   26d54:	mov	r0, #1
   26d58:	mov	r2, #40	; 0x28
   26d5c:	mov	r3, #0
   26d60:	bl	26020 <fputs@plt+0x14c6c>
   26d64:	ldr	r0, [sp, #96]	; 0x60
   26d68:	ldr	r1, [fp, #-36]	; 0xffffffdc
   26d6c:	cmp	r1, r0
   26d70:	bne	26d2c <fputs@plt+0x15978>
   26d74:	ldr	r0, [sp, #100]	; 0x64
   26d78:	ldr	r1, [fp, #-32]	; 0xffffffe0
   26d7c:	cmp	r1, r0
   26d80:	bne	26d2c <fputs@plt+0x15978>
   26d84:	add	r8, sl, #52	; 0x34
   26d88:	add	r7, sp, #56	; 0x38
   26d8c:	mov	r0, r8
   26d90:	mov	r1, r7
   26d94:	mov	r2, #48	; 0x30
   26d98:	bl	110e4 <memcmp@plt>
   26d9c:	mov	r6, #0
   26da0:	cmp	r0, #0
   26da4:	beq	26d2c <fputs@plt+0x15978>
   26da8:	mov	r0, #1
   26dac:	str	r0, [r9]
   26db0:	add	r0, r7, #16
   26db4:	mov	r1, #32
   26db8:	vld1.32	{d16-d17}, [r7], r1
   26dbc:	vld1.64	{d18-d19}, [r0]
   26dc0:	add	r0, r8, #16
   26dc4:	vld1.64	{d20-d21}, [r7]
   26dc8:	vst1.32	{d18-d19}, [r0]
   26dcc:	vst1.32	{d16-d17}, [r8], r1
   26dd0:	vst1.32	{d20-d21}, [r8]
   26dd4:	ldrh	r0, [sl, #66]	; 0x42
   26dd8:	orr	r0, r0, r0, lsl #16
   26ddc:	movw	r1, #65024	; 0xfe00
   26de0:	movt	r1, #1
   26de4:	and	r0, r0, r1
   26de8:	str	r0, [sl, #36]	; 0x24
   26dec:	b	26d2c <fputs@plt+0x15978>
   26df0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26df4:	add	fp, sp, #28
   26df8:	sub	sp, sp, #92	; 0x5c
   26dfc:	mov	r4, r0
   26e00:	ldrb	r0, [r0, #45]	; 0x2d
   26e04:	add	r5, r0, #1
   26e08:	rsb	r6, r0, #7
   26e0c:	mov	r0, r4
   26e10:	mov	r1, r5
   26e14:	mov	r2, r6
   26e18:	bl	26668 <fputs@plt+0x152b4>
   26e1c:	mov	r7, r0
   26e20:	cmp	r0, #0
   26e24:	bne	2714c <fputs@plt+0x15d98>
   26e28:	vmov.i32	q8, #0	; 0x00000000
   26e2c:	add	r0, r4, #84	; 0x54
   26e30:	vst1.32	{d16-d17}, [r0]
   26e34:	add	r0, r4, #68	; 0x44
   26e38:	vst1.32	{d16-d17}, [r0]
   26e3c:	add	r0, r4, #52	; 0x34
   26e40:	vst1.32	{d16-d17}, [r0]
   26e44:	ldr	r0, [r4, #8]
   26e48:	sub	r1, fp, #40	; 0x28
   26e4c:	bl	271d4 <fputs@plt+0x15e20>
   26e50:	mov	r7, r0
   26e54:	cmp	r0, #0
   26e58:	bne	2713c <fputs@plt+0x15d88>
   26e5c:	mov	r9, #0
   26e60:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26e64:	ldr	r1, [fp, #-36]	; 0xffffffdc
   26e68:	subs	r0, r0, #33	; 0x21
   26e6c:	sbcs	r0, r1, #0
   26e70:	mov	r8, #0
   26e74:	mov	sl, #0
   26e78:	blt	270c8 <fputs@plt+0x15d14>
   26e7c:	ldr	r0, [r4, #8]
   26e80:	mov	r1, #0
   26e84:	str	r1, [sp]
   26e88:	str	r1, [sp, #4]
   26e8c:	add	r8, sp, #48	; 0x30
   26e90:	mov	r1, r8
   26e94:	mov	r2, #32
   26e98:	bl	271e0 <fputs@plt+0x15e2c>
   26e9c:	mov	r7, r0
   26ea0:	cmp	r0, #0
   26ea4:	bne	2713c <fputs@plt+0x15d88>
   26ea8:	mov	r0, r8
   26eac:	bl	244dc <fputs@plt+0x13128>
   26eb0:	mov	r7, r0
   26eb4:	add	r0, r8, #8
   26eb8:	bl	244dc <fputs@plt+0x13128>
   26ebc:	mov	sl, r0
   26ec0:	movw	r0, #33601	; 0x8341
   26ec4:	movt	r0, #7103	; 0x1bbf
   26ec8:	cmp	r0, r7, lsr #1
   26ecc:	bne	270c0 <fputs@plt+0x15d0c>
   26ed0:	sub	r0, sl, #512	; 0x200
   26ed4:	cmp	r0, #65024	; 0xfe00
   26ed8:	bhi	270c0 <fputs@plt+0x15d0c>
   26edc:	sub	r0, sl, #1
   26ee0:	ands	r0, r0, sl
   26ee4:	bne	270c0 <fputs@plt+0x15d0c>
   26ee8:	str	sl, [r4, #36]	; 0x24
   26eec:	and	r7, r7, #1
   26ef0:	strb	r7, [r4, #65]	; 0x41
   26ef4:	add	r0, r8, #12
   26ef8:	bl	244dc <fputs@plt+0x13128>
   26efc:	str	r0, [r4, #112]	; 0x70
   26f00:	ldr	r0, [sp, #64]	; 0x40
   26f04:	ldr	r1, [sp, #68]	; 0x44
   26f08:	str	r0, [r4, #84]	; 0x54
   26f0c:	str	r1, [r4, #88]	; 0x58
   26f10:	add	r0, r4, #76	; 0x4c
   26f14:	str	r0, [sp]
   26f18:	eor	r0, r7, #1
   26f1c:	mov	r1, r8
   26f20:	mov	r2, #24
   26f24:	mov	r3, #0
   26f28:	bl	26020 <fputs@plt+0x14c6c>
   26f2c:	ldr	r7, [r4, #76]	; 0x4c
   26f30:	add	r0, r8, #24
   26f34:	bl	244dc <fputs@plt+0x13128>
   26f38:	cmp	r7, r0
   26f3c:	bne	270c0 <fputs@plt+0x15d0c>
   26f40:	ldr	r7, [r4, #80]	; 0x50
   26f44:	add	r0, r8, #28
   26f48:	bl	244dc <fputs@plt+0x13128>
   26f4c:	cmp	r7, r0
   26f50:	bne	270c0 <fputs@plt+0x15d0c>
   26f54:	add	r0, r8, #4
   26f58:	bl	244dc <fputs@plt+0x13128>
   26f5c:	movw	r1, #57880	; 0xe218
   26f60:	movt	r1, #45	; 0x2d
   26f64:	cmp	r0, r1
   26f68:	bne	27158 <fputs@plt+0x15da4>
   26f6c:	add	r7, sl, #24
   26f70:	asr	r8, r7, #31
   26f74:	mov	r0, r7
   26f78:	mov	r1, r8
   26f7c:	bl	14138 <fputs@plt+0x2d84>
   26f80:	cmp	r0, #0
   26f84:	beq	27178 <fputs@plt+0x15dc4>
   26f88:	mov	ip, r0
   26f8c:	mov	r0, sl
   26f90:	adds	lr, r7, #32
   26f94:	adc	r1, r8, #0
   26f98:	mov	sl, #0
   26f9c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   26fa0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   26fa4:	subs	r2, r2, lr
   26fa8:	sbcs	r2, r3, r1
   26fac:	mov	r2, r7
   26fb0:	mov	r8, #0
   26fb4:	mov	r7, #0
   26fb8:	blt	27190 <fputs@plt+0x15ddc>
   26fbc:	add	r3, ip, #24
   26fc0:	str	r3, [sp, #20]
   26fc4:	and	r3, r0, #65280	; 0xff00
   26fc8:	orr	r3, r3, r0, lsr #16
   26fcc:	str	r3, [sp, #12]
   26fd0:	mov	r8, #0
   26fd4:	mov	r7, #32
   26fd8:	mov	r3, #1
   26fdc:	str	r3, [sp, #36]	; 0x24
   26fe0:	mov	sl, #0
   26fe4:	mov	r3, #0
   26fe8:	str	ip, [sp, #32]
   26fec:	str	r2, [sp, #16]
   26ff0:	str	r1, [sp, #28]
   26ff4:	str	lr, [sp, #24]
   26ff8:	ldr	r0, [r4, #8]
   26ffc:	str	r7, [sp]
   27000:	str	r3, [sp, #4]
   27004:	mov	r1, ip
   27008:	bl	271e0 <fputs@plt+0x15e2c>
   2700c:	cmp	r0, #0
   27010:	bne	27180 <fputs@plt+0x15dcc>
   27014:	ldr	r0, [sp, #32]
   27018:	str	r0, [sp]
   2701c:	mov	r0, r4
   27020:	add	r1, sp, #44	; 0x2c
   27024:	add	r2, sp, #40	; 0x28
   27028:	ldr	r3, [sp, #20]
   2702c:	bl	271ec <fputs@plt+0x15e38>
   27030:	cmp	r0, #0
   27034:	beq	27188 <fputs@plt+0x15dd4>
   27038:	ldr	r2, [sp, #44]	; 0x2c
   2703c:	mov	r0, r4
   27040:	ldr	r1, [sp, #36]	; 0x24
   27044:	bl	264ac <fputs@plt+0x150f8>
   27048:	cmp	r0, #0
   2704c:	bne	27180 <fputs@plt+0x15dcc>
   27050:	ldr	r0, [sp, #40]	; 0x28
   27054:	cmp	r0, #0
   27058:	ldr	r2, [sp, #16]
   2705c:	ldr	r3, [sp, #36]	; 0x24
   27060:	beq	2707c <fputs@plt+0x15cc8>
   27064:	str	r3, [r4, #68]	; 0x44
   27068:	str	r0, [r4, #72]	; 0x48
   2706c:	ldr	r0, [sp, #12]
   27070:	strh	r0, [r4, #66]	; 0x42
   27074:	ldr	sl, [r4, #76]	; 0x4c
   27078:	ldr	r8, [r4, #80]	; 0x50
   2707c:	ldr	lr, [sp, #24]
   27080:	adds	ip, lr, r2
   27084:	ldr	r0, [sp, #28]
   27088:	adc	r1, r0, r2, asr #31
   2708c:	add	r3, r3, #1
   27090:	str	r3, [sp, #36]	; 0x24
   27094:	ldr	r7, [fp, #-40]	; 0xffffffd8
   27098:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2709c:	subs	r7, r7, ip
   270a0:	sbcs	r3, r3, r1
   270a4:	mov	r7, lr
   270a8:	mov	lr, ip
   270ac:	mov	r3, r0
   270b0:	ldr	ip, [sp, #32]
   270b4:	bge	26ff0 <fputs@plt+0x15c3c>
   270b8:	mov	r7, #0
   270bc:	b	27190 <fputs@plt+0x15ddc>
   270c0:	mov	r8, #0
   270c4:	mov	sl, #0
   270c8:	str	sl, [r4, #76]	; 0x4c
   270cc:	str	r8, [r4, #80]	; 0x50
   270d0:	mov	r0, r4
   270d4:	bl	265b0 <fputs@plt+0x151fc>
   270d8:	mov	r0, r4
   270dc:	bl	26658 <fputs@plt+0x152a4>
   270e0:	str	r9, [r0]
   270e4:	ldr	r1, [r4, #68]	; 0x44
   270e8:	str	r1, [r0, #32]
   270ec:	str	r9, [r0, #4]
   270f0:	add	r1, r0, #8
   270f4:	mvn	r2, #0
   270f8:	str	r2, [r1, r9, lsl #2]
   270fc:	add	r9, r9, #1
   27100:	cmp	r9, #4
   27104:	bne	270f8 <fputs@plt+0x15d44>
   27108:	ldr	r1, [r4, #68]	; 0x44
   2710c:	cmp	r1, #0
   27110:	strne	r1, [r0, #8]
   27114:	ldr	r0, [r4, #72]	; 0x48
   27118:	mov	r7, #0
   2711c:	cmp	r0, #0
   27120:	beq	2713c <fputs@plt+0x15d88>
   27124:	ldr	r2, [r4, #68]	; 0x44
   27128:	ldr	r3, [r4, #108]	; 0x6c
   2712c:	movw	r1, #17969	; 0x4631
   27130:	movt	r1, #8
   27134:	movw	r0, #283	; 0x11b
   27138:	bl	158e8 <fputs@plt+0x4534>
   2713c:	mov	r0, r4
   27140:	mov	r1, r5
   27144:	mov	r2, r6
   27148:	bl	266fc <fputs@plt+0x15348>
   2714c:	mov	r0, r7
   27150:	sub	sp, fp, #28
   27154:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27158:	movw	r0, #52530	; 0xcd32
   2715c:	bl	21f24 <fputs@plt+0x10b70>
   27160:	mov	r7, r0
   27164:	mov	sl, #0
   27168:	mov	r8, #0
   2716c:	cmp	r7, #0
   27170:	bne	2713c <fputs@plt+0x15d88>
   27174:	b	270c8 <fputs@plt+0x15d14>
   27178:	mov	r7, #7
   2717c:	b	2713c <fputs@plt+0x15d88>
   27180:	mov	r7, r0
   27184:	b	2718c <fputs@plt+0x15dd8>
   27188:	mov	r7, #0
   2718c:	ldr	ip, [sp, #32]
   27190:	mov	r0, ip
   27194:	bl	14168 <fputs@plt+0x2db4>
   27198:	cmp	r7, #0
   2719c:	bne	2713c <fputs@plt+0x15d88>
   271a0:	b	270c8 <fputs@plt+0x15d14>
   271a4:	push	{fp, lr}
   271a8:	mov	fp, sp
   271ac:	sub	sp, sp, #8
   271b0:	mov	ip, r2
   271b4:	ldr	r2, [r0]
   271b8:	ldr	lr, [r2, #52]	; 0x34
   271bc:	str	r3, [sp]
   271c0:	mov	r2, #32768	; 0x8000
   271c4:	mov	r3, ip
   271c8:	blx	lr
   271cc:	mov	sp, fp
   271d0:	pop	{fp, pc}
   271d4:	ldr	r2, [r0]
   271d8:	ldr	r2, [r2, #24]
   271dc:	bx	r2
   271e0:	ldr	r3, [r0]
   271e4:	ldr	r3, [r3, #8]
   271e8:	bx	r3
   271ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   271f0:	add	fp, sp, #28
   271f4:	sub	sp, sp, #12
   271f8:	mov	r8, r3
   271fc:	mov	r6, r2
   27200:	mov	r7, r1
   27204:	mov	r4, r0
   27208:	add	r0, r0, #84	; 0x54
   2720c:	ldr	r5, [fp, #8]
   27210:	add	r1, r5, #8
   27214:	mov	r2, #8
   27218:	bl	110e4 <memcmp@plt>
   2721c:	mov	sl, #0
   27220:	cmp	r0, #0
   27224:	beq	27234 <fputs@plt+0x15e80>
   27228:	mov	r0, sl
   2722c:	sub	sp, fp, #28
   27230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27234:	mov	r0, r5
   27238:	bl	244dc <fputs@plt+0x13128>
   2723c:	cmp	r0, #0
   27240:	beq	27228 <fputs@plt+0x15e74>
   27244:	stmib	sp, {r0, r7}
   27248:	mov	r7, r8
   2724c:	add	r8, r4, #76	; 0x4c
   27250:	ldrb	r0, [r4, #65]	; 0x41
   27254:	str	r8, [sp]
   27258:	clz	r0, r0
   2725c:	lsr	r9, r0, #5
   27260:	mov	r0, r9
   27264:	mov	r1, r5
   27268:	mov	r2, #8
   2726c:	mov	r3, r8
   27270:	bl	26020 <fputs@plt+0x14c6c>
   27274:	ldr	r2, [r4, #36]	; 0x24
   27278:	str	r8, [sp]
   2727c:	mov	r0, r9
   27280:	mov	r1, r7
   27284:	mov	r3, r8
   27288:	mov	r7, r5
   2728c:	bl	26020 <fputs@plt+0x14c6c>
   27290:	ldr	r5, [r4, #76]	; 0x4c
   27294:	add	r0, r7, #16
   27298:	bl	244dc <fputs@plt+0x13128>
   2729c:	cmp	r5, r0
   272a0:	bne	27228 <fputs@plt+0x15e74>
   272a4:	ldr	r4, [r4, #80]	; 0x50
   272a8:	add	r0, r7, #20
   272ac:	bl	244dc <fputs@plt+0x13128>
   272b0:	cmp	r4, r0
   272b4:	bne	27228 <fputs@plt+0x15e74>
   272b8:	ldr	r0, [sp, #8]
   272bc:	ldr	r1, [sp, #4]
   272c0:	str	r1, [r0]
   272c4:	add	r0, r7, #4
   272c8:	bl	244dc <fputs@plt+0x13128>
   272cc:	str	r0, [r6]
   272d0:	mov	sl, #1
   272d4:	b	27228 <fputs@plt+0x15e74>
   272d8:	ldr	r1, [r0]
   272dc:	ldr	r1, [r1, #60]	; 0x3c
   272e0:	bx	r1
   272e4:	add	r0, r0, #33	; 0x21
   272e8:	lsr	r0, r0, #12
   272ec:	bx	lr
   272f0:	push	{r4, r5, r6, sl, fp, lr}
   272f4:	add	fp, sp, #16
   272f8:	sub	sp, sp, #8
   272fc:	mov	r5, r3
   27300:	mov	r4, r2
   27304:	mov	r6, r1
   27308:	add	r2, sp, #4
   2730c:	bl	26b90 <fputs@plt+0x157dc>
   27310:	cmp	r0, #0
   27314:	beq	27320 <fputs@plt+0x15f6c>
   27318:	sub	sp, fp, #16
   2731c:	pop	{r4, r5, r6, sl, fp, pc}
   27320:	ldr	r1, [fp, #8]
   27324:	ldr	r3, [sp, #4]
   27328:	add	r2, r3, #16384	; 0x4000
   2732c:	cmp	r6, #0
   27330:	beq	27340 <fputs@plt+0x15f8c>
   27334:	mvn	r3, #33	; 0x21
   27338:	add	r3, r3, r6, lsl #12
   2733c:	b	2734c <fputs@plt+0x15f98>
   27340:	add	r3, r3, #136	; 0x88
   27344:	str	r3, [sp, #4]
   27348:	mov	r3, #0
   2734c:	ldr	r6, [sp, #4]
   27350:	sub	r6, r6, #4
   27354:	str	r6, [r5]
   27358:	str	r2, [r4]
   2735c:	str	r3, [r1]
   27360:	sub	sp, fp, #16
   27364:	pop	{r4, r5, r6, sl, fp, pc}
   27368:	movw	r1, #383	; 0x17f
   2736c:	mul	r0, r0, r1
   27370:	bfc	r0, #13, #19
   27374:	bx	lr
   27378:	mov	r1, r0
   2737c:	movw	r2, #18006	; 0x4656
   27380:	movt	r2, #8
   27384:	mov	r0, #11
   27388:	b	21f38 <fputs@plt+0x10b84>
   2738c:	add	r0, r0, #1
   27390:	bfc	r0, #13, #19
   27394:	bx	lr
   27398:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2739c:	add	fp, sp, #24
   273a0:	sub	sp, sp, #8
   273a4:	mov	r8, r3
   273a8:	mov	r7, r2
   273ac:	mov	r4, r0
   273b0:	ldr	r5, [fp, #8]
   273b4:	mov	r0, r5
   273b8:	bl	25704 <fputs@plt+0x14350>
   273bc:	add	r0, r5, #4
   273c0:	mov	r1, r7
   273c4:	bl	25704 <fputs@plt+0x14350>
   273c8:	add	r0, r5, #8
   273cc:	ldr	r1, [r4, #104]	; 0x68
   273d0:	cmp	r1, #0
   273d4:	beq	273e8 <fputs@plt+0x16034>
   273d8:	vmov.i32	q8, #0	; 0x00000000
   273dc:	vst1.8	{d16-d17}, [r0]
   273e0:	sub	sp, fp, #24
   273e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   273e8:	add	r7, r4, #76	; 0x4c
   273ec:	ldr	r1, [r4, #84]	; 0x54
   273f0:	ldr	r2, [r4, #88]	; 0x58
   273f4:	str	r2, [r0, #4]
   273f8:	str	r1, [r0]
   273fc:	ldrb	r0, [r4, #65]	; 0x41
   27400:	str	r7, [sp]
   27404:	clz	r0, r0
   27408:	lsr	r6, r0, #5
   2740c:	mov	r0, r6
   27410:	mov	r1, r5
   27414:	mov	r2, #8
   27418:	mov	r3, r7
   2741c:	bl	26020 <fputs@plt+0x14c6c>
   27420:	ldr	r2, [r4, #36]	; 0x24
   27424:	str	r7, [sp]
   27428:	mov	r0, r6
   2742c:	mov	r1, r8
   27430:	mov	r3, r7
   27434:	bl	26020 <fputs@plt+0x14c6c>
   27438:	ldr	r1, [r4, #76]	; 0x4c
   2743c:	add	r0, r5, #16
   27440:	bl	25704 <fputs@plt+0x14350>
   27444:	ldr	r1, [r4, #80]	; 0x50
   27448:	add	r0, r5, #20
   2744c:	sub	sp, fp, #24
   27450:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   27454:	b	25704 <fputs@plt+0x14350>
   27458:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2745c:	add	fp, sp, #24
   27460:	sub	sp, sp, #8
   27464:	mov	r4, r2
   27468:	mov	r9, r1
   2746c:	mov	r6, r0
   27470:	ldrd	r2, [r0, #8]
   27474:	ldr	r7, [fp, #12]
   27478:	ldr	r5, [fp, #8]
   2747c:	subs	r0, r5, r2
   27480:	sbcs	r0, r7, r3
   27484:	bge	274a0 <fputs@plt+0x160ec>
   27488:	asr	r0, r4, #31
   2748c:	adds	r1, r4, r5
   27490:	adc	r0, r0, r7
   27494:	subs	r1, r1, r2
   27498:	sbcs	r0, r0, r3
   2749c:	bge	274bc <fputs@plt+0x16108>
   274a0:	ldr	r0, [r6, #4]
   274a4:	stm	sp, {r5, r7}
   274a8:	mov	r1, r9
   274ac:	mov	r2, r4
   274b0:	bl	17c34 <fputs@plt+0x6880>
   274b4:	sub	sp, fp, #24
   274b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   274bc:	ldr	r0, [r6, #4]
   274c0:	stm	sp, {r5, r7}
   274c4:	sub	r8, r2, r5
   274c8:	mov	r1, r9
   274cc:	mov	r2, r8
   274d0:	bl	17c34 <fputs@plt+0x6880>
   274d4:	cmp	r0, #0
   274d8:	bne	274b4 <fputs@plt+0x16100>
   274dc:	asr	r0, r8, #31
   274e0:	adds	r5, r8, r5
   274e4:	adc	r7, r0, r7
   274e8:	sub	r4, r4, r8
   274ec:	ldr	r0, [r6, #4]
   274f0:	ldr	r1, [r6, #16]
   274f4:	and	r1, r1, #19
   274f8:	bl	260ac <fputs@plt+0x14cf8>
   274fc:	cmp	r4, #0
   27500:	beq	274b4 <fputs@plt+0x16100>
   27504:	cmp	r0, #0
   27508:	bne	274b4 <fputs@plt+0x16100>
   2750c:	add	r9, r9, r8
   27510:	b	274a0 <fputs@plt+0x160ec>
   27514:	movw	r0, #56092	; 0xdb1c
   27518:	movt	r0, #9
   2751c:	ldr	r0, [r0]
   27520:	cmp	r0, #0
   27524:	bxeq	lr
   27528:	bx	r0
   2752c:	ldr	r1, [r0]
   27530:	ldr	r1, [r1, #16]
   27534:	bx	r1
   27538:	movw	r0, #56096	; 0xdb20
   2753c:	movt	r0, #9
   27540:	ldr	r0, [r0]
   27544:	cmp	r0, #0
   27548:	bxeq	lr
   2754c:	bx	r0
   27550:	push	{r4, r5, fp, lr}
   27554:	add	fp, sp, #8
   27558:	sub	sp, sp, #16
   2755c:	mov	r4, r0
   27560:	mov	r5, #0
   27564:	str	r5, [sp, #12]
   27568:	str	r5, [sp, #8]
   2756c:	str	r5, [sp, #4]
   27570:	ldr	r0, [r0, #68]	; 0x44
   27574:	cmp	r0, #0
   27578:	beq	275e4 <fputs@plt+0x16230>
   2757c:	bl	272e4 <fputs@plt+0x15f30>
   27580:	mov	r1, r0
   27584:	add	r0, sp, #4
   27588:	str	r0, [sp]
   2758c:	add	r2, sp, #12
   27590:	add	r3, sp, #8
   27594:	mov	r0, r4
   27598:	bl	272f0 <fputs@plt+0x15f3c>
   2759c:	ldr	r0, [r4, #68]	; 0x44
   275a0:	ldr	r1, [sp, #4]
   275a4:	sub	r0, r0, r1
   275a8:	ldr	r1, [sp, #12]
   275ac:	mov	r2, #0
   275b0:	add	r3, r1, r2
   275b4:	ldrh	r4, [r3]
   275b8:	cmp	r0, r4
   275bc:	strhlt	r5, [r3]
   275c0:	add	r2, r2, #2
   275c4:	cmp	r2, #16384	; 0x4000
   275c8:	bne	275b0 <fputs@plt+0x161fc>
   275cc:	ldr	r2, [sp, #8]
   275d0:	add	r0, r2, r0, lsl #2
   275d4:	add	r0, r0, #4
   275d8:	sub	r2, r1, r0
   275dc:	mov	r1, #0
   275e0:	bl	11174 <memset@plt>
   275e4:	sub	sp, fp, #8
   275e8:	pop	{r4, r5, fp, pc}
   275ec:	push	{r4, r5, r6, sl, fp, lr}
   275f0:	add	fp, sp, #16
   275f4:	mov	r4, r2
   275f8:	mov	r5, r1
   275fc:	mov	r6, r0
   27600:	b	27610 <fputs@plt+0x1625c>
   27604:	ldr	r6, [r6, #44]	; 0x2c
   27608:	cmp	r6, #0
   2760c:	popeq	{r4, r5, r6, sl, fp, pc}
   27610:	ldr	r0, [r6, #28]
   27614:	bl	16f40 <fputs@plt+0x5b8c>
   27618:	cmp	r0, #0
   2761c:	bne	27604 <fputs@plt+0x16250>
   27620:	ldr	r0, [r6, #16]
   27624:	cmp	r0, r5
   27628:	bls	27604 <fputs@plt+0x16250>
   2762c:	mov	r0, r6
   27630:	mov	r1, r5
   27634:	mov	r2, r4
   27638:	mov	r3, #1
   2763c:	bl	17648 <fputs@plt+0x6294>
   27640:	cmp	r0, #0
   27644:	strne	r0, [r6, #28]
   27648:	b	27604 <fputs@plt+0x16250>
   2764c:	push	{r4, sl, fp, lr}
   27650:	add	fp, sp, #8
   27654:	mov	r4, r0
   27658:	ldr	r0, [r0, #44]	; 0x2c
   2765c:	cmp	r0, #0
   27660:	popne	{r4, sl, fp, pc}
   27664:	mov	r0, r4
   27668:	bl	24a54 <fputs@plt+0x136a0>
   2766c:	mov	r1, r0
   27670:	mov	r0, #0
   27674:	cmp	r1, #0
   27678:	beq	27680 <fputs@plt+0x162cc>
   2767c:	pop	{r4, sl, fp, pc}
   27680:	mov	r0, r4
   27684:	mov	r1, #4
   27688:	pop	{r4, sl, fp, lr}
   2768c:	b	278ac <fputs@plt+0x164f8>
   27690:	ldr	r2, [r0, #80]	; 0x50
   27694:	ldr	r1, [r0, #84]	; 0x54
   27698:	orrs	r3, r2, r1
   2769c:	moveq	r0, #0
   276a0:	moveq	r1, #0
   276a4:	bxeq	lr
   276a8:	push	{r4, sl, fp, lr}
   276ac:	add	fp, sp, #8
   276b0:	subs	r2, r2, #1
   276b4:	sbc	r1, r1, #0
   276b8:	ldr	r4, [r0, #156]	; 0x9c
   276bc:	mov	r0, r2
   276c0:	mov	r2, r4
   276c4:	mov	r3, #0
   276c8:	bl	7da58 <fputs@plt+0x6c6a4>
   276cc:	adds	r0, r0, #1
   276d0:	adc	r1, r1, #0
   276d4:	umull	r0, r2, r0, r4
   276d8:	mla	r1, r1, r4, r2
   276dc:	pop	{r4, sl, fp, pc}
   276e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   276e4:	add	fp, sp, #28
   276e8:	sub	sp, sp, #12
   276ec:	mov	r4, r0
   276f0:	ldr	r0, [r0, #104]	; 0x68
   276f4:	ldr	r8, [r4, #156]	; 0x9c
   276f8:	ldr	r9, [r4, #160]	; 0xa0
   276fc:	ldr	sl, [r4, #208]	; 0xd0
   27700:	cmp	r9, r8
   27704:	mov	r6, r9
   27708:	movhi	r6, r8
   2770c:	cmp	r0, #1
   27710:	blt	27748 <fputs@plt+0x16394>
   27714:	add	r7, r4, #80	; 0x50
   27718:	ldr	r2, [r4, #100]	; 0x64
   2771c:	ldr	r1, [r4, #104]	; 0x68
   27720:	add	r2, r2, #8
   27724:	mov	r3, #0
   27728:	ldm	r2, {r0, r5}
   2772c:	orrs	r0, r0, r5
   27730:	ldmeq	r7, {r0, r5}
   27734:	stmeq	r2, {r0, r5}
   27738:	add	r2, r2, #48	; 0x30
   2773c:	add	r3, r3, #1
   27740:	cmp	r3, r1
   27744:	blt	27728 <fputs@plt+0x16374>
   27748:	mov	r0, r4
   2774c:	bl	27690 <fputs@plt+0x162dc>
   27750:	str	r0, [r4, #80]	; 0x50
   27754:	str	r1, [r4, #84]	; 0x54
   27758:	str	r0, [r4, #88]	; 0x58
   2775c:	str	r1, [r4, #92]	; 0x5c
   27760:	ldrb	r0, [r4, #7]
   27764:	cmp	r0, #0
   27768:	bne	2779c <fputs@plt+0x163e8>
   2776c:	ldrb	r0, [r4, #5]
   27770:	cmp	r0, #4
   27774:	beq	2779c <fputs@plt+0x163e8>
   27778:	ldr	r0, [r4, #64]	; 0x40
   2777c:	bl	24768 <fputs@plt+0x133b4>
   27780:	tst	r0, #512	; 0x200
   27784:	bne	2779c <fputs@plt+0x163e8>
   27788:	mov	r0, #0
   2778c:	str	r0, [sl, #4]
   27790:	str	r0, [sl]
   27794:	str	r0, [sl, #8]
   27798:	b	277c0 <fputs@plt+0x1640c>
   2779c:	movw	r0, #41248	; 0xa120
   277a0:	movt	r0, #55139	; 0xd763
   277a4:	str	r0, [sl, #4]
   277a8:	movw	r0, #54745	; 0xd5d9
   277ac:	movt	r0, #63749	; 0xf905
   277b0:	str	r0, [sl]
   277b4:	add	r0, sl, #8
   277b8:	mvn	r1, #0
   277bc:	bl	25704 <fputs@plt+0x14350>
   277c0:	add	r7, r4, #80	; 0x50
   277c4:	add	r1, r4, #52	; 0x34
   277c8:	mov	r0, #4
   277cc:	bl	159a8 <fputs@plt+0x45f4>
   277d0:	ldr	r1, [r4, #52]	; 0x34
   277d4:	add	r0, sl, #12
   277d8:	bl	25704 <fputs@plt+0x14350>
   277dc:	ldr	r1, [r4, #32]
   277e0:	add	r0, sl, #16
   277e4:	bl	25704 <fputs@plt+0x14350>
   277e8:	ldr	r1, [r4, #156]	; 0x9c
   277ec:	add	r0, sl, #20
   277f0:	bl	25704 <fputs@plt+0x14350>
   277f4:	ldr	r1, [r4, #160]	; 0xa0
   277f8:	add	r0, sl, #24
   277fc:	bl	25704 <fputs@plt+0x14350>
   27800:	add	r0, sl, #28
   27804:	sub	r2, r6, #28
   27808:	mov	r1, #0
   2780c:	bl	11174 <memset@plt>
   27810:	mvn	r0, r8
   27814:	mvn	r1, r9
   27818:	cmp	r0, r1
   2781c:	movhi	r1, r0
   27820:	add	r5, r1, #1
   27824:	b	2785c <fputs@plt+0x164a8>
   27828:	ldr	r0, [r4, #68]	; 0x44
   2782c:	ldrd	r2, [r7]
   27830:	stm	sp, {r2, r3}
   27834:	mov	r1, sl
   27838:	mov	r2, r6
   2783c:	bl	17c34 <fputs@plt+0x6880>
   27840:	ldrd	r2, [r7]
   27844:	adds	r2, r2, r6
   27848:	adc	r3, r3, #0
   2784c:	strd	r2, [r7]
   27850:	cmp	r0, #0
   27854:	subne	sp, fp, #28
   27858:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2785c:	add	r5, r5, r6
   27860:	ldr	r0, [r4, #156]	; 0x9c
   27864:	cmp	r5, r0
   27868:	bcc	27828 <fputs@plt+0x16474>
   2786c:	mov	r0, #0
   27870:	sub	sp, fp, #28
   27874:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27878:	ldr	r1, [r0]
   2787c:	cmp	r1, #0
   27880:	beq	278a0 <fputs@plt+0x164ec>
   27884:	movw	r2, #65527	; 0xfff7
   27888:	ldrh	r3, [r1, #24]
   2788c:	and	r3, r3, r2
   27890:	strh	r3, [r1, #24]
   27894:	ldr	r1, [r1, #32]
   27898:	cmp	r1, #0
   2789c:	bne	27888 <fputs@plt+0x164d4>
   278a0:	ldr	r1, [r0, #4]
   278a4:	str	r1, [r0, #8]
   278a8:	bx	lr
   278ac:	push	{r4, r5, r6, sl, fp, lr}
   278b0:	add	fp, sp, #16
   278b4:	mov	r4, r1
   278b8:	mov	r5, r0
   278bc:	mov	r0, r5
   278c0:	mov	r1, r4
   278c4:	bl	278f0 <fputs@plt+0x1653c>
   278c8:	mov	r6, r0
   278cc:	cmp	r0, #5
   278d0:	bne	278e8 <fputs@plt+0x16534>
   278d4:	ldrd	r2, [r5, #184]	; 0xb8
   278d8:	mov	r0, r3
   278dc:	blx	r2
   278e0:	cmp	r0, #0
   278e4:	bne	278bc <fputs@plt+0x16508>
   278e8:	mov	r0, r6
   278ec:	pop	{r4, r5, r6, sl, fp, pc}
   278f0:	push	{r4, r5, fp, lr}
   278f4:	add	fp, sp, #8
   278f8:	mov	r4, r1
   278fc:	mov	r5, r0
   27900:	ldrb	r0, [r0, #18]
   27904:	cmp	r0, #5
   27908:	beq	2791c <fputs@plt+0x16568>
   2790c:	cmp	r0, r4
   27910:	blt	2791c <fputs@plt+0x16568>
   27914:	mov	r0, #0
   27918:	pop	{r4, r5, fp, pc}
   2791c:	ldrb	r0, [r5, #14]
   27920:	cmp	r0, #0
   27924:	beq	27944 <fputs@plt+0x16590>
   27928:	cmp	r4, #4
   2792c:	beq	27960 <fputs@plt+0x165ac>
   27930:	ldrb	r0, [r5, #18]
   27934:	cmp	r0, #5
   27938:	strbne	r4, [r5, #18]
   2793c:	mov	r0, #0
   27940:	pop	{r4, r5, fp, pc}
   27944:	ldr	r0, [r5, #64]	; 0x40
   27948:	mov	r1, r4
   2794c:	bl	2796c <fputs@plt+0x165b8>
   27950:	cmp	r0, #0
   27954:	popne	{r4, r5, fp, pc}
   27958:	cmp	r4, #4
   2795c:	bne	27930 <fputs@plt+0x1657c>
   27960:	strb	r4, [r5, #18]
   27964:	mov	r0, #0
   27968:	pop	{r4, r5, fp, pc}
   2796c:	ldr	r2, [r0]
   27970:	ldr	r2, [r2, #28]
   27974:	bx	r2
   27978:	push	{fp, lr}
   2797c:	mov	fp, sp
   27980:	sub	sp, sp, #8
   27984:	mov	ip, r1
   27988:	ldr	r0, [r0]
   2798c:	mov	r1, #0
   27990:	str	r1, [sp]
   27994:	orr	r3, r2, #30
   27998:	mov	r1, #0
   2799c:	mov	r2, ip
   279a0:	bl	24754 <fputs@plt+0x133a0>
   279a4:	mov	sp, fp
   279a8:	pop	{fp, pc}
   279ac:	ldr	r3, [r0]
   279b0:	ldr	r3, [r3, #40]	; 0x28
   279b4:	bx	r3
   279b8:	ldr	ip, [r0, #28]
   279bc:	tst	r1, #1
   279c0:	beq	27a4c <fputs@plt+0x16698>
   279c4:	ldr	r2, [ip, #8]
   279c8:	cmp	r2, r0
   279cc:	bne	279ec <fputs@plt+0x16638>
   279d0:	mov	r3, r0
   279d4:	ldr	r3, [r3, #36]	; 0x24
   279d8:	cmp	r3, #0
   279dc:	ldrbne	r2, [r3, #24]
   279e0:	tstne	r2, #8
   279e4:	bne	279d4 <fputs@plt+0x16620>
   279e8:	str	r3, [ip, #8]
   279ec:	push	{fp, lr}
   279f0:	mov	fp, sp
   279f4:	ldr	r3, [r0, #32]
   279f8:	ldr	lr, [r0, #36]	; 0x24
   279fc:	add	r2, r3, #36	; 0x24
   27a00:	cmp	r3, #0
   27a04:	addeq	r2, ip, #4
   27a08:	str	lr, [r2]
   27a0c:	ldr	r2, [r0, #36]	; 0x24
   27a10:	cmp	r2, #0
   27a14:	pop	{fp, lr}
   27a18:	beq	27a24 <fputs@plt+0x16670>
   27a1c:	str	r3, [r2, #32]
   27a20:	b	27a40 <fputs@plt+0x1668c>
   27a24:	str	r3, [ip]
   27a28:	cmp	r3, #0
   27a2c:	bne	27a40 <fputs@plt+0x1668c>
   27a30:	ldrb	r2, [ip, #32]
   27a34:	cmp	r2, #0
   27a38:	movne	r2, #2
   27a3c:	strbne	r2, [ip, #33]	; 0x21
   27a40:	mov	r2, #0
   27a44:	str	r2, [r0, #32]
   27a48:	str	r2, [r0, #36]	; 0x24
   27a4c:	tst	r1, #2
   27a50:	bxeq	lr
   27a54:	ldr	r1, [ip]
   27a58:	str	r1, [r0, #32]
   27a5c:	cmp	r1, #0
   27a60:	beq	27a6c <fputs@plt+0x166b8>
   27a64:	str	r0, [r1, #36]	; 0x24
   27a68:	b	27a80 <fputs@plt+0x166cc>
   27a6c:	str	r0, [ip, #4]
   27a70:	ldrb	r1, [ip, #32]
   27a74:	cmp	r1, #0
   27a78:	movne	r1, #1
   27a7c:	strbne	r1, [ip, #33]	; 0x21
   27a80:	str	r0, [ip]
   27a84:	ldr	r1, [ip, #8]
   27a88:	cmp	r1, #0
   27a8c:	beq	27a94 <fputs@plt+0x166e0>
   27a90:	bx	lr
   27a94:	ldrb	r1, [r0, #24]
   27a98:	tst	r1, #8
   27a9c:	streq	r0, [ip, #8]
   27aa0:	bx	lr
   27aa4:	ldr	r2, [r0, #28]
   27aa8:	ldrb	r1, [r2, #32]
   27aac:	cmp	r1, #0
   27ab0:	bxeq	lr
   27ab4:	movw	r1, #37176	; 0x9138
   27ab8:	movt	r1, #9
   27abc:	ldr	r3, [r1, #140]	; 0x8c
   27ac0:	ldr	r1, [r0]
   27ac4:	ldr	r0, [r2, #44]	; 0x2c
   27ac8:	mov	r2, #0
   27acc:	bx	r3
   27ad0:	push	{r4, r5, fp, lr}
   27ad4:	add	fp, sp, #8
   27ad8:	cmp	r0, #0
   27adc:	popeq	{r4, r5, fp, pc}
   27ae0:	mov	r4, r0
   27ae4:	movw	r5, #55688	; 0xd988
   27ae8:	movt	r5, #9
   27aec:	ldr	r0, [r5, #76]	; 0x4c
   27af0:	cmp	r0, r4
   27af4:	bhi	27b40 <fputs@plt+0x1678c>
   27af8:	ldr	r0, [r5, #80]	; 0x50
   27afc:	cmp	r0, r4
   27b00:	bls	27b40 <fputs@plt+0x1678c>
   27b04:	mov	r0, #1
   27b08:	mov	r1, #1
   27b0c:	bl	141c0 <fputs@plt+0x2e0c>
   27b10:	ldr	r0, [r5, #88]	; 0x58
   27b14:	str	r0, [r4]
   27b18:	str	r4, [r5, #88]	; 0x58
   27b1c:	ldr	r0, [r5, #72]	; 0x48
   27b20:	ldr	r1, [r5, #92]	; 0x5c
   27b24:	add	r1, r1, #1
   27b28:	str	r1, [r5, #92]	; 0x5c
   27b2c:	mov	r2, #0
   27b30:	cmp	r1, r0
   27b34:	movwlt	r2, #1
   27b38:	str	r2, [r5, #96]	; 0x60
   27b3c:	pop	{r4, r5, fp, pc}
   27b40:	mov	r0, r4
   27b44:	bl	141d8 <fputs@plt+0x2e24>
   27b48:	mov	r1, r0
   27b4c:	mov	r0, #2
   27b50:	bl	141c0 <fputs@plt+0x2e0c>
   27b54:	mov	r0, r4
   27b58:	pop	{r4, r5, fp, lr}
   27b5c:	b	14168 <fputs@plt+0x2db4>
   27b60:	ldr	r0, [r0, #8]
   27b64:	bx	lr
   27b68:	b	27dd4 <fputs@plt+0x16a20>
   27b6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27b70:	add	fp, sp, #28
   27b74:	sub	sp, sp, #20
   27b78:	mov	r4, r0
   27b7c:	ldrb	r0, [r0]
   27b80:	cmp	r0, #0
   27b84:	beq	27b94 <fputs@plt+0x167e0>
   27b88:	mov	r0, #0
   27b8c:	sub	sp, fp, #28
   27b90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27b94:	ldrb	r7, [r4, #5]
   27b98:	ldr	sl, [r4, #52]	; 0x34
   27b9c:	ldr	r9, [r4, #56]	; 0x38
   27ba0:	ldrb	r1, [r9, r7]
   27ba4:	mov	r0, r4
   27ba8:	bl	27ddc <fputs@plt+0x16a28>
   27bac:	cmp	r0, #0
   27bb0:	beq	27bbc <fputs@plt+0x16808>
   27bb4:	movw	r0, #57553	; 0xe0d1
   27bb8:	b	27c38 <fputs@plt+0x16884>
   27bbc:	ldr	r3, [sl, #32]
   27bc0:	mov	r0, #0
   27bc4:	strb	r0, [r4, #1]
   27bc8:	sub	r0, r3, #1
   27bcc:	strh	r0, [r4, #20]
   27bd0:	ldrb	r2, [r4, #6]
   27bd4:	add	ip, r7, r2
   27bd8:	add	r1, ip, #8
   27bdc:	ldr	lr, [sl, #36]	; 0x24
   27be0:	strh	r1, [r4, #14]
   27be4:	add	r0, r9, r1
   27be8:	add	r2, r9, r2
   27bec:	add	r6, r9, lr
   27bf0:	str	r6, [r4, #60]	; 0x3c
   27bf4:	str	r0, [r4, #64]	; 0x40
   27bf8:	str	r2, [r4, #68]	; 0x44
   27bfc:	add	r7, r9, r7
   27c00:	ldrb	r5, [r7, #5]
   27c04:	ldrb	r6, [r7, #6]
   27c08:	ldrh	r0, [r7, #3]
   27c0c:	rev16	r2, r0
   27c10:	strh	r2, [r4, #18]
   27c14:	rev	r2, r0
   27c18:	sub	r0, r3, #8
   27c1c:	movw	r3, #43691	; 0xaaab
   27c20:	movt	r3, #43690	; 0xaaaa
   27c24:	umull	r0, r3, r0, r3
   27c28:	lsr	r0, r3, #2
   27c2c:	cmp	r0, r2, lsr #16
   27c30:	bcs	27c44 <fputs@plt+0x16890>
   27c34:	movw	r0, #57571	; 0xe0e3
   27c38:	sub	sp, fp, #28
   27c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27c40:	b	27378 <fputs@plt+0x15fc4>
   27c44:	str	r6, [sp, #4]
   27c48:	str	r5, [sp, #8]
   27c4c:	lsr	r0, r2, #16
   27c50:	add	r8, r1, r0, lsl #1
   27c54:	sub	r6, lr, #4
   27c58:	ldr	r0, [sl, #4]
   27c5c:	ldrb	r0, [r0, #27]
   27c60:	tst	r0, #16
   27c64:	beq	27cfc <fputs@plt+0x16948>
   27c68:	str	r8, [sp, #16]
   27c6c:	ldrb	r0, [r4, #4]
   27c70:	cmp	r0, #0
   27c74:	subeq	r6, lr, #5
   27c78:	ldrh	r0, [r4, #18]
   27c7c:	cmp	r0, #0
   27c80:	beq	27cec <fputs@plt+0x16938>
   27c84:	add	r0, r9, ip
   27c88:	str	r0, [sp, #12]
   27c8c:	mov	r8, #0
   27c90:	ldr	r0, [sp, #12]
   27c94:	add	r0, r0, r8, lsl #1
   27c98:	ldrb	r1, [r0, #8]
   27c9c:	ldrb	r0, [r0, #9]
   27ca0:	orr	sl, r0, r1, lsl #8
   27ca4:	ldr	r0, [sp, #16]
   27ca8:	cmp	sl, r0
   27cac:	bcc	27dc4 <fputs@plt+0x16a10>
   27cb0:	cmp	sl, r6
   27cb4:	bgt	27dc4 <fputs@plt+0x16a10>
   27cb8:	add	r1, r9, sl
   27cbc:	ldr	r2, [r4, #76]	; 0x4c
   27cc0:	mov	r0, r4
   27cc4:	mov	r5, lr
   27cc8:	blx	r2
   27ccc:	add	r0, sl, r0
   27cd0:	cmp	r0, r5
   27cd4:	bgt	27dcc <fputs@plt+0x16a18>
   27cd8:	mov	lr, r5
   27cdc:	add	r8, r8, #1
   27ce0:	ldrh	r0, [r4, #18]
   27ce4:	cmp	r8, r0
   27ce8:	bcc	27c90 <fputs@plt+0x168dc>
   27cec:	ldrb	r0, [r4, #4]
   27cf0:	cmp	r0, #0
   27cf4:	addeq	r6, r6, #1
   27cf8:	ldr	r8, [sp, #16]
   27cfc:	ldr	r0, [sp, #8]
   27d00:	ldr	r1, [sp, #4]
   27d04:	orr	r0, r1, r0, lsl #8
   27d08:	sub	r0, r0, #1
   27d0c:	mov	r1, #1
   27d10:	uxtah	r0, r1, r0
   27d14:	ldrb	r1, [r7, #7]
   27d18:	add	r0, r0, r1
   27d1c:	ldrh	r1, [r7, #1]
   27d20:	rev	r2, r1
   27d24:	mov	ip, #0
   27d28:	cmp	ip, r2, lsr #16
   27d2c:	beq	27d90 <fputs@plt+0x169dc>
   27d30:	lsr	r2, r2, #16
   27d34:	uxth	r3, r2
   27d38:	cmp	r8, r3
   27d3c:	bhi	27dbc <fputs@plt+0x16a08>
   27d40:	cmp	r6, r3
   27d44:	blt	27dbc <fputs@plt+0x16a08>
   27d48:	mov	r5, r9
   27d4c:	ldrh	r2, [r5, r3]!
   27d50:	rev	r1, r2
   27d54:	lsr	r2, r1, #16
   27d58:	ldrh	r7, [r5, #2]
   27d5c:	rev16	r7, r7
   27d60:	cmp	ip, r1, lsr #16
   27d64:	beq	27d78 <fputs@plt+0x169c4>
   27d68:	add	r1, r3, r7
   27d6c:	add	r1, r1, #3
   27d70:	cmp	r1, r2
   27d74:	bcs	27da0 <fputs@plt+0x169ec>
   27d78:	add	r1, r7, r3
   27d7c:	cmp	r1, lr
   27d80:	bgt	27da0 <fputs@plt+0x169ec>
   27d84:	add	r0, r0, r7
   27d88:	cmp	r2, #0
   27d8c:	bne	27d34 <fputs@plt+0x16980>
   27d90:	cmp	r0, lr
   27d94:	ble	27da8 <fputs@plt+0x169f4>
   27d98:	movw	r0, #57645	; 0xe12d
   27d9c:	b	27c38 <fputs@plt+0x16884>
   27da0:	movw	r0, #57631	; 0xe11f
   27da4:	b	27c38 <fputs@plt+0x16884>
   27da8:	mov	r1, #1
   27dac:	strb	r1, [r4]
   27db0:	sub	r0, r0, r8
   27db4:	strh	r0, [r4, #16]
   27db8:	b	27b88 <fputs@plt+0x167d4>
   27dbc:	movw	r0, #57624	; 0xe118
   27dc0:	b	27c38 <fputs@plt+0x16884>
   27dc4:	movw	r0, #57599	; 0xe0ff
   27dc8:	b	27c38 <fputs@plt+0x16884>
   27dcc:	movw	r0, #57604	; 0xe104
   27dd0:	b	27c38 <fputs@plt+0x16884>
   27dd4:	ldrsh	r0, [r0, #26]
   27dd8:	bx	lr
   27ddc:	movw	r2, #32420	; 0x7ea4
   27de0:	movt	r2, #2
   27de4:	str	r2, [r0, #76]	; 0x4c
   27de8:	lsr	r2, r1, #3
   27dec:	strb	r2, [r0, #4]
   27df0:	mov	r3, #4
   27df4:	sub	r3, r3, r2, lsl #2
   27df8:	strb	r3, [r0, #6]
   27dfc:	bic	r3, r1, #8
   27e00:	ldr	r1, [r0, #52]	; 0x34
   27e04:	cmp	r3, #2
   27e08:	beq	27e34 <fputs@plt+0x16a80>
   27e0c:	cmp	r3, #5
   27e10:	bne	27e58 <fputs@plt+0x16aa4>
   27e14:	mov	r3, #1
   27e18:	strb	r3, [r0, #2]
   27e1c:	tst	r2, #255	; 0xff
   27e20:	beq	27e60 <fputs@plt+0x16aac>
   27e24:	strb	r3, [r0, #3]
   27e28:	movw	r2, #32652	; 0x7f8c
   27e2c:	movt	r2, #2
   27e30:	b	27e7c <fputs@plt+0x16ac8>
   27e34:	movw	r2, #33004	; 0x80ec
   27e38:	movt	r2, #2
   27e3c:	str	r2, [r0, #80]	; 0x50
   27e40:	mov	r2, #0
   27e44:	strh	r2, [r0, #2]
   27e48:	ldrh	r2, [r1, #24]
   27e4c:	strh	r2, [r0, #10]
   27e50:	add	r2, r1, #26
   27e54:	b	27e8c <fputs@plt+0x16ad8>
   27e58:	movw	r0, #57511	; 0xe0a7
   27e5c:	b	27378 <fputs@plt+0x15fc4>
   27e60:	movw	r2, #32912	; 0x8090
   27e64:	movt	r2, #2
   27e68:	str	r2, [r0, #76]	; 0x4c
   27e6c:	mov	r2, #0
   27e70:	strb	r2, [r0, #3]
   27e74:	movw	r2, #32952	; 0x80b8
   27e78:	movt	r2, #2
   27e7c:	str	r2, [r0, #80]	; 0x50
   27e80:	ldrh	r2, [r1, #28]
   27e84:	strh	r2, [r0, #10]
   27e88:	add	r2, r1, #30
   27e8c:	ldrh	r2, [r2]
   27e90:	strh	r2, [r0, #12]
   27e94:	ldrb	r1, [r1, #21]
   27e98:	strb	r1, [r0, #7]
   27e9c:	mov	r0, #0
   27ea0:	bx	lr
   27ea4:	push	{r4, sl, fp, lr}
   27ea8:	add	fp, sp, #8
   27eac:	ldrb	r2, [r0, #6]
   27eb0:	mov	ip, r1
   27eb4:	ldrsb	r3, [ip, r2]!
   27eb8:	uxtb	lr, r3
   27ebc:	cmn	r3, #1
   27ec0:	bgt	27ef4 <fputs@plt+0x16b40>
   27ec4:	and	lr, lr, #127	; 0x7f
   27ec8:	mov	r3, #0
   27ecc:	add	r2, ip, r3
   27ed0:	ldrsb	r2, [r2, #1]
   27ed4:	and	r4, r2, #127	; 0x7f
   27ed8:	orr	lr, r4, lr, lsl #7
   27edc:	add	r3, r3, #1
   27ee0:	cmn	r2, #1
   27ee4:	bgt	27ef0 <fputs@plt+0x16b3c>
   27ee8:	cmp	r3, #8
   27eec:	bcc	27ecc <fputs@plt+0x16b18>
   27ef0:	add	ip, ip, r3
   27ef4:	ldrb	r2, [r0, #2]
   27ef8:	cmp	r2, #0
   27efc:	beq	27f28 <fputs@plt+0x16b74>
   27f00:	mov	r3, #1
   27f04:	add	r2, ip, r3
   27f08:	ldrsb	r2, [r2]
   27f0c:	add	r3, r3, #1
   27f10:	cmn	r2, #1
   27f14:	bgt	27f20 <fputs@plt+0x16b6c>
   27f18:	cmp	r3, #10
   27f1c:	bcc	27f04 <fputs@plt+0x16b50>
   27f20:	add	ip, ip, r3
   27f24:	b	27f2c <fputs@plt+0x16b78>
   27f28:	add	ip, ip, #1
   27f2c:	ldrh	r3, [r0, #10]
   27f30:	cmp	lr, r3
   27f34:	bls	27f74 <fputs@plt+0x16bc0>
   27f38:	ldrh	r2, [r0, #12]
   27f3c:	sub	lr, lr, r2
   27f40:	ldr	r0, [r0, #52]	; 0x34
   27f44:	ldr	r0, [r0, #36]	; 0x24
   27f48:	sub	r0, r0, #4
   27f4c:	udiv	r4, lr, r0
   27f50:	mls	r0, r4, r0, lr
   27f54:	add	r0, r0, r2
   27f58:	cmp	r0, r3
   27f5c:	movhi	r0, r2
   27f60:	sub	r1, ip, r1
   27f64:	uxtah	r0, r0, r1
   27f68:	add	r0, r0, #4
   27f6c:	uxth	r0, r0
   27f70:	pop	{r4, sl, fp, pc}
   27f74:	sub	r0, ip, r1
   27f78:	add	r0, r0, lr
   27f7c:	cmp	r0, #4
   27f80:	movls	r0, #4
   27f84:	uxth	r0, r0
   27f88:	pop	{r4, sl, fp, pc}
   27f8c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   27f90:	add	fp, sp, #24
   27f94:	ldrsb	r6, [r1]
   27f98:	uxtb	r3, r6
   27f9c:	cmn	r6, #1
   27fa0:	mov	lr, r1
   27fa4:	bgt	27fd8 <fputs@plt+0x16c24>
   27fa8:	and	r3, r3, #127	; 0x7f
   27fac:	mov	r6, #0
   27fb0:	add	r5, r1, r6
   27fb4:	ldrsb	r5, [r5, #1]
   27fb8:	and	r4, r5, #127	; 0x7f
   27fbc:	orr	r3, r4, r3, lsl #7
   27fc0:	add	r6, r6, #1
   27fc4:	cmn	r5, #1
   27fc8:	bgt	27fd4 <fputs@plt+0x16c20>
   27fcc:	cmp	r6, #8
   27fd0:	bcc	27fb0 <fputs@plt+0x16bfc>
   27fd4:	add	lr, r1, r6
   27fd8:	mov	r5, lr
   27fdc:	ldrb	ip, [r5, #1]!
   27fe0:	sxtb	r6, ip
   27fe4:	mov	r4, #0
   27fe8:	cmn	r6, #1
   27fec:	bgt	2804c <fputs@plt+0x16c98>
   27ff0:	and	ip, r6, #127	; 0x7f
   27ff4:	add	r8, lr, #2
   27ff8:	mov	r5, #0
   27ffc:	mov	r4, #0
   28000:	lsl	r4, r4, #7
   28004:	orr	r4, r4, ip, lsr #25
   28008:	add	r7, r8, r5
   2800c:	ldrsb	r7, [r7]
   28010:	and	r6, r7, #127	; 0x7f
   28014:	orr	ip, r6, ip, lsl #7
   28018:	cmn	r7, #1
   2801c:	bgt	28044 <fputs@plt+0x16c90>
   28020:	add	r5, r5, #1
   28024:	cmp	r5, #7
   28028:	bcc	28000 <fputs@plt+0x16c4c>
   2802c:	lsl	r4, r4, #8
   28030:	orr	r4, r4, ip, lsr #24
   28034:	add	r5, lr, r5
   28038:	ldrb	r7, [r5, #2]!
   2803c:	orr	ip, r7, ip, lsl #8
   28040:	b	2804c <fputs@plt+0x16c98>
   28044:	add	r7, lr, r5
   28048:	add	r5, r7, #2
   2804c:	add	r6, r5, #1
   28050:	str	ip, [r2]
   28054:	stmib	r2, {r4, r6}
   28058:	str	r3, [r2, #12]
   2805c:	ldrh	r7, [r0, #10]
   28060:	cmp	r3, r7
   28064:	bls	28070 <fputs@plt+0x16cbc>
   28068:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   2806c:	b	28188 <fputs@plt+0x16dd4>
   28070:	strh	r3, [r2, #16]
   28074:	sub	r0, r6, r1
   28078:	add	r0, r0, r3
   2807c:	movw	r1, #65532	; 0xfffc
   28080:	tst	r0, r1
   28084:	movweq	r0, #4
   28088:	strh	r0, [r2, #18]
   2808c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   28090:	mov	r0, #4
   28094:	add	r2, r1, r0
   28098:	ldrsb	r2, [r2]
   2809c:	add	r0, r0, #1
   280a0:	cmn	r2, #1
   280a4:	bgt	280b0 <fputs@plt+0x16cfc>
   280a8:	cmp	r0, #13
   280ac:	bcc	28094 <fputs@plt+0x16ce0>
   280b0:	uxth	r0, r0
   280b4:	bx	lr
   280b8:	push	{r4, sl, fp, lr}
   280bc:	add	fp, sp, #8
   280c0:	mov	r4, r2
   280c4:	add	r0, r1, #4
   280c8:	mov	r1, r2
   280cc:	bl	281dc <fputs@plt+0x16e28>
   280d0:	mov	r1, #0
   280d4:	strh	r1, [r4, #16]
   280d8:	str	r1, [r4, #8]
   280dc:	str	r1, [r4, #12]
   280e0:	add	r0, r0, #4
   280e4:	strh	r0, [r4, #18]
   280e8:	pop	{r4, sl, fp, pc}
   280ec:	push	{r4, r5, fp, lr}
   280f0:	add	fp, sp, #8
   280f4:	ldrb	r3, [r0, #6]
   280f8:	mov	ip, r1
   280fc:	ldrsb	r3, [ip, r3]!	; <UNPREDICTABLE>
   28100:	uxtb	lr, r3
   28104:	cmn	r3, #1
   28108:	bgt	2813c <fputs@plt+0x16d88>
   2810c:	and	lr, lr, #127	; 0x7f
   28110:	mov	r3, #0
   28114:	add	r4, ip, r3
   28118:	ldrsb	r4, [r4, #1]
   2811c:	and	r5, r4, #127	; 0x7f
   28120:	orr	lr, r5, lr, lsl #7
   28124:	add	r3, r3, #1
   28128:	cmn	r4, #1
   2812c:	bgt	28138 <fputs@plt+0x16d84>
   28130:	cmp	r3, #8
   28134:	bcc	28114 <fputs@plt+0x16d60>
   28138:	add	ip, ip, r3
   2813c:	mov	r4, #0
   28140:	add	r3, ip, #1
   28144:	str	lr, [r2]
   28148:	str	r4, [r2, #4]
   2814c:	str	r3, [r2, #8]
   28150:	str	lr, [r2, #12]
   28154:	ldrh	r5, [r0, #10]
   28158:	cmp	lr, r5
   2815c:	bls	28168 <fputs@plt+0x16db4>
   28160:	pop	{r4, r5, fp, lr}
   28164:	b	28188 <fputs@plt+0x16dd4>
   28168:	strh	lr, [r2, #16]
   2816c:	sub	r0, r3, r1
   28170:	add	r0, r0, lr
   28174:	movw	r1, #65532	; 0xfffc
   28178:	tst	r0, r1
   2817c:	movweq	r0, #4
   28180:	strh	r0, [r2, #18]
   28184:	pop	{r4, r5, fp, pc}
   28188:	push	{r4, r5, r6, r8, fp, lr}
   2818c:	add	fp, sp, #16
   28190:	ldrh	r3, [r0, #12]
   28194:	ldr	r8, [r2, #8]
   28198:	ldr	r5, [r2, #12]
   2819c:	sub	r5, r5, r3
   281a0:	ldr	r4, [r0, #52]	; 0x34
   281a4:	ldr	r4, [r4, #36]	; 0x24
   281a8:	sub	r4, r4, #4
   281ac:	udiv	r6, r5, r4
   281b0:	mls	r6, r6, r4, r5
   281b4:	add	r6, r6, r3
   281b8:	ldrh	r0, [r0, #10]
   281bc:	cmp	r6, r0
   281c0:	movgt	r6, r3
   281c4:	strh	r6, [r2, #16]
   281c8:	add	r0, r8, r6
   281cc:	sub	r0, r0, r1
   281d0:	add	r0, r0, #4
   281d4:	strh	r0, [r2, #18]
   281d8:	pop	{r4, r5, r6, r8, fp, pc}
   281dc:	push	{r4, r5, fp, lr}
   281e0:	add	fp, sp, #8
   281e4:	ldrb	r2, [r0]
   281e8:	tst	r2, #128	; 0x80
   281ec:	moveq	r3, #0
   281f0:	moveq	r0, #1
   281f4:	strdeq	r2, [r1]
   281f8:	popeq	{r4, r5, fp, pc}
   281fc:	ldrb	r3, [r0, #1]
   28200:	tst	r3, #128	; 0x80
   28204:	bne	28220 <fputs@plt+0x16e6c>
   28208:	and	r0, r2, #127	; 0x7f
   2820c:	orr	r2, r3, r0, lsl #7
   28210:	mov	r3, #0
   28214:	mov	r0, #2
   28218:	strd	r2, [r1]
   2821c:	pop	{r4, r5, fp, pc}
   28220:	ldrb	r4, [r0, #2]
   28224:	orr	r2, r4, r2, lsl #14
   28228:	movw	r5, #49279	; 0xc07f
   2822c:	movt	r5, #31
   28230:	and	ip, r2, r5
   28234:	tst	r4, #128	; 0x80
   28238:	bne	28254 <fputs@plt+0x16ea0>
   2823c:	and	r0, r3, #127	; 0x7f
   28240:	orr	r2, ip, r0, lsl #7
   28244:	mov	r3, #0
   28248:	mov	r0, #3
   2824c:	strd	r2, [r1]
   28250:	pop	{r4, r5, fp, pc}
   28254:	ldrb	r2, [r0, #3]
   28258:	orr	r3, r2, r3, lsl #14
   2825c:	and	r3, r3, r5
   28260:	tst	r2, #128	; 0x80
   28264:	bne	2827c <fputs@plt+0x16ec8>
   28268:	orr	r2, r3, ip, lsl #7
   2826c:	mov	r3, #0
   28270:	mov	r0, #4
   28274:	strd	r2, [r1]
   28278:	pop	{r4, r5, fp, pc}
   2827c:	ldrb	lr, [r0, #4]
   28280:	orr	r4, lr, ip, lsl #14
   28284:	tst	lr, #128	; 0x80
   28288:	bne	282a0 <fputs@plt+0x16eec>
   2828c:	orr	r2, r4, r3, lsl #7
   28290:	lsr	r3, ip, #18
   28294:	mov	r0, #5
   28298:	strd	r2, [r1]
   2829c:	pop	{r4, r5, fp, pc}
   282a0:	orr	ip, r3, ip, lsl #7
   282a4:	ldrb	r2, [r0, #5]
   282a8:	orr	r3, r2, r3, lsl #14
   282ac:	tst	r2, #128	; 0x80
   282b0:	bne	282d4 <fputs@plt+0x16f20>
   282b4:	movw	r0, #16256	; 0x3f80
   282b8:	movt	r0, #4064	; 0xfe0
   282bc:	and	r0, r0, r4, lsl #7
   282c0:	orr	r2, r3, r0
   282c4:	lsr	r3, ip, #18
   282c8:	mov	r0, #6
   282cc:	strd	r2, [r1]
   282d0:	pop	{r4, r5, fp, pc}
   282d4:	ldrb	r2, [r0, #6]
   282d8:	orr	r4, r2, r4, lsl #14
   282dc:	tst	r2, #128	; 0x80
   282e0:	bne	28310 <fputs@plt+0x16f5c>
   282e4:	movw	r0, #16256	; 0x3f80
   282e8:	movt	r0, #4064	; 0xfe0
   282ec:	and	r0, r0, r3, lsl #7
   282f0:	movw	r2, #49279	; 0xc07f
   282f4:	movt	r2, #61471	; 0xf01f
   282f8:	and	r2, r4, r2
   282fc:	orr	r2, r2, r0
   28300:	lsr	r3, ip, #11
   28304:	mov	r0, #7
   28308:	strd	r2, [r1]
   2830c:	pop	{r4, r5, fp, pc}
   28310:	and	r2, r4, r5
   28314:	ldrb	r5, [r0, #7]
   28318:	orr	r4, r5, r3, lsl #14
   2831c:	tst	r5, #128	; 0x80
   28320:	bne	28344 <fputs@plt+0x16f90>
   28324:	movw	r0, #49279	; 0xc07f
   28328:	movt	r0, #61471	; 0xf01f
   2832c:	and	r0, r4, r0
   28330:	orr	r2, r0, r2, lsl #7
   28334:	lsr	r3, ip, #4
   28338:	mov	r0, #8
   2833c:	strd	r2, [r1]
   28340:	pop	{r4, r5, fp, pc}
   28344:	ubfx	r3, lr, #3, #4
   28348:	orr	r3, r3, ip, lsl #4
   2834c:	movw	r5, #32512	; 0x7f00
   28350:	movt	r5, #8128	; 0x1fc0
   28354:	and	r5, r5, r4, lsl #8
   28358:	orr	r2, r5, r2, lsl #15
   2835c:	ldrb	r0, [r0, #8]
   28360:	orr	r2, r2, r0
   28364:	mov	r0, #9
   28368:	strd	r2, [r1]
   2836c:	pop	{r4, r5, fp, pc}
   28370:	mov	r1, r0
   28374:	ldr	r0, [r0, #64]	; 0x40
   28378:	ldr	r2, [r0]
   2837c:	cmp	r2, #0
   28380:	beq	283d0 <fputs@plt+0x1701c>
   28384:	ldr	r2, [r2]
   28388:	cmp	r2, #3
   2838c:	bxlt	lr
   28390:	push	{r5, sl, fp, lr}
   28394:	add	fp, sp, #8
   28398:	sub	sp, sp, #8
   2839c:	ldr	r2, [r1, #136]	; 0x88
   283a0:	ldr	r5, [r1, #140]	; 0x8c
   283a4:	stm	sp, {r2, r5}
   283a8:	mov	r3, #0
   283ac:	rsbs	r2, r2, #0
   283b0:	rscs	r2, r5, #0
   283b4:	movwlt	r3, #1
   283b8:	strb	r3, [r1, #23]
   283bc:	mov	r2, sp
   283c0:	mov	r1, #18
   283c4:	bl	279ac <fputs@plt+0x165f8>
   283c8:	sub	sp, fp, #8
   283cc:	pop	{r5, sl, fp, lr}
   283d0:	bx	lr
   283d4:	push	{r4, sl, fp, lr}
   283d8:	add	fp, sp, #8
   283dc:	mov	r4, r0
   283e0:	mov	r0, #0
   283e4:	cmp	r4, #0
   283e8:	ldrne	r2, [r4]
   283ec:	cmpne	r2, #0
   283f0:	bne	283f8 <fputs@plt+0x17044>
   283f4:	pop	{r4, sl, fp, pc}
   283f8:	ldr	r1, [r4, #8]
   283fc:	cmp	r1, #0
   28400:	poplt	{r4, sl, fp, pc}
   28404:	ldr	r0, [r4, #4]
   28408:	blx	r2
   2840c:	cmp	r0, #0
   28410:	ldrne	r1, [r4, #8]
   28414:	addne	r1, r1, #1
   28418:	mvneq	r1, #0
   2841c:	str	r1, [r4, #8]
   28420:	pop	{r4, sl, fp, pc}
   28424:	ldr	r0, [r0, #12]
   28428:	bx	lr
   2842c:	b	2845c <fputs@plt+0x170a8>
   28430:	push	{r4, sl, fp, lr}
   28434:	add	fp, sp, #8
   28438:	mov	r4, r0
   2843c:	ldr	r0, [r0, #96]	; 0x60
   28440:	ldr	r1, [r4, #108]	; 0x6c
   28444:	add	r1, r1, #1
   28448:	str	r1, [r4, #108]	; 0x6c
   2844c:	bl	28510 <fputs@plt+0x1715c>
   28450:	ldr	r0, [r4, #212]	; 0xd4
   28454:	pop	{r4, sl, fp, lr}
   28458:	b	28530 <fputs@plt+0x1717c>
   2845c:	push	{r4, r5, r6, sl, fp, lr}
   28460:	add	fp, sp, #16
   28464:	mov	r5, r0
   28468:	movw	r0, #55688	; 0xd988
   2846c:	movt	r0, #9
   28470:	ldr	r1, [r0, #64]	; 0x40
   28474:	cmp	r1, r5
   28478:	blt	284c8 <fputs@plt+0x17114>
   2847c:	ldr	r4, [r0, #88]	; 0x58
   28480:	cmp	r4, #0
   28484:	beq	284c8 <fputs@plt+0x17114>
   28488:	ldr	r1, [r4]
   2848c:	str	r1, [r0, #88]	; 0x58
   28490:	ldr	r1, [r0, #72]	; 0x48
   28494:	ldr	r2, [r0, #92]	; 0x5c
   28498:	sub	r3, r2, #1
   2849c:	str	r3, [r0, #92]	; 0x5c
   284a0:	mov	r3, #0
   284a4:	cmp	r2, r1
   284a8:	movwle	r3, #1
   284ac:	str	r3, [r0, #96]	; 0x60
   284b0:	mov	r0, #7
   284b4:	mov	r1, r5
   284b8:	bl	204a8 <fputs@plt+0xf0f4>
   284bc:	mov	r0, #1
   284c0:	mov	r1, #1
   284c4:	b	28504 <fputs@plt+0x17150>
   284c8:	asr	r1, r5, #31
   284cc:	mov	r0, r5
   284d0:	bl	140d0 <fputs@plt+0x2d1c>
   284d4:	cmp	r0, #0
   284d8:	moveq	r4, #0
   284dc:	moveq	r0, r4
   284e0:	popeq	{r4, r5, r6, sl, fp, pc}
   284e4:	mov	r4, r0
   284e8:	bl	141d8 <fputs@plt+0x2e24>
   284ec:	mov	r6, r0
   284f0:	mov	r0, #7
   284f4:	mov	r1, r5
   284f8:	bl	204a8 <fputs@plt+0xf0f4>
   284fc:	mov	r0, #2
   28500:	mov	r1, r6
   28504:	bl	204c4 <fputs@plt+0xf110>
   28508:	mov	r0, r4
   2850c:	pop	{r4, r5, r6, sl, fp, pc}
   28510:	cmp	r0, #0
   28514:	bxeq	lr
   28518:	mov	r1, #1
   2851c:	str	r1, [r0, #16]
   28520:	ldr	r0, [r0, #44]	; 0x2c
   28524:	cmp	r0, #0
   28528:	bne	2851c <fputs@plt+0x17168>
   2852c:	bx	lr
   28530:	mov	r1, #0
   28534:	b	28538 <fputs@plt+0x17184>
   28538:	push	{r4, r5, r6, sl, fp, lr}
   2853c:	add	fp, sp, #16
   28540:	mov	r4, r0
   28544:	ldr	r0, [r0, #44]	; 0x2c
   28548:	cmp	r0, #0
   2854c:	popeq	{r4, r5, r6, sl, fp, pc}
   28550:	mov	r5, r1
   28554:	ldr	r0, [r4]
   28558:	cmp	r0, #0
   2855c:	beq	2857c <fputs@plt+0x171c8>
   28560:	ldr	r1, [r0, #20]
   28564:	ldr	r6, [r0, #32]
   28568:	cmp	r1, r5
   2856c:	blhi	24ea8 <fputs@plt+0x13af4>
   28570:	cmp	r6, #0
   28574:	mov	r0, r6
   28578:	bne	28560 <fputs@plt+0x171ac>
   2857c:	cmp	r5, #0
   28580:	beq	285a0 <fputs@plt+0x171ec>
   28584:	movw	r0, #37176	; 0x9138
   28588:	movt	r0, #9
   2858c:	ldr	r2, [r0, #148]	; 0x94
   28590:	ldr	r0, [r4, #44]	; 0x2c
   28594:	add	r1, r5, #1
   28598:	pop	{r4, r5, r6, sl, fp, lr}
   2859c:	bx	r2
   285a0:	ldr	r0, [r4, #12]
   285a4:	cmp	r0, #0
   285a8:	beq	285ec <fputs@plt+0x17238>
   285ac:	ldr	r0, [r4, #44]	; 0x2c
   285b0:	movw	r1, #37176	; 0x9138
   285b4:	movt	r1, #9
   285b8:	ldr	r3, [r1, #136]	; 0x88
   285bc:	mov	r5, #0
   285c0:	mov	r1, #1
   285c4:	mov	r2, #0
   285c8:	blx	r3
   285cc:	cmp	r0, #0
   285d0:	beq	28584 <fputs@plt+0x171d0>
   285d4:	ldr	r2, [r4, #24]
   285d8:	ldr	r0, [r0]
   285dc:	mov	r1, #0
   285e0:	bl	11174 <memset@plt>
   285e4:	mov	r5, #1
   285e8:	b	28584 <fputs@plt+0x171d0>
   285ec:	mov	r5, #0
   285f0:	b	28584 <fputs@plt+0x171d0>
   285f4:	push	{r4, sl, fp, lr}
   285f8:	add	fp, sp, #8
   285fc:	ldr	r0, [r0, #144]	; 0x90
   28600:	cmp	r0, #0
   28604:	popeq	{r4, sl, fp, pc}
   28608:	ldr	r4, [r0, #12]
   2860c:	bl	14168 <fputs@plt+0x2db4>
   28610:	cmp	r4, #0
   28614:	mov	r0, r4
   28618:	bne	28608 <fputs@plt+0x17254>
   2861c:	pop	{r4, sl, fp, pc}
   28620:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28624:	add	fp, sp, #24
   28628:	sub	sp, sp, #24
   2862c:	cmp	r0, #0
   28630:	beq	28664 <fputs@plt+0x172b0>
   28634:	mov	r8, r3
   28638:	mov	r9, r2
   2863c:	mov	r7, r1
   28640:	mov	r4, r0
   28644:	ldr	r0, [r0, #4]
   28648:	mov	r1, #4
   2864c:	bl	2796c <fputs@plt+0x165b8>
   28650:	cmp	r0, #0
   28654:	beq	2866c <fputs@plt+0x172b8>
   28658:	mov	r5, r0
   2865c:	mov	r6, #0
   28660:	b	286fc <fputs@plt+0x17348>
   28664:	mov	r5, #0
   28668:	b	28740 <fputs@plt+0x1738c>
   2866c:	ldrb	r0, [r4, #43]	; 0x2b
   28670:	cmp	r0, #0
   28674:	moveq	r0, #1
   28678:	strbeq	r0, [r4, #43]	; 0x2b
   2867c:	mov	r6, #0
   28680:	stm	sp, {r7, r9}
   28684:	str	r8, [sp, #8]
   28688:	str	r6, [sp, #12]
   2868c:	str	r6, [sp, #16]
   28690:	mov	r0, r4
   28694:	mov	r1, #0
   28698:	mov	r2, #0
   2869c:	mov	r3, #0
   286a0:	bl	28920 <fputs@plt+0x1756c>
   286a4:	mov	r5, r0
   286a8:	cmp	r0, #0
   286ac:	bne	286fc <fputs@plt+0x17348>
   286b0:	mvn	r0, #0
   286b4:	str	r0, [sp, #20]
   286b8:	ldr	r0, [r4, #4]
   286bc:	add	r2, sp, #20
   286c0:	mov	r1, #10
   286c4:	bl	279ac <fputs@plt+0x165f8>
   286c8:	mov	r6, #1
   286cc:	ldr	r0, [sp, #20]
   286d0:	cmp	r0, #1
   286d4:	bne	286f8 <fputs@plt+0x17344>
   286d8:	ldr	r0, [r4, #20]
   286dc:	mov	r6, #0
   286e0:	cmp	r0, #0
   286e4:	blt	286f8 <fputs@plt+0x17344>
   286e8:	mov	r0, r4
   286ec:	mov	r2, #0
   286f0:	mov	r3, #0
   286f4:	bl	2642c <fputs@plt+0x15078>
   286f8:	mov	r5, #0
   286fc:	mov	r0, r4
   28700:	mov	r1, r6
   28704:	bl	28b20 <fputs@plt+0x1776c>
   28708:	ldr	r0, [r4, #8]
   2870c:	bl	24908 <fputs@plt+0x13554>
   28710:	cmp	r6, #0
   28714:	beq	28730 <fputs@plt+0x1737c>
   28718:	bl	27514 <fputs@plt+0x16160>
   2871c:	ldr	r0, [r4]
   28720:	ldr	r1, [r4, #108]	; 0x6c
   28724:	mov	r2, #0
   28728:	bl	28b80 <fputs@plt+0x177cc>
   2872c:	bl	27538 <fputs@plt+0x16184>
   28730:	ldr	r0, [r4, #32]
   28734:	bl	14168 <fputs@plt+0x2db4>
   28738:	mov	r0, r4
   2873c:	bl	14168 <fputs@plt+0x2db4>
   28740:	mov	r0, r5
   28744:	sub	sp, fp, #24
   28748:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2874c:	push	{r4, r5, fp, lr}
   28750:	add	fp, sp, #8
   28754:	sub	sp, sp, #8
   28758:	mov	r4, r0
   2875c:	ldr	r0, [r0, #60]	; 0x3c
   28760:	bl	2959c <fputs@plt+0x181e8>
   28764:	mov	r0, #0
   28768:	str	r0, [r4, #60]	; 0x3c
   2876c:	mov	r0, r4
   28770:	bl	295e0 <fputs@plt+0x1822c>
   28774:	mov	r0, r4
   28778:	bl	24a54 <fputs@plt+0x136a0>
   2877c:	cmp	r0, #0
   28780:	beq	28798 <fputs@plt+0x173e4>
   28784:	ldr	r0, [r4, #216]	; 0xd8
   28788:	bl	29660 <fputs@plt+0x182ac>
   2878c:	mov	r0, #0
   28790:	strb	r0, [r4, #17]
   28794:	b	287a4 <fputs@plt+0x173f0>
   28798:	ldrb	r0, [r4, #4]
   2879c:	cmp	r0, #0
   287a0:	beq	28808 <fputs@plt+0x17454>
   287a4:	ldr	r0, [r4, #44]	; 0x2c
   287a8:	cmp	r0, #0
   287ac:	beq	287ec <fputs@plt+0x17438>
   287b0:	mov	r0, r4
   287b4:	bl	28430 <fputs@plt+0x1707c>
   287b8:	mov	r1, #0
   287bc:	strb	r1, [r4, #17]
   287c0:	str	r1, [r4, #44]	; 0x2c
   287c4:	ldrb	r0, [r4, #13]
   287c8:	ldrb	r2, [r4, #23]
   287cc:	strb	r0, [r4, #19]
   287d0:	cmp	r2, #0
   287d4:	beq	287ec <fputs@plt+0x17438>
   287d8:	ldr	r0, [r4, #64]	; 0x40
   287dc:	str	r1, [sp]
   287e0:	mov	r2, #0
   287e4:	mov	r3, #0
   287e8:	bl	28be0 <fputs@plt+0x1782c>
   287ec:	mov	r0, #0
   287f0:	vmov.i32	q8, #0	; 0x00000000
   287f4:	strb	r0, [r4, #20]
   287f8:	add	r0, r4, #80	; 0x50
   287fc:	vst1.64	{d16-d17}, [r0]
   28800:	sub	sp, fp, #8
   28804:	pop	{r4, r5, fp, pc}
   28808:	ldr	r0, [r4, #64]	; 0x40
   2880c:	ldr	r1, [r0]
   28810:	cmp	r1, #0
   28814:	beq	28834 <fputs@plt+0x17480>
   28818:	bl	24768 <fputs@plt+0x133b4>
   2881c:	tst	r0, #2048	; 0x800
   28820:	beq	28834 <fputs@plt+0x17480>
   28824:	ldrb	r0, [r4, #5]
   28828:	and	r0, r0, #5
   2882c:	cmp	r0, #1
   28830:	beq	2883c <fputs@plt+0x17488>
   28834:	ldr	r0, [r4, #68]	; 0x44
   28838:	bl	24908 <fputs@plt+0x13554>
   2883c:	mov	r5, #0
   28840:	mov	r0, r4
   28844:	mov	r1, #0
   28848:	bl	29694 <fputs@plt+0x182e0>
   2884c:	cmp	r0, #0
   28850:	beq	28864 <fputs@plt+0x174b0>
   28854:	ldrb	r0, [r4, #17]
   28858:	cmp	r0, #6
   2885c:	moveq	r0, #5
   28860:	strbeq	r0, [r4, #18]
   28864:	strb	r5, [r4, #19]
   28868:	b	2878c <fputs@plt+0x173d8>
   2886c:	push	{r4, sl, fp, lr}
   28870:	add	fp, sp, #8
   28874:	mov	r4, r0
   28878:	ldrb	r0, [r0, #7]
   2887c:	cmp	r0, #0
   28880:	bne	28898 <fputs@plt+0x174e4>
   28884:	ldr	r0, [r4, #68]	; 0x44
   28888:	mov	r1, #2
   2888c:	bl	260ac <fputs@plt+0x14cf8>
   28890:	cmp	r0, #0
   28894:	popne	{r4, sl, fp, pc}
   28898:	ldr	r0, [r4, #68]	; 0x44
   2889c:	add	r1, r4, #88	; 0x58
   288a0:	pop	{r4, sl, fp, lr}
   288a4:	b	271d4 <fputs@plt+0x15e20>
   288a8:	push	{r4, sl, fp, lr}
   288ac:	add	fp, sp, #8
   288b0:	mov	r4, r0
   288b4:	ldrb	r0, [r0, #17]
   288b8:	cmp	r0, #0
   288bc:	beq	28900 <fputs@plt+0x1754c>
   288c0:	cmp	r0, #1
   288c4:	beq	288e4 <fputs@plt+0x17530>
   288c8:	cmp	r0, #6
   288cc:	beq	28900 <fputs@plt+0x1754c>
   288d0:	bl	27514 <fputs@plt+0x16160>
   288d4:	mov	r0, r4
   288d8:	bl	2970c <fputs@plt+0x18358>
   288dc:	bl	27538 <fputs@plt+0x16184>
   288e0:	b	28900 <fputs@plt+0x1754c>
   288e4:	ldrb	r0, [r4, #4]
   288e8:	cmp	r0, #0
   288ec:	bne	28900 <fputs@plt+0x1754c>
   288f0:	mov	r0, r4
   288f4:	mov	r1, #0
   288f8:	mov	r2, #0
   288fc:	bl	297f4 <fputs@plt+0x18440>
   28900:	mov	r0, r4
   28904:	pop	{r4, sl, fp, lr}
   28908:	b	2874c <fputs@plt+0x17398>
   2890c:	movw	r1, #37176	; 0x9138
   28910:	movt	r1, #9
   28914:	ldr	r1, [r1, #152]	; 0x98
   28918:	ldr	r0, [r0, #44]	; 0x2c
   2891c:	bx	r1
   28920:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28924:	add	fp, sp, #24
   28928:	sub	sp, sp, #16
   2892c:	mov	r9, r1
   28930:	mov	r5, r0
   28934:	mov	r0, #0
   28938:	str	r0, [sp, #12]
   2893c:	ldrb	r1, [r5, #46]	; 0x2e
   28940:	mov	r0, #8
   28944:	cmp	r1, #0
   28948:	bne	28970 <fputs@plt+0x175bc>
   2894c:	mov	r7, r3
   28950:	mov	r6, r2
   28954:	mov	r4, #1
   28958:	mov	r0, r5
   2895c:	mov	r1, #1
   28960:	mov	r2, #1
   28964:	bl	26668 <fputs@plt+0x152b4>
   28968:	cmp	r0, #0
   2896c:	beq	28978 <fputs@plt+0x175c4>
   28970:	sub	sp, fp, #24
   28974:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28978:	strb	r4, [r5, #45]	; 0x2d
   2897c:	cmp	r9, #0
   28980:	beq	289c8 <fputs@plt+0x17614>
   28984:	mov	r0, #1
   28988:	str	r0, [sp]
   2898c:	mov	r8, #0
   28990:	mov	r0, r5
   28994:	mov	r1, r6
   28998:	mov	r2, r7
   2899c:	mov	r3, #0
   289a0:	bl	28b88 <fputs@plt+0x177d4>
   289a4:	cmp	r0, #5
   289a8:	beq	289d0 <fputs@plt+0x1761c>
   289ac:	mov	r4, r0
   289b0:	cmp	r0, #0
   289b4:	bne	28a84 <fputs@plt+0x176d0>
   289b8:	mov	r0, #1
   289bc:	strb	r0, [r5, #44]	; 0x2c
   289c0:	mov	r8, r9
   289c4:	b	289d4 <fputs@plt+0x17620>
   289c8:	mov	r8, #0
   289cc:	b	289d4 <fputs@plt+0x17620>
   289d0:	mov	r6, #0
   289d4:	add	r1, sp, #12
   289d8:	mov	r0, r5
   289dc:	bl	26a08 <fputs@plt+0x15654>
   289e0:	mov	r4, r0
   289e4:	ldr	r0, [sp, #12]
   289e8:	cmp	r0, #0
   289ec:	beq	28a18 <fputs@plt+0x17664>
   289f0:	ldr	r0, [r5, #4]
   289f4:	ldr	r1, [r0]
   289f8:	ldr	r1, [r1]
   289fc:	cmp	r1, #3
   28a00:	blt	28a18 <fputs@plt+0x17664>
   28a04:	mov	r1, #0
   28a08:	str	r1, [sp]
   28a0c:	mov	r2, #0
   28a10:	mov	r3, #0
   28a14:	bl	28be0 <fputs@plt+0x1782c>
   28a18:	cmp	r4, #0
   28a1c:	beq	28a90 <fputs@plt+0x176dc>
   28a20:	ldr	r0, [sp, #12]
   28a24:	cmp	r0, #0
   28a28:	beq	28a48 <fputs@plt+0x17694>
   28a2c:	vmov.i32	q8, #0	; 0x00000000
   28a30:	add	r0, r5, #84	; 0x54
   28a34:	vst1.32	{d16-d17}, [r0]
   28a38:	add	r0, r5, #68	; 0x44
   28a3c:	vst1.32	{d16-d17}, [r0]
   28a40:	add	r0, r5, #52	; 0x34
   28a44:	vst1.32	{d16-d17}, [r0]
   28a48:	mov	r0, r5
   28a4c:	bl	29014 <fputs@plt+0x17c60>
   28a50:	mov	r0, r5
   28a54:	mov	r1, #1
   28a58:	mov	r2, #1
   28a5c:	bl	266fc <fputs@plt+0x15348>
   28a60:	mov	r0, #0
   28a64:	strb	r0, [r5, #45]	; 0x2d
   28a68:	cmp	r4, #0
   28a6c:	mov	r0, r4
   28a70:	moveq	r0, #5
   28a74:	cmp	r8, r9
   28a78:	moveq	r0, r4
   28a7c:	sub	sp, fp, #24
   28a80:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28a84:	mov	r8, r9
   28a88:	cmp	r4, #0
   28a8c:	bne	28a20 <fputs@plt+0x1766c>
   28a90:	ldr	r0, [r5, #68]	; 0x44
   28a94:	cmp	r0, #0
   28a98:	beq	28ab0 <fputs@plt+0x176fc>
   28a9c:	ldr	r4, [fp, #12]
   28aa0:	mov	r0, r5
   28aa4:	bl	28bec <fputs@plt+0x17838>
   28aa8:	cmp	r0, r4
   28aac:	bne	28ad8 <fputs@plt+0x17724>
   28ab0:	ldr	r0, [fp, #16]
   28ab4:	ldr	r1, [fp, #8]
   28ab8:	str	r1, [sp]
   28abc:	str	r0, [sp, #4]
   28ac0:	mov	r0, r5
   28ac4:	mov	r1, r8
   28ac8:	mov	r2, r6
   28acc:	mov	r3, r7
   28ad0:	bl	28c04 <fputs@plt+0x17850>
   28ad4:	b	28ae0 <fputs@plt+0x1772c>
   28ad8:	movw	r0, #54623	; 0xd55f
   28adc:	bl	27378 <fputs@plt+0x15fc4>
   28ae0:	mov	r4, r0
   28ae4:	cmp	r0, #5
   28ae8:	cmpne	r4, #0
   28aec:	bne	28a20 <fputs@plt+0x1766c>
   28af0:	ldr	r6, [fp, #24]
   28af4:	ldr	r0, [fp, #20]
   28af8:	cmp	r0, #0
   28afc:	ldrne	r1, [r5, #68]	; 0x44
   28b00:	strne	r1, [r0]
   28b04:	cmp	r6, #0
   28b08:	beq	28a20 <fputs@plt+0x1766c>
   28b0c:	mov	r0, r5
   28b10:	bl	26658 <fputs@plt+0x152a4>
   28b14:	ldr	r0, [r0]
   28b18:	str	r0, [r6]
   28b1c:	b	28a20 <fputs@plt+0x1766c>
   28b20:	push	{r4, r5, r6, sl, fp, lr}
   28b24:	add	fp, sp, #16
   28b28:	mov	r4, r0
   28b2c:	ldrb	r0, [r0, #43]	; 0x2b
   28b30:	cmp	r0, #2
   28b34:	bne	28b74 <fputs@plt+0x177c0>
   28b38:	ldr	r0, [r4, #24]
   28b3c:	cmp	r0, #1
   28b40:	poplt	{r4, r5, r6, sl, fp, pc}
   28b44:	mov	r5, #0
   28b48:	mov	r6, #0
   28b4c:	ldr	r0, [r4, #32]
   28b50:	ldr	r0, [r0, r6, lsl #2]
   28b54:	bl	14168 <fputs@plt+0x2db4>
   28b58:	ldr	r0, [r4, #32]
   28b5c:	str	r5, [r0, r6, lsl #2]
   28b60:	add	r6, r6, #1
   28b64:	ldr	r0, [r4, #24]
   28b68:	cmp	r6, r0
   28b6c:	blt	28b4c <fputs@plt+0x17798>
   28b70:	pop	{r4, r5, r6, sl, fp, pc}
   28b74:	ldr	r0, [r4, #4]
   28b78:	pop	{r4, r5, r6, sl, fp, lr}
   28b7c:	b	29590 <fputs@plt+0x181dc>
   28b80:	ldr	r3, [r0, #28]
   28b84:	bx	r3
   28b88:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28b8c:	add	fp, sp, #24
   28b90:	mov	r4, r3
   28b94:	mov	r9, r2
   28b98:	mov	r6, r1
   28b9c:	mov	r7, r0
   28ba0:	ldr	r8, [fp, #8]
   28ba4:	mov	r0, r7
   28ba8:	mov	r1, r4
   28bac:	mov	r2, r8
   28bb0:	bl	26668 <fputs@plt+0x152b4>
   28bb4:	mov	r5, r0
   28bb8:	cmp	r6, #0
   28bbc:	beq	28bd8 <fputs@plt+0x17824>
   28bc0:	cmp	r5, #5
   28bc4:	bne	28bd8 <fputs@plt+0x17824>
   28bc8:	mov	r0, r9
   28bcc:	blx	r6
   28bd0:	cmp	r0, #0
   28bd4:	bne	28ba4 <fputs@plt+0x177f0>
   28bd8:	mov	r0, r5
   28bdc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28be0:	ldr	r1, [r0]
   28be4:	ldr	r1, [r1, #72]	; 0x48
   28be8:	bx	r1
   28bec:	ldrh	r0, [r0, #66]	; 0x42
   28bf0:	orr	r0, r0, r0, lsl #16
   28bf4:	movw	r1, #65024	; 0xfe00
   28bf8:	movt	r1, #1
   28bfc:	and	r0, r0, r1
   28c00:	bx	lr
   28c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28c08:	add	fp, sp, #28
   28c0c:	sub	sp, sp, #84	; 0x54
   28c10:	str	r3, [sp, #48]	; 0x30
   28c14:	str	r2, [sp, #52]	; 0x34
   28c18:	mov	r6, r1
   28c1c:	mov	r4, r0
   28c20:	mov	sl, #0
   28c24:	str	sl, [fp, #-32]	; 0xffffffe0
   28c28:	str	sl, [fp, #-36]	; 0xffffffdc
   28c2c:	str	sl, [fp, #-40]	; 0xffffffd8
   28c30:	bl	28bec <fputs@plt+0x17838>
   28c34:	mov	r7, r0
   28c38:	mov	r0, r4
   28c3c:	bl	26658 <fputs@plt+0x152a4>
   28c40:	mov	r5, r0
   28c44:	ldr	r0, [r0]
   28c48:	ldr	r1, [r4, #68]	; 0x44
   28c4c:	cmp	r0, r1
   28c50:	bcs	28dd0 <fputs@plt+0x17a1c>
   28c54:	sub	r1, fp, #32
   28c58:	mov	r0, r4
   28c5c:	bl	29050 <fputs@plt+0x17c9c>
   28c60:	mov	sl, r0
   28c64:	cmp	r0, #0
   28c68:	bne	28e80 <fputs@plt+0x17acc>
   28c6c:	str	r7, [sp, #32]
   28c70:	str	r6, [sp, #44]	; 0x2c
   28c74:	str	r5, [sp, #40]	; 0x28
   28c78:	add	r8, r5, #8
   28c7c:	ldr	r6, [r4, #68]	; 0x44
   28c80:	ldr	r0, [r4, #72]	; 0x48
   28c84:	str	r0, [sp, #36]	; 0x24
   28c88:	mov	r0, #0
   28c8c:	mov	r9, #0
   28c90:	mov	r7, r0
   28c94:	ldr	sl, [r8, r0, lsl #2]
   28c98:	cmp	r6, sl
   28c9c:	bls	28d08 <fputs@plt+0x17954>
   28ca0:	mov	r0, #1
   28ca4:	str	r0, [sp]
   28ca8:	add	r5, r7, #4
   28cac:	mov	r0, r4
   28cb0:	ldr	r1, [sp, #52]	; 0x34
   28cb4:	ldr	r2, [sp, #48]	; 0x30
   28cb8:	mov	r3, r5
   28cbc:	bl	28b88 <fputs@plt+0x177d4>
   28cc0:	mov	r9, r0
   28cc4:	cmp	r0, #5
   28cc8:	beq	28cfc <fputs@plt+0x17948>
   28ccc:	cmp	r9, #0
   28cd0:	bne	28e74 <fputs@plt+0x17ac0>
   28cd4:	cmp	r7, #0
   28cd8:	mov	r0, r6
   28cdc:	mvnne	r0, #0
   28ce0:	str	r0, [r8, r7, lsl #2]
   28ce4:	mov	r0, r4
   28ce8:	mov	r1, r5
   28cec:	mov	r2, #1
   28cf0:	bl	266fc <fputs@plt+0x15348>
   28cf4:	mov	r9, #0
   28cf8:	b	28d08 <fputs@plt+0x17954>
   28cfc:	mov	r6, sl
   28d00:	mov	r0, #0
   28d04:	str	r0, [sp, #52]	; 0x34
   28d08:	add	r0, r7, #1
   28d0c:	add	r1, r7, #2
   28d10:	cmp	r1, #5
   28d14:	bcc	28c90 <fputs@plt+0x178dc>
   28d18:	ldr	r5, [sp, #40]	; 0x28
   28d1c:	ldr	r0, [r5]
   28d20:	cmp	r0, r6
   28d24:	bcs	28dc4 <fputs@plt+0x17a10>
   28d28:	mov	r0, #1
   28d2c:	str	r0, [sp]
   28d30:	mov	r0, r4
   28d34:	ldr	r1, [sp, #52]	; 0x34
   28d38:	ldr	r2, [sp, #48]	; 0x30
   28d3c:	mov	r3, #3
   28d40:	bl	28b88 <fputs@plt+0x177d4>
   28d44:	mov	r9, r0
   28d48:	cmp	r0, #0
   28d4c:	bne	28dc4 <fputs@plt+0x17a10>
   28d50:	ldr	r0, [r5]
   28d54:	str	r0, [sp, #24]
   28d58:	str	r6, [r5, #32]
   28d5c:	ldr	r0, [fp, #8]
   28d60:	cmp	r0, #0
   28d64:	ldr	r8, [sp, #36]	; 0x24
   28d68:	beq	28d84 <fputs@plt+0x179d0>
   28d6c:	ldr	r0, [r4, #8]
   28d70:	ldr	r1, [fp, #8]
   28d74:	bl	260ac <fputs@plt+0x14cf8>
   28d78:	mov	r9, r0
   28d7c:	cmp	r0, #0
   28d80:	bne	28db4 <fputs@plt+0x17a00>
   28d84:	ldr	r7, [sp, #32]
   28d88:	umull	r0, r1, r8, r7
   28d8c:	str	r0, [sp, #56]	; 0x38
   28d90:	asr	sl, r7, #31
   28d94:	mla	r0, r8, sl, r1
   28d98:	str	r0, [sp, #60]	; 0x3c
   28d9c:	ldr	r0, [r4, #4]
   28da0:	sub	r1, fp, #48	; 0x30
   28da4:	bl	271d4 <fputs@plt+0x15e20>
   28da8:	cmp	r0, #0
   28dac:	beq	28e8c <fputs@plt+0x17ad8>
   28db0:	mov	r9, r0
   28db4:	mov	r0, r4
   28db8:	mov	r1, #3
   28dbc:	mov	r2, #1
   28dc0:	bl	266fc <fputs@plt+0x15348>
   28dc4:	subs	sl, r9, #5
   28dc8:	movne	sl, r9
   28dcc:	ldr	r6, [sp, #44]	; 0x2c
   28dd0:	cmp	r6, #0
   28dd4:	beq	28e78 <fputs@plt+0x17ac4>
   28dd8:	cmp	sl, #0
   28ddc:	bne	28e78 <fputs@plt+0x17ac4>
   28de0:	ldr	r0, [r5]
   28de4:	ldr	r1, [r4, #68]	; 0x44
   28de8:	mov	sl, #5
   28dec:	cmp	r0, r1
   28df0:	bcc	28e78 <fputs@plt+0x17ac4>
   28df4:	mov	sl, #0
   28df8:	cmp	r6, #2
   28dfc:	blt	28e78 <fputs@plt+0x17ac4>
   28e00:	mov	r5, #4
   28e04:	sub	r1, fp, #48	; 0x30
   28e08:	mov	r0, #4
   28e0c:	bl	159a8 <fputs@plt+0x45f4>
   28e10:	str	r5, [sp]
   28e14:	mov	r0, r4
   28e18:	ldr	r1, [sp, #52]	; 0x34
   28e1c:	ldr	r2, [sp, #48]	; 0x30
   28e20:	mov	r3, #4
   28e24:	bl	28b88 <fputs@plt+0x177d4>
   28e28:	mov	sl, r0
   28e2c:	cmp	r0, #0
   28e30:	bne	28e78 <fputs@plt+0x17ac4>
   28e34:	mov	sl, #0
   28e38:	cmp	r6, #3
   28e3c:	bne	28e60 <fputs@plt+0x17aac>
   28e40:	ldr	r1, [fp, #-48]	; 0xffffffd0
   28e44:	mov	r0, r4
   28e48:	bl	26684 <fputs@plt+0x152d0>
   28e4c:	ldr	r0, [r4, #8]
   28e50:	mov	r2, #0
   28e54:	mov	r3, #0
   28e58:	bl	2752c <fputs@plt+0x16178>
   28e5c:	mov	sl, r0
   28e60:	mov	r0, r4
   28e64:	mov	r1, #4
   28e68:	mov	r2, #4
   28e6c:	bl	266fc <fputs@plt+0x15348>
   28e70:	b	28e78 <fputs@plt+0x17ac4>
   28e74:	mov	sl, r9
   28e78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28e7c:	bl	2930c <fputs@plt+0x17f58>
   28e80:	mov	r0, sl
   28e84:	sub	sp, fp, #28
   28e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28e8c:	ldr	r0, [sp, #56]	; 0x38
   28e90:	ldr	r1, [sp, #60]	; 0x3c
   28e94:	ldr	r2, [fp, #-48]	; 0xffffffd0
   28e98:	ldr	r3, [fp, #-44]	; 0xffffffd4
   28e9c:	subs	r0, r2, r0
   28ea0:	sbcs	r0, r3, r1
   28ea4:	bge	28eb8 <fputs@plt+0x17b04>
   28ea8:	ldr	r0, [r4, #4]
   28eac:	add	r2, sp, #56	; 0x38
   28eb0:	mov	r1, #5
   28eb4:	bl	279ac <fputs@plt+0x165f8>
   28eb8:	add	r0, r7, #24
   28ebc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28ec0:	str	r1, [sp, #20]
   28ec4:	str	r0, [sp, #16]
   28ec8:	asr	r0, r0, #31
   28ecc:	str	r0, [sp, #12]
   28ed0:	ldr	r7, [fp, #12]
   28ed4:	str	sl, [sp, #28]
   28ed8:	ldr	r0, [sp, #20]
   28edc:	sub	r1, fp, #36	; 0x24
   28ee0:	sub	r2, fp, #40	; 0x28
   28ee4:	bl	29240 <fputs@plt+0x17e8c>
   28ee8:	cmp	r0, #0
   28eec:	bne	28fac <fputs@plt+0x17bf8>
   28ef0:	mov	r9, #0
   28ef4:	mov	r0, #1
   28ef8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   28efc:	ldr	r2, [sp, #24]
   28f00:	cmp	r1, r2
   28f04:	bls	28f90 <fputs@plt+0x17bdc>
   28f08:	cmp	r1, r6
   28f0c:	ldrls	sl, [fp, #-36]	; 0xffffffdc
   28f10:	cmpls	sl, r8
   28f14:	bhi	28f90 <fputs@plt+0x17bdc>
   28f18:	sub	r0, r1, #1
   28f1c:	ldr	r1, [sp, #12]
   28f20:	mul	r1, r0, r1
   28f24:	mov	r2, #56	; 0x38
   28f28:	ldr	r3, [sp, #16]
   28f2c:	umlal	r2, r1, r0, r3
   28f30:	ldr	r0, [r4, #8]
   28f34:	str	r2, [sp]
   28f38:	str	r1, [sp, #4]
   28f3c:	mov	r1, r7
   28f40:	mov	r8, r7
   28f44:	ldr	r7, [sp, #32]
   28f48:	mov	r2, r7
   28f4c:	bl	271e0 <fputs@plt+0x15e2c>
   28f50:	cmp	r0, #0
   28f54:	bne	28db0 <fputs@plt+0x179fc>
   28f58:	sub	r0, sl, #1
   28f5c:	umull	r1, r2, r0, r7
   28f60:	ldr	r3, [sp, #28]
   28f64:	mla	r2, r0, r3, r2
   28f68:	ldr	r0, [r4, #4]
   28f6c:	stm	sp, {r1, r2}
   28f70:	mov	r1, r8
   28f74:	mov	r2, r7
   28f78:	bl	17c34 <fputs@plt+0x6880>
   28f7c:	mov	r9, r0
   28f80:	clz	r0, r0
   28f84:	lsr	r0, r0, #5
   28f88:	mov	r7, r8
   28f8c:	ldr	r8, [sp, #36]	; 0x24
   28f90:	cmp	r0, #0
   28f94:	ldr	sl, [sp, #28]
   28f98:	beq	28fa4 <fputs@plt+0x17bf0>
   28f9c:	cmp	r9, #0
   28fa0:	beq	28ed8 <fputs@plt+0x17b24>
   28fa4:	cmp	r9, #0
   28fa8:	bne	28db4 <fputs@plt+0x17a00>
   28fac:	mov	r0, r4
   28fb0:	bl	25f54 <fputs@plt+0x14ba0>
   28fb4:	ldr	r0, [r0, #16]
   28fb8:	cmp	r6, r0
   28fbc:	bne	29008 <fputs@plt+0x17c54>
   28fc0:	ldr	r0, [r4, #4]
   28fc4:	ldr	r1, [r4, #72]	; 0x48
   28fc8:	ldr	r2, [sp, #32]
   28fcc:	umull	r2, r3, r1, r2
   28fd0:	mla	r3, r1, sl, r3
   28fd4:	bl	2752c <fputs@plt+0x16178>
   28fd8:	mov	r9, r0
   28fdc:	ldr	r0, [fp, #8]
   28fe0:	cmp	r0, #0
   28fe4:	beq	29000 <fputs@plt+0x17c4c>
   28fe8:	cmp	r9, #0
   28fec:	bne	29000 <fputs@plt+0x17c4c>
   28ff0:	ldr	r0, [r4, #4]
   28ff4:	ldr	r1, [fp, #8]
   28ff8:	bl	260ac <fputs@plt+0x14cf8>
   28ffc:	mov	r9, r0
   29000:	cmp	r9, #0
   29004:	bne	28db4 <fputs@plt+0x17a00>
   29008:	str	r6, [r5]
   2900c:	mov	r9, #0
   29010:	b	28db4 <fputs@plt+0x17a00>
   29014:	push	{r4, r5, fp, lr}
   29018:	add	fp, sp, #8
   2901c:	mov	r4, r0
   29020:	ldrb	r0, [r0, #44]	; 0x2c
   29024:	cmp	r0, #0
   29028:	popeq	{r4, r5, fp, pc}
   2902c:	mov	r5, #0
   29030:	mov	r0, r4
   29034:	mov	r1, #0
   29038:	mov	r2, #1
   2903c:	bl	266fc <fputs@plt+0x15348>
   29040:	str	r5, [r4, #104]	; 0x68
   29044:	strb	r5, [r4, #44]	; 0x2c
   29048:	strb	r5, [r4, #47]	; 0x2f
   2904c:	pop	{r4, r5, fp, pc}
   29050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29054:	add	fp, sp, #28
   29058:	sub	sp, sp, #44	; 0x2c
   2905c:	mov	r7, r1
   29060:	mov	sl, r0
   29064:	ldr	r4, [r0, #68]	; 0x44
   29068:	mov	r0, r4
   2906c:	bl	272e4 <fputs@plt+0x15f30>
   29070:	mov	r6, r0
   29074:	lsl	r0, r4, #1
   29078:	add	r1, r6, r6, lsl #2
   2907c:	add	r0, r0, r1, lsl #2
   29080:	add	r8, r0, #28
   29084:	asr	r1, r8, #31
   29088:	mov	r0, r8
   2908c:	bl	14138 <fputs@plt+0x2d84>
   29090:	cmp	r0, #0
   29094:	beq	29230 <fputs@plt+0x17e7c>
   29098:	mov	r9, r0
   2909c:	str	r7, [sp, #4]
   290a0:	mov	r7, #0
   290a4:	mov	r1, #0
   290a8:	mov	r2, r8
   290ac:	bl	11174 <memset@plt>
   290b0:	add	r0, r6, #1
   290b4:	str	r0, [r9, #4]
   290b8:	cmp	r4, #4096	; 0x1000
   290bc:	mov	r0, r4
   290c0:	movcs	r0, #4096	; 0x1000
   290c4:	lsl	r0, r0, #1
   290c8:	mov	r1, #0
   290cc:	bl	14138 <fputs@plt+0x2d84>
   290d0:	cmp	r0, #0
   290d4:	movweq	r7, #7
   290d8:	cmp	r6, #0
   290dc:	str	r0, [sp, #20]
   290e0:	blt	29210 <fputs@plt+0x17e5c>
   290e4:	str	r4, [sp, #8]
   290e8:	cmp	r0, #0
   290ec:	beq	29210 <fputs@plt+0x17e5c>
   290f0:	add	r0, r9, #8
   290f4:	str	r0, [sp, #24]
   290f8:	mov	r8, #0
   290fc:	add	r4, sp, #36	; 0x24
   29100:	sub	r5, fp, #32
   29104:	str	sl, [sp, #16]
   29108:	str	r6, [sp, #12]
   2910c:	str	r4, [sp]
   29110:	mov	r0, sl
   29114:	mov	r1, r8
   29118:	mov	r2, r5
   2911c:	add	r3, sp, #32
   29120:	bl	272f0 <fputs@plt+0x15f3c>
   29124:	mov	r7, r0
   29128:	cmp	r0, #0
   2912c:	bne	291fc <fputs@plt+0x17e48>
   29130:	ldr	r0, [sp, #32]
   29134:	add	r0, r0, #4
   29138:	str	r0, [sp, #32]
   2913c:	cmp	r8, r6
   29140:	bne	29154 <fputs@plt+0x17da0>
   29144:	ldr	r1, [sp, #36]	; 0x24
   29148:	ldr	r2, [sp, #8]
   2914c:	sub	r1, r2, r1
   29150:	b	29160 <fputs@plt+0x17dac>
   29154:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29158:	sub	r1, r1, r0
   2915c:	asr	r1, r1, #2
   29160:	str	r1, [sp, #28]
   29164:	mov	r5, r9
   29168:	ldr	r3, [r9, #4]
   2916c:	ldr	r2, [sp, #36]	; 0x24
   29170:	add	sl, r2, #1
   29174:	str	sl, [sp, #36]	; 0x24
   29178:	add	r3, r3, r3, lsl #2
   2917c:	ldr	r6, [sp, #24]
   29180:	add	r6, r6, r3, lsl #2
   29184:	add	r9, r6, r2, lsl #1
   29188:	cmp	r1, #1
   2918c:	blt	291b4 <fputs@plt+0x17e00>
   29190:	lsl	r3, r3, #2
   29194:	add	r2, r3, r2, lsl #1
   29198:	ldr	r3, [sp, #24]
   2919c:	add	r2, r3, r2
   291a0:	mov	r3, #0
   291a4:	strh	r3, [r2], #2
   291a8:	add	r3, r3, #1
   291ac:	cmp	r1, r3
   291b0:	bne	291a4 <fputs@plt+0x17df0>
   291b4:	ldr	r1, [sp, #20]
   291b8:	mov	r2, r9
   291bc:	add	r3, sp, #28
   291c0:	bl	29310 <fputs@plt+0x17f5c>
   291c4:	add	r0, r8, r8, lsl #2
   291c8:	ldr	r1, [sp, #24]
   291cc:	add	r0, r1, r0, lsl #2
   291d0:	ldr	r1, [sp, #28]
   291d4:	ldr	r2, [sp, #32]
   291d8:	str	r9, [r0, #4]
   291dc:	str	r2, [r0, #8]
   291e0:	str	r1, [r0, #12]
   291e4:	str	sl, [r0, #16]
   291e8:	mov	r9, r5
   291ec:	ldr	sl, [sp, #16]
   291f0:	add	r4, sp, #36	; 0x24
   291f4:	ldr	r6, [sp, #12]
   291f8:	sub	r5, fp, #32
   291fc:	cmp	r8, r6
   29200:	bge	29210 <fputs@plt+0x17e5c>
   29204:	add	r8, r8, #1
   29208:	cmp	r7, #0
   2920c:	beq	2910c <fputs@plt+0x17d58>
   29210:	ldr	r0, [sp, #20]
   29214:	bl	14168 <fputs@plt+0x2db4>
   29218:	cmp	r7, #0
   2921c:	movne	r0, r9
   29220:	blne	2930c <fputs@plt+0x17f58>
   29224:	ldr	r0, [sp, #4]
   29228:	str	r9, [r0]
   2922c:	b	29234 <fputs@plt+0x17e80>
   29230:	mov	r7, #7
   29234:	mov	r0, r7
   29238:	sub	sp, fp, #28
   2923c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29244:	add	fp, sp, #28
   29248:	push	{r1, r2}
   2924c:	ldr	lr, [r0, #4]
   29250:	cmp	lr, #1
   29254:	blt	292e8 <fputs@plt+0x17f34>
   29258:	ldr	sl, [r0]
   2925c:	mvn	r2, #0
   29260:	mov	r8, lr
   29264:	sub	lr, lr, #1
   29268:	add	r1, lr, lr, lsl #2
   2926c:	add	r9, r0, r1, lsl #2
   29270:	mov	r6, r9
   29274:	ldr	r7, [r6, #8]!
   29278:	mov	r4, r6
   2927c:	ldr	r1, [r4, #12]!
   29280:	cmp	r7, r1
   29284:	bge	292dc <fputs@plt+0x17f28>
   29288:	ldr	r1, [r9, #12]
   2928c:	ldr	r5, [r9, #16]
   29290:	add	r3, r1, r7, lsl #1
   29294:	ldrh	r1, [r3]
   29298:	ldr	ip, [r5, r1, lsl #2]
   2929c:	cmp	ip, sl
   292a0:	bhi	292c0 <fputs@plt+0x17f0c>
   292a4:	add	r7, r7, #1
   292a8:	str	r7, [r6]
   292ac:	add	r3, r3, #2
   292b0:	ldr	r1, [r4]
   292b4:	cmp	r7, r1
   292b8:	blt	29294 <fputs@plt+0x17ee0>
   292bc:	b	292dc <fputs@plt+0x17f28>
   292c0:	cmp	ip, r2
   292c4:	bcs	292dc <fputs@plt+0x17f28>
   292c8:	ldr	r2, [r9, #24]
   292cc:	add	r1, r2, r1
   292d0:	ldr	r2, [sp, #4]
   292d4:	str	r1, [r2]
   292d8:	mov	r2, ip
   292dc:	cmp	r8, #1
   292e0:	bgt	29260 <fputs@plt+0x17eac>
   292e4:	b	292ec <fputs@plt+0x17f38>
   292e8:	mvn	r2, #0
   292ec:	str	r2, [r0]
   292f0:	ldr	r0, [sp]
   292f4:	str	r2, [r0]
   292f8:	add	r0, r2, #1
   292fc:	clz	r0, r0
   29300:	lsr	r0, r0, #5
   29304:	sub	sp, fp, #28
   29308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2930c:	b	14168 <fputs@plt+0x2db4>
   29310:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29314:	add	fp, sp, #28
   29318:	sub	sp, sp, #140	; 0x8c
   2931c:	mov	sl, r3
   29320:	str	r2, [sp, #16]
   29324:	mov	r5, r1
   29328:	mov	r6, r0
   2932c:	ldr	r2, [r3]
   29330:	mov	r8, #0
   29334:	str	r8, [fp, #-32]	; 0xffffffe0
   29338:	str	r8, [fp, #-36]	; 0xffffffdc
   2933c:	vmov.i32	q8, #0	; 0x00000000
   29340:	add	r7, sp, #24
   29344:	add	r0, r7, #80	; 0x50
   29348:	vst1.64	{d16-d17}, [r0]
   2934c:	add	r0, r7, #64	; 0x40
   29350:	vst1.64	{d16-d17}, [r0]
   29354:	add	r0, r7, #48	; 0x30
   29358:	vst1.64	{d16-d17}, [r0]
   2935c:	add	r0, r7, #32
   29360:	vst1.64	{d16-d17}, [r0]
   29364:	add	r0, r7, #16
   29368:	vst1.64	{d16-d17}, [r0]
   2936c:	mov	r0, #100	; 0x64
   29370:	mov	r1, r7
   29374:	vst1.64	{d16-d17}, [r1], r0
   29378:	str	r8, [r1]
   2937c:	str	r8, [sp, #120]	; 0x78
   29380:	mov	r0, r2
   29384:	str	r2, [sp, #20]
   29388:	cmp	r2, #1
   2938c:	mov	r4, #1
   29390:	blt	29424 <fputs@plt+0x18070>
   29394:	str	sl, [sp, #12]
   29398:	mov	r2, #1
   2939c:	sub	r4, fp, #32
   293a0:	sub	r9, fp, #36	; 0x24
   293a4:	str	r2, [fp, #-32]	; 0xffffffe0
   293a8:	ldr	r0, [sp, #16]
   293ac:	add	r0, r0, r8, lsl #1
   293b0:	str	r0, [fp, #-36]	; 0xffffffdc
   293b4:	mov	sl, #0
   293b8:	tst	r8, #1
   293bc:	beq	293f0 <fputs@plt+0x1803c>
   293c0:	mov	sl, #0
   293c4:	ldr	r2, [r7, sl, lsl #3]
   293c8:	add	r0, r7, sl, lsl #3
   293cc:	ldr	r1, [r0, #4]
   293d0:	stm	sp, {r4, r5}
   293d4:	mov	r0, r6
   293d8:	mov	r3, r9
   293dc:	bl	29478 <fputs@plt+0x180c4>
   293e0:	mov	r2, #1
   293e4:	add	sl, sl, #1
   293e8:	tst	r8, r2, lsl sl
   293ec:	bne	293c4 <fputs@plt+0x18010>
   293f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   293f4:	str	r0, [r7, sl, lsl #3]
   293f8:	add	r0, r7, sl, lsl #3
   293fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   29400:	str	r1, [r0, #4]
   29404:	add	r8, r8, #1
   29408:	ldr	r0, [sp, #20]
   2940c:	cmp	r8, r0
   29410:	bne	293a4 <fputs@plt+0x17ff0>
   29414:	add	r4, sl, #1
   29418:	cmp	r4, #12
   2941c:	ldr	sl, [sp, #12]
   29420:	bhi	29468 <fputs@plt+0x180b4>
   29424:	sub	r9, fp, #32
   29428:	sub	r8, fp, #36	; 0x24
   2942c:	ldr	r0, [sp, #20]
   29430:	mov	r1, #1
   29434:	tst	r0, r1, lsl r4
   29438:	beq	2945c <fputs@plt+0x180a8>
   2943c:	ldr	r2, [r7, r4, lsl #3]
   29440:	add	r0, r7, r4, lsl #3
   29444:	ldr	r1, [r0, #4]
   29448:	str	r9, [sp]
   2944c:	str	r5, [sp, #4]
   29450:	mov	r0, r6
   29454:	mov	r3, r8
   29458:	bl	29478 <fputs@plt+0x180c4>
   2945c:	add	r4, r4, #1
   29460:	cmp	r4, #13
   29464:	bne	2942c <fputs@plt+0x18078>
   29468:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2946c:	str	r0, [sl]
   29470:	sub	sp, fp, #28
   29474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2947c:	add	fp, sp, #28
   29480:	sub	sp, sp, #8
   29484:	mov	ip, r1
   29488:	mov	sl, #0
   2948c:	cmp	r2, #0
   29490:	mov	r4, #0
   29494:	movwgt	r4, #1
   29498:	ldr	r1, [fp, #8]
   2949c:	str	r1, [sp]
   294a0:	ldr	r9, [r1]
   294a4:	cmp	r9, #0
   294a8:	mov	lr, #0
   294ac:	movwgt	lr, #1
   294b0:	str	r3, [sp, #4]
   294b4:	ldr	r8, [r3]
   294b8:	ldr	r3, [fp, #12]
   294bc:	cmple	r2, #1
   294c0:	blt	29568 <fputs@plt+0x181b4>
   294c4:	mov	r7, #0
   294c8:	mov	r6, r3
   294cc:	mov	r5, #0
   294d0:	mov	sl, #0
   294d4:	tst	r4, #1
   294d8:	beq	29510 <fputs@plt+0x1815c>
   294dc:	tst	lr, #1
   294e0:	beq	29504 <fputs@plt+0x18150>
   294e4:	add	r4, r8, r5, lsl #1
   294e8:	ldrh	r4, [r4]
   294ec:	ldr	r4, [r0, r4, lsl #2]
   294f0:	add	r1, ip, r7, lsl #1
   294f4:	ldrh	r1, [r1]
   294f8:	ldr	r1, [r0, r1, lsl #2]
   294fc:	cmp	r1, r4
   29500:	bcs	29510 <fputs@plt+0x1815c>
   29504:	add	r4, ip, r7, lsl #1
   29508:	add	r7, r7, #1
   2950c:	b	29518 <fputs@plt+0x18164>
   29510:	add	r4, r8, r5, lsl #1
   29514:	add	r5, r5, #1
   29518:	ldrh	r1, [r4]
   2951c:	ldr	r4, [r0, r1, lsl #2]
   29520:	strh	r1, [r6]
   29524:	cmp	r7, r2
   29528:	bge	29540 <fputs@plt+0x1818c>
   2952c:	add	r1, ip, r7, lsl #1
   29530:	ldrh	r1, [r1]
   29534:	ldr	r1, [r0, r1, lsl #2]
   29538:	cmp	r1, r4
   2953c:	addeq	r7, r7, #1
   29540:	add	sl, sl, #1
   29544:	cmp	r7, r2
   29548:	mov	r4, #0
   2954c:	movwlt	r4, #1
   29550:	cmp	r5, r9
   29554:	mov	lr, #0
   29558:	movwlt	lr, #1
   2955c:	add	r6, r6, #2
   29560:	cmpge	r7, r2
   29564:	blt	294d4 <fputs@plt+0x18120>
   29568:	ldr	r0, [sp, #4]
   2956c:	str	ip, [r0]
   29570:	ldr	r0, [sp]
   29574:	str	sl, [r0]
   29578:	lsl	r2, sl, #1
   2957c:	mov	r0, ip
   29580:	mov	r1, r3
   29584:	sub	sp, fp, #28
   29588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2958c:	b	1121c <memcpy@plt>
   29590:	ldr	r2, [r0]
   29594:	ldr	r2, [r2, #64]	; 0x40
   29598:	bx	r2
   2959c:	cmp	r0, #0
   295a0:	bxeq	lr
   295a4:	push	{r4, r5, fp, lr}
   295a8:	add	fp, sp, #8
   295ac:	mov	r4, r0
   295b0:	ldr	r0, [r0, #8]
   295b4:	cmp	r0, #0
   295b8:	beq	295d4 <fputs@plt+0x18220>
   295bc:	mov	r5, #3
   295c0:	ldr	r0, [r4, r5, lsl #2]
   295c4:	bl	2959c <fputs@plt+0x181e8>
   295c8:	add	r5, r5, #1
   295cc:	cmp	r5, #128	; 0x80
   295d0:	bne	295c0 <fputs@plt+0x1820c>
   295d4:	mov	r0, r4
   295d8:	pop	{r4, r5, fp, lr}
   295dc:	b	14168 <fputs@plt+0x2db4>
   295e0:	push	{r4, r5, r6, sl, fp, lr}
   295e4:	add	fp, sp, #16
   295e8:	mov	r4, r0
   295ec:	ldr	r0, [r0, #104]	; 0x68
   295f0:	cmp	r0, #1
   295f4:	blt	29620 <fputs@plt+0x1826c>
   295f8:	mov	r5, #0
   295fc:	mov	r6, #16
   29600:	ldr	r0, [r4, #100]	; 0x64
   29604:	ldr	r0, [r0, r6]
   29608:	bl	2959c <fputs@plt+0x181e8>
   2960c:	add	r6, r6, #48	; 0x30
   29610:	add	r5, r5, #1
   29614:	ldr	r0, [r4, #104]	; 0x68
   29618:	cmp	r5, r0
   2961c:	blt	29600 <fputs@plt+0x1824c>
   29620:	ldrb	r0, [r4, #4]
   29624:	cmp	r0, #0
   29628:	beq	2963c <fputs@plt+0x18288>
   2962c:	ldr	r0, [r4, #72]	; 0x48
   29630:	bl	296e4 <fputs@plt+0x18330>
   29634:	cmp	r0, #0
   29638:	beq	29644 <fputs@plt+0x18290>
   2963c:	ldr	r0, [r4, #72]	; 0x48
   29640:	bl	24908 <fputs@plt+0x13554>
   29644:	ldr	r0, [r4, #100]	; 0x64
   29648:	bl	14168 <fputs@plt+0x2db4>
   2964c:	mov	r0, #0
   29650:	str	r0, [r4, #100]	; 0x64
   29654:	str	r0, [r4, #104]	; 0x68
   29658:	str	r0, [r4, #56]	; 0x38
   2965c:	pop	{r4, r5, r6, sl, fp, pc}
   29660:	push	{r4, r5, fp, lr}
   29664:	add	fp, sp, #8
   29668:	mov	r4, r0
   2966c:	bl	29014 <fputs@plt+0x17c60>
   29670:	ldrsh	r0, [r4, #40]	; 0x28
   29674:	cmp	r0, #0
   29678:	poplt	{r4, r5, fp, pc}
   2967c:	mvn	r5, #0
   29680:	add	r1, r0, #3
   29684:	mov	r0, r4
   29688:	bl	26714 <fputs@plt+0x15360>
   2968c:	strh	r5, [r4, #40]	; 0x28
   29690:	pop	{r4, r5, fp, pc}
   29694:	push	{r4, r5, fp, lr}
   29698:	add	fp, sp, #8
   2969c:	mov	r4, r1
   296a0:	mov	r5, r0
   296a4:	ldr	r1, [r0, #64]	; 0x40
   296a8:	ldr	r0, [r1]
   296ac:	cmp	r0, #0
   296b0:	moveq	r0, #0
   296b4:	popeq	{r4, r5, fp, pc}
   296b8:	ldrb	r2, [r5, #14]
   296bc:	mov	r0, #0
   296c0:	cmp	r2, #0
   296c4:	bne	296d4 <fputs@plt+0x18320>
   296c8:	mov	r0, r1
   296cc:	mov	r1, r4
   296d0:	bl	29700 <fputs@plt+0x1834c>
   296d4:	ldrb	r1, [r5, #18]
   296d8:	cmp	r1, #5
   296dc:	strbne	r4, [r5, #18]
   296e0:	pop	{r4, r5, fp, pc}
   296e4:	ldr	r0, [r0]
   296e8:	movw	r1, #3816	; 0xee8
   296ec:	movt	r1, #8
   296f0:	sub	r0, r0, r1
   296f4:	clz	r0, r0
   296f8:	lsr	r0, r0, #5
   296fc:	bx	lr
   29700:	ldr	r2, [r0]
   29704:	ldr	r2, [r2, #32]
   29708:	bx	r2
   2970c:	push	{r4, r5, fp, lr}
   29710:	add	fp, sp, #8
   29714:	mov	r4, r0
   29718:	ldrb	r5, [r0, #17]
   2971c:	cmp	r5, #6
   29720:	ldreq	r1, [r4, #44]	; 0x2c
   29724:	moveq	r0, r1
   29728:	popeq	{r4, r5, fp, pc}
   2972c:	mov	r1, #0
   29730:	cmp	r5, #2
   29734:	bcs	29740 <fputs@plt+0x1838c>
   29738:	mov	r0, r1
   2973c:	pop	{r4, r5, fp, pc}
   29740:	mov	r0, r4
   29744:	bl	24a54 <fputs@plt+0x136a0>
   29748:	cmp	r0, #0
   2974c:	beq	29784 <fputs@plt+0x183d0>
   29750:	mov	r0, r4
   29754:	mov	r1, #2
   29758:	mvn	r2, #0
   2975c:	bl	29a64 <fputs@plt+0x186b0>
   29760:	mov	r5, r0
   29764:	ldrb	r1, [r4, #20]
   29768:	mov	r0, r4
   2976c:	mov	r2, #0
   29770:	bl	297f4 <fputs@plt+0x18440>
   29774:	mov	r1, r0
   29778:	cmp	r5, #0
   2977c:	movne	r1, r5
   29780:	b	297e8 <fputs@plt+0x18434>
   29784:	cmp	r5, #2
   29788:	ldrne	r0, [r4, #68]	; 0x44
   2978c:	ldrne	r0, [r0]
   29790:	cmpne	r0, #0
   29794:	bne	297d8 <fputs@plt+0x18424>
   29798:	mov	r0, r4
   2979c:	mov	r1, #0
   297a0:	mov	r2, #0
   297a4:	bl	297f4 <fputs@plt+0x18440>
   297a8:	mov	r1, r0
   297ac:	cmp	r5, #3
   297b0:	bcc	297e8 <fputs@plt+0x18434>
   297b4:	ldrb	r0, [r4, #16]
   297b8:	cmp	r0, #0
   297bc:	bne	297e8 <fputs@plt+0x18434>
   297c0:	mov	r0, #6
   297c4:	strb	r0, [r4, #17]
   297c8:	mov	r0, #4
   297cc:	str	r0, [r4, #44]	; 0x2c
   297d0:	mov	r0, r1
   297d4:	pop	{r4, r5, fp, pc}
   297d8:	mov	r0, r4
   297dc:	mov	r1, #0
   297e0:	bl	29b8c <fputs@plt+0x187d8>
   297e4:	mov	r1, r0
   297e8:	mov	r0, r4
   297ec:	pop	{r4, r5, fp, lr}
   297f0:	b	24efc <fputs@plt+0x13b48>
   297f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   297f8:	add	fp, sp, #28
   297fc:	sub	sp, sp, #4
   29800:	mov	r8, r2
   29804:	mov	r7, r1
   29808:	mov	r4, r0
   2980c:	ldrb	r0, [r0, #17]
   29810:	cmp	r0, #1
   29814:	bhi	29828 <fputs@plt+0x18474>
   29818:	ldrb	r0, [r4, #18]
   2981c:	mov	r5, #0
   29820:	cmp	r0, #2
   29824:	bcc	29a58 <fputs@plt+0x186a4>
   29828:	mov	r0, r4
   2982c:	bl	295e0 <fputs@plt+0x1822c>
   29830:	ldr	r5, [r4, #68]	; 0x44
   29834:	ldr	r0, [r5]
   29838:	mov	r9, #0
   2983c:	cmp	r0, #0
   29840:	mov	r6, #0
   29844:	beq	2993c <fputs@plt+0x18588>
   29848:	mov	r0, r5
   2984c:	bl	296e4 <fputs@plt+0x18330>
   29850:	cmp	r0, #0
   29854:	beq	29868 <fputs@plt+0x184b4>
   29858:	mov	r0, r5
   2985c:	bl	24908 <fputs@plt+0x13554>
   29860:	mov	r6, #0
   29864:	b	2993c <fputs@plt+0x18588>
   29868:	ldrb	r0, [r4, #5]
   2986c:	cmp	r0, #1
   29870:	beq	29920 <fputs@plt+0x1856c>
   29874:	cmp	r0, #3
   29878:	bne	298e0 <fputs@plt+0x1852c>
   2987c:	mov	r7, r4
   29880:	ldr	r0, [r7, #80]!	; 0x50
   29884:	ldr	r1, [r7, #4]
   29888:	orrs	r0, r0, r1
   2988c:	mov	sl, #0
   29890:	mov	r6, #0
   29894:	beq	298d4 <fputs@plt+0x18520>
   29898:	mov	r0, r5
   2989c:	mov	r2, #0
   298a0:	mov	r3, #0
   298a4:	bl	2752c <fputs@plt+0x16178>
   298a8:	mov	r6, r0
   298ac:	cmp	r0, #0
   298b0:	bne	298d4 <fputs@plt+0x18520>
   298b4:	ldrb	r0, [r4, #8]
   298b8:	cmp	r0, #0
   298bc:	mov	r6, #0
   298c0:	beq	298d4 <fputs@plt+0x18520>
   298c4:	ldrb	r1, [r4, #12]
   298c8:	ldr	r0, [r4, #68]	; 0x44
   298cc:	bl	260ac <fputs@plt+0x14cf8>
   298d0:	mov	r6, r0
   298d4:	str	sl, [r7]
   298d8:	str	sl, [r7, #4]
   298dc:	b	2993c <fputs@plt+0x18588>
   298e0:	cmp	r0, #5
   298e4:	ldrbne	r0, [r4, #4]
   298e8:	cmpne	r0, #0
   298ec:	bne	29920 <fputs@plt+0x1856c>
   298f0:	ldrb	r6, [r4, #13]
   298f4:	mov	r0, r5
   298f8:	bl	24908 <fputs@plt+0x13554>
   298fc:	cmp	r6, #0
   29900:	mov	r6, #0
   29904:	bne	2993c <fputs@plt+0x18588>
   29908:	ldrb	r2, [r4, #9]
   2990c:	ldr	r1, [r4, #180]	; 0xb4
   29910:	ldr	r0, [r4]
   29914:	bl	28b80 <fputs@plt+0x177cc>
   29918:	mov	r6, r0
   2991c:	b	2993c <fputs@plt+0x18588>
   29920:	mov	r0, r4
   29924:	mov	r1, r7
   29928:	bl	2b4d8 <fputs@plt+0x1a124>
   2992c:	mov	r6, r0
   29930:	mov	r0, #0
   29934:	str	r0, [r4, #80]	; 0x50
   29938:	str	r0, [r4, #84]	; 0x54
   2993c:	ldr	r0, [r4, #60]	; 0x3c
   29940:	bl	2959c <fputs@plt+0x181e8>
   29944:	str	r9, [r4, #48]	; 0x30
   29948:	str	r9, [r4, #60]	; 0x3c
   2994c:	ldr	r0, [r4, #212]	; 0xd4
   29950:	bl	2b5cc <fputs@plt+0x1a218>
   29954:	ldr	r1, [r4, #28]
   29958:	ldr	r0, [r4, #212]	; 0xd4
   2995c:	bl	28538 <fputs@plt+0x17184>
   29960:	mov	r0, r4
   29964:	bl	24a54 <fputs@plt+0x136a0>
   29968:	cmp	r0, #0
   2996c:	beq	299b0 <fputs@plt+0x185fc>
   29970:	ldr	r0, [r4, #216]	; 0xd8
   29974:	bl	29014 <fputs@plt+0x17c60>
   29978:	cmp	r8, #0
   2997c:	beq	299f0 <fputs@plt+0x1863c>
   29980:	cmp	r6, #0
   29984:	bne	299f0 <fputs@plt+0x1863c>
   29988:	ldr	r0, [r4, #64]	; 0x40
   2998c:	ldr	r1, [r0]
   29990:	cmp	r1, #0
   29994:	beq	299ec <fputs@plt+0x18638>
   29998:	mov	r1, #22
   2999c:	mov	r2, #0
   299a0:	bl	1f97c <fputs@plt+0xe5c8>
   299a4:	subs	r6, r0, #12
   299a8:	movne	r6, r0
   299ac:	b	299f0 <fputs@plt+0x1863c>
   299b0:	cmp	r8, #0
   299b4:	beq	29978 <fputs@plt+0x185c4>
   299b8:	cmp	r6, #0
   299bc:	bne	29978 <fputs@plt+0x185c4>
   299c0:	ldr	r1, [r4, #28]
   299c4:	ldr	r0, [r4, #36]	; 0x24
   299c8:	mov	r6, #0
   299cc:	cmp	r0, r1
   299d0:	bls	29978 <fputs@plt+0x185c4>
   299d4:	mov	r0, r4
   299d8:	bl	2b188 <fputs@plt+0x19dd4>
   299dc:	mov	r6, r0
   299e0:	cmp	r8, #0
   299e4:	bne	29980 <fputs@plt+0x185cc>
   299e8:	b	299f0 <fputs@plt+0x1863c>
   299ec:	mov	r6, #0
   299f0:	ldrb	r0, [r4, #4]
   299f4:	mov	r7, #0
   299f8:	cmp	r0, #0
   299fc:	mov	r5, #0
   29a00:	bne	29a44 <fputs@plt+0x18690>
   29a04:	mov	r0, r4
   29a08:	bl	24a54 <fputs@plt+0x136a0>
   29a0c:	cmp	r0, #0
   29a10:	beq	29a2c <fputs@plt+0x18678>
   29a14:	ldr	r0, [r4, #216]	; 0xd8
   29a18:	mov	r5, #0
   29a1c:	mov	r1, #0
   29a20:	bl	2b5f4 <fputs@plt+0x1a240>
   29a24:	cmp	r0, #0
   29a28:	beq	29a44 <fputs@plt+0x18690>
   29a2c:	mov	r0, r4
   29a30:	mov	r1, #1
   29a34:	bl	29694 <fputs@plt+0x182e0>
   29a38:	mov	r5, r0
   29a3c:	mov	r0, #0
   29a40:	strb	r0, [r4, #19]
   29a44:	strb	r7, [r4, #20]
   29a48:	mov	r0, #1
   29a4c:	strb	r0, [r4, #17]
   29a50:	cmp	r6, #0
   29a54:	movne	r5, r6
   29a58:	mov	r0, r5
   29a5c:	sub	sp, fp, #28
   29a60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29a64:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   29a68:	add	fp, sp, #24
   29a6c:	ldr	r5, [r0, #44]	; 0x2c
   29a70:	cmp	r5, #0
   29a74:	beq	29a80 <fputs@plt+0x186cc>
   29a78:	mov	r0, r5
   29a7c:	b	29b38 <fputs@plt+0x18784>
   29a80:	mov	r9, r1
   29a84:	mov	r4, r0
   29a88:	ldr	r1, [r0, #104]	; 0x68
   29a8c:	mov	r0, #0
   29a90:	cmp	r1, r2
   29a94:	ble	29b38 <fputs@plt+0x18784>
   29a98:	subs	r0, r9, #1
   29a9c:	movwne	r0, #1
   29aa0:	add	r8, r0, r2
   29aa4:	ldr	r1, [r4, #104]	; 0x68
   29aa8:	cmp	r8, r1
   29aac:	bge	29ae4 <fputs@plt+0x18730>
   29ab0:	add	r0, r0, r2
   29ab4:	add	r0, r0, r0, lsl #1
   29ab8:	mov	r1, #16
   29abc:	add	r7, r1, r0, lsl #4
   29ac0:	mov	r6, r8
   29ac4:	ldr	r0, [r4, #100]	; 0x64
   29ac8:	ldr	r0, [r0, r7]
   29acc:	bl	2959c <fputs@plt+0x181e8>
   29ad0:	add	r7, r7, #48	; 0x30
   29ad4:	add	r6, r6, #1
   29ad8:	ldr	r0, [r4, #104]	; 0x68
   29adc:	cmp	r6, r0
   29ae0:	blt	29ac4 <fputs@plt+0x18710>
   29ae4:	str	r8, [r4, #104]	; 0x68
   29ae8:	cmp	r9, #1
   29aec:	bne	29b3c <fputs@plt+0x18788>
   29af0:	cmp	r8, #0
   29af4:	bne	29a78 <fputs@plt+0x186c4>
   29af8:	ldr	r6, [r4, #72]	; 0x48
   29afc:	ldr	r0, [r6]
   29b00:	cmp	r0, #0
   29b04:	beq	29a78 <fputs@plt+0x186c4>
   29b08:	mov	r0, r6
   29b0c:	bl	296e4 <fputs@plt+0x18330>
   29b10:	cmp	r0, #0
   29b14:	beq	29b2c <fputs@plt+0x18778>
   29b18:	mov	r0, r6
   29b1c:	mov	r2, #0
   29b20:	mov	r3, #0
   29b24:	bl	2752c <fputs@plt+0x16178>
   29b28:	mov	r5, r0
   29b2c:	mov	r0, #0
   29b30:	str	r0, [r4, #56]	; 0x38
   29b34:	b	29a78 <fputs@plt+0x186c4>
   29b38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   29b3c:	mov	r0, r4
   29b40:	bl	24a54 <fputs@plt+0x136a0>
   29b44:	cmp	r0, #0
   29b48:	bne	29b60 <fputs@plt+0x187ac>
   29b4c:	ldr	r0, [r4, #68]	; 0x44
   29b50:	ldr	r0, [r0]
   29b54:	cmp	r0, #0
   29b58:	mov	r0, r5
   29b5c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   29b60:	cmp	r8, #0
   29b64:	beq	29b7c <fputs@plt+0x187c8>
   29b68:	ldr	r0, [r4, #100]	; 0x64
   29b6c:	add	r1, r8, r8, lsl #1
   29b70:	add	r0, r0, r1, lsl #4
   29b74:	sub	r1, r0, #48	; 0x30
   29b78:	b	29b80 <fputs@plt+0x187cc>
   29b7c:	mov	r1, #0
   29b80:	mov	r0, r4
   29b84:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   29b88:	b	29ef8 <fputs@plt+0x18b44>
   29b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29b90:	add	fp, sp, #28
   29b94:	sub	sp, sp, #44	; 0x2c
   29b98:	mov	sl, r1
   29b9c:	mov	r4, r0
   29ba0:	ldr	r7, [r0]
   29ba4:	mov	r8, #0
   29ba8:	str	r8, [sp, #24]
   29bac:	mov	r0, #1
   29bb0:	str	r0, [sp, #20]
   29bb4:	ldr	r0, [r4, #68]	; 0x44
   29bb8:	add	r1, sp, #32
   29bbc:	bl	271d4 <fputs@plt+0x15e20>
   29bc0:	cmp	r0, #0
   29bc4:	beq	29bd0 <fputs@plt+0x1881c>
   29bc8:	mov	r6, r0
   29bcc:	b	29bf8 <fputs@plt+0x18844>
   29bd0:	ldr	r1, [r4]
   29bd4:	ldr	r0, [r4, #68]	; 0x44
   29bd8:	ldr	r5, [r4, #208]	; 0xd0
   29bdc:	ldr	r1, [r1, #8]
   29be0:	add	r2, r1, #1
   29be4:	mov	r1, r5
   29be8:	bl	2b008 <fputs@plt+0x19c54>
   29bec:	mov	r6, r0
   29bf0:	cmp	r0, #0
   29bf4:	beq	29c38 <fputs@plt+0x18884>
   29bf8:	ldrb	r0, [r4, #13]
   29bfc:	strb	r0, [r4, #19]
   29c00:	cmp	sl, #0
   29c04:	cmpne	r8, #0
   29c08:	beq	29c24 <fputs@plt+0x18870>
   29c0c:	ldr	r3, [r4, #180]	; 0xb4
   29c10:	movw	r1, #18052	; 0x4684
   29c14:	movt	r1, #8
   29c18:	movw	r0, #539	; 0x21b
   29c1c:	mov	r2, r8
   29c20:	bl	158e8 <fputs@plt+0x4534>
   29c24:	mov	r0, r4
   29c28:	bl	24774 <fputs@plt+0x133c0>
   29c2c:	mov	r0, r6
   29c30:	sub	sp, fp, #28
   29c34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29c38:	ldrb	r0, [r5]
   29c3c:	mov	r8, #0
   29c40:	cmp	r0, #0
   29c44:	mov	r6, #0
   29c48:	beq	29c64 <fputs@plt+0x188b0>
   29c4c:	add	r3, sp, #20
   29c50:	mov	r0, r7
   29c54:	mov	r1, r5
   29c58:	mov	r2, #0
   29c5c:	bl	2b180 <fputs@plt+0x19dcc>
   29c60:	mov	r6, r0
   29c64:	cmp	r6, #0
   29c68:	bne	29e48 <fputs@plt+0x18a94>
   29c6c:	ldr	r0, [sp, #20]
   29c70:	cmp	r0, #0
   29c74:	beq	29e48 <fputs@plt+0x18a94>
   29c78:	mov	r0, #0
   29c7c:	mov	r7, r4
   29c80:	str	r0, [r7, #80]!	; 0x50
   29c84:	str	r0, [r7, #4]
   29c88:	add	r0, r7, #8
   29c8c:	str	r0, [sp, #16]
   29c90:	add	r5, sp, #24
   29c94:	mov	r9, sl
   29c98:	mov	r8, #0
   29c9c:	b	29cb0 <fputs@plt+0x188fc>
   29ca0:	ldr	r8, [sp, #12]
   29ca4:	add	r8, r8, r5
   29ca8:	mov	r9, #0
   29cac:	add	r5, sp, #24
   29cb0:	ldr	r2, [sp, #32]
   29cb4:	ldr	r3, [sp, #36]	; 0x24
   29cb8:	add	r0, sp, #28
   29cbc:	stm	sp, {r0, r5}
   29cc0:	mov	r0, r4
   29cc4:	mov	r1, sl
   29cc8:	bl	2a618 <fputs@plt+0x19264>
   29ccc:	cmp	r0, #0
   29cd0:	bne	29e10 <fputs@plt+0x18a5c>
   29cd4:	ldr	r0, [sp, #28]
   29cd8:	cmn	r0, #1
   29cdc:	bne	29d08 <fputs@plt+0x18954>
   29ce0:	ldr	r0, [r4, #156]	; 0x9c
   29ce4:	ldr	r2, [r4, #160]	; 0xa0
   29ce8:	ldr	r1, [sp, #32]
   29cec:	ldr	r3, [sp, #36]	; 0x24
   29cf0:	subs	r0, r1, r0
   29cf4:	sbc	r1, r3, #0
   29cf8:	add	r2, r2, #8
   29cfc:	asr	r3, r2, #31
   29d00:	bl	7da58 <fputs@plt+0x6c6a4>
   29d04:	str	r0, [sp, #28]
   29d08:	ldr	r0, [sp, #28]
   29d0c:	orrs	r0, r0, sl
   29d10:	bne	29d64 <fputs@plt+0x189b0>
   29d14:	ldrd	r0, [r7]
   29d18:	ldr	r2, [r4, #156]	; 0x9c
   29d1c:	ldr	r3, [sp, #16]
   29d20:	ldr	r6, [r3]
   29d24:	ldr	r3, [r3, #4]
   29d28:	adds	r2, r6, r2
   29d2c:	eor	r2, r2, r0
   29d30:	adc	r3, r3, #0
   29d34:	eor	r3, r3, r1
   29d38:	orrs	r2, r2, r3
   29d3c:	bne	29d64 <fputs@plt+0x189b0>
   29d40:	ldr	r2, [sp, #32]
   29d44:	ldr	r3, [sp, #36]	; 0x24
   29d48:	subs	r0, r2, r0
   29d4c:	sbc	r1, r3, r1
   29d50:	ldr	r2, [r4, #160]	; 0xa0
   29d54:	add	r2, r2, #8
   29d58:	asr	r3, r2, #31
   29d5c:	bl	7da58 <fputs@plt+0x6c6a4>
   29d60:	str	r0, [sp, #28]
   29d64:	ldr	r0, [r4, #156]	; 0x9c
   29d68:	ldrd	r2, [r7]
   29d6c:	eor	r0, r2, r0
   29d70:	orrs	r0, r0, r3
   29d74:	bne	29d98 <fputs@plt+0x189e4>
   29d78:	ldr	r5, [sp, #24]
   29d7c:	mov	r0, r4
   29d80:	mov	r1, r5
   29d84:	bl	2b188 <fputs@plt+0x19dd4>
   29d88:	cmp	r0, #0
   29d8c:	bne	29bc8 <fputs@plt+0x18814>
   29d90:	str	r5, [r4, #28]
   29d94:	add	r5, sp, #24
   29d98:	ldr	r0, [sp, #28]
   29d9c:	cmp	r0, #0
   29da0:	beq	29cb0 <fputs@plt+0x188fc>
   29da4:	str	r8, [sp, #12]
   29da8:	mov	r5, #0
   29dac:	ldr	r8, [sp, #28]
   29db0:	cmp	r9, #0
   29db4:	movne	r0, r4
   29db8:	blne	28430 <fputs@plt+0x1707c>
   29dbc:	mov	r0, #0
   29dc0:	str	r0, [sp]
   29dc4:	mov	r0, r4
   29dc8:	mov	r1, r7
   29dcc:	mov	r2, #0
   29dd0:	mov	r3, #1
   29dd4:	bl	2a270 <fputs@plt+0x18ebc>
   29dd8:	cmp	r0, #0
   29ddc:	bne	29df4 <fputs@plt+0x18a40>
   29de0:	add	r5, r5, #1
   29de4:	mov	r9, #0
   29de8:	cmp	r5, r8
   29dec:	bcc	29db0 <fputs@plt+0x189fc>
   29df0:	b	29ca0 <fputs@plt+0x188ec>
   29df4:	mov	r6, r0
   29df8:	cmp	r0, #101	; 0x65
   29dfc:	bne	29e20 <fputs@plt+0x18a6c>
   29e00:	ldr	r0, [sp, #32]
   29e04:	ldr	r1, [sp, #36]	; 0x24
   29e08:	strd	r0, [r7]
   29e0c:	b	29ca0 <fputs@plt+0x188ec>
   29e10:	mov	r6, r0
   29e14:	cmp	r0, #101	; 0x65
   29e18:	beq	29e34 <fputs@plt+0x18a80>
   29e1c:	b	29e48 <fputs@plt+0x18a94>
   29e20:	movw	r0, #522	; 0x20a
   29e24:	cmp	r6, r0
   29e28:	bne	29e40 <fputs@plt+0x18a8c>
   29e2c:	ldr	r8, [sp, #12]
   29e30:	add	r8, r8, r5
   29e34:	ldrb	r0, [r4, #13]
   29e38:	strb	r0, [r4, #19]
   29e3c:	b	29e58 <fputs@plt+0x18aa4>
   29e40:	ldr	r8, [sp, #12]
   29e44:	add	r8, r8, r5
   29e48:	ldrb	r0, [r4, #13]
   29e4c:	strb	r0, [r4, #19]
   29e50:	cmp	r6, #0
   29e54:	bne	29c00 <fputs@plt+0x1884c>
   29e58:	ldr	r1, [r4]
   29e5c:	ldr	r0, [r4, #68]	; 0x44
   29e60:	ldr	r7, [r4, #208]	; 0xd0
   29e64:	ldr	r1, [r1, #8]
   29e68:	add	r2, r1, #1
   29e6c:	mov	r1, r7
   29e70:	bl	2b008 <fputs@plt+0x19c54>
   29e74:	cmp	r0, #0
   29e78:	bne	29ee8 <fputs@plt+0x18b34>
   29e7c:	ldrb	r0, [r4, #17]
   29e80:	sub	r0, r0, #1
   29e84:	uxtb	r0, r0
   29e88:	cmp	r0, #3
   29e8c:	bcc	29ea4 <fputs@plt+0x18af0>
   29e90:	mov	r0, r4
   29e94:	mov	r1, #0
   29e98:	bl	17c90 <fputs@plt+0x68dc>
   29e9c:	cmp	r0, #0
   29ea0:	bne	29ee8 <fputs@plt+0x18b34>
   29ea4:	ldrb	r1, [r7]
   29ea8:	cmp	r1, #0
   29eac:	movwne	r1, #1
   29eb0:	mov	r0, r4
   29eb4:	mov	r2, #0
   29eb8:	bl	297f4 <fputs@plt+0x18440>
   29ebc:	cmp	r0, #0
   29ec0:	bne	29ee8 <fputs@plt+0x18b34>
   29ec4:	ldrb	r0, [r7]
   29ec8:	cmp	r0, #0
   29ecc:	beq	29ef0 <fputs@plt+0x18b3c>
   29ed0:	ldr	r0, [sp, #20]
   29ed4:	cmp	r0, #0
   29ed8:	beq	29ef0 <fputs@plt+0x18b3c>
   29edc:	mov	r0, r4
   29ee0:	mov	r1, r7
   29ee4:	bl	2b288 <fputs@plt+0x19ed4>
   29ee8:	mov	r6, r0
   29eec:	b	29c00 <fputs@plt+0x1884c>
   29ef0:	mov	r6, #0
   29ef4:	b	29c00 <fputs@plt+0x1884c>
   29ef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29efc:	add	fp, sp, #28
   29f00:	sub	sp, sp, #36	; 0x24
   29f04:	mov	r7, r1
   29f08:	mov	r5, r0
   29f0c:	cmp	r1, #0
   29f10:	beq	29f34 <fputs@plt+0x18b80>
   29f14:	ldr	r0, [r7, #20]
   29f18:	bl	258e4 <fputs@plt+0x14530>
   29f1c:	str	r0, [sp, #20]
   29f20:	cmp	r0, #0
   29f24:	moveq	r0, #7
   29f28:	subeq	sp, fp, #28
   29f2c:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29f30:	b	29f3c <fputs@plt+0x18b88>
   29f34:	mov	r0, #0
   29f38:	str	r0, [sp, #20]
   29f3c:	add	r0, r5, #32
   29f40:	cmp	r7, #0
   29f44:	addne	r0, r7, #20
   29f48:	ldr	r0, [r0]
   29f4c:	ldrb	r1, [r5, #13]
   29f50:	strb	r1, [r5, #19]
   29f54:	str	r0, [r5, #28]
   29f58:	cmp	r7, #0
   29f5c:	beq	29fd0 <fputs@plt+0x18c1c>
   29f60:	ldr	r9, [r5, #84]	; 0x54
   29f64:	mov	r6, r5
   29f68:	ldr	r4, [r6, #80]!	; 0x50
   29f6c:	mov	r0, r5
   29f70:	bl	24a54 <fputs@plt+0x136a0>
   29f74:	cmp	r0, #0
   29f78:	str	r7, [sp, #12]
   29f7c:	bne	2a000 <fputs@plt+0x18c4c>
   29f80:	ldm	r7, {r0, r1, r8}
   29f84:	ldr	r7, [r7, #12]
   29f88:	strd	r0, [r6]
   29f8c:	orrs	r0, r8, r7
   29f90:	moveq	r7, r9
   29f94:	moveq	r8, r4
   29f98:	mov	sl, #1
   29f9c:	ldrd	r0, [r6]
   29fa0:	subs	r0, r0, r8
   29fa4:	sbcs	r0, r1, r7
   29fa8:	bge	2a00c <fputs@plt+0x18c58>
   29fac:	str	sl, [sp]
   29fb0:	mov	r0, r5
   29fb4:	mov	r1, r6
   29fb8:	ldr	r2, [sp, #20]
   29fbc:	mov	r3, #1
   29fc0:	bl	2a270 <fputs@plt+0x18ebc>
   29fc4:	cmp	r0, #0
   29fc8:	beq	29f9c <fputs@plt+0x18be8>
   29fcc:	b	2a128 <fputs@plt+0x18d74>
   29fd0:	mov	r0, r5
   29fd4:	bl	24a54 <fputs@plt+0x136a0>
   29fd8:	cmp	r0, #0
   29fdc:	beq	29ff0 <fputs@plt+0x18c3c>
   29fe0:	mov	r0, r5
   29fe4:	sub	sp, fp, #28
   29fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29fec:	b	2a204 <fputs@plt+0x18e50>
   29ff0:	str	r7, [sp, #12]
   29ff4:	mov	r6, r5
   29ff8:	ldr	r4, [r6, #80]!	; 0x50
   29ffc:	ldr	r9, [r6, #4]
   2a000:	mov	r0, #0
   2a004:	str	r0, [r6]
   2a008:	str	r0, [r6, #4]
   2a00c:	add	r0, r5, #88	; 0x58
   2a010:	str	r0, [sp, #16]
   2a014:	ldrd	r0, [r6]
   2a018:	subs	r0, r0, r4
   2a01c:	sbcs	r0, r1, r9
   2a020:	bge	2a138 <fputs@plt+0x18d84>
   2a024:	mov	r0, #0
   2a028:	str	r0, [sp, #24]
   2a02c:	add	r0, sp, #24
   2a030:	str	r0, [sp]
   2a034:	add	r0, sp, #32
   2a038:	str	r0, [sp, #4]
   2a03c:	mov	r0, r5
   2a040:	mov	r1, #0
   2a044:	mov	r2, r4
   2a048:	mov	r3, r9
   2a04c:	bl	2a618 <fputs@plt+0x19264>
   2a050:	mov	r7, r0
   2a054:	ldr	r0, [sp, #24]
   2a058:	cmp	r0, #0
   2a05c:	bne	2a0a8 <fputs@plt+0x18cf4>
   2a060:	ldrd	r0, [r6]
   2a064:	ldr	r2, [r5, #156]	; 0x9c
   2a068:	ldr	r3, [sp, #16]
   2a06c:	ldr	r8, [r3]
   2a070:	ldr	r3, [r3, #4]
   2a074:	adds	r2, r8, r2
   2a078:	eor	r2, r2, r0
   2a07c:	adc	r3, r3, #0
   2a080:	eor	r3, r3, r1
   2a084:	orrs	r2, r2, r3
   2a088:	bne	2a0a8 <fputs@plt+0x18cf4>
   2a08c:	subs	r0, r4, r0
   2a090:	sbc	r1, r9, r1
   2a094:	ldr	r2, [r5, #160]	; 0xa0
   2a098:	add	r2, r2, #8
   2a09c:	asr	r3, r2, #31
   2a0a0:	bl	7da58 <fputs@plt+0x6c6a4>
   2a0a4:	str	r0, [sp, #24]
   2a0a8:	cmp	r7, #0
   2a0ac:	bne	2a10c <fputs@plt+0x18d58>
   2a0b0:	ldr	r0, [sp, #24]
   2a0b4:	cmp	r0, #0
   2a0b8:	beq	2a10c <fputs@plt+0x18d58>
   2a0bc:	mov	r8, #1
   2a0c0:	ldr	sl, [sp, #24]
   2a0c4:	ldrd	r0, [r6]
   2a0c8:	subs	r0, r0, r4
   2a0cc:	sbcs	r0, r1, r9
   2a0d0:	bge	2a118 <fputs@plt+0x18d64>
   2a0d4:	mov	r0, #1
   2a0d8:	str	r0, [sp]
   2a0dc:	mov	r0, r5
   2a0e0:	mov	r1, r6
   2a0e4:	ldr	r2, [sp, #20]
   2a0e8:	mov	r3, #1
   2a0ec:	bl	2a270 <fputs@plt+0x18ebc>
   2a0f0:	mov	r7, r0
   2a0f4:	cmp	r0, #0
   2a0f8:	bne	2a10c <fputs@plt+0x18d58>
   2a0fc:	add	r0, r8, #1
   2a100:	cmp	r8, sl
   2a104:	mov	r8, r0
   2a108:	bcc	2a0c4 <fputs@plt+0x18d10>
   2a10c:	cmp	r7, #0
   2a110:	beq	2a014 <fputs@plt+0x18c60>
   2a114:	b	2a124 <fputs@plt+0x18d70>
   2a118:	mov	r7, #0
   2a11c:	cmp	r7, #0
   2a120:	beq	2a014 <fputs@plt+0x18c60>
   2a124:	mov	r0, r7
   2a128:	ldr	r7, [sp, #12]
   2a12c:	cmp	r7, #0
   2a130:	bne	2a148 <fputs@plt+0x18d94>
   2a134:	b	2a1e0 <fputs@plt+0x18e2c>
   2a138:	ldr	r7, [sp, #12]
   2a13c:	mov	r0, #0
   2a140:	cmp	r7, #0
   2a144:	beq	2a1e0 <fputs@plt+0x18e2c>
   2a148:	mov	r8, r0
   2a14c:	ldr	r0, [r7, #24]
   2a150:	ldr	r1, [r5, #160]	; 0xa0
   2a154:	add	r1, r1, #4
   2a158:	umull	r2, r3, r1, r0
   2a15c:	str	r2, [sp, #24]
   2a160:	asr	r1, r1, #31
   2a164:	mla	r0, r1, r0, r3
   2a168:	str	r0, [sp, #28]
   2a16c:	mov	r0, r5
   2a170:	bl	24a54 <fputs@plt+0x136a0>
   2a174:	cmp	r0, #0
   2a178:	beq	2a1cc <fputs@plt+0x18e18>
   2a17c:	ldr	r0, [r5, #216]	; 0xd8
   2a180:	add	r1, r7, #28
   2a184:	bl	2a7f4 <fputs@plt+0x19440>
   2a188:	ldr	r0, [r7, #24]
   2a18c:	sub	r7, r0, #1
   2a190:	mov	sl, #1
   2a194:	add	r8, sp, #24
   2a198:	add	r7, r7, #1
   2a19c:	ldr	r0, [r5, #56]	; 0x38
   2a1a0:	cmp	r7, r0
   2a1a4:	bcs	2a1dc <fputs@plt+0x18e28>
   2a1a8:	str	sl, [sp]
   2a1ac:	mov	r0, r5
   2a1b0:	mov	r1, r8
   2a1b4:	ldr	r2, [sp, #20]
   2a1b8:	mov	r3, #0
   2a1bc:	bl	2a270 <fputs@plt+0x18ebc>
   2a1c0:	cmp	r0, #0
   2a1c4:	beq	2a198 <fputs@plt+0x18de4>
   2a1c8:	b	2a1e0 <fputs@plt+0x18e2c>
   2a1cc:	mov	r0, r8
   2a1d0:	cmp	r8, #0
   2a1d4:	bne	2a1e0 <fputs@plt+0x18e2c>
   2a1d8:	b	2a188 <fputs@plt+0x18dd4>
   2a1dc:	mov	r0, #0
   2a1e0:	mov	r5, r0
   2a1e4:	ldr	r0, [sp, #20]
   2a1e8:	bl	2959c <fputs@plt+0x181e8>
   2a1ec:	mov	r0, r5
   2a1f0:	cmp	r5, #0
   2a1f4:	stmeq	r6, {r4, r9}
   2a1f8:	moveq	r0, #0
   2a1fc:	sub	sp, fp, #28
   2a200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a204:	push	{r4, r5, r6, sl, fp, lr}
   2a208:	add	fp, sp, #16
   2a20c:	mov	r4, r0
   2a210:	ldr	r1, [r0, #32]
   2a214:	ldr	r0, [r0, #216]	; 0xd8
   2a218:	str	r1, [r4, #28]
   2a21c:	mov	r1, r4
   2a220:	bl	2a838 <fputs@plt+0x19484>
   2a224:	mov	r5, r0
   2a228:	ldr	r0, [r4, #212]	; 0xd4
   2a22c:	bl	2a99c <fputs@plt+0x195e8>
   2a230:	cmp	r0, #0
   2a234:	beq	2a268 <fputs@plt+0x18eb4>
   2a238:	cmp	r5, #0
   2a23c:	bne	2a268 <fputs@plt+0x18eb4>
   2a240:	ldr	r6, [r0, #12]
   2a244:	ldr	r1, [r0, #20]
   2a248:	mov	r0, r4
   2a24c:	bl	2a8f8 <fputs@plt+0x19544>
   2a250:	mov	r5, r0
   2a254:	cmp	r6, #0
   2a258:	beq	2a268 <fputs@plt+0x18eb4>
   2a25c:	cmp	r5, #0
   2a260:	mov	r0, r6
   2a264:	beq	2a240 <fputs@plt+0x18e8c>
   2a268:	mov	r0, r5
   2a26c:	pop	{r4, r5, r6, sl, fp, pc}
   2a270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a274:	add	fp, sp, #28
   2a278:	sub	sp, sp, #36	; 0x24
   2a27c:	mov	sl, r3
   2a280:	mov	r9, r2
   2a284:	mov	r5, r1
   2a288:	mov	r4, r0
   2a28c:	mov	r0, #72	; 0x48
   2a290:	cmp	r3, #0
   2a294:	movwne	r0, #68	; 0x44
   2a298:	ldr	r8, [r4, r0]
   2a29c:	ldr	r6, [r4, #208]	; 0xd0
   2a2a0:	ldrd	r2, [r1]
   2a2a4:	add	r0, sp, #28
   2a2a8:	str	r0, [sp]
   2a2ac:	mov	r0, r8
   2a2b0:	bl	2af38 <fputs@plt+0x19b84>
   2a2b4:	mov	r7, r0
   2a2b8:	cmp	r0, #0
   2a2bc:	bne	2a2ec <fputs@plt+0x18f38>
   2a2c0:	ldr	r2, [r4, #160]	; 0xa0
   2a2c4:	ldrd	r0, [r5]
   2a2c8:	adds	r0, r0, #4
   2a2cc:	adc	r1, r1, #0
   2a2d0:	stm	sp, {r0, r1}
   2a2d4:	mov	r0, r8
   2a2d8:	mov	r1, r6
   2a2dc:	bl	271e0 <fputs@plt+0x15e2c>
   2a2e0:	mov	r7, r0
   2a2e4:	cmp	r0, #0
   2a2e8:	beq	2a2f8 <fputs@plt+0x18f44>
   2a2ec:	mov	r0, r7
   2a2f0:	sub	sp, fp, #28
   2a2f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a2f8:	ldr	r0, [r4, #160]	; 0xa0
   2a2fc:	add	r1, r0, sl, lsl #2
   2a300:	add	r1, r1, #4
   2a304:	ldrd	r2, [r5]
   2a308:	adds	ip, r2, r1
   2a30c:	adc	r3, r3, r1, asr #31
   2a310:	str	ip, [r5]
   2a314:	str	r3, [r5, #4]
   2a318:	mov	r7, #101	; 0x65
   2a31c:	ldr	r1, [sp, #28]
   2a320:	cmp	r1, #0
   2a324:	beq	2a2ec <fputs@plt+0x18f38>
   2a328:	movw	r2, #37800	; 0x93a8
   2a32c:	movt	r2, #9
   2a330:	ldr	r2, [r2]
   2a334:	sdiv	r0, r2, r0
   2a338:	add	r0, r0, #1
   2a33c:	cmp	r1, r0
   2a340:	beq	2a2ec <fputs@plt+0x18f38>
   2a344:	ldr	r0, [r4, #28]
   2a348:	mov	r7, #0
   2a34c:	cmp	r1, r0
   2a350:	bhi	2a2ec <fputs@plt+0x18f38>
   2a354:	str	r3, [sp, #12]
   2a358:	str	ip, [sp, #16]
   2a35c:	mov	r0, r9
   2a360:	str	r1, [sp, #20]
   2a364:	bl	2af7c <fputs@plt+0x19bc8>
   2a368:	cmp	r0, #0
   2a36c:	bne	2a2ec <fputs@plt+0x18f38>
   2a370:	mov	r1, r6
   2a374:	cmp	sl, #0
   2a378:	beq	2a3dc <fputs@plt+0x19028>
   2a37c:	add	r0, sp, #24
   2a380:	str	r0, [sp]
   2a384:	ldr	r0, [sp, #16]
   2a388:	subs	r2, r0, #4
   2a38c:	ldr	r0, [sp, #12]
   2a390:	sbc	r3, r0, #0
   2a394:	mov	r0, r8
   2a398:	mov	r8, r1
   2a39c:	bl	2af38 <fputs@plt+0x19b84>
   2a3a0:	mov	r7, r0
   2a3a4:	cmp	r0, #0
   2a3a8:	bne	2a2ec <fputs@plt+0x18f38>
   2a3ac:	mov	r1, r8
   2a3b0:	ldr	r0, [fp, #8]
   2a3b4:	cmp	r0, #0
   2a3b8:	bne	2a3dc <fputs@plt+0x19028>
   2a3bc:	mov	r0, r4
   2a3c0:	mov	r1, r8
   2a3c4:	bl	2afa0 <fputs@plt+0x19bec>
   2a3c8:	ldr	r1, [sp, #24]
   2a3cc:	cmp	r0, r1
   2a3d0:	mov	r1, r8
   2a3d4:	mov	r7, #101	; 0x65
   2a3d8:	bne	2a2ec <fputs@plt+0x18f38>
   2a3dc:	cmp	r9, #0
   2a3e0:	beq	2a404 <fputs@plt+0x19050>
   2a3e4:	mov	r0, r9
   2a3e8:	mov	r7, r1
   2a3ec:	ldr	r1, [sp, #20]
   2a3f0:	bl	25724 <fputs@plt+0x14370>
   2a3f4:	mov	r1, r7
   2a3f8:	mov	r7, r0
   2a3fc:	cmp	r0, #0
   2a400:	bne	2a2ec <fputs@plt+0x18f38>
   2a404:	ldr	r0, [sp, #20]
   2a408:	cmp	r0, #1
   2a40c:	mov	r9, r1
   2a410:	bne	2a424 <fputs@plt+0x19070>
   2a414:	ldrb	r0, [r9, #20]
   2a418:	ldrsh	r1, [r4, #150]	; 0x96
   2a41c:	cmp	r1, r0
   2a420:	strhne	r0, [r4, #150]	; 0x96
   2a424:	mov	r0, r4
   2a428:	bl	24a54 <fputs@plt+0x136a0>
   2a42c:	mov	r1, r0
   2a430:	mov	r0, #0
   2a434:	cmp	r1, #0
   2a438:	bne	2a448 <fputs@plt+0x19094>
   2a43c:	mov	r0, r4
   2a440:	ldr	r1, [sp, #20]
   2a444:	bl	2aa14 <fputs@plt+0x19660>
   2a448:	str	r0, [sp, #32]
   2a44c:	cmp	sl, #0
   2a450:	beq	2a484 <fputs@plt+0x190d0>
   2a454:	ldrb	r1, [r4, #7]
   2a458:	mov	r2, #1
   2a45c:	cmp	r1, #0
   2a460:	bne	2a4a0 <fputs@plt+0x190ec>
   2a464:	ldm	r5, {r1, r7}
   2a468:	ldrd	r8, [r4, #88]	; 0x58
   2a46c:	mov	r2, #0
   2a470:	subs	r1, r8, r1
   2a474:	sbcs	r1, r9, r7
   2a478:	mov	r9, r6
   2a47c:	movwge	r2, #1
   2a480:	b	2a4a0 <fputs@plt+0x190ec>
   2a484:	cmp	r0, #0
   2a488:	beq	2a49c <fputs@plt+0x190e8>
   2a48c:	ldrh	r1, [r0, #24]
   2a490:	mov	r2, #1
   2a494:	bic	r2, r2, r1, lsr #3
   2a498:	b	2a4a0 <fputs@plt+0x190ec>
   2a49c:	mov	r2, #1
   2a4a0:	ldr	r1, [r4, #64]	; 0x40
   2a4a4:	ldr	r3, [r1]
   2a4a8:	cmp	r3, #0
   2a4ac:	beq	2a52c <fputs@plt+0x19178>
   2a4b0:	ldrb	r3, [r4, #17]
   2a4b4:	cmp	r3, #3
   2a4b8:	bls	2a4c8 <fputs@plt+0x19114>
   2a4bc:	cmp	r2, #0
   2a4c0:	bne	2a4d8 <fputs@plt+0x19124>
   2a4c4:	b	2a52c <fputs@plt+0x19178>
   2a4c8:	cmp	r2, #0
   2a4cc:	beq	2a52c <fputs@plt+0x19178>
   2a4d0:	cmp	r3, #0
   2a4d4:	bne	2a52c <fputs@plt+0x19178>
   2a4d8:	ldr	r2, [r4, #160]	; 0xa0
   2a4dc:	ldr	r7, [sp, #20]
   2a4e0:	sub	r0, r7, #1
   2a4e4:	umull	ip, r3, r2, r0
   2a4e8:	asr	r6, r2, #31
   2a4ec:	mla	r0, r6, r0, r3
   2a4f0:	str	ip, [sp]
   2a4f4:	str	r0, [sp, #4]
   2a4f8:	mov	r0, r1
   2a4fc:	mov	r1, r9
   2a500:	bl	17c34 <fputs@plt+0x6880>
   2a504:	mov	r1, r7
   2a508:	mov	r7, r0
   2a50c:	ldr	r0, [r4, #36]	; 0x24
   2a510:	cmp	r1, r0
   2a514:	strhi	r1, [r4, #36]	; 0x24
   2a518:	ldr	r0, [r4, #96]	; 0x60
   2a51c:	cmp	r0, #0
   2a520:	movne	r2, r9
   2a524:	blne	25f48 <fputs@plt+0x14b94>
   2a528:	b	2a53c <fputs@plt+0x19188>
   2a52c:	mov	r7, #0
   2a530:	cmp	sl, #0
   2a534:	cmpeq	r0, #0
   2a538:	beq	2a5c0 <fputs@plt+0x1920c>
   2a53c:	ldr	r6, [sp, #32]
   2a540:	cmp	r6, #0
   2a544:	beq	2a2ec <fputs@plt+0x18f38>
   2a548:	ldr	r2, [r4, #160]	; 0xa0
   2a54c:	ldr	r8, [r6, #4]
   2a550:	mov	r0, r8
   2a554:	mov	r1, r9
   2a558:	bl	1121c <memcpy@plt>
   2a55c:	ldr	r1, [r4, #204]	; 0xcc
   2a560:	mov	r0, r6
   2a564:	blx	r1
   2a568:	cmp	sl, #0
   2a56c:	beq	2a598 <fputs@plt+0x191e4>
   2a570:	ldr	r0, [fp, #8]
   2a574:	cmp	r0, #0
   2a578:	beq	2a590 <fputs@plt+0x191dc>
   2a57c:	ldrd	r0, [r5]
   2a580:	ldrd	r2, [r4, #88]	; 0x58
   2a584:	subs	r0, r2, r0
   2a588:	sbcs	r0, r3, r1
   2a58c:	blt	2a598 <fputs@plt+0x191e4>
   2a590:	mov	r0, r6
   2a594:	bl	24ea8 <fputs@plt+0x13af4>
   2a598:	ldr	r0, [sp, #20]
   2a59c:	cmp	r0, #1
   2a5a0:	bne	2a5b4 <fputs@plt+0x19200>
   2a5a4:	add	r0, r8, #24
   2a5a8:	vld1.8	{d16-d17}, [r0]
   2a5ac:	add	r0, r4, #112	; 0x70
   2a5b0:	vst1.8	{d16-d17}, [r0]
   2a5b4:	mov	r0, r6
   2a5b8:	bl	2ad0c <fputs@plt+0x19958>
   2a5bc:	b	2a2ec <fputs@plt+0x18f38>
   2a5c0:	ldrb	r0, [r4, #21]
   2a5c4:	orr	r0, r0, #2
   2a5c8:	strb	r0, [r4, #21]
   2a5cc:	add	r2, sp, #32
   2a5d0:	mov	r0, r4
   2a5d4:	ldr	r1, [sp, #20]
   2a5d8:	mov	r3, #1
   2a5dc:	bl	172c0 <fputs@plt+0x5f0c>
   2a5e0:	mov	r7, r0
   2a5e4:	ldrb	r0, [r4, #21]
   2a5e8:	and	r0, r0, #253	; 0xfd
   2a5ec:	strb	r0, [r4, #21]
   2a5f0:	cmp	r7, #0
   2a5f4:	bne	2a2ec <fputs@plt+0x18f38>
   2a5f8:	ldr	r0, [sp, #32]
   2a5fc:	ldrh	r1, [r0, #24]
   2a600:	movw	r2, #65519	; 0xffef
   2a604:	and	r1, r1, r2
   2a608:	strh	r1, [r0, #24]
   2a60c:	bl	2afd4 <fputs@plt+0x19c20>
   2a610:	mov	r7, #0
   2a614:	b	2a53c <fputs@plt+0x19188>
   2a618:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2a61c:	add	fp, sp, #24
   2a620:	sub	sp, sp, #24
   2a624:	mov	r6, r3
   2a628:	mov	r7, r2
   2a62c:	mov	r5, r1
   2a630:	mov	r4, r0
   2a634:	bl	27690 <fputs@plt+0x162dc>
   2a638:	mov	r8, r0
   2a63c:	mov	r9, r1
   2a640:	strd	r8, [r4, #80]	; 0x50
   2a644:	ldr	r0, [r4, #156]	; 0x9c
   2a648:	adds	r1, r8, r0
   2a64c:	adc	r2, r9, #0
   2a650:	mov	r0, #101	; 0x65
   2a654:	subs	r1, r7, r1
   2a658:	sbcs	r1, r6, r2
   2a65c:	blt	2a7bc <fputs@plt+0x19408>
   2a660:	cmp	r5, #0
   2a664:	bne	2a67c <fputs@plt+0x192c8>
   2a668:	ldrd	r0, [r4, #88]	; 0x58
   2a66c:	eor	r1, r9, r1
   2a670:	eor	r0, r8, r0
   2a674:	orrs	r0, r0, r1
   2a678:	beq	2a6b8 <fputs@plt+0x19304>
   2a67c:	ldr	r0, [r4, #68]	; 0x44
   2a680:	stm	sp, {r8, r9}
   2a684:	add	r1, sp, #16
   2a688:	mov	r2, #8
   2a68c:	bl	271e0 <fputs@plt+0x15e2c>
   2a690:	cmp	r0, #0
   2a694:	bne	2a7bc <fputs@plt+0x19408>
   2a698:	add	r0, sp, #16
   2a69c:	movw	r1, #3892	; 0xf34
   2a6a0:	movt	r1, #8
   2a6a4:	mov	r2, #8
   2a6a8:	bl	110e4 <memcmp@plt>
   2a6ac:	cmp	r0, #0
   2a6b0:	mov	r0, #101	; 0x65
   2a6b4:	bne	2a7bc <fputs@plt+0x19408>
   2a6b8:	ldr	r1, [fp, #8]
   2a6bc:	ldr	r0, [r4, #68]	; 0x44
   2a6c0:	str	r1, [sp]
   2a6c4:	adds	r2, r8, #8
   2a6c8:	adc	r3, r9, #0
   2a6cc:	bl	2af38 <fputs@plt+0x19b84>
   2a6d0:	cmp	r0, #0
   2a6d4:	bne	2a7bc <fputs@plt+0x19408>
   2a6d8:	ldr	r0, [r4, #68]	; 0x44
   2a6dc:	add	r1, r4, #52	; 0x34
   2a6e0:	str	r1, [sp]
   2a6e4:	adds	r2, r8, #12
   2a6e8:	adc	r3, r9, #0
   2a6ec:	bl	2af38 <fputs@plt+0x19b84>
   2a6f0:	cmp	r0, #0
   2a6f4:	bne	2a7bc <fputs@plt+0x19408>
   2a6f8:	ldr	r1, [fp, #12]
   2a6fc:	ldr	r0, [r4, #68]	; 0x44
   2a700:	str	r1, [sp]
   2a704:	adds	r2, r8, #16
   2a708:	adc	r3, r9, #0
   2a70c:	bl	2af38 <fputs@plt+0x19b84>
   2a710:	cmp	r0, #0
   2a714:	bne	2a7bc <fputs@plt+0x19408>
   2a718:	add	r5, r4, #80	; 0x50
   2a71c:	ldrd	r0, [r5]
   2a720:	orrs	r0, r0, r1
   2a724:	mov	r0, #0
   2a728:	beq	2a748 <fputs@plt+0x19394>
   2a72c:	ldr	r1, [r4, #156]	; 0x9c
   2a730:	ldrd	r2, [r5]
   2a734:	adds	r2, r2, r1
   2a738:	adc	r3, r3, #0
   2a73c:	strd	r2, [r5]
   2a740:	sub	sp, fp, #24
   2a744:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2a748:	ldr	r0, [r4, #68]	; 0x44
   2a74c:	add	r1, sp, #8
   2a750:	str	r1, [sp]
   2a754:	adds	r2, r8, #20
   2a758:	adc	r3, r9, #0
   2a75c:	bl	2af38 <fputs@plt+0x19b84>
   2a760:	cmp	r0, #0
   2a764:	bne	2a7bc <fputs@plt+0x19408>
   2a768:	ldr	r0, [r4, #68]	; 0x44
   2a76c:	add	r1, sp, #12
   2a770:	str	r1, [sp]
   2a774:	adds	r2, r8, #24
   2a778:	adc	r3, r9, #0
   2a77c:	bl	2af38 <fputs@plt+0x19b84>
   2a780:	cmp	r0, #0
   2a784:	bne	2a7bc <fputs@plt+0x19408>
   2a788:	ldr	r0, [sp, #12]
   2a78c:	cmp	r0, #0
   2a790:	ldreq	r0, [r4, #160]	; 0xa0
   2a794:	streq	r0, [sp, #12]
   2a798:	ldr	r1, [sp, #12]
   2a79c:	sub	r2, r1, #512	; 0x200
   2a7a0:	mov	r0, #101	; 0x65
   2a7a4:	cmp	r2, #65024	; 0xfe00
   2a7a8:	ldrls	r6, [sp, #8]
   2a7ac:	subls	r2, r6, #32
   2a7b0:	movwls	r3, #65504	; 0xffe0
   2a7b4:	cmpls	r2, r3
   2a7b8:	bls	2a7c4 <fputs@plt+0x19410>
   2a7bc:	sub	sp, fp, #24
   2a7c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2a7c4:	sub	r2, r1, #1
   2a7c8:	tst	r2, r1
   2a7cc:	bne	2a7bc <fputs@plt+0x19408>
   2a7d0:	sub	r1, r6, #1
   2a7d4:	tst	r1, r6
   2a7d8:	bne	2a7bc <fputs@plt+0x19408>
   2a7dc:	add	r1, sp, #12
   2a7e0:	mov	r0, r4
   2a7e4:	mvn	r2, #0
   2a7e8:	bl	244e8 <fputs@plt+0x13134>
   2a7ec:	str	r6, [r4, #156]	; 0x9c
   2a7f0:	b	2a72c <fputs@plt+0x19378>
   2a7f4:	ldr	r2, [r0, #112]	; 0x70
   2a7f8:	ldr	r3, [r1, #12]
   2a7fc:	cmp	r3, r2
   2a800:	movne	r2, #0
   2a804:	strne	r2, [r1]
   2a808:	ldrne	r2, [r0, #112]	; 0x70
   2a80c:	strne	r2, [r1, #12]
   2a810:	ldr	r2, [r1]
   2a814:	ldr	r3, [r0, #68]	; 0x44
   2a818:	cmp	r2, r3
   2a81c:	bxcs	lr
   2a820:	str	r2, [r0, #68]	; 0x44
   2a824:	ldr	r2, [r1, #4]
   2a828:	str	r2, [r0, #76]	; 0x4c
   2a82c:	ldr	r1, [r1, #8]
   2a830:	str	r1, [r0, #80]	; 0x50
   2a834:	b	27550 <fputs@plt+0x1619c>
   2a838:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a83c:	add	fp, sp, #24
   2a840:	mov	r4, r0
   2a844:	ldrb	r0, [r0, #44]	; 0x2c
   2a848:	cmp	r0, #0
   2a84c:	moveq	r6, #0
   2a850:	moveq	r0, r6
   2a854:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a858:	mov	r8, r1
   2a85c:	mov	r5, r4
   2a860:	ldr	r7, [r5, #68]!	; 0x44
   2a864:	mov	r0, r4
   2a868:	bl	25f54 <fputs@plt+0x14ba0>
   2a86c:	mov	r1, #32
   2a870:	add	r2, r0, #16
   2a874:	vld1.8	{d16-d17}, [r0], r1
   2a878:	vld1.8	{d18-d19}, [r2]
   2a87c:	vld1.8	{d20-d21}, [r0]
   2a880:	vst1.8	{d18-d19}, [r5]
   2a884:	add	r0, r4, #52	; 0x34
   2a888:	vst1.8	{d16-d17}, [r0]
   2a88c:	add	r0, r4, #84	; 0x54
   2a890:	vst1.8	{d20-d21}, [r0]
   2a894:	ldr	r0, [r5]
   2a898:	add	r1, r0, #1
   2a89c:	mov	r6, #0
   2a8a0:	cmp	r1, r7
   2a8a4:	bhi	2a8e0 <fputs@plt+0x1952c>
   2a8a8:	add	r5, r0, #2
   2a8ac:	sub	r1, r5, #1
   2a8b0:	mov	r0, r4
   2a8b4:	bl	2a9c4 <fputs@plt+0x19610>
   2a8b8:	mov	r1, r0
   2a8bc:	mov	r0, r8
   2a8c0:	bl	2a8f8 <fputs@plt+0x19544>
   2a8c4:	mov	r6, r0
   2a8c8:	cmp	r0, #0
   2a8cc:	bne	2a8e0 <fputs@plt+0x1952c>
   2a8d0:	add	r0, r5, #1
   2a8d4:	cmp	r5, r7
   2a8d8:	mov	r5, r0
   2a8dc:	bls	2a8ac <fputs@plt+0x194f8>
   2a8e0:	ldr	r0, [r4, #68]	; 0x44
   2a8e4:	cmp	r7, r0
   2a8e8:	movne	r0, r4
   2a8ec:	blne	27550 <fputs@plt+0x1619c>
   2a8f0:	mov	r0, r6
   2a8f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a8f8:	push	{r4, r5, r6, sl, fp, lr}
   2a8fc:	add	fp, sp, #16
   2a900:	sub	sp, sp, #8
   2a904:	mov	r4, r0
   2a908:	bl	2aa14 <fputs@plt+0x19660>
   2a90c:	mov	r6, #0
   2a910:	cmp	r0, #0
   2a914:	beq	2a988 <fputs@plt+0x195d4>
   2a918:	mov	r5, r0
   2a91c:	bl	27dd4 <fputs@plt+0x16a20>
   2a920:	cmp	r0, #1
   2a924:	bne	2a934 <fputs@plt+0x19580>
   2a928:	mov	r0, r5
   2a92c:	bl	2aa50 <fputs@plt+0x1969c>
   2a930:	b	2a988 <fputs@plt+0x195d4>
   2a934:	mov	r0, #0
   2a938:	str	r0, [sp, #4]
   2a93c:	ldr	r1, [r5, #20]
   2a940:	ldr	r0, [r4, #216]	; 0xd8
   2a944:	add	r2, sp, #4
   2a948:	bl	260b8 <fputs@plt+0x14d04>
   2a94c:	mov	r6, r0
   2a950:	cmp	r0, #0
   2a954:	bne	2a980 <fputs@plt+0x195cc>
   2a958:	ldr	r1, [sp, #4]
   2a95c:	mov	r0, r5
   2a960:	bl	2aaa4 <fputs@plt+0x196f0>
   2a964:	mov	r6, r0
   2a968:	cmp	r0, #0
   2a96c:	bne	2a980 <fputs@plt+0x195cc>
   2a970:	ldr	r1, [r4, #204]	; 0xcc
   2a974:	mov	r0, r5
   2a978:	blx	r1
   2a97c:	mov	r6, #0
   2a980:	mov	r0, r5
   2a984:	bl	2ab60 <fputs@plt+0x197ac>
   2a988:	ldr	r0, [r4, #96]	; 0x60
   2a98c:	bl	28510 <fputs@plt+0x1715c>
   2a990:	mov	r0, r6
   2a994:	sub	sp, fp, #16
   2a998:	pop	{r4, r5, r6, sl, fp, pc}
   2a99c:	ldr	r1, [r0]
   2a9a0:	cmp	r1, #0
   2a9a4:	beq	2a9bc <fputs@plt+0x19608>
   2a9a8:	ldr	r2, [r1, #32]
   2a9ac:	str	r2, [r1, #12]
   2a9b0:	cmp	r2, #0
   2a9b4:	mov	r1, r2
   2a9b8:	bne	2a9a8 <fputs@plt+0x195f4>
   2a9bc:	ldr	r0, [r0]
   2a9c0:	b	2ad94 <fputs@plt+0x199e0>
   2a9c4:	push	{r4, r5, fp, lr}
   2a9c8:	add	fp, sp, #8
   2a9cc:	mov	r4, r1
   2a9d0:	mov	r5, r0
   2a9d4:	mov	r0, r1
   2a9d8:	bl	272e4 <fputs@plt+0x15f30>
   2a9dc:	ldr	r1, [r5, #32]
   2a9e0:	cmp	r0, #0
   2a9e4:	beq	2aa00 <fputs@plt+0x1964c>
   2a9e8:	ldr	r0, [r1, r0, lsl #2]
   2a9ec:	add	r1, r4, #33	; 0x21
   2a9f0:	bfc	r1, #12, #20
   2a9f4:	add	r0, r0, r1, lsl #2
   2a9f8:	ldr	r0, [r0]
   2a9fc:	pop	{r4, r5, fp, pc}
   2aa00:	ldr	r0, [r1]
   2aa04:	add	r0, r0, r4, lsl #2
   2aa08:	add	r0, r0, #132	; 0x84
   2aa0c:	ldr	r0, [r0]
   2aa10:	pop	{r4, r5, fp, pc}
   2aa14:	push	{r4, r5, fp, lr}
   2aa18:	add	fp, sp, #8
   2aa1c:	mov	r4, r1
   2aa20:	mov	r5, r0
   2aa24:	ldr	r0, [r0, #212]	; 0xd4
   2aa28:	mov	r2, #0
   2aa2c:	bl	2ab90 <fputs@plt+0x197dc>
   2aa30:	cmp	r0, #0
   2aa34:	moveq	r0, #0
   2aa38:	popeq	{r4, r5, fp, pc}
   2aa3c:	mov	r2, r0
   2aa40:	ldr	r0, [r5, #212]	; 0xd4
   2aa44:	mov	r1, r4
   2aa48:	pop	{r4, r5, fp, lr}
   2aa4c:	b	2abac <fputs@plt+0x197f8>
   2aa50:	push	{r4, sl, fp, lr}
   2aa54:	add	fp, sp, #8
   2aa58:	mov	r4, r0
   2aa5c:	ldrb	r0, [r0, #24]
   2aa60:	tst	r0, #2
   2aa64:	beq	2aa74 <fputs@plt+0x196c0>
   2aa68:	mov	r0, r4
   2aa6c:	mov	r1, #1
   2aa70:	bl	279b8 <fputs@plt+0x16604>
   2aa74:	ldr	r1, [r4, #28]
   2aa78:	ldr	r2, [r1, #12]
   2aa7c:	ldr	r0, [r1, #44]	; 0x2c
   2aa80:	sub	r2, r2, #1
   2aa84:	str	r2, [r1, #12]
   2aa88:	movw	r1, #37176	; 0x9138
   2aa8c:	movt	r1, #9
   2aa90:	ldr	r3, [r1, #140]	; 0x8c
   2aa94:	ldr	r1, [r4]
   2aa98:	mov	r2, #1
   2aa9c:	pop	{r4, sl, fp, lr}
   2aaa0:	bx	r3
   2aaa4:	push	{r4, r5, r6, sl, fp, lr}
   2aaa8:	add	fp, sp, #16
   2aaac:	sub	sp, sp, #8
   2aab0:	mov	r4, r0
   2aab4:	ldr	r5, [r0, #16]
   2aab8:	ldr	r6, [r0, #20]
   2aabc:	ldr	r2, [r5, #160]	; 0xa0
   2aac0:	cmp	r1, #0
   2aac4:	beq	2ab00 <fputs@plt+0x1974c>
   2aac8:	ldr	r3, [r4, #4]
   2aacc:	ldr	r0, [r5, #216]	; 0xd8
   2aad0:	bl	2ac54 <fputs@plt+0x198a0>
   2aad4:	cmp	r6, #1
   2aad8:	bne	2ab3c <fputs@plt+0x19788>
   2aadc:	cmp	r0, #0
   2aae0:	beq	2ab44 <fputs@plt+0x19790>
   2aae4:	mvn	r1, #0
   2aae8:	str	r1, [r5, #112]	; 0x70
   2aaec:	str	r1, [r5, #116]	; 0x74
   2aaf0:	str	r1, [r5, #120]	; 0x78
   2aaf4:	str	r1, [r5, #124]	; 0x7c
   2aaf8:	sub	sp, fp, #16
   2aafc:	pop	{r4, r5, r6, sl, fp, pc}
   2ab00:	sub	r0, r6, #1
   2ab04:	umull	ip, r1, r0, r2
   2ab08:	asr	r3, r2, #31
   2ab0c:	mla	r3, r0, r3, r1
   2ab10:	ldr	r1, [r4, #4]
   2ab14:	ldr	r0, [r5, #64]	; 0x40
   2ab18:	str	ip, [sp]
   2ab1c:	str	r3, [sp, #4]
   2ab20:	bl	271e0 <fputs@plt+0x15e2c>
   2ab24:	mov	r1, r0
   2ab28:	movw	r0, #522	; 0x20a
   2ab2c:	subs	r0, r1, r0
   2ab30:	movne	r0, r1
   2ab34:	cmp	r6, #1
   2ab38:	beq	2aadc <fputs@plt+0x19728>
   2ab3c:	sub	sp, fp, #16
   2ab40:	pop	{r4, r5, r6, sl, fp, pc}
   2ab44:	ldr	r1, [r4, #4]
   2ab48:	add	r1, r1, #24
   2ab4c:	vld1.8	{d16-d17}, [r1]
   2ab50:	add	r1, r5, #112	; 0x70
   2ab54:	vst1.8	{d16-d17}, [r1]
   2ab58:	sub	sp, fp, #16
   2ab5c:	pop	{r4, r5, r6, sl, fp, pc}
   2ab60:	push	{r4, sl, fp, lr}
   2ab64:	add	fp, sp, #8
   2ab68:	ldr	r4, [r0, #16]
   2ab6c:	ldrb	r1, [r0, #24]
   2ab70:	tst	r1, #64	; 0x40
   2ab74:	bne	2ab80 <fputs@plt+0x197cc>
   2ab78:	bl	2ad0c <fputs@plt+0x19958>
   2ab7c:	b	2ab84 <fputs@plt+0x197d0>
   2ab80:	bl	2acb0 <fputs@plt+0x198fc>
   2ab84:	mov	r0, r4
   2ab88:	pop	{r4, sl, fp, lr}
   2ab8c:	b	2ad5c <fputs@plt+0x199a8>
   2ab90:	ldrb	r3, [r0, #33]	; 0x21
   2ab94:	and	r2, r3, r2
   2ab98:	movw	r3, #37176	; 0x9138
   2ab9c:	movt	r3, #9
   2aba0:	ldr	r3, [r3, #136]	; 0x88
   2aba4:	ldr	r0, [r0, #44]	; 0x2c
   2aba8:	bx	r3
   2abac:	mov	ip, r0
   2abb0:	ldr	r0, [r2, #4]
   2abb4:	ldr	r3, [r0]
   2abb8:	cmp	r3, #0
   2abbc:	beq	2abdc <fputs@plt+0x19828>
   2abc0:	ldr	r1, [ip, #12]
   2abc4:	add	r1, r1, #1
   2abc8:	str	r1, [ip, #12]
   2abcc:	ldrh	r1, [r0, #26]
   2abd0:	add	r1, r1, #1
   2abd4:	strh	r1, [r0, #26]
   2abd8:	bx	lr
   2abdc:	mov	r0, ip
   2abe0:	b	2abe4 <fputs@plt+0x19830>
   2abe4:	push	{r4, r5, r6, r7, fp, lr}
   2abe8:	add	fp, sp, #16
   2abec:	mov	r4, r2
   2abf0:	mov	r5, r1
   2abf4:	mov	r6, r0
   2abf8:	ldr	r7, [r2, #4]
   2abfc:	vmov.i32	q8, #0	; 0x00000000
   2ac00:	str	r2, [r7]
   2ac04:	add	r0, r7, #24
   2ac08:	vst1.32	{d16-d17}, [r0]
   2ac0c:	add	r0, r7, #12
   2ac10:	vst1.32	{d16-d17}, [r0]
   2ac14:	ldr	r1, [r2]
   2ac18:	add	r0, r7, #40	; 0x28
   2ac1c:	str	r0, [r7, #8]
   2ac20:	str	r1, [r7, #4]
   2ac24:	ldr	r2, [r6, #28]
   2ac28:	mov	r1, #0
   2ac2c:	bl	11174 <memset@plt>
   2ac30:	str	r6, [r7, #28]
   2ac34:	str	r5, [r7, #20]
   2ac38:	mov	r0, #1
   2ac3c:	strh	r0, [r7, #24]
   2ac40:	mov	r0, r6
   2ac44:	mov	r1, r5
   2ac48:	mov	r2, r4
   2ac4c:	pop	{r4, r5, r6, r7, fp, lr}
   2ac50:	b	2abac <fputs@plt+0x197f8>
   2ac54:	push	{r4, r5, fp, lr}
   2ac58:	add	fp, sp, #8
   2ac5c:	sub	sp, sp, #8
   2ac60:	mov	ip, r3
   2ac64:	ldrh	r3, [r0, #66]	; 0x42
   2ac68:	orr	lr, r3, r3, lsl #16
   2ac6c:	movw	r3, #65024	; 0xfe00
   2ac70:	movt	r3, #1
   2ac74:	and	r3, lr, r3
   2ac78:	orr	lr, r3, #24
   2ac7c:	sub	r1, r1, #1
   2ac80:	mov	r4, #0
   2ac84:	mov	r5, #56	; 0x38
   2ac88:	umlal	r5, r4, lr, r1
   2ac8c:	ldr	r0, [r0, #8]
   2ac90:	str	r5, [sp]
   2ac94:	str	r4, [sp, #4]
   2ac98:	cmp	r3, r2
   2ac9c:	movlt	r2, r3
   2aca0:	mov	r1, ip
   2aca4:	bl	271e0 <fputs@plt+0x15e2c>
   2aca8:	sub	sp, fp, #8
   2acac:	pop	{r4, r5, fp, pc}
   2acb0:	push	{fp, lr}
   2acb4:	mov	fp, sp
   2acb8:	sub	sp, sp, #8
   2acbc:	ldr	r2, [r0, #16]
   2acc0:	ldr	r1, [r2, #128]	; 0x80
   2acc4:	ldr	r3, [r2, #144]	; 0x90
   2acc8:	sub	r1, r1, #1
   2accc:	str	r1, [r2, #128]	; 0x80
   2acd0:	str	r3, [r0, #12]
   2acd4:	str	r0, [r2, #144]	; 0x90
   2acd8:	ldr	ip, [r2, #64]	; 0x40
   2acdc:	ldr	r3, [r2, #160]	; 0xa0
   2ace0:	ldr	r2, [r0, #4]
   2ace4:	ldr	r0, [r0, #20]
   2ace8:	str	r2, [sp]
   2acec:	sub	r0, r0, #1
   2acf0:	umull	r2, r1, r0, r3
   2acf4:	asr	r3, r3, #31
   2acf8:	mla	r3, r0, r3, r1
   2acfc:	mov	r0, ip
   2ad00:	bl	28be0 <fputs@plt+0x1782c>
   2ad04:	mov	sp, fp
   2ad08:	pop	{fp, pc}
   2ad0c:	ldr	r1, [r0, #28]
   2ad10:	ldr	r2, [r1, #12]
   2ad14:	sub	r2, r2, #1
   2ad18:	str	r2, [r1, #12]
   2ad1c:	ldrh	r1, [r0, #26]
   2ad20:	sub	r1, r1, #1
   2ad24:	strh	r1, [r0, #26]
   2ad28:	movw	r2, #65535	; 0xffff
   2ad2c:	tst	r1, r2
   2ad30:	bxne	lr
   2ad34:	ldrb	r1, [r0, #24]
   2ad38:	tst	r1, #1
   2ad3c:	bne	2ad54 <fputs@plt+0x199a0>
   2ad40:	ldr	r1, [r0, #36]	; 0x24
   2ad44:	cmp	r1, #0
   2ad48:	beq	2ad58 <fputs@plt+0x199a4>
   2ad4c:	mov	r1, #3
   2ad50:	b	279b8 <fputs@plt+0x16604>
   2ad54:	b	27aa4 <fputs@plt+0x166f0>
   2ad58:	bx	lr
   2ad5c:	push	{r4, sl, fp, lr}
   2ad60:	add	fp, sp, #8
   2ad64:	mov	r4, r0
   2ad68:	ldr	r0, [r0, #128]	; 0x80
   2ad6c:	cmp	r0, #0
   2ad70:	popne	{r4, sl, fp, pc}
   2ad74:	ldr	r0, [r4, #212]	; 0xd4
   2ad78:	bl	28424 <fputs@plt+0x17070>
   2ad7c:	cmp	r0, #0
   2ad80:	beq	2ad88 <fputs@plt+0x199d4>
   2ad84:	pop	{r4, sl, fp, pc}
   2ad88:	mov	r0, r4
   2ad8c:	pop	{r4, sl, fp, lr}
   2ad90:	b	288a8 <fputs@plt+0x174f4>
   2ad94:	push	{r4, r5, r6, r7, fp, lr}
   2ad98:	add	fp, sp, #16
   2ad9c:	sub	sp, sp, #128	; 0x80
   2ada0:	mov	r4, r0
   2ada4:	vmov.i32	q8, #0	; 0x00000000
   2ada8:	mov	r0, #112	; 0x70
   2adac:	mov	r5, sp
   2adb0:	mov	r1, r5
   2adb4:	vst1.64	{d16-d17}, [r1], r0
   2adb8:	vst1.64	{d16-d17}, [r1]
   2adbc:	add	r0, r5, #96	; 0x60
   2adc0:	vst1.64	{d16-d17}, [r0]
   2adc4:	add	r0, r5, #80	; 0x50
   2adc8:	vst1.64	{d16-d17}, [r0]
   2adcc:	add	r0, r5, #64	; 0x40
   2add0:	vst1.64	{d16-d17}, [r0]
   2add4:	add	r0, r5, #48	; 0x30
   2add8:	vst1.64	{d16-d17}, [r0]
   2addc:	add	r0, r5, #32
   2ade0:	vst1.64	{d16-d17}, [r0]
   2ade4:	add	r0, r5, #16
   2ade8:	vst1.64	{d16-d17}, [r0]
   2adec:	cmp	r4, #0
   2adf0:	beq	2ae54 <fputs@plt+0x19aa0>
   2adf4:	mov	r6, #0
   2adf8:	mov	r1, r4
   2adfc:	ldr	r4, [r4, #12]
   2ae00:	str	r6, [r1, #12]
   2ae04:	mov	r7, #0
   2ae08:	ldr	r0, [r5, r7, lsl #2]
   2ae0c:	cmp	r0, #0
   2ae10:	beq	2ae48 <fputs@plt+0x19a94>
   2ae14:	bl	2ae78 <fputs@plt+0x19ac4>
   2ae18:	mov	r1, r0
   2ae1c:	str	r6, [r5, r7, lsl #2]
   2ae20:	add	r7, r7, #1
   2ae24:	cmp	r7, #31
   2ae28:	bcc	2ae08 <fputs@plt+0x19a54>
   2ae2c:	bne	2ae3c <fputs@plt+0x19a88>
   2ae30:	ldr	r0, [r5, r7, lsl #2]
   2ae34:	bl	2ae78 <fputs@plt+0x19ac4>
   2ae38:	str	r0, [r5, r7, lsl #2]
   2ae3c:	cmp	r4, #0
   2ae40:	bne	2adf8 <fputs@plt+0x19a44>
   2ae44:	b	2ae54 <fputs@plt+0x19aa0>
   2ae48:	str	r1, [r5, r7, lsl #2]
   2ae4c:	cmp	r4, #0
   2ae50:	bne	2adf8 <fputs@plt+0x19a44>
   2ae54:	mov	r4, #1
   2ae58:	ldr	r0, [sp]
   2ae5c:	ldr	r1, [r5, r4, lsl #2]
   2ae60:	bl	2ae78 <fputs@plt+0x19ac4>
   2ae64:	add	r4, r4, #1
   2ae68:	cmp	r4, #32
   2ae6c:	bne	2ae5c <fputs@plt+0x19aa8>
   2ae70:	sub	sp, fp, #16
   2ae74:	pop	{r4, r5, r6, r7, fp, pc}
   2ae78:	push	{r4, sl, fp, lr}
   2ae7c:	add	fp, sp, #8
   2ae80:	sub	sp, sp, #40	; 0x28
   2ae84:	cmp	r1, #0
   2ae88:	mov	r2, r1
   2ae8c:	movwne	r2, #1
   2ae90:	cmp	r0, #0
   2ae94:	mov	r4, r0
   2ae98:	movwne	r4, #1
   2ae9c:	mov	ip, sp
   2aea0:	cmpne	r1, #0
   2aea4:	bne	2aeb4 <fputs@plt+0x19b00>
   2aea8:	mov	lr, r0
   2aeac:	mov	r3, r1
   2aeb0:	b	2af18 <fputs@plt+0x19b64>
   2aeb4:	mov	ip, sp
   2aeb8:	ldr	r2, [r1, #20]
   2aebc:	ldr	r3, [r0, #20]
   2aec0:	cmp	r3, r2
   2aec4:	bcs	2aedc <fputs@plt+0x19b28>
   2aec8:	str	r0, [ip, #12]
   2aecc:	ldr	lr, [r0, #12]
   2aed0:	mov	r3, r1
   2aed4:	mov	ip, r0
   2aed8:	b	2aeec <fputs@plt+0x19b38>
   2aedc:	str	r1, [ip, #12]
   2aee0:	ldr	r3, [r1, #12]
   2aee4:	mov	lr, r0
   2aee8:	mov	ip, r1
   2aeec:	cmp	r3, #0
   2aef0:	mov	r2, r3
   2aef4:	movwne	r2, #1
   2aef8:	cmp	lr, #0
   2aefc:	mov	r4, lr
   2af00:	movwne	r4, #1
   2af04:	beq	2af18 <fputs@plt+0x19b64>
   2af08:	cmp	r3, #0
   2af0c:	mov	r1, r3
   2af10:	mov	r0, lr
   2af14:	bne	2aeb8 <fputs@plt+0x19b04>
   2af18:	cmp	r2, #0
   2af1c:	moveq	r3, r2
   2af20:	cmp	r4, #0
   2af24:	movne	r3, lr
   2af28:	str	r3, [ip, #12]
   2af2c:	ldr	r0, [sp, #12]
   2af30:	sub	sp, fp, #8
   2af34:	pop	{r4, sl, fp, pc}
   2af38:	push	{r4, r5, fp, lr}
   2af3c:	add	fp, sp, #8
   2af40:	sub	sp, sp, #16
   2af44:	stm	sp, {r2, r3}
   2af48:	add	r1, sp, #12
   2af4c:	mov	r2, #4
   2af50:	bl	271e0 <fputs@plt+0x15e2c>
   2af54:	mov	r4, r0
   2af58:	cmp	r0, #0
   2af5c:	bne	2af70 <fputs@plt+0x19bbc>
   2af60:	ldr	r5, [fp, #8]
   2af64:	add	r0, sp, #12
   2af68:	bl	244dc <fputs@plt+0x13128>
   2af6c:	str	r0, [r5]
   2af70:	mov	r0, r4
   2af74:	sub	sp, fp, #8
   2af78:	pop	{r4, r5, fp, pc}
   2af7c:	cmp	r0, #0
   2af80:	moveq	r0, #0
   2af84:	bxeq	lr
   2af88:	push	{fp, lr}
   2af8c:	mov	fp, sp
   2af90:	bl	25040 <fputs@plt+0x13c8c>
   2af94:	cmp	r0, #0
   2af98:	movwne	r0, #1
   2af9c:	pop	{fp, pc}
   2afa0:	mov	r2, r0
   2afa4:	ldr	r0, [r0, #52]	; 0x34
   2afa8:	ldr	r2, [r2, #160]	; 0xa0
   2afac:	cmp	r2, #201	; 0xc9
   2afb0:	bxlt	lr
   2afb4:	sub	r1, r1, #200	; 0xc8
   2afb8:	ldrb	r3, [r1, r2]
   2afbc:	add	r0, r0, r3
   2afc0:	sub	r3, r2, #200	; 0xc8
   2afc4:	cmp	r2, #400	; 0x190
   2afc8:	mov	r2, r3
   2afcc:	bgt	2afb8 <fputs@plt+0x19c04>
   2afd0:	bx	lr
   2afd4:	ldrh	r1, [r0, #24]
   2afd8:	tst	r1, #33	; 0x21
   2afdc:	bxeq	lr
   2afe0:	movw	r2, #65503	; 0xffdf
   2afe4:	and	r2, r1, r2
   2afe8:	strh	r2, [r0, #24]
   2afec:	tst	r1, #1
   2aff0:	bne	2aff8 <fputs@plt+0x19c44>
   2aff4:	bx	lr
   2aff8:	eor	r1, r2, #3
   2affc:	strh	r1, [r0, #24]
   2b000:	mov	r1, #2
   2b004:	b	279b8 <fputs@plt+0x16604>
   2b008:	push	{r4, r5, r6, r7, fp, lr}
   2b00c:	add	fp, sp, #16
   2b010:	sub	sp, sp, #40	; 0x28
   2b014:	mov	r7, r2
   2b018:	mov	r4, r1
   2b01c:	mov	r5, r0
   2b020:	mov	r0, #0
   2b024:	strb	r0, [r1]
   2b028:	add	r1, sp, #24
   2b02c:	mov	r0, r5
   2b030:	bl	271d4 <fputs@plt+0x15e20>
   2b034:	cmp	r0, #0
   2b038:	bne	2b070 <fputs@plt+0x19cbc>
   2b03c:	ldr	r1, [sp, #24]
   2b040:	ldr	r3, [sp, #28]
   2b044:	subs	r2, r1, #16
   2b048:	sbcs	r2, r3, #0
   2b04c:	blt	2b070 <fputs@plt+0x19cbc>
   2b050:	sub	r0, fp, #20
   2b054:	str	r0, [sp]
   2b058:	subs	r2, r1, #16
   2b05c:	sbc	r3, r3, #0
   2b060:	mov	r0, r5
   2b064:	bl	2af38 <fputs@plt+0x19b84>
   2b068:	cmp	r0, #0
   2b06c:	beq	2b078 <fputs@plt+0x19cc4>
   2b070:	sub	sp, fp, #16
   2b074:	pop	{r4, r5, r6, r7, fp, pc}
   2b078:	mov	r0, #0
   2b07c:	ldr	r6, [fp, #-20]	; 0xffffffec
   2b080:	cmp	r6, r7
   2b084:	bcs	2b070 <fputs@plt+0x19cbc>
   2b088:	cmp	r6, #0
   2b08c:	beq	2b070 <fputs@plt+0x19cbc>
   2b090:	ldr	r0, [sp, #24]
   2b094:	ldr	r1, [sp, #28]
   2b098:	add	r2, sp, #20
   2b09c:	str	r2, [sp]
   2b0a0:	subs	r2, r0, #12
   2b0a4:	sbc	r3, r1, #0
   2b0a8:	mov	r0, r5
   2b0ac:	bl	2af38 <fputs@plt+0x19b84>
   2b0b0:	cmp	r0, #0
   2b0b4:	bne	2b070 <fputs@plt+0x19cbc>
   2b0b8:	ldr	r0, [sp, #24]
   2b0bc:	ldr	r1, [sp, #28]
   2b0c0:	subs	r0, r0, #8
   2b0c4:	sbc	r1, r1, #0
   2b0c8:	stm	sp, {r0, r1}
   2b0cc:	add	r1, sp, #12
   2b0d0:	mov	r0, r5
   2b0d4:	mov	r2, #8
   2b0d8:	bl	271e0 <fputs@plt+0x15e2c>
   2b0dc:	cmp	r0, #0
   2b0e0:	bne	2b070 <fputs@plt+0x19cbc>
   2b0e4:	add	r0, sp, #12
   2b0e8:	movw	r1, #3892	; 0xf34
   2b0ec:	movt	r1, #8
   2b0f0:	mov	r2, #8
   2b0f4:	bl	110e4 <memcmp@plt>
   2b0f8:	cmp	r0, #0
   2b0fc:	mov	r0, #0
   2b100:	bne	2b070 <fputs@plt+0x19cbc>
   2b104:	mvn	r0, #0
   2b108:	mvn	r1, #15
   2b10c:	subs	r1, r1, r6
   2b110:	sbc	r0, r0, #0
   2b114:	ldr	r2, [sp, #24]
   2b118:	ldr	r3, [sp, #28]
   2b11c:	adds	r1, r1, r2
   2b120:	adc	r0, r0, r3
   2b124:	str	r1, [sp]
   2b128:	str	r0, [sp, #4]
   2b12c:	mov	r0, r5
   2b130:	mov	r1, r4
   2b134:	mov	r2, r6
   2b138:	bl	271e0 <fputs@plt+0x15e2c>
   2b13c:	cmp	r0, #0
   2b140:	bne	2b070 <fputs@plt+0x19cbc>
   2b144:	ldr	r0, [sp, #20]
   2b148:	mov	r1, r4
   2b14c:	ldrb	r2, [r1], #1
   2b150:	sub	r0, r0, r2
   2b154:	subs	r6, r6, #1
   2b158:	bne	2b14c <fputs@plt+0x19d98>
   2b15c:	str	r0, [sp, #20]
   2b160:	cmp	r0, #0
   2b164:	movne	r0, #0
   2b168:	strne	r0, [fp, #-20]	; 0xffffffec
   2b16c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2b170:	mov	r0, #0
   2b174:	strb	r0, [r4, r1]
   2b178:	sub	sp, fp, #16
   2b17c:	pop	{r4, r5, r6, r7, fp, pc}
   2b180:	ldr	ip, [r0, #32]
   2b184:	bx	ip
   2b188:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2b18c:	add	fp, sp, #24
   2b190:	sub	sp, sp, #16
   2b194:	mov	r4, r1
   2b198:	mov	r5, r0
   2b19c:	ldr	r2, [r0, #64]	; 0x40
   2b1a0:	ldr	r1, [r2]
   2b1a4:	mov	r0, #0
   2b1a8:	cmp	r1, #0
   2b1ac:	beq	2b280 <fputs@plt+0x19ecc>
   2b1b0:	ldrb	r1, [r5, #17]
   2b1b4:	sub	r1, r1, #1
   2b1b8:	uxtb	r1, r1
   2b1bc:	cmp	r1, #3
   2b1c0:	bcc	2b280 <fputs@plt+0x19ecc>
   2b1c4:	ldr	r6, [r5, #160]	; 0xa0
   2b1c8:	add	r1, sp, #8
   2b1cc:	mov	r0, r2
   2b1d0:	bl	271d4 <fputs@plt+0x15e20>
   2b1d4:	cmp	r0, #0
   2b1d8:	bne	2b280 <fputs@plt+0x19ecc>
   2b1dc:	umull	r7, r0, r6, r4
   2b1e0:	asr	r1, r6, #31
   2b1e4:	mla	r8, r1, r4, r0
   2b1e8:	ldr	r1, [sp, #8]
   2b1ec:	ldr	r2, [sp, #12]
   2b1f0:	eor	r0, r2, r8
   2b1f4:	eor	r3, r1, r7
   2b1f8:	orrs	r0, r3, r0
   2b1fc:	mov	r0, #0
   2b200:	beq	2b280 <fputs@plt+0x19ecc>
   2b204:	subs	r0, r7, r1
   2b208:	sbcs	r0, r8, r2
   2b20c:	bge	2b22c <fputs@plt+0x19e78>
   2b210:	ldr	r0, [r5, #64]	; 0x40
   2b214:	mov	r2, r7
   2b218:	mov	r3, r8
   2b21c:	bl	2752c <fputs@plt+0x16178>
   2b220:	cmp	r0, #0
   2b224:	bne	2b280 <fputs@plt+0x19ecc>
   2b228:	b	2b278 <fputs@plt+0x19ec4>
   2b22c:	adds	r0, r1, r6
   2b230:	adc	r1, r2, r6, asr #31
   2b234:	subs	r0, r7, r0
   2b238:	sbcs	r0, r8, r1
   2b23c:	blt	2b278 <fputs@plt+0x19ec4>
   2b240:	ldr	r9, [r5, #208]	; 0xd0
   2b244:	mov	r0, r9
   2b248:	mov	r1, #0
   2b24c:	mov	r2, r6
   2b250:	bl	11174 <memset@plt>
   2b254:	subs	r1, r7, r6
   2b258:	sbc	r2, r8, r6, asr #31
   2b25c:	ldr	r0, [r5, #64]	; 0x40
   2b260:	stm	sp, {r1, r2}
   2b264:	mov	r1, r9
   2b268:	mov	r2, r6
   2b26c:	bl	17c34 <fputs@plt+0x6880>
   2b270:	cmp	r0, #0
   2b274:	bne	2b280 <fputs@plt+0x19ecc>
   2b278:	str	r4, [r5, #36]	; 0x24
   2b27c:	mov	r0, #0
   2b280:	sub	sp, fp, #24
   2b284:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2b288:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b28c:	add	fp, sp, #28
   2b290:	sub	sp, sp, #36	; 0x24
   2b294:	mov	r8, r1
   2b298:	ldr	r6, [r0]
   2b29c:	ldr	r1, [r6, #4]
   2b2a0:	lsl	r0, r1, #1
   2b2a4:	sbfx	r1, r1, #30, #1
   2b2a8:	bl	167c0 <fputs@plt+0x540c>
   2b2ac:	cmp	r0, #0
   2b2b0:	beq	2b314 <fputs@plt+0x19f60>
   2b2b4:	mov	r4, r0
   2b2b8:	ldr	r9, [r6, #4]
   2b2bc:	mov	r5, #0
   2b2c0:	str	r5, [sp]
   2b2c4:	mov	r0, r6
   2b2c8:	mov	r1, r8
   2b2cc:	mov	r2, r4
   2b2d0:	movw	r3, #16385	; 0x4001
   2b2d4:	bl	24754 <fputs@plt+0x133a0>
   2b2d8:	cmp	r0, #0
   2b2dc:	bne	2b2f4 <fputs@plt+0x19f40>
   2b2e0:	add	r1, sp, #24
   2b2e4:	mov	r0, r4
   2b2e8:	bl	271d4 <fputs@plt+0x15e20>
   2b2ec:	cmp	r0, #0
   2b2f0:	beq	2b32c <fputs@plt+0x19f78>
   2b2f4:	mov	r7, r0
   2b2f8:	mov	r0, r5
   2b2fc:	bl	14168 <fputs@plt+0x2db4>
   2b300:	mov	r0, r4
   2b304:	bl	24908 <fputs@plt+0x13554>
   2b308:	mov	r0, r4
   2b30c:	bl	14168 <fputs@plt+0x2db4>
   2b310:	b	2b320 <fputs@plt+0x19f6c>
   2b314:	mov	r0, #0
   2b318:	bl	14168 <fputs@plt+0x2db4>
   2b31c:	mov	r7, #7
   2b320:	mov	r0, r7
   2b324:	sub	sp, fp, #28
   2b328:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b32c:	ldr	r0, [r6, #8]
   2b330:	add	r2, r0, #1
   2b334:	ldr	r0, [sp, #24]
   2b338:	ldr	r1, [sp, #28]
   2b33c:	adds	r0, r0, r2
   2b340:	str	r2, [sp, #16]
   2b344:	adc	r1, r1, r2, asr #31
   2b348:	adds	r0, r0, #1
   2b34c:	adc	r1, r1, #0
   2b350:	bl	140d0 <fputs@plt+0x2d1c>
   2b354:	cmp	r0, #0
   2b358:	beq	2b394 <fputs@plt+0x19fe0>
   2b35c:	mov	sl, r0
   2b360:	ldr	r5, [sp, #24]
   2b364:	mov	r0, #0
   2b368:	str	r0, [sp]
   2b36c:	str	r0, [sp, #4]
   2b370:	mov	r0, r4
   2b374:	mov	r1, sl
   2b378:	mov	r2, r5
   2b37c:	bl	271e0 <fputs@plt+0x15e2c>
   2b380:	cmp	r0, #0
   2b384:	beq	2b39c <fputs@plt+0x19fe8>
   2b388:	mov	r7, r0
   2b38c:	mov	r5, sl
   2b390:	b	2b2f8 <fputs@plt+0x19f44>
   2b394:	mov	r7, #7
   2b398:	b	2b2f8 <fputs@plt+0x19f44>
   2b39c:	ldr	r0, [sp, #24]
   2b3a0:	mov	r1, #0
   2b3a4:	strb	r1, [sl, r0]
   2b3a8:	ldr	r0, [sp, #24]
   2b3ac:	ldr	r1, [sp, #28]
   2b3b0:	subs	r0, r0, #1
   2b3b4:	sbcs	r0, r1, #0
   2b3b8:	blt	2b494 <fputs@plt+0x1a0e0>
   2b3bc:	add	r0, r4, r9
   2b3c0:	str	r0, [sp, #12]
   2b3c4:	add	r0, sl, r5
   2b3c8:	add	r5, r0, #1
   2b3cc:	mov	r9, sl
   2b3d0:	str	sl, [sp, #8]
   2b3d4:	mov	r0, r6
   2b3d8:	mov	r1, r9
   2b3dc:	mov	r2, #0
   2b3e0:	add	r3, sp, #20
   2b3e4:	bl	2b180 <fputs@plt+0x19dcc>
   2b3e8:	cmp	r0, #0
   2b3ec:	bne	2b4ac <fputs@plt+0x1a0f8>
   2b3f0:	ldr	r0, [sp, #20]
   2b3f4:	cmp	r0, #0
   2b3f8:	beq	2b46c <fputs@plt+0x1a0b8>
   2b3fc:	mov	r0, #0
   2b400:	str	r0, [sp]
   2b404:	mov	r0, r6
   2b408:	mov	r1, r9
   2b40c:	ldr	sl, [sp, #12]
   2b410:	mov	r2, sl
   2b414:	movw	r3, #2049	; 0x801
   2b418:	bl	24754 <fputs@plt+0x133a0>
   2b41c:	cmp	r0, #0
   2b420:	bne	2b4b4 <fputs@plt+0x1a100>
   2b424:	mov	r0, sl
   2b428:	mov	r1, r5
   2b42c:	ldr	r2, [sp, #16]
   2b430:	bl	2b008 <fputs@plt+0x19c54>
   2b434:	mov	r7, r0
   2b438:	mov	r0, sl
   2b43c:	bl	24908 <fputs@plt+0x13554>
   2b440:	cmp	r7, #0
   2b444:	bne	2b4b8 <fputs@plt+0x1a104>
   2b448:	ldrb	r0, [r5]
   2b44c:	cmp	r0, #0
   2b450:	ldr	sl, [sp, #8]
   2b454:	beq	2b46c <fputs@plt+0x1a0b8>
   2b458:	mov	r0, r5
   2b45c:	mov	r1, r8
   2b460:	bl	11390 <strcmp@plt>
   2b464:	cmp	r0, #0
   2b468:	beq	2b4c0 <fputs@plt+0x1a10c>
   2b46c:	mov	r0, r9
   2b470:	bl	1358c <fputs@plt+0x21d8>
   2b474:	add	r0, r9, r0
   2b478:	add	r9, r0, #1
   2b47c:	sub	r0, r9, sl
   2b480:	ldr	r1, [sp, #24]
   2b484:	ldr	r2, [sp, #28]
   2b488:	subs	r1, r0, r1
   2b48c:	rscs	r0, r2, r0, asr #31
   2b490:	blt	2b3d4 <fputs@plt+0x1a020>
   2b494:	mov	r0, r4
   2b498:	bl	24908 <fputs@plt+0x13554>
   2b49c:	mov	r0, r6
   2b4a0:	mov	r1, r8
   2b4a4:	mov	r2, #0
   2b4a8:	bl	28b80 <fputs@plt+0x177cc>
   2b4ac:	mov	r7, r0
   2b4b0:	b	2b4c4 <fputs@plt+0x1a110>
   2b4b4:	mov	r7, r0
   2b4b8:	ldr	sl, [sp, #8]
   2b4bc:	b	2b4c4 <fputs@plt+0x1a110>
   2b4c0:	mov	r7, #0
   2b4c4:	mov	r0, sl
   2b4c8:	bl	14168 <fputs@plt+0x2db4>
   2b4cc:	cmp	r4, #0
   2b4d0:	bne	2b300 <fputs@plt+0x19f4c>
   2b4d4:	b	2b320 <fputs@plt+0x19f6c>
   2b4d8:	push	{r4, r5, r6, sl, fp, lr}
   2b4dc:	add	fp, sp, #16
   2b4e0:	sub	sp, sp, #16
   2b4e4:	mov	r4, r0
   2b4e8:	ldr	r3, [r0, #84]	; 0x54
   2b4ec:	ldr	r0, [r0, #80]	; 0x50
   2b4f0:	orrs	r0, r0, r3
   2b4f4:	moveq	r0, #0
   2b4f8:	subeq	sp, fp, #16
   2b4fc:	popeq	{r4, r5, r6, sl, fp, pc}
   2b500:	ldr	r0, [r4, #68]	; 0x44
   2b504:	ldr	r6, [r4, #168]	; 0xa8
   2b508:	ldr	r5, [r4, #172]	; 0xac
   2b50c:	cmp	r1, #0
   2b510:	bne	2b544 <fputs@plt+0x1a190>
   2b514:	orrs	r1, r6, r5
   2b518:	beq	2b544 <fputs@plt+0x1a190>
   2b51c:	mov	r1, #0
   2b520:	str	r1, [sp]
   2b524:	str	r1, [sp, #4]
   2b528:	movw	r1, #3901	; 0xf3d
   2b52c:	movt	r1, #8
   2b530:	mov	r2, #28
   2b534:	bl	17c34 <fputs@plt+0x6880>
   2b538:	cmp	r0, #0
   2b53c:	bne	2b5c4 <fputs@plt+0x1a210>
   2b540:	b	2b558 <fputs@plt+0x1a1a4>
   2b544:	mov	r2, #0
   2b548:	mov	r3, #0
   2b54c:	bl	2752c <fputs@plt+0x16178>
   2b550:	cmp	r0, #0
   2b554:	bne	2b5c4 <fputs@plt+0x1a210>
   2b558:	ldrb	r1, [r4, #7]
   2b55c:	mov	r0, #0
   2b560:	cmp	r1, #0
   2b564:	bne	2b578 <fputs@plt+0x1a1c4>
   2b568:	ldr	r0, [r4, #68]	; 0x44
   2b56c:	ldrb	r1, [r4, #12]
   2b570:	orr	r1, r1, #16
   2b574:	bl	260ac <fputs@plt+0x14cf8>
   2b578:	subs	r1, r6, #1
   2b57c:	sbcs	r1, r5, #0
   2b580:	blt	2b5c4 <fputs@plt+0x1a210>
   2b584:	cmp	r0, #0
   2b588:	bne	2b5c4 <fputs@plt+0x1a210>
   2b58c:	ldr	r0, [r4, #68]	; 0x44
   2b590:	add	r1, sp, #8
   2b594:	bl	271d4 <fputs@plt+0x15e20>
   2b598:	cmp	r0, #0
   2b59c:	bne	2b5c4 <fputs@plt+0x1a210>
   2b5a0:	ldr	r1, [sp, #8]
   2b5a4:	ldr	r2, [sp, #12]
   2b5a8:	subs	r1, r6, r1
   2b5ac:	sbcs	r1, r5, r2
   2b5b0:	bge	2b5c4 <fputs@plt+0x1a210>
   2b5b4:	ldr	r0, [r4, #68]	; 0x44
   2b5b8:	mov	r2, r6
   2b5bc:	mov	r3, r5
   2b5c0:	bl	2752c <fputs@plt+0x16178>
   2b5c4:	sub	sp, fp, #16
   2b5c8:	pop	{r4, r5, r6, sl, fp, pc}
   2b5cc:	push	{r4, sl, fp, lr}
   2b5d0:	add	fp, sp, #8
   2b5d4:	mov	r4, r0
   2b5d8:	ldr	r0, [r0]
   2b5dc:	b	2b5e8 <fputs@plt+0x1a234>
   2b5e0:	bl	24ea8 <fputs@plt+0x13af4>
   2b5e4:	ldr	r0, [r4]
   2b5e8:	cmp	r0, #0
   2b5ec:	popeq	{r4, sl, fp, pc}
   2b5f0:	b	2b5e0 <fputs@plt+0x1a22c>
   2b5f4:	push	{r4, sl, fp, lr}
   2b5f8:	add	fp, sp, #8
   2b5fc:	mov	r4, r0
   2b600:	cmp	r1, #0
   2b604:	beq	2b62c <fputs@plt+0x1a278>
   2b608:	cmp	r1, #1
   2b60c:	blt	2b660 <fputs@plt+0x1a2ac>
   2b610:	ldrsh	r0, [r4, #40]	; 0x28
   2b614:	add	r1, r0, #3
   2b618:	mov	r0, r4
   2b61c:	bl	26714 <fputs@plt+0x15360>
   2b620:	mov	r0, #1
   2b624:	strb	r0, [r4, #43]	; 0x2b
   2b628:	pop	{r4, sl, fp, pc}
   2b62c:	ldrb	r0, [r4, #43]	; 0x2b
   2b630:	cmp	r0, #0
   2b634:	moveq	r0, #0
   2b638:	popeq	{r4, sl, fp, pc}
   2b63c:	mov	r0, #0
   2b640:	strb	r0, [r4, #43]	; 0x2b
   2b644:	ldrsh	r0, [r4, #40]	; 0x28
   2b648:	add	r1, r0, #3
   2b64c:	mov	r0, r4
   2b650:	bl	26b5c <fputs@plt+0x157a8>
   2b654:	cmp	r0, #0
   2b658:	movne	r0, #1
   2b65c:	strbne	r0, [r4, #43]	; 0x2b
   2b660:	ldrb	r0, [r4, #43]	; 0x2b
   2b664:	clz	r0, r0
   2b668:	lsr	r0, r0, #5
   2b66c:	pop	{r4, sl, fp, pc}
   2b670:	push	{r4, r5, fp, lr}
   2b674:	add	fp, sp, #8
   2b678:	str	r1, [r0, #16]
   2b67c:	movw	r1, #37176	; 0x9138
   2b680:	movt	r1, #9
   2b684:	ldr	r5, [r1, #128]	; 0x80
   2b688:	ldr	r4, [r0, #44]	; 0x2c
   2b68c:	bl	24a08 <fputs@plt+0x13654>
   2b690:	mov	r1, r0
   2b694:	mov	r0, r4
   2b698:	mov	r2, r5
   2b69c:	pop	{r4, r5, fp, lr}
   2b6a0:	bx	r2
   2b6a4:	push	{fp, lr}
   2b6a8:	mov	fp, sp
   2b6ac:	ldrb	r3, [r0, #9]
   2b6b0:	cmp	r3, #0
   2b6b4:	beq	2b738 <fputs@plt+0x1a384>
   2b6b8:	ldr	ip, [r0, #4]
   2b6bc:	ldr	r3, [ip, #76]	; 0x4c
   2b6c0:	cmp	r3, r0
   2b6c4:	beq	2b6d8 <fputs@plt+0x1a324>
   2b6c8:	ldrb	lr, [ip, #22]
   2b6cc:	movw	r3, #262	; 0x106
   2b6d0:	tst	lr, #32
   2b6d4:	bne	2b73c <fputs@plt+0x1a388>
   2b6d8:	ldr	lr, [ip, #72]	; 0x48
   2b6dc:	cmp	lr, #0
   2b6e0:	bne	2b6f4 <fputs@plt+0x1a340>
   2b6e4:	b	2b738 <fputs@plt+0x1a384>
   2b6e8:	ldr	lr, [lr, #12]
   2b6ec:	cmp	lr, #0
   2b6f0:	beq	2b738 <fputs@plt+0x1a384>
   2b6f4:	ldr	r3, [lr]
   2b6f8:	cmp	r3, r0
   2b6fc:	beq	2b6e8 <fputs@plt+0x1a334>
   2b700:	ldr	r3, [lr, #4]
   2b704:	cmp	r3, r1
   2b708:	bne	2b6e8 <fputs@plt+0x1a334>
   2b70c:	ldrb	r3, [lr, #8]
   2b710:	cmp	r3, r2
   2b714:	beq	2b6e8 <fputs@plt+0x1a334>
   2b718:	movw	r3, #262	; 0x106
   2b71c:	cmp	r2, #2
   2b720:	bne	2b73c <fputs@plt+0x1a388>
   2b724:	ldrh	r0, [ip, #22]
   2b728:	orr	r0, r0, #64	; 0x40
   2b72c:	strh	r0, [ip, #22]
   2b730:	mov	r0, r3
   2b734:	pop	{fp, pc}
   2b738:	mov	r3, #0
   2b73c:	mov	r0, r3
   2b740:	pop	{fp, pc}
   2b744:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b748:	add	fp, sp, #28
   2b74c:	sub	sp, sp, #12
   2b750:	mov	r4, r0
   2b754:	mov	r0, #0
   2b758:	str	r0, [sp, #4]
   2b75c:	ldr	r0, [r4]
   2b760:	bl	2bc20 <fputs@plt+0x1a86c>
   2b764:	mov	r7, r0
   2b768:	cmp	r0, #0
   2b76c:	bne	2b9e8 <fputs@plt+0x1a634>
   2b770:	add	r2, sp, #8
   2b774:	mov	r0, r4
   2b778:	mov	r1, #1
   2b77c:	mov	r3, #0
   2b780:	bl	2bf4c <fputs@plt+0x1ab98>
   2b784:	mov	r7, r0
   2b788:	cmp	r0, #0
   2b78c:	bne	2b9e8 <fputs@plt+0x1a634>
   2b790:	ldr	r6, [sp, #8]
   2b794:	ldr	r0, [r6, #56]	; 0x38
   2b798:	add	r0, r0, #28
   2b79c:	bl	244dc <fputs@plt+0x13128>
   2b7a0:	mov	r5, r0
   2b7a4:	ldr	r0, [r4]
   2b7a8:	add	r1, sp, #4
   2b7ac:	bl	179fc <fputs@plt+0x6648>
   2b7b0:	cmp	r5, #0
   2b7b4:	beq	2b7d8 <fputs@plt+0x1a424>
   2b7b8:	ldr	r0, [r6, #56]	; 0x38
   2b7bc:	ldr	r1, [r0, #24]
   2b7c0:	ldr	r0, [r0, #92]	; 0x5c
   2b7c4:	cmp	r1, r0
   2b7c8:	ldrne	r5, [sp, #4]
   2b7cc:	cmp	r5, #1
   2b7d0:	bge	2b7e4 <fputs@plt+0x1a430>
   2b7d4:	b	2b97c <fputs@plt+0x1a5c8>
   2b7d8:	ldr	r5, [sp, #4]
   2b7dc:	cmp	r5, #1
   2b7e0:	blt	2b97c <fputs@plt+0x1a5c8>
   2b7e4:	ldr	r8, [r6, #56]	; 0x38
   2b7e8:	movw	r1, #3936	; 0xf60
   2b7ec:	movt	r1, #8
   2b7f0:	mov	r0, r8
   2b7f4:	mov	r2, #16
   2b7f8:	bl	110e4 <memcmp@plt>
   2b7fc:	mov	r7, #26
   2b800:	cmp	r0, #0
   2b804:	bne	2b8e0 <fputs@plt+0x1a52c>
   2b808:	ldrb	r0, [r8, #18]
   2b80c:	cmp	r0, #3
   2b810:	ldrhcs	r0, [r4, #22]
   2b814:	orrcs	r0, r0, #1
   2b818:	strhcs	r0, [r4, #22]
   2b81c:	ldrb	r0, [r8, #19]
   2b820:	cmp	r0, #2
   2b824:	bhi	2b8e0 <fputs@plt+0x1a52c>
   2b828:	ldrbeq	r0, [r4, #22]
   2b82c:	tsteq	r0, #16
   2b830:	beq	2b8c0 <fputs@plt+0x1a50c>
   2b834:	add	r0, r8, #21
   2b838:	movw	r1, #18110	; 0x46be
   2b83c:	movt	r1, #8
   2b840:	mov	r2, #3
   2b844:	bl	110e4 <memcmp@plt>
   2b848:	cmp	r0, #0
   2b84c:	bne	2b8e0 <fputs@plt+0x1a52c>
   2b850:	ldrb	r0, [r8, #16]
   2b854:	ldrb	r1, [r8, #17]
   2b858:	lsl	r1, r1, #16
   2b85c:	orr	r9, r1, r0, lsl #8
   2b860:	movw	r0, #257	; 0x101
   2b864:	sub	r0, r9, r0
   2b868:	lsr	r0, r0, #8
   2b86c:	cmp	r0, #254	; 0xfe
   2b870:	bhi	2b8e0 <fputs@plt+0x1a52c>
   2b874:	sub	r0, r9, #1
   2b878:	ands	r0, r0, r9
   2b87c:	bne	2b8e0 <fputs@plt+0x1a52c>
   2b880:	ldrb	r2, [r8, #20]
   2b884:	sub	r1, r9, r2
   2b888:	mov	sl, r4
   2b88c:	ldr	r0, [sl, #32]!
   2b890:	cmp	r9, r0
   2b894:	bne	2b8f4 <fputs@plt+0x1a540>
   2b898:	ldr	r0, [r4, #4]
   2b89c:	ldr	r0, [r0, #24]
   2b8a0:	tst	r0, #65536	; 0x10000
   2b8a4:	bne	2b944 <fputs@plt+0x1a590>
   2b8a8:	ldr	r0, [sp, #4]
   2b8ac:	cmp	r5, r0
   2b8b0:	ble	2b944 <fputs@plt+0x1a590>
   2b8b4:	movw	r0, #58737	; 0xe571
   2b8b8:	bl	27378 <fputs@plt+0x15fc4>
   2b8bc:	b	2b8dc <fputs@plt+0x1a528>
   2b8c0:	mov	r0, #0
   2b8c4:	str	r0, [sp]
   2b8c8:	ldr	r0, [r4]
   2b8cc:	mov	r1, sp
   2b8d0:	bl	2bf9c <fputs@plt+0x1abe8>
   2b8d4:	cmp	r0, #0
   2b8d8:	beq	2b92c <fputs@plt+0x1a578>
   2b8dc:	mov	r7, r0
   2b8e0:	mov	r0, r6
   2b8e4:	bl	2c010 <fputs@plt+0x1ac5c>
   2b8e8:	mov	r0, #0
   2b8ec:	str	r0, [r4, #12]
   2b8f0:	b	2b9e8 <fputs@plt+0x1a634>
   2b8f4:	mov	r0, r6
   2b8f8:	mov	r5, r1
   2b8fc:	mov	r6, r2
   2b900:	bl	2c010 <fputs@plt+0x1ac5c>
   2b904:	str	r9, [r4, #32]
   2b908:	str	r5, [r4, #36]	; 0x24
   2b90c:	mov	r0, r4
   2b910:	bl	2c01c <fputs@plt+0x1ac68>
   2b914:	ldr	r0, [r4]
   2b918:	mov	r1, sl
   2b91c:	mov	r2, r6
   2b920:	bl	244e8 <fputs@plt+0x13134>
   2b924:	mov	r7, r0
   2b928:	b	2b9e8 <fputs@plt+0x1a634>
   2b92c:	ldr	r0, [sp]
   2b930:	cmp	r0, #0
   2b934:	bne	2b834 <fputs@plt+0x1a480>
   2b938:	mov	r0, r6
   2b93c:	bl	2c010 <fputs@plt+0x1ac5c>
   2b940:	b	2b9e4 <fputs@plt+0x1a630>
   2b944:	cmp	r1, #480	; 0x1e0
   2b948:	bcc	2b8e0 <fputs@plt+0x1a52c>
   2b94c:	str	r9, [r4, #32]
   2b950:	str	r1, [r4, #36]	; 0x24
   2b954:	add	r0, r8, #52	; 0x34
   2b958:	bl	244dc <fputs@plt+0x13128>
   2b95c:	cmp	r0, #0
   2b960:	movwne	r0, #1
   2b964:	strb	r0, [r4, #17]
   2b968:	add	r0, r8, #64	; 0x40
   2b96c:	bl	244dc <fputs@plt+0x13128>
   2b970:	cmp	r0, #0
   2b974:	movwne	r0, #1
   2b978:	strb	r0, [r4, #18]
   2b97c:	ldr	r0, [r4, #36]	; 0x24
   2b980:	sub	r1, r0, #35	; 0x23
   2b984:	strh	r1, [r4, #28]
   2b988:	movw	r1, #64768	; 0xfd00
   2b98c:	movt	r1, #65535	; 0xffff
   2b990:	add	r1, r1, r0, lsl #6
   2b994:	movw	r2, #32897	; 0x8081
   2b998:	movt	r2, #32896	; 0x8080
   2b99c:	umull	r1, r3, r1, r2
   2b9a0:	mvn	r1, #22
   2b9a4:	add	r3, r1, r3, lsr #7
   2b9a8:	strh	r3, [r4, #24]
   2b9ac:	movw	r7, #65152	; 0xfe80
   2b9b0:	movt	r7, #65535	; 0xffff
   2b9b4:	add	r0, r7, r0, lsl #5
   2b9b8:	umull	r0, r2, r0, r2
   2b9bc:	add	r0, r1, r2, lsr #7
   2b9c0:	strh	r0, [r4, #26]
   2b9c4:	strh	r0, [r4, #30]
   2b9c8:	uxth	r0, r3
   2b9cc:	cmp	r0, #127	; 0x7f
   2b9d0:	movcs	r3, #127	; 0x7f
   2b9d4:	strb	r3, [r4, #21]
   2b9d8:	ldr	r0, [sp, #8]
   2b9dc:	str	r5, [r4, #44]	; 0x2c
   2b9e0:	str	r0, [r4, #12]
   2b9e4:	mov	r7, #0
   2b9e8:	mov	r0, r7
   2b9ec:	sub	sp, fp, #28
   2b9f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b9f4:	push	{r4, r5, fp, lr}
   2b9f8:	add	fp, sp, #8
   2b9fc:	mov	r4, r0
   2ba00:	ldr	r0, [r0, #44]	; 0x2c
   2ba04:	cmp	r0, #0
   2ba08:	bne	2bad4 <fputs@plt+0x1a720>
   2ba0c:	mov	r5, r1
   2ba10:	strb	r2, [r4, #22]
   2ba14:	ldrb	r1, [r4, #17]
   2ba18:	mov	r0, #0
   2ba1c:	cmp	r1, #1
   2ba20:	bne	2bad4 <fputs@plt+0x1a720>
   2ba24:	mov	r0, r4
   2ba28:	bl	24a54 <fputs@plt+0x136a0>
   2ba2c:	cmp	r0, #0
   2ba30:	beq	2ba80 <fputs@plt+0x1a6cc>
   2ba34:	ldrb	r0, [r4, #4]
   2ba38:	cmp	r0, #0
   2ba3c:	beq	2ba74 <fputs@plt+0x1a6c0>
   2ba40:	ldr	r0, [r4, #216]	; 0xd8
   2ba44:	mvn	r1, #0
   2ba48:	bl	2b5f4 <fputs@plt+0x1a240>
   2ba4c:	cmp	r0, #0
   2ba50:	beq	2ba74 <fputs@plt+0x1a6c0>
   2ba54:	mov	r0, r4
   2ba58:	mov	r1, #4
   2ba5c:	bl	278f0 <fputs@plt+0x1653c>
   2ba60:	cmp	r0, #0
   2ba64:	bne	2bad4 <fputs@plt+0x1a720>
   2ba68:	ldr	r0, [r4, #216]	; 0xd8
   2ba6c:	mov	r1, #1
   2ba70:	bl	2b5f4 <fputs@plt+0x1a240>
   2ba74:	ldr	r0, [r4, #216]	; 0xd8
   2ba78:	bl	2c694 <fputs@plt+0x1b2e0>
   2ba7c:	b	2baa8 <fputs@plt+0x1a6f4>
   2ba80:	mov	r0, r4
   2ba84:	mov	r1, #2
   2ba88:	bl	278f0 <fputs@plt+0x1653c>
   2ba8c:	cmp	r5, #0
   2ba90:	beq	2baa8 <fputs@plt+0x1a6f4>
   2ba94:	cmp	r0, #0
   2ba98:	bne	2baa8 <fputs@plt+0x1a6f4>
   2ba9c:	mov	r0, r4
   2baa0:	mov	r1, #4
   2baa4:	bl	278ac <fputs@plt+0x164f8>
   2baa8:	cmp	r0, #0
   2baac:	popne	{r4, r5, fp, pc}
   2bab0:	mov	r0, #0
   2bab4:	str	r0, [r4, #80]	; 0x50
   2bab8:	str	r0, [r4, #84]	; 0x54
   2babc:	mov	r1, #2
   2bac0:	strb	r1, [r4, #17]
   2bac4:	ldr	r1, [r4, #28]
   2bac8:	str	r1, [r4, #32]
   2bacc:	str	r1, [r4, #36]	; 0x24
   2bad0:	str	r1, [r4, #40]	; 0x28
   2bad4:	pop	{r4, r5, fp, pc}
   2bad8:	push	{r4, r5, r6, sl, fp, lr}
   2badc:	add	fp, sp, #16
   2bae0:	mov	r4, r0
   2bae4:	ldr	r1, [r0, #44]	; 0x2c
   2bae8:	mov	r0, #0
   2baec:	cmp	r1, #0
   2baf0:	beq	2baf8 <fputs@plt+0x1a744>
   2baf4:	pop	{r4, r5, r6, sl, fp, pc}
   2baf8:	ldr	r5, [r4, #12]
   2bafc:	ldr	r6, [r5, #56]	; 0x38
   2bb00:	ldr	r0, [r5, #72]	; 0x48
   2bb04:	bl	17a08 <fputs@plt+0x6654>
   2bb08:	cmp	r0, #0
   2bb0c:	popne	{r4, r5, r6, sl, fp, pc}
   2bb10:	movw	r0, #3936	; 0xf60
   2bb14:	movt	r0, #8
   2bb18:	vld1.64	{d16-d17}, [r0]
   2bb1c:	mov	r0, #40	; 0x28
   2bb20:	mov	r1, r6
   2bb24:	vst1.8	{d16-d17}, [r1], r0
   2bb28:	ldr	r0, [r4, #32]
   2bb2c:	lsr	r0, r0, #8
   2bb30:	strb	r0, [r6, #16]
   2bb34:	ldrh	r0, [r4, #34]	; 0x22
   2bb38:	movw	r2, #257	; 0x101
   2bb3c:	strh	r2, [r6, #18]
   2bb40:	strb	r0, [r6, #17]
   2bb44:	ldr	r0, [r4, #32]
   2bb48:	ldr	r2, [r4, #36]	; 0x24
   2bb4c:	mov	r3, #8256	; 0x2040
   2bb50:	vmov.i32	q8, #0	; 0x00000000
   2bb54:	strh	r3, [r6, #21]
   2bb58:	mov	r3, #32
   2bb5c:	strb	r3, [r6, #23]
   2bb60:	add	r3, r6, #84	; 0x54
   2bb64:	vst1.8	{d16-d17}, [r3]
   2bb68:	add	r3, r6, #72	; 0x48
   2bb6c:	vst1.8	{d16-d17}, [r3]
   2bb70:	add	r3, r6, #56	; 0x38
   2bb74:	vst1.8	{d16-d17}, [r3]
   2bb78:	vst1.8	{d16-d17}, [r1]
   2bb7c:	add	r1, r6, #24
   2bb80:	vst1.8	{d16-d17}, [r1]
   2bb84:	sub	r0, r0, r2
   2bb88:	strb	r0, [r6, #20]
   2bb8c:	mov	r0, r5
   2bb90:	mov	r1, #13
   2bb94:	bl	2c718 <fputs@plt+0x1b364>
   2bb98:	ldrh	r0, [r4, #22]
   2bb9c:	orr	r0, r0, #2
   2bba0:	strh	r0, [r4, #22]
   2bba4:	ldrb	r1, [r4, #17]
   2bba8:	add	r0, r6, #52	; 0x34
   2bbac:	bl	25704 <fputs@plt+0x14350>
   2bbb0:	ldrb	r1, [r4, #18]
   2bbb4:	add	r0, r6, #64	; 0x40
   2bbb8:	bl	25704 <fputs@plt+0x14350>
   2bbbc:	mov	r0, #1
   2bbc0:	str	r0, [r4, #44]	; 0x2c
   2bbc4:	strb	r0, [r6, #31]
   2bbc8:	mov	r0, #0
   2bbcc:	pop	{r4, r5, r6, sl, fp, pc}
   2bbd0:	ldrb	r1, [r0, #20]
   2bbd4:	cmp	r1, #0
   2bbd8:	bxne	lr
   2bbdc:	ldr	r1, [r0, #12]
   2bbe0:	cmp	r1, #0
   2bbe4:	beq	2bbf8 <fputs@plt+0x1a844>
   2bbe8:	mov	r2, #0
   2bbec:	str	r2, [r0, #12]
   2bbf0:	mov	r0, r1
   2bbf4:	b	2c68c <fputs@plt+0x1b2d8>
   2bbf8:	bx	lr
   2bbfc:	ldr	r2, [r0, #104]	; 0x68
   2bc00:	cmp	r2, r1
   2bc04:	bge	2bc18 <fputs@plt+0x1a864>
   2bc08:	ldrb	r2, [r0, #6]
   2bc0c:	cmp	r2, #0
   2bc10:	beq	2bc18 <fputs@plt+0x1a864>
   2bc14:	b	2c7e8 <fputs@plt+0x1b434>
   2bc18:	mov	r0, #0
   2bc1c:	bx	lr
   2bc20:	push	{r4, r5, r6, sl, fp, lr}
   2bc24:	add	fp, sp, #16
   2bc28:	sub	sp, sp, #32
   2bc2c:	mov	r4, r0
   2bc30:	ldrb	r0, [r0, #16]
   2bc34:	cmp	r0, #0
   2bc38:	ldrne	r5, [r4, #44]	; 0x2c
   2bc3c:	cmpne	r5, #0
   2bc40:	bne	2bcf0 <fputs@plt+0x1a93c>
   2bc44:	mov	r0, r4
   2bc48:	bl	24a54 <fputs@plt+0x136a0>
   2bc4c:	mov	r5, #0
   2bc50:	cmp	r0, #0
   2bc54:	bne	2bc64 <fputs@plt+0x1a8b0>
   2bc58:	ldrb	r0, [r4, #17]
   2bc5c:	cmp	r0, #0
   2bc60:	beq	2bcc8 <fputs@plt+0x1a914>
   2bc64:	mov	r0, r4
   2bc68:	bl	24a54 <fputs@plt+0x136a0>
   2bc6c:	cmp	r0, #0
   2bc70:	beq	2bc80 <fputs@plt+0x1a8cc>
   2bc74:	mov	r0, r4
   2bc78:	bl	2c354 <fputs@plt+0x1afa0>
   2bc7c:	mov	r5, r0
   2bc80:	cmp	r5, #0
   2bc84:	ldrbeq	r0, [r4, #17]
   2bc88:	cmpeq	r0, #0
   2bc8c:	beq	2bc9c <fputs@plt+0x1a8e8>
   2bc90:	cmp	r5, #0
   2bc94:	bne	2bce8 <fputs@plt+0x1a934>
   2bc98:	b	2bcb4 <fputs@plt+0x1a900>
   2bc9c:	add	r1, r4, #28
   2bca0:	mov	r0, r4
   2bca4:	bl	2c1f0 <fputs@plt+0x1ae3c>
   2bca8:	mov	r5, r0
   2bcac:	cmp	r5, #0
   2bcb0:	bne	2bce8 <fputs@plt+0x1a934>
   2bcb4:	mov	r0, #1
   2bcb8:	strb	r0, [r4, #24]
   2bcbc:	strb	r0, [r4, #17]
   2bcc0:	mov	r5, #0
   2bcc4:	b	2bcf0 <fputs@plt+0x1a93c>
   2bcc8:	mov	r0, #1
   2bccc:	str	r0, [fp, #-20]	; 0xffffffec
   2bcd0:	mov	r0, r4
   2bcd4:	mov	r1, #1
   2bcd8:	bl	278ac <fputs@plt+0x164f8>
   2bcdc:	mov	r5, r0
   2bce0:	cmp	r0, #0
   2bce4:	beq	2bcfc <fputs@plt+0x1a948>
   2bce8:	mov	r0, r4
   2bcec:	bl	2874c <fputs@plt+0x17398>
   2bcf0:	mov	r0, r5
   2bcf4:	sub	sp, fp, #16
   2bcf8:	pop	{r4, r5, r6, sl, fp, pc}
   2bcfc:	ldrb	r0, [r4, #18]
   2bd00:	cmp	r0, #1
   2bd04:	bhi	2bd20 <fputs@plt+0x1a96c>
   2bd08:	sub	r1, fp, #20
   2bd0c:	mov	r0, r4
   2bd10:	bl	2c04c <fputs@plt+0x1ac98>
   2bd14:	mov	r5, r0
   2bd18:	cmp	r0, #0
   2bd1c:	bne	2bce8 <fputs@plt+0x1a934>
   2bd20:	ldr	r0, [fp, #-20]	; 0xffffffec
   2bd24:	cmp	r0, #0
   2bd28:	beq	2be68 <fputs@plt+0x1aab4>
   2bd2c:	ldrb	r0, [r4, #15]
   2bd30:	mov	r5, #776	; 0x308
   2bd34:	cmp	r0, #0
   2bd38:	bne	2bce8 <fputs@plt+0x1a934>
   2bd3c:	mov	r0, r4
   2bd40:	mov	r1, #4
   2bd44:	bl	278f0 <fputs@plt+0x1653c>
   2bd48:	mov	r5, r0
   2bd4c:	cmp	r0, #0
   2bd50:	bne	2bce8 <fputs@plt+0x1a934>
   2bd54:	ldr	r0, [r4, #68]	; 0x44
   2bd58:	ldr	r0, [r0]
   2bd5c:	mov	r5, #0
   2bd60:	cmp	r0, #0
   2bd64:	beq	2bdb0 <fputs@plt+0x1a9fc>
   2bd68:	ldr	r0, [r4, #68]	; 0x44
   2bd6c:	ldr	r0, [r0]
   2bd70:	cmp	r0, #0
   2bd74:	beq	2be38 <fputs@plt+0x1aa84>
   2bd78:	mov	r0, r4
   2bd7c:	bl	2886c <fputs@plt+0x174b8>
   2bd80:	mov	r5, r0
   2bd84:	cmp	r0, #0
   2bd88:	bne	2be58 <fputs@plt+0x1aaa4>
   2bd8c:	mov	r0, r4
   2bd90:	mov	r1, #1
   2bd94:	bl	29b8c <fputs@plt+0x187d8>
   2bd98:	mov	r5, r0
   2bd9c:	mov	r0, #0
   2bda0:	strb	r0, [r4, #17]
   2bda4:	cmp	r5, #0
   2bda8:	bne	2be58 <fputs@plt+0x1aaa4>
   2bdac:	b	2be68 <fputs@plt+0x1aab4>
   2bdb0:	ldr	r6, [r4]
   2bdb4:	ldr	r1, [r4, #180]	; 0xb4
   2bdb8:	add	r3, sp, #8
   2bdbc:	mov	r0, r6
   2bdc0:	mov	r2, #0
   2bdc4:	bl	2b180 <fputs@plt+0x19dcc>
   2bdc8:	mov	r5, r0
   2bdcc:	cmp	r0, #0
   2bdd0:	bne	2bd68 <fputs@plt+0x1a9b4>
   2bdd4:	ldr	r0, [sp, #8]
   2bdd8:	cmp	r0, #0
   2bddc:	beq	2bd68 <fputs@plt+0x1a9b4>
   2bde0:	mov	r0, #0
   2bde4:	str	r0, [sp, #24]
   2bde8:	ldr	r2, [r4, #68]	; 0x44
   2bdec:	ldr	r1, [r4, #180]	; 0xb4
   2bdf0:	add	r0, sp, #24
   2bdf4:	str	r0, [sp]
   2bdf8:	mov	r0, r6
   2bdfc:	movw	r3, #2050	; 0x802
   2be00:	bl	24754 <fputs@plt+0x133a0>
   2be04:	mov	r5, r0
   2be08:	cmp	r0, #0
   2be0c:	bne	2bd68 <fputs@plt+0x1a9b4>
   2be10:	ldrb	r0, [sp, #24]
   2be14:	tst	r0, #1
   2be18:	mov	r5, #0
   2be1c:	beq	2bd68 <fputs@plt+0x1a9b4>
   2be20:	movw	r0, #49095	; 0xbfc7
   2be24:	bl	21f24 <fputs@plt+0x10b70>
   2be28:	mov	r5, r0
   2be2c:	ldr	r0, [r4, #68]	; 0x44
   2be30:	bl	24908 <fputs@plt+0x13554>
   2be34:	b	2bd68 <fputs@plt+0x1a9b4>
   2be38:	ldrb	r0, [r4, #4]
   2be3c:	cmp	r0, #0
   2be40:	bne	2be50 <fputs@plt+0x1aa9c>
   2be44:	mov	r0, r4
   2be48:	mov	r1, #1
   2be4c:	bl	29694 <fputs@plt+0x182e0>
   2be50:	cmp	r5, #0
   2be54:	beq	2be68 <fputs@plt+0x1aab4>
   2be58:	mov	r0, r4
   2be5c:	mov	r1, r5
   2be60:	bl	24efc <fputs@plt+0x13b48>
   2be64:	b	2bce8 <fputs@plt+0x1a934>
   2be68:	ldrb	r0, [r4, #13]
   2be6c:	cmp	r0, #0
   2be70:	beq	2be84 <fputs@plt+0x1aad0>
   2be74:	mov	r0, r4
   2be78:	bl	2c284 <fputs@plt+0x1aed0>
   2be7c:	mov	r5, r0
   2be80:	b	2bc64 <fputs@plt+0x1a8b0>
   2be84:	ldrb	r0, [r4, #24]
   2be88:	cmp	r0, #0
   2be8c:	beq	2be74 <fputs@plt+0x1aac0>
   2be90:	mov	r0, #0
   2be94:	str	r0, [sp, #24]
   2be98:	add	r1, sp, #24
   2be9c:	mov	r0, r4
   2bea0:	bl	2c1f0 <fputs@plt+0x1ae3c>
   2bea4:	mov	r5, r0
   2bea8:	cmp	r0, #0
   2beac:	bne	2bce8 <fputs@plt+0x1a934>
   2beb0:	ldr	r0, [sp, #24]
   2beb4:	cmp	r0, #0
   2beb8:	beq	2bef8 <fputs@plt+0x1ab44>
   2bebc:	ldr	r0, [r4, #64]	; 0x40
   2bec0:	mov	r1, #0
   2bec4:	mov	r2, #24
   2bec8:	str	r2, [sp]
   2becc:	str	r1, [sp, #4]
   2bed0:	add	r1, sp, #8
   2bed4:	mov	r2, #16
   2bed8:	bl	271e0 <fputs@plt+0x15e2c>
   2bedc:	cmp	r0, #0
   2bee0:	beq	2bf04 <fputs@plt+0x1ab50>
   2bee4:	mov	r5, r0
   2bee8:	movw	r0, #522	; 0x20a
   2beec:	cmp	r5, r0
   2bef0:	beq	2bf04 <fputs@plt+0x1ab50>
   2bef4:	b	2bce8 <fputs@plt+0x1a934>
   2bef8:	vmov.i32	q8, #0	; 0x00000000
   2befc:	add	r0, sp, #8
   2bf00:	vst1.64	{d16-d17}, [r0]
   2bf04:	add	r0, r4, #112	; 0x70
   2bf08:	add	r1, sp, #8
   2bf0c:	mov	r2, #16
   2bf10:	bl	110e4 <memcmp@plt>
   2bf14:	cmp	r0, #0
   2bf18:	beq	2be74 <fputs@plt+0x1aac0>
   2bf1c:	mov	r0, r4
   2bf20:	bl	28430 <fputs@plt+0x1707c>
   2bf24:	ldrb	r0, [r4, #23]
   2bf28:	cmp	r0, #0
   2bf2c:	beq	2be74 <fputs@plt+0x1aac0>
   2bf30:	ldr	r0, [r4, #64]	; 0x40
   2bf34:	mov	r1, #0
   2bf38:	str	r1, [sp]
   2bf3c:	mov	r2, #0
   2bf40:	mov	r3, #0
   2bf44:	bl	28be0 <fputs@plt+0x1782c>
   2bf48:	b	2be74 <fputs@plt+0x1aac0>
   2bf4c:	push	{r4, r5, r6, r7, fp, lr}
   2bf50:	add	fp, sp, #16
   2bf54:	sub	sp, sp, #8
   2bf58:	mov	r4, r2
   2bf5c:	mov	r6, r1
   2bf60:	mov	r5, r0
   2bf64:	ldr	r0, [r0]
   2bf68:	add	r2, sp, #4
   2bf6c:	bl	172c0 <fputs@plt+0x5f0c>
   2bf70:	mov	r7, r0
   2bf74:	cmp	r0, #0
   2bf78:	bne	2bf90 <fputs@plt+0x1abdc>
   2bf7c:	ldr	r0, [sp, #4]
   2bf80:	mov	r1, r6
   2bf84:	mov	r2, r5
   2bf88:	bl	2c42c <fputs@plt+0x1b078>
   2bf8c:	str	r0, [r4]
   2bf90:	mov	r0, r7
   2bf94:	sub	sp, fp, #16
   2bf98:	pop	{r4, r5, r6, r7, fp, pc}
   2bf9c:	push	{r4, sl, fp, lr}
   2bfa0:	add	fp, sp, #8
   2bfa4:	mov	r4, r0
   2bfa8:	ldrb	r0, [r0, #13]
   2bfac:	cmp	r0, #0
   2bfb0:	bne	2bfc0 <fputs@plt+0x1ac0c>
   2bfb4:	ldr	r0, [r4, #216]	; 0xd8
   2bfb8:	cmp	r0, #0
   2bfbc:	beq	2bfd0 <fputs@plt+0x1ac1c>
   2bfc0:	mov	r0, #1
   2bfc4:	str	r0, [r1]
   2bfc8:	mov	r0, #0
   2bfcc:	pop	{r4, sl, fp, pc}
   2bfd0:	mov	r0, r4
   2bfd4:	bl	2c484 <fputs@plt+0x1b0d0>
   2bfd8:	cmp	r0, #0
   2bfdc:	moveq	r0, #14
   2bfe0:	popeq	{r4, sl, fp, pc}
   2bfe4:	ldr	r0, [r4, #68]	; 0x44
   2bfe8:	bl	24908 <fputs@plt+0x13554>
   2bfec:	mov	r0, r4
   2bff0:	bl	2c4d4 <fputs@plt+0x1b120>
   2bff4:	cmp	r0, #0
   2bff8:	popne	{r4, sl, fp, pc}
   2bffc:	mov	r0, #0
   2c000:	strb	r0, [r4, #17]
   2c004:	mov	r1, #5
   2c008:	strb	r1, [r4, #5]
   2c00c:	pop	{r4, sl, fp, pc}
   2c010:	cmp	r0, #0
   2c014:	bxeq	lr
   2c018:	b	2c68c <fputs@plt+0x1b2d8>
   2c01c:	push	{r4, sl, fp, lr}
   2c020:	add	fp, sp, #8
   2c024:	mov	r4, r0
   2c028:	ldr	r0, [r0, #80]	; 0x50
   2c02c:	cmp	r0, #0
   2c030:	popeq	{r4, sl, fp, pc}
   2c034:	sub	r0, r0, #4
   2c038:	str	r0, [r4, #80]	; 0x50
   2c03c:	bl	24938 <fputs@plt+0x13584>
   2c040:	mov	r0, #0
   2c044:	str	r0, [r4, #80]	; 0x50
   2c048:	pop	{r4, sl, fp, pc}
   2c04c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2c050:	add	fp, sp, #24
   2c054:	sub	sp, sp, #24
   2c058:	mov	r5, r1
   2c05c:	mov	r4, r0
   2c060:	ldr	r8, [r0]
   2c064:	mov	r0, #1
   2c068:	str	r0, [sp, #20]
   2c06c:	ldr	r0, [r4, #68]	; 0x44
   2c070:	ldr	r6, [r0]
   2c074:	mov	r7, #0
   2c078:	str	r7, [r1]
   2c07c:	cmp	r6, #0
   2c080:	bne	2c09c <fputs@plt+0x1ace8>
   2c084:	ldr	r1, [r4, #180]	; 0xb4
   2c088:	add	r3, sp, #20
   2c08c:	mov	r0, r8
   2c090:	mov	r2, #0
   2c094:	bl	2b180 <fputs@plt+0x19dcc>
   2c098:	mov	r7, r0
   2c09c:	cmp	r7, #0
   2c0a0:	bne	2c1e4 <fputs@plt+0x1ae30>
   2c0a4:	ldr	r0, [sp, #20]
   2c0a8:	cmp	r0, #0
   2c0ac:	beq	2c1e4 <fputs@plt+0x1ae30>
   2c0b0:	mov	r0, #0
   2c0b4:	str	r0, [sp, #16]
   2c0b8:	ldr	r0, [r4, #64]	; 0x40
   2c0bc:	add	r1, sp, #16
   2c0c0:	bl	2c3c8 <fputs@plt+0x1b014>
   2c0c4:	mov	r7, r0
   2c0c8:	ldr	r0, [sp, #16]
   2c0cc:	orrs	r0, r0, r7
   2c0d0:	bne	2c1e4 <fputs@plt+0x1ae30>
   2c0d4:	add	r1, sp, #12
   2c0d8:	mov	r0, r4
   2c0dc:	bl	2c1f0 <fputs@plt+0x1ae3c>
   2c0e0:	mov	r7, r0
   2c0e4:	cmp	r0, #0
   2c0e8:	bne	2c1e4 <fputs@plt+0x1ae30>
   2c0ec:	cmp	r6, #0
   2c0f0:	ldreq	r0, [sp, #12]
   2c0f4:	cmpeq	r0, #0
   2c0f8:	beq	2c154 <fputs@plt+0x1ada0>
   2c0fc:	cmp	r6, #0
   2c100:	beq	2c19c <fputs@plt+0x1ade8>
   2c104:	mov	r1, #0
   2c108:	strb	r1, [sp, #8]
   2c10c:	ldr	r0, [r4, #68]	; 0x44
   2c110:	str	r1, [sp]
   2c114:	str	r1, [sp, #4]
   2c118:	add	r1, sp, #8
   2c11c:	mov	r2, #1
   2c120:	bl	271e0 <fputs@plt+0x15e2c>
   2c124:	movw	r1, #522	; 0x20a
   2c128:	subs	r7, r0, r1
   2c12c:	movne	r7, r0
   2c130:	cmp	r6, #0
   2c134:	bne	2c140 <fputs@plt+0x1ad8c>
   2c138:	ldr	r0, [r4, #68]	; 0x44
   2c13c:	bl	24908 <fputs@plt+0x13554>
   2c140:	ldrb	r0, [sp, #8]
   2c144:	cmp	r0, #0
   2c148:	movwne	r0, #1
   2c14c:	str	r0, [r5]
   2c150:	b	2c1e4 <fputs@plt+0x1ae30>
   2c154:	bl	27514 <fputs@plt+0x16160>
   2c158:	mov	r0, r4
   2c15c:	mov	r1, #2
   2c160:	bl	278f0 <fputs@plt+0x1653c>
   2c164:	cmp	r0, #0
   2c168:	bne	2c194 <fputs@plt+0x1ade0>
   2c16c:	ldr	r1, [r4, #180]	; 0xb4
   2c170:	mov	r0, r8
   2c174:	mov	r2, #0
   2c178:	bl	28b80 <fputs@plt+0x177cc>
   2c17c:	ldrb	r0, [r4, #4]
   2c180:	cmp	r0, #0
   2c184:	bne	2c194 <fputs@plt+0x1ade0>
   2c188:	mov	r0, r4
   2c18c:	mov	r1, #1
   2c190:	bl	29694 <fputs@plt+0x182e0>
   2c194:	bl	27538 <fputs@plt+0x16184>
   2c198:	b	2c1e0 <fputs@plt+0x1ae2c>
   2c19c:	movw	r0, #2049	; 0x801
   2c1a0:	str	r0, [sp, #8]
   2c1a4:	ldr	r2, [r4, #68]	; 0x44
   2c1a8:	ldr	r1, [r4, #180]	; 0xb4
   2c1ac:	add	r0, sp, #8
   2c1b0:	str	r0, [sp]
   2c1b4:	mov	r0, r8
   2c1b8:	movw	r3, #2049	; 0x801
   2c1bc:	bl	24754 <fputs@plt+0x133a0>
   2c1c0:	cmp	r0, #14
   2c1c4:	beq	2c1d8 <fputs@plt+0x1ae24>
   2c1c8:	mov	r7, r0
   2c1cc:	cmp	r0, #0
   2c1d0:	beq	2c104 <fputs@plt+0x1ad50>
   2c1d4:	b	2c1e4 <fputs@plt+0x1ae30>
   2c1d8:	mov	r0, #1
   2c1dc:	str	r0, [r5]
   2c1e0:	mov	r7, #0
   2c1e4:	mov	r0, r7
   2c1e8:	sub	sp, fp, #24
   2c1ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c1f0:	push	{r4, r5, fp, lr}
   2c1f4:	add	fp, sp, #8
   2c1f8:	sub	sp, sp, #8
   2c1fc:	mov	r4, r1
   2c200:	mov	r5, r0
   2c204:	ldr	r0, [r0, #216]	; 0xd8
   2c208:	bl	2c3d4 <fputs@plt+0x1b020>
   2c20c:	cmp	r0, #0
   2c210:	bne	2c268 <fputs@plt+0x1aeb4>
   2c214:	mov	r0, #0
   2c218:	str	r0, [sp, #4]
   2c21c:	str	r0, [sp]
   2c220:	ldr	r0, [r5, #64]	; 0x40
   2c224:	ldr	r1, [r0]
   2c228:	cmp	r1, #0
   2c22c:	beq	2c248 <fputs@plt+0x1ae94>
   2c230:	mov	r1, sp
   2c234:	bl	271d4 <fputs@plt+0x15e20>
   2c238:	cmp	r0, #0
   2c23c:	beq	2c248 <fputs@plt+0x1ae94>
   2c240:	sub	sp, fp, #8
   2c244:	pop	{r4, r5, fp, pc}
   2c248:	ldr	r2, [r5, #160]	; 0xa0
   2c24c:	ldm	sp, {r0, r1}
   2c250:	adds	r0, r0, r2
   2c254:	adc	r1, r1, r2, asr #31
   2c258:	subs	r0, r0, #1
   2c25c:	sbc	r1, r1, #0
   2c260:	asr	r3, r2, #31
   2c264:	bl	7da58 <fputs@plt+0x6c6a4>
   2c268:	ldr	r1, [r5, #164]	; 0xa4
   2c26c:	cmp	r0, r1
   2c270:	strhi	r0, [r5, #164]	; 0xa4
   2c274:	str	r0, [r4]
   2c278:	mov	r0, #0
   2c27c:	sub	sp, fp, #8
   2c280:	pop	{r4, r5, fp, pc}
   2c284:	push	{r4, r5, fp, lr}
   2c288:	add	fp, sp, #8
   2c28c:	sub	sp, sp, #8
   2c290:	mov	r4, r0
   2c294:	ldrb	r1, [r0, #13]
   2c298:	mov	r0, #0
   2c29c:	cmp	r1, #0
   2c2a0:	bne	2c308 <fputs@plt+0x1af54>
   2c2a4:	mov	r1, sp
   2c2a8:	mov	r0, r4
   2c2ac:	bl	2c1f0 <fputs@plt+0x1ae3c>
   2c2b0:	cmp	r0, #0
   2c2b4:	bne	2c308 <fputs@plt+0x1af54>
   2c2b8:	ldr	r0, [r4]
   2c2bc:	ldr	r1, [r4, #220]	; 0xdc
   2c2c0:	ldr	r2, [sp]
   2c2c4:	cmp	r2, #0
   2c2c8:	beq	2c2e4 <fputs@plt+0x1af30>
   2c2cc:	add	r3, sp, #4
   2c2d0:	mov	r2, #0
   2c2d4:	bl	2b180 <fputs@plt+0x19dcc>
   2c2d8:	cmp	r0, #0
   2c2dc:	bne	2c308 <fputs@plt+0x1af54>
   2c2e0:	b	2c310 <fputs@plt+0x1af5c>
   2c2e4:	mov	r5, #0
   2c2e8:	mov	r2, #0
   2c2ec:	bl	28b80 <fputs@plt+0x177cc>
   2c2f0:	str	r5, [sp, #4]
   2c2f4:	movw	r1, #5898	; 0x170a
   2c2f8:	cmp	r0, r1
   2c2fc:	beq	2c330 <fputs@plt+0x1af7c>
   2c300:	cmp	r0, #0
   2c304:	beq	2c310 <fputs@plt+0x1af5c>
   2c308:	sub	sp, fp, #8
   2c30c:	pop	{r4, r5, fp, pc}
   2c310:	ldr	r0, [sp, #4]
   2c314:	cmp	r0, #0
   2c318:	beq	2c330 <fputs@plt+0x1af7c>
   2c31c:	mov	r0, r4
   2c320:	mov	r1, #0
   2c324:	bl	2bf9c <fputs@plt+0x1abe8>
   2c328:	sub	sp, fp, #8
   2c32c:	pop	{r4, r5, fp, pc}
   2c330:	ldrb	r1, [r4, #5]
   2c334:	mov	r0, #0
   2c338:	cmp	r1, #5
   2c33c:	moveq	r0, #0
   2c340:	strbeq	r0, [r4, #5]
   2c344:	subeq	sp, fp, #8
   2c348:	popeq	{r4, r5, fp, pc}
   2c34c:	sub	sp, fp, #8
   2c350:	pop	{r4, r5, fp, pc}
   2c354:	push	{r4, r5, fp, lr}
   2c358:	add	fp, sp, #8
   2c35c:	sub	sp, sp, #8
   2c360:	mov	r4, r0
   2c364:	mov	r0, #0
   2c368:	str	r0, [sp, #4]
   2c36c:	ldr	r0, [r4, #216]	; 0xd8
   2c370:	bl	29660 <fputs@plt+0x182ac>
   2c374:	ldr	r0, [r4, #216]	; 0xd8
   2c378:	add	r1, sp, #4
   2c37c:	bl	2c3f4 <fputs@plt+0x1b040>
   2c380:	mov	r5, r0
   2c384:	ldr	r0, [sp, #4]
   2c388:	orrs	r0, r0, r5
   2c38c:	beq	2c3bc <fputs@plt+0x1b008>
   2c390:	mov	r0, r4
   2c394:	bl	28430 <fputs@plt+0x1707c>
   2c398:	ldrb	r0, [r4, #23]
   2c39c:	cmp	r0, #0
   2c3a0:	beq	2c3bc <fputs@plt+0x1b008>
   2c3a4:	ldr	r0, [r4, #64]	; 0x40
   2c3a8:	mov	r1, #0
   2c3ac:	str	r1, [sp]
   2c3b0:	mov	r2, #0
   2c3b4:	mov	r3, #0
   2c3b8:	bl	28be0 <fputs@plt+0x1782c>
   2c3bc:	mov	r0, r5
   2c3c0:	sub	sp, fp, #8
   2c3c4:	pop	{r4, r5, fp, pc}
   2c3c8:	ldr	r2, [r0]
   2c3cc:	ldr	r2, [r2, #36]	; 0x24
   2c3d0:	bx	r2
   2c3d4:	mov	r1, r0
   2c3d8:	mov	r0, #0
   2c3dc:	cmp	r1, #0
   2c3e0:	bxeq	lr
   2c3e4:	ldrsh	r2, [r1, #40]	; 0x28
   2c3e8:	cmp	r2, #0
   2c3ec:	ldrge	r0, [r1, #72]	; 0x48
   2c3f0:	bx	lr
   2c3f4:	push	{r4, r5, r6, sl, fp, lr}
   2c3f8:	add	fp, sp, #16
   2c3fc:	mov	r4, r1
   2c400:	mov	r5, r0
   2c404:	mov	r6, #1
   2c408:	mov	r0, r5
   2c40c:	mov	r1, r4
   2c410:	mov	r2, #0
   2c414:	mov	r3, r6
   2c418:	bl	26730 <fputs@plt+0x1537c>
   2c41c:	add	r6, r6, #1
   2c420:	cmn	r0, #1
   2c424:	beq	2c408 <fputs@plt+0x1b054>
   2c428:	pop	{r4, r5, r6, sl, fp, pc}
   2c42c:	push	{r4, r5, r6, r7, fp, lr}
   2c430:	add	fp, sp, #16
   2c434:	mov	r6, r2
   2c438:	mov	r4, r1
   2c43c:	mov	r7, r0
   2c440:	bl	27b60 <fputs@plt+0x167ac>
   2c444:	mov	r5, r0
   2c448:	ldr	r0, [r0, #84]	; 0x54
   2c44c:	cmp	r0, r4
   2c450:	beq	2c47c <fputs@plt+0x1b0c8>
   2c454:	mov	r0, r7
   2c458:	bl	17824 <fputs@plt+0x6470>
   2c45c:	str	r7, [r5, #72]	; 0x48
   2c460:	str	r6, [r5, #52]	; 0x34
   2c464:	str	r0, [r5, #56]	; 0x38
   2c468:	str	r4, [r5, #84]	; 0x54
   2c46c:	mov	r0, #0
   2c470:	cmp	r4, #1
   2c474:	movweq	r0, #100	; 0x64
   2c478:	strb	r0, [r5, #5]
   2c47c:	mov	r0, r5
   2c480:	pop	{r4, r5, r6, r7, fp, pc}
   2c484:	mov	r1, r0
   2c488:	ldrb	r2, [r0, #14]
   2c48c:	mov	r0, #0
   2c490:	cmp	r2, #0
   2c494:	bne	2c4a8 <fputs@plt+0x1b0f4>
   2c498:	ldrb	r2, [r1, #4]
   2c49c:	mov	r0, #1
   2c4a0:	cmp	r2, #0
   2c4a4:	beq	2c4ac <fputs@plt+0x1b0f8>
   2c4a8:	bx	lr
   2c4ac:	ldr	r0, [r1, #64]	; 0x40
   2c4b0:	ldr	r1, [r0]
   2c4b4:	ldr	r0, [r1]
   2c4b8:	cmp	r0, #2
   2c4bc:	mov	r0, #0
   2c4c0:	bxlt	lr
   2c4c4:	ldr	r0, [r1, #52]	; 0x34
   2c4c8:	cmp	r0, #0
   2c4cc:	movwne	r0, #1
   2c4d0:	bx	lr
   2c4d4:	push	{r4, r5, r6, r7, fp, lr}
   2c4d8:	add	fp, sp, #16
   2c4dc:	sub	sp, sp, #16
   2c4e0:	mov	r4, r0
   2c4e4:	ldrb	r0, [r0, #4]
   2c4e8:	cmp	r0, #0
   2c4ec:	beq	2c504 <fputs@plt+0x1b150>
   2c4f0:	mov	r0, r4
   2c4f4:	bl	2c540 <fputs@plt+0x1b18c>
   2c4f8:	mov	r5, r0
   2c4fc:	cmp	r0, #0
   2c500:	bne	2c52c <fputs@plt+0x1b178>
   2c504:	ldrb	r3, [r4, #4]
   2c508:	ldr	r2, [r4, #220]	; 0xdc
   2c50c:	ldr	r1, [r4, #64]	; 0x40
   2c510:	ldr	r0, [r4]
   2c514:	ldrd	r6, [r4, #168]	; 0xa8
   2c518:	add	r5, r4, #216	; 0xd8
   2c51c:	stm	sp, {r6, r7}
   2c520:	str	r5, [sp, #8]
   2c524:	bl	2c574 <fputs@plt+0x1b1c0>
   2c528:	mov	r5, r0
   2c52c:	mov	r0, r4
   2c530:	bl	28370 <fputs@plt+0x16fbc>
   2c534:	mov	r0, r5
   2c538:	sub	sp, fp, #16
   2c53c:	pop	{r4, r5, r6, r7, fp, pc}
   2c540:	push	{r4, r5, fp, lr}
   2c544:	add	fp, sp, #8
   2c548:	mov	r4, r0
   2c54c:	mov	r1, #4
   2c550:	bl	278f0 <fputs@plt+0x1653c>
   2c554:	mov	r5, r0
   2c558:	cmp	r0, #0
   2c55c:	beq	2c56c <fputs@plt+0x1b1b8>
   2c560:	mov	r0, r4
   2c564:	mov	r1, #1
   2c568:	bl	29694 <fputs@plt+0x182e0>
   2c56c:	mov	r0, r5
   2c570:	pop	{r4, r5, fp, pc}
   2c574:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2c578:	add	fp, sp, #24
   2c57c:	sub	sp, sp, #8
   2c580:	mov	r5, r3
   2c584:	mov	r6, r2
   2c588:	mov	r8, r1
   2c58c:	mov	r7, r0
   2c590:	ldr	r9, [fp, #16]
   2c594:	mov	r0, #0
   2c598:	str	r0, [r9]
   2c59c:	ldr	r0, [r7, #4]
   2c5a0:	add	r0, r0, #120	; 0x78
   2c5a4:	mov	r1, #0
   2c5a8:	bl	167c0 <fputs@plt+0x540c>
   2c5ac:	cmp	r0, #0
   2c5b0:	beq	2c640 <fputs@plt+0x1b28c>
   2c5b4:	mov	r4, r0
   2c5b8:	ldr	r1, [fp, #12]
   2c5bc:	ldr	r0, [fp, #8]
   2c5c0:	movw	r2, #65535	; 0xffff
   2c5c4:	strh	r2, [r4, #40]	; 0x28
   2c5c8:	str	r6, [r4, #108]	; 0x6c
   2c5cc:	movw	r2, #257	; 0x101
   2c5d0:	strh	r2, [r4, #48]	; 0x30
   2c5d4:	strd	r0, [r4, #16]
   2c5d8:	add	r0, r4, #120	; 0x78
   2c5dc:	stm	r4, {r7, r8}
   2c5e0:	str	r0, [r4, #8]
   2c5e4:	cmp	r5, #0
   2c5e8:	movwne	r5, #2
   2c5ec:	strb	r5, [r4, #43]	; 0x2b
   2c5f0:	movw	r3, #6
   2c5f4:	movt	r3, #8
   2c5f8:	str	r3, [sp, #4]
   2c5fc:	ldr	r2, [r4, #8]
   2c600:	add	r0, sp, #4
   2c604:	str	r0, [sp]
   2c608:	mov	r0, r7
   2c60c:	mov	r1, r6
   2c610:	bl	24754 <fputs@plt+0x133a0>
   2c614:	cmp	r0, #0
   2c618:	beq	2c648 <fputs@plt+0x1b294>
   2c61c:	mov	r5, r0
   2c620:	mov	r0, r4
   2c624:	mov	r1, #0
   2c628:	bl	28b20 <fputs@plt+0x1776c>
   2c62c:	ldr	r0, [r4, #8]
   2c630:	bl	24908 <fputs@plt+0x13554>
   2c634:	mov	r0, r4
   2c638:	bl	14168 <fputs@plt+0x2db4>
   2c63c:	b	2c680 <fputs@plt+0x1b2cc>
   2c640:	mov	r5, #7
   2c644:	b	2c680 <fputs@plt+0x1b2cc>
   2c648:	ldrb	r0, [sp, #4]
   2c64c:	tst	r0, #1
   2c650:	movne	r0, #1
   2c654:	strbne	r0, [r4, #46]	; 0x2e
   2c658:	mov	r0, r8
   2c65c:	bl	24768 <fputs@plt+0x133b4>
   2c660:	tst	r0, #1024	; 0x400
   2c664:	movne	r1, #0
   2c668:	strbne	r1, [r4, #48]	; 0x30
   2c66c:	tst	r0, #4096	; 0x1000
   2c670:	movne	r0, #0
   2c674:	strbne	r0, [r4, #49]	; 0x31
   2c678:	str	r4, [r9]
   2c67c:	mov	r5, #0
   2c680:	mov	r0, r5
   2c684:	sub	sp, fp, #24
   2c688:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2c68c:	ldr	r0, [r0, #72]	; 0x48
   2c690:	b	2ab60 <fputs@plt+0x197ac>
   2c694:	push	{r4, r5, fp, lr}
   2c698:	add	fp, sp, #8
   2c69c:	mov	r4, r0
   2c6a0:	ldrb	r1, [r0, #46]	; 0x2e
   2c6a4:	mov	r0, #8
   2c6a8:	cmp	r1, #0
   2c6ac:	bne	2c6cc <fputs@plt+0x1b318>
   2c6b0:	mov	r5, #1
   2c6b4:	mov	r0, r4
   2c6b8:	mov	r1, #0
   2c6bc:	mov	r2, #1
   2c6c0:	bl	26668 <fputs@plt+0x152b4>
   2c6c4:	cmp	r0, #0
   2c6c8:	beq	2c6d0 <fputs@plt+0x1b31c>
   2c6cc:	pop	{r4, r5, fp, pc}
   2c6d0:	strb	r5, [r4, #44]	; 0x2c
   2c6d4:	mov	r0, r4
   2c6d8:	bl	25f54 <fputs@plt+0x14ba0>
   2c6dc:	mov	r1, r0
   2c6e0:	add	r0, r4, #52	; 0x34
   2c6e4:	mov	r2, #48	; 0x30
   2c6e8:	bl	110e4 <memcmp@plt>
   2c6ec:	cmp	r0, #0
   2c6f0:	mov	r0, #0
   2c6f4:	popeq	{r4, r5, fp, pc}
   2c6f8:	mov	r5, #0
   2c6fc:	mov	r0, r4
   2c700:	mov	r1, #0
   2c704:	mov	r2, #1
   2c708:	bl	266fc <fputs@plt+0x15348>
   2c70c:	strb	r5, [r4, #44]	; 0x2c
   2c710:	movw	r0, #517	; 0x205
   2c714:	pop	{r4, r5, fp, pc}
   2c718:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2c71c:	add	fp, sp, #24
   2c720:	mov	r8, r1
   2c724:	mov	r4, r0
   2c728:	ldrb	r5, [r0, #5]
   2c72c:	ldr	r6, [r0, #52]	; 0x34
   2c730:	ldr	r7, [r0, #56]	; 0x38
   2c734:	ldrb	r0, [r6, #22]
   2c738:	tst	r0, #4
   2c73c:	beq	2c754 <fputs@plt+0x1b3a0>
   2c740:	add	r0, r7, r5
   2c744:	ldr	r1, [r6, #36]	; 0x24
   2c748:	sub	r2, r1, r5
   2c74c:	mov	r1, #0
   2c750:	bl	11174 <memset@plt>
   2c754:	mov	r0, r7
   2c758:	strb	r8, [r0, r5]!
   2c75c:	mov	r9, #0
   2c760:	str	r9, [r0, #1]
   2c764:	strb	r9, [r0, #7]
   2c768:	ldr	r1, [r6, #36]	; 0x24
   2c76c:	lsr	r1, r1, #8
   2c770:	strb	r1, [r0, #5]
   2c774:	ldr	r1, [r6, #36]	; 0x24
   2c778:	strb	r1, [r0, #6]
   2c77c:	mov	r0, #8
   2c780:	tst	r8, #8
   2c784:	movweq	r0, #12
   2c788:	add	r5, r0, r5
   2c78c:	ldr	r0, [r6, #36]	; 0x24
   2c790:	sub	r0, r0, r5
   2c794:	strh	r0, [r4, #16]
   2c798:	mov	r0, r4
   2c79c:	mov	r1, r8
   2c7a0:	bl	27ddc <fputs@plt+0x16a28>
   2c7a4:	strh	r5, [r4, #14]
   2c7a8:	add	r0, r7, r5
   2c7ac:	ldr	r1, [r6, #36]	; 0x24
   2c7b0:	strb	r9, [r4, #1]
   2c7b4:	ldrb	r2, [r4, #6]
   2c7b8:	add	r2, r7, r2
   2c7bc:	add	r1, r7, r1
   2c7c0:	str	r1, [r4, #60]	; 0x3c
   2c7c4:	str	r0, [r4, #64]	; 0x40
   2c7c8:	str	r2, [r4, #68]	; 0x44
   2c7cc:	ldrh	r0, [r6, #32]
   2c7d0:	strh	r9, [r4, #18]
   2c7d4:	mov	r1, #1
   2c7d8:	strb	r1, [r4]
   2c7dc:	sub	r0, r0, #1
   2c7e0:	strh	r0, [r4, #20]
   2c7e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2c7e8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2c7ec:	add	fp, sp, #24
   2c7f0:	mov	r9, r1
   2c7f4:	mov	r5, r0
   2c7f8:	ldr	r0, [r0, #100]	; 0x64
   2c7fc:	ldr	r4, [r5, #104]	; 0x68
   2c800:	add	r1, r1, r1, lsl #1
   2c804:	lsl	r2, r1, #4
   2c808:	mov	r3, #0
   2c80c:	bl	1421c <fputs@plt+0x2e68>
   2c810:	mov	r8, #7
   2c814:	cmp	r0, #0
   2c818:	beq	2c8d0 <fputs@plt+0x1b51c>
   2c81c:	mov	r6, r0
   2c820:	add	r0, r4, r4, lsl #1
   2c824:	add	r7, r6, r0, lsl #4
   2c828:	sub	r0, r9, r4
   2c82c:	add	r0, r0, r0, lsl #1
   2c830:	lsl	r2, r0, #4
   2c834:	mov	r0, r7
   2c838:	mov	r1, #0
   2c83c:	bl	11174 <memset@plt>
   2c840:	str	r6, [r5, #100]	; 0x64
   2c844:	cmp	r4, r9
   2c848:	bge	2c8cc <fputs@plt+0x1b518>
   2c84c:	add	r6, r5, #80	; 0x50
   2c850:	ldr	r0, [r5, #28]
   2c854:	str	r0, [r7, #20]
   2c858:	ldr	r1, [r5, #68]	; 0x44
   2c85c:	ldr	r1, [r1]
   2c860:	cmp	r1, #0
   2c864:	beq	2c878 <fputs@plt+0x1b4c4>
   2c868:	ldrd	r2, [r6]
   2c86c:	rsbs	r1, r2, #0
   2c870:	rscs	r1, r3, #0
   2c874:	blt	2c880 <fputs@plt+0x1b4cc>
   2c878:	ldr	r2, [r5, #156]	; 0x9c
   2c87c:	mov	r3, #0
   2c880:	strd	r2, [r7]
   2c884:	ldr	r1, [r5, #56]	; 0x38
   2c888:	str	r1, [r7, #24]
   2c88c:	bl	258e4 <fputs@plt+0x14530>
   2c890:	str	r0, [r7, #16]
   2c894:	cmp	r0, #0
   2c898:	beq	2c8d0 <fputs@plt+0x1b51c>
   2c89c:	mov	r0, r5
   2c8a0:	bl	24a54 <fputs@plt+0x136a0>
   2c8a4:	cmp	r0, #0
   2c8a8:	beq	2c8b8 <fputs@plt+0x1b504>
   2c8ac:	ldr	r0, [r5, #216]	; 0xd8
   2c8b0:	add	r1, r7, #28
   2c8b4:	bl	2c8d8 <fputs@plt+0x1b524>
   2c8b8:	add	r4, r4, #1
   2c8bc:	str	r4, [r5, #104]	; 0x68
   2c8c0:	add	r7, r7, #48	; 0x30
   2c8c4:	cmp	r4, r9
   2c8c8:	blt	2c850 <fputs@plt+0x1b49c>
   2c8cc:	mov	r8, #0
   2c8d0:	mov	r0, r8
   2c8d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2c8d8:	ldr	r2, [r0, #68]	; 0x44
   2c8dc:	str	r2, [r1]
   2c8e0:	ldr	r2, [r0, #76]	; 0x4c
   2c8e4:	str	r2, [r1, #4]
   2c8e8:	ldr	r2, [r0, #80]	; 0x50
   2c8ec:	str	r2, [r1, #8]
   2c8f0:	ldr	r0, [r0, #112]	; 0x70
   2c8f4:	str	r0, [r1, #12]
   2c8f8:	bx	lr
   2c8fc:	ldr	r0, [r0, #108]	; 0x6c
   2c900:	bx	lr
   2c904:	ldr	r0, [r0, #44]	; 0x2c
   2c908:	bx	lr
   2c90c:	ldr	r1, [r0]
   2c910:	ldr	r1, [r1, #68]	; 0x44
   2c914:	bx	r1
   2c918:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2c91c:	add	fp, sp, #24
   2c920:	sub	sp, sp, #8
   2c924:	mov	r4, r3
   2c928:	mov	r5, r2
   2c92c:	mov	r8, r1
   2c930:	mov	r6, r0
   2c934:	ldr	r7, [r0, #144]	; 0x90
   2c938:	cmp	r7, #0
   2c93c:	beq	2c968 <fputs@plt+0x1b5b4>
   2c940:	str	r7, [r4]
   2c944:	ldr	r0, [r7, #12]
   2c948:	str	r0, [r6, #144]	; 0x90
   2c94c:	mov	r0, #0
   2c950:	str	r0, [r7, #12]
   2c954:	ldr	r0, [r7, #8]
   2c958:	ldrh	r2, [r6, #148]	; 0x94
   2c95c:	mov	r1, #0
   2c960:	bl	11174 <memset@plt>
   2c964:	b	2c9a0 <fputs@plt+0x1b5ec>
   2c968:	ldrh	r0, [r6, #148]	; 0x94
   2c96c:	add	r0, r0, #40	; 0x28
   2c970:	mov	r1, #0
   2c974:	bl	167c0 <fputs@plt+0x540c>
   2c978:	str	r0, [r4]
   2c97c:	cmp	r0, #0
   2c980:	beq	2c9c0 <fputs@plt+0x1b60c>
   2c984:	mov	r7, r0
   2c988:	movw	r0, #64	; 0x40
   2c98c:	movt	r0, #1
   2c990:	str	r0, [r7, #24]
   2c994:	str	r6, [r7, #16]
   2c998:	add	r0, r7, #40	; 0x28
   2c99c:	str	r0, [r7, #8]
   2c9a0:	str	r5, [r7, #4]
   2c9a4:	str	r8, [r7, #20]
   2c9a8:	ldr	r0, [r6, #128]	; 0x80
   2c9ac:	add	r0, r0, #1
   2c9b0:	str	r0, [r6, #128]	; 0x80
   2c9b4:	mov	r0, #0
   2c9b8:	sub	sp, fp, #24
   2c9bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c9c0:	ldr	r0, [r6, #64]	; 0x40
   2c9c4:	ldr	r1, [r6, #160]	; 0xa0
   2c9c8:	str	r5, [sp]
   2c9cc:	sub	r3, r8, #1
   2c9d0:	umull	r2, r7, r1, r3
   2c9d4:	asr	r1, r1, #31
   2c9d8:	mla	r3, r1, r3, r7
   2c9dc:	bl	28be0 <fputs@plt+0x1782c>
   2c9e0:	mov	r0, #7
   2c9e4:	sub	sp, fp, #24
   2c9e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c9ec:	push	{r4, r5, r6, sl, fp, lr}
   2c9f0:	add	fp, sp, #16
   2c9f4:	mov	r5, r1
   2c9f8:	mov	r6, r0
   2c9fc:	ldrb	r1, [r0, #33]	; 0x21
   2ca00:	mov	r0, #0
   2ca04:	cmp	r1, #2
   2ca08:	popeq	{r4, r5, r6, sl, fp, pc}
   2ca0c:	mov	r4, r2
   2ca10:	mov	r0, r6
   2ca14:	bl	23690 <fputs@plt+0x122dc>
   2ca18:	ldr	r1, [r6, #20]
   2ca1c:	cmp	r0, r1
   2ca20:	ble	2caa8 <fputs@plt+0x1b6f4>
   2ca24:	ldr	r1, [r6, #8]
   2ca28:	cmp	r1, #0
   2ca2c:	bne	2ca40 <fputs@plt+0x1b68c>
   2ca30:	b	2ca60 <fputs@plt+0x1b6ac>
   2ca34:	ldr	r1, [r1, #36]	; 0x24
   2ca38:	cmp	r1, #0
   2ca3c:	beq	2ca60 <fputs@plt+0x1b6ac>
   2ca40:	ldrh	r0, [r1, #26]
   2ca44:	cmp	r0, #0
   2ca48:	bne	2ca34 <fputs@plt+0x1b680>
   2ca4c:	ldrb	r0, [r1, #24]
   2ca50:	tst	r0, #8
   2ca54:	bne	2ca34 <fputs@plt+0x1b680>
   2ca58:	str	r1, [r6, #8]
   2ca5c:	b	2ca90 <fputs@plt+0x1b6dc>
   2ca60:	mov	r0, #0
   2ca64:	str	r0, [r6, #8]
   2ca68:	ldr	r1, [r6, #4]
   2ca6c:	cmp	r1, #0
   2ca70:	bne	2ca84 <fputs@plt+0x1b6d0>
   2ca74:	b	2caa8 <fputs@plt+0x1b6f4>
   2ca78:	ldr	r1, [r1, #36]	; 0x24
   2ca7c:	cmp	r1, #0
   2ca80:	beq	2caa8 <fputs@plt+0x1b6f4>
   2ca84:	ldrh	r0, [r1, #26]
   2ca88:	cmp	r0, #0
   2ca8c:	bne	2ca78 <fputs@plt+0x1b6c4>
   2ca90:	ldr	r2, [r6, #36]	; 0x24
   2ca94:	ldr	r0, [r6, #40]	; 0x28
   2ca98:	blx	r2
   2ca9c:	cmp	r0, #5
   2caa0:	cmpne	r0, #0
   2caa4:	bne	2cad8 <fputs@plt+0x1b724>
   2caa8:	ldr	r0, [r6, #44]	; 0x2c
   2caac:	movw	r1, #37176	; 0x9138
   2cab0:	movt	r1, #9
   2cab4:	ldr	r3, [r1, #136]	; 0x88
   2cab8:	mov	r1, r5
   2cabc:	mov	r2, #2
   2cac0:	blx	r3
   2cac4:	mov	r1, r0
   2cac8:	str	r0, [r4]
   2cacc:	mov	r0, #0
   2cad0:	cmp	r1, #0
   2cad4:	movweq	r0, #7
   2cad8:	pop	{r4, r5, r6, sl, fp, pc}
   2cadc:	ldrb	r0, [r0, #16]
   2cae0:	bx	lr
   2cae4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cae8:	add	fp, sp, #28
   2caec:	sub	sp, sp, #20
   2caf0:	mov	r8, r0
   2caf4:	ldr	sl, [r0, #16]
   2caf8:	ldrb	r0, [sl, #21]
   2cafc:	orr	r0, r0, #4
   2cb00:	strb	r0, [sl, #21]
   2cb04:	ldr	r0, [sl, #156]	; 0x9c
   2cb08:	ldr	r1, [sl, #160]	; 0xa0
   2cb0c:	udiv	r4, r0, r1
   2cb10:	rsb	r1, r4, #0
   2cb14:	ldr	r0, [r8, #20]
   2cb18:	sub	r2, r0, #1
   2cb1c:	and	r2, r2, r1
   2cb20:	ldr	r1, [sl, #28]
   2cb24:	cmp	r0, r1
   2cb28:	bls	2cb40 <fputs@plt+0x1b78c>
   2cb2c:	sub	r4, r0, r2
   2cb30:	cmp	r4, #1
   2cb34:	bge	2cb54 <fputs@plt+0x1b7a0>
   2cb38:	mov	r7, #0
   2cb3c:	b	2ccac <fputs@plt+0x1b8f8>
   2cb40:	add	r0, r2, r4
   2cb44:	cmp	r0, r1
   2cb48:	subhi	r4, r1, r2
   2cb4c:	cmp	r4, #1
   2cb50:	blt	2cb38 <fputs@plt+0x1b784>
   2cb54:	add	r5, r2, #1
   2cb58:	mov	r0, #0
   2cb5c:	str	r0, [sp, #12]
   2cb60:	mov	r9, #1
   2cb64:	str	sl, [sp, #4]
   2cb68:	str	r2, [sp, #8]
   2cb6c:	add	r6, r2, r9
   2cb70:	ldr	r0, [r8, #20]
   2cb74:	cmp	r6, r0
   2cb78:	beq	2cbbc <fputs@plt+0x1b808>
   2cb7c:	ldr	r0, [sl, #60]	; 0x3c
   2cb80:	mov	r1, r6
   2cb84:	bl	2af7c <fputs@plt+0x19bc8>
   2cb88:	cmp	r0, #0
   2cb8c:	beq	2cbbc <fputs@plt+0x1b808>
   2cb90:	mov	r0, sl
   2cb94:	mov	r1, r6
   2cb98:	bl	2aa14 <fputs@plt+0x19660>
   2cb9c:	str	r0, [sp, #16]
   2cba0:	mov	r7, #0
   2cba4:	cmp	r0, #0
   2cba8:	beq	2cc38 <fputs@plt+0x1b884>
   2cbac:	ldrh	r6, [r0, #24]
   2cbb0:	bl	2ab60 <fputs@plt+0x197ac>
   2cbb4:	tst	r6, #8
   2cbb8:	b	2cc28 <fputs@plt+0x1b874>
   2cbbc:	ldr	r0, [sl, #160]	; 0xa0
   2cbc0:	movw	r1, #37800	; 0x93a8
   2cbc4:	movt	r1, #9
   2cbc8:	ldr	r1, [r1]
   2cbcc:	sdiv	r0, r1, r0
   2cbd0:	add	r0, r0, #1
   2cbd4:	mov	r7, #0
   2cbd8:	cmp	r6, r0
   2cbdc:	beq	2cc38 <fputs@plt+0x1b884>
   2cbe0:	mov	r0, sl
   2cbe4:	mov	r1, r6
   2cbe8:	add	r2, sp, #16
   2cbec:	mov	r3, #0
   2cbf0:	bl	172c0 <fputs@plt+0x5f0c>
   2cbf4:	cmp	r0, #0
   2cbf8:	bne	2cc5c <fputs@plt+0x1b8a8>
   2cbfc:	ldr	r6, [sp, #16]
   2cc00:	mov	r0, r6
   2cc04:	bl	2ccc4 <fputs@plt+0x1b910>
   2cc08:	mov	r7, r0
   2cc0c:	mov	sl, r8
   2cc10:	ldrh	r8, [r6, #24]
   2cc14:	mov	r0, r6
   2cc18:	bl	2ab60 <fputs@plt+0x197ac>
   2cc1c:	tst	r8, #8
   2cc20:	mov	r8, sl
   2cc24:	ldr	sl, [sp, #4]
   2cc28:	ldr	r0, [sp, #12]
   2cc2c:	mov	r1, #1
   2cc30:	movne	r0, r1
   2cc34:	str	r0, [sp, #12]
   2cc38:	clz	r0, r7
   2cc3c:	lsr	r0, r0, #5
   2cc40:	cmp	r9, r4
   2cc44:	ldr	r2, [sp, #8]
   2cc48:	bge	2cc64 <fputs@plt+0x1b8b0>
   2cc4c:	add	r9, r9, #1
   2cc50:	cmp	r7, #0
   2cc54:	beq	2cb6c <fputs@plt+0x1b7b8>
   2cc58:	b	2cc64 <fputs@plt+0x1b8b0>
   2cc5c:	mov	r7, r0
   2cc60:	mov	r0, #0
   2cc64:	ldr	r1, [sp, #12]
   2cc68:	cmp	r1, #0
   2cc6c:	cmpne	r0, #0
   2cc70:	beq	2ccac <fputs@plt+0x1b8f8>
   2cc74:	cmp	r4, #1
   2cc78:	blt	2ccac <fputs@plt+0x1b8f8>
   2cc7c:	mov	r0, sl
   2cc80:	mov	r1, r5
   2cc84:	bl	2aa14 <fputs@plt+0x19660>
   2cc88:	cmp	r0, #0
   2cc8c:	beq	2cca0 <fputs@plt+0x1b8ec>
   2cc90:	ldrh	r1, [r0, #24]
   2cc94:	orr	r1, r1, #8
   2cc98:	strh	r1, [r0, #24]
   2cc9c:	bl	2ab60 <fputs@plt+0x197ac>
   2cca0:	add	r5, r5, #1
   2cca4:	subs	r4, r4, #1
   2cca8:	bne	2cc7c <fputs@plt+0x1b8c8>
   2ccac:	ldrb	r0, [sl, #21]
   2ccb0:	and	r0, r0, #251	; 0xfb
   2ccb4:	strb	r0, [sl, #21]
   2ccb8:	mov	r0, r7
   2ccbc:	sub	sp, fp, #28
   2ccc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ccc4:	push	{r4, r5, r6, sl, fp, lr}
   2ccc8:	add	fp, sp, #16
   2cccc:	mov	r5, r0
   2ccd0:	ldr	r4, [r0, #16]
   2ccd4:	ldrb	r0, [r4, #17]
   2ccd8:	cmp	r0, #2
   2ccdc:	bne	2ccf0 <fputs@plt+0x1b93c>
   2cce0:	mov	r0, r4
   2cce4:	bl	2cd8c <fputs@plt+0x1b9d8>
   2cce8:	cmp	r0, #0
   2ccec:	popne	{r4, r5, r6, sl, fp, pc}
   2ccf0:	mov	r0, r5
   2ccf4:	bl	2afd4 <fputs@plt+0x19c20>
   2ccf8:	ldr	r0, [r4, #60]	; 0x3c
   2ccfc:	cmp	r0, #0
   2cd00:	beq	2cd50 <fputs@plt+0x1b99c>
   2cd04:	ldr	r6, [r5, #20]
   2cd08:	mov	r1, r6
   2cd0c:	bl	25040 <fputs@plt+0x13c8c>
   2cd10:	cmp	r0, #0
   2cd14:	bne	2cd50 <fputs@plt+0x1b99c>
   2cd18:	ldr	r0, [r4, #32]
   2cd1c:	cmp	r6, r0
   2cd20:	bls	2cd3c <fputs@plt+0x1b988>
   2cd24:	ldrb	r0, [r4, #17]
   2cd28:	cmp	r0, #4
   2cd2c:	ldrhne	r0, [r5, #24]
   2cd30:	orrne	r0, r0, #8
   2cd34:	strhne	r0, [r5, #24]
   2cd38:	b	2cd50 <fputs@plt+0x1b99c>
   2cd3c:	mov	r0, r5
   2cd40:	bl	2cea4 <fputs@plt+0x1baf0>
   2cd44:	cmp	r0, #0
   2cd48:	beq	2cd50 <fputs@plt+0x1b99c>
   2cd4c:	pop	{r4, r5, r6, sl, fp, pc}
   2cd50:	ldrh	r0, [r5, #24]
   2cd54:	orr	r0, r0, #4
   2cd58:	strh	r0, [r5, #24]
   2cd5c:	ldr	r0, [r4, #104]	; 0x68
   2cd60:	cmp	r0, #1
   2cd64:	blt	2cd74 <fputs@plt+0x1b9c0>
   2cd68:	mov	r0, r5
   2cd6c:	bl	24a64 <fputs@plt+0x136b0>
   2cd70:	b	2cd78 <fputs@plt+0x1b9c4>
   2cd74:	mov	r0, #0
   2cd78:	ldr	r1, [r5, #20]
   2cd7c:	ldr	r2, [r4, #28]
   2cd80:	cmp	r2, r1
   2cd84:	strcc	r1, [r4, #28]
   2cd88:	pop	{r4, r5, r6, sl, fp, pc}
   2cd8c:	push	{r4, r5, r6, r7, fp, lr}
   2cd90:	add	fp, sp, #16
   2cd94:	sub	sp, sp, #8
   2cd98:	ldr	r6, [r0, #44]	; 0x2c
   2cd9c:	cmp	r6, #0
   2cda0:	bne	2cdd0 <fputs@plt+0x1ba1c>
   2cda4:	mov	r4, r0
   2cda8:	ldr	r5, [r0]
   2cdac:	bl	24a54 <fputs@plt+0x136a0>
   2cdb0:	cmp	r0, #0
   2cdb4:	bne	2cdc4 <fputs@plt+0x1ba10>
   2cdb8:	ldrb	r0, [r4, #5]
   2cdbc:	cmp	r0, #2
   2cdc0:	bne	2cddc <fputs@plt+0x1ba28>
   2cdc4:	mov	r0, #3
   2cdc8:	strb	r0, [r4, #17]
   2cdcc:	mov	r6, #0
   2cdd0:	mov	r0, r6
   2cdd4:	sub	sp, fp, #16
   2cdd8:	pop	{r4, r5, r6, r7, fp, pc}
   2cddc:	ldr	r0, [r4, #28]
   2cde0:	bl	258e4 <fputs@plt+0x14530>
   2cde4:	str	r0, [r4, #60]	; 0x3c
   2cde8:	cmp	r0, #0
   2cdec:	beq	2ce50 <fputs@plt+0x1ba9c>
   2cdf0:	ldr	r0, [r4, #68]	; 0x44
   2cdf4:	ldr	r1, [r0]
   2cdf8:	cmp	r1, #0
   2cdfc:	bne	2ce10 <fputs@plt+0x1ba5c>
   2ce00:	ldrb	r1, [r4, #5]
   2ce04:	cmp	r1, #4
   2ce08:	bne	2ce58 <fputs@plt+0x1baa4>
   2ce0c:	bl	2cfa4 <fputs@plt+0x1bbf0>
   2ce10:	mov	r0, #0
   2ce14:	vmov.i32	q8, #0	; 0x00000000
   2ce18:	strb	r0, [r4, #20]
   2ce1c:	str	r0, [r4, #48]	; 0x30
   2ce20:	add	r0, r4, #80	; 0x50
   2ce24:	vst1.64	{d16-d17}, [r0]
   2ce28:	mov	r0, r4
   2ce2c:	bl	276e0 <fputs@plt+0x1632c>
   2ce30:	mov	r6, r0
   2ce34:	cmp	r0, #0
   2ce38:	beq	2cdc4 <fputs@plt+0x1ba10>
   2ce3c:	ldr	r0, [r4, #60]	; 0x3c
   2ce40:	bl	2959c <fputs@plt+0x181e8>
   2ce44:	mov	r0, #0
   2ce48:	str	r0, [r4, #60]	; 0x3c
   2ce4c:	b	2cdd0 <fputs@plt+0x1ba1c>
   2ce50:	mov	r6, #7
   2ce54:	b	2cdd0 <fputs@plt+0x1ba1c>
   2ce58:	ldrb	r7, [r4, #13]
   2ce5c:	mov	r0, r4
   2ce60:	bl	2cfb8 <fputs@plt+0x1bc04>
   2ce64:	mov	r6, r0
   2ce68:	cmp	r0, #0
   2ce6c:	bne	2ce3c <fputs@plt+0x1ba88>
   2ce70:	ldr	r2, [r4, #68]	; 0x44
   2ce74:	ldr	r1, [r4, #180]	; 0xb4
   2ce78:	mov	r0, #0
   2ce7c:	str	r0, [sp]
   2ce80:	movw	r3, #4110	; 0x100e
   2ce84:	cmp	r7, #0
   2ce88:	movweq	r3, #2054	; 0x806
   2ce8c:	mov	r0, r5
   2ce90:	bl	24754 <fputs@plt+0x133a0>
   2ce94:	mov	r6, r0
   2ce98:	cmp	r0, #0
   2ce9c:	bne	2ce3c <fputs@plt+0x1ba88>
   2cea0:	b	2ce10 <fputs@plt+0x1ba5c>
   2cea4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cea8:	add	fp, sp, #28
   2ceac:	sub	sp, sp, #12
   2ceb0:	mov	r5, r0
   2ceb4:	ldr	r6, [r0, #4]
   2ceb8:	ldr	r4, [r0, #16]
   2cebc:	ldr	r9, [r4, #84]	; 0x54
   2cec0:	mov	sl, r4
   2cec4:	ldr	r7, [sl, #80]!	; 0x50
   2cec8:	mov	r0, r4
   2cecc:	mov	r1, r6
   2ced0:	bl	2afa0 <fputs@plt+0x19bec>
   2ced4:	mov	r8, r0
   2ced8:	ldrh	r0, [r5, #24]
   2cedc:	orr	r0, r0, #8
   2cee0:	strh	r0, [r5, #24]
   2cee4:	ldr	r0, [r4, #68]	; 0x44
   2cee8:	ldr	r1, [r5, #20]
   2ceec:	str	r1, [sp]
   2cef0:	mov	r2, r7
   2cef4:	mov	r3, r9
   2cef8:	bl	25164 <fputs@plt+0x13db0>
   2cefc:	cmp	r0, #0
   2cf00:	bne	2cf50 <fputs@plt+0x1bb9c>
   2cf04:	adds	r1, r7, #4
   2cf08:	adc	r3, r9, #0
   2cf0c:	ldr	r0, [r4, #68]	; 0x44
   2cf10:	ldr	r2, [r4, #160]	; 0xa0
   2cf14:	stm	sp, {r1, r3}
   2cf18:	mov	r1, r6
   2cf1c:	bl	17c34 <fputs@plt+0x6880>
   2cf20:	cmp	r0, #0
   2cf24:	bne	2cf50 <fputs@plt+0x1bb9c>
   2cf28:	ldr	r0, [r4, #68]	; 0x44
   2cf2c:	ldr	r1, [r4, #160]	; 0xa0
   2cf30:	str	r8, [sp]
   2cf34:	adds	r2, r7, r1
   2cf38:	adc	r1, r9, r1, asr #31
   2cf3c:	adds	r2, r2, #4
   2cf40:	adc	r3, r1, #0
   2cf44:	bl	25164 <fputs@plt+0x13db0>
   2cf48:	cmp	r0, #0
   2cf4c:	beq	2cf58 <fputs@plt+0x1bba4>
   2cf50:	sub	sp, fp, #28
   2cf54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cf58:	ldrd	r0, [sl]
   2cf5c:	ldr	r2, [r4, #160]	; 0xa0
   2cf60:	add	r2, r2, #8
   2cf64:	adds	r0, r0, r2
   2cf68:	adc	r1, r1, r2, asr #31
   2cf6c:	strd	r0, [sl]
   2cf70:	ldr	r1, [r4, #48]	; 0x30
   2cf74:	ldr	r0, [r4, #60]	; 0x3c
   2cf78:	add	r1, r1, #1
   2cf7c:	str	r1, [r4, #48]	; 0x30
   2cf80:	ldr	r1, [r5, #20]
   2cf84:	bl	25724 <fputs@plt+0x14370>
   2cf88:	mov	r6, r0
   2cf8c:	ldr	r1, [r5, #20]
   2cf90:	mov	r0, r4
   2cf94:	bl	251ac <fputs@plt+0x13df8>
   2cf98:	orr	r0, r0, r6
   2cf9c:	sub	sp, fp, #28
   2cfa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cfa4:	mov	r1, r0
   2cfa8:	mov	r0, #0
   2cfac:	mov	r2, #0
   2cfb0:	mvn	r3, #0
   2cfb4:	b	25220 <fputs@plt+0x13e6c>
   2cfb8:	push	{r4, sl, fp, lr}
   2cfbc:	add	fp, sp, #8
   2cfc0:	sub	sp, sp, #8
   2cfc4:	mov	r4, #0
   2cfc8:	str	r4, [sp, #4]
   2cfcc:	ldrb	r1, [r0, #13]
   2cfd0:	cmp	r1, #0
   2cfd4:	beq	2cfe4 <fputs@plt+0x1bc30>
   2cfd8:	mov	r0, r4
   2cfdc:	sub	sp, fp, #8
   2cfe0:	pop	{r4, sl, fp, pc}
   2cfe4:	ldr	r1, [r0, #28]
   2cfe8:	cmp	r1, #0
   2cfec:	beq	2cfd8 <fputs@plt+0x1bc24>
   2cff0:	ldr	r0, [r0, #64]	; 0x40
   2cff4:	add	r2, sp, #4
   2cff8:	mov	r1, #20
   2cffc:	bl	1f97c <fputs@plt+0xe5c8>
   2d000:	cmp	r0, #12
   2d004:	beq	2cfd8 <fputs@plt+0x1bc24>
   2d008:	ldr	r1, [sp, #4]
   2d00c:	cmp	r1, #0
   2d010:	mov	r4, r0
   2d014:	movwne	r4, #1032	; 0x408
   2d018:	cmp	r0, #0
   2d01c:	movne	r4, r0
   2d020:	b	2cfd8 <fputs@plt+0x1bc24>
   2d024:	push	{r4, r5, fp, lr}
   2d028:	add	fp, sp, #8
   2d02c:	sub	sp, sp, #8
   2d030:	mov	r4, r0
   2d034:	ldrb	r0, [r0, #19]
   2d038:	mov	r5, #0
   2d03c:	cmp	r0, #0
   2d040:	bne	2d0a0 <fputs@plt+0x1bcec>
   2d044:	ldr	r0, [r4, #28]
   2d048:	cmp	r0, #0
   2d04c:	beq	2d0a0 <fputs@plt+0x1bcec>
   2d050:	add	r2, sp, #4
   2d054:	mov	r0, r4
   2d058:	mov	r1, #1
   2d05c:	mov	r3, #0
   2d060:	bl	172c0 <fputs@plt+0x5f0c>
   2d064:	mov	r5, r0
   2d068:	cmp	r0, #0
   2d06c:	bne	2d098 <fputs@plt+0x1bce4>
   2d070:	ldr	r0, [sp, #4]
   2d074:	bl	17a08 <fputs@plt+0x6654>
   2d078:	mov	r5, r0
   2d07c:	cmp	r0, #0
   2d080:	bne	2d098 <fputs@plt+0x1bce4>
   2d084:	ldr	r0, [sp, #4]
   2d088:	bl	25908 <fputs@plt+0x14554>
   2d08c:	mov	r0, #1
   2d090:	strb	r0, [r4, #19]
   2d094:	mov	r5, #0
   2d098:	ldr	r0, [sp, #4]
   2d09c:	bl	1782c <fputs@plt+0x6478>
   2d0a0:	mov	r0, r5
   2d0a4:	sub	sp, fp, #8
   2d0a8:	pop	{r4, r5, fp, pc}
   2d0ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d0b0:	add	fp, sp, #28
   2d0b4:	sub	sp, sp, #28
   2d0b8:	mov	r4, r0
   2d0bc:	mov	r0, #0
   2d0c0:	cmp	r1, #0
   2d0c4:	beq	2d26c <fputs@plt+0x1beb8>
   2d0c8:	mov	r6, r1
   2d0cc:	ldrb	r1, [r4, #5]
   2d0d0:	cmp	r1, #4
   2d0d4:	beq	2d26c <fputs@plt+0x1beb8>
   2d0d8:	ldr	r8, [r4, #68]	; 0x44
   2d0dc:	ldr	r1, [r8]
   2d0e0:	cmp	r1, #0
   2d0e4:	beq	2d26c <fputs@plt+0x1beb8>
   2d0e8:	mov	r0, #1
   2d0ec:	strb	r0, [r4, #20]
   2d0f0:	ldrb	r0, [r6]
   2d0f4:	cmp	r0, #0
   2d0f8:	beq	2d120 <fputs@plt+0x1bd6c>
   2d0fc:	add	r1, r6, #1
   2d100:	mov	sl, #0
   2d104:	mov	r5, #0
   2d108:	uxtab	sl, sl, r0
   2d10c:	ldrb	r0, [r1, r5]
   2d110:	add	r5, r5, #1
   2d114:	cmp	r0, #0
   2d118:	bne	2d108 <fputs@plt+0x1bd54>
   2d11c:	b	2d128 <fputs@plt+0x1bd74>
   2d120:	mov	r5, #0
   2d124:	mov	sl, #0
   2d128:	ldrb	r0, [r4, #8]
   2d12c:	cmp	r0, #0
   2d130:	beq	2d140 <fputs@plt+0x1bd8c>
   2d134:	mov	r0, r4
   2d138:	bl	27690 <fputs@plt+0x162dc>
   2d13c:	strd	r0, [r4, #80]	; 0x50
   2d140:	movw	r0, #37800	; 0x93a8
   2d144:	movt	r0, #9
   2d148:	ldr	r0, [r0]
   2d14c:	mov	r1, r4
   2d150:	ldr	r7, [r1, #80]!	; 0x50
   2d154:	ldr	r9, [r1, #4]
   2d158:	str	r1, [sp, #12]
   2d15c:	ldr	r1, [r1, #80]	; 0x50
   2d160:	sdiv	r0, r0, r1
   2d164:	add	r0, r0, #1
   2d168:	str	r0, [sp]
   2d16c:	mov	r0, r8
   2d170:	mov	r2, r7
   2d174:	mov	r3, r9
   2d178:	bl	25164 <fputs@plt+0x13db0>
   2d17c:	cmp	r0, #0
   2d180:	bne	2d26c <fputs@plt+0x1beb8>
   2d184:	adds	r7, r7, #4
   2d188:	adc	r8, r9, #0
   2d18c:	ldr	r0, [r4, #68]	; 0x44
   2d190:	stm	sp, {r7, r8}
   2d194:	mov	r1, r6
   2d198:	mov	r2, r5
   2d19c:	bl	17c34 <fputs@plt+0x6880>
   2d1a0:	cmp	r0, #0
   2d1a4:	bne	2d26c <fputs@plt+0x1beb8>
   2d1a8:	ldr	r0, [r4, #68]	; 0x44
   2d1ac:	str	r5, [sp]
   2d1b0:	adds	r6, r7, r5
   2d1b4:	adc	r7, r8, #0
   2d1b8:	mov	r2, r6
   2d1bc:	mov	r3, r7
   2d1c0:	bl	25164 <fputs@plt+0x13db0>
   2d1c4:	cmp	r0, #0
   2d1c8:	bne	2d26c <fputs@plt+0x1beb8>
   2d1cc:	ldr	r0, [r4, #68]	; 0x44
   2d1d0:	str	sl, [sp]
   2d1d4:	adds	r2, r6, #4
   2d1d8:	adc	r3, r7, #0
   2d1dc:	bl	25164 <fputs@plt+0x13db0>
   2d1e0:	cmp	r0, #0
   2d1e4:	bne	2d26c <fputs@plt+0x1beb8>
   2d1e8:	adds	r1, r6, #8
   2d1ec:	adc	r2, r7, #0
   2d1f0:	ldr	r0, [r4, #68]	; 0x44
   2d1f4:	stm	sp, {r1, r2}
   2d1f8:	movw	r1, #3892	; 0xf34
   2d1fc:	movt	r1, #8
   2d200:	mov	r2, #8
   2d204:	bl	17c34 <fputs@plt+0x6880>
   2d208:	cmp	r0, #0
   2d20c:	bne	2d26c <fputs@plt+0x1beb8>
   2d210:	ldr	r3, [sp, #12]
   2d214:	ldrd	r0, [r3]
   2d218:	add	r2, r5, #20
   2d21c:	adds	r0, r0, r2
   2d220:	adc	r1, r1, #0
   2d224:	strd	r0, [r3]
   2d228:	ldr	r0, [r4, #68]	; 0x44
   2d22c:	add	r1, sp, #16
   2d230:	bl	271d4 <fputs@plt+0x15e20>
   2d234:	cmp	r0, #0
   2d238:	bne	2d26c <fputs@plt+0x1beb8>
   2d23c:	ldr	r0, [sp, #12]
   2d240:	ldr	r2, [r0]
   2d244:	ldr	r1, [r0, #4]
   2d248:	mov	r0, #0
   2d24c:	ldr	r3, [sp, #16]
   2d250:	ldr	r7, [sp, #20]
   2d254:	subs	r3, r2, r3
   2d258:	sbcs	r3, r1, r7
   2d25c:	bge	2d26c <fputs@plt+0x1beb8>
   2d260:	ldr	r0, [r4, #68]	; 0x44
   2d264:	mov	r3, r1
   2d268:	bl	2752c <fputs@plt+0x16178>
   2d26c:	sub	sp, fp, #28
   2d270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d274:	push	{r4, sl, fp, lr}
   2d278:	add	fp, sp, #8
   2d27c:	mov	r4, r0
   2d280:	ldr	r0, [r0, #44]	; 0x2c
   2d284:	cmp	r0, #0
   2d288:	popne	{r4, sl, fp, pc}
   2d28c:	ldrb	r0, [r4, #17]
   2d290:	cmp	r0, #2
   2d294:	bne	2d2c0 <fputs@plt+0x1bf0c>
   2d298:	ldrb	r0, [r4, #4]
   2d29c:	cmp	r0, #0
   2d2a0:	beq	2d2c0 <fputs@plt+0x1bf0c>
   2d2a4:	ldrb	r0, [r4, #5]
   2d2a8:	cmp	r0, #1
   2d2ac:	bne	2d2c0 <fputs@plt+0x1bf0c>
   2d2b0:	mov	r0, #1
   2d2b4:	strb	r0, [r4, #17]
   2d2b8:	mov	r0, #0
   2d2bc:	pop	{r4, sl, fp, pc}
   2d2c0:	ldr	r0, [r4, #108]	; 0x6c
   2d2c4:	add	r0, r0, #1
   2d2c8:	str	r0, [r4, #108]	; 0x6c
   2d2cc:	ldrb	r1, [r4, #20]
   2d2d0:	mov	r0, r4
   2d2d4:	mov	r2, #1
   2d2d8:	bl	297f4 <fputs@plt+0x18440>
   2d2dc:	mov	r1, r0
   2d2e0:	mov	r0, r4
   2d2e4:	pop	{r4, sl, fp, lr}
   2d2e8:	b	24efc <fputs@plt+0x13b48>
   2d2ec:	push	{r4, sl, fp, lr}
   2d2f0:	add	fp, sp, #8
   2d2f4:	mov	r4, r0
   2d2f8:	ldr	r0, [r0, #60]	; 0x3c
   2d2fc:	bl	2959c <fputs@plt+0x181e8>
   2d300:	mov	r0, #0
   2d304:	str	r0, [r4, #60]	; 0x3c
   2d308:	pop	{r4, sl, fp, pc}
   2d30c:	push	{r4, r5, r6, sl, fp, lr}
   2d310:	add	fp, sp, #16
   2d314:	mov	r4, r0
   2d318:	ldr	r0, [r0]
   2d31c:	ldr	r5, [r4, #4]
   2d320:	mov	r6, #0
   2d324:	strb	r6, [r5, #19]
   2d328:	ldrb	r1, [r4, #8]
   2d32c:	cmp	r1, #0
   2d330:	beq	2d370 <fputs@plt+0x1bfbc>
   2d334:	ldr	r0, [r0, #156]	; 0x9c
   2d338:	cmp	r0, #2
   2d33c:	blt	2d354 <fputs@plt+0x1bfa0>
   2d340:	mov	r0, r4
   2d344:	bl	2d380 <fputs@plt+0x1bfcc>
   2d348:	mov	r0, #1
   2d34c:	strb	r0, [r4, #8]
   2d350:	pop	{r4, r5, r6, sl, fp, pc}
   2d354:	mov	r0, r4
   2d358:	bl	2d3cc <fputs@plt+0x1c018>
   2d35c:	ldr	r0, [r5, #40]	; 0x28
   2d360:	subs	r0, r0, #1
   2d364:	str	r0, [r5, #40]	; 0x28
   2d368:	moveq	r0, #0
   2d36c:	strbeq	r0, [r5, #20]
   2d370:	strb	r6, [r4, #8]
   2d374:	mov	r0, r5
   2d378:	pop	{r4, r5, r6, sl, fp, lr}
   2d37c:	b	2bbd0 <fputs@plt+0x1a81c>
   2d380:	ldr	r1, [r0, #4]
   2d384:	ldr	r2, [r1, #76]	; 0x4c
   2d388:	cmp	r2, r0
   2d38c:	bne	2d3c8 <fputs@plt+0x1c014>
   2d390:	mov	r0, #0
   2d394:	str	r0, [r1, #76]	; 0x4c
   2d398:	ldrh	r0, [r1, #22]
   2d39c:	movw	r2, #65439	; 0xff9f
   2d3a0:	and	r0, r0, r2
   2d3a4:	strh	r0, [r1, #22]
   2d3a8:	ldr	r0, [r1, #72]	; 0x48
   2d3ac:	cmp	r0, #0
   2d3b0:	bxeq	lr
   2d3b4:	mov	r1, #1
   2d3b8:	strb	r1, [r0, #8]
   2d3bc:	ldr	r0, [r0, #12]
   2d3c0:	cmp	r0, #0
   2d3c4:	bne	2d3b8 <fputs@plt+0x1c004>
   2d3c8:	bx	lr
   2d3cc:	push	{r4, r5, r6, sl, fp, lr}
   2d3d0:	add	fp, sp, #16
   2d3d4:	mov	r4, r0
   2d3d8:	ldr	r5, [r0, #4]
   2d3dc:	mov	r6, r5
   2d3e0:	ldr	r0, [r6, #72]!	; 0x48
   2d3e4:	cmp	r0, #0
   2d3e8:	bne	2d400 <fputs@plt+0x1c04c>
   2d3ec:	b	2d440 <fputs@plt+0x1c08c>
   2d3f0:	ldr	r0, [r1]
   2d3f4:	mov	r6, r1
   2d3f8:	cmp	r0, #0
   2d3fc:	beq	2d440 <fputs@plt+0x1c08c>
   2d400:	mov	r1, r0
   2d404:	ldr	r2, [r1], #12
   2d408:	cmp	r2, r4
   2d40c:	bne	2d3f0 <fputs@plt+0x1c03c>
   2d410:	ldr	r1, [r0, #12]
   2d414:	str	r1, [r6]
   2d418:	ldr	r2, [r0, #4]
   2d41c:	cmp	r2, #1
   2d420:	bne	2d434 <fputs@plt+0x1c080>
   2d424:	mov	r0, r1
   2d428:	cmp	r0, #0
   2d42c:	bne	2d400 <fputs@plt+0x1c04c>
   2d430:	b	2d440 <fputs@plt+0x1c08c>
   2d434:	bl	14168 <fputs@plt+0x2db4>
   2d438:	mov	r1, r6
   2d43c:	b	2d3f0 <fputs@plt+0x1c03c>
   2d440:	ldr	r1, [r5, #76]	; 0x4c
   2d444:	movw	r0, #65439	; 0xff9f
   2d448:	cmp	r1, r4
   2d44c:	beq	2d464 <fputs@plt+0x1c0b0>
   2d450:	ldr	r1, [r5, #40]	; 0x28
   2d454:	cmp	r1, #2
   2d458:	popne	{r4, r5, r6, sl, fp, pc}
   2d45c:	add	r0, r0, #32
   2d460:	b	2d46c <fputs@plt+0x1c0b8>
   2d464:	mov	r1, #0
   2d468:	str	r1, [r5, #76]	; 0x4c
   2d46c:	ldrh	r1, [r5, #22]
   2d470:	and	r0, r1, r0
   2d474:	strh	r0, [r5, #22]
   2d478:	pop	{r4, r5, r6, sl, fp, pc}
   2d47c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d480:	add	fp, sp, #24
   2d484:	mov	r5, r0
   2d488:	ldr	r8, [r0]
   2d48c:	bl	2d624 <fputs@plt+0x1c270>
   2d490:	ldrb	r0, [r5, #18]
   2d494:	mov	r7, #0
   2d498:	cmp	r0, #0
   2d49c:	beq	2d4a8 <fputs@plt+0x1c0f4>
   2d4a0:	mov	r0, r7
   2d4a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d4a8:	mov	r0, r5
   2d4ac:	bl	2c904 <fputs@plt+0x1b550>
   2d4b0:	mov	r4, r0
   2d4b4:	mov	r0, r5
   2d4b8:	mov	r1, r4
   2d4bc:	bl	2d644 <fputs@plt+0x1c290>
   2d4c0:	cmp	r0, r4
   2d4c4:	beq	2d4e8 <fputs@plt+0x1c134>
   2d4c8:	ldr	r0, [r5, #32]
   2d4cc:	movw	r1, #37800	; 0x93a8
   2d4d0:	movt	r1, #9
   2d4d4:	ldr	r1, [r1]
   2d4d8:	udiv	r0, r1, r0
   2d4dc:	add	r0, r0, #1
   2d4e0:	cmp	r4, r0
   2d4e4:	bne	2d4f4 <fputs@plt+0x1c140>
   2d4e8:	movw	r0, #59460	; 0xe844
   2d4ec:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d4f0:	b	27378 <fputs@plt+0x15fc4>
   2d4f4:	ldr	r0, [r5, #12]
   2d4f8:	ldr	r0, [r0, #56]	; 0x38
   2d4fc:	add	r0, r0, #36	; 0x24
   2d500:	bl	244dc <fputs@plt+0x13128>
   2d504:	mov	r9, r0
   2d508:	mov	r0, r5
   2d50c:	mov	r1, r4
   2d510:	mov	r2, r9
   2d514:	bl	2d6b0 <fputs@plt+0x1c2fc>
   2d518:	cmp	r0, r4
   2d51c:	bls	2d52c <fputs@plt+0x1c178>
   2d520:	movw	r0, #59465	; 0xe849
   2d524:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d528:	b	27378 <fputs@plt+0x15fc4>
   2d52c:	mov	r6, r0
   2d530:	mov	r7, #0
   2d534:	bcs	2d54c <fputs@plt+0x1c198>
   2d538:	mov	r0, r5
   2d53c:	mov	r1, #0
   2d540:	mov	r2, #0
   2d544:	bl	2d758 <fputs@plt+0x1c3a4>
   2d548:	mov	r7, r0
   2d54c:	clz	r0, r7
   2d550:	lsr	r0, r0, #5
   2d554:	cmp	r7, #0
   2d558:	beq	2d564 <fputs@plt+0x1c1b0>
   2d55c:	b	2d594 <fputs@plt+0x1c1e0>
   2d560:	sub	r4, r4, #1
   2d564:	cmp	r4, r6
   2d568:	bls	2d594 <fputs@plt+0x1c1e0>
   2d56c:	mov	r0, r5
   2d570:	mov	r1, r6
   2d574:	mov	r2, r4
   2d578:	mov	r3, #1
   2d57c:	bl	2d798 <fputs@plt+0x1c3e4>
   2d580:	mov	r7, r0
   2d584:	clz	r0, r0
   2d588:	lsr	r0, r0, #5
   2d58c:	cmp	r7, #0
   2d590:	beq	2d560 <fputs@plt+0x1c1ac>
   2d594:	cmp	r9, #0
   2d598:	subne	r1, r7, #101	; 0x65
   2d59c:	clzne	r1, r1
   2d5a0:	lsrne	r1, r1, #5
   2d5a4:	orrsne	r0, r1, r0
   2d5a8:	beq	2d604 <fputs@plt+0x1c250>
   2d5ac:	ldr	r0, [r5, #12]
   2d5b0:	ldr	r0, [r0, #72]	; 0x48
   2d5b4:	bl	17a08 <fputs@plt+0x6654>
   2d5b8:	mov	r7, r0
   2d5bc:	ldr	r0, [r5, #12]
   2d5c0:	ldr	r0, [r0, #56]	; 0x38
   2d5c4:	add	r0, r0, #32
   2d5c8:	mov	r1, #0
   2d5cc:	bl	25704 <fputs@plt+0x14350>
   2d5d0:	ldr	r0, [r5, #12]
   2d5d4:	ldr	r0, [r0, #56]	; 0x38
   2d5d8:	add	r0, r0, #36	; 0x24
   2d5dc:	mov	r1, #0
   2d5e0:	bl	25704 <fputs@plt+0x14350>
   2d5e4:	ldr	r0, [r5, #12]
   2d5e8:	ldr	r0, [r0, #56]	; 0x38
   2d5ec:	add	r0, r0, #28
   2d5f0:	mov	r1, r6
   2d5f4:	bl	25704 <fputs@plt+0x14350>
   2d5f8:	str	r6, [r5, #44]	; 0x2c
   2d5fc:	mov	r0, #1
   2d600:	strb	r0, [r5, #19]
   2d604:	cmp	r7, #0
   2d608:	moveq	r7, #0
   2d60c:	moveq	r0, r7
   2d610:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d614:	mov	r0, r8
   2d618:	bl	2970c <fputs@plt+0x18358>
   2d61c:	mov	r0, r7
   2d620:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d624:	b	2d634 <fputs@plt+0x1c280>
   2d628:	ldrb	r1, [r0, #64]	; 0x40
   2d62c:	and	r1, r1, #251	; 0xfb
   2d630:	strb	r1, [r0, #64]	; 0x40
   2d634:	ldr	r0, [r0, #8]
   2d638:	cmp	r0, #0
   2d63c:	bxeq	lr
   2d640:	b	2d628 <fputs@plt+0x1c274>
   2d644:	mov	r2, r0
   2d648:	mov	r0, #0
   2d64c:	cmp	r1, #2
   2d650:	bxcc	lr
   2d654:	push	{fp, lr}
   2d658:	mov	fp, sp
   2d65c:	ldr	ip, [r2, #32]
   2d660:	ldr	r2, [r2, #36]	; 0x24
   2d664:	movw	r3, #52429	; 0xcccd
   2d668:	movt	r3, #52428	; 0xcccc
   2d66c:	umull	r2, r3, r2, r3
   2d670:	mov	r2, #1
   2d674:	add	r2, r2, r3, lsr #2
   2d678:	sub	r1, r1, #2
   2d67c:	udiv	r1, r1, r2
   2d680:	mul	r3, r1, r2
   2d684:	add	lr, r3, #1
   2d688:	movw	r0, #37800	; 0x93a8
   2d68c:	movt	r0, #9
   2d690:	ldr	r0, [r0]
   2d694:	udiv	r0, r0, ip
   2d698:	mov	r3, #2
   2d69c:	cmp	lr, r0
   2d6a0:	movweq	r3, #3
   2d6a4:	mla	r0, r1, r2, r3
   2d6a8:	pop	{fp, lr}
   2d6ac:	bx	lr
   2d6b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2d6b4:	add	fp, sp, #24
   2d6b8:	mov	r5, r2
   2d6bc:	mov	r6, r1
   2d6c0:	mov	r4, r0
   2d6c4:	sub	r7, r2, r1
   2d6c8:	ldr	r8, [r0, #36]	; 0x24
   2d6cc:	bl	2d644 <fputs@plt+0x1c290>
   2d6d0:	add	r0, r7, r0
   2d6d4:	movw	r1, #52429	; 0xcccd
   2d6d8:	movt	r1, #52428	; 0xcccc
   2d6dc:	umull	r1, r2, r8, r1
   2d6e0:	add	r0, r0, r2, lsr #2
   2d6e4:	lsr	r1, r2, #2
   2d6e8:	udiv	r0, r0, r1
   2d6ec:	sub	r1, r6, r5
   2d6f0:	sub	r0, r1, r0
   2d6f4:	ldr	r1, [r4, #32]
   2d6f8:	movw	r2, #37800	; 0x93a8
   2d6fc:	movt	r2, #9
   2d700:	ldr	r2, [r2]
   2d704:	udiv	r1, r2, r1
   2d708:	add	r7, r1, #1
   2d70c:	mov	r1, #0
   2d710:	cmp	r0, r7
   2d714:	mov	r2, #0
   2d718:	movwcc	r2, #1
   2d71c:	cmp	r7, r6
   2d720:	movwcc	r1, #1
   2d724:	and	r1, r1, r2
   2d728:	sub	r1, r0, r1
   2d72c:	b	2d73c <fputs@plt+0x1c388>
   2d730:	cmp	r5, r0
   2d734:	movne	r0, r5
   2d738:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   2d73c:	mov	r5, r1
   2d740:	mov	r0, r4
   2d744:	bl	2d644 <fputs@plt+0x1c290>
   2d748:	sub	r1, r5, #1
   2d74c:	cmp	r5, r7
   2d750:	bne	2d730 <fputs@plt+0x1c37c>
   2d754:	b	2d73c <fputs@plt+0x1c388>
   2d758:	ldr	r0, [r0, #8]
   2d75c:	cmp	r0, #0
   2d760:	beq	2d780 <fputs@plt+0x1c3cc>
   2d764:	cmp	r0, r2
   2d768:	beq	2d758 <fputs@plt+0x1c3a4>
   2d76c:	cmp	r1, #0
   2d770:	ldrne	r3, [r0, #52]	; 0x34
   2d774:	cmpne	r3, r1
   2d778:	bne	2d758 <fputs@plt+0x1c3a4>
   2d77c:	b	2d994 <fputs@plt+0x1c5e0>
   2d780:	cmp	r2, #0
   2d784:	ldrbne	r0, [r2, #64]	; 0x40
   2d788:	andne	r0, r0, #223	; 0xdf
   2d78c:	strbne	r0, [r2, #64]	; 0x40
   2d790:	mov	r0, #0
   2d794:	bx	lr
   2d798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d79c:	add	fp, sp, #28
   2d7a0:	sub	sp, sp, #36	; 0x24
   2d7a4:	mov	r6, r3
   2d7a8:	mov	r5, r2
   2d7ac:	mov	r8, r1
   2d7b0:	mov	r4, r0
   2d7b4:	mov	r1, r2
   2d7b8:	bl	2d644 <fputs@plt+0x1c290>
   2d7bc:	cmp	r0, r5
   2d7c0:	beq	2d7e4 <fputs@plt+0x1c430>
   2d7c4:	ldr	r0, [r4, #32]
   2d7c8:	movw	r1, #37800	; 0x93a8
   2d7cc:	movt	r1, #9
   2d7d0:	ldr	r1, [r1]
   2d7d4:	udiv	r0, r1, r0
   2d7d8:	add	r0, r0, #1
   2d7dc:	cmp	r0, r5
   2d7e0:	bne	2d838 <fputs@plt+0x1c484>
   2d7e4:	mov	r7, #0
   2d7e8:	cmp	r6, #0
   2d7ec:	bne	2d898 <fputs@plt+0x1c4e4>
   2d7f0:	ldr	r0, [r4, #32]
   2d7f4:	movw	r1, #37800	; 0x93a8
   2d7f8:	movt	r1, #9
   2d7fc:	ldr	r1, [r1]
   2d800:	udiv	r0, r1, r0
   2d804:	add	r6, r0, #1
   2d808:	sub	r5, r5, #1
   2d80c:	cmp	r5, r6
   2d810:	beq	2d808 <fputs@plt+0x1c454>
   2d814:	mov	r0, r4
   2d818:	mov	r1, r5
   2d81c:	bl	2d644 <fputs@plt+0x1c290>
   2d820:	cmp	r5, r0
   2d824:	beq	2d808 <fputs@plt+0x1c454>
   2d828:	str	r5, [r4, #44]	; 0x2c
   2d82c:	mov	r0, #1
   2d830:	strb	r0, [r4, #19]
   2d834:	b	2d898 <fputs@plt+0x1c4e4>
   2d838:	ldr	r0, [r4, #12]
   2d83c:	ldr	r0, [r0, #56]	; 0x38
   2d840:	add	r0, r0, #36	; 0x24
   2d844:	bl	244dc <fputs@plt+0x13128>
   2d848:	cmp	r0, #0
   2d84c:	beq	2d894 <fputs@plt+0x1c4e0>
   2d850:	sub	r2, fp, #29
   2d854:	add	r3, sp, #28
   2d858:	mov	r0, r4
   2d85c:	mov	r1, r5
   2d860:	bl	2e0b8 <fputs@plt+0x1cd04>
   2d864:	mov	r7, r0
   2d868:	cmp	r0, #0
   2d86c:	bne	2d898 <fputs@plt+0x1c4e4>
   2d870:	ldrb	r9, [fp, #-29]	; 0xffffffe3
   2d874:	cmp	r9, #2
   2d878:	beq	2d8a4 <fputs@plt+0x1c4f0>
   2d87c:	cmp	r9, #1
   2d880:	bne	2d8dc <fputs@plt+0x1c528>
   2d884:	movw	r0, #59297	; 0xe7a1
   2d888:	bl	27378 <fputs@plt+0x15fc4>
   2d88c:	mov	r7, r0
   2d890:	b	2d898 <fputs@plt+0x1c4e4>
   2d894:	mov	r7, #101	; 0x65
   2d898:	mov	r0, r7
   2d89c:	sub	sp, fp, #28
   2d8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d8a4:	cmp	r6, #0
   2d8a8:	bne	2d7e4 <fputs@plt+0x1c430>
   2d8ac:	mov	r0, #1
   2d8b0:	str	r0, [sp]
   2d8b4:	add	r1, sp, #20
   2d8b8:	add	r2, sp, #24
   2d8bc:	mov	r0, r4
   2d8c0:	mov	r3, r5
   2d8c4:	bl	2e178 <fputs@plt+0x1cdc4>
   2d8c8:	cmp	r0, #0
   2d8cc:	bne	2d88c <fputs@plt+0x1c4d8>
   2d8d0:	ldr	r0, [sp, #20]
   2d8d4:	bl	2c010 <fputs@plt+0x1ac5c>
   2d8d8:	b	2d7e4 <fputs@plt+0x1c430>
   2d8dc:	add	r2, sp, #20
   2d8e0:	mov	sl, #0
   2d8e4:	mov	r0, r4
   2d8e8:	mov	r1, r5
   2d8ec:	mov	r3, #0
   2d8f0:	bl	2bf4c <fputs@plt+0x1ab98>
   2d8f4:	mov	r7, r0
   2d8f8:	cmp	r0, #0
   2d8fc:	bne	2d898 <fputs@plt+0x1c4e4>
   2d900:	str	r9, [sp, #12]
   2d904:	cmp	r6, #0
   2d908:	moveq	sl, r8
   2d90c:	clz	r0, r6
   2d910:	lsr	r0, r0, #5
   2d914:	lsl	r9, r0, #1
   2d918:	str	r9, [sp]
   2d91c:	mov	r0, r4
   2d920:	add	r1, sp, #16
   2d924:	add	r2, sp, #24
   2d928:	mov	r3, sl
   2d92c:	bl	2e178 <fputs@plt+0x1cdc4>
   2d930:	cmp	r0, #0
   2d934:	bne	2d984 <fputs@plt+0x1c5d0>
   2d938:	ldr	r0, [sp, #16]
   2d93c:	bl	2c010 <fputs@plt+0x1ac5c>
   2d940:	ldr	r0, [sp, #24]
   2d944:	cmp	r6, #0
   2d948:	cmpne	r0, r8
   2d94c:	bhi	2d918 <fputs@plt+0x1c564>
   2d950:	ldr	r3, [sp, #28]
   2d954:	ldr	r8, [sp, #20]
   2d958:	stm	sp, {r0, r6}
   2d95c:	mov	r0, r4
   2d960:	mov	r1, r8
   2d964:	ldr	r2, [sp, #12]
   2d968:	bl	2e904 <fputs@plt+0x1d550>
   2d96c:	mov	r7, r0
   2d970:	mov	r0, r8
   2d974:	bl	2c010 <fputs@plt+0x1ac5c>
   2d978:	cmp	r7, #0
   2d97c:	bne	2d898 <fputs@plt+0x1c4e4>
   2d980:	b	2d7e4 <fputs@plt+0x1c430>
   2d984:	mov	r7, r0
   2d988:	ldr	r0, [sp, #20]
   2d98c:	bl	2c010 <fputs@plt+0x1ac5c>
   2d990:	b	2d898 <fputs@plt+0x1c4e4>
   2d994:	push	{r4, r5, r6, sl, fp, lr}
   2d998:	add	fp, sp, #16
   2d99c:	mov	r4, r2
   2d9a0:	mov	r5, r1
   2d9a4:	mov	r6, r0
   2d9a8:	cmp	r6, r4
   2d9ac:	beq	2d9f0 <fputs@plt+0x1c63c>
   2d9b0:	cmp	r5, #0
   2d9b4:	ldrne	r0, [r6, #52]	; 0x34
   2d9b8:	cmpne	r0, r5
   2d9bc:	bne	2d9f0 <fputs@plt+0x1c63c>
   2d9c0:	ldrb	r0, [r6, #66]	; 0x42
   2d9c4:	sub	r0, r0, #1
   2d9c8:	uxtb	r0, r0
   2d9cc:	cmp	r0, #1
   2d9d0:	bhi	2d9e8 <fputs@plt+0x1c634>
   2d9d4:	mov	r0, r6
   2d9d8:	bl	2da04 <fputs@plt+0x1c650>
   2d9dc:	cmp	r0, #0
   2d9e0:	popne	{r4, r5, r6, sl, fp, pc}
   2d9e4:	b	2d9f0 <fputs@plt+0x1c63c>
   2d9e8:	mov	r0, r6
   2d9ec:	bl	2da68 <fputs@plt+0x1c6b4>
   2d9f0:	ldr	r6, [r6, #8]
   2d9f4:	cmp	r6, #0
   2d9f8:	bne	2d9a8 <fputs@plt+0x1c5f4>
   2d9fc:	mov	r0, #0
   2da00:	pop	{r4, r5, r6, sl, fp, pc}
   2da04:	push	{r4, r5, fp, lr}
   2da08:	add	fp, sp, #8
   2da0c:	mov	r4, r0
   2da10:	ldrb	r0, [r0, #66]	; 0x42
   2da14:	cmp	r0, #2
   2da18:	bne	2da28 <fputs@plt+0x1c674>
   2da1c:	mov	r0, #1
   2da20:	strb	r0, [r4, #66]	; 0x42
   2da24:	b	2da30 <fputs@plt+0x1c67c>
   2da28:	mov	r0, #0
   2da2c:	str	r0, [r4, #60]	; 0x3c
   2da30:	mov	r0, r4
   2da34:	bl	2dab8 <fputs@plt+0x1c704>
   2da38:	mov	r5, r0
   2da3c:	cmp	r0, #0
   2da40:	bne	2da54 <fputs@plt+0x1c6a0>
   2da44:	mov	r0, r4
   2da48:	bl	2da68 <fputs@plt+0x1c6b4>
   2da4c:	mov	r0, #3
   2da50:	strb	r0, [r4, #66]	; 0x42
   2da54:	ldrb	r0, [r4, #64]	; 0x40
   2da58:	and	r0, r0, #241	; 0xf1
   2da5c:	strb	r0, [r4, #64]	; 0x40
   2da60:	mov	r0, r5
   2da64:	pop	{r4, r5, fp, pc}
   2da68:	push	{r4, r5, r6, sl, fp, lr}
   2da6c:	add	fp, sp, #16
   2da70:	mov	r4, r0
   2da74:	ldrsb	r0, [r0, #68]	; 0x44
   2da78:	cmp	r0, #0
   2da7c:	blt	2daac <fputs@plt+0x1c6f8>
   2da80:	mov	r6, #30
   2da84:	mov	r5, #0
   2da88:	ldr	r0, [r4, r6, lsl #2]
   2da8c:	bl	2c010 <fputs@plt+0x1ac5c>
   2da90:	str	r5, [r4, r6, lsl #2]
   2da94:	add	r0, r6, #1
   2da98:	ldrsb	r1, [r4, #68]	; 0x44
   2da9c:	sub	r2, r6, #30
   2daa0:	cmp	r2, r1
   2daa4:	mov	r6, r0
   2daa8:	blt	2da88 <fputs@plt+0x1c6d4>
   2daac:	mov	r0, #255	; 0xff
   2dab0:	strb	r0, [r4, #68]	; 0x44
   2dab4:	pop	{r4, r5, r6, sl, fp, pc}
   2dab8:	push	{r4, r5, r6, r7, fp, lr}
   2dabc:	add	fp, sp, #16
   2dac0:	mov	r4, r0
   2dac4:	add	r6, r0, #40	; 0x28
   2dac8:	mov	r1, r6
   2dacc:	bl	2db44 <fputs@plt+0x1c790>
   2dad0:	ldrb	r0, [r4, #69]	; 0x45
   2dad4:	mov	r5, #0
   2dad8:	cmp	r0, #0
   2dadc:	beq	2dae8 <fputs@plt+0x1c734>
   2dae0:	mov	r0, r5
   2dae4:	pop	{r4, r5, r6, r7, fp, pc}
   2dae8:	ldrd	r0, [r6]
   2daec:	bl	140d0 <fputs@plt+0x2d1c>
   2daf0:	cmp	r0, #0
   2daf4:	moveq	r5, #7
   2daf8:	moveq	r0, r5
   2dafc:	popeq	{r4, r5, r6, r7, fp, pc}
   2db00:	mov	r7, r0
   2db04:	ldr	r2, [r6]
   2db08:	mov	r5, #0
   2db0c:	mov	r0, r4
   2db10:	mov	r1, #0
   2db14:	mov	r3, r7
   2db18:	bl	2db64 <fputs@plt+0x1c7b0>
   2db1c:	cmp	r0, #0
   2db20:	streq	r7, [r4, #48]	; 0x30
   2db24:	moveq	r0, r5
   2db28:	popeq	{r4, r5, r6, r7, fp, pc}
   2db2c:	mov	r6, r0
   2db30:	mov	r0, r7
   2db34:	bl	14168 <fputs@plt+0x2db4>
   2db38:	mov	r5, r6
   2db3c:	mov	r0, r5
   2db40:	pop	{r4, r5, r6, r7, fp, pc}
   2db44:	push	{r4, r5, fp, lr}
   2db48:	add	fp, sp, #8
   2db4c:	mov	r4, r1
   2db50:	mov	r5, r0
   2db54:	bl	2db84 <fputs@plt+0x1c7d0>
   2db58:	ldrd	r0, [r5, #16]
   2db5c:	strd	r0, [r4]
   2db60:	pop	{r4, r5, fp, pc}
   2db64:	push	{fp, lr}
   2db68:	mov	fp, sp
   2db6c:	sub	sp, sp, #8
   2db70:	mov	ip, #0
   2db74:	str	ip, [sp]
   2db78:	bl	2dbf0 <fputs@plt+0x1c83c>
   2db7c:	mov	sp, fp
   2db80:	pop	{fp, pc}
   2db84:	ldrh	r1, [r0, #34]	; 0x22
   2db88:	cmp	r1, #0
   2db8c:	bxne	lr
   2db90:	ldrb	r1, [r0, #64]	; 0x40
   2db94:	orr	r1, r1, #2
   2db98:	strb	r1, [r0, #64]	; 0x40
   2db9c:	ldrsb	r2, [r0, #68]	; 0x44
   2dba0:	add	r1, r0, r2, lsl #1
   2dba4:	ldrh	r1, [r1, #80]	; 0x50
   2dba8:	add	r2, r0, r2, lsl #2
   2dbac:	ldr	r3, [r2, #120]	; 0x78
   2dbb0:	add	r2, r0, #16
   2dbb4:	mov	r0, r3
   2dbb8:	b	2dbbc <fputs@plt+0x1c808>
   2dbbc:	push	{fp, lr}
   2dbc0:	mov	fp, sp
   2dbc4:	ldr	lr, [r0, #56]	; 0x38
   2dbc8:	ldr	r3, [r0, #64]	; 0x40
   2dbcc:	ldr	ip, [r0, #80]	; 0x50
   2dbd0:	ldrb	r1, [r3, r1, lsl #1]!
   2dbd4:	ldrb	r3, [r3, #1]
   2dbd8:	orr	r1, r3, r1, lsl #8
   2dbdc:	ldrh	r3, [r0, #20]
   2dbe0:	and	r1, r1, r3
   2dbe4:	add	r1, lr, r1
   2dbe8:	pop	{fp, lr}
   2dbec:	bx	ip
   2dbf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dbf4:	add	fp, sp, #28
   2dbf8:	sub	sp, sp, #36	; 0x24
   2dbfc:	mov	sl, r3
   2dc00:	str	r2, [sp, #20]
   2dc04:	mov	r4, r1
   2dc08:	mov	r6, r0
   2dc0c:	ldrsb	r0, [r0, #68]	; 0x44
   2dc10:	add	r0, r6, r0, lsl #2
   2dc14:	ldr	r5, [r0, #120]	; 0x78
   2dc18:	ldr	r7, [r6, #4]
   2dc1c:	mov	r0, r6
   2dc20:	bl	2db84 <fputs@plt+0x1c7d0>
   2dc24:	ldrh	r1, [r6, #32]
   2dc28:	str	r7, [sp, #24]
   2dc2c:	ldr	r0, [r7, #36]	; 0x24
   2dc30:	sub	r2, r0, r1
   2dc34:	ldr	r0, [r5, #56]	; 0x38
   2dc38:	ldr	r9, [r6, #24]
   2dc3c:	sub	r3, r9, r0
   2dc40:	movw	r0, #60282	; 0xeb7a
   2dc44:	cmp	r3, r2
   2dc48:	bhi	2df1c <fputs@plt+0x1cb68>
   2dc4c:	ldr	r2, [fp, #8]
   2dc50:	cmp	r1, r4
   2dc54:	str	r2, [sp, #12]
   2dc58:	bls	2dcac <fputs@plt+0x1c8f8>
   2dc5c:	ldr	r0, [r5, #72]	; 0x48
   2dc60:	str	r0, [sp]
   2dc64:	ldr	r8, [sp, #20]
   2dc68:	add	r0, r8, r4
   2dc6c:	cmp	r0, r1
   2dc70:	mov	r5, r8
   2dc74:	subhi	r5, r1, r4
   2dc78:	add	r0, r9, r4
   2dc7c:	and	r3, r2, #1
   2dc80:	mov	r1, sl
   2dc84:	mov	r2, r5
   2dc88:	bl	2df34 <fputs@plt+0x1cb80>
   2dc8c:	mov	r7, r0
   2dc90:	sub	r8, r8, r5
   2dc94:	str	r8, [sp, #20]
   2dc98:	add	sl, sl, r5
   2dc9c:	mov	r8, #0
   2dca0:	cmp	r7, #0
   2dca4:	beq	2dcbc <fputs@plt+0x1c908>
   2dca8:	b	2df04 <fputs@plt+0x1cb50>
   2dcac:	sub	r8, r4, r1
   2dcb0:	mov	r7, #0
   2dcb4:	cmp	r7, #0
   2dcb8:	bne	2df04 <fputs@plt+0x1cb50>
   2dcbc:	ldr	r0, [sp, #20]
   2dcc0:	cmp	r0, #0
   2dcc4:	beq	2df04 <fputs@plt+0x1cb50>
   2dcc8:	ldr	r0, [sp, #24]
   2dccc:	ldr	r4, [r0, #36]	; 0x24
   2dcd0:	ldrh	r5, [r6, #32]
   2dcd4:	add	r0, r9, r5
   2dcd8:	bl	244dc <fputs@plt+0x13128>
   2dcdc:	str	r0, [sp, #32]
   2dce0:	sub	r0, r4, #4
   2dce4:	str	r0, [sp, #16]
   2dce8:	ldr	r2, [sp, #12]
   2dcec:	cmp	r2, #2
   2dcf0:	mov	r7, #0
   2dcf4:	beq	2dd80 <fputs@plt+0x1c9cc>
   2dcf8:	ldrb	r0, [r6, #64]	; 0x40
   2dcfc:	tst	r0, #4
   2dd00:	mov	r7, #0
   2dd04:	bne	2dd80 <fputs@plt+0x1c9cc>
   2dd08:	mov	r9, r2
   2dd0c:	sub	r0, r4, #5
   2dd10:	sub	r0, r0, r5
   2dd14:	ldr	r1, [r6, #28]
   2dd18:	ldr	r2, [r6, #56]	; 0x38
   2dd1c:	add	r0, r0, r1
   2dd20:	ldr	r1, [sp, #16]
   2dd24:	udiv	r4, r0, r1
   2dd28:	cmp	r4, r2
   2dd2c:	ble	2dd54 <fputs@plt+0x1c9a0>
   2dd30:	ldr	r0, [r6, #12]
   2dd34:	lsl	r2, r4, #3
   2dd38:	mov	r3, #0
   2dd3c:	bl	1421c <fputs@plt+0x2e68>
   2dd40:	cmp	r0, #0
   2dd44:	beq	2dd78 <fputs@plt+0x1c9c4>
   2dd48:	str	r0, [r6, #12]
   2dd4c:	lsl	r0, r4, #1
   2dd50:	str	r0, [r6, #56]	; 0x38
   2dd54:	ldr	r0, [r6, #12]
   2dd58:	lsl	r2, r4, #2
   2dd5c:	mov	r7, #0
   2dd60:	mov	r1, #0
   2dd64:	bl	11174 <memset@plt>
   2dd68:	ldrb	r0, [r6, #64]	; 0x40
   2dd6c:	orr	r0, r0, #4
   2dd70:	strb	r0, [r6, #64]	; 0x40
   2dd74:	b	2dd7c <fputs@plt+0x1c9c8>
   2dd78:	mov	r7, #7
   2dd7c:	mov	r2, r9
   2dd80:	ldrb	r0, [r6, #64]	; 0x40
   2dd84:	tst	r0, #4
   2dd88:	bne	2dda4 <fputs@plt+0x1c9f0>
   2dd8c:	mov	r0, #0
   2dd90:	ldr	r5, [sp, #20]
   2dd94:	ldr	r4, [sp, #16]
   2dd98:	cmp	r7, #0
   2dd9c:	beq	2ddd0 <fputs@plt+0x1ca1c>
   2dda0:	b	2df00 <fputs@plt+0x1cb4c>
   2dda4:	ldr	r4, [sp, #16]
   2dda8:	udiv	r0, r8, r4
   2ddac:	ldr	r1, [r6, #12]
   2ddb0:	ldr	r1, [r1, r0, lsl #2]
   2ddb4:	cmp	r1, #0
   2ddb8:	ldr	r5, [sp, #20]
   2ddbc:	strne	r1, [sp, #32]
   2ddc0:	mlsne	r8, r0, r4, r8
   2ddc4:	moveq	r0, #0
   2ddc8:	cmp	r7, #0
   2ddcc:	bne	2df00 <fputs@plt+0x1cb4c>
   2ddd0:	ldr	r1, [sp, #32]
   2ddd4:	cmp	r1, #0
   2ddd8:	beq	2df00 <fputs@plt+0x1cb4c>
   2dddc:	and	r3, r2, #1
   2dde0:	mov	r2, #2
   2dde4:	str	r3, [sp, #8]
   2dde8:	eor	r2, r2, r3, lsl #1
   2ddec:	str	r2, [sp, #20]
   2ddf0:	lsl	r9, r0, #2
   2ddf4:	ldrb	r0, [r6, #64]	; 0x40
   2ddf8:	tst	r0, #4
   2ddfc:	ldrne	r0, [r6, #12]
   2de00:	strne	r1, [r0, r9]
   2de04:	cmp	r8, r4
   2de08:	bcs	2deac <fputs@plt+0x1caf8>
   2de0c:	ldr	r0, [sp, #24]
   2de10:	ldr	r0, [r0]
   2de14:	add	r2, sp, #28
   2de18:	ldr	r3, [sp, #20]
   2de1c:	bl	172c0 <fputs@plt+0x5f0c>
   2de20:	mov	r7, r0
   2de24:	add	r0, r8, r5
   2de28:	cmp	r0, r4
   2de2c:	mov	r0, r4
   2de30:	mov	r4, r5
   2de34:	subhi	r4, r0, r8
   2de38:	cmp	r7, #0
   2de3c:	bne	2de94 <fputs@plt+0x1cae0>
   2de40:	ldr	r7, [sp, #28]
   2de44:	mov	r0, r7
   2de48:	bl	17824 <fputs@plt+0x6470>
   2de4c:	str	sl, [sp, #12]
   2de50:	mov	sl, r5
   2de54:	mov	r5, r0
   2de58:	bl	244dc <fputs@plt+0x13128>
   2de5c:	str	r0, [sp, #32]
   2de60:	str	r7, [sp]
   2de64:	add	r0, r5, r8
   2de68:	mov	r5, sl
   2de6c:	ldr	sl, [sp, #12]
   2de70:	add	r0, r0, #4
   2de74:	mov	r1, sl
   2de78:	mov	r2, r4
   2de7c:	ldr	r3, [sp, #8]
   2de80:	bl	2df34 <fputs@plt+0x1cb80>
   2de84:	mov	r7, r0
   2de88:	ldr	r0, [sp, #28]
   2de8c:	bl	1782c <fputs@plt+0x6478>
   2de90:	mov	r8, #0
   2de94:	add	sl, sl, r4
   2de98:	sub	r5, r5, r4
   2de9c:	ldr	r4, [sp, #16]
   2dea0:	cmp	r7, #0
   2dea4:	beq	2deec <fputs@plt+0x1cb38>
   2dea8:	b	2df00 <fputs@plt+0x1cb4c>
   2deac:	ldr	r0, [r6, #12]
   2deb0:	add	r0, r0, r9
   2deb4:	ldr	r0, [r0, #4]
   2deb8:	cmp	r0, #0
   2debc:	beq	2decc <fputs@plt+0x1cb18>
   2dec0:	str	r0, [sp, #32]
   2dec4:	mov	r7, #0
   2dec8:	b	2dee0 <fputs@plt+0x1cb2c>
   2decc:	ldr	r0, [sp, #24]
   2ded0:	mov	r2, #0
   2ded4:	add	r3, sp, #32
   2ded8:	bl	2df84 <fputs@plt+0x1cbd0>
   2dedc:	mov	r7, r0
   2dee0:	sub	r8, r8, r4
   2dee4:	cmp	r7, #0
   2dee8:	bne	2df00 <fputs@plt+0x1cb4c>
   2deec:	cmp	r5, #0
   2def0:	addne	r9, r9, #4
   2def4:	ldrne	r1, [sp, #32]
   2def8:	cmpne	r1, #0
   2defc:	bne	2ddf4 <fputs@plt+0x1ca40>
   2df00:	str	r5, [sp, #20]
   2df04:	cmp	r7, #0
   2df08:	bne	2df28 <fputs@plt+0x1cb74>
   2df0c:	movw	r0, #60439	; 0xec17
   2df10:	ldr	r1, [sp, #20]
   2df14:	cmp	r1, #0
   2df18:	beq	2df28 <fputs@plt+0x1cb74>
   2df1c:	sub	sp, fp, #28
   2df20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2df24:	b	27378 <fputs@plt+0x15fc4>
   2df28:	mov	r0, r7
   2df2c:	sub	sp, fp, #28
   2df30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2df34:	push	{r4, r5, r6, sl, fp, lr}
   2df38:	add	fp, sp, #16
   2df3c:	mov	r4, r2
   2df40:	mov	r5, r1
   2df44:	mov	r6, r0
   2df48:	cmp	r3, #0
   2df4c:	beq	2df6c <fputs@plt+0x1cbb8>
   2df50:	ldr	r0, [fp, #8]
   2df54:	bl	17a08 <fputs@plt+0x6654>
   2df58:	cmp	r0, #0
   2df5c:	popne	{r4, r5, r6, sl, fp, pc}
   2df60:	mov	r0, r6
   2df64:	mov	r1, r5
   2df68:	b	2df74 <fputs@plt+0x1cbc0>
   2df6c:	mov	r0, r5
   2df70:	mov	r1, r6
   2df74:	mov	r2, r4
   2df78:	bl	1121c <memcpy@plt>
   2df7c:	mov	r0, #0
   2df80:	pop	{r4, r5, r6, sl, fp, pc}
   2df84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2df88:	add	fp, sp, #28
   2df8c:	sub	sp, sp, #12
   2df90:	mov	r8, r3
   2df94:	mov	r9, r2
   2df98:	mov	sl, r1
   2df9c:	mov	r7, r0
   2dfa0:	mov	r0, #0
   2dfa4:	str	r0, [sp, #8]
   2dfa8:	ldrb	r0, [r7, #17]
   2dfac:	cmp	r0, #0
   2dfb0:	beq	2e038 <fputs@plt+0x1cc84>
   2dfb4:	ldr	r0, [r7, #32]
   2dfb8:	movw	r1, #37800	; 0x93a8
   2dfbc:	movt	r1, #9
   2dfc0:	ldr	r1, [r1]
   2dfc4:	udiv	r4, r1, r0
   2dfc8:	mov	r5, sl
   2dfcc:	mov	r6, r5
   2dfd0:	add	r5, r5, #1
   2dfd4:	mov	r0, r7
   2dfd8:	mov	r1, r5
   2dfdc:	bl	2d644 <fputs@plt+0x1c290>
   2dfe0:	cmp	r5, r0
   2dfe4:	beq	2dfcc <fputs@plt+0x1cc18>
   2dfe8:	cmp	r6, r4
   2dfec:	beq	2dfcc <fputs@plt+0x1cc18>
   2dff0:	mov	r0, r7
   2dff4:	bl	2c904 <fputs@plt+0x1b550>
   2dff8:	cmp	r5, r0
   2dffc:	bhi	2e038 <fputs@plt+0x1cc84>
   2e000:	add	r2, sp, #3
   2e004:	add	r3, sp, #4
   2e008:	mov	r0, r7
   2e00c:	mov	r1, r5
   2e010:	bl	2e0b8 <fputs@plt+0x1cd04>
   2e014:	cmp	r0, #0
   2e018:	ldrbeq	r1, [sp, #3]
   2e01c:	cmpeq	r1, #4
   2e020:	beq	2e07c <fputs@plt+0x1ccc8>
   2e024:	cmp	r0, #0
   2e028:	beq	2e038 <fputs@plt+0x1cc84>
   2e02c:	mov	r5, #0
   2e030:	mov	r4, r0
   2e034:	b	2e08c <fputs@plt+0x1ccd8>
   2e038:	clz	r0, r9
   2e03c:	lsr	r0, r0, #5
   2e040:	lsl	r3, r0, #1
   2e044:	add	r2, sp, #8
   2e048:	mov	r0, r7
   2e04c:	mov	r1, sl
   2e050:	bl	2bf4c <fputs@plt+0x1ab98>
   2e054:	mov	r4, r0
   2e058:	cmp	r0, #0
   2e05c:	mov	r5, #0
   2e060:	bne	2e08c <fputs@plt+0x1ccd8>
   2e064:	ldr	r0, [sp, #8]
   2e068:	ldr	r0, [r0, #56]	; 0x38
   2e06c:	bl	244dc <fputs@plt+0x13128>
   2e070:	mov	r5, r0
   2e074:	mov	r4, #0
   2e078:	b	2e08c <fputs@plt+0x1ccd8>
   2e07c:	ldr	r1, [sp, #4]
   2e080:	mov	r4, #101	; 0x65
   2e084:	cmp	r1, sl
   2e088:	bne	2e024 <fputs@plt+0x1cc70>
   2e08c:	str	r5, [r8]
   2e090:	ldr	r0, [sp, #8]
   2e094:	cmp	r9, #0
   2e098:	beq	2e0a4 <fputs@plt+0x1ccf0>
   2e09c:	str	r0, [r9]
   2e0a0:	b	2e0a8 <fputs@plt+0x1ccf4>
   2e0a4:	bl	2c010 <fputs@plt+0x1ac5c>
   2e0a8:	subs	r0, r4, #101	; 0x65
   2e0ac:	movne	r0, r4
   2e0b0:	sub	sp, fp, #28
   2e0b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e0b8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2e0bc:	add	fp, sp, #24
   2e0c0:	sub	sp, sp, #8
   2e0c4:	mov	r8, r3
   2e0c8:	mov	r4, r2
   2e0cc:	mov	r6, r1
   2e0d0:	mov	r5, r0
   2e0d4:	bl	2d644 <fputs@plt+0x1c290>
   2e0d8:	mov	r7, r0
   2e0dc:	ldr	r0, [r5]
   2e0e0:	add	r2, sp, #4
   2e0e4:	mov	r1, r7
   2e0e8:	mov	r3, #0
   2e0ec:	bl	172c0 <fputs@plt+0x5f0c>
   2e0f0:	cmp	r0, #0
   2e0f4:	bne	2e170 <fputs@plt+0x1cdbc>
   2e0f8:	mvn	r0, r7
   2e0fc:	add	r0, r0, r6
   2e100:	add	r5, r0, r0, lsl #2
   2e104:	ldr	r6, [sp, #4]
   2e108:	mov	r0, r6
   2e10c:	bl	17824 <fputs@plt+0x6470>
   2e110:	cmn	r5, #1
   2e114:	ble	2e160 <fputs@plt+0x1cdac>
   2e118:	ldrb	r1, [r0, r5]
   2e11c:	strb	r1, [r4]
   2e120:	cmp	r8, #0
   2e124:	beq	2e138 <fputs@plt+0x1cd84>
   2e128:	add	r0, r0, r5
   2e12c:	add	r0, r0, #1
   2e130:	bl	244dc <fputs@plt+0x13128>
   2e134:	str	r0, [r8]
   2e138:	mov	r0, r6
   2e13c:	bl	1782c <fputs@plt+0x6478>
   2e140:	ldrb	r0, [r4]
   2e144:	sub	r0, r0, #1
   2e148:	uxtb	r1, r0
   2e14c:	mov	r0, #0
   2e150:	cmp	r1, #5
   2e154:	bcc	2e170 <fputs@plt+0x1cdbc>
   2e158:	movw	r0, #56798	; 0xddde
   2e15c:	b	2e16c <fputs@plt+0x1cdb8>
   2e160:	mov	r0, r6
   2e164:	bl	1782c <fputs@plt+0x6478>
   2e168:	movw	r0, #56790	; 0xddd6
   2e16c:	bl	27378 <fputs@plt+0x15fc4>
   2e170:	sub	sp, fp, #24
   2e174:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2e178:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e17c:	add	fp, sp, #28
   2e180:	sub	sp, sp, #76	; 0x4c
   2e184:	mov	r8, r3
   2e188:	mov	r9, r2
   2e18c:	mov	sl, r1
   2e190:	mov	r7, r0
   2e194:	mov	r0, #0
   2e198:	str	r0, [fp, #-32]	; 0xffffffe0
   2e19c:	ldr	r6, [r7, #12]
   2e1a0:	mov	r0, r7
   2e1a4:	bl	2c904 <fputs@plt+0x1b550>
   2e1a8:	mov	r4, r0
   2e1ac:	ldr	r0, [r6, #56]	; 0x38
   2e1b0:	add	r0, r0, #36	; 0x24
   2e1b4:	bl	244dc <fputs@plt+0x13128>
   2e1b8:	str	r4, [fp, #-48]	; 0xffffffd0
   2e1bc:	cmp	r0, r4
   2e1c0:	bcs	2e21c <fputs@plt+0x1ce68>
   2e1c4:	cmp	r0, #0
   2e1c8:	str	r7, [sp, #44]	; 0x2c
   2e1cc:	beq	2e22c <fputs@plt+0x1ce78>
   2e1d0:	ldr	r1, [fp, #8]
   2e1d4:	cmp	r1, #2
   2e1d8:	str	r0, [sp, #36]	; 0x24
   2e1dc:	beq	2e2f4 <fputs@plt+0x1cf40>
   2e1e0:	mov	r4, #0
   2e1e4:	cmp	r1, #1
   2e1e8:	bne	2e2f8 <fputs@plt+0x1cf44>
   2e1ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2e1f0:	cmp	r0, r8
   2e1f4:	bcc	2e2f8 <fputs@plt+0x1cf44>
   2e1f8:	sub	r2, fp, #33	; 0x21
   2e1fc:	mov	r0, r7
   2e200:	mov	r1, r8
   2e204:	mov	r3, #0
   2e208:	bl	2e0b8 <fputs@plt+0x1cd04>
   2e20c:	cmp	r0, #0
   2e210:	beq	2e578 <fputs@plt+0x1d1c4>
   2e214:	mov	r5, r0
   2e218:	b	2e878 <fputs@plt+0x1d4c4>
   2e21c:	movw	r0, #61354	; 0xefaa
   2e220:	bl	27378 <fputs@plt+0x15fc4>
   2e224:	mov	r5, r0
   2e228:	b	2e878 <fputs@plt+0x1d4c4>
   2e22c:	ldr	r0, [r6, #72]	; 0x48
   2e230:	ldrb	r4, [r7, #19]
   2e234:	bl	17a08 <fputs@plt+0x6654>
   2e238:	mov	r5, r0
   2e23c:	cmp	r0, #0
   2e240:	bne	2e878 <fputs@plt+0x1d4c4>
   2e244:	clz	r0, r4
   2e248:	ldr	r2, [r7, #32]
   2e24c:	ldr	r1, [r7, #44]	; 0x2c
   2e250:	add	r3, r1, #1
   2e254:	str	r3, [r7, #44]	; 0x2c
   2e258:	movw	r8, #37800	; 0x93a8
   2e25c:	movt	r8, #9
   2e260:	ldr	r3, [r8]
   2e264:	udiv	r2, r3, r2
   2e268:	cmp	r1, r2
   2e26c:	addeq	r1, r1, #2
   2e270:	streq	r1, [r7, #44]	; 0x2c
   2e274:	lsr	r5, r0, #5
   2e278:	ldrb	r0, [r7, #17]
   2e27c:	cmp	r0, #0
   2e280:	beq	2e74c <fputs@plt+0x1d398>
   2e284:	ldr	r4, [r7, #44]	; 0x2c
   2e288:	mov	r0, r7
   2e28c:	mov	r1, r4
   2e290:	bl	2d644 <fputs@plt+0x1c290>
   2e294:	cmp	r0, r4
   2e298:	bne	2e74c <fputs@plt+0x1d398>
   2e29c:	mov	r0, #0
   2e2a0:	str	r0, [fp, #-44]	; 0xffffffd4
   2e2a4:	sub	r2, fp, #44	; 0x2c
   2e2a8:	mov	r0, r7
   2e2ac:	mov	r1, r4
   2e2b0:	mov	r3, r5
   2e2b4:	bl	2ea60 <fputs@plt+0x1d6ac>
   2e2b8:	mov	r1, r0
   2e2bc:	cmp	r0, #0
   2e2c0:	bne	2e2ec <fputs@plt+0x1cf38>
   2e2c4:	mov	r4, sl
   2e2c8:	ldr	r6, [fp, #-44]	; 0xffffffd4
   2e2cc:	ldr	r0, [r6, #72]	; 0x48
   2e2d0:	bl	17a08 <fputs@plt+0x6654>
   2e2d4:	mov	r7, r0
   2e2d8:	mov	r0, r6
   2e2dc:	bl	2c010 <fputs@plt+0x1ac5c>
   2e2e0:	mov	r1, r7
   2e2e4:	cmp	r7, #0
   2e2e8:	beq	2e71c <fputs@plt+0x1d368>
   2e2ec:	mov	r5, r1
   2e2f0:	b	2e878 <fputs@plt+0x1d4c4>
   2e2f4:	mov	r4, #1
   2e2f8:	ldr	r0, [r6, #72]	; 0x48
   2e2fc:	bl	17a08 <fputs@plt+0x6654>
   2e300:	mov	r5, r0
   2e304:	cmp	r0, #0
   2e308:	bne	2e878 <fputs@plt+0x1d4c4>
   2e30c:	str	r9, [sp, #4]
   2e310:	ldr	r0, [r6, #56]	; 0x38
   2e314:	ldr	r1, [sp, #36]	; 0x24
   2e318:	sub	r1, r1, #1
   2e31c:	add	r0, r0, #36	; 0x24
   2e320:	bl	25704 <fputs@plt+0x14350>
   2e324:	eor	r0, r4, #1
   2e328:	str	r0, [sp, #8]
   2e32c:	mov	r0, #0
   2e330:	str	r0, [sp, #32]
   2e334:	str	r4, [sp, #40]	; 0x28
   2e338:	str	r6, [sp, #24]
   2e33c:	str	sl, [sp, #28]
   2e340:	ldr	r5, [fp, #-32]	; 0xffffffe0
   2e344:	cmp	r5, #0
   2e348:	ldreq	r0, [r6, #56]	; 0x38
   2e34c:	addeq	r0, r0, #32
   2e350:	ldrne	r0, [r5, #56]	; 0x38
   2e354:	bl	244dc <fputs@plt+0x13128>
   2e358:	mov	sl, r0
   2e35c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2e360:	cmp	sl, r0
   2e364:	str	r5, [sp, #52]	; 0x34
   2e368:	bhi	2e388 <fputs@plt+0x1cfd4>
   2e36c:	ldr	r1, [sp, #32]
   2e370:	add	r4, r1, #1
   2e374:	ldr	r0, [sp, #36]	; 0x24
   2e378:	cmp	r1, r0
   2e37c:	bls	2e3a0 <fputs@plt+0x1cfec>
   2e380:	str	r4, [sp, #32]
   2e384:	ldr	r4, [sp, #40]	; 0x28
   2e388:	movw	r0, #61410	; 0xefe2
   2e38c:	bl	27378 <fputs@plt+0x15fc4>
   2e390:	mov	r5, r0
   2e394:	cmp	r5, #0
   2e398:	beq	2e3c8 <fputs@plt+0x1d014>
   2e39c:	b	2e58c <fputs@plt+0x1d1d8>
   2e3a0:	mov	r0, r7
   2e3a4:	mov	r1, sl
   2e3a8:	sub	r2, fp, #32
   2e3ac:	mov	r3, #0
   2e3b0:	bl	2ea60 <fputs@plt+0x1d6ac>
   2e3b4:	mov	r5, r0
   2e3b8:	str	r4, [sp, #32]
   2e3bc:	ldr	r4, [sp, #40]	; 0x28
   2e3c0:	cmp	r5, #0
   2e3c4:	bne	2e58c <fputs@plt+0x1d1d8>
   2e3c8:	str	r5, [sp, #16]
   2e3cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e3d0:	str	r0, [sp, #20]
   2e3d4:	ldr	r0, [r0, #56]	; 0x38
   2e3d8:	str	r0, [sp, #48]	; 0x30
   2e3dc:	add	r5, r0, #4
   2e3e0:	mov	r0, r5
   2e3e4:	bl	244dc <fputs@plt+0x13128>
   2e3e8:	mov	r9, r0
   2e3ec:	cmp	r4, #0
   2e3f0:	cmpeq	r9, #0
   2e3f4:	beq	2e59c <fputs@plt+0x1d1e8>
   2e3f8:	ldr	r0, [r7, #36]	; 0x24
   2e3fc:	mvn	r1, #1
   2e400:	add	r0, r1, r0, lsr #2
   2e404:	cmp	r9, r0
   2e408:	bhi	2e5f4 <fputs@plt+0x1d240>
   2e40c:	cmp	r4, #0
   2e410:	ldr	r2, [fp, #8]
   2e414:	beq	2e440 <fputs@plt+0x1d08c>
   2e418:	cmp	sl, r8
   2e41c:	mov	r0, #0
   2e420:	movwcc	r0, #1
   2e424:	cmp	sl, r8
   2e428:	beq	2e5fc <fputs@plt+0x1d248>
   2e42c:	sub	r1, r2, #2
   2e430:	clz	r1, r1
   2e434:	lsr	r1, r1, #5
   2e438:	ands	r0, r1, r0
   2e43c:	bne	2e5fc <fputs@plt+0x1d248>
   2e440:	str	r5, [sp, #12]
   2e444:	cmp	r9, #0
   2e448:	ldr	sl, [sp, #28]
   2e44c:	ldr	r6, [sp, #52]	; 0x34
   2e450:	beq	2e550 <fputs@plt+0x1d19c>
   2e454:	mov	r4, #0
   2e458:	cmp	r8, #0
   2e45c:	beq	2e4f4 <fputs@plt+0x1d140>
   2e460:	cmp	r2, #2
   2e464:	bne	2e49c <fputs@plt+0x1d0e8>
   2e468:	ldr	r0, [sp, #48]	; 0x30
   2e46c:	add	r6, r0, #8
   2e470:	mov	r4, #0
   2e474:	mov	r0, r6
   2e478:	bl	244dc <fputs@plt+0x13128>
   2e47c:	cmp	r0, r8
   2e480:	bls	2e4f4 <fputs@plt+0x1d140>
   2e484:	add	r6, r6, #4
   2e488:	add	r4, r4, #1
   2e48c:	cmp	r4, r9
   2e490:	bcc	2e474 <fputs@plt+0x1d0c0>
   2e494:	mov	r4, #0
   2e498:	b	2e4f4 <fputs@plt+0x1d140>
   2e49c:	cmp	r9, #2
   2e4a0:	bcc	2e4f4 <fputs@plt+0x1d140>
   2e4a4:	ldr	r4, [sp, #48]	; 0x30
   2e4a8:	add	r0, r4, #8
   2e4ac:	bl	244dc <fputs@plt+0x13128>
   2e4b0:	sub	r0, r0, r8
   2e4b4:	bl	2eab8 <fputs@plt+0x1d704>
   2e4b8:	mov	r7, r0
   2e4bc:	add	r6, r4, #12
   2e4c0:	mov	r4, #0
   2e4c4:	mov	r5, #1
   2e4c8:	mov	r0, r6
   2e4cc:	bl	244dc <fputs@plt+0x13128>
   2e4d0:	sub	r0, r0, r8
   2e4d4:	bl	2eab8 <fputs@plt+0x1d704>
   2e4d8:	cmp	r0, r7
   2e4dc:	movlt	r4, r5
   2e4e0:	movlt	r7, r0
   2e4e4:	add	r6, r6, #4
   2e4e8:	add	r5, r5, #1
   2e4ec:	cmp	r9, r5
   2e4f0:	bne	2e4c8 <fputs@plt+0x1d114>
   2e4f4:	ldr	r0, [sp, #48]	; 0x30
   2e4f8:	add	r0, r0, r4, lsl #2
   2e4fc:	add	r7, r0, #8
   2e500:	mov	r0, r7
   2e504:	bl	244dc <fputs@plt+0x13128>
   2e508:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2e50c:	cmp	r0, r1
   2e510:	bhi	2e660 <fputs@plt+0x1d2ac>
   2e514:	cmp	r0, r8
   2e518:	mov	r1, #0
   2e51c:	movwcc	r1, #1
   2e520:	sub	r2, r0, r8
   2e524:	clz	r2, r2
   2e528:	lsr	r2, r2, #5
   2e52c:	ldr	r3, [sp, #8]
   2e530:	orrs	r2, r2, r3
   2e534:	ldr	r6, [sp, #52]	; 0x34
   2e538:	ldr	r2, [fp, #8]
   2e53c:	subeq	r2, r2, #2
   2e540:	clzeq	r2, r2
   2e544:	lsreq	r2, r2, #5
   2e548:	andseq	r1, r2, r1
   2e54c:	bne	2e674 <fputs@plt+0x1d2c0>
   2e550:	mov	r0, r6
   2e554:	bl	2c010 <fputs@plt+0x1ac5c>
   2e558:	ldr	r4, [sp, #40]	; 0x28
   2e55c:	cmp	r4, #0
   2e560:	ldr	r7, [sp, #44]	; 0x2c
   2e564:	ldr	r6, [sp, #24]
   2e568:	bne	2e340 <fputs@plt+0x1cf8c>
   2e56c:	mov	r6, #0
   2e570:	ldr	r5, [sp, #16]
   2e574:	b	2e868 <fputs@plt+0x1d4b4>
   2e578:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   2e57c:	sub	r0, r0, #2
   2e580:	clz	r0, r0
   2e584:	lsr	r4, r0, #5
   2e588:	b	2e2f8 <fputs@plt+0x1cf44>
   2e58c:	mov	r0, #0
   2e590:	str	r0, [fp, #-32]	; 0xffffffe0
   2e594:	ldr	r6, [sp, #52]	; 0x34
   2e598:	b	2e868 <fputs@plt+0x1d4b4>
   2e59c:	ldr	r4, [sp, #20]
   2e5a0:	ldr	r0, [r4, #72]	; 0x48
   2e5a4:	bl	17a08 <fputs@plt+0x6654>
   2e5a8:	cmp	r0, #0
   2e5ac:	bne	2e668 <fputs@plt+0x1d2b4>
   2e5b0:	ldr	r7, [sp, #52]	; 0x34
   2e5b4:	ldr	r0, [sp, #4]
   2e5b8:	str	sl, [r0]
   2e5bc:	ldr	r0, [sp, #24]
   2e5c0:	ldr	r0, [r0, #56]	; 0x38
   2e5c4:	ldr	r1, [r4, #56]	; 0x38
   2e5c8:	ldr	r1, [r1]
   2e5cc:	str	r1, [r0, #32]
   2e5d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e5d4:	ldr	r1, [sp, #28]
   2e5d8:	str	r0, [r1]
   2e5dc:	mov	r6, #0
   2e5e0:	str	r6, [fp, #-32]	; 0xffffffe0
   2e5e4:	mov	r0, r7
   2e5e8:	bl	2c010 <fputs@plt+0x1ac5c>
   2e5ec:	mov	r5, #0
   2e5f0:	b	2e868 <fputs@plt+0x1d4b4>
   2e5f4:	movw	r0, #61439	; 0xefff
   2e5f8:	b	2e664 <fputs@plt+0x1d2b0>
   2e5fc:	ldr	r0, [sp, #4]
   2e600:	str	sl, [r0]
   2e604:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e608:	ldr	r1, [sp, #28]
   2e60c:	str	r0, [r1]
   2e610:	ldr	r0, [r0, #72]	; 0x48
   2e614:	bl	17a08 <fputs@plt+0x6654>
   2e618:	cmp	r0, #0
   2e61c:	bne	2e668 <fputs@plt+0x1d2b4>
   2e620:	cmp	r9, #0
   2e624:	beq	2e7bc <fputs@plt+0x1d408>
   2e628:	ldr	r7, [sp, #52]	; 0x34
   2e62c:	ldr	r6, [sp, #20]
   2e630:	ldr	r0, [r6, #56]	; 0x38
   2e634:	add	r0, r0, #8
   2e638:	bl	244dc <fputs@plt+0x13128>
   2e63c:	mov	r4, r0
   2e640:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2e644:	cmp	r4, r0
   2e648:	bls	2e7f4 <fputs@plt+0x1d440>
   2e64c:	movw	r0, #61473	; 0xf021
   2e650:	bl	27378 <fputs@plt+0x15fc4>
   2e654:	mov	r5, r0
   2e658:	mov	r6, r7
   2e65c:	b	2e868 <fputs@plt+0x1d4b4>
   2e660:	movw	r0, #61538	; 0xf062
   2e664:	bl	27378 <fputs@plt+0x15fc4>
   2e668:	mov	r5, r0
   2e66c:	ldr	r6, [sp, #52]	; 0x34
   2e670:	b	2e868 <fputs@plt+0x1d4b4>
   2e674:	ldr	r8, [sp, #4]
   2e678:	str	r0, [r8]
   2e67c:	ldr	r0, [sp, #20]
   2e680:	ldr	r0, [r0, #72]	; 0x48
   2e684:	bl	17a08 <fputs@plt+0x6654>
   2e688:	cmp	r0, #0
   2e68c:	beq	2e698 <fputs@plt+0x1d2e4>
   2e690:	mov	r5, r0
   2e694:	b	2e868 <fputs@plt+0x1d4b4>
   2e698:	sub	r1, r9, #1
   2e69c:	cmp	r4, r1
   2e6a0:	ldrcc	r0, [sp, #48]	; 0x30
   2e6a4:	addcc	r0, r0, r9, lsl #2
   2e6a8:	ldrcc	r0, [r0, #4]
   2e6ac:	strcc	r0, [r7]
   2e6b0:	ldr	r0, [sp, #12]
   2e6b4:	bl	25704 <fputs@plt+0x14350>
   2e6b8:	ldr	r4, [r8]
   2e6bc:	ldr	r7, [sp, #44]	; 0x2c
   2e6c0:	mov	r0, r7
   2e6c4:	mov	r1, r4
   2e6c8:	bl	2ead4 <fputs@plt+0x1d720>
   2e6cc:	clz	r0, r0
   2e6d0:	lsr	r3, r0, #5
   2e6d4:	mov	r0, r7
   2e6d8:	mov	r1, r4
   2e6dc:	mov	r2, sl
   2e6e0:	bl	2ea60 <fputs@plt+0x1d6ac>
   2e6e4:	mov	r5, r0
   2e6e8:	cmp	r0, #0
   2e6ec:	bne	2e85c <fputs@plt+0x1d4a8>
   2e6f0:	ldr	r0, [sl]
   2e6f4:	ldr	r0, [r0, #72]	; 0x48
   2e6f8:	bl	17a08 <fputs@plt+0x6654>
   2e6fc:	cmp	r0, #0
   2e700:	beq	2e858 <fputs@plt+0x1d4a4>
   2e704:	mov	r5, r0
   2e708:	ldr	r0, [sl]
   2e70c:	bl	2c010 <fputs@plt+0x1ac5c>
   2e710:	mov	r0, #0
   2e714:	str	r0, [sl]
   2e718:	b	2e85c <fputs@plt+0x1d4a8>
   2e71c:	ldr	r3, [sp, #44]	; 0x2c
   2e720:	ldr	r1, [r3, #32]
   2e724:	ldr	r0, [r3, #44]	; 0x2c
   2e728:	add	r2, r0, #1
   2e72c:	str	r2, [r3, #44]	; 0x2c
   2e730:	ldr	r2, [r8]
   2e734:	udiv	r1, r2, r1
   2e738:	cmp	r0, r1
   2e73c:	addeq	r0, r0, #2
   2e740:	ldreq	r1, [sp, #44]	; 0x2c
   2e744:	streq	r0, [r1, #44]	; 0x2c
   2e748:	ldr	r7, [sp, #44]	; 0x2c
   2e74c:	ldr	r0, [r7, #12]
   2e750:	ldr	r1, [r7, #44]	; 0x2c
   2e754:	ldr	r0, [r0, #56]	; 0x38
   2e758:	add	r0, r0, #28
   2e75c:	bl	25704 <fputs@plt+0x14350>
   2e760:	ldr	r1, [r7, #44]	; 0x2c
   2e764:	str	r1, [r9]
   2e768:	mov	r0, r7
   2e76c:	mov	r2, sl
   2e770:	mov	r3, r5
   2e774:	bl	2ea60 <fputs@plt+0x1d6ac>
   2e778:	mov	r5, r0
   2e77c:	cmp	r0, #0
   2e780:	bne	2e878 <fputs@plt+0x1d4c4>
   2e784:	ldr	r0, [sl]
   2e788:	ldr	r0, [r0, #72]	; 0x48
   2e78c:	bl	17a08 <fputs@plt+0x6654>
   2e790:	cmp	r0, #0
   2e794:	beq	2e7b0 <fputs@plt+0x1d3fc>
   2e798:	mov	r5, r0
   2e79c:	ldr	r0, [sl]
   2e7a0:	bl	2c010 <fputs@plt+0x1ac5c>
   2e7a4:	mov	r6, #0
   2e7a8:	str	r6, [sl]
   2e7ac:	b	2e868 <fputs@plt+0x1d4b4>
   2e7b0:	mov	r6, #0
   2e7b4:	mov	r5, #0
   2e7b8:	b	2e868 <fputs@plt+0x1d4b4>
   2e7bc:	ldr	r6, [sp, #52]	; 0x34
   2e7c0:	cmp	r6, #0
   2e7c4:	ldr	r4, [sp, #20]
   2e7c8:	beq	2e83c <fputs@plt+0x1d488>
   2e7cc:	ldr	r0, [r6, #72]	; 0x48
   2e7d0:	bl	17a08 <fputs@plt+0x6654>
   2e7d4:	cmp	r0, #0
   2e7d8:	bne	2e690 <fputs@plt+0x1d2dc>
   2e7dc:	mov	r7, r6
   2e7e0:	ldr	r0, [r6, #56]	; 0x38
   2e7e4:	ldr	r1, [r4, #56]	; 0x38
   2e7e8:	ldr	r1, [r1]
   2e7ec:	str	r1, [r0]
   2e7f0:	b	2e5dc <fputs@plt+0x1d228>
   2e7f4:	sub	r2, fp, #40	; 0x28
   2e7f8:	ldr	r0, [sp, #44]	; 0x2c
   2e7fc:	mov	r1, r4
   2e800:	mov	r3, #0
   2e804:	bl	2ea60 <fputs@plt+0x1d6ac>
   2e808:	mov	r5, r0
   2e80c:	cmp	r0, #0
   2e810:	bne	2e834 <fputs@plt+0x1d480>
   2e814:	ldr	r8, [fp, #-40]	; 0xffffffd8
   2e818:	ldr	r0, [r8, #72]	; 0x48
   2e81c:	bl	17a08 <fputs@plt+0x6654>
   2e820:	cmp	r0, #0
   2e824:	beq	2e884 <fputs@plt+0x1d4d0>
   2e828:	mov	r5, r0
   2e82c:	mov	r0, r8
   2e830:	bl	2c010 <fputs@plt+0x1ac5c>
   2e834:	mov	r6, r7
   2e838:	b	2e868 <fputs@plt+0x1d4b4>
   2e83c:	mov	r7, r6
   2e840:	ldr	r0, [sp, #24]
   2e844:	ldr	r0, [r0, #56]	; 0x38
   2e848:	ldr	r1, [r4, #56]	; 0x38
   2e84c:	ldr	r1, [r1]
   2e850:	str	r1, [r0, #32]
   2e854:	b	2e5dc <fputs@plt+0x1d228>
   2e858:	mov	r5, #0
   2e85c:	mov	r0, r6
   2e860:	bl	2c010 <fputs@plt+0x1ac5c>
   2e864:	mov	r6, #0
   2e868:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e86c:	bl	2c010 <fputs@plt+0x1ac5c>
   2e870:	mov	r0, r6
   2e874:	bl	2c010 <fputs@plt+0x1ac5c>
   2e878:	mov	r0, r5
   2e87c:	sub	sp, fp, #28
   2e880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e884:	ldr	r0, [r8, #56]	; 0x38
   2e888:	ldr	r1, [r6, #56]	; 0x38
   2e88c:	ldr	r1, [r1]
   2e890:	str	r1, [r0]
   2e894:	ldr	r0, [r8, #56]	; 0x38
   2e898:	sub	r5, r9, #1
   2e89c:	add	r0, r0, #4
   2e8a0:	mov	r1, r5
   2e8a4:	bl	25704 <fputs@plt+0x14350>
   2e8a8:	ldr	r1, [r6, #56]	; 0x38
   2e8ac:	ldr	r0, [r8, #56]	; 0x38
   2e8b0:	lsl	r2, r5, #2
   2e8b4:	add	r0, r0, #8
   2e8b8:	add	r1, r1, #12
   2e8bc:	bl	1121c <memcpy@plt>
   2e8c0:	mov	r0, r8
   2e8c4:	bl	2c010 <fputs@plt+0x1ac5c>
   2e8c8:	cmp	r7, #0
   2e8cc:	beq	2e8ec <fputs@plt+0x1d538>
   2e8d0:	ldr	r0, [r7, #72]	; 0x48
   2e8d4:	bl	17a08 <fputs@plt+0x6654>
   2e8d8:	mov	r5, r0
   2e8dc:	cmp	r0, #0
   2e8e0:	bne	2e834 <fputs@plt+0x1d480>
   2e8e4:	ldr	r0, [r7, #56]	; 0x38
   2e8e8:	b	2e8f8 <fputs@plt+0x1d544>
   2e8ec:	ldr	r0, [sp, #24]
   2e8f0:	ldr	r0, [r0, #56]	; 0x38
   2e8f4:	add	r0, r0, #32
   2e8f8:	mov	r1, r4
   2e8fc:	bl	25704 <fputs@plt+0x14350>
   2e900:	b	2e5dc <fputs@plt+0x1d228>
   2e904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e908:	add	fp, sp, #28
   2e90c:	sub	sp, sp, #12
   2e910:	mov	r8, r3
   2e914:	mov	r5, r2
   2e918:	mov	r7, r1
   2e91c:	mov	r6, r0
   2e920:	ldr	r9, [r1, #84]	; 0x54
   2e924:	ldr	r0, [r0]
   2e928:	ldr	r1, [r1, #72]	; 0x48
   2e92c:	ldr	sl, [fp, #8]
   2e930:	ldr	r3, [fp, #12]
   2e934:	mov	r2, sl
   2e938:	bl	2eb28 <fputs@plt+0x1d774>
   2e93c:	mov	r4, r0
   2e940:	str	r0, [sp, #4]
   2e944:	cmp	r0, #0
   2e948:	beq	2e958 <fputs@plt+0x1d5a4>
   2e94c:	mov	r0, r4
   2e950:	sub	sp, fp, #28
   2e954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e958:	str	sl, [r7, #84]	; 0x54
   2e95c:	orr	r0, r5, #4
   2e960:	cmp	r0, #5
   2e964:	bne	2e990 <fputs@plt+0x1d5dc>
   2e968:	mov	r0, r7
   2e96c:	bl	2ecac <fputs@plt+0x1d8f8>
   2e970:	mov	r4, r0
   2e974:	str	r0, [sp, #4]
   2e978:	cmp	r0, #0
   2e97c:	bne	2e94c <fputs@plt+0x1d598>
   2e980:	cmp	r5, #1
   2e984:	bne	2e9c8 <fputs@plt+0x1d614>
   2e988:	ldr	r4, [sp, #4]
   2e98c:	b	2e94c <fputs@plt+0x1d598>
   2e990:	ldr	r0, [r7, #56]	; 0x38
   2e994:	bl	244dc <fputs@plt+0x13128>
   2e998:	cmp	r0, #0
   2e99c:	beq	2e9c8 <fputs@plt+0x1d614>
   2e9a0:	mov	r1, r0
   2e9a4:	add	r0, sp, #4
   2e9a8:	str	r0, [sp]
   2e9ac:	mov	r0, r6
   2e9b0:	mov	r2, #4
   2e9b4:	mov	r3, sl
   2e9b8:	bl	2edac <fputs@plt+0x1d9f8>
   2e9bc:	ldr	r4, [sp, #4]
   2e9c0:	cmp	r4, #0
   2e9c4:	bne	2e94c <fputs@plt+0x1d598>
   2e9c8:	add	r2, sp, #8
   2e9cc:	mov	r0, r6
   2e9d0:	mov	r1, r8
   2e9d4:	mov	r3, #0
   2e9d8:	bl	2bf4c <fputs@plt+0x1ab98>
   2e9dc:	mov	r4, r0
   2e9e0:	str	r0, [sp, #4]
   2e9e4:	cmp	r0, #0
   2e9e8:	bne	2e94c <fputs@plt+0x1d598>
   2e9ec:	ldr	r7, [sp, #8]
   2e9f0:	ldr	r0, [r7, #72]	; 0x48
   2e9f4:	bl	17a08 <fputs@plt+0x6654>
   2e9f8:	str	r0, [sp, #4]
   2e9fc:	cmp	r0, #0
   2ea00:	beq	2ea14 <fputs@plt+0x1d660>
   2ea04:	mov	r4, r0
   2ea08:	mov	r0, r7
   2ea0c:	bl	2c010 <fputs@plt+0x1ac5c>
   2ea10:	b	2e94c <fputs@plt+0x1d598>
   2ea14:	mov	r0, r7
   2ea18:	mov	r1, r9
   2ea1c:	mov	r2, sl
   2ea20:	mov	r3, r5
   2ea24:	bl	2eeb0 <fputs@plt+0x1dafc>
   2ea28:	mov	r4, r0
   2ea2c:	str	r0, [sp, #4]
   2ea30:	mov	r0, r7
   2ea34:	bl	2c010 <fputs@plt+0x1ac5c>
   2ea38:	cmp	r4, #0
   2ea3c:	bne	2e988 <fputs@plt+0x1d5d4>
   2ea40:	add	r0, sp, #4
   2ea44:	str	r0, [sp]
   2ea48:	mov	r0, r6
   2ea4c:	mov	r1, sl
   2ea50:	mov	r2, r5
   2ea54:	mov	r3, r8
   2ea58:	bl	2edac <fputs@plt+0x1d9f8>
   2ea5c:	b	2e988 <fputs@plt+0x1d5d4>
   2ea60:	push	{r4, r5, fp, lr}
   2ea64:	add	fp, sp, #8
   2ea68:	mov	r4, r2
   2ea6c:	bl	2bf4c <fputs@plt+0x1ab98>
   2ea70:	cmp	r0, #0
   2ea74:	movne	r1, #0
   2ea78:	strne	r1, [r4]
   2ea7c:	popne	{r4, r5, fp, pc}
   2ea80:	ldr	r5, [r4]
   2ea84:	ldr	r0, [r5, #72]	; 0x48
   2ea88:	bl	27b68 <fputs@plt+0x167b4>
   2ea8c:	cmp	r0, #2
   2ea90:	movlt	r0, #0
   2ea94:	strblt	r0, [r5]
   2ea98:	poplt	{r4, r5, fp, pc}
   2ea9c:	mov	r0, r5
   2eaa0:	bl	2c010 <fputs@plt+0x1ac5c>
   2eaa4:	mov	r0, #0
   2eaa8:	str	r0, [r4]
   2eaac:	movw	r0, #57863	; 0xe207
   2eab0:	pop	{r4, r5, fp, lr}
   2eab4:	b	27378 <fputs@plt+0x15fc4>
   2eab8:	cmn	r0, #1
   2eabc:	bxgt	lr
   2eac0:	rsb	r1, r0, #0
   2eac4:	cmp	r0, #-2147483648	; 0x80000000
   2eac8:	mvneq	r1, #-2147483648	; 0x80000000
   2eacc:	mov	r0, r1
   2ead0:	bx	lr
   2ead4:	push	{r4, r5, fp, lr}
   2ead8:	add	fp, sp, #8
   2eadc:	ldr	r5, [r0, #60]	; 0x3c
   2eae0:	cmp	r5, #0
   2eae4:	moveq	r0, #0
   2eae8:	popeq	{r4, r5, fp, pc}
   2eaec:	mov	r4, r1
   2eaf0:	mov	r0, r5
   2eaf4:	bl	2eb20 <fputs@plt+0x1d76c>
   2eaf8:	mov	r1, r0
   2eafc:	mov	r0, #1
   2eb00:	cmp	r1, r4
   2eb04:	popcc	{r4, r5, fp, pc}
   2eb08:	mov	r0, r5
   2eb0c:	mov	r1, r4
   2eb10:	bl	2af7c <fputs@plt+0x19bc8>
   2eb14:	cmp	r0, #0
   2eb18:	movwne	r0, #1
   2eb1c:	pop	{r4, r5, fp, pc}
   2eb20:	ldr	r0, [r0]
   2eb24:	bx	lr
   2eb28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2eb2c:	add	fp, sp, #24
   2eb30:	sub	sp, sp, #8
   2eb34:	mov	r7, r3
   2eb38:	mov	r9, r2
   2eb3c:	mov	r6, r1
   2eb40:	mov	r4, r0
   2eb44:	ldrb	r0, [r0, #16]
   2eb48:	cmp	r0, #0
   2eb4c:	beq	2eb64 <fputs@plt+0x1d7b0>
   2eb50:	mov	r0, r6
   2eb54:	bl	17a08 <fputs@plt+0x6654>
   2eb58:	mov	r5, r0
   2eb5c:	cmp	r0, #0
   2eb60:	bne	2eca0 <fputs@plt+0x1d8ec>
   2eb64:	ldrb	r0, [r6, #24]
   2eb68:	tst	r0, #2
   2eb6c:	beq	2eb84 <fputs@plt+0x1d7d0>
   2eb70:	mov	r0, r6
   2eb74:	bl	24a64 <fputs@plt+0x136b0>
   2eb78:	mov	r5, r0
   2eb7c:	cmp	r0, #0
   2eb80:	bne	2eca0 <fputs@plt+0x1d8ec>
   2eb84:	ldrh	r0, [r6, #24]
   2eb88:	mov	r8, #0
   2eb8c:	cmp	r7, #0
   2eb90:	bne	2eb9c <fputs@plt+0x1d7e8>
   2eb94:	ands	r1, r0, #8
   2eb98:	ldrne	r8, [r6, #20]
   2eb9c:	movw	r1, #65527	; 0xfff7
   2eba0:	and	r0, r0, r1
   2eba4:	strh	r0, [r6, #24]
   2eba8:	mov	r0, r4
   2ebac:	mov	r1, r9
   2ebb0:	bl	2aa14 <fputs@plt+0x19660>
   2ebb4:	mov	r5, r0
   2ebb8:	cmp	r0, #0
   2ebbc:	beq	2ebfc <fputs@plt+0x1d848>
   2ebc0:	ldrh	r0, [r6, #24]
   2ebc4:	ldrh	r1, [r5, #24]
   2ebc8:	and	r1, r1, #8
   2ebcc:	orr	r0, r0, r1
   2ebd0:	strh	r0, [r6, #24]
   2ebd4:	ldrb	r0, [r4, #16]
   2ebd8:	cmp	r0, #0
   2ebdc:	beq	2ebf4 <fputs@plt+0x1d840>
   2ebe0:	ldr	r0, [r4, #28]
   2ebe4:	add	r1, r0, #1
   2ebe8:	mov	r0, r5
   2ebec:	bl	2f03c <fputs@plt+0x1dc88>
   2ebf0:	b	2ebfc <fputs@plt+0x1d848>
   2ebf4:	mov	r0, r5
   2ebf8:	bl	2aa50 <fputs@plt+0x1969c>
   2ebfc:	ldr	r7, [r6, #20]
   2ec00:	mov	r0, r6
   2ec04:	mov	r1, r9
   2ec08:	bl	2f03c <fputs@plt+0x1dc88>
   2ec0c:	mov	r0, r6
   2ec10:	bl	2afd4 <fputs@plt+0x19c20>
   2ec14:	ldrb	r0, [r4, #16]
   2ec18:	cmp	r0, #0
   2ec1c:	beq	2ec34 <fputs@plt+0x1d880>
   2ec20:	mov	r0, r5
   2ec24:	mov	r1, r7
   2ec28:	bl	2f03c <fputs@plt+0x1dc88>
   2ec2c:	mov	r0, r5
   2ec30:	bl	2ab60 <fputs@plt+0x197ac>
   2ec34:	cmp	r8, #0
   2ec38:	beq	2ec9c <fputs@plt+0x1d8e8>
   2ec3c:	add	r2, sp, #4
   2ec40:	mov	r0, r4
   2ec44:	mov	r1, r8
   2ec48:	mov	r3, #0
   2ec4c:	bl	172c0 <fputs@plt+0x5f0c>
   2ec50:	cmp	r0, #0
   2ec54:	beq	2ec7c <fputs@plt+0x1d8c8>
   2ec58:	mov	r5, r0
   2ec5c:	ldr	r0, [r4, #32]
   2ec60:	cmp	r8, r0
   2ec64:	bhi	2eca0 <fputs@plt+0x1d8ec>
   2ec68:	ldr	r0, [r4, #60]	; 0x3c
   2ec6c:	ldr	r2, [r4, #208]	; 0xd0
   2ec70:	mov	r1, r8
   2ec74:	bl	2f094 <fputs@plt+0x1dce0>
   2ec78:	b	2eca0 <fputs@plt+0x1d8ec>
   2ec7c:	ldr	r4, [sp, #4]
   2ec80:	ldrh	r0, [r4, #24]
   2ec84:	orr	r0, r0, #8
   2ec88:	strh	r0, [r4, #24]
   2ec8c:	mov	r0, r4
   2ec90:	bl	2afd4 <fputs@plt+0x19c20>
   2ec94:	mov	r0, r4
   2ec98:	bl	2ab60 <fputs@plt+0x197ac>
   2ec9c:	mov	r5, #0
   2eca0:	mov	r0, r5
   2eca4:	sub	sp, fp, #24
   2eca8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2ecac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ecb0:	add	fp, sp, #28
   2ecb4:	sub	sp, sp, #12
   2ecb8:	mov	r4, r0
   2ecbc:	ldr	r8, [r0, #84]	; 0x54
   2ecc0:	ldrb	r5, [r0]
   2ecc4:	ldr	sl, [r0, #52]	; 0x34
   2ecc8:	bl	27b6c <fputs@plt+0x167b8>
   2eccc:	str	r0, [sp, #8]
   2ecd0:	cmp	r0, #0
   2ecd4:	bne	2ed9c <fputs@plt+0x1d9e8>
   2ecd8:	str	r5, [sp, #4]
   2ecdc:	ldrh	r0, [r4, #18]
   2ece0:	cmp	r0, #0
   2ece4:	beq	2ed5c <fputs@plt+0x1d9a8>
   2ece8:	rsb	r6, r0, #0
   2ecec:	mov	r9, #0
   2ecf0:	add	r7, sp, #8
   2ecf4:	ldr	r0, [r4, #56]	; 0x38
   2ecf8:	ldr	r1, [r4, #64]	; 0x40
   2ecfc:	ldrb	r2, [r1, -r9, lsl #1]!
   2ed00:	ldrb	r1, [r1, #1]
   2ed04:	orr	r1, r1, r2, lsl #8
   2ed08:	ldrh	r2, [r4, #20]
   2ed0c:	and	r1, r1, r2
   2ed10:	add	r5, r0, r1
   2ed14:	mov	r0, r4
   2ed18:	mov	r1, r5
   2ed1c:	mov	r2, r7
   2ed20:	bl	2f1a0 <fputs@plt+0x1ddec>
   2ed24:	ldrb	r0, [r4, #4]
   2ed28:	cmp	r0, #0
   2ed2c:	bne	2ed50 <fputs@plt+0x1d99c>
   2ed30:	mov	r0, r5
   2ed34:	bl	244dc <fputs@plt+0x13128>
   2ed38:	mov	r1, r0
   2ed3c:	str	r7, [sp]
   2ed40:	mov	r0, sl
   2ed44:	mov	r2, #5
   2ed48:	mov	r3, r8
   2ed4c:	bl	2edac <fputs@plt+0x1d9f8>
   2ed50:	sub	r9, r9, #1
   2ed54:	cmp	r6, r9
   2ed58:	bne	2ecf4 <fputs@plt+0x1d940>
   2ed5c:	ldrb	r0, [r4, #4]
   2ed60:	cmp	r0, #0
   2ed64:	ldr	r5, [sp, #4]
   2ed68:	bne	2ed9c <fputs@plt+0x1d9e8>
   2ed6c:	ldrb	r0, [r4, #5]
   2ed70:	ldr	r1, [r4, #56]	; 0x38
   2ed74:	add	r0, r1, r0
   2ed78:	add	r0, r0, #8
   2ed7c:	bl	244dc <fputs@plt+0x13128>
   2ed80:	mov	r1, r0
   2ed84:	add	r0, sp, #8
   2ed88:	str	r0, [sp]
   2ed8c:	mov	r0, sl
   2ed90:	mov	r2, #5
   2ed94:	mov	r3, r8
   2ed98:	bl	2edac <fputs@plt+0x1d9f8>
   2ed9c:	strb	r5, [r4]
   2eda0:	ldr	r0, [sp, #8]
   2eda4:	sub	sp, fp, #28
   2eda8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2edac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2edb0:	add	fp, sp, #24
   2edb4:	sub	sp, sp, #8
   2edb8:	mov	r7, r0
   2edbc:	ldr	r5, [fp, #8]
   2edc0:	ldr	r0, [r5]
   2edc4:	cmp	r0, #0
   2edc8:	beq	2edd4 <fputs@plt+0x1da20>
   2edcc:	sub	sp, fp, #24
   2edd0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2edd4:	mov	r6, r1
   2edd8:	cmp	r1, #0
   2eddc:	beq	2ee80 <fputs@plt+0x1dacc>
   2ede0:	mov	r8, r3
   2ede4:	mov	r9, r2
   2ede8:	mov	r0, r7
   2edec:	mov	r1, r6
   2edf0:	bl	2d644 <fputs@plt+0x1c290>
   2edf4:	mov	r4, r0
   2edf8:	ldr	r0, [r7]
   2edfc:	add	r2, sp, #4
   2ee00:	mov	r1, r4
   2ee04:	mov	r3, #0
   2ee08:	bl	172c0 <fputs@plt+0x5f0c>
   2ee0c:	cmp	r0, #0
   2ee10:	bne	2ee88 <fputs@plt+0x1dad4>
   2ee14:	mvn	r0, r4
   2ee18:	add	r0, r0, r6
   2ee1c:	add	r4, r0, r0, lsl #2
   2ee20:	cmn	r4, #1
   2ee24:	ble	2ee94 <fputs@plt+0x1dae0>
   2ee28:	ldr	r7, [sp, #4]
   2ee2c:	mov	r0, r7
   2ee30:	bl	17824 <fputs@plt+0x6470>
   2ee34:	mov	r6, r0
   2ee38:	ldrb	r0, [r0, r4]
   2ee3c:	cmp	r0, r9
   2ee40:	bne	2ee58 <fputs@plt+0x1daa4>
   2ee44:	add	r0, r6, r4
   2ee48:	add	r0, r0, #1
   2ee4c:	bl	244dc <fputs@plt+0x13128>
   2ee50:	cmp	r0, r8
   2ee54:	beq	2eea0 <fputs@plt+0x1daec>
   2ee58:	mov	r0, r7
   2ee5c:	bl	17a08 <fputs@plt+0x6654>
   2ee60:	str	r0, [r5]
   2ee64:	cmp	r0, #0
   2ee68:	bne	2eea0 <fputs@plt+0x1daec>
   2ee6c:	strb	r9, [r6, r4]!
   2ee70:	add	r0, r6, #1
   2ee74:	mov	r1, r8
   2ee78:	bl	25704 <fputs@plt+0x14350>
   2ee7c:	b	2eea0 <fputs@plt+0x1daec>
   2ee80:	movw	r0, #56734	; 0xdd9e
   2ee84:	bl	27378 <fputs@plt+0x15fc4>
   2ee88:	str	r0, [r5]
   2ee8c:	sub	sp, fp, #24
   2ee90:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2ee94:	movw	r0, #56745	; 0xdda9
   2ee98:	bl	27378 <fputs@plt+0x15fc4>
   2ee9c:	str	r0, [r5]
   2eea0:	ldr	r0, [sp, #4]
   2eea4:	bl	1782c <fputs@plt+0x6478>
   2eea8:	sub	sp, fp, #24
   2eeac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2eeb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2eeb4:	add	fp, sp, #28
   2eeb8:	sub	sp, sp, #36	; 0x24
   2eebc:	mov	r9, r2
   2eec0:	mov	r6, r1
   2eec4:	mov	r5, r0
   2eec8:	cmp	r3, #4
   2eecc:	bne	2eef4 <fputs@plt+0x1db40>
   2eed0:	ldr	r4, [r5, #56]	; 0x38
   2eed4:	mov	r0, r4
   2eed8:	bl	244dc <fputs@plt+0x13128>
   2eedc:	cmp	r0, r6
   2eee0:	bne	2ef14 <fputs@plt+0x1db60>
   2eee4:	mov	r0, r4
   2eee8:	mov	r1, r9
   2eeec:	bl	25704 <fputs@plt+0x14350>
   2eef0:	b	2f030 <fputs@plt+0x1dc7c>
   2eef4:	mov	r7, r3
   2eef8:	ldrb	r4, [r5]
   2eefc:	mov	r0, r5
   2ef00:	bl	27b6c <fputs@plt+0x167b8>
   2ef04:	cmp	r0, #0
   2ef08:	beq	2ef24 <fputs@plt+0x1db70>
   2ef0c:	sub	sp, fp, #28
   2ef10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ef14:	movw	r0, #59127	; 0xe6f7
   2ef18:	sub	sp, fp, #28
   2ef1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ef20:	b	27378 <fputs@plt+0x15fc4>
   2ef24:	ldrh	sl, [r5, #18]
   2ef28:	cmp	sl, #0
   2ef2c:	str	r4, [sp, #4]
   2ef30:	mov	r8, #0
   2ef34:	beq	2efc4 <fputs@plt+0x1dc10>
   2ef38:	ldr	r0, [r5, #56]	; 0x38
   2ef3c:	ldr	r1, [r5, #64]	; 0x40
   2ef40:	ldrb	r2, [r1, r8, lsl #1]!
   2ef44:	ldrb	r1, [r1, #1]
   2ef48:	orr	r1, r1, r2, lsl #8
   2ef4c:	ldrh	r2, [r5, #20]
   2ef50:	and	r1, r1, r2
   2ef54:	add	r4, r0, r1
   2ef58:	cmp	r7, #3
   2ef5c:	bne	2efa8 <fputs@plt+0x1dbf4>
   2ef60:	ldr	r3, [r5, #80]	; 0x50
   2ef64:	mov	r0, r5
   2ef68:	mov	r1, r4
   2ef6c:	add	r2, sp, #8
   2ef70:	blx	r3
   2ef74:	ldrh	r0, [sp, #24]
   2ef78:	ldr	r1, [sp, #20]
   2ef7c:	cmp	r1, r0
   2ef80:	bls	2efb8 <fputs@plt+0x1dc04>
   2ef84:	ldrh	r0, [r5, #20]
   2ef88:	ldr	r1, [r5, #56]	; 0x38
   2ef8c:	add	r1, r1, r0
   2ef90:	ldrh	r0, [sp, #26]
   2ef94:	add	r0, r4, r0
   2ef98:	sub	r2, r0, #1
   2ef9c:	cmp	r2, r1
   2efa0:	bhi	2efb8 <fputs@plt+0x1dc04>
   2efa4:	sub	r4, r0, #4
   2efa8:	mov	r0, r4
   2efac:	bl	244dc <fputs@plt+0x13128>
   2efb0:	cmp	r0, r6
   2efb4:	beq	2f014 <fputs@plt+0x1dc60>
   2efb8:	add	r8, r8, #1
   2efbc:	cmp	r8, sl
   2efc0:	bcc	2ef38 <fputs@plt+0x1db84>
   2efc4:	cmp	r8, sl
   2efc8:	bne	2f028 <fputs@plt+0x1dc74>
   2efcc:	cmp	r7, #5
   2efd0:	bne	2f004 <fputs@plt+0x1dc50>
   2efd4:	ldrb	r0, [r5, #5]
   2efd8:	ldr	r1, [r5, #56]	; 0x38
   2efdc:	add	r0, r1, r0
   2efe0:	add	r4, r0, #8
   2efe4:	mov	r0, r4
   2efe8:	bl	244dc <fputs@plt+0x13128>
   2efec:	cmp	r0, r6
   2eff0:	bne	2f004 <fputs@plt+0x1dc50>
   2eff4:	mov	r0, r4
   2eff8:	mov	r1, r9
   2effc:	bl	25704 <fputs@plt+0x14350>
   2f000:	b	2f028 <fputs@plt+0x1dc74>
   2f004:	movw	r0, #59163	; 0xe71b
   2f008:	bl	27378 <fputs@plt+0x15fc4>
   2f00c:	sub	sp, fp, #28
   2f010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f014:	mov	r0, r4
   2f018:	mov	r1, r9
   2f01c:	bl	25704 <fputs@plt+0x14350>
   2f020:	cmp	r8, sl
   2f024:	beq	2efcc <fputs@plt+0x1dc18>
   2f028:	ldr	r0, [sp, #4]
   2f02c:	strb	r0, [r5]
   2f030:	mov	r0, #0
   2f034:	sub	sp, fp, #28
   2f038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f03c:	push	{r4, r5, fp, lr}
   2f040:	add	fp, sp, #8
   2f044:	mov	r5, r1
   2f048:	mov	r4, r0
   2f04c:	movw	r0, #37176	; 0x9138
   2f050:	movt	r0, #9
   2f054:	ldr	ip, [r0, #144]	; 0x90
   2f058:	ldr	r1, [r4]
   2f05c:	ldr	r2, [r4, #20]
   2f060:	ldr	r0, [r4, #28]
   2f064:	ldr	r0, [r0, #44]	; 0x2c
   2f068:	mov	r3, r5
   2f06c:	blx	ip
   2f070:	str	r5, [r4, #20]
   2f074:	ldrh	r0, [r4, #24]
   2f078:	and	r0, r0, #10
   2f07c:	cmp	r0, #10
   2f080:	popne	{r4, r5, fp, pc}
   2f084:	mov	r0, r4
   2f088:	mov	r1, #3
   2f08c:	pop	{r4, r5, fp, lr}
   2f090:	b	279b8 <fputs@plt+0x16604>
   2f094:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2f098:	add	fp, sp, #24
   2f09c:	cmp	r0, #0
   2f0a0:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   2f0a4:	mov	r4, r2
   2f0a8:	mov	r5, r0
   2f0ac:	sub	r6, r1, #1
   2f0b0:	ldr	r0, [r5, #8]
   2f0b4:	cmp	r0, #0
   2f0b8:	beq	2f0d8 <fputs@plt+0x1dd24>
   2f0bc:	udiv	r1, r6, r0
   2f0c0:	mls	r6, r1, r0, r6
   2f0c4:	add	r0, r5, r1, lsl #2
   2f0c8:	ldr	r5, [r0, #12]
   2f0cc:	cmp	r5, #0
   2f0d0:	bne	2f0b0 <fputs@plt+0x1dcfc>
   2f0d4:	b	2f19c <fputs@plt+0x1dde8>
   2f0d8:	ldr	r0, [r5]
   2f0dc:	cmp	r0, #4000	; 0xfa0
   2f0e0:	bhi	2f100 <fputs@plt+0x1dd4c>
   2f0e4:	add	r0, r5, r6, lsr #3
   2f0e8:	ldrb	r1, [r0, #12]
   2f0ec:	and	r2, r6, #7
   2f0f0:	mov	r3, #1
   2f0f4:	bic	r1, r1, r3, lsl r2
   2f0f8:	strb	r1, [r0, #12]
   2f0fc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2f100:	add	r8, r5, #12
   2f104:	mov	r0, r4
   2f108:	mov	r1, r8
   2f10c:	mov	r2, #500	; 0x1f4
   2f110:	bl	1121c <memcpy@plt>
   2f114:	mov	r7, #0
   2f118:	mov	r0, r8
   2f11c:	mov	r1, #0
   2f120:	mov	r2, #500	; 0x1f4
   2f124:	bl	11174 <memset@plt>
   2f128:	str	r7, [r5, #4]
   2f12c:	add	r0, r6, #1
   2f130:	movw	ip, #19923	; 0x4dd3
   2f134:	movt	ip, #4194	; 0x1062
   2f138:	mov	r2, #125	; 0x7d
   2f13c:	ldr	r3, [r4, r7, lsl #2]
   2f140:	cmp	r3, #0
   2f144:	cmpne	r3, r0
   2f148:	beq	2f190 <fputs@plt+0x1dddc>
   2f14c:	ldr	r6, [r5, #4]
   2f150:	add	r6, r6, #1
   2f154:	str	r6, [r5, #4]
   2f158:	sub	r3, r3, #1
   2f15c:	umull	r6, r1, r3, ip
   2f160:	lsr	r1, r1, #3
   2f164:	mls	r3, r1, r2, r3
   2f168:	b	2f178 <fputs@plt+0x1ddc4>
   2f16c:	add	r3, r3, #1
   2f170:	cmp	r3, #124	; 0x7c
   2f174:	movwhi	r3, #0
   2f178:	add	r6, r5, r3, lsl #2
   2f17c:	ldr	r1, [r6, #12]!
   2f180:	cmp	r1, #0
   2f184:	bne	2f16c <fputs@plt+0x1ddb8>
   2f188:	ldr	r1, [r4, r7, lsl #2]
   2f18c:	str	r1, [r6]
   2f190:	add	r7, r7, #1
   2f194:	cmp	r7, #125	; 0x7d
   2f198:	bne	2f13c <fputs@plt+0x1dd88>
   2f19c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2f1a0:	push	{r4, r5, r6, sl, fp, lr}
   2f1a4:	add	fp, sp, #16
   2f1a8:	sub	sp, sp, #32
   2f1ac:	mov	r5, r0
   2f1b0:	ldr	r0, [r2]
   2f1b4:	cmp	r0, #0
   2f1b8:	bne	2f20c <fputs@plt+0x1de58>
   2f1bc:	mov	r4, r2
   2f1c0:	mov	r6, r1
   2f1c4:	ldr	r3, [r5, #80]	; 0x50
   2f1c8:	add	r2, sp, #8
   2f1cc:	mov	r0, r5
   2f1d0:	blx	r3
   2f1d4:	ldrh	r0, [sp, #24]
   2f1d8:	ldr	r1, [sp, #20]
   2f1dc:	cmp	r1, r0
   2f1e0:	bls	2f20c <fputs@plt+0x1de58>
   2f1e4:	ldrh	r0, [sp, #26]
   2f1e8:	add	r0, r6, r0
   2f1ec:	sub	r0, r0, #4
   2f1f0:	bl	244dc <fputs@plt+0x13128>
   2f1f4:	mov	r1, r0
   2f1f8:	ldr	r0, [r5, #52]	; 0x34
   2f1fc:	ldr	r3, [r5, #84]	; 0x54
   2f200:	str	r4, [sp]
   2f204:	mov	r2, #3
   2f208:	bl	2edac <fputs@plt+0x1d9f8>
   2f20c:	sub	sp, fp, #16
   2f210:	pop	{r4, r5, r6, sl, fp, pc}
   2f214:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f218:	add	fp, sp, #28
   2f21c:	sub	sp, sp, #4
   2f220:	cmp	r0, #0
   2f224:	beq	2f2dc <fputs@plt+0x1df28>
   2f228:	mov	r5, r2
   2f22c:	mov	sl, r1
   2f230:	mov	r8, r0
   2f234:	bl	16f30 <fputs@plt+0x5b7c>
   2f238:	ldr	r0, [r8, #4]
   2f23c:	ldr	r7, [r0, #8]
   2f240:	cmp	r7, #0
   2f244:	beq	2f2dc <fputs@plt+0x1df28>
   2f248:	mov	r9, #4
   2f24c:	mov	r6, #0
   2f250:	cmp	r5, #0
   2f254:	beq	2f28c <fputs@plt+0x1ded8>
   2f258:	ldrb	r0, [r7, #64]	; 0x40
   2f25c:	tst	r0, #1
   2f260:	bne	2f28c <fputs@plt+0x1ded8>
   2f264:	ldrb	r0, [r7, #66]	; 0x42
   2f268:	sub	r0, r0, #1
   2f26c:	uxtb	r0, r0
   2f270:	cmp	r0, #1
   2f274:	bhi	2f29c <fputs@plt+0x1dee8>
   2f278:	mov	r0, r7
   2f27c:	bl	2da04 <fputs@plt+0x1c650>
   2f280:	cmp	r0, #0
   2f284:	beq	2f29c <fputs@plt+0x1dee8>
   2f288:	b	2f2e8 <fputs@plt+0x1df34>
   2f28c:	mov	r0, r7
   2f290:	bl	2f308 <fputs@plt+0x1df54>
   2f294:	str	sl, [r7, #60]	; 0x3c
   2f298:	strb	r9, [r7, #66]	; 0x42
   2f29c:	ldrsb	r0, [r7, #68]	; 0x44
   2f2a0:	cmp	r0, #0
   2f2a4:	blt	2f2d0 <fputs@plt+0x1df1c>
   2f2a8:	mov	r4, #30
   2f2ac:	ldr	r0, [r7, r4, lsl #2]
   2f2b0:	bl	2c010 <fputs@plt+0x1ac5c>
   2f2b4:	str	r6, [r7, r4, lsl #2]
   2f2b8:	add	r0, r4, #1
   2f2bc:	ldrsb	r1, [r7, #68]	; 0x44
   2f2c0:	sub	r2, r4, #30
   2f2c4:	cmp	r2, r1
   2f2c8:	mov	r4, r0
   2f2cc:	blt	2f2ac <fputs@plt+0x1def8>
   2f2d0:	ldr	r7, [r7, #8]
   2f2d4:	cmp	r7, #0
   2f2d8:	bne	2f250 <fputs@plt+0x1de9c>
   2f2dc:	mov	r0, #0
   2f2e0:	sub	sp, fp, #28
   2f2e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f2e8:	mov	r4, r0
   2f2ec:	mov	r0, r8
   2f2f0:	mov	r1, r4
   2f2f4:	mov	r2, #0
   2f2f8:	bl	2f214 <fputs@plt+0x1de60>
   2f2fc:	mov	r0, r4
   2f300:	sub	sp, fp, #28
   2f304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f308:	push	{r4, sl, fp, lr}
   2f30c:	add	fp, sp, #8
   2f310:	mov	r4, r0
   2f314:	ldr	r0, [r0, #48]	; 0x30
   2f318:	bl	14168 <fputs@plt+0x2db4>
   2f31c:	mov	r0, #0
   2f320:	strb	r0, [r4, #66]	; 0x42
   2f324:	str	r0, [r4, #48]	; 0x30
   2f328:	pop	{r4, sl, fp, pc}
   2f32c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2f330:	add	fp, sp, #24
   2f334:	cmp	r0, #0
   2f338:	cmpne	r1, #0
   2f33c:	bne	2f344 <fputs@plt+0x1df90>
   2f340:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f344:	mov	r4, r0
   2f348:	add	r0, r1, r1, lsl #2
   2f34c:	add	r6, r4, r0, lsl #3
   2f350:	ldr	r5, [r4, #32]
   2f354:	ldr	r0, [r5, #456]	; 0x1c8
   2f358:	cmp	r0, #0
   2f35c:	beq	2f388 <fputs@plt+0x1dfd4>
   2f360:	ldr	r0, [r4, #24]
   2f364:	cmp	r0, #0
   2f368:	beq	2f378 <fputs@plt+0x1dfc4>
   2f36c:	ldr	r1, [r4, #20]
   2f370:	mov	r0, r5
   2f374:	bl	13cb4 <fputs@plt+0x2900>
   2f378:	add	r4, r4, #40	; 0x28
   2f37c:	cmp	r4, r6
   2f380:	bcc	2f360 <fputs@plt+0x1dfac>
   2f384:	b	2f340 <fputs@plt+0x1df8c>
   2f388:	movw	r9, #9312	; 0x2460
   2f38c:	mov	r8, #0
   2f390:	mov	r7, #128	; 0x80
   2f394:	b	2f3a8 <fputs@plt+0x1dff4>
   2f398:	strh	r7, [r4, #8]
   2f39c:	add	r4, r4, #40	; 0x28
   2f3a0:	cmp	r4, r6
   2f3a4:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f3a8:	ldrh	r0, [r4, #8]
   2f3ac:	tst	r0, r9
   2f3b0:	beq	2f3c0 <fputs@plt+0x1e00c>
   2f3b4:	mov	r0, r4
   2f3b8:	bl	18570 <fputs@plt+0x71bc>
   2f3bc:	b	2f398 <fputs@plt+0x1dfe4>
   2f3c0:	ldr	r0, [r4, #24]
   2f3c4:	cmp	r0, #0
   2f3c8:	beq	2f398 <fputs@plt+0x1dfe4>
   2f3cc:	ldr	r1, [r4, #20]
   2f3d0:	mov	r0, r5
   2f3d4:	bl	13cb4 <fputs@plt+0x2900>
   2f3d8:	str	r8, [r4, #24]
   2f3dc:	b	2f398 <fputs@plt+0x1dfe4>
   2f3e0:	push	{r4, r5, r6, r7, fp, lr}
   2f3e4:	add	fp, sp, #16
   2f3e8:	mov	r4, r1
   2f3ec:	mov	r5, r0
   2f3f0:	cmp	r1, #0
   2f3f4:	beq	2f430 <fputs@plt+0x1e07c>
   2f3f8:	cmp	r2, #1
   2f3fc:	blt	2f430 <fputs@plt+0x1e07c>
   2f400:	add	r0, r2, r2, lsl #2
   2f404:	add	r6, r4, r0, lsl #2
   2f408:	mov	r7, r4
   2f40c:	ldrsb	r1, [r7, #1]
   2f410:	cmp	r1, #0
   2f414:	beq	2f424 <fputs@plt+0x1e070>
   2f418:	ldr	r2, [r7, #16]
   2f41c:	mov	r0, r5
   2f420:	bl	2f440 <fputs@plt+0x1e08c>
   2f424:	add	r7, r7, #20
   2f428:	cmp	r7, r6
   2f42c:	bcc	2f40c <fputs@plt+0x1e058>
   2f430:	mov	r0, r5
   2f434:	mov	r1, r4
   2f438:	pop	{r4, r5, r6, r7, fp, lr}
   2f43c:	b	13cb4 <fputs@plt+0x2900>
   2f440:	push	{r4, r5, fp, lr}
   2f444:	add	fp, sp, #8
   2f448:	cmp	r2, #0
   2f44c:	beq	2f540 <fputs@plt+0x1e18c>
   2f450:	mov	r5, r0
   2f454:	add	r0, r1, #20
   2f458:	cmp	r0, #19
   2f45c:	bhi	2f540 <fputs@plt+0x1e18c>
   2f460:	mov	r4, r2
   2f464:	add	r1, pc, #0
   2f468:	ldr	pc, [r1, r0, lsl #2]
   2f46c:	andeq	pc, r2, ip, asr #9
   2f470:	andeq	pc, r2, r0, asr #10
   2f474:	andeq	pc, r2, r0, asr #10
   2f478:	andeq	pc, r2, r0, asr #10
   2f47c:	andeq	pc, r2, r0, asr #10
   2f480:			; <UNDEFINED> instruction: 0x0002f4bc
   2f484:	andeq	pc, r2, r0, asr #10
   2f488:			; <UNDEFINED> instruction: 0x0002f4bc
   2f48c:			; <UNDEFINED> instruction: 0x0002f4bc
   2f490:	ldrdeq	pc, [r2], -ip
   2f494:	strdeq	pc, [r2], -r4
   2f498:	andeq	pc, r2, r0, asr #10
   2f49c:	andeq	pc, r2, ip, lsl #10
   2f4a0:	andeq	pc, r2, r0, asr #10
   2f4a4:	andeq	pc, r2, r4, lsr r5	; <UNPREDICTABLE>
   2f4a8:	andeq	pc, r2, r4, asr #10
   2f4ac:	andeq	pc, r2, r0, asr #10
   2f4b0:	andeq	pc, r2, r0, asr #10
   2f4b4:	andeq	pc, r2, r0, asr #10
   2f4b8:			; <UNDEFINED> instruction: 0x0002f4bc
   2f4bc:	mov	r0, r5
   2f4c0:	mov	r1, r4
   2f4c4:	pop	{r4, r5, fp, lr}
   2f4c8:	b	13cb4 <fputs@plt+0x2900>
   2f4cc:	ldr	r1, [r4, #4]
   2f4d0:	mov	r0, r5
   2f4d4:	bl	2f56c <fputs@plt+0x1e1b8>
   2f4d8:	b	2f4bc <fputs@plt+0x1e108>
   2f4dc:	ldr	r0, [r5, #456]	; 0x1c8
   2f4e0:	cmp	r0, #0
   2f4e4:	popne	{r4, r5, fp, pc}
   2f4e8:	mov	r0, r4
   2f4ec:	pop	{r4, r5, fp, lr}
   2f4f0:	b	14168 <fputs@plt+0x2db4>
   2f4f4:	ldr	r0, [r5, #456]	; 0x1c8
   2f4f8:	cmp	r0, #0
   2f4fc:	bne	2f540 <fputs@plt+0x1e18c>
   2f500:	mov	r0, r4
   2f504:	pop	{r4, r5, fp, lr}
   2f508:	b	2f5a8 <fputs@plt+0x1e1f4>
   2f50c:	ldr	r0, [r5, #456]	; 0x1c8
   2f510:	cmp	r0, #0
   2f514:	beq	2f554 <fputs@plt+0x1e1a0>
   2f518:	ldr	r0, [r4, #24]
   2f51c:	cmp	r0, #0
   2f520:	beq	2f4bc <fputs@plt+0x1e108>
   2f524:	ldr	r1, [r4, #20]
   2f528:	mov	r0, r5
   2f52c:	bl	13cb4 <fputs@plt+0x2900>
   2f530:	b	2f4bc <fputs@plt+0x1e108>
   2f534:	ldr	r0, [r5, #456]	; 0x1c8
   2f538:	cmp	r0, #0
   2f53c:	beq	2f560 <fputs@plt+0x1e1ac>
   2f540:	pop	{r4, r5, fp, pc}
   2f544:	mov	r0, r5
   2f548:	mov	r1, r4
   2f54c:	pop	{r4, r5, fp, lr}
   2f550:	b	2f56c <fputs@plt+0x1e1b8>
   2f554:	mov	r0, r4
   2f558:	pop	{r4, r5, fp, lr}
   2f55c:	b	189e4 <fputs@plt+0x7630>
   2f560:	mov	r0, r4
   2f564:	pop	{r4, r5, fp, lr}
   2f568:	b	2f580 <fputs@plt+0x1e1cc>
   2f56c:	cmp	r1, #0
   2f570:	ldrbne	r2, [r1, #2]
   2f574:	tstne	r2, #16
   2f578:	bxeq	lr
   2f57c:	b	13cb4 <fputs@plt+0x2900>
   2f580:	cmp	r0, #0
   2f584:	bxeq	lr
   2f588:	mov	r1, r0
   2f58c:	ldr	r0, [r0]
   2f590:	subs	r0, r0, #1
   2f594:	str	r0, [r1]
   2f598:	beq	2f5a0 <fputs@plt+0x1e1ec>
   2f59c:	bx	lr
   2f5a0:	mov	r0, #0
   2f5a4:	b	13cb4 <fputs@plt+0x2900>
   2f5a8:	push	{r4, r5, fp, lr}
   2f5ac:	add	fp, sp, #8
   2f5b0:	mov	r4, r0
   2f5b4:	ldr	r5, [r0]
   2f5b8:	ldr	r0, [r0, #12]
   2f5bc:	subs	r0, r0, #1
   2f5c0:	str	r0, [r4, #12]
   2f5c4:	popne	{r4, r5, fp, pc}
   2f5c8:	ldr	r0, [r4, #8]
   2f5cc:	cmp	r0, #0
   2f5d0:	beq	2f5e0 <fputs@plt+0x1e22c>
   2f5d4:	ldr	r1, [r0]
   2f5d8:	ldr	r1, [r1, #16]
   2f5dc:	blx	r1
   2f5e0:	mov	r0, r5
   2f5e4:	mov	r1, r4
   2f5e8:	pop	{r4, r5, fp, lr}
   2f5ec:	b	13cb4 <fputs@plt+0x2900>
   2f5f0:	push	{r4, r5, fp, lr}
   2f5f4:	add	fp, sp, #8
   2f5f8:	sub	sp, sp, #8
   2f5fc:	mov	r4, r1
   2f600:	ldr	r1, [r0]
   2f604:	cmp	r1, #2
   2f608:	blt	2f628 <fputs@plt+0x1e274>
   2f60c:	ldr	r2, [r0, #72]	; 0x48
   2f610:	cmp	r2, #0
   2f614:	beq	2f628 <fputs@plt+0x1e274>
   2f618:	mov	r1, r4
   2f61c:	sub	sp, fp, #8
   2f620:	pop	{r4, r5, fp, lr}
   2f624:	bx	r2
   2f628:	ldr	r2, [r0, #64]	; 0x40
   2f62c:	mov	r1, sp
   2f630:	blx	r2
   2f634:	mov	r5, r0
   2f638:	vldr	d16, [pc, #32]	; 2f660 <fputs@plt+0x1e2ac>
   2f63c:	vldr	d17, [sp]
   2f640:	vmul.f64	d16, d17, d16
   2f644:	vmov	r0, r1, d16
   2f648:	bl	7db78 <fputs@plt+0x6c7c4>
   2f64c:	strd	r0, [r4]
   2f650:	mov	r0, r5
   2f654:	sub	sp, fp, #8
   2f658:	pop	{r4, r5, fp, pc}
   2f65c:	nop	{0}
   2f660:	andeq	r0, r0, r0
   2f664:	orrsmi	r9, r4, r0, ror r9
   2f668:	cmp	r0, #0
   2f66c:	bxeq	lr
   2f670:	push	{r4, r5, fp, lr}
   2f674:	add	fp, sp, #8
   2f678:	mov	r4, r0
   2f67c:	ldr	r5, [r0]
   2f680:	mov	r0, r5
   2f684:	mov	r1, r4
   2f688:	bl	13bdc <fputs@plt+0x2828>
   2f68c:	ldrd	r0, [r4, #48]	; 0x30
   2f690:	add	r2, r0, #52	; 0x34
   2f694:	cmp	r0, #0
   2f698:	addeq	r2, r5, #4
   2f69c:	str	r1, [r2]
   2f6a0:	ldr	r0, [r4, #52]	; 0x34
   2f6a4:	cmp	r0, #0
   2f6a8:	ldrne	r1, [r4, #48]	; 0x30
   2f6ac:	strne	r1, [r0, #48]	; 0x30
   2f6b0:	mov	r0, #0
   2f6b4:	str	r0, [r4]
   2f6b8:	movw	r0, #50120	; 0xc3c8
   2f6bc:	movt	r0, #46598	; 0xb606
   2f6c0:	str	r0, [r4, #40]	; 0x28
   2f6c4:	mov	r0, r5
   2f6c8:	mov	r1, r4
   2f6cc:	pop	{r4, r5, fp, lr}
   2f6d0:	b	13cb4 <fputs@plt+0x2900>
   2f6d4:	push	{r4, sl, fp, lr}
   2f6d8:	add	fp, sp, #8
   2f6dc:	mov	r4, r0
   2f6e0:	bl	1e9d8 <fputs@plt+0xd624>
   2f6e4:	mov	r0, r4
   2f6e8:	mov	r1, #7
   2f6ec:	pop	{r4, sl, fp, lr}
   2f6f0:	b	167f4 <fputs@plt+0x5440>
   2f6f4:	push	{r4, r5, r6, r7, fp, lr}
   2f6f8:	add	fp, sp, #16
   2f6fc:	mov	r4, r0
   2f700:	ldr	r5, [r0]
   2f704:	ldrb	r0, [r5, #69]	; 0x45
   2f708:	cmp	r0, #0
   2f70c:	movne	r0, #7
   2f710:	strne	r0, [r4, #80]	; 0x50
   2f714:	ldr	r0, [r4, #200]	; 0xc8
   2f718:	cmp	r0, #0
   2f71c:	beq	2f72c <fputs@plt+0x1e378>
   2f720:	ldr	r2, [r4, #196]	; 0xc4
   2f724:	mov	r1, #0
   2f728:	bl	11174 <memset@plt>
   2f72c:	mov	r0, r4
   2f730:	bl	2fb30 <fputs@plt+0x1e77c>
   2f734:	ldr	r0, [r4, #40]	; 0x28
   2f738:	mov	r7, #0
   2f73c:	movw	r1, #3491	; 0xda3
   2f740:	movt	r1, #48626	; 0xbdf2
   2f744:	cmp	r0, r1
   2f748:	bne	2fa28 <fputs@plt+0x1e674>
   2f74c:	ldr	r0, [r4, #76]	; 0x4c
   2f750:	cmp	r0, #0
   2f754:	blt	2fa00 <fputs@plt+0x1e64c>
   2f758:	ldrb	r0, [r4, #89]	; 0x59
   2f75c:	tst	r0, #64	; 0x40
   2f760:	beq	2f9c0 <fputs@plt+0x1e60c>
   2f764:	mov	r0, r4
   2f768:	bl	2fbc4 <fputs@plt+0x1e810>
   2f76c:	ldr	r1, [r4, #80]	; 0x50
   2f770:	uxtb	r0, r1
   2f774:	mov	r7, #0
   2f778:	cmp	r0, #13
   2f77c:	bhi	2f8bc <fputs@plt+0x1e508>
   2f780:	mov	r2, #1
   2f784:	mov	r3, #9856	; 0x2680
   2f788:	tst	r3, r2, lsl r0
   2f78c:	mov	r6, #0
   2f790:	beq	2f7f0 <fputs@plt+0x1e43c>
   2f794:	ldrb	r1, [r4, #89]	; 0x59
   2f798:	cmp	r0, #9
   2f79c:	bne	2f7ac <fputs@plt+0x1e3f8>
   2f7a0:	ands	r2, r1, #32
   2f7a4:	mov	r6, #0
   2f7a8:	bne	2f7e8 <fputs@plt+0x1e434>
   2f7ac:	cmp	r0, #13
   2f7b0:	cmpne	r0, #7
   2f7b4:	bne	2f7c4 <fputs@plt+0x1e410>
   2f7b8:	mov	r6, #2
   2f7bc:	tst	r1, #16
   2f7c0:	bne	2f7e8 <fputs@plt+0x1e434>
   2f7c4:	mov	r0, r5
   2f7c8:	mov	r1, #516	; 0x204
   2f7cc:	bl	2fc30 <fputs@plt+0x1e87c>
   2f7d0:	mov	r0, r5
   2f7d4:	bl	2fd54 <fputs@plt+0x1e9a0>
   2f7d8:	mov	r0, #1
   2f7dc:	strb	r0, [r5, #67]	; 0x43
   2f7e0:	mov	r6, #0
   2f7e4:	str	r6, [r4, #92]	; 0x5c
   2f7e8:	ldr	r1, [r4, #80]	; 0x50
   2f7ec:	mov	r7, #1
   2f7f0:	cmp	r1, #0
   2f7f4:	bne	2f804 <fputs@plt+0x1e450>
   2f7f8:	mov	r0, r4
   2f7fc:	mov	r1, #0
   2f800:	bl	2fd9c <fputs@plt+0x1e9e8>
   2f804:	ldr	r0, [r5, #316]	; 0x13c
   2f808:	cmp	r0, #1
   2f80c:	blt	2f81c <fputs@plt+0x1e468>
   2f810:	ldr	r0, [r5, #340]	; 0x154
   2f814:	cmp	r0, #0
   2f818:	beq	2f88c <fputs@plt+0x1e4d8>
   2f81c:	ldrb	r0, [r5, #67]	; 0x43
   2f820:	cmp	r0, #0
   2f824:	beq	2f88c <fputs@plt+0x1e4d8>
   2f828:	ldrb	r0, [r4, #89]	; 0x59
   2f82c:	mov	r1, #1
   2f830:	bic	r0, r1, r0, lsr #5
   2f834:	ldr	r1, [r5, #160]	; 0xa0
   2f838:	cmp	r1, r0
   2f83c:	bne	2f88c <fputs@plt+0x1e4d8>
   2f840:	ldr	r0, [r4, #80]	; 0x50
   2f844:	cmp	r0, #0
   2f848:	beq	2f860 <fputs@plt+0x1e4ac>
   2f84c:	ldrb	r0, [r4, #86]	; 0x56
   2f850:	subs	r0, r0, #3
   2f854:	movwne	r0, #1
   2f858:	orrs	r0, r7, r0
   2f85c:	bne	2f900 <fputs@plt+0x1e54c>
   2f860:	mov	r7, #1
   2f864:	mov	r0, r4
   2f868:	mov	r1, #1
   2f86c:	bl	2fd9c <fputs@plt+0x1e9e8>
   2f870:	cmp	r0, #0
   2f874:	beq	2f8cc <fputs@plt+0x1e518>
   2f878:	ldrb	r1, [r4, #89]	; 0x59
   2f87c:	movw	r0, #787	; 0x313
   2f880:	tst	r1, #32
   2f884:	beq	2f8fc <fputs@plt+0x1e548>
   2f888:	b	2fa28 <fputs@plt+0x1e674>
   2f88c:	cmp	r6, #0
   2f890:	bne	2f924 <fputs@plt+0x1e570>
   2f894:	ldr	r0, [r4, #80]	; 0x50
   2f898:	mov	r6, #1
   2f89c:	cmp	r0, #0
   2f8a0:	ldrbne	r0, [r4, #86]	; 0x56
   2f8a4:	cmpne	r0, #3
   2f8a8:	beq	2f924 <fputs@plt+0x1e570>
   2f8ac:	cmp	r0, #2
   2f8b0:	bne	2fa30 <fputs@plt+0x1e67c>
   2f8b4:	mov	r6, #2
   2f8b8:	b	2f924 <fputs@plt+0x1e570>
   2f8bc:	mov	r6, #0
   2f8c0:	cmp	r1, #0
   2f8c4:	bne	2f804 <fputs@plt+0x1e450>
   2f8c8:	b	2f7f8 <fputs@plt+0x1e444>
   2f8cc:	mov	r0, r5
   2f8d0:	mov	r1, r4
   2f8d4:	bl	2fe14 <fputs@plt+0x1ea60>
   2f8d8:	cmp	r0, #0
   2f8dc:	beq	2fa58 <fputs@plt+0x1e6a4>
   2f8e0:	cmp	r0, #5
   2f8e4:	bne	2f8fc <fputs@plt+0x1e548>
   2f8e8:	ldrb	r1, [r4, #89]	; 0x59
   2f8ec:	mov	r0, #5
   2f8f0:	tst	r1, #32
   2f8f4:	mov	r7, #5
   2f8f8:	bne	2fa28 <fputs@plt+0x1e674>
   2f8fc:	str	r0, [r4, #80]	; 0x50
   2f900:	mov	r7, #0
   2f904:	mov	r0, r5
   2f908:	mov	r1, #0
   2f90c:	bl	2fc30 <fputs@plt+0x1e87c>
   2f910:	str	r7, [r4, #92]	; 0x5c
   2f914:	mov	r0, #0
   2f918:	str	r0, [r5, #436]	; 0x1b4
   2f91c:	cmp	r6, #0
   2f920:	beq	2f98c <fputs@plt+0x1e5d8>
   2f924:	mov	r0, r4
   2f928:	mov	r1, r6
   2f92c:	bl	302e0 <fputs@plt+0x1ef2c>
   2f930:	cmp	r0, #0
   2f934:	beq	2f988 <fputs@plt+0x1e5d4>
   2f938:	ldr	r1, [r4, #80]	; 0x50
   2f93c:	cmp	r1, #0
   2f940:	uxtbne	r1, r1
   2f944:	cmpne	r1, #19
   2f948:	bne	2f964 <fputs@plt+0x1e5b0>
   2f94c:	str	r0, [r4, #80]	; 0x50
   2f950:	ldr	r1, [r4, #44]	; 0x2c
   2f954:	mov	r0, r5
   2f958:	bl	13cb4 <fputs@plt+0x2900>
   2f95c:	mov	r0, #0
   2f960:	str	r0, [r4, #44]	; 0x2c
   2f964:	mov	r0, r5
   2f968:	mov	r1, #516	; 0x204
   2f96c:	bl	2fc30 <fputs@plt+0x1e87c>
   2f970:	mov	r0, r5
   2f974:	bl	2fd54 <fputs@plt+0x1e9a0>
   2f978:	mov	r0, #1
   2f97c:	strb	r0, [r5, #67]	; 0x43
   2f980:	mov	r0, #0
   2f984:	str	r0, [r4, #92]	; 0x5c
   2f988:	mov	r0, r6
   2f98c:	ldrb	r1, [r4, #89]	; 0x59
   2f990:	tst	r1, #4
   2f994:	beq	2f9c0 <fputs@plt+0x1e60c>
   2f998:	cmp	r0, #2
   2f99c:	bne	2f9ac <fputs@plt+0x1e5f8>
   2f9a0:	mov	r0, r5
   2f9a4:	mov	r1, #0
   2f9a8:	b	2f9b4 <fputs@plt+0x1e600>
   2f9ac:	ldr	r1, [r4, #92]	; 0x5c
   2f9b0:	mov	r0, r5
   2f9b4:	bl	30430 <fputs@plt+0x1f07c>
   2f9b8:	mov	r0, #0
   2f9bc:	str	r0, [r4, #92]	; 0x5c
   2f9c0:	ldr	r0, [r4, #76]	; 0x4c
   2f9c4:	cmp	r0, #0
   2f9c8:	blt	2fa00 <fputs@plt+0x1e64c>
   2f9cc:	ldr	r0, [r5, #152]	; 0x98
   2f9d0:	sub	r0, r0, #1
   2f9d4:	str	r0, [r5, #152]	; 0x98
   2f9d8:	ldrb	r0, [r4, #89]	; 0x59
   2f9dc:	tst	r0, #32
   2f9e0:	ldreq	r0, [r5, #160]	; 0xa0
   2f9e4:	subeq	r0, r0, #1
   2f9e8:	streq	r0, [r5, #160]	; 0xa0
   2f9ec:	ldrb	r0, [r4, #89]	; 0x59
   2f9f0:	tst	r0, #64	; 0x40
   2f9f4:	ldrne	r0, [r5, #156]	; 0x9c
   2f9f8:	subne	r0, r0, #1
   2f9fc:	strne	r0, [r5, #156]	; 0x9c
   2fa00:	movw	r0, #10611	; 0x2973
   2fa04:	movt	r0, #20892	; 0x519c
   2fa08:	str	r0, [r4, #40]	; 0x28
   2fa0c:	ldrb	r0, [r5, #69]	; 0x45
   2fa10:	cmp	r0, #0
   2fa14:	movne	r0, #7
   2fa18:	strne	r0, [r4, #80]	; 0x50
   2fa1c:	ldr	r7, [r4, #80]	; 0x50
   2fa20:	cmp	r7, #5
   2fa24:	movwne	r7, #0
   2fa28:	mov	r0, r7
   2fa2c:	pop	{r4, r5, r6, r7, fp, pc}
   2fa30:	mov	r0, r5
   2fa34:	mov	r1, #516	; 0x204
   2fa38:	bl	2fc30 <fputs@plt+0x1e87c>
   2fa3c:	mov	r0, r5
   2fa40:	bl	2fd54 <fputs@plt+0x1e9a0>
   2fa44:	mov	r0, #1
   2fa48:	strb	r0, [r5, #67]	; 0x43
   2fa4c:	mov	r0, #0
   2fa50:	str	r0, [r4, #92]	; 0x5c
   2fa54:	b	2f98c <fputs@plt+0x1e5d8>
   2fa58:	vmov.i32	q8, #0	; 0x00000000
   2fa5c:	add	r0, r5, #440	; 0x1b8
   2fa60:	vst1.64	{d16-d17}, [r0]
   2fa64:	ldr	r0, [r5, #24]
   2fa68:	bic	r0, r0, #16777216	; 0x1000000
   2fa6c:	str	r0, [r5, #24]
   2fa70:	mov	r0, r5
   2fa74:	bl	302d0 <fputs@plt+0x1ef1c>
   2fa78:	b	2f914 <fputs@plt+0x1e560>
   2fa7c:	push	{r4, r5, r6, sl, fp, lr}
   2fa80:	add	fp, sp, #16
   2fa84:	mov	r6, r0
   2fa88:	ldr	r5, [r0]
   2fa8c:	ldr	r0, [r0, #44]	; 0x2c
   2fa90:	ldr	r4, [r6, #80]	; 0x50
   2fa94:	cmp	r0, #0
   2fa98:	beq	2faf4 <fputs@plt+0x1e740>
   2fa9c:	ldrb	r0, [r5, #70]	; 0x46
   2faa0:	add	r0, r0, #1
   2faa4:	strb	r0, [r5, #70]	; 0x46
   2faa8:	bl	27514 <fputs@plt+0x16160>
   2faac:	ldr	r0, [r5, #240]	; 0xf0
   2fab0:	cmp	r0, #0
   2fab4:	bne	2fac4 <fputs@plt+0x1e710>
   2fab8:	mov	r0, r5
   2fabc:	bl	1d17c <fputs@plt+0xbdc8>
   2fac0:	str	r0, [r5, #240]	; 0xf0
   2fac4:	ldr	r1, [r6, #44]	; 0x2c
   2fac8:	ldr	r0, [r5, #240]	; 0xf0
   2facc:	mov	r2, #1
   2fad0:	mvn	r3, #0
   2fad4:	bl	1d1a8 <fputs@plt+0xbdf4>
   2fad8:	bl	27538 <fputs@plt+0x16184>
   2fadc:	str	r4, [r5, #52]	; 0x34
   2fae0:	ldrb	r0, [r5, #70]	; 0x46
   2fae4:	sub	r0, r0, #1
   2fae8:	strb	r0, [r5, #70]	; 0x46
   2faec:	mov	r0, r4
   2faf0:	pop	{r4, r5, r6, sl, fp, pc}
   2faf4:	mov	r0, r5
   2faf8:	mov	r1, r4
   2fafc:	bl	167f4 <fputs@plt+0x5440>
   2fb00:	mov	r0, r4
   2fb04:	pop	{r4, r5, r6, sl, fp, pc}
   2fb08:	push	{r4, sl, fp, lr}
   2fb0c:	add	fp, sp, #8
   2fb10:	mov	r4, r0
   2fb14:	ldr	r0, [r0]
   2fb18:	ldr	r1, [r4, #44]	; 0x2c
   2fb1c:	bl	13cb4 <fputs@plt+0x2900>
   2fb20:	mov	r0, #0
   2fb24:	str	r0, [r4, #20]
   2fb28:	str	r0, [r4, #44]	; 0x2c
   2fb2c:	pop	{r4, sl, fp, pc}
   2fb30:	push	{r4, sl, fp, lr}
   2fb34:	add	fp, sp, #8
   2fb38:	mov	r4, r0
   2fb3c:	ldr	r1, [r0, #176]	; 0xb0
   2fb40:	cmp	r1, #0
   2fb44:	beq	2fb68 <fputs@plt+0x1e7b4>
   2fb48:	mov	r0, r1
   2fb4c:	ldr	r1, [r1, #4]
   2fb50:	cmp	r1, #0
   2fb54:	bne	2fb48 <fputs@plt+0x1e794>
   2fb58:	bl	30444 <fputs@plt+0x1f090>
   2fb5c:	mov	r0, #0
   2fb60:	str	r0, [r4, #176]	; 0xb0
   2fb64:	str	r0, [r4, #184]	; 0xb8
   2fb68:	mov	r0, r4
   2fb6c:	bl	304e0 <fputs@plt+0x1f12c>
   2fb70:	ldr	r0, [r4, #8]
   2fb74:	cmp	r0, #0
   2fb78:	beq	2fb94 <fputs@plt+0x1e7e0>
   2fb7c:	ldr	r1, [r4, #28]
   2fb80:	bl	2f32c <fputs@plt+0x1df78>
   2fb84:	b	2fb94 <fputs@plt+0x1e7e0>
   2fb88:	ldr	r1, [r0, #4]
   2fb8c:	str	r1, [r4, #180]	; 0xb4
   2fb90:	bl	30540 <fputs@plt+0x1f18c>
   2fb94:	ldr	r0, [r4, #180]	; 0xb4
   2fb98:	cmp	r0, #0
   2fb9c:	bne	2fb88 <fputs@plt+0x1e7d4>
   2fba0:	mov	r1, r4
   2fba4:	ldr	r0, [r1, #204]!	; 0xcc
   2fba8:	cmp	r0, #0
   2fbac:	popeq	{r4, sl, fp, pc}
   2fbb0:	ldr	r0, [r4]
   2fbb4:	mvn	r2, #0
   2fbb8:	mov	r3, #0
   2fbbc:	pop	{r4, sl, fp, lr}
   2fbc0:	b	305c4 <fputs@plt+0x1f210>
   2fbc4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2fbc8:	add	fp, sp, #24
   2fbcc:	mov	r4, r0
   2fbd0:	ldr	r0, [r0, #100]	; 0x64
   2fbd4:	cmp	r0, #0
   2fbd8:	beq	2fc2c <fputs@plt+0x1e878>
   2fbdc:	ldr	r0, [r4]
   2fbe0:	ldr	r5, [r0, #20]
   2fbe4:	cmp	r5, #1
   2fbe8:	poplt	{r4, r5, r6, r7, r8, sl, fp, pc}
   2fbec:	ldr	r0, [r0, #16]
   2fbf0:	add	r6, r0, #4
   2fbf4:	mov	r7, #0
   2fbf8:	mov	r8, #1
   2fbfc:	b	2fc10 <fputs@plt+0x1e85c>
   2fc00:	ldr	r0, [r6, r7, lsl #4]
   2fc04:	cmp	r0, #0
   2fc08:	blne	16f30 <fputs@plt+0x5b7c>
   2fc0c:	b	2fc20 <fputs@plt+0x1e86c>
   2fc10:	cmp	r7, #1
   2fc14:	ldrne	r0, [r4, #100]	; 0x64
   2fc18:	tstne	r0, r8, lsl r7
   2fc1c:	bne	2fc00 <fputs@plt+0x1e84c>
   2fc20:	add	r7, r7, #1
   2fc24:	cmp	r5, r7
   2fc28:	bne	2fc10 <fputs@plt+0x1e85c>
   2fc2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2fc30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fc34:	add	fp, sp, #28
   2fc38:	sub	sp, sp, #4
   2fc3c:	mov	r8, r1
   2fc40:	mov	r4, r0
   2fc44:	bl	27514 <fputs@plt+0x16160>
   2fc48:	mov	r0, r4
   2fc4c:	bl	139c8 <fputs@plt+0x2614>
   2fc50:	ldrb	r0, [r4, #24]
   2fc54:	mov	r9, #1
   2fc58:	tst	r0, #2
   2fc5c:	beq	2fc6c <fputs@plt+0x1e8b8>
   2fc60:	ldrb	r9, [r4, #149]	; 0x95
   2fc64:	cmp	r9, #0
   2fc68:	movwne	r9, #1
   2fc6c:	ldr	r0, [r4, #20]
   2fc70:	cmp	r0, #1
   2fc74:	blt	2fccc <fputs@plt+0x1e918>
   2fc78:	mov	r6, #0
   2fc7c:	mov	sl, #0
   2fc80:	ldr	r0, [r4, #16]
   2fc84:	add	r0, r0, r6, lsl #4
   2fc88:	ldr	r7, [r0, #4]
   2fc8c:	cmp	r7, #0
   2fc90:	beq	2fcb8 <fputs@plt+0x1e904>
   2fc94:	mov	r0, r7
   2fc98:	bl	1da20 <fputs@plt+0xc66c>
   2fc9c:	mov	r5, r0
   2fca0:	mov	r0, r7
   2fca4:	mov	r1, r8
   2fca8:	mov	r2, r9
   2fcac:	bl	17eb8 <fputs@plt+0x6b04>
   2fcb0:	cmp	r5, #0
   2fcb4:	movne	sl, #1
   2fcb8:	ldr	r0, [r4, #20]
   2fcbc:	add	r6, r6, #1
   2fcc0:	cmp	r6, r0
   2fcc4:	blt	2fc80 <fputs@plt+0x1e8cc>
   2fcc8:	b	2fcd0 <fputs@plt+0x1e91c>
   2fccc:	mov	sl, #0
   2fcd0:	mov	r0, r4
   2fcd4:	bl	30b20 <fputs@plt+0x1f76c>
   2fcd8:	bl	27538 <fputs@plt+0x16184>
   2fcdc:	ldrb	r0, [r4, #24]
   2fce0:	tst	r0, #2
   2fce4:	beq	2fd04 <fputs@plt+0x1e950>
   2fce8:	ldrb	r0, [r4, #149]	; 0x95
   2fcec:	cmp	r0, #0
   2fcf0:	bne	2fd04 <fputs@plt+0x1e950>
   2fcf4:	mov	r0, r4
   2fcf8:	bl	1b428 <fputs@plt+0xa074>
   2fcfc:	mov	r0, r4
   2fd00:	bl	178e8 <fputs@plt+0x6534>
   2fd04:	vmov.i32	q8, #0	; 0x00000000
   2fd08:	add	r0, r4, #440	; 0x1b8
   2fd0c:	vst1.64	{d16-d17}, [r0]
   2fd10:	ldr	r0, [r4, #24]
   2fd14:	ldr	r1, [r4, #208]	; 0xd0
   2fd18:	bic	r0, r0, #16777216	; 0x1000000
   2fd1c:	str	r0, [r4, #24]
   2fd20:	cmp	r1, #0
   2fd24:	beq	2fd4c <fputs@plt+0x1e998>
   2fd28:	cmp	sl, #0
   2fd2c:	beq	2fd40 <fputs@plt+0x1e98c>
   2fd30:	ldr	r0, [r4, #204]	; 0xcc
   2fd34:	sub	sp, fp, #28
   2fd38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fd3c:	bx	r1
   2fd40:	ldrb	r0, [r4, #67]	; 0x43
   2fd44:	cmp	r0, #0
   2fd48:	beq	2fd30 <fputs@plt+0x1e97c>
   2fd4c:	sub	sp, fp, #28
   2fd50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fd54:	push	{r4, sl, fp, lr}
   2fd58:	add	fp, sp, #8
   2fd5c:	mov	r4, r0
   2fd60:	ldr	r1, [r0, #424]	; 0x1a8
   2fd64:	cmp	r1, #0
   2fd68:	beq	2fd88 <fputs@plt+0x1e9d4>
   2fd6c:	ldr	r0, [r1, #24]
   2fd70:	str	r0, [r4, #424]	; 0x1a8
   2fd74:	mov	r0, r4
   2fd78:	bl	13cb4 <fputs@plt+0x2900>
   2fd7c:	ldr	r1, [r4, #424]	; 0x1a8
   2fd80:	cmp	r1, #0
   2fd84:	bne	2fd6c <fputs@plt+0x1e9b8>
   2fd88:	mov	r0, #0
   2fd8c:	str	r0, [r4, #432]	; 0x1b0
   2fd90:	str	r0, [r4, #436]	; 0x1b4
   2fd94:	strb	r0, [r4, #75]	; 0x4b
   2fd98:	pop	{r4, sl, fp, pc}
   2fd9c:	cmp	r1, #0
   2fda0:	beq	2fdd4 <fputs@plt+0x1ea20>
   2fda4:	ldr	r1, [r0]
   2fda8:	ldr	ip, [r1, #440]	; 0x1b8
   2fdac:	ldr	r3, [r1, #444]	; 0x1bc
   2fdb0:	ldr	r2, [r1, #448]	; 0x1c0
   2fdb4:	ldr	r1, [r1, #452]	; 0x1c4
   2fdb8:	adds	r2, r2, ip
   2fdbc:	adc	r1, r1, r3
   2fdc0:	rsbs	r2, r2, #0
   2fdc4:	rscs	r1, r1, #0
   2fdc8:	movge	r0, #0
   2fdcc:	bxge	lr
   2fdd0:	b	2fde8 <fputs@plt+0x1ea34>
   2fdd4:	ldrd	r2, [r0, #144]	; 0x90
   2fdd8:	subs	r1, r2, #1
   2fddc:	sbcs	r1, r3, #0
   2fde0:	movlt	r0, #0
   2fde4:	bxlt	lr
   2fde8:	push	{fp, lr}
   2fdec:	mov	fp, sp
   2fdf0:	mov	r1, #2
   2fdf4:	strb	r1, [r0, #86]	; 0x56
   2fdf8:	movw	r1, #787	; 0x313
   2fdfc:	str	r1, [r0, #80]	; 0x50
   2fe00:	movw	r1, #18159	; 0x46ef
   2fe04:	movt	r1, #8
   2fe08:	bl	30bb0 <fputs@plt+0x1f7fc>
   2fe0c:	mov	r0, #1
   2fe10:	pop	{fp, pc}
   2fe14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fe18:	add	fp, sp, #28
   2fe1c:	sub	sp, sp, #28
   2fe20:	mov	r4, r0
   2fe24:	bl	30c04 <fputs@plt+0x1f850>
   2fe28:	mov	r7, r0
   2fe2c:	cmp	r0, #0
   2fe30:	bne	2fecc <fputs@plt+0x1eb18>
   2fe34:	mov	r6, #0
   2fe38:	mov	sl, #1
   2fe3c:	mov	r8, #0
   2fe40:	mov	r9, #0
   2fe44:	ldr	r0, [r4, #20]
   2fe48:	cmp	r6, r0
   2fe4c:	bge	2fed8 <fputs@plt+0x1eb24>
   2fe50:	ldr	r0, [r4, #16]
   2fe54:	add	r0, r0, r6, lsl #4
   2fe58:	ldr	r5, [r0, #4]
   2fe5c:	mov	r0, r5
   2fe60:	bl	1da20 <fputs@plt+0xc66c>
   2fe64:	cmp	r0, #0
   2fe68:	beq	2febc <fputs@plt+0x1eb08>
   2fe6c:	mov	r0, r5
   2fe70:	bl	16f30 <fputs@plt+0x5b7c>
   2fe74:	mov	r0, r5
   2fe78:	bl	13a0c <fputs@plt+0x2658>
   2fe7c:	mov	r5, r0
   2fe80:	ldr	r0, [r4, #16]
   2fe84:	add	r0, r0, r6, lsl #4
   2fe88:	ldrb	r0, [r0, #8]
   2fe8c:	cmp	r0, #1
   2fe90:	beq	2fea8 <fputs@plt+0x1eaf4>
   2fe94:	mov	r0, r5
   2fe98:	bl	172b0 <fputs@plt+0x5efc>
   2fe9c:	mov	r1, #11
   2fea0:	and	r0, sl, r1, lsr r0
   2fea4:	add	r8, r0, r8
   2fea8:	mov	r0, r5
   2feac:	bl	2764c <fputs@plt+0x16298>
   2feb0:	mov	r7, r0
   2feb4:	mov	r9, #1
   2feb8:	b	2fec0 <fputs@plt+0x1eb0c>
   2febc:	mov	r7, #0
   2fec0:	add	r6, r6, #1
   2fec4:	cmp	r7, #0
   2fec8:	beq	2fe44 <fputs@plt+0x1ea90>
   2fecc:	mov	r0, r7
   2fed0:	sub	sp, fp, #28
   2fed4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fed8:	cmp	r9, #0
   2fedc:	ldrne	r1, [r4, #200]	; 0xc8
   2fee0:	cmpne	r1, #0
   2fee4:	bne	30038 <fputs@plt+0x1ec84>
   2fee8:	ldr	r0, [r4, #16]
   2feec:	ldr	r0, [r0, #4]
   2fef0:	bl	203c0 <fputs@plt+0xf00c>
   2fef4:	mov	r7, r0
   2fef8:	bl	1358c <fputs@plt+0x21d8>
   2fefc:	cmp	r8, #2
   2ff00:	blt	2fff0 <fputs@plt+0x1ec3c>
   2ff04:	mov	r5, r0
   2ff08:	cmp	r0, #0
   2ff0c:	beq	2fff0 <fputs@plt+0x1ec3c>
   2ff10:	ldr	r0, [r4]
   2ff14:	str	r0, [sp, #8]
   2ff18:	mov	sl, #0
   2ff1c:	str	sl, [sp, #24]
   2ff20:	movw	r1, #18189	; 0x470d
   2ff24:	movt	r1, #8
   2ff28:	mov	r0, r4
   2ff2c:	mov	r2, r7
   2ff30:	bl	1a96c <fputs@plt+0x95b8>
   2ff34:	cmp	r0, #0
   2ff38:	beq	30098 <fputs@plt+0x1ece4>
   2ff3c:	str	r0, [sp, #12]
   2ff40:	add	r6, r0, r5
   2ff44:	add	r8, sp, #16
   2ff48:	movw	r5, #18234	; 0x473a
   2ff4c:	movt	r5, #8
   2ff50:	add	r9, sp, #20
   2ff54:	cmp	sl, #0
   2ff58:	ldr	r7, [sp, #12]
   2ff5c:	beq	2ff84 <fputs@plt+0x1ebd0>
   2ff60:	cmp	sl, #100	; 0x64
   2ff64:	bhi	300b0 <fputs@plt+0x1ecfc>
   2ff68:	cmp	sl, #1
   2ff6c:	bne	2ff84 <fputs@plt+0x1ebd0>
   2ff70:	mov	r0, #13
   2ff74:	movw	r1, #18219	; 0x472b
   2ff78:	movt	r1, #8
   2ff7c:	mov	r2, r7
   2ff80:	bl	158e8 <fputs@plt+0x4534>
   2ff84:	mov	r0, #4
   2ff88:	mov	r1, r8
   2ff8c:	bl	159a8 <fputs@plt+0x45f4>
   2ff90:	ldr	r0, [sp, #16]
   2ff94:	uxtb	r1, r0
   2ff98:	str	r1, [sp]
   2ff9c:	lsr	r3, r0, #8
   2ffa0:	mov	r0, #13
   2ffa4:	mov	r1, r6
   2ffa8:	mov	r2, r5
   2ffac:	bl	158b8 <fputs@plt+0x4504>
   2ffb0:	ldr	r0, [sp, #8]
   2ffb4:	mov	r1, r7
   2ffb8:	mov	r2, #0
   2ffbc:	mov	r3, r9
   2ffc0:	bl	2b180 <fputs@plt+0x19dcc>
   2ffc4:	mov	r7, r0
   2ffc8:	cmp	r0, #0
   2ffcc:	bne	2ffe0 <fputs@plt+0x1ec2c>
   2ffd0:	add	sl, sl, #1
   2ffd4:	ldr	r0, [sp, #20]
   2ffd8:	cmp	r0, #0
   2ffdc:	bne	2ff54 <fputs@plt+0x1eba0>
   2ffe0:	cmp	r7, #0
   2ffe4:	ldr	r5, [sp, #12]
   2ffe8:	bne	302c0 <fputs@plt+0x1ef0c>
   2ffec:	b	300d8 <fputs@plt+0x1ed24>
   2fff0:	mov	r5, #0
   2fff4:	ldr	r0, [r4, #20]
   2fff8:	cmp	r5, r0
   2fffc:	bge	30050 <fputs@plt+0x1ec9c>
   30000:	ldr	r0, [r4, #16]
   30004:	add	r0, r0, r5, lsl #4
   30008:	ldr	r0, [r0, #4]
   3000c:	cmp	r0, #0
   30010:	beq	30024 <fputs@plt+0x1ec70>
   30014:	mov	r1, #0
   30018:	bl	17d6c <fputs@plt+0x69b8>
   3001c:	mov	r7, r0
   30020:	b	30028 <fputs@plt+0x1ec74>
   30024:	mov	r7, #0
   30028:	add	r5, r5, #1
   3002c:	cmp	r7, #0
   30030:	beq	2fff4 <fputs@plt+0x1ec40>
   30034:	b	2fecc <fputs@plt+0x1eb18>
   30038:	ldr	r0, [r4, #196]	; 0xc4
   3003c:	blx	r1
   30040:	movw	r7, #531	; 0x213
   30044:	cmp	r0, #0
   30048:	bne	2fecc <fputs@plt+0x1eb18>
   3004c:	b	2fee8 <fputs@plt+0x1eb34>
   30050:	mov	r5, #0
   30054:	ldr	r0, [r4, #20]
   30058:	cmp	r5, r0
   3005c:	bge	300a0 <fputs@plt+0x1ecec>
   30060:	ldr	r0, [r4, #16]
   30064:	add	r0, r0, r5, lsl #4
   30068:	ldr	r0, [r0, #4]
   3006c:	cmp	r0, #0
   30070:	beq	30084 <fputs@plt+0x1ecd0>
   30074:	mov	r1, #0
   30078:	bl	17cf0 <fputs@plt+0x693c>
   3007c:	mov	r7, r0
   30080:	b	30088 <fputs@plt+0x1ecd4>
   30084:	mov	r7, #0
   30088:	add	r5, r5, #1
   3008c:	cmp	r7, #0
   30090:	beq	30054 <fputs@plt+0x1eca0>
   30094:	b	2fecc <fputs@plt+0x1eb18>
   30098:	mov	r7, #7
   3009c:	b	2fecc <fputs@plt+0x1eb18>
   300a0:	mov	r0, r4
   300a4:	bl	30c88 <fputs@plt+0x1f8d4>
   300a8:	mov	r7, #0
   300ac:	b	2fecc <fputs@plt+0x1eb18>
   300b0:	movw	r1, #18205	; 0x471d
   300b4:	movt	r1, #8
   300b8:	mov	r0, #13
   300bc:	mov	r2, r7
   300c0:	bl	158e8 <fputs@plt+0x4534>
   300c4:	ldr	r0, [sp, #8]
   300c8:	mov	r1, r7
   300cc:	mov	r2, #0
   300d0:	bl	28b80 <fputs@plt+0x177cc>
   300d4:	mov	r5, r7
   300d8:	mov	r0, #0
   300dc:	str	r0, [sp]
   300e0:	add	r2, sp, #24
   300e4:	ldr	r0, [sp, #8]
   300e8:	mov	r1, r5
   300ec:	movw	r3, #16406	; 0x4016
   300f0:	bl	30c90 <fputs@plt+0x1f8dc>
   300f4:	mov	r7, r0
   300f8:	cmp	r0, #0
   300fc:	bne	302c0 <fputs@plt+0x1ef0c>
   30100:	ldr	r0, [r4, #20]
   30104:	cmp	r0, #1
   30108:	blt	30194 <fputs@plt+0x1ede0>
   3010c:	mov	r6, #0
   30110:	ldr	r8, [sp, #24]
   30114:	mov	r9, #0
   30118:	mov	sl, #0
   3011c:	ldr	r0, [r4, #16]
   30120:	add	r0, r0, r6, lsl #4
   30124:	ldr	r5, [r0, #4]
   30128:	mov	r0, r5
   3012c:	bl	1da20 <fputs@plt+0xc66c>
   30130:	cmp	r0, #0
   30134:	beq	30184 <fputs@plt+0x1edd0>
   30138:	mov	r0, r5
   3013c:	bl	30d14 <fputs@plt+0x1f960>
   30140:	cmp	r0, #0
   30144:	beq	30184 <fputs@plt+0x1edd0>
   30148:	mov	r5, r0
   3014c:	bl	1358c <fputs@plt+0x21d8>
   30150:	stm	sp, {r9, sl}
   30154:	add	r2, r0, #1
   30158:	mov	r0, r8
   3015c:	mov	r1, r5
   30160:	bl	17c34 <fputs@plt+0x6880>
   30164:	mov	r7, r0
   30168:	mov	r0, r5
   3016c:	bl	1358c <fputs@plt+0x21d8>
   30170:	add	r0, r0, #1
   30174:	adds	r9, r9, r0
   30178:	adc	sl, sl, r0, asr #31
   3017c:	cmp	r7, #0
   30180:	bne	302a4 <fputs@plt+0x1eef0>
   30184:	ldr	r0, [r4, #20]
   30188:	add	r6, r6, #1
   3018c:	cmp	r6, r0
   30190:	blt	3011c <fputs@plt+0x1ed68>
   30194:	ldr	r6, [sp, #24]
   30198:	mov	r0, r6
   3019c:	bl	24768 <fputs@plt+0x133b4>
   301a0:	tst	r0, #1024	; 0x400
   301a4:	bne	301c8 <fputs@plt+0x1ee14>
   301a8:	mov	r0, r6
   301ac:	mov	r1, #2
   301b0:	bl	260ac <fputs@plt+0x14cf8>
   301b4:	cmp	r0, #0
   301b8:	beq	301c8 <fputs@plt+0x1ee14>
   301bc:	mov	r7, r0
   301c0:	mov	r0, r6
   301c4:	b	302a8 <fputs@plt+0x1eef4>
   301c8:	mov	r5, #0
   301cc:	ldr	r0, [r4, #20]
   301d0:	cmp	r5, r0
   301d4:	bge	30224 <fputs@plt+0x1ee70>
   301d8:	ldr	r0, [r4, #16]
   301dc:	add	r0, r0, r5, lsl #4
   301e0:	ldr	r0, [r0, #4]
   301e4:	cmp	r0, #0
   301e8:	ldr	r1, [sp, #12]
   301ec:	beq	301fc <fputs@plt+0x1ee48>
   301f0:	bl	17d6c <fputs@plt+0x69b8>
   301f4:	mov	r7, r0
   301f8:	b	30200 <fputs@plt+0x1ee4c>
   301fc:	mov	r7, #0
   30200:	add	r5, r5, #1
   30204:	cmp	r7, #0
   30208:	beq	301cc <fputs@plt+0x1ee18>
   3020c:	mov	r0, r6
   30210:	bl	30a9c <fputs@plt+0x1f6e8>
   30214:	mov	r0, r4
   30218:	ldr	r1, [sp, #12]
   3021c:	bl	13cb4 <fputs@plt+0x2900>
   30220:	b	2fecc <fputs@plt+0x1eb18>
   30224:	mov	r0, r6
   30228:	bl	30a9c <fputs@plt+0x1f6e8>
   3022c:	ldr	r0, [sp, #8]
   30230:	ldr	r5, [sp, #12]
   30234:	mov	r1, r5
   30238:	mov	r2, #1
   3023c:	bl	28b80 <fputs@plt+0x177cc>
   30240:	mov	r7, r0
   30244:	mov	r0, r4
   30248:	mov	r1, r5
   3024c:	bl	13cb4 <fputs@plt+0x2900>
   30250:	cmp	r7, #0
   30254:	bne	2fecc <fputs@plt+0x1eb18>
   30258:	bl	27514 <fputs@plt+0x16160>
   3025c:	ldr	r0, [r4, #20]
   30260:	cmp	r0, #1
   30264:	blt	30294 <fputs@plt+0x1eee0>
   30268:	mov	r5, #0
   3026c:	ldr	r0, [r4, #16]
   30270:	add	r0, r0, r5, lsl #4
   30274:	ldr	r0, [r0, #4]
   30278:	cmp	r0, #0
   3027c:	movne	r1, #1
   30280:	blne	17cf0 <fputs@plt+0x693c>
   30284:	ldr	r0, [r4, #20]
   30288:	add	r5, r5, #1
   3028c:	cmp	r5, r0
   30290:	blt	3026c <fputs@plt+0x1eeb8>
   30294:	bl	27538 <fputs@plt+0x16184>
   30298:	mov	r0, r4
   3029c:	bl	30c88 <fputs@plt+0x1f8d4>
   302a0:	b	2fecc <fputs@plt+0x1eb18>
   302a4:	mov	r0, r8
   302a8:	bl	30a9c <fputs@plt+0x1f6e8>
   302ac:	ldr	r0, [sp, #8]
   302b0:	ldr	r5, [sp, #12]
   302b4:	mov	r1, r5
   302b8:	mov	r2, #0
   302bc:	bl	28b80 <fputs@plt+0x177cc>
   302c0:	mov	r0, r4
   302c4:	mov	r1, r5
   302c8:	bl	13cb4 <fputs@plt+0x2900>
   302cc:	b	2fecc <fputs@plt+0x1eb18>
   302d0:	ldr	r1, [r0, #24]
   302d4:	bic	r1, r1, #2
   302d8:	str	r1, [r0, #24]
   302dc:	bx	lr
   302e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   302e4:	add	fp, sp, #28
   302e8:	sub	sp, sp, #4
   302ec:	mov	r8, r0
   302f0:	ldr	r4, [r0]
   302f4:	ldr	r0, [r4, #436]	; 0x1b4
   302f8:	mov	r7, #0
   302fc:	cmp	r0, #0
   30300:	ldrne	r0, [r8, #104]	; 0x68
   30304:	cmpne	r0, #0
   30308:	bne	30318 <fputs@plt+0x1ef64>
   3030c:	mov	r0, r7
   30310:	sub	sp, fp, #28
   30314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30318:	mov	r9, r1
   3031c:	ldr	r1, [r4, #20]
   30320:	sub	sl, r0, #1
   30324:	cmp	r1, #0
   30328:	ble	303b8 <fputs@plt+0x1f004>
   3032c:	mov	r7, #0
   30330:	mov	r5, #0
   30334:	ldr	r0, [r4, #16]
   30338:	add	r0, r0, r5, lsl #4
   3033c:	ldr	r6, [r0, #4]
   30340:	cmp	r6, #0
   30344:	beq	30380 <fputs@plt+0x1efcc>
   30348:	cmp	r9, #2
   3034c:	bne	30368 <fputs@plt+0x1efb4>
   30350:	mov	r0, r6
   30354:	mov	r1, #2
   30358:	mov	r2, sl
   3035c:	bl	30d78 <fputs@plt+0x1f9c4>
   30360:	cmp	r0, #0
   30364:	bne	30378 <fputs@plt+0x1efc4>
   30368:	mov	r0, r6
   3036c:	mov	r1, #1
   30370:	mov	r2, sl
   30374:	bl	30d78 <fputs@plt+0x1f9c4>
   30378:	cmp	r7, #0
   3037c:	moveq	r7, r0
   30380:	ldr	r0, [r4, #20]
   30384:	add	r5, r5, #1
   30388:	cmp	r5, r0
   3038c:	blt	30334 <fputs@plt+0x1ef80>
   30390:	ldr	r0, [r4, #436]	; 0x1b4
   30394:	sub	r0, r0, #1
   30398:	str	r0, [r4, #436]	; 0x1b4
   3039c:	mov	r0, #0
   303a0:	str	r0, [r8, #104]	; 0x68
   303a4:	cmp	r7, #0
   303a8:	beq	303cc <fputs@plt+0x1f018>
   303ac:	cmp	r9, #2
   303b0:	bne	3030c <fputs@plt+0x1ef58>
   303b4:	b	3040c <fputs@plt+0x1f058>
   303b8:	ldr	r0, [r4, #436]	; 0x1b4
   303bc:	sub	r0, r0, #1
   303c0:	str	r0, [r4, #436]	; 0x1b4
   303c4:	mov	r0, #0
   303c8:	str	r0, [r8, #104]	; 0x68
   303cc:	cmp	r9, #2
   303d0:	bne	303f0 <fputs@plt+0x1f03c>
   303d4:	mov	r0, r4
   303d8:	mov	r1, #2
   303dc:	mov	r2, sl
   303e0:	bl	30e08 <fputs@plt+0x1fa54>
   303e4:	mov	r7, r0
   303e8:	cmp	r0, #0
   303ec:	bne	3040c <fputs@plt+0x1f058>
   303f0:	mov	r0, r4
   303f4:	mov	r1, #1
   303f8:	mov	r2, sl
   303fc:	bl	30e08 <fputs@plt+0x1fa54>
   30400:	mov	r7, r0
   30404:	cmp	r9, #2
   30408:	bne	3030c <fputs@plt+0x1ef58>
   3040c:	ldr	r0, [r8, #152]	; 0x98
   30410:	ldr	r1, [r8, #156]	; 0x9c
   30414:	str	r1, [r4, #444]	; 0x1bc
   30418:	str	r0, [r4, #440]	; 0x1b8
   3041c:	ldr	r0, [r8, #160]	; 0xa0
   30420:	ldr	r1, [r8, #164]	; 0xa4
   30424:	str	r1, [r4, #452]	; 0x1c4
   30428:	str	r0, [r4, #448]	; 0x1c0
   3042c:	b	3030c <fputs@plt+0x1ef58>
   30430:	str	r1, [r0, #84]	; 0x54
   30434:	ldr	r2, [r0, #88]	; 0x58
   30438:	add	r1, r2, r1
   3043c:	str	r1, [r0, #88]	; 0x58
   30440:	bx	lr
   30444:	push	{r4, r5, r6, sl, fp, lr}
   30448:	add	fp, sp, #16
   3044c:	mov	r4, r0
   30450:	ldr	r5, [r0]
   30454:	mov	r0, r5
   30458:	bl	304e0 <fputs@plt+0x1f12c>
   3045c:	ldr	r0, [r4, #20]
   30460:	str	r0, [r5, #200]	; 0xc8
   30464:	ldr	r0, [r4, #60]	; 0x3c
   30468:	str	r0, [r5, #196]	; 0xc4
   3046c:	ldr	r0, [r4, #8]
   30470:	str	r0, [r5, #4]
   30474:	ldr	r0, [r4, #52]	; 0x34
   30478:	str	r0, [r5, #32]
   3047c:	ldr	r0, [r4, #16]
   30480:	str	r0, [r5, #8]
   30484:	ldr	r0, [r4, #56]	; 0x38
   30488:	str	r0, [r5, #28]
   3048c:	ldr	r0, [r4, #24]
   30490:	str	r0, [r5, #56]	; 0x38
   30494:	ldr	r0, [r4, #44]	; 0x2c
   30498:	str	r0, [r5, #36]	; 0x24
   3049c:	ldr	r0, [r5]
   304a0:	ldrd	r2, [r4, #32]
   304a4:	strd	r2, [r0, #32]
   304a8:	ldr	r1, [r4, #72]	; 0x48
   304ac:	str	r1, [r5, #92]	; 0x5c
   304b0:	ldr	r1, [r4, #76]	; 0x4c
   304b4:	str	r1, [r0, #84]	; 0x54
   304b8:	add	r1, r5, #204	; 0xcc
   304bc:	mov	r6, #0
   304c0:	mvn	r2, #0
   304c4:	mov	r3, #0
   304c8:	bl	305c4 <fputs@plt+0x1f210>
   304cc:	ldr	r0, [r4, #40]	; 0x28
   304d0:	str	r0, [r5, #204]	; 0xcc
   304d4:	str	r6, [r4, #40]	; 0x28
   304d8:	ldr	r0, [r4, #48]	; 0x30
   304dc:	pop	{r4, r5, r6, sl, fp, pc}
   304e0:	push	{r4, r5, r6, sl, fp, lr}
   304e4:	add	fp, sp, #16
   304e8:	mov	r4, r0
   304ec:	ldr	r0, [r0, #56]	; 0x38
   304f0:	cmp	r0, #0
   304f4:	beq	3053c <fputs@plt+0x1f188>
   304f8:	ldr	r0, [r4, #36]	; 0x24
   304fc:	cmp	r0, #1
   30500:	poplt	{r4, r5, r6, sl, fp, pc}
   30504:	mov	r5, #0
   30508:	mov	r6, #0
   3050c:	ldr	r0, [r4, #56]	; 0x38
   30510:	ldr	r1, [r0, r6, lsl #2]
   30514:	cmp	r1, #0
   30518:	beq	3052c <fputs@plt+0x1f178>
   3051c:	mov	r0, r4
   30520:	bl	30654 <fputs@plt+0x1f2a0>
   30524:	ldr	r0, [r4, #56]	; 0x38
   30528:	str	r5, [r0, r6, lsl #2]
   3052c:	ldr	r0, [r4, #36]	; 0x24
   30530:	add	r6, r6, #1
   30534:	cmp	r6, r0
   30538:	blt	3050c <fputs@plt+0x1f158>
   3053c:	pop	{r4, r5, r6, sl, fp, pc}
   30540:	push	{r4, r5, r6, r7, fp, lr}
   30544:	add	fp, sp, #16
   30548:	mov	r4, r0
   3054c:	add	r5, r0, #80	; 0x50
   30550:	ldr	r0, [r0, #68]	; 0x44
   30554:	cmp	r0, #1
   30558:	blt	3058c <fputs@plt+0x1f1d8>
   3055c:	ldr	r0, [r4, #64]	; 0x40
   30560:	add	r0, r0, r0, lsl #2
   30564:	add	r0, r4, r0, lsl #3
   30568:	add	r6, r0, #80	; 0x50
   3056c:	mov	r7, #0
   30570:	ldr	r1, [r6, r7, lsl #2]
   30574:	ldr	r0, [r4]
   30578:	bl	30654 <fputs@plt+0x1f2a0>
   3057c:	add	r7, r7, #1
   30580:	ldr	r0, [r4, #68]	; 0x44
   30584:	cmp	r7, r0
   30588:	blt	30570 <fputs@plt+0x1f1bc>
   3058c:	ldr	r1, [r4, #64]	; 0x40
   30590:	mov	r0, r5
   30594:	bl	2f32c <fputs@plt+0x1df78>
   30598:	ldr	r0, [r4]
   3059c:	ldr	r0, [r0]
   305a0:	add	r1, r4, #40	; 0x28
   305a4:	mvn	r2, #0
   305a8:	mov	r3, #0
   305ac:	bl	305c4 <fputs@plt+0x1f210>
   305b0:	ldr	r0, [r4]
   305b4:	ldr	r0, [r0]
   305b8:	mov	r1, r4
   305bc:	pop	{r4, r5, r6, r7, fp, lr}
   305c0:	b	13cb4 <fputs@plt+0x2900>
   305c4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   305c8:	add	fp, sp, #24
   305cc:	ldr	r4, [r1]
   305d0:	cmp	r4, #0
   305d4:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   305d8:	mov	r8, r3
   305dc:	mov	r5, r2
   305e0:	mov	r7, r1
   305e4:	mov	r6, r0
   305e8:	mov	r9, #1
   305ec:	cmp	r5, #0
   305f0:	blt	3061c <fputs@plt+0x1f268>
   305f4:	ldr	r0, [r4]
   305f8:	cmp	r0, r5
   305fc:	bne	30614 <fputs@plt+0x1f260>
   30600:	ldr	r0, [r4, #4]
   30604:	cmp	r0, #31
   30608:	bgt	3061c <fputs@plt+0x1f268>
   3060c:	tst	r8, r9, lsl r0
   30610:	beq	3061c <fputs@plt+0x1f268>
   30614:	add	r7, r4, #16
   30618:	b	30644 <fputs@plt+0x1f290>
   3061c:	ldr	r1, [r4, #12]
   30620:	cmp	r1, #0
   30624:	beq	30630 <fputs@plt+0x1f27c>
   30628:	ldr	r0, [r4, #8]
   3062c:	blx	r1
   30630:	ldr	r0, [r4, #16]
   30634:	str	r0, [r7]
   30638:	mov	r0, r6
   3063c:	mov	r1, r4
   30640:	bl	13cb4 <fputs@plt+0x2900>
   30644:	ldr	r4, [r7]
   30648:	cmp	r4, #0
   3064c:	bne	305ec <fputs@plt+0x1f238>
   30650:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   30654:	cmp	r1, #0
   30658:	beq	30680 <fputs@plt+0x1f2cc>
   3065c:	ldrb	r2, [r1]
   30660:	cmp	r2, #0
   30664:	beq	30684 <fputs@plt+0x1f2d0>
   30668:	cmp	r2, #2
   3066c:	beq	30694 <fputs@plt+0x1f2e0>
   30670:	cmp	r2, #1
   30674:	bxne	lr
   30678:	ldr	r0, [r0]
   3067c:	b	306b8 <fputs@plt+0x1f304>
   30680:	bx	lr
   30684:	ldr	r0, [r1, #20]
   30688:	cmp	r0, #0
   3068c:	beq	306b0 <fputs@plt+0x1f2fc>
   30690:	b	306fc <fputs@plt+0x1f348>
   30694:	ldr	r0, [r1, #16]
   30698:	ldr	r1, [r0]
   3069c:	ldm	r1, {r2, r3}
   306a0:	sub	r3, r3, #1
   306a4:	str	r3, [r1, #4]
   306a8:	ldr	r1, [r2, #28]
   306ac:	bx	r1
   306b0:	ldr	r0, [r1, #16]
   306b4:	b	307cc <fputs@plt+0x1f418>
   306b8:	push	{r4, r5, r6, sl, fp, lr}
   306bc:	add	fp, sp, #16
   306c0:	ldr	r5, [r1, #16]
   306c4:	cmp	r5, #0
   306c8:	popeq	{r4, r5, r6, sl, fp, pc}
   306cc:	mov	r4, r1
   306d0:	mov	r6, r0
   306d4:	mov	r1, r5
   306d8:	bl	30874 <fputs@plt+0x1f4c0>
   306dc:	ldr	r0, [r5, #40]	; 0x28
   306e0:	bl	14168 <fputs@plt+0x2db4>
   306e4:	mov	r0, r6
   306e8:	mov	r1, r5
   306ec:	bl	13cb4 <fputs@plt+0x2900>
   306f0:	mov	r0, #0
   306f4:	str	r0, [r4, #16]
   306f8:	pop	{r4, r5, r6, sl, fp, pc}
   306fc:	push	{r4, r5, r6, sl, fp, lr}
   30700:	add	fp, sp, #16
   30704:	mov	r4, r0
   30708:	ldr	r5, [r0, #4]
   3070c:	bl	16f30 <fputs@plt+0x5b7c>
   30710:	ldr	r0, [r5, #8]
   30714:	cmp	r0, #0
   30718:	beq	30738 <fputs@plt+0x1f384>
   3071c:	ldr	r1, [r0]
   30720:	ldr	r6, [r0, #8]
   30724:	cmp	r1, r4
   30728:	bleq	307cc <fputs@plt+0x1f418>
   3072c:	cmp	r6, #0
   30730:	mov	r0, r6
   30734:	bne	3071c <fputs@plt+0x1f368>
   30738:	mov	r0, r4
   3073c:	mov	r1, #0
   30740:	mov	r2, #0
   30744:	bl	17eb8 <fputs@plt+0x6b04>
   30748:	ldrb	r0, [r4, #9]
   3074c:	cmp	r0, #0
   30750:	beq	30764 <fputs@plt+0x1f3b0>
   30754:	mov	r0, r5
   30758:	bl	30ab8 <fputs@plt+0x1f704>
   3075c:	cmp	r0, #0
   30760:	beq	307a0 <fputs@plt+0x1f3ec>
   30764:	ldr	r0, [r5]
   30768:	bl	24638 <fputs@plt+0x13284>
   3076c:	ldr	r1, [r5, #52]	; 0x34
   30770:	cmp	r1, #0
   30774:	ldrne	r0, [r5, #48]	; 0x30
   30778:	cmpne	r0, #0
   3077c:	beq	30784 <fputs@plt+0x1f3d0>
   30780:	blx	r1
   30784:	ldr	r1, [r5, #48]	; 0x30
   30788:	mov	r0, #0
   3078c:	bl	13cb4 <fputs@plt+0x2900>
   30790:	mov	r0, r5
   30794:	bl	2c01c <fputs@plt+0x1ac68>
   30798:	mov	r0, r5
   3079c:	bl	14168 <fputs@plt+0x2db4>
   307a0:	ldr	r0, [r4, #28]
   307a4:	cmp	r0, #0
   307a8:	ldrne	r1, [r4, #24]
   307ac:	strne	r1, [r0, #24]
   307b0:	ldr	r0, [r4, #24]
   307b4:	cmp	r0, #0
   307b8:	ldrne	r1, [r4, #28]
   307bc:	strne	r1, [r0, #28]
   307c0:	mov	r0, r4
   307c4:	pop	{r4, r5, r6, sl, fp, lr}
   307c8:	b	14168 <fputs@plt+0x2db4>
   307cc:	push	{r4, r5, r6, sl, fp, lr}
   307d0:	add	fp, sp, #16
   307d4:	mov	r4, r0
   307d8:	ldr	r0, [r0]
   307dc:	cmp	r0, #0
   307e0:	popeq	{r4, r5, r6, sl, fp, pc}
   307e4:	ldr	r5, [r4, #4]
   307e8:	bl	16f30 <fputs@plt+0x5b7c>
   307ec:	mov	r0, r4
   307f0:	bl	2f308 <fputs@plt+0x1df54>
   307f4:	ldr	r0, [r5, #8]
   307f8:	cmp	r0, r4
   307fc:	beq	3081c <fputs@plt+0x1f468>
   30800:	ldr	r1, [r0, #8]
   30804:	cmp	r1, r4
   30808:	beq	30828 <fputs@plt+0x1f474>
   3080c:	cmp	r1, #0
   30810:	mov	r0, r1
   30814:	bne	30800 <fputs@plt+0x1f44c>
   30818:	b	30830 <fputs@plt+0x1f47c>
   3081c:	ldr	r0, [r4, #8]
   30820:	str	r0, [r5, #8]
   30824:	b	30830 <fputs@plt+0x1f47c>
   30828:	ldr	r1, [r4, #8]
   3082c:	str	r1, [r0, #8]
   30830:	ldrsb	r0, [r4, #68]	; 0x44
   30834:	cmp	r0, #0
   30838:	blt	30860 <fputs@plt+0x1f4ac>
   3083c:	mov	r6, #30
   30840:	ldr	r0, [r4, r6, lsl #2]
   30844:	bl	2c010 <fputs@plt+0x1ac5c>
   30848:	add	r0, r6, #1
   3084c:	ldrsb	r1, [r4, #68]	; 0x44
   30850:	sub	r2, r6, #30
   30854:	cmp	r2, r1
   30858:	mov	r6, r0
   3085c:	blt	30840 <fputs@plt+0x1f48c>
   30860:	mov	r0, r5
   30864:	bl	2bbd0 <fputs@plt+0x1a81c>
   30868:	ldr	r0, [r4, #12]
   3086c:	pop	{r4, r5, r6, sl, fp, lr}
   30870:	b	14168 <fputs@plt+0x2db4>
   30874:	push	{r4, r5, r6, r7, fp, lr}
   30878:	add	fp, sp, #16
   3087c:	mov	r4, r1
   30880:	mov	r5, r0
   30884:	ldr	r0, [r1, #20]
   30888:	bl	30908 <fputs@plt+0x1f554>
   3088c:	mov	r6, #0
   30890:	str	r6, [r4, #20]
   30894:	ldrb	r0, [r4, #59]	; 0x3b
   30898:	cmp	r0, #0
   3089c:	beq	308c4 <fputs@plt+0x1f510>
   308a0:	add	r7, r4, #72	; 0x48
   308a4:	sub	r1, r7, #8
   308a8:	mov	r0, r5
   308ac:	bl	3095c <fputs@plt+0x1f5a8>
   308b0:	str	r4, [r7], #72	; 0x48
   308b4:	add	r6, r6, #1
   308b8:	ldrb	r0, [r4, #59]	; 0x3b
   308bc:	cmp	r6, r0
   308c0:	bcc	308a4 <fputs@plt+0x1f4f0>
   308c4:	ldr	r0, [r4, #40]	; 0x28
   308c8:	cmp	r0, #0
   308cc:	bne	308dc <fputs@plt+0x1f528>
   308d0:	ldr	r1, [r4, #36]	; 0x24
   308d4:	mov	r0, #0
   308d8:	bl	309cc <fputs@plt+0x1f618>
   308dc:	mov	r6, #0
   308e0:	str	r6, [r4, #36]	; 0x24
   308e4:	strb	r6, [r4, #56]	; 0x38
   308e8:	str	r6, [r4, #44]	; 0x2c
   308ec:	str	r6, [r4, #48]	; 0x30
   308f0:	str	r6, [r4, #8]
   308f4:	ldr	r1, [r4, #32]
   308f8:	mov	r0, r5
   308fc:	bl	13cb4 <fputs@plt+0x2900>
   30900:	str	r6, [r4, #32]
   30904:	pop	{r4, r5, r6, r7, fp, pc}
   30908:	push	{r4, r5, r6, sl, fp, lr}
   3090c:	add	fp, sp, #16
   30910:	mov	r4, r0
   30914:	cmp	r0, #0
   30918:	beq	30950 <fputs@plt+0x1f59c>
   3091c:	ldr	r0, [r4]
   30920:	cmp	r0, #1
   30924:	blt	30950 <fputs@plt+0x1f59c>
   30928:	mov	r5, #0
   3092c:	mov	r6, #0
   30930:	ldr	r0, [r4, #12]
   30934:	add	r0, r0, r5
   30938:	bl	309fc <fputs@plt+0x1f648>
   3093c:	add	r5, r5, #56	; 0x38
   30940:	add	r6, r6, #1
   30944:	ldr	r0, [r4]
   30948:	cmp	r6, r0
   3094c:	blt	30930 <fputs@plt+0x1f57c>
   30950:	mov	r0, r4
   30954:	pop	{r4, r5, r6, sl, fp, lr}
   30958:	b	14168 <fputs@plt+0x2db4>
   3095c:	push	{r4, sl, fp, lr}
   30960:	add	fp, sp, #8
   30964:	mov	r4, r1
   30968:	ldr	r1, [r1, #12]
   3096c:	bl	13cb4 <fputs@plt+0x2900>
   30970:	ldr	r1, [r4, #16]
   30974:	mov	r0, #0
   30978:	bl	309cc <fputs@plt+0x1f618>
   3097c:	ldr	r0, [r4, #40]	; 0x28
   30980:	cmp	r0, #0
   30984:	blne	30a9c <fputs@plt+0x1f6e8>
   30988:	ldr	r0, [r4, #56]	; 0x38
   3098c:	cmp	r0, #0
   30990:	blne	30a9c <fputs@plt+0x1f6e8>
   30994:	mov	r0, #0
   30998:	vmov.i32	q8, #0	; 0x00000000
   3099c:	str	r0, [r4, #64]	; 0x40
   309a0:	mov	r1, #68	; 0x44
   309a4:	mov	r2, r4
   309a8:	vst1.64	{d16-d17}, [r2], r1
   309ac:	str	r0, [r2]
   309b0:	add	r0, r4, #48	; 0x30
   309b4:	vst1.64	{d16-d17}, [r0]
   309b8:	add	r0, r4, #32
   309bc:	vst1.64	{d16-d17}, [r0]
   309c0:	add	r0, r4, #16
   309c4:	vst1.64	{d16-d17}, [r0]
   309c8:	pop	{r4, sl, fp, pc}
   309cc:	push	{r4, r5, fp, lr}
   309d0:	add	fp, sp, #8
   309d4:	cmp	r1, #0
   309d8:	popeq	{r4, r5, fp, pc}
   309dc:	mov	r4, r0
   309e0:	ldr	r5, [r1, #4]
   309e4:	mov	r0, r4
   309e8:	bl	13cb4 <fputs@plt+0x2900>
   309ec:	cmp	r5, #0
   309f0:	mov	r1, r5
   309f4:	bne	309e0 <fputs@plt+0x1f62c>
   309f8:	pop	{r4, r5, fp, pc}
   309fc:	push	{r4, sl, fp, lr}
   30a00:	add	fp, sp, #8
   30a04:	sub	sp, sp, #8
   30a08:	mov	r4, r0
   30a0c:	ldr	r0, [r0, #28]
   30a10:	bl	14168 <fputs@plt+0x2db4>
   30a14:	ldr	r0, [r4, #36]	; 0x24
   30a18:	bl	14168 <fputs@plt+0x2db4>
   30a1c:	ldr	r1, [r4, #44]	; 0x2c
   30a20:	cmp	r1, #0
   30a24:	beq	30a3c <fputs@plt+0x1f688>
   30a28:	ldr	r0, [r4, #24]
   30a2c:	str	r1, [sp]
   30a30:	mov	r2, #0
   30a34:	mov	r3, #0
   30a38:	bl	28be0 <fputs@plt+0x1782c>
   30a3c:	ldr	r0, [r4, #48]	; 0x30
   30a40:	bl	30a74 <fputs@plt+0x1f6c0>
   30a44:	mov	r0, #0
   30a48:	vmov.i32	q8, #0	; 0x00000000
   30a4c:	str	r0, [r4, #48]	; 0x30
   30a50:	add	r1, r4, #32
   30a54:	vst1.64	{d16-d17}, [r1]
   30a58:	add	r1, r4, #16
   30a5c:	vst1.64	{d16-d17}, [r1]
   30a60:	mov	r1, #52	; 0x34
   30a64:	vst1.64	{d16-d17}, [r4], r1
   30a68:	str	r0, [r4]
   30a6c:	sub	sp, fp, #8
   30a70:	pop	{r4, sl, fp, pc}
   30a74:	cmp	r0, #0
   30a78:	bxeq	lr
   30a7c:	push	{r4, sl, fp, lr}
   30a80:	add	fp, sp, #8
   30a84:	mov	r4, r0
   30a88:	ldr	r0, [r0, #4]
   30a8c:	bl	30908 <fputs@plt+0x1f554>
   30a90:	mov	r0, r4
   30a94:	pop	{r4, sl, fp, lr}
   30a98:	b	14168 <fputs@plt+0x2db4>
   30a9c:	push	{r4, sl, fp, lr}
   30aa0:	add	fp, sp, #8
   30aa4:	mov	r4, r0
   30aa8:	bl	24908 <fputs@plt+0x13554>
   30aac:	mov	r0, r4
   30ab0:	pop	{r4, sl, fp, lr}
   30ab4:	b	14168 <fputs@plt+0x2db4>
   30ab8:	ldr	r1, [r0, #64]	; 0x40
   30abc:	subs	r1, r1, #1
   30ac0:	str	r1, [r0, #64]	; 0x40
   30ac4:	mov	r1, #0
   30ac8:	bgt	30b04 <fputs@plt+0x1f750>
   30acc:	movw	r1, #55788	; 0xd9ec
   30ad0:	movt	r1, #9
   30ad4:	ldr	r3, [r1]
   30ad8:	cmp	r3, r0
   30adc:	beq	30b0c <fputs@plt+0x1f758>
   30ae0:	mov	r1, #1
   30ae4:	cmp	r3, #0
   30ae8:	beq	30b04 <fputs@plt+0x1f750>
   30aec:	mov	r2, r3
   30af0:	ldr	r3, [r3, #68]	; 0x44
   30af4:	cmp	r3, r0
   30af8:	bne	30ae4 <fputs@plt+0x1f730>
   30afc:	ldr	r0, [r0, #68]	; 0x44
   30b00:	str	r0, [r2, #68]	; 0x44
   30b04:	mov	r0, r1
   30b08:	bx	lr
   30b0c:	ldr	r0, [r0, #68]	; 0x44
   30b10:	str	r0, [r1]
   30b14:	mov	r1, #1
   30b18:	mov	r0, r1
   30b1c:	bx	lr
   30b20:	mov	r1, #68	; 0x44
   30b24:	b	30b28 <fputs@plt+0x1f774>
   30b28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   30b2c:	add	fp, sp, #24
   30b30:	ldr	r5, [r0, #340]	; 0x154
   30b34:	cmp	r5, #0
   30b38:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   30b3c:	mov	r4, r0
   30b40:	mov	r8, #0
   30b44:	str	r8, [r0, #340]	; 0x154
   30b48:	ldr	r0, [r0, #316]	; 0x13c
   30b4c:	cmp	r0, #1
   30b50:	blt	30b9c <fputs@plt+0x1f7e8>
   30b54:	mov	r9, r1
   30b58:	mov	r6, #0
   30b5c:	ldr	r7, [r5, r6, lsl #2]
   30b60:	ldr	r0, [r7, #8]
   30b64:	cmp	r0, #0
   30b68:	beq	30b80 <fputs@plt+0x1f7cc>
   30b6c:	ldr	r1, [r0]
   30b70:	ldr	r1, [r1, r9]
   30b74:	cmp	r1, #0
   30b78:	beq	30b80 <fputs@plt+0x1f7cc>
   30b7c:	blx	r1
   30b80:	str	r8, [r7, #20]
   30b84:	mov	r0, r7
   30b88:	bl	2f5a8 <fputs@plt+0x1e1f4>
   30b8c:	add	r6, r6, #1
   30b90:	ldr	r0, [r4, #316]	; 0x13c
   30b94:	cmp	r6, r0
   30b98:	blt	30b5c <fputs@plt+0x1f7a8>
   30b9c:	mov	r0, r4
   30ba0:	mov	r1, r5
   30ba4:	bl	13cb4 <fputs@plt+0x2900>
   30ba8:	str	r8, [r4, #316]	; 0x13c
   30bac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   30bb0:	sub	sp, sp, #8
   30bb4:	push	{r4, r5, fp, lr}
   30bb8:	add	fp, sp, #8
   30bbc:	sub	sp, sp, #8
   30bc0:	mov	r4, r1
   30bc4:	mov	r5, r0
   30bc8:	str	r3, [fp, #12]
   30bcc:	str	r2, [fp, #8]
   30bd0:	ldr	r0, [r0]
   30bd4:	ldr	r1, [r5, #44]	; 0x2c
   30bd8:	bl	13cb4 <fputs@plt+0x2900>
   30bdc:	add	r2, fp, #8
   30be0:	str	r2, [sp, #4]
   30be4:	ldr	r0, [r5]
   30be8:	mov	r1, r4
   30bec:	bl	236dc <fputs@plt+0x12328>
   30bf0:	str	r0, [r5, #44]	; 0x2c
   30bf4:	sub	sp, fp, #8
   30bf8:	pop	{r4, r5, fp, lr}
   30bfc:	add	sp, sp, #8
   30c00:	bx	lr
   30c04:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   30c08:	add	fp, sp, #24
   30c0c:	mov	r8, r1
   30c10:	mov	r4, r0
   30c14:	ldr	r9, [r0, #340]	; 0x154
   30c18:	mov	r5, #0
   30c1c:	str	r5, [r0, #340]	; 0x154
   30c20:	ldr	r0, [r4, #316]	; 0x13c
   30c24:	cmp	r5, r0
   30c28:	bge	30c78 <fputs@plt+0x1f8c4>
   30c2c:	ldr	r0, [r9, r5, lsl #2]
   30c30:	ldr	r7, [r0, #8]
   30c34:	mov	r6, #0
   30c38:	cmp	r7, #0
   30c3c:	beq	30c68 <fputs@plt+0x1f8b4>
   30c40:	ldr	r0, [r7]
   30c44:	ldr	r1, [r0, #60]	; 0x3c
   30c48:	cmp	r1, #0
   30c4c:	beq	30c68 <fputs@plt+0x1f8b4>
   30c50:	mov	r0, r7
   30c54:	blx	r1
   30c58:	mov	r6, r0
   30c5c:	mov	r0, r8
   30c60:	mov	r1, r7
   30c64:	bl	30d20 <fputs@plt+0x1f96c>
   30c68:	add	r5, r5, #1
   30c6c:	cmp	r6, #0
   30c70:	beq	30c20 <fputs@plt+0x1f86c>
   30c74:	b	30c7c <fputs@plt+0x1f8c8>
   30c78:	mov	r6, #0
   30c7c:	str	r9, [r4, #340]	; 0x154
   30c80:	mov	r0, r6
   30c84:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   30c88:	mov	r1, #64	; 0x40
   30c8c:	b	30b28 <fputs@plt+0x1f774>
   30c90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   30c94:	add	fp, sp, #24
   30c98:	sub	sp, sp, #8
   30c9c:	mov	r6, r3
   30ca0:	mov	r8, r2
   30ca4:	mov	r7, r1
   30ca8:	mov	r4, r0
   30cac:	ldr	r0, [r0, #4]
   30cb0:	asr	r1, r0, #31
   30cb4:	bl	167c0 <fputs@plt+0x540c>
   30cb8:	cmp	r0, #0
   30cbc:	beq	30cf8 <fputs@plt+0x1f944>
   30cc0:	mov	r5, r0
   30cc4:	ldr	r0, [fp, #8]
   30cc8:	str	r0, [sp]
   30ccc:	mov	r0, r4
   30cd0:	mov	r1, r7
   30cd4:	mov	r2, r5
   30cd8:	mov	r3, r6
   30cdc:	bl	24754 <fputs@plt+0x133a0>
   30ce0:	cmp	r0, #0
   30ce4:	beq	30d00 <fputs@plt+0x1f94c>
   30ce8:	mov	r6, r0
   30cec:	mov	r0, r5
   30cf0:	bl	14168 <fputs@plt+0x2db4>
   30cf4:	b	30d08 <fputs@plt+0x1f954>
   30cf8:	mov	r6, #7
   30cfc:	b	30d08 <fputs@plt+0x1f954>
   30d00:	str	r5, [r8]
   30d04:	mov	r6, #0
   30d08:	mov	r0, r6
   30d0c:	sub	sp, fp, #24
   30d10:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30d14:	ldr	r0, [r0, #4]
   30d18:	ldr	r0, [r0]
   30d1c:	b	30d70 <fputs@plt+0x1f9bc>
   30d20:	push	{r4, r5, r6, sl, fp, lr}
   30d24:	add	fp, sp, #16
   30d28:	mov	r5, r0
   30d2c:	ldr	r0, [r1, #8]
   30d30:	cmp	r0, #0
   30d34:	popeq	{r4, r5, r6, sl, fp, pc}
   30d38:	mov	r4, r1
   30d3c:	ldr	r6, [r5]
   30d40:	ldr	r1, [r5, #44]	; 0x2c
   30d44:	mov	r0, r6
   30d48:	bl	13cb4 <fputs@plt+0x2900>
   30d4c:	ldr	r1, [r4, #8]
   30d50:	mov	r0, r6
   30d54:	bl	1945c <fputs@plt+0x80a8>
   30d58:	str	r0, [r5, #44]	; 0x2c
   30d5c:	ldr	r0, [r4, #8]
   30d60:	bl	14168 <fputs@plt+0x2db4>
   30d64:	mov	r0, #0
   30d68:	str	r0, [r4, #8]
   30d6c:	pop	{r4, r5, r6, sl, fp, pc}
   30d70:	ldr	r0, [r0, #180]	; 0xb4
   30d74:	bx	lr
   30d78:	push	{r4, r5, r6, sl, fp, lr}
   30d7c:	add	fp, sp, #16
   30d80:	mov	r6, r1
   30d84:	mov	r1, r0
   30d88:	mov	r0, #0
   30d8c:	cmp	r1, #0
   30d90:	beq	30e04 <fputs@plt+0x1fa50>
   30d94:	mov	r5, r2
   30d98:	ldrb	r2, [r1, #8]
   30d9c:	cmp	r2, #2
   30da0:	bne	30e04 <fputs@plt+0x1fa50>
   30da4:	ldr	r4, [r1, #4]
   30da8:	mov	r0, r1
   30dac:	bl	16f30 <fputs@plt+0x5b7c>
   30db0:	ldr	r0, [r4]
   30db4:	mov	r1, r6
   30db8:	mov	r2, r5
   30dbc:	bl	29a64 <fputs@plt+0x186b0>
   30dc0:	cmp	r0, #0
   30dc4:	popne	{r4, r5, r6, sl, fp, pc}
   30dc8:	cmn	r5, #1
   30dcc:	bgt	30de0 <fputs@plt+0x1fa2c>
   30dd0:	ldrb	r0, [r4, #22]
   30dd4:	tst	r0, #8
   30dd8:	movne	r0, #0
   30ddc:	strne	r0, [r4, #44]	; 0x2c
   30de0:	mov	r0, r4
   30de4:	bl	2bad8 <fputs@plt+0x1a724>
   30de8:	mov	r5, r0
   30dec:	ldr	r0, [r4, #12]
   30df0:	ldr	r0, [r0, #56]	; 0x38
   30df4:	add	r0, r0, #28
   30df8:	bl	244dc <fputs@plt+0x13128>
   30dfc:	str	r0, [r4, #44]	; 0x2c
   30e00:	mov	r0, r5
   30e04:	pop	{r4, r5, r6, sl, fp, pc}
   30e08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   30e0c:	add	fp, sp, #24
   30e10:	mov	r6, r0
   30e14:	ldr	r0, [r0, #340]	; 0x154
   30e18:	cmp	r0, #0
   30e1c:	beq	30ed4 <fputs@plt+0x1fb20>
   30e20:	mov	r9, r2
   30e24:	mov	r5, r1
   30e28:	add	r8, r2, #1
   30e2c:	mov	r7, #0
   30e30:	b	30e40 <fputs@plt+0x1fa8c>
   30e34:	add	r7, r7, #1
   30e38:	cmp	r0, #0
   30e3c:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   30e40:	ldr	r0, [r6, #316]	; 0x13c
   30e44:	cmp	r7, r0
   30e48:	bge	30ed4 <fputs@plt+0x1fb20>
   30e4c:	ldr	r0, [r6, #340]	; 0x154
   30e50:	ldr	r2, [r0, r7, lsl #2]
   30e54:	ldr	r1, [r2, #8]
   30e58:	mov	r0, #0
   30e5c:	cmp	r1, #0
   30e60:	beq	30e34 <fputs@plt+0x1fa80>
   30e64:	ldr	r3, [r2, #4]
   30e68:	ldr	r3, [r3]
   30e6c:	ldr	r4, [r3]
   30e70:	cmp	r4, #2
   30e74:	blt	30e34 <fputs@plt+0x1fa80>
   30e78:	cmp	r5, #2
   30e7c:	beq	30e9c <fputs@plt+0x1fae8>
   30e80:	cmp	r5, #0
   30e84:	bne	30eac <fputs@plt+0x1faf8>
   30e88:	ldr	r3, [r3, #80]	; 0x50
   30e8c:	str	r8, [r2, #20]
   30e90:	cmp	r3, #0
   30e94:	bne	30eb8 <fputs@plt+0x1fb04>
   30e98:	b	30e34 <fputs@plt+0x1fa80>
   30e9c:	ldr	r3, [r3, #88]	; 0x58
   30ea0:	cmp	r3, #0
   30ea4:	bne	30eb8 <fputs@plt+0x1fb04>
   30ea8:	b	30e34 <fputs@plt+0x1fa80>
   30eac:	ldr	r3, [r3, #84]	; 0x54
   30eb0:	cmp	r3, #0
   30eb4:	beq	30e34 <fputs@plt+0x1fa80>
   30eb8:	ldr	r2, [r2, #20]
   30ebc:	cmp	r2, r9
   30ec0:	ble	30e34 <fputs@plt+0x1fa80>
   30ec4:	mov	r0, r1
   30ec8:	mov	r1, r9
   30ecc:	blx	r3
   30ed0:	b	30e34 <fputs@plt+0x1fa80>
   30ed4:	mov	r0, #0
   30ed8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   30edc:	push	{r4, sl, fp, lr}
   30ee0:	add	fp, sp, #8
   30ee4:	mov	r4, r0
   30ee8:	ldrh	r0, [r0, #8]
   30eec:	movw	r1, #9312	; 0x2460
   30ef0:	tst	r0, r1
   30ef4:	movne	r0, r4
   30ef8:	blne	30f28 <fputs@plt+0x1fb74>
   30efc:	ldr	r0, [r4, #24]
   30f00:	cmp	r0, #0
   30f04:	beq	30f1c <fputs@plt+0x1fb68>
   30f08:	ldr	r1, [r4, #20]
   30f0c:	ldr	r0, [r4, #32]
   30f10:	bl	13cb4 <fputs@plt+0x2900>
   30f14:	mov	r0, #0
   30f18:	str	r0, [r4, #24]
   30f1c:	mov	r0, #0
   30f20:	str	r0, [r4, #16]
   30f24:	pop	{r4, sl, fp, pc}
   30f28:	push	{r4, sl, fp, lr}
   30f2c:	add	fp, sp, #8
   30f30:	mov	r4, r0
   30f34:	ldrb	r0, [r0, #9]
   30f38:	tst	r0, #32
   30f3c:	beq	30f4c <fputs@plt+0x1fb98>
   30f40:	ldr	r1, [r4]
   30f44:	mov	r0, r4
   30f48:	bl	30fa4 <fputs@plt+0x1fbf0>
   30f4c:	ldrh	r0, [r4, #8]
   30f50:	tst	r0, #1024	; 0x400
   30f54:	bne	30f80 <fputs@plt+0x1fbcc>
   30f58:	tst	r0, #32
   30f5c:	bne	30f90 <fputs@plt+0x1fbdc>
   30f60:	tst	r0, #64	; 0x40
   30f64:	beq	30f98 <fputs@plt+0x1fbe4>
   30f68:	ldr	r0, [r4]
   30f6c:	ldr	r1, [r0]
   30f70:	ldr	r2, [r1, #180]	; 0xb4
   30f74:	str	r2, [r0, #4]
   30f78:	str	r0, [r1, #180]	; 0xb4
   30f7c:	b	30f98 <fputs@plt+0x1fbe4>
   30f80:	ldr	r0, [r4, #16]
   30f84:	ldr	r1, [r4, #36]	; 0x24
   30f88:	blx	r1
   30f8c:	b	30f98 <fputs@plt+0x1fbe4>
   30f90:	ldr	r0, [r4]
   30f94:	bl	3106c <fputs@plt+0x1fcb8>
   30f98:	mov	r0, #1
   30f9c:	strh	r0, [r4, #8]
   30fa0:	pop	{r4, sl, fp, pc}
   30fa4:	push	{r4, r5, r6, r7, fp, lr}
   30fa8:	add	fp, sp, #16
   30fac:	sub	sp, sp, #72	; 0x48
   30fb0:	mov	r4, r0
   30fb4:	mov	r0, #0
   30fb8:	cmp	r1, #0
   30fbc:	ldrne	r2, [r1, #16]
   30fc0:	cmpne	r2, #0
   30fc4:	bne	30fd0 <fputs@plt+0x1fc1c>
   30fc8:	sub	sp, fp, #16
   30fcc:	pop	{r4, r5, r6, r7, fp, pc}
   30fd0:	vmov.i32	q8, #0	; 0x00000000
   30fd4:	add	r0, sp, #40	; 0x28
   30fd8:	add	r3, r0, #12
   30fdc:	vst1.32	{d16-d17}, [r3]
   30fe0:	mov	r7, sp
   30fe4:	add	r6, r7, #16
   30fe8:	vst1.64	{d16-d17}, [r6]
   30fec:	mov	r3, #36	; 0x24
   30ff0:	mov	r5, r7
   30ff4:	vst1.64	{d16-d17}, [r5], r3
   30ff8:	mov	r3, #0
   30ffc:	str	r3, [r5]
   31000:	str	r3, [sp, #68]	; 0x44
   31004:	str	r3, [sp, #32]
   31008:	mov	r3, #1
   3100c:	strh	r3, [sp, #8]
   31010:	ldr	r3, [r4, #32]
   31014:	str	r7, [sp, #40]	; 0x28
   31018:	str	r4, [sp, #48]	; 0x30
   3101c:	str	r1, [sp, #44]	; 0x2c
   31020:	str	r3, [sp, #32]
   31024:	blx	r2
   31028:	ldr	r0, [r4, #24]
   3102c:	cmp	r0, #1
   31030:	blt	31040 <fputs@plt+0x1fc8c>
   31034:	ldr	r1, [r4, #20]
   31038:	ldr	r0, [r4, #32]
   3103c:	bl	13cb4 <fputs@plt+0x2900>
   31040:	mov	r0, #32
   31044:	vld1.64	{d16-d17}, [r7], r0
   31048:	vld1.64	{d18-d19}, [r6]
   3104c:	add	r1, r4, #16
   31050:	vldr	d20, [r7]
   31054:	vst1.64	{d18-d19}, [r1]
   31058:	vst1.64	{d16-d17}, [r4], r0
   3105c:	vstr	d20, [r4]
   31060:	ldr	r0, [sp, #60]	; 0x3c
   31064:	sub	sp, fp, #16
   31068:	pop	{r4, r5, r6, r7, fp, pc}
   3106c:	push	{r4, r5, fp, lr}
   31070:	add	fp, sp, #8
   31074:	mov	r4, r0
   31078:	ldr	r1, [r0]
   3107c:	cmp	r1, #0
   31080:	beq	3109c <fputs@plt+0x1fce8>
   31084:	ldr	r5, [r1]
   31088:	ldr	r0, [r4, #4]
   3108c:	bl	13cb4 <fputs@plt+0x2900>
   31090:	cmp	r5, #0
   31094:	mov	r1, r5
   31098:	bne	31084 <fputs@plt+0x1fcd0>
   3109c:	mov	r0, #0
   310a0:	str	r0, [r4]
   310a4:	str	r0, [r4, #8]
   310a8:	str	r0, [r4, #12]
   310ac:	mov	r1, #65536	; 0x10000
   310b0:	str	r0, [r4, #20]
   310b4:	str	r1, [r4, #24]
   310b8:	pop	{r4, r5, fp, pc}
   310bc:	push	{r4, r5, r6, sl, fp, lr}
   310c0:	add	fp, sp, #16
   310c4:	mov	r5, r2
   310c8:	mov	r4, r0
   310cc:	ldr	r0, [r0, #24]
   310d0:	cmp	r0, r1
   310d4:	bge	31160 <fputs@plt+0x1fdac>
   310d8:	mov	r6, r1
   310dc:	cmp	r1, #32
   310e0:	movle	r6, #32
   310e4:	cmp	r5, #0
   310e8:	beq	31120 <fputs@plt+0x1fd6c>
   310ec:	cmp	r0, #1
   310f0:	blt	31134 <fputs@plt+0x1fd80>
   310f4:	ldrd	r2, [r4, #16]
   310f8:	cmp	r2, r3
   310fc:	bne	31128 <fputs@plt+0x1fd74>
   31100:	ldr	r0, [r4, #32]
   31104:	mov	r5, #0
   31108:	mov	r1, r2
   3110c:	mov	r2, r6
   31110:	mov	r3, #0
   31114:	bl	311d8 <fputs@plt+0x1fe24>
   31118:	str	r0, [r4, #16]
   3111c:	b	31144 <fputs@plt+0x1fd90>
   31120:	cmp	r0, #1
   31124:	blt	31134 <fputs@plt+0x1fd80>
   31128:	ldr	r1, [r4, #20]
   3112c:	ldr	r0, [r4, #32]
   31130:	bl	13cb4 <fputs@plt+0x2900>
   31134:	ldr	r0, [r4, #32]
   31138:	mov	r2, r6
   3113c:	mov	r3, #0
   31140:	bl	1a7c8 <fputs@plt+0x9414>
   31144:	str	r0, [r4, #20]
   31148:	ldr	r1, [r4, #20]
   3114c:	cmp	r1, #0
   31150:	beq	311bc <fputs@plt+0x1fe08>
   31154:	ldr	r0, [r4, #32]
   31158:	bl	20534 <fputs@plt+0xf180>
   3115c:	str	r0, [r4, #24]
   31160:	cmp	r5, #0
   31164:	beq	31184 <fputs@plt+0x1fdd0>
   31168:	ldr	r1, [r4, #16]
   3116c:	cmp	r1, #0
   31170:	ldrne	r0, [r4, #20]
   31174:	cmpne	r1, r0
   31178:	beq	31184 <fputs@plt+0x1fdd0>
   3117c:	ldr	r2, [r4, #12]
   31180:	bl	1121c <memcpy@plt>
   31184:	ldrb	r0, [r4, #9]
   31188:	tst	r0, #4
   3118c:	beq	3119c <fputs@plt+0x1fde8>
   31190:	ldr	r0, [r4, #16]
   31194:	ldr	r1, [r4, #36]	; 0x24
   31198:	blx	r1
   3119c:	ldr	r0, [r4, #20]
   311a0:	str	r0, [r4, #16]
   311a4:	ldrh	r0, [r4, #8]
   311a8:	movw	r1, #58367	; 0xe3ff
   311ac:	and	r0, r0, r1
   311b0:	strh	r0, [r4, #8]
   311b4:	mov	r0, #0
   311b8:	pop	{r4, r5, r6, sl, fp, pc}
   311bc:	mov	r0, r4
   311c0:	bl	18d90 <fputs@plt+0x79dc>
   311c4:	mov	r0, #0
   311c8:	str	r0, [r4, #24]
   311cc:	str	r0, [r4, #16]
   311d0:	mov	r0, #7
   311d4:	pop	{r4, r5, r6, sl, fp, pc}
   311d8:	push	{r4, r5, r6, sl, fp, lr}
   311dc:	add	fp, sp, #16
   311e0:	mov	r4, r1
   311e4:	mov	r5, r0
   311e8:	bl	20938 <fputs@plt+0xf584>
   311ec:	mov	r6, r0
   311f0:	cmp	r0, #0
   311f4:	beq	31200 <fputs@plt+0x1fe4c>
   311f8:	mov	r0, r6
   311fc:	pop	{r4, r5, r6, sl, fp, pc}
   31200:	mov	r0, r5
   31204:	mov	r1, r4
   31208:	bl	13cb4 <fputs@plt+0x2900>
   3120c:	mov	r0, r6
   31210:	pop	{r4, r5, r6, sl, fp, pc}
   31214:	push	{r4, sl, fp, lr}
   31218:	add	fp, sp, #8
   3121c:	mov	r4, r0
   31220:	bl	31234 <fputs@plt+0x1fe80>
   31224:	cmp	r0, #0
   31228:	ldrne	r0, [r4, #12]
   3122c:	moveq	r0, #0
   31230:	pop	{r4, sl, fp, pc}
   31234:	push	{r4, r5, fp, lr}
   31238:	add	fp, sp, #8
   3123c:	mov	r5, r1
   31240:	mov	r4, r0
   31244:	ldrh	r0, [r0, #8]
   31248:	tst	r0, #18
   3124c:	beq	31294 <fputs@plt+0x1fee0>
   31250:	orr	r1, r0, #2
   31254:	strh	r1, [r4, #8]
   31258:	tst	r0, #16384	; 0x4000
   3125c:	movne	r0, r4
   31260:	blne	185ec <fputs@plt+0x7238>
   31264:	and	r1, r5, #247	; 0xf7
   31268:	ldrb	r0, [r4, #10]
   3126c:	cmp	r1, r0
   31270:	movne	r0, r4
   31274:	blne	312d8 <fputs@plt+0x1ff24>
   31278:	tst	r5, #8
   3127c:	ldrbne	r0, [r4, #16]
   31280:	tstne	r0, #1
   31284:	bne	312bc <fputs@plt+0x1ff08>
   31288:	mov	r0, r4
   3128c:	bl	312fc <fputs@plt+0x1ff48>
   31290:	b	312a4 <fputs@plt+0x1fef0>
   31294:	mov	r0, r4
   31298:	mov	r1, r5
   3129c:	mov	r2, #0
   312a0:	bl	31314 <fputs@plt+0x1ff60>
   312a4:	ldrb	r1, [r4, #10]
   312a8:	and	r2, r5, #247	; 0xf7
   312ac:	mov	r0, #0
   312b0:	cmp	r1, r2
   312b4:	ldreq	r0, [r4, #16]
   312b8:	pop	{r4, r5, fp, pc}
   312bc:	mov	r0, r4
   312c0:	bl	1893c <fputs@plt+0x7588>
   312c4:	mov	r1, r0
   312c8:	mov	r0, #0
   312cc:	cmp	r1, #0
   312d0:	popne	{r4, r5, fp, pc}
   312d4:	b	31288 <fputs@plt+0x1fed4>
   312d8:	ldrb	r2, [r0, #8]
   312dc:	tst	r2, #2
   312e0:	ldrbne	r2, [r0, #10]
   312e4:	cmpne	r2, r1
   312e8:	bne	312f4 <fputs@plt+0x1ff40>
   312ec:	mov	r0, #0
   312f0:	bx	lr
   312f4:	uxtb	r1, r1
   312f8:	b	313d0 <fputs@plt+0x2001c>
   312fc:	ldrh	r1, [r0, #8]
   31300:	movw	r2, #514	; 0x202
   31304:	and	r1, r1, r2
   31308:	cmp	r1, #2
   3130c:	bxne	lr
   31310:	b	31970 <fputs@plt+0x205bc>
   31314:	push	{r4, r5, r6, r7, fp, lr}
   31318:	add	fp, sp, #16
   3131c:	sub	sp, sp, #8
   31320:	mov	r6, r2
   31324:	mov	r4, r1
   31328:	mov	r5, r0
   3132c:	ldrh	r7, [r0, #8]
   31330:	mov	r1, #32
   31334:	bl	319d0 <fputs@plt+0x2061c>
   31338:	mov	r1, r0
   3133c:	mov	r0, #7
   31340:	cmp	r1, #0
   31344:	beq	31350 <fputs@plt+0x1ff9c>
   31348:	sub	sp, fp, #16
   3134c:	pop	{r4, r5, r6, r7, fp, pc}
   31350:	ldr	r1, [r5, #16]
   31354:	tst	r7, #4
   31358:	bne	31370 <fputs@plt+0x1ffbc>
   3135c:	vldr	d16, [r5]
   31360:	vstr	d16, [sp]
   31364:	movw	r2, #18247	; 0x4747
   31368:	movt	r2, #8
   3136c:	b	31380 <fputs@plt+0x1ffcc>
   31370:	ldm	r5, {r0, r3}
   31374:	stm	sp, {r0, r3}
   31378:	movw	r2, #22633	; 0x5869
   3137c:	movt	r2, #8
   31380:	mov	r0, #32
   31384:	bl	158b8 <fputs@plt+0x4504>
   31388:	ldr	r0, [r5, #16]
   3138c:	bl	1358c <fputs@plt+0x21d8>
   31390:	str	r0, [r5, #12]
   31394:	mov	r0, #1
   31398:	strb	r0, [r5, #10]
   3139c:	ldrh	r0, [r5, #8]
   313a0:	movw	r1, #514	; 0x202
   313a4:	orr	r0, r0, r1
   313a8:	movw	r1, #65523	; 0xfff3
   313ac:	cmp	r6, #0
   313b0:	andne	r0, r0, r1
   313b4:	strh	r0, [r5, #8]
   313b8:	mov	r0, r5
   313bc:	mov	r1, r4
   313c0:	bl	312d8 <fputs@plt+0x1ff24>
   313c4:	mov	r0, #0
   313c8:	sub	sp, fp, #16
   313cc:	pop	{r4, r5, r6, r7, fp, pc}
   313d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   313d4:	add	fp, sp, #28
   313d8:	sub	sp, sp, #4
   313dc:	mov	r9, r1
   313e0:	mov	r4, r0
   313e4:	cmp	r1, #1
   313e8:	ldrbne	r0, [r4, #10]
   313ec:	cmpne	r0, #1
   313f0:	bne	31414 <fputs@plt+0x20060>
   313f4:	ldr	r6, [r4, #12]
   313f8:	cmp	r9, #1
   313fc:	bne	31468 <fputs@plt+0x200b4>
   31400:	bic	r6, r6, #1
   31404:	str	r6, [r4, #12]
   31408:	mov	r0, #1
   3140c:	orr	r2, r0, r6, lsl #1
   31410:	b	31470 <fputs@plt+0x200bc>
   31414:	mov	r0, r4
   31418:	bl	1893c <fputs@plt+0x7588>
   3141c:	mov	r7, #7
   31420:	cmp	r0, #0
   31424:	bne	31964 <fputs@plt+0x205b0>
   31428:	ldr	r0, [r4, #12]
   3142c:	bic	r1, r0, #1
   31430:	cmp	r1, #1
   31434:	blt	3145c <fputs@plt+0x200a8>
   31438:	ldr	r0, [r4, #16]
   3143c:	add	r1, r0, r1
   31440:	ldrb	r2, [r0]
   31444:	ldrb	r3, [r0, #1]
   31448:	strb	r3, [r0]
   3144c:	strb	r2, [r0, #1]
   31450:	add	r0, r0, #2
   31454:	cmp	r0, r1
   31458:	bcc	31440 <fputs@plt+0x2008c>
   3145c:	strb	r9, [r4, #10]
   31460:	mov	r7, #0
   31464:	b	31964 <fputs@plt+0x205b0>
   31468:	mov	r0, #2
   3146c:	add	r2, r0, r6, lsl #1
   31470:	ldr	r7, [r4, #16]
   31474:	ldr	r0, [r4, #32]
   31478:	asr	r3, r2, #31
   3147c:	bl	1a7c8 <fputs@plt+0x9414>
   31480:	cmp	r0, #0
   31484:	beq	315c8 <fputs@plt+0x20214>
   31488:	add	ip, r7, r6
   3148c:	ldrb	r1, [r4, #10]
   31490:	cmp	r1, #1
   31494:	str	r0, [sp]
   31498:	beq	315d0 <fputs@plt+0x2021c>
   3149c:	cmp	r1, #2
   314a0:	bne	316d0 <fputs@plt+0x2031c>
   314a4:	cmp	r6, #1
   314a8:	mov	r8, r0
   314ac:	blt	31808 <fputs@plt+0x20454>
   314b0:	mov	r0, #983040	; 0xf0000
   314b4:	mov	r3, #0
   314b8:	mov	r2, #2
   314bc:	ldr	r8, [sp]
   314c0:	add	sl, r7, #2
   314c4:	ldrb	r1, [r7]
   314c8:	ldrb	lr, [r7, #1]
   314cc:	orr	r6, r1, lr, lsl #8
   314d0:	cmp	sl, ip
   314d4:	bcs	3153c <fputs@plt+0x20188>
   314d8:	and	r5, lr, #248	; 0xf8
   314dc:	cmp	r5, #216	; 0xd8
   314e0:	bne	3153c <fputs@plt+0x20188>
   314e4:	and	r6, r0, r6, lsl #10
   314e8:	add	r6, r6, #65536	; 0x10000
   314ec:	and	r1, r1, #63	; 0x3f
   314f0:	orr	r1, r6, r1, lsl #10
   314f4:	ldrb	r6, [r7, #2]
   314f8:	ldrb	r5, [r7, #3]
   314fc:	orr	r1, r1, r6
   31500:	and	r6, r5, #3
   31504:	orr	r6, r1, r6, lsl #8
   31508:	add	r7, r7, #4
   3150c:	cmp	r6, #127	; 0x7f
   31510:	bls	31548 <fputs@plt+0x20194>
   31514:	cmp	r3, r6, lsr #11
   31518:	bne	31550 <fputs@plt+0x2019c>
   3151c:	lsr	r1, r6, #6
   31520:	bfi	r6, r2, #6, #26
   31524:	strb	r6, [r8, #1]
   31528:	mov	r6, #6
   3152c:	bfi	r1, r6, #5, #27
   31530:	strb	r1, [r8]
   31534:	add	r8, r8, #2
   31538:	b	315bc <fputs@plt+0x20208>
   3153c:	mov	r7, sl
   31540:	cmp	r6, #127	; 0x7f
   31544:	bhi	31514 <fputs@plt+0x20160>
   31548:	strb	r6, [r8], #1
   3154c:	b	315bc <fputs@plt+0x20208>
   31550:	cmp	r3, r6, lsr #16
   31554:	bne	31588 <fputs@plt+0x201d4>
   31558:	mov	r1, r6
   3155c:	bfi	r1, r2, #6, #26
   31560:	strb	r1, [r8, #2]
   31564:	lsr	r1, r6, #6
   31568:	bfi	r1, r2, #6, #26
   3156c:	strb	r1, [r8, #1]
   31570:	lsr	r1, r6, #12
   31574:	mov	r6, #14
   31578:	bfi	r1, r6, #4, #28
   3157c:	strb	r1, [r8]
   31580:	add	r8, r8, #3
   31584:	b	315bc <fputs@plt+0x20208>
   31588:	mov	r1, #240	; 0xf0
   3158c:	orr	r1, r1, r6, lsr #18
   31590:	strb	r1, [r8]
   31594:	mov	r1, r6
   31598:	bfi	r1, r2, #6, #26
   3159c:	strb	r1, [r8, #3]
   315a0:	lsr	r1, r6, #12
   315a4:	bfi	r1, r2, #6, #26
   315a8:	strb	r1, [r8, #1]
   315ac:	lsr	r1, r6, #6
   315b0:	bfi	r1, r2, #6, #26
   315b4:	strb	r1, [r8, #2]
   315b8:	add	r8, r8, #4
   315bc:	cmp	r7, ip
   315c0:	bcc	314c0 <fputs@plt+0x2010c>
   315c4:	b	31808 <fputs@plt+0x20454>
   315c8:	mov	r7, #7
   315cc:	b	31964 <fputs@plt+0x205b0>
   315d0:	cmp	r9, #2
   315d4:	bne	31818 <fputs@plt+0x20464>
   315d8:	cmp	r6, #1
   315dc:	mov	r8, r0
   315e0:	blt	3190c <fputs@plt+0x20558>
   315e4:	movw	sl, #3952	; 0xf70
   315e8:	movt	sl, #8
   315ec:	movw	r3, #65534	; 0xfffe
   315f0:	mov	r0, #0
   315f4:	ldr	r8, [sp]
   315f8:	mov	r5, #54	; 0x36
   315fc:	b	31640 <fputs@plt+0x2028c>
   31600:	strb	r2, [r8, #2]
   31604:	lsr	r1, r2, #8
   31608:	mov	r6, #55	; 0x37
   3160c:	bfi	r1, r6, #2, #30
   31610:	strb	r1, [r8, #3]
   31614:	sub	r1, r2, #65536	; 0x10000
   31618:	lsr	r6, r1, #18
   3161c:	bfi	r6, r5, #2, #30
   31620:	strb	r6, [r8, #1]
   31624:	mov	r6, #192	; 0xc0
   31628:	and	r1, r6, r1, lsr #10
   3162c:	ubfx	r2, r2, #10, #6
   31630:	orr	r1, r1, r2
   31634:	strb	r1, [r8]
   31638:	add	r8, r8, #4
   3163c:	b	316c4 <fputs@plt+0x20310>
   31640:	ldrb	lr, [r7], #1
   31644:	cmp	lr, #192	; 0xc0
   31648:	bcc	316b4 <fputs@plt+0x20300>
   3164c:	add	r2, sl, lr
   31650:	ldrb	r2, [r2, #-192]	; 0xffffff40
   31654:	cmp	r7, ip
   31658:	beq	31680 <fputs@plt+0x202cc>
   3165c:	ldrb	r6, [r7]
   31660:	and	r1, r6, #192	; 0xc0
   31664:	cmp	r1, #128	; 0x80
   31668:	bne	31680 <fputs@plt+0x202cc>
   3166c:	and	r1, r6, #63	; 0x3f
   31670:	orr	r2, r1, r2, lsl #6
   31674:	add	r7, r7, #1
   31678:	cmp	ip, r7
   3167c:	bne	3165c <fputs@plt+0x202a8>
   31680:	bic	r1, r2, #1
   31684:	movw	lr, #65533	; 0xfffd
   31688:	cmp	r1, r3
   3168c:	beq	316b4 <fputs@plt+0x20300>
   31690:	cmp	r2, #128	; 0x80
   31694:	bcc	316b4 <fputs@plt+0x20300>
   31698:	mov	r1, r2
   3169c:	bfc	r1, #0, #11
   316a0:	cmp	r1, #55296	; 0xd800
   316a4:	beq	316b4 <fputs@plt+0x20300>
   316a8:	cmp	r0, r2, lsr #16
   316ac:	bne	31600 <fputs@plt+0x2024c>
   316b0:	mov	lr, r2
   316b4:	strb	lr, [r8]
   316b8:	lsr	r1, lr, #8
   316bc:	strb	r1, [r8, #1]
   316c0:	add	r8, r8, #2
   316c4:	cmp	r7, ip
   316c8:	bcc	31640 <fputs@plt+0x2028c>
   316cc:	b	3190c <fputs@plt+0x20558>
   316d0:	cmp	r6, #1
   316d4:	mov	r8, r0
   316d8:	blt	31808 <fputs@plt+0x20454>
   316dc:	mov	r0, #983040	; 0xf0000
   316e0:	mov	r3, #0
   316e4:	mov	r2, #2
   316e8:	ldr	r8, [sp]
   316ec:	add	sl, r7, #2
   316f0:	ldrb	lr, [r7]
   316f4:	ldrb	r1, [r7, #1]
   316f8:	orr	r6, r1, lr, lsl #8
   316fc:	cmp	sl, ip
   31700:	bcs	31770 <fputs@plt+0x203bc>
   31704:	and	r5, lr, #248	; 0xf8
   31708:	cmp	r5, #216	; 0xd8
   3170c:	bne	31770 <fputs@plt+0x203bc>
   31710:	and	r6, r0, r6, lsl #10
   31714:	add	r6, r6, #65536	; 0x10000
   31718:	and	r1, r1, #63	; 0x3f
   3171c:	orr	r1, r6, r1, lsl #10
   31720:	ldrb	r6, [r7, #2]
   31724:	ldrb	r5, [r7, #3]
   31728:	orr	r1, r1, r5
   3172c:	and	r6, r6, #3
   31730:	orr	r6, r1, r6, lsl #8
   31734:	add	r7, r7, #4
   31738:	cmp	r6, #127	; 0x7f
   3173c:	bls	3177c <fputs@plt+0x203c8>
   31740:	cmp	r3, r6, lsr #11
   31744:	bne	3178c <fputs@plt+0x203d8>
   31748:	lsr	r1, r6, #6
   3174c:	bfi	r6, r2, #6, #26
   31750:	strb	r6, [r8, #1]
   31754:	mov	r6, #6
   31758:	bfi	r1, r6, #5, #27
   3175c:	strb	r1, [r8]
   31760:	add	r8, r8, #2
   31764:	cmp	r7, ip
   31768:	bcc	316ec <fputs@plt+0x20338>
   3176c:	b	31808 <fputs@plt+0x20454>
   31770:	mov	r7, sl
   31774:	cmp	r6, #127	; 0x7f
   31778:	bhi	31740 <fputs@plt+0x2038c>
   3177c:	strb	r6, [r8], #1
   31780:	cmp	r7, ip
   31784:	bcc	316ec <fputs@plt+0x20338>
   31788:	b	31808 <fputs@plt+0x20454>
   3178c:	cmp	r3, r6, lsr #16
   31790:	bne	317cc <fputs@plt+0x20418>
   31794:	mov	r1, r6
   31798:	bfi	r1, r2, #6, #26
   3179c:	strb	r1, [r8, #2]
   317a0:	lsr	r1, r6, #6
   317a4:	bfi	r1, r2, #6, #26
   317a8:	strb	r1, [r8, #1]
   317ac:	lsr	r1, r6, #12
   317b0:	mov	r6, #14
   317b4:	bfi	r1, r6, #4, #28
   317b8:	strb	r1, [r8]
   317bc:	add	r8, r8, #3
   317c0:	cmp	r7, ip
   317c4:	bcc	316ec <fputs@plt+0x20338>
   317c8:	b	31808 <fputs@plt+0x20454>
   317cc:	mov	r1, #240	; 0xf0
   317d0:	orr	r1, r1, r6, lsr #18
   317d4:	strb	r1, [r8]
   317d8:	mov	r1, r6
   317dc:	bfi	r1, r2, #6, #26
   317e0:	strb	r1, [r8, #3]
   317e4:	lsr	r1, r6, #12
   317e8:	bfi	r1, r2, #6, #26
   317ec:	strb	r1, [r8, #1]
   317f0:	lsr	r1, r6, #6
   317f4:	bfi	r1, r2, #6, #26
   317f8:	strb	r1, [r8, #2]
   317fc:	add	r8, r8, #4
   31800:	cmp	r7, ip
   31804:	bcc	316ec <fputs@plt+0x20338>
   31808:	ldr	r6, [sp]
   3180c:	sub	r0, r8, r6
   31810:	str	r0, [r4, #12]
   31814:	b	31920 <fputs@plt+0x2056c>
   31818:	cmp	r6, #1
   3181c:	mov	r8, r0
   31820:	blt	3190c <fputs@plt+0x20558>
   31824:	movw	sl, #3952	; 0xf70
   31828:	movt	sl, #8
   3182c:	movw	r3, #65534	; 0xfffe
   31830:	mov	r0, #0
   31834:	ldr	r8, [sp]
   31838:	ldrb	r2, [r7], #1
   3183c:	cmp	r2, #192	; 0xc0
   31840:	bcc	318ec <fputs@plt+0x20538>
   31844:	add	r1, sl, r2
   31848:	ldrb	r2, [r1, #-192]	; 0xffffff40
   3184c:	cmp	r7, ip
   31850:	beq	31878 <fputs@plt+0x204c4>
   31854:	ldrb	r1, [r7]
   31858:	and	r6, r1, #192	; 0xc0
   3185c:	cmp	r6, #128	; 0x80
   31860:	bne	31878 <fputs@plt+0x204c4>
   31864:	and	r1, r1, #63	; 0x3f
   31868:	orr	r2, r1, r2, lsl #6
   3186c:	add	r7, r7, #1
   31870:	cmp	ip, r7
   31874:	bne	31854 <fputs@plt+0x204a0>
   31878:	bic	r1, r2, #1
   3187c:	cmp	r1, r3
   31880:	beq	318e8 <fputs@plt+0x20534>
   31884:	cmp	r2, #128	; 0x80
   31888:	bcc	318e8 <fputs@plt+0x20534>
   3188c:	mov	r1, r2
   31890:	bfc	r1, #0, #11
   31894:	cmp	r1, #55296	; 0xd800
   31898:	beq	318e8 <fputs@plt+0x20534>
   3189c:	cmp	r0, r2, lsr #16
   318a0:	beq	318ec <fputs@plt+0x20538>
   318a4:	lsr	r1, r2, #8
   318a8:	mov	r6, #55	; 0x37
   318ac:	bfi	r1, r6, #2, #30
   318b0:	strb	r1, [r8, #2]
   318b4:	sub	r1, r2, #65536	; 0x10000
   318b8:	mov	r6, #192	; 0xc0
   318bc:	and	r6, r6, r1, lsr #10
   318c0:	ubfx	lr, r2, #10, #6
   318c4:	orr	r6, r6, lr
   318c8:	strb	r6, [r8, #1]
   318cc:	lsr	r1, r1, #18
   318d0:	mov	r6, #54	; 0x36
   318d4:	bfi	r1, r6, #2, #30
   318d8:	strb	r1, [r8]
   318dc:	add	r1, r8, #3
   318e0:	mov	r6, #4
   318e4:	b	318fc <fputs@plt+0x20548>
   318e8:	movw	r2, #65533	; 0xfffd
   318ec:	lsr	r6, r2, #8
   318f0:	mov	r1, r8
   318f4:	strb	r6, [r1], #1
   318f8:	mov	r6, #2
   318fc:	strb	r2, [r1]
   31900:	add	r8, r8, r6
   31904:	cmp	r7, ip
   31908:	bcc	31838 <fputs@plt+0x20484>
   3190c:	ldr	r6, [sp]
   31910:	sub	r0, r8, r6
   31914:	str	r0, [r4, #12]
   31918:	mov	r0, #0
   3191c:	strb	r0, [r8], #1
   31920:	mov	r7, #0
   31924:	strb	r7, [r8]
   31928:	ldrh	r5, [r4, #8]
   3192c:	mov	r0, r4
   31930:	bl	18570 <fputs@plt+0x71bc>
   31934:	strb	r9, [r4, #10]
   31938:	str	r6, [r4, #16]
   3193c:	str	r6, [r4, #20]
   31940:	movw	r0, #32797	; 0x801d
   31944:	and	r0, r5, r0
   31948:	movw	r1, #514	; 0x202
   3194c:	orr	r0, r0, r1
   31950:	strh	r0, [r4, #8]
   31954:	ldr	r0, [r4, #32]
   31958:	mov	r1, r6
   3195c:	bl	20534 <fputs@plt+0xf180>
   31960:	str	r0, [r4, #24]
   31964:	mov	r0, r7
   31968:	sub	sp, fp, #28
   3196c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31970:	push	{r4, sl, fp, lr}
   31974:	add	fp, sp, #8
   31978:	mov	r4, r0
   3197c:	ldr	r0, [r0, #12]
   31980:	add	r1, r0, #2
   31984:	mov	r0, r4
   31988:	mov	r2, #1
   3198c:	bl	310bc <fputs@plt+0x1fd08>
   31990:	mov	r1, r0
   31994:	mov	r0, #7
   31998:	cmp	r1, #0
   3199c:	popne	{r4, sl, fp, pc}
   319a0:	ldr	r1, [r4, #12]
   319a4:	ldr	r2, [r4, #16]
   319a8:	mov	r0, #0
   319ac:	strb	r0, [r2, r1]
   319b0:	ldr	r1, [r4, #12]
   319b4:	ldr	r2, [r4, #16]
   319b8:	add	r1, r2, r1
   319bc:	strb	r0, [r1, #1]
   319c0:	ldrh	r1, [r4, #8]
   319c4:	orr	r1, r1, #512	; 0x200
   319c8:	strh	r1, [r4, #8]
   319cc:	pop	{r4, sl, fp, pc}
   319d0:	ldr	r2, [r0, #24]
   319d4:	cmp	r2, r1
   319d8:	bge	319e4 <fputs@plt+0x20630>
   319dc:	mov	r2, #0
   319e0:	b	310bc <fputs@plt+0x1fd08>
   319e4:	ldr	r1, [r0, #20]
   319e8:	str	r1, [r0, #16]
   319ec:	ldrh	r1, [r0, #8]
   319f0:	and	r1, r1, #13
   319f4:	strh	r1, [r0, #8]
   319f8:	mov	r0, #0
   319fc:	bx	lr
   31a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31a04:	add	fp, sp, #28
   31a08:	sub	sp, sp, #4
   31a0c:	vpush	{d8}
   31a10:	sub	sp, sp, #24
   31a14:	mov	r7, #0
   31a18:	str	r7, [r1]
   31a1c:	str	r7, [r1, #4]
   31a20:	cmp	r3, #1
   31a24:	bne	31a44 <fputs@plt+0x20690>
   31a28:	add	sl, r0, r2
   31a2c:	mov	r8, #1
   31a30:	mov	r4, r0
   31a34:	mov	r6, #1
   31a38:	cmp	r4, sl
   31a3c:	bcc	31a94 <fputs@plt+0x206e0>
   31a40:	b	31ab8 <fputs@plt+0x20704>
   31a44:	rsb	r5, r3, #3
   31a48:	mov	r6, #1
   31a4c:	cmp	r5, r2
   31a50:	bge	31a74 <fputs@plt+0x206c0>
   31a54:	ldrb	r7, [r0, r5]
   31a58:	cmp	r7, #0
   31a5c:	bne	31a70 <fputs@plt+0x206bc>
   31a60:	add	r5, r5, #2
   31a64:	cmp	r5, r2
   31a68:	blt	31a54 <fputs@plt+0x206a0>
   31a6c:	b	31a74 <fputs@plt+0x206c0>
   31a70:	mov	r6, #0
   31a74:	and	r2, r3, #1
   31a78:	add	r4, r0, r2
   31a7c:	add	r0, r0, r5
   31a80:	add	r0, r0, r3
   31a84:	sub	sl, r0, #3
   31a88:	mov	r8, #2
   31a8c:	cmp	r4, sl
   31a90:	bcs	31ab8 <fputs@plt+0x20704>
   31a94:	movw	r9, #2956	; 0xb8c
   31a98:	movt	r9, #8
   31a9c:	ldrb	r0, [r4]
   31aa0:	ldrb	r0, [r9, r0]
   31aa4:	tst	r0, #1
   31aa8:	beq	31ac0 <fputs@plt+0x2070c>
   31aac:	add	r4, r4, r8
   31ab0:	cmp	r4, sl
   31ab4:	bcc	31a9c <fputs@plt+0x206e8>
   31ab8:	mov	r6, #0
   31abc:	b	31fc8 <fputs@plt+0x20c14>
   31ac0:	ldrb	r0, [r4]
   31ac4:	cmp	r0, #43	; 0x2b
   31ac8:	str	r6, [sp, #12]
   31acc:	beq	31ae4 <fputs@plt+0x20730>
   31ad0:	cmp	r0, #45	; 0x2d
   31ad4:	bne	31ae8 <fputs@plt+0x20734>
   31ad8:	add	r4, r4, r8
   31adc:	mvn	r0, #0
   31ae0:	b	31aec <fputs@plt+0x20738>
   31ae4:	add	r4, r4, r8
   31ae8:	mov	r0, #1
   31aec:	str	r0, [sp, #16]
   31af0:	str	r1, [sp, #20]
   31af4:	mov	r6, #0
   31af8:	mov	r5, #0
   31afc:	cmp	r4, sl
   31b00:	bcs	31b20 <fputs@plt+0x2076c>
   31b04:	ldrb	r0, [r4]
   31b08:	cmp	r0, #48	; 0x30
   31b0c:	bne	31b20 <fputs@plt+0x2076c>
   31b10:	add	r4, r4, r8
   31b14:	add	r5, r5, #1
   31b18:	cmp	r4, sl
   31b1c:	bcc	31b04 <fputs@plt+0x20750>
   31b20:	cmp	r4, sl
   31b24:	bcs	31b88 <fputs@plt+0x207d4>
   31b28:	mov	r6, #0
   31b2c:	movw	ip, #52428	; 0xcccc
   31b30:	movt	ip, #3276	; 0xccc
   31b34:	movw	r3, #52427	; 0xcccb
   31b38:	movt	r3, #52428	; 0xcccc
   31b3c:	mov	lr, #10
   31b40:	mov	r7, #0
   31b44:	subs	r2, r6, r3
   31b48:	sbcs	r2, r7, ip
   31b4c:	bge	31b8c <fputs@plt+0x207d8>
   31b50:	ldrb	r2, [r4]
   31b54:	sub	r2, r2, #48	; 0x30
   31b58:	cmp	r2, #9
   31b5c:	bhi	31b8c <fputs@plt+0x207d8>
   31b60:	umull	r6, r0, r6, lr
   31b64:	add	r7, r7, r7, lsl #2
   31b68:	add	r0, r0, r7, lsl #1
   31b6c:	adds	r6, r6, r2
   31b70:	adc	r7, r0, r2, asr #31
   31b74:	add	r4, r4, r8
   31b78:	add	r5, r5, #1
   31b7c:	cmp	r4, sl
   31b80:	bcc	31b44 <fputs@plt+0x20790>
   31b84:	b	31b8c <fputs@plt+0x207d8>
   31b88:	mov	r7, #0
   31b8c:	mov	r3, #1
   31b90:	mov	r2, #0
   31b94:	cmp	r4, sl
   31b98:	bcs	31bc4 <fputs@plt+0x20810>
   31b9c:	mov	r2, #0
   31ba0:	ldrb	r0, [r4]
   31ba4:	sub	r0, r0, #48	; 0x30
   31ba8:	cmp	r0, #9
   31bac:	bhi	31c80 <fputs@plt+0x208cc>
   31bb0:	add	r4, r4, r8
   31bb4:	add	r2, r2, #1
   31bb8:	cmp	r4, sl
   31bbc:	bcc	31ba0 <fputs@plt+0x207ec>
   31bc0:	add	r5, r5, r2
   31bc4:	mov	ip, #0
   31bc8:	mov	r1, #1
   31bcc:	mla	r3, ip, r3, r2
   31bd0:	cmp	r3, #0
   31bd4:	mov	r9, r3
   31bd8:	rsbmi	r9, r3, #0
   31bdc:	orrs	r0, r6, r7
   31be0:	beq	31c58 <fputs@plt+0x208a4>
   31be4:	str	r1, [sp, #8]
   31be8:	cmp	r3, #0
   31bec:	str	r3, [sp, #4]
   31bf0:	blt	31dd4 <fputs@plt+0x20a20>
   31bf4:	movw	ip, #52427	; 0xcccb
   31bf8:	movt	ip, #52428	; 0xcccc
   31bfc:	add	r0, ip, #1
   31c00:	movw	lr, #52428	; 0xcccc
   31c04:	movt	lr, #3276	; 0xccc
   31c08:	subs	r0, r6, r0
   31c0c:	sbcs	r0, r7, lr
   31c10:	bge	31e44 <fputs@plt+0x20a90>
   31c14:	cmp	r9, #1
   31c18:	blt	31e44 <fputs@plt+0x20a90>
   31c1c:	mov	r8, #10
   31c20:	mov	r2, r3
   31c24:	umull	r6, r3, r6, r8
   31c28:	add	r7, r7, r7, lsl #2
   31c2c:	add	r7, r3, r7, lsl #1
   31c30:	adds	r1, ip, #1
   31c34:	adc	r0, lr, #0
   31c38:	sub	r3, r2, #1
   31c3c:	subs	r1, r6, r1
   31c40:	sbcs	r0, r7, r0
   31c44:	bge	31e44 <fputs@plt+0x20a90>
   31c48:	cmp	r2, #1
   31c4c:	mov	r2, r3
   31c50:	bgt	31c24 <fputs@plt+0x20870>
   31c54:	b	31e44 <fputs@plt+0x20a90>
   31c58:	add	r0, pc, #992	; 0x3e0
   31c5c:	cmp	r5, #0
   31c60:	addne	r0, r0, #8
   31c64:	vldr	d16, [r0]
   31c68:	vmov.i32	d17, #0	; 0x00000000
   31c6c:	ldr	r0, [sp, #16]
   31c70:	cmp	r0, #0
   31c74:	vselge.f64	d16, d17, d16
   31c78:	ldr	r6, [sp, #12]
   31c7c:	b	31fa4 <fputs@plt+0x20bf0>
   31c80:	add	r5, r5, r2
   31c84:	ldrb	r0, [r4]
   31c88:	cmp	r0, #46	; 0x2e
   31c8c:	bne	31d20 <fputs@plt+0x2096c>
   31c90:	add	r4, r4, r8
   31c94:	cmp	r4, sl
   31c98:	bcs	31cf4 <fputs@plt+0x20940>
   31c9c:	movw	lr, #52428	; 0xcccc
   31ca0:	movt	lr, #3276	; 0xccc
   31ca4:	movw	r3, #52427	; 0xcccb
   31ca8:	movt	r3, #52428	; 0xcccc
   31cac:	mov	r1, #10
   31cb0:	subs	r0, r6, r3
   31cb4:	sbcs	r0, r7, lr
   31cb8:	bge	31cf4 <fputs@plt+0x20940>
   31cbc:	ldrb	r0, [r4]
   31cc0:	sub	r0, r0, #48	; 0x30
   31cc4:	cmp	r0, #9
   31cc8:	bhi	31cf4 <fputs@plt+0x20940>
   31ccc:	umull	r6, ip, r6, r1
   31cd0:	add	r7, r7, r7, lsl #2
   31cd4:	add	r7, ip, r7, lsl #1
   31cd8:	adds	r6, r6, r0
   31cdc:	adc	r7, r7, r0, asr #31
   31ce0:	add	r4, r4, r8
   31ce4:	sub	r2, r2, #1
   31ce8:	add	r5, r5, #1
   31cec:	cmp	r4, sl
   31cf0:	bcc	31cb0 <fputs@plt+0x208fc>
   31cf4:	mov	r3, #1
   31cf8:	cmp	r4, sl
   31cfc:	bcs	31d20 <fputs@plt+0x2096c>
   31d00:	ldrb	r0, [r4]
   31d04:	sub	r0, r0, #48	; 0x30
   31d08:	cmp	r0, #9
   31d0c:	bhi	31d20 <fputs@plt+0x2096c>
   31d10:	add	r4, r4, r8
   31d14:	add	r5, r5, #1
   31d18:	cmp	r4, sl
   31d1c:	bcc	31d00 <fputs@plt+0x2094c>
   31d20:	mov	ip, #0
   31d24:	cmp	r4, sl
   31d28:	bcs	31bc8 <fputs@plt+0x20814>
   31d2c:	ldrb	r0, [r4]
   31d30:	orr	r0, r0, #32
   31d34:	cmp	r0, #101	; 0x65
   31d38:	bne	31fdc <fputs@plt+0x20c28>
   31d3c:	add	r4, r4, r8
   31d40:	mov	ip, #0
   31d44:	mov	r3, #1
   31d48:	cmp	r4, sl
   31d4c:	bcs	32024 <fputs@plt+0x20c70>
   31d50:	ldrb	r0, [r4]
   31d54:	mov	r3, #1
   31d58:	cmp	r0, #43	; 0x2b
   31d5c:	beq	32018 <fputs@plt+0x20c64>
   31d60:	cmp	r0, #45	; 0x2d
   31d64:	addeq	r4, r4, r8
   31d68:	mvneq	r3, #0
   31d6c:	cmp	r4, sl
   31d70:	bcs	32024 <fputs@plt+0x20c70>
   31d74:	ldrb	r0, [r4]
   31d78:	sub	r0, r0, #48	; 0x30
   31d7c:	mov	ip, #0
   31d80:	cmp	r0, #9
   31d84:	bhi	3202c <fputs@plt+0x20c78>
   31d88:	str	r3, [sp, #8]
   31d8c:	add	r3, r4, r8
   31d90:	mov	ip, #0
   31d94:	movw	lr, #10000	; 0x2710
   31d98:	mov	r1, #1
   31d9c:	mov	r4, r3
   31da0:	add	r3, ip, ip, lsl #2
   31da4:	cmp	ip, lr
   31da8:	movw	ip, #10000	; 0x2710
   31dac:	addlt	ip, r0, r3, lsl #1
   31db0:	cmp	r4, sl
   31db4:	bcs	31dcc <fputs@plt+0x20a18>
   31db8:	mov	r3, r4
   31dbc:	ldrb	r0, [r3], r8
   31dc0:	sub	r0, r0, #48	; 0x30
   31dc4:	cmp	r0, #9
   31dc8:	bls	31d9c <fputs@plt+0x209e8>
   31dcc:	ldr	r3, [sp, #8]
   31dd0:	b	32030 <fputs@plt+0x20c7c>
   31dd4:	rsb	r8, r3, #0
   31dd8:	mov	r0, r6
   31ddc:	mov	r1, r7
   31de0:	mov	r2, #10
   31de4:	mov	r3, #0
   31de8:	bl	7da58 <fputs@plt+0x6c6a4>
   31dec:	orrs	r0, r2, r3
   31df0:	bne	31e40 <fputs@plt+0x20a8c>
   31df4:	cmp	r9, #1
   31df8:	blt	31e40 <fputs@plt+0x20a8c>
   31dfc:	mov	r0, r6
   31e00:	mov	r1, r7
   31e04:	mov	r2, #10
   31e08:	mov	r3, #0
   31e0c:	bl	7da58 <fputs@plt+0x6c6a4>
   31e10:	mov	r6, r0
   31e14:	mov	r7, r1
   31e18:	mov	r2, #10
   31e1c:	mov	r3, #0
   31e20:	bl	7da58 <fputs@plt+0x6c6a4>
   31e24:	orrs	r0, r2, r3
   31e28:	sub	r3, r8, #1
   31e2c:	bne	31e44 <fputs@plt+0x20a90>
   31e30:	cmp	r8, #1
   31e34:	mov	r8, r3
   31e38:	bgt	31dfc <fputs@plt+0x20a48>
   31e3c:	b	31e44 <fputs@plt+0x20a90>
   31e40:	mov	r3, r8
   31e44:	rsbs	r0, r6, #0
   31e48:	rsc	r1, r7, #0
   31e4c:	ldr	r2, [sp, #16]
   31e50:	cmp	r2, #0
   31e54:	movge	r0, r6
   31e58:	movge	r1, r7
   31e5c:	cmp	r3, #0
   31e60:	beq	31ee4 <fputs@plt+0x20b30>
   31e64:	sub	r2, r3, #308	; 0x134
   31e68:	cmp	r2, #33	; 0x21
   31e6c:	bhi	31ef0 <fputs@plt+0x20b3c>
   31e70:	uxth	ip, r3
   31e74:	movw	lr, #57025	; 0xdec1
   31e78:	movt	lr, #13617	; 0x3531
   31e7c:	umull	r7, r6, ip, lr
   31e80:	lsr	r6, r6, #6
   31e84:	mov	r7, #308	; 0x134
   31e88:	mls	r6, r6, r7, ip
   31e8c:	vmov.f64	d8, #112	; 0x3f800000  1.0
   31e90:	cmp	r6, #0
   31e94:	beq	31ec0 <fputs@plt+0x20b0c>
   31e98:	sub	r3, r3, #1
   31e9c:	vmov.f64	d16, #36	; 0x41200000  10.0
   31ea0:	smmul	r6, r3, lr
   31ea4:	asr	r2, r6, #6
   31ea8:	add	r2, r2, r6, lsr #31
   31eac:	vmul.f64	d8, d8, d16
   31eb0:	mls	r2, r2, r7, r3
   31eb4:	sub	r3, r3, #1
   31eb8:	cmp	r2, #0
   31ebc:	bne	31ea0 <fputs@plt+0x20aec>
   31ec0:	bl	7d9f8 <fputs@plt+0x6c644>
   31ec4:	vmov	d16, r0, r1
   31ec8:	ldr	r0, [sp, #4]
   31ecc:	vldr	d17, [pc, #428]	; 32080 <fputs@plt+0x20ccc>
   31ed0:	cmn	r0, #1
   31ed4:	ble	31f94 <fputs@plt+0x20be0>
   31ed8:	vmul.f64	d16, d8, d16
   31edc:	vmul.f64	d16, d16, d17
   31ee0:	b	31f9c <fputs@plt+0x20be8>
   31ee4:	bl	7d9f8 <fputs@plt+0x6c644>
   31ee8:	vmov	d16, r0, r1
   31eec:	b	31f9c <fputs@plt+0x20be8>
   31ef0:	movw	r2, #341	; 0x155
   31ef4:	cmp	r3, r2
   31ef8:	ble	31f20 <fputs@plt+0x20b6c>
   31efc:	bl	7d9f8 <fputs@plt+0x6c644>
   31f00:	vmov	d16, r0, r1
   31f04:	ldr	r0, [sp, #4]
   31f08:	cmn	r0, #1
   31f0c:	ldr	r6, [sp, #12]
   31f10:	ble	31fec <fputs@plt+0x20c38>
   31f14:	vldr	d17, [pc, #348]	; 32078 <fputs@plt+0x20cc4>
   31f18:	vmul.f64	d16, d16, d17
   31f1c:	b	31fa0 <fputs@plt+0x20bec>
   31f20:	movw	ip, #41705	; 0xa2e9
   31f24:	movt	ip, #11915	; 0x2e8b
   31f28:	smmul	r7, r3, ip
   31f2c:	asr	r6, r7, #2
   31f30:	add	r6, r6, r7, lsr #31
   31f34:	mov	r7, #22
   31f38:	mls	r6, r6, r7, r3
   31f3c:	vmov.f64	d8, #112	; 0x3f800000  1.0
   31f40:	cmp	r6, #0
   31f44:	beq	31f6c <fputs@plt+0x20bb8>
   31f48:	vmov.f64	d16, #36	; 0x41200000  10.0
   31f4c:	sub	r3, r3, #1
   31f50:	smmul	r6, r3, ip
   31f54:	asr	r2, r6, #2
   31f58:	add	r2, r2, r6, lsr #31
   31f5c:	vmul.f64	d8, d8, d16
   31f60:	mls	r2, r2, r7, r3
   31f64:	cmp	r2, #0
   31f68:	bne	31f4c <fputs@plt+0x20b98>
   31f6c:	cmp	r3, #1
   31f70:	blt	31ff8 <fputs@plt+0x20c44>
   31f74:	add	r2, r3, #22
   31f78:	vldr	d16, [pc, #240]	; 32070 <fputs@plt+0x20cbc>
   31f7c:	ldr	r6, [sp, #12]
   31f80:	sub	r2, r2, #22
   31f84:	vmul.f64	d8, d8, d16
   31f88:	cmp	r2, #22
   31f8c:	bgt	31f80 <fputs@plt+0x20bcc>
   31f90:	b	31ffc <fputs@plt+0x20c48>
   31f94:	vdiv.f64	d16, d16, d8
   31f98:	vdiv.f64	d16, d16, d17
   31f9c:	ldr	r6, [sp, #12]
   31fa0:	ldr	r1, [sp, #8]
   31fa4:	ldr	r0, [sp, #20]
   31fa8:	vstr	d16, [r0]
   31fac:	mov	r0, #0
   31fb0:	cmp	r5, #0
   31fb4:	movle	r6, r0
   31fb8:	cmp	r4, sl
   31fbc:	movcc	r6, r0
   31fc0:	cmp	r1, #0
   31fc4:	moveq	r6, r1
   31fc8:	mov	r0, r6
   31fcc:	sub	sp, fp, #40	; 0x28
   31fd0:	vpop	{d8}
   31fd4:	add	sp, sp, #4
   31fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31fdc:	mov	ip, #0
   31fe0:	mov	r3, #1
   31fe4:	mov	r1, #1
   31fe8:	b	32030 <fputs@plt+0x20c7c>
   31fec:	vmov.i32	d17, #0	; 0x00000000
   31ff0:	vmul.f64	d16, d16, d17
   31ff4:	b	31fa0 <fputs@plt+0x20bec>
   31ff8:	ldr	r6, [sp, #12]
   31ffc:	bl	7d9f8 <fputs@plt+0x6c644>
   32000:	vmov	d16, r0, r1
   32004:	ldr	r0, [sp, #4]
   32008:	cmn	r0, #1
   3200c:	vmulgt.f64	d16, d8, d16
   32010:	vdivle.f64	d16, d16, d8
   32014:	b	31fa0 <fputs@plt+0x20bec>
   32018:	add	r4, r4, r8
   3201c:	cmp	r4, sl
   32020:	bcc	31d74 <fputs@plt+0x209c0>
   32024:	mov	r1, #0
   32028:	b	31bcc <fputs@plt+0x20818>
   3202c:	mov	r1, #0
   32030:	cmp	r5, #0
   32034:	cmpne	r1, #0
   32038:	beq	31bcc <fputs@plt+0x20818>
   3203c:	b	32054 <fputs@plt+0x20ca0>
	...
   3204c:	andhi	r0, r0, r0
   32050:	add	r4, r4, r8
   32054:	cmp	r4, sl
   32058:	bcs	31bcc <fputs@plt+0x20818>
   3205c:	ldrb	r0, [r4]
   32060:	ldrb	r0, [r9, r0]
   32064:	tst	r0, #1
   32068:	bne	32050 <fputs@plt+0x20c9c>
   3206c:	b	31bcc <fputs@plt+0x20818>
   32070:			; <UNDEFINED> instruction: 0x064dd592
   32074:	strmi	pc, [r0], #207	; 0xcf
   32078:	andeq	r0, r0, r0
   3207c:	svcvc	0x00f00000	; IMB
   32080:	strbhi	ip, [fp, #2208]!	; 0x8a0
   32084:	svcvc	0x00e1ccf3
   32088:	vldr	d16, [pc, #64]	; 320d0 <fputs@plt+0x20d1c>
   3208c:	vcmpe.f64	d0, d16
   32090:	vmrs	APSR_nzcv, fpscr
   32094:	movls	r1, #-2147483648	; 0x80000000
   32098:	movls	r0, #0
   3209c:	bxls	lr
   320a0:	vldr	d16, [pc, #48]	; 320d8 <fputs@plt+0x20d24>
   320a4:	vcmpe.f64	d0, d16
   320a8:	vmrs	APSR_nzcv, fpscr
   320ac:	mvnge	r1, #-2147483648	; 0x80000000
   320b0:	mvnge	r0, #0
   320b4:	bxge	lr
   320b8:	push	{fp, lr}
   320bc:	mov	fp, sp
   320c0:	vmov	r0, r1, d0
   320c4:	bl	7db78 <fputs@plt+0x6c7c4>
   320c8:	pop	{fp, pc}
   320cc:	nop	{0}
   320d0:	andeq	r0, r0, r0
   320d4:	mvngt	r0, #0
   320d8:	andeq	r0, r0, r0
   320dc:	mvnmi	r0, #0
   320e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   320e4:	add	fp, sp, #28
   320e8:	sub	sp, sp, #4
   320ec:	mov	lr, r1
   320f0:	cmp	r3, #1
   320f4:	bne	3210c <fputs@plt+0x20d58>
   320f8:	add	r4, r0, r2
   320fc:	mov	r7, #0
   32100:	mov	r1, #1
   32104:	mov	r2, r0
   32108:	b	32154 <fputs@plt+0x20da0>
   3210c:	rsb	r1, r3, #3
   32110:	mov	r7, #0
   32114:	cmp	r1, r2
   32118:	blt	3212c <fputs@plt+0x20d78>
   3211c:	b	3213c <fputs@plt+0x20d88>
   32120:	add	r1, r1, #2
   32124:	cmp	r1, r2
   32128:	bge	3213c <fputs@plt+0x20d88>
   3212c:	ldrb	r4, [r0, r1]
   32130:	cmp	r4, #0
   32134:	beq	32120 <fputs@plt+0x20d6c>
   32138:	mov	r7, #1
   3213c:	and	r2, r3, #1
   32140:	add	r2, r0, r2
   32144:	add	r0, r0, r1
   32148:	add	r0, r0, r3
   3214c:	sub	r4, r0, #3
   32150:	mov	r1, #2
   32154:	mov	sl, #0
   32158:	cmp	r2, r4
   3215c:	bcs	321a4 <fputs@plt+0x20df0>
   32160:	movw	r0, #2956	; 0xb8c
   32164:	movt	r0, #8
   32168:	ldrb	r3, [r2]
   3216c:	ldrb	r6, [r0, r3]
   32170:	tst	r6, #1
   32174:	beq	32188 <fputs@plt+0x20dd4>
   32178:	add	r2, r2, r1
   3217c:	cmp	r2, r4
   32180:	bcc	32168 <fputs@plt+0x20db4>
   32184:	b	321a4 <fputs@plt+0x20df0>
   32188:	cmp	r3, #43	; 0x2b
   3218c:	beq	321a0 <fputs@plt+0x20dec>
   32190:	cmp	r3, #45	; 0x2d
   32194:	addeq	r2, r2, r1
   32198:	moveq	sl, #1
   3219c:	b	321a4 <fputs@plt+0x20df0>
   321a0:	add	r2, r2, r1
   321a4:	cmp	r2, r4
   321a8:	mov	r0, r2
   321ac:	bcs	321cc <fputs@plt+0x20e18>
   321b0:	mov	r0, r2
   321b4:	ldrb	r3, [r0]
   321b8:	cmp	r3, #48	; 0x30
   321bc:	bne	321cc <fputs@plt+0x20e18>
   321c0:	add	r0, r0, r1
   321c4:	cmp	r0, r4
   321c8:	bcc	321b4 <fputs@plt+0x20e00>
   321cc:	str	r7, [sp]
   321d0:	cmp	r0, r4
   321d4:	bcs	32244 <fputs@plt+0x20e90>
   321d8:	mov	r3, #0
   321dc:	mov	r7, #10
   321e0:	mov	r8, #0
   321e4:	mov	r9, #0
   321e8:	ldrb	ip, [r0, r3]
   321ec:	sub	r5, ip, #48	; 0x30
   321f0:	uxtb	r5, r5
   321f4:	cmp	r5, #9
   321f8:	bhi	32274 <fputs@plt+0x20ec0>
   321fc:	add	r5, r9, r9, lsl #2
   32200:	lsl	r5, r5, #1
   32204:	mov	r6, ip
   32208:	umlal	r6, r5, r8, r7
   3220c:	subs	r8, r6, #48	; 0x30
   32210:	sbc	r9, r5, #0
   32214:	add	r3, r3, r1
   32218:	add	r5, r0, r3
   3221c:	cmp	r5, r4
   32220:	bcc	321e8 <fputs@plt+0x20e34>
   32224:	mov	r7, #0
   32228:	cmn	r9, #1
   3222c:	ble	32280 <fputs@plt+0x20ecc>
   32230:	cmp	sl, #0
   32234:	bne	32260 <fputs@plt+0x20eac>
   32238:	strd	r8, [lr]
   3223c:	mov	r4, #2
   32240:	b	322a4 <fputs@plt+0x20ef0>
   32244:	mov	r8, #0
   32248:	cmp	sl, #0
   3224c:	mov	r9, #0
   32250:	mov	r3, #0
   32254:	mov	r7, #0
   32258:	mov	ip, #0
   3225c:	beq	32238 <fputs@plt+0x20e84>
   32260:	rsbs	r4, r8, #0
   32264:	rsc	r5, r9, #0
   32268:	strd	r4, [lr]
   3226c:	mov	r4, #0
   32270:	b	322a4 <fputs@plt+0x20ef0>
   32274:	mov	r7, #1
   32278:	cmn	r9, #1
   3227c:	bgt	32230 <fputs@plt+0x20e7c>
   32280:	mvn	r5, #-2147483648	; 0x80000000
   32284:	cmp	sl, #0
   32288:	movne	r5, #-2147483648	; 0x80000000
   3228c:	mvn	r4, #0
   32290:	movwne	r4, #0
   32294:	strd	r4, [lr]
   32298:	mov	r4, #2
   3229c:	cmp	sl, #0
   322a0:	movwne	r4, #0
   322a4:	mov	r5, #1
   322a8:	cmp	ip, #0
   322ac:	cmpne	r7, #0
   322b0:	bne	32300 <fputs@plt+0x20f4c>
   322b4:	cmp	r2, r0
   322b8:	cmpeq	r3, #0
   322bc:	beq	32300 <fputs@plt+0x20f4c>
   322c0:	ldr	r2, [sp]
   322c4:	cmp	r2, #0
   322c8:	bne	32300 <fputs@plt+0x20f4c>
   322cc:	mov	r2, #19
   322d0:	smulbb	r2, r1, r2
   322d4:	cmp	r3, r2
   322d8:	bhi	32300 <fputs@plt+0x20f4c>
   322dc:	mov	r5, #0
   322e0:	bcc	32300 <fputs@plt+0x20f4c>
   322e4:	bl	3230c <fputs@plt+0x20f58>
   322e8:	cmp	r0, #0
   322ec:	blt	32300 <fputs@plt+0x20f4c>
   322f0:	movne	r4, #1
   322f4:	mov	r0, r4
   322f8:	sub	sp, fp, #28
   322fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32300:	mov	r0, r5
   32304:	sub	sp, fp, #28
   32308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3230c:	push	{r4, sl, fp, lr}
   32310:	add	fp, sp, #8
   32314:	mov	r2, #0
   32318:	movw	ip, #18254	; 0x474e
   3231c:	movt	ip, #8
   32320:	mov	r3, r0
   32324:	ldrb	lr, [ip, r2]
   32328:	ldrb	r4, [r3], r1
   3232c:	sub	lr, r4, lr
   32330:	add	r2, r2, #1
   32334:	cmp	r2, #17
   32338:	bhi	32344 <fputs@plt+0x20f90>
   3233c:	cmp	lr, #0
   32340:	beq	32324 <fputs@plt+0x20f70>
   32344:	cmp	lr, #0
   32348:	addne	r0, lr, lr, lsl #2
   3234c:	lslne	r0, r0, #1
   32350:	popne	{r4, sl, fp, pc}
   32354:	add	r1, r1, r1, lsl #3
   32358:	ldrb	r0, [r0, r1, lsl #1]
   3235c:	sub	r0, r0, #56	; 0x38
   32360:	pop	{r4, sl, fp, pc}
   32364:	push	{r4, r5, fp, lr}
   32368:	add	fp, sp, #8
   3236c:	mov	r4, r0
   32370:	ldr	r1, [r0, #12]
   32374:	mov	r0, #0
   32378:	cmp	r1, #2
   3237c:	blt	323c4 <fputs@plt+0x21010>
   32380:	ldr	r0, [r4, #16]
   32384:	ldrb	r2, [r0]
   32388:	ldrb	r1, [r0, #1]
   3238c:	cmp	r2, #255	; 0xff
   32390:	moveq	r5, #2
   32394:	cmpeq	r1, #254	; 0xfe
   32398:	beq	323c8 <fputs@plt+0x21014>
   3239c:	mvn	r0, r1
   323a0:	eor	r3, r2, #254	; 0xfe
   323a4:	orr	r3, r3, r0
   323a8:	mov	r0, #0
   323ac:	tst	r3, #255	; 0xff
   323b0:	mov	r5, #0
   323b4:	movweq	r5, #3
   323b8:	cmp	r2, #254	; 0xfe
   323bc:	cmpeq	r1, #255	; 0xff
   323c0:	beq	323c8 <fputs@plt+0x21014>
   323c4:	pop	{r4, r5, fp, pc}
   323c8:	mov	r0, r4
   323cc:	bl	1893c <fputs@plt+0x7588>
   323d0:	cmp	r0, #0
   323d4:	popne	{r4, r5, fp, pc}
   323d8:	ldr	r1, [r4, #12]
   323dc:	ldr	r0, [r4, #16]
   323e0:	sub	r2, r1, #2
   323e4:	str	r2, [r4, #12]
   323e8:	add	r1, r0, #2
   323ec:	bl	112f4 <memmove@plt>
   323f0:	ldr	r1, [r4, #12]
   323f4:	ldr	r2, [r4, #16]
   323f8:	mov	r0, #0
   323fc:	strb	r0, [r2, r1]
   32400:	ldr	r1, [r4, #12]
   32404:	ldr	r2, [r4, #16]
   32408:	add	r1, r2, r1
   3240c:	strb	r0, [r1, #1]
   32410:	strb	r5, [r4, #10]
   32414:	ldrh	r1, [r4, #8]
   32418:	orr	r1, r1, #512	; 0x200
   3241c:	strh	r1, [r4, #8]
   32420:	pop	{r4, r5, fp, pc}
   32424:	push	{r4, r5, r6, sl, fp, lr}
   32428:	add	fp, sp, #16
   3242c:	mov	r5, r3
   32430:	mov	r6, r2
   32434:	mov	r4, r0
   32438:	bl	18d90 <fputs@plt+0x79dc>
   3243c:	str	r6, [r4]
   32440:	str	r5, [r4, #4]
   32444:	mov	r0, #4
   32448:	strh	r0, [r4, #8]
   3244c:	pop	{r4, r5, r6, sl, fp, pc}
   32450:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32454:	add	fp, sp, #28
   32458:	sub	sp, sp, #12
   3245c:	mov	r4, r0
   32460:	ldr	r7, [r0]
   32464:	ldr	r9, [r0, #8]
   32468:	add	r8, r9, #40	; 0x28
   3246c:	mov	r0, r8
   32470:	mov	r1, #8
   32474:	bl	2f32c <fputs@plt+0x1df78>
   32478:	mov	sl, #0
   3247c:	str	sl, [r4, #20]
   32480:	ldr	r0, [r4, #80]	; 0x50
   32484:	cmp	r0, #7
   32488:	bne	3249c <fputs@plt+0x210e8>
   3248c:	mov	r0, r7
   32490:	bl	19084 <fputs@plt+0x7cd0>
   32494:	mov	r6, #1
   32498:	b	327ec <fputs@plt+0x21438>
   3249c:	ldr	ip, [r4, #32]
   324a0:	ldrb	r0, [r4, #89]	; 0x59
   324a4:	and	r6, r0, #3
   324a8:	cmp	r6, #1
   324ac:	bne	3250c <fputs@plt+0x21158>
   324b0:	ldr	r0, [r4, #8]
   324b4:	add	lr, r0, #360	; 0x168
   324b8:	ldrb	r2, [r0, #368]	; 0x170
   324bc:	mov	sl, #0
   324c0:	tst	r2, #16
   324c4:	beq	32510 <fputs@plt+0x2115c>
   324c8:	ldr	r2, [r0, #372]	; 0x174
   324cc:	ldr	sl, [r0, #376]	; 0x178
   324d0:	mov	r0, #0
   324d4:	cmp	r0, r2, lsr #2
   324d8:	beq	32510 <fputs@plt+0x2115c>
   324dc:	lsr	r0, r2, #2
   324e0:	str	r0, [sp, #8]
   324e4:	rsb	r2, r0, #0
   324e8:	mov	r0, #0
   324ec:	mov	r3, ip
   324f0:	ldr	r5, [sl, -r0, lsl #2]
   324f4:	ldr	r5, [r5, #4]
   324f8:	add	r3, r5, r3
   324fc:	sub	r0, r0, #1
   32500:	cmp	r2, r0
   32504:	bne	324f0 <fputs@plt+0x2113c>
   32508:	b	3251c <fputs@plt+0x21168>
   3250c:	mov	lr, #0
   32510:	mov	r0, #0
   32514:	str	r0, [sp, #8]
   32518:	mov	r3, ip
   3251c:	ldr	r2, [r4, #76]	; 0x4c
   32520:	add	r0, r2, r2, lsl #2
   32524:	lsl	r5, r0, #2
   32528:	mov	r0, r2
   3252c:	cmp	r2, r3
   32530:	bge	3258c <fputs@plt+0x211d8>
   32534:	cmp	r6, #2
   32538:	bne	32554 <fputs@plt+0x211a0>
   3253c:	add	r2, r0, #1
   32540:	ldr	r1, [r4, #4]
   32544:	ldrb	r1, [r1, r5]
   32548:	add	r5, r5, #20
   3254c:	cmp	r1, #161	; 0xa1
   32550:	bne	32528 <fputs@plt+0x21174>
   32554:	add	r1, r0, #1
   32558:	str	r1, [r4, #76]	; 0x4c
   3255c:	ldr	r1, [r7, #248]	; 0xf8
   32560:	cmp	r1, #0
   32564:	beq	325a4 <fputs@plt+0x211f0>
   32568:	mov	r0, #9
   3256c:	str	r0, [r4, #80]	; 0x50
   32570:	mov	r0, #9
   32574:	bl	18fd4 <fputs@plt+0x7c20>
   32578:	mov	r1, r0
   3257c:	mov	r0, r4
   32580:	bl	30bb0 <fputs@plt+0x1f7fc>
   32584:	mov	r6, #1
   32588:	b	327ec <fputs@plt+0x21438>
   3258c:	mov	r1, #0
   32590:	add	r0, r0, #1
   32594:	str	r0, [r4, #76]	; 0x4c
   32598:	str	r1, [r4, #80]	; 0x50
   3259c:	mov	r6, #101	; 0x65
   325a0:	b	327ec <fputs@plt+0x21438>
   325a4:	cmp	r0, ip
   325a8:	bge	325b4 <fputs@plt+0x21200>
   325ac:	add	r1, r4, #4
   325b0:	b	325e0 <fputs@plt+0x2122c>
   325b4:	sub	r0, r0, ip
   325b8:	ldr	r1, [sl]
   325bc:	ldr	r3, [r1, #4]
   325c0:	cmp	r0, r3
   325c4:	blt	325e0 <fputs@plt+0x2122c>
   325c8:	add	r7, sl, #4
   325cc:	sub	r0, r0, r3
   325d0:	ldr	r1, [r7], #4
   325d4:	ldr	r3, [r1, #4]
   325d8:	cmp	r0, r3
   325dc:	bge	325cc <fputs@plt+0x21218>
   325e0:	ldr	r1, [r1]
   325e4:	add	r2, r0, r0, lsl #2
   325e8:	add	r5, r1, r2, lsl #2
   325ec:	cmp	r6, #1
   325f0:	bne	326c4 <fputs@plt+0x21310>
   325f4:	mov	r6, lr
   325f8:	mov	r1, #4
   325fc:	strh	r1, [r9, #48]	; 0x30
   32600:	asr	r1, r0, #31
   32604:	strd	r0, [r8]
   32608:	movw	r0, #2562	; 0xa02
   3260c:	strh	r0, [r9, #88]	; 0x58
   32610:	ldrb	r0, [r5]
   32614:	bl	38644 <fputs@plt+0x27290>
   32618:	str	r0, [r9, #96]	; 0x60
   3261c:	bl	1358c <fputs@plt+0x21d8>
   32620:	str	r0, [r9, #92]	; 0x5c
   32624:	mov	r0, #1
   32628:	strb	r0, [r9, #90]	; 0x5a
   3262c:	ldrb	r0, [r5, #1]
   32630:	add	r8, r9, #120	; 0x78
   32634:	cmp	r0, #238	; 0xee
   32638:	bne	326c4 <fputs@plt+0x21310>
   3263c:	mov	ip, #4
   32640:	ldr	r7, [sp, #8]
   32644:	cmp	r7, #0
   32648:	beq	32674 <fputs@plt+0x212c0>
   3264c:	ldr	r1, [r5, #16]
   32650:	mov	r3, #0
   32654:	mov	r0, r6
   32658:	ldr	r2, [sl, r3, lsl #2]
   3265c:	cmp	r2, r1
   32660:	beq	3267c <fputs@plt+0x212c8>
   32664:	add	r3, r3, #1
   32668:	cmp	r3, r7
   3266c:	bcc	32658 <fputs@plt+0x212a4>
   32670:	b	3267c <fputs@plt+0x212c8>
   32674:	mov	r3, #0
   32678:	mov	r0, r6
   3267c:	cmp	r3, r7
   32680:	bne	326c4 <fputs@plt+0x21310>
   32684:	add	r9, ip, r7, lsl #2
   32688:	cmp	r7, #0
   3268c:	mov	r2, r7
   32690:	movwne	r2, #1
   32694:	mov	r1, r9
   32698:	mov	r6, r0
   3269c:	bl	310bc <fputs@plt+0x1fd08>
   326a0:	cmp	r0, #0
   326a4:	bne	326c4 <fputs@plt+0x21310>
   326a8:	ldr	r0, [r5, #16]
   326ac:	ldr	r1, [r6, #16]
   326b0:	str	r0, [r1, r7, lsl #2]
   326b4:	str	r9, [r6, #12]
   326b8:	ldrh	r0, [r6, #8]
   326bc:	orr	r0, r0, #16
   326c0:	strh	r0, [r6, #8]
   326c4:	mov	r0, #4
   326c8:	strh	r0, [r8, #8]
   326cc:	ldr	r2, [r5, #4]
   326d0:	strh	r0, [r8, #48]	; 0x30
   326d4:	asr	r3, r2, #31
   326d8:	strd	r2, [r8]
   326dc:	ldr	r2, [r5, #8]
   326e0:	strh	r0, [r8, #88]	; 0x58
   326e4:	asr	r3, r2, #31
   326e8:	strd	r2, [r8, #40]	; 0x28
   326ec:	ldr	r0, [r5, #12]
   326f0:	asr	r1, r0, #31
   326f4:	strd	r0, [r8, #80]	; 0x50
   326f8:	add	r7, r8, #120	; 0x78
   326fc:	mov	r0, r7
   32700:	mov	r1, #100	; 0x64
   32704:	bl	319d0 <fputs@plt+0x2061c>
   32708:	mov	r6, #1
   3270c:	cmp	r0, #0
   32710:	bne	327ec <fputs@plt+0x21438>
   32714:	movw	r0, #514	; 0x202
   32718:	strh	r0, [r8, #128]	; 0x80
   3271c:	ldr	r1, [r8, #136]	; 0x88
   32720:	ldr	r2, [r8, #144]	; 0x90
   32724:	mov	r0, r5
   32728:	bl	38654 <fputs@plt+0x272a0>
   3272c:	mov	r1, r0
   32730:	ldr	r0, [r8, #136]	; 0x88
   32734:	cmp	r1, r0
   32738:	beq	32758 <fputs@plt+0x213a4>
   3273c:	mov	r0, #0
   32740:	str	r0, [sp]
   32744:	mov	r0, r7
   32748:	mvn	r2, #0
   3274c:	mov	r3, #1
   32750:	bl	18b40 <fputs@plt+0x778c>
   32754:	b	32768 <fputs@plt+0x213b4>
   32758:	bl	1358c <fputs@plt+0x21d8>
   3275c:	str	r0, [r8, #132]	; 0x84
   32760:	mov	r0, #1
   32764:	strb	r0, [r8, #130]	; 0x82
   32768:	ldrb	r0, [r4, #89]	; 0x59
   3276c:	and	r0, r0, #3
   32770:	cmp	r0, #1
   32774:	bne	327c0 <fputs@plt+0x2140c>
   32778:	add	r0, r8, #160	; 0xa0
   3277c:	mov	r1, #4
   32780:	bl	319d0 <fputs@plt+0x2061c>
   32784:	cmp	r0, #0
   32788:	bne	327ec <fputs@plt+0x21438>
   3278c:	mov	r0, #2
   32790:	str	r0, [r8, #172]	; 0xac
   32794:	movw	r0, #514	; 0x202
   32798:	strh	r0, [r8, #168]	; 0xa8
   3279c:	ldrb	r3, [r5, #3]
   327a0:	ldr	r1, [r8, #176]	; 0xb0
   327a4:	movw	r2, #18313	; 0x4789
   327a8:	movt	r2, #8
   327ac:	mov	r0, #3
   327b0:	bl	158b8 <fputs@plt+0x4504>
   327b4:	mov	r0, #1
   327b8:	strb	r0, [r8, #170]	; 0xaa
   327bc:	strh	r0, [r8, #208]	; 0xd0
   327c0:	mov	r0, #0
   327c4:	str	r0, [r4, #80]	; 0x50
   327c8:	ldr	r0, [r4, #8]
   327cc:	add	r0, r0, #40	; 0x28
   327d0:	str	r0, [r4, #20]
   327d4:	ldrb	r0, [r4, #89]	; 0x59
   327d8:	mov	r1, #12
   327dc:	and	r0, r1, r0, lsl #2
   327e0:	rsb	r0, r0, #12
   327e4:	strh	r0, [r4, #84]	; 0x54
   327e8:	mov	r6, #100	; 0x64
   327ec:	mov	r0, r6
   327f0:	sub	sp, fp, #28
   327f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   327f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   327fc:	add	fp, sp, #28
   32800:	sub	sp, sp, #4
   32804:	vpush	{d8}
   32808:	sub	sp, sp, #368	; 0x170
   3280c:	mov	r5, r0
   32810:	ldm	r0, {r6, r7, sl}
   32814:	ldr	r0, [r6, #36]	; 0x24
   32818:	str	r0, [sp, #124]	; 0x7c
   3281c:	mov	r9, r6
   32820:	ldr	r8, [r9, #32]!
   32824:	ldrb	r4, [r6, #66]	; 0x42
   32828:	mov	r0, r5
   3282c:	bl	2fbc4 <fputs@plt+0x1e810>
   32830:	ldr	r0, [r5, #80]	; 0x50
   32834:	mov	r1, #0
   32838:	str	r1, [sp, #136]	; 0x88
   3283c:	cmp	r0, #7
   32840:	str	r7, [sp, #132]	; 0x84
   32844:	bne	32870 <fputs@plt+0x214bc>
   32848:	mov	r0, #0
   3284c:	str	r0, [sp, #116]	; 0x74
   32850:	mov	r0, r6
   32854:	bl	19084 <fputs@plt+0x7cd0>
   32858:	movw	r1, #17839	; 0x45af
   3285c:	movt	r1, #8
   32860:	mov	r0, r5
   32864:	bl	30bb0 <fputs@plt+0x1f7fc>
   32868:	mov	sl, #7
   3286c:	b	328e8 <fputs@plt+0x21534>
   32870:	mov	r1, #0
   32874:	str	r1, [r5, #136]	; 0x88
   32878:	str	r1, [r5, #140]	; 0x8c
   3287c:	str	r1, [r5, #80]	; 0x50
   32880:	str	r5, [sp, #128]	; 0x80
   32884:	str	r1, [r5, #20]
   32888:	mov	r0, #0
   3288c:	str	r0, [sp, #136]	; 0x88
   32890:	str	r1, [r6, #388]	; 0x184
   32894:	ldr	r0, [r6, #248]	; 0xf8
   32898:	cmp	r0, #0
   3289c:	str	r6, [sp, #120]	; 0x78
   328a0:	beq	329d4 <fputs@plt+0x21620>
   328a4:	mov	r0, #0
   328a8:	str	r0, [sp, #116]	; 0x74
   328ac:	ldr	r7, [sp, #132]	; 0x84
   328b0:	ldr	r5, [sp, #128]	; 0x80
   328b4:	ldr	r6, [sp, #120]	; 0x78
   328b8:	ldrb	r0, [r6, #69]	; 0x45
   328bc:	mov	sl, #7
   328c0:	cmp	r0, #0
   328c4:	movweq	sl, #9
   328c8:	str	sl, [r5, #80]	; 0x50
   328cc:	mov	r0, sl
   328d0:	bl	18fd4 <fputs@plt+0x7c20>
   328d4:	mov	r2, r0
   328d8:	movw	r1, #17688	; 0x4518
   328dc:	movt	r1, #8
   328e0:	mov	r0, r5
   328e4:	bl	30bb0 <fputs@plt+0x1f7fc>
   328e8:	ldrb	r0, [r6, #69]	; 0x45
   328ec:	cmp	r0, #0
   328f0:	movne	sl, #7
   328f4:	ldr	r0, [r5, #44]	; 0x2c
   328f8:	cmp	r0, #0
   328fc:	bne	32928 <fputs@plt+0x21574>
   32900:	movw	r0, #3082	; 0xc0a
   32904:	cmp	sl, r0
   32908:	beq	32928 <fputs@plt+0x21574>
   3290c:	mov	r0, sl
   32910:	bl	18fd4 <fputs@plt+0x7c20>
   32914:	mov	r2, r0
   32918:	movw	r1, #17688	; 0x4518
   3291c:	movt	r1, #8
   32920:	mov	r0, r5
   32924:	bl	30bb0 <fputs@plt+0x1f7fc>
   32928:	str	sl, [r5, #80]	; 0x50
   3292c:	mov	r0, r6
   32930:	mov	r1, sl
   32934:	bl	236a4 <fputs@plt+0x122f0>
   32938:	ldr	r0, [r5, #44]	; 0x2c
   3293c:	ldr	r3, [r5, #168]	; 0xa8
   32940:	str	r0, [sp]
   32944:	ldr	r0, [sp, #132]	; 0x84
   32948:	sub	r0, r7, r0
   3294c:	asr	r0, r0, #2
   32950:	movw	r1, #52429	; 0xcccd
   32954:	movt	r1, #52428	; 0xcccc
   32958:	mul	r2, r0, r1
   3295c:	movw	r1, #20288	; 0x4f40
   32960:	movt	r1, #8
   32964:	mov	r0, sl
   32968:	bl	158e8 <fputs@plt+0x4534>
   3296c:	mov	r0, r5
   32970:	bl	2f6f4 <fputs@plt+0x1e340>
   32974:	movw	r0, #3082	; 0xc0a
   32978:	cmp	sl, r0
   3297c:	moveq	r0, r6
   32980:	bleq	19084 <fputs@plt+0x7cd0>
   32984:	mov	sl, #1
   32988:	ldr	r1, [sp, #116]	; 0x74
   3298c:	tst	r1, #255	; 0xff
   32990:	beq	329a4 <fputs@plt+0x215f0>
   32994:	mvn	r0, #0
   32998:	uxtab	r1, r0, r1
   3299c:	mov	r0, r6
   329a0:	bl	396b8 <fputs@plt+0x28304>
   329a4:	ldr	r0, [sp, #124]	; 0x7c
   329a8:	str	r8, [r9]
   329ac:	str	r0, [r9, #4]
   329b0:	ldr	r0, [r5, #124]	; 0x7c
   329b4:	ldr	r1, [sp, #136]	; 0x88
   329b8:	add	r0, r0, r1
   329bc:	str	r0, [r5, #124]	; 0x7c
   329c0:	mov	r0, sl
   329c4:	sub	sp, fp, #40	; 0x28
   329c8:	vpop	{d8}
   329cc:	add	sp, sp, #4
   329d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   329d4:	str	r8, [sp, #100]	; 0x64
   329d8:	str	r9, [sp, #92]	; 0x5c
   329dc:	ldr	r0, [r6, #304]	; 0x130
   329e0:	mov	r1, #0
   329e4:	str	r1, [sp, #76]	; 0x4c
   329e8:	cmp	r0, #0
   329ec:	mov	r0, #0
   329f0:	ldr	r3, [sp, #128]	; 0x80
   329f4:	beq	32a10 <fputs@plt+0x2165c>
   329f8:	ldr	r0, [r6, #312]	; 0x138
   329fc:	ldr	r1, [r3, #124]	; 0x7c
   32a00:	udiv	r2, r1, r0
   32a04:	mul	r2, r2, r0
   32a08:	sub	r1, r2, r1
   32a0c:	add	r0, r0, r1
   32a10:	str	r0, [sp, #84]	; 0x54
   32a14:	ldr	r0, [r3, #76]	; 0x4c
   32a18:	add	r0, r0, r0, lsl #2
   32a1c:	ldr	r1, [sp, #132]	; 0x84
   32a20:	add	r7, r1, r0, lsl #2
   32a24:	add	r0, sp, #144	; 0x90
   32a28:	add	r1, r0, #4
   32a2c:	str	r1, [sp, #64]	; 0x40
   32a30:	add	r1, r3, #160	; 0xa0
   32a34:	str	r1, [sp, #36]	; 0x24
   32a38:	add	r1, r3, #152	; 0x98
   32a3c:	str	r1, [sp, #32]
   32a40:	add	r1, r6, #448	; 0x1c0
   32a44:	str	r1, [sp, #60]	; 0x3c
   32a48:	add	r1, r6, #440	; 0x1b8
   32a4c:	str	r1, [sp, #68]	; 0x44
   32a50:	add	r1, r3, #204	; 0xcc
   32a54:	str	r1, [sp, #48]	; 0x30
   32a58:	add	r1, r3, #144	; 0x90
   32a5c:	str	r1, [sp, #40]	; 0x28
   32a60:	add	r1, r3, #44	; 0x2c
   32a64:	str	r1, [sp, #80]	; 0x50
   32a68:	add	r0, r0, #8
   32a6c:	str	r0, [sp, #44]	; 0x2c
   32a70:	mov	r0, #0
   32a74:	str	r0, [sp, #72]	; 0x48
   32a78:	mov	r0, #0
   32a7c:	str	r0, [sp, #116]	; 0x74
   32a80:	mov	r0, #0
   32a84:	str	r0, [sp, #112]	; 0x70
   32a88:	str	r4, [sp, #96]	; 0x60
   32a8c:	mov	r9, #0
   32a90:	mov	r8, sl
   32a94:	b	32ac8 <fputs@plt+0x21714>
   32a98:	ldr	r9, [sp, #136]	; 0x88
   32a9c:	add	r7, r7, #20
   32aa0:	b	32ac8 <fputs@plt+0x21714>
   32aa4:	ldr	r0, [r7, #8]
   32aa8:	add	r0, r0, r0, lsl #2
   32aac:	ldr	r8, [sp, #108]	; 0x6c
   32ab0:	add	r0, r8, r0, lsl #3
   32ab4:	ldrh	r1, [r0, #8]
   32ab8:	and	r1, r1, #15872	; 0x3e00
   32abc:	orr	r1, r1, #1
   32ac0:	strh	r1, [r0, #8]
   32ac4:	b	32a98 <fputs@plt+0x216e4>
   32ac8:	add	r9, r9, #1
   32acc:	ldrb	r0, [r7]
   32ad0:	cmp	r0, #158	; 0x9e
   32ad4:	bhi	36fe8 <fputs@plt+0x25c34>
   32ad8:	add	r1, pc, #0
   32adc:	ldr	pc, [r1, r0, lsl #2]
   32ae0:	andeq	r3, r3, r0, ror #15
   32ae4:	andeq	r7, r3, r4, lsl #25
   32ae8:	andeq	r3, r3, r0, asr #16
   32aec:	andeq	r3, r3, ip, lsl #19
   32af0:	andeq	r3, r3, ip, lsl r1
   32af4:	andeq	r3, r3, ip, lsl r1
   32af8:	andeq	r3, r3, r4, lsr r1
   32afc:	andeq	r3, r3, r4, lsr r1
   32b00:	andeq	r3, r3, ip, lsr #20
   32b04:	andeq	r3, r3, r0, asr #21
   32b08:	andeq	r3, r3, r4, asr #23
   32b0c:	andeq	r3, r3, r0, ror #23
   32b10:	andeq	r3, r3, r8, lsr #25
   32b14:	andeq	r6, r3, ip, asr r4
   32b18:	muleq	r3, r8, sp
   32b1c:	ldrdeq	r3, [r3], -r4
   32b20:	strdeq	r3, [r3], -ip
   32b24:	andeq	r3, r3, r8, lsr #28
   32b28:	andeq	r3, r3, ip, asr lr
   32b2c:	andeq	r3, r3, r8, lsr #29
   32b30:	strdeq	r3, [r3], -ip
   32b34:	andeq	r3, r3, r4, lsl pc
   32b38:			; <UNDEFINED> instruction: 0x00033fb0
   32b3c:	andeq	r3, r3, r4, asr #31
   32b40:	muleq	r3, ip, lr
   32b44:	ldrdeq	r3, [r3], -ip
   32b48:	andeq	r4, r3, r8, lsr r0
   32b4c:	andeq	r4, r3, r8, asr r0
   32b50:	muleq	r3, r4, r0
   32b54:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   32b58:	andeq	r4, r3, r0, lsr r1
   32b5c:	muleq	r3, r8, r1
   32b60:			; <UNDEFINED> instruction: 0x000341b4
   32b64:	andeq	r7, r3, r4, ror #25
   32b68:	ldrdeq	r4, [r3], -r8
   32b6c:	andeq	r4, r3, r0, lsl #4
   32b70:	andeq	r4, r3, r0, ror r2
   32b74:	andeq	r4, r3, r8, lsl #7
   32b78:	andeq	r4, r3, r0, asr #7
   32b7c:	andeq	r4, r3, r4, lsl #8
   32b80:	andeq	r4, r3, r8, lsr #8
   32b84:	andeq	r4, r3, ip, ror #8
   32b88:	andeq	r4, r3, r8, ror r4
   32b8c:	andeq	r4, r3, ip, lsl r5
   32b90:	andeq	r4, r3, r0, asr #10
   32b94:	andeq	r3, r3, r8, ror #2
   32b98:	andeq	r3, r3, r8, ror #2
   32b9c:	andeq	r4, r3, r8, ror #10
   32ba0:			; <UNDEFINED> instruction: 0x000345bc
   32ba4:	andeq	r4, r3, r0, lsl #12
   32ba8:	andeq	r4, r3, r4, asr r7
   32bac:	andeq	r4, r3, r4, lsr #15
   32bb0:	ldrdeq	r4, [r3], -ip
   32bb4:	andeq	r4, r3, ip, lsr #16
   32bb8:	andeq	r4, r3, r4, asr r8
   32bbc:	andeq	r4, r3, r4, asr r8
   32bc0:			; <UNDEFINED> instruction: 0x000331b8
   32bc4:			; <UNDEFINED> instruction: 0x000331b8
   32bc8:	andeq	r4, r3, r8, lsl r9
   32bcc:	andeq	r4, r3, r8, ror r9
   32bd0:	andeq	r4, r3, r4, lsr #19
   32bd4:	andeq	r4, r3, r8, ror #19
   32bd8:	andeq	r6, r3, r8, ror #31
   32bdc:	andeq	r2, r3, ip, lsr #29
   32be0:	andeq	r2, r3, ip, lsr #29
   32be4:	andeq	r2, r3, ip, lsr #29
   32be8:	andeq	r2, r3, ip, lsr #29
   32bec:	andeq	r3, r3, r0, ror r0
   32bf0:	andeq	r3, r3, r0, ror r0
   32bf4:	andeq	r3, r3, r0, ror r0
   32bf8:	andeq	r4, r3, r8, lsl sl
   32bfc:	andeq	r3, r3, r4, lsr #5
   32c00:	andeq	r3, r3, r4, lsr #5
   32c04:			; <UNDEFINED> instruction: 0x00034ab0
   32c08:	andeq	r4, r3, r8, ror #21
   32c0c:	andeq	r3, r3, ip, lsr r3
   32c10:	andeq	r4, r3, r4, ror #22
   32c14:	andeq	r4, r3, r0, lsl #23
   32c18:	andeq	r2, r3, ip, asr sp
   32c1c:	andeq	r2, r3, ip, asr sp
   32c20:	andeq	r2, r3, ip, asr sp
   32c24:	andeq	r2, r3, ip, asr sp
   32c28:	andeq	r2, r3, ip, asr sp
   32c2c:	andeq	r2, r3, ip, asr sp
   32c30:	andeq	r3, r3, ip, lsr r3
   32c34:	andeq	r2, r3, r8, ror #30
   32c38:	andeq	r2, r3, r8, ror #30
   32c3c:	andeq	r2, r3, r8, ror #30
   32c40:	andeq	r2, r3, r8, ror #30
   32c44:	strdeq	r2, [r3], -r0
   32c48:	strdeq	r2, [r3], -r0
   32c4c:	strdeq	r2, [r3], -r0
   32c50:	strdeq	r2, [r3], -r0
   32c54:	strdeq	r2, [r3], -r0
   32c58:	muleq	r3, ip, fp
   32c5c:	andeq	r4, r3, ip, lsr sp
   32c60:	andeq	r4, r3, r4, ror sp
   32c64:			; <UNDEFINED> instruction: 0x00034db8
   32c68:	andeq	r4, r3, r0, lsl #30
   32c6c:	andeq	r4, r3, r0, lsr #30
   32c70:	andeq	r4, r3, r8, ror #30
   32c74:	andeq	r3, r3, r8, ror r3
   32c78:	andeq	r3, r3, r8, ror r3
   32c7c:			; <UNDEFINED> instruction: 0x00034fb0
   32c80:	andeq	r4, r3, ip, ror #31
   32c84:	andeq	r5, r3, r8, lsr #32
   32c88:	andeq	r3, r3, r4, asr #7
   32c8c:	andeq	r3, r3, r4, asr #7
   32c90:	ldrdeq	r3, [r3], -r4
   32c94:	andeq	r3, r3, r0, lsl r4
   32c98:	andeq	r3, r3, r0, lsl r4
   32c9c:	andeq	r5, r3, r8, lsl #1
   32ca0:	muleq	r3, r0, r4
   32ca4:	muleq	r3, r0, r4
   32ca8:	ldrdeq	r2, [r3], -r8
   32cac:	ldrdeq	r2, [r3], -r8
   32cb0:	ldrdeq	r2, [r3], -r8
   32cb4:	ldrdeq	r2, [r3], -r8
   32cb8:	andeq	r5, r3, r4, lsr #2
   32cbc:	andeq	r5, r3, r8, asr #3
   32cc0:	andeq	r5, r3, ip, asr r2
   32cc4:	ldrdeq	r3, [r3], -r0
   32cc8:	ldrdeq	r3, [r3], -r0
   32ccc:	andeq	r5, r3, ip, lsl #5
   32cd0:	andeq	r5, r3, ip, asr #6
   32cd4:	andeq	r5, r3, r8, ror #6
   32cd8:	andeq	r5, r3, r0, lsl #7
   32cdc:	muleq	r3, r8, r3
   32ce0:			; <UNDEFINED> instruction: 0x000353b0
   32ce4:	andeq	r5, r3, r0, ror r4
   32ce8:	andeq	r5, r3, r8, asr #9
   32cec:	andeq	r5, r3, r8, lsl r5
   32cf0:	andeq	r5, r3, r0, lsr #11
   32cf4:	andeq	r5, r3, ip, lsr #14
   32cf8:	andeq	r5, r3, r4, asr r7
   32cfc:	andeq	r5, r3, r0, lsr #15
   32d00:	andeq	r5, r3, r8, asr #15
   32d04:	strdeq	r5, [r3], -r8
   32d08:	andeq	r5, r3, r8, ror r8
   32d0c:	muleq	r3, ip, r8
   32d10:	andeq	r5, r3, r4, lsl r9
   32d14:	andeq	r5, r3, r4, asr #18
   32d18:	andeq	r5, r3, ip, ror #18
   32d1c:	muleq	r3, ip, r9
   32d20:	andeq	r5, r3, ip, lsl #20
   32d24:	andeq	r5, r3, r0, asr #22
   32d28:	andeq	r5, r3, r0, lsl #23
   32d2c:	andeq	r5, r3, r0, asr #23
   32d30:	andeq	r5, r3, r4, ror #23
   32d34:	andeq	r5, r3, r0, lsr #24
   32d38:	andeq	r5, r3, ip, asr ip
   32d3c:	andeq	r5, r3, r4, ror #25
   32d40:	andeq	r5, r3, r0, lsr #26
   32d44:	andeq	r5, r3, r0, asr #27
   32d48:	strdeq	r5, [r3], -r8
   32d4c:	andeq	r5, r3, r0, ror lr
   32d50:	ldrdeq	r5, [r3], -r8
   32d54:	andeq	r5, r3, r8, lsl #30
   32d58:	andeq	r5, r3, r0, asr pc
   32d5c:	str	r9, [sp, #136]	; 0x88
   32d60:	ldr	r0, [r7, #4]
   32d64:	add	r0, r0, r0, lsl #2
   32d68:	mov	r1, r7
   32d6c:	add	r7, r8, r0, lsl #3
   32d70:	mov	r2, r8
   32d74:	mov	r8, r7
   32d78:	ldrh	r6, [r8, #8]!
   32d7c:	ldr	r0, [r1, #12]
   32d80:	add	r0, r0, r0, lsl #2
   32d84:	str	r2, [sp, #108]	; 0x6c
   32d88:	add	r5, r2, r0, lsl #3
   32d8c:	mov	r9, r5
   32d90:	ldrh	r4, [r9, #8]!
   32d94:	mov	sl, r1
   32d98:	ldrb	r0, [r1, #3]
   32d9c:	orr	r1, r4, r6
   32da0:	tst	r1, #1
   32da4:	bne	33100 <fputs@plt+0x21d4c>
   32da8:	and	r0, r0, #71	; 0x47
   32dac:	cmp	r0, #67	; 0x43
   32db0:	bcc	33544 <fputs@plt+0x22190>
   32db4:	and	r0, r6, #14
   32db8:	cmp	r0, #2
   32dbc:	bne	32dcc <fputs@plt+0x21a18>
   32dc0:	mov	r0, r7
   32dc4:	mov	r1, #0
   32dc8:	bl	1a188 <fputs@plt+0x8dd4>
   32dcc:	and	r0, r4, #14
   32dd0:	cmp	r0, #2
   32dd4:	bne	335b4 <fputs@plt+0x22200>
   32dd8:	mov	r0, r5
   32ddc:	mov	r1, #0
   32de0:	bl	1a188 <fputs@plt+0x8dd4>
   32de4:	tst	r6, #16384	; 0x4000
   32de8:	bne	335bc <fputs@plt+0x22208>
   32dec:	b	335cc <fputs@plt+0x22218>
   32df0:	str	r9, [sp, #136]	; 0x88
   32df4:	ldr	r0, [r7, #4]
   32df8:	add	r0, r0, r0, lsl #2
   32dfc:	add	r5, r8, r0, lsl #3
   32e00:	mov	r0, r5
   32e04:	bl	38a78 <fputs@plt+0x276c4>
   32e08:	mov	r9, r0
   32e0c:	ldr	r0, [r7, #8]
   32e10:	add	r0, r0, r0, lsl #2
   32e14:	add	sl, r8, r0, lsl #3
   32e18:	mov	r0, sl
   32e1c:	bl	38a78 <fputs@plt+0x276c4>
   32e20:	ldrh	r2, [r5, #8]
   32e24:	ldrh	r1, [sl, #8]
   32e28:	orr	r3, r1, r2
   32e2c:	str	r7, [sp, #104]	; 0x68
   32e30:	ldr	r1, [r7, #12]
   32e34:	add	r1, r1, r1, lsl #2
   32e38:	mov	r2, r8
   32e3c:	add	r7, r8, r1, lsl #3
   32e40:	tst	r3, #1
   32e44:	bne	36ce0 <fputs@plt+0x2592c>
   32e48:	and	r1, r9, r0
   32e4c:	tst	r1, #4
   32e50:	beq	3618c <fputs@plt+0x24dd8>
   32e54:	ldm	r5, {r3, ip}
   32e58:	ldr	r2, [sl]
   32e5c:	ldr	r1, [sl, #4]
   32e60:	str	r1, [sp, #148]	; 0x94
   32e64:	str	r2, [sp, #144]	; 0x90
   32e68:	ldr	r6, [sp, #104]	; 0x68
   32e6c:	ldrb	r6, [r6]
   32e70:	sub	r6, r6, #89	; 0x59
   32e74:	cmp	r6, #3
   32e78:	bhi	36ba0 <fputs@plt+0x257ec>
   32e7c:	add	r4, pc, #4
   32e80:	str	r0, [sp, #108]	; 0x6c
   32e84:	ldr	pc, [r4, r6, lsl #2]
   32e88:	muleq	r3, r8, lr
   32e8c:	ldrdeq	r6, [r3], -r4
   32e90:	andeq	r6, r3, r8, ror #23
   32e94:	andeq	r6, r3, r0, lsr #26
   32e98:	add	r0, sp, #144	; 0x90
   32e9c:	mov	r2, r3
   32ea0:	mov	r3, ip
   32ea4:	bl	38aa0 <fputs@plt+0x276ec>
   32ea8:	b	36bf8 <fputs@plt+0x25844>
   32eac:	str	r8, [sp, #108]	; 0x6c
   32eb0:	ldr	r0, [r7, #4]
   32eb4:	ldr	r1, [sp, #128]	; 0x80
   32eb8:	ldr	r1, [r1, #56]	; 0x38
   32ebc:	ldr	r5, [r1, r0, lsl #2]
   32ec0:	ldrb	sl, [r7]
   32ec4:	mov	r0, #0
   32ec8:	strb	r0, [r5, #2]
   32ecc:	ldrb	r0, [r5, #4]
   32ed0:	cmp	r0, #0
   32ed4:	str	r7, [sp, #104]	; 0x68
   32ed8:	beq	335fc <fputs@plt+0x22248>
   32edc:	mov	r6, r9
   32ee0:	ldr	r0, [r7, #12]
   32ee4:	add	r0, r0, r0, lsl #2
   32ee8:	ldr	r1, [sp, #108]	; 0x6c
   32eec:	add	r4, r1, r0, lsl #3
   32ef0:	mov	r7, r4
   32ef4:	ldrh	r0, [r7, #8]!
   32ef8:	and	r0, r0, #14
   32efc:	cmp	r0, #2
   32f00:	bne	32f10 <fputs@plt+0x21b5c>
   32f04:	mov	r0, r4
   32f08:	mov	r1, #0
   32f0c:	bl	1a188 <fputs@plt+0x8dd4>
   32f10:	mov	r0, r4
   32f14:	bl	18788 <fputs@plt+0x73d4>
   32f18:	mov	r8, r0
   32f1c:	mov	r9, r1
   32f20:	ldrh	r0, [r7]
   32f24:	tst	r0, #4
   32f28:	bne	36d88 <fputs@plt+0x259d4>
   32f2c:	tst	r0, #8
   32f30:	ldr	r7, [sp, #104]	; 0x68
   32f34:	beq	36e7c <fputs@plt+0x25ac8>
   32f38:	mov	r0, r8
   32f3c:	mov	r1, r9
   32f40:	bl	7d9f8 <fputs@plt+0x6c644>
   32f44:	vldr	d16, [r4]
   32f48:	vmov	d17, r0, r1
   32f4c:	vcmpe.f64	d16, d17
   32f50:	vmrs	APSR_nzcv, fpscr
   32f54:	bpl	36d78 <fputs@plt+0x259c4>
   32f58:	and	r0, sl, #1
   32f5c:	add	r0, sl, r0
   32f60:	sub	sl, r0, #1
   32f64:	b	36d88 <fputs@plt+0x259d4>
   32f68:	ldmib	r7, {r0, r1, r2}
   32f6c:	add	r0, r0, r0, lsl #2
   32f70:	add	r4, r8, r0, lsl #3
   32f74:	ldrh	r3, [r4, #8]
   32f78:	add	r0, r1, r1, lsl #2
   32f7c:	add	r0, r8, r0, lsl #3
   32f80:	ldrh	r1, [r0, #8]
   32f84:	orr	r1, r1, r3
   32f88:	add	r2, r2, r2, lsl #2
   32f8c:	mov	sl, r8
   32f90:	add	r6, r8, r2, lsl #3
   32f94:	tst	r1, #1
   32f98:	bne	33530 <fputs@plt+0x2217c>
   32f9c:	str	r9, [sp, #136]	; 0x88
   32fa0:	bl	18788 <fputs@plt+0x73d4>
   32fa4:	mov	r8, r0
   32fa8:	mov	r5, r1
   32fac:	mov	r0, r4
   32fb0:	bl	18788 <fputs@plt+0x73d4>
   32fb4:	mov	r4, r7
   32fb8:	ldrb	r2, [r7]
   32fbc:	cmp	r2, #86	; 0x56
   32fc0:	beq	36548 <fputs@plt+0x25194>
   32fc4:	cmp	r2, #85	; 0x55
   32fc8:	bne	36554 <fputs@plt+0x251a0>
   32fcc:	and	r8, r0, r8
   32fd0:	and	r5, r1, r5
   32fd4:	b	376cc <fputs@plt+0x26318>
   32fd8:	ldr	r0, [r7, #4]
   32fdc:	ldr	r5, [sp, #128]	; 0x80
   32fe0:	ldr	r1, [r5, #56]	; 0x38
   32fe4:	ldr	r1, [r1, r0, lsl #2]
   32fe8:	ldr	r0, [r1, #24]
   32fec:	str	r0, [sp, #144]	; 0x90
   32ff0:	ldr	r0, [r7, #12]
   32ff4:	ldr	r2, [r7, #16]
   32ff8:	strh	r2, [sp, #152]	; 0x98
   32ffc:	ldrb	r2, [r7]
   33000:	mov	r3, #0
   33004:	cmp	r2, #116	; 0x74
   33008:	mov	r2, #0
   3300c:	mvncc	r2, #0
   33010:	strb	r2, [sp, #154]	; 0x9a
   33014:	mov	r2, #0
   33018:	str	r2, [sp, #112]	; 0x70
   3301c:	str	r3, [fp, #-80]	; 0xffffffb0
   33020:	add	r0, r0, r0, lsl #2
   33024:	add	r0, r8, r0, lsl #3
   33028:	str	r0, [sp, #148]	; 0x94
   3302c:	add	r2, sp, #144	; 0x90
   33030:	sub	r3, fp, #80	; 0x50
   33034:	ldr	r6, [sp, #120]	; 0x78
   33038:	mov	r0, r6
   3303c:	bl	3ae00 <fputs@plt+0x29a4c>
   33040:	mov	sl, r0
   33044:	ldrb	r1, [r7]
   33048:	ldr	r2, [fp, #-80]	; 0xffffffb0
   3304c:	add	r0, r2, #1
   33050:	tst	r1, #1
   33054:	rsbeq	r0, r2, #0
   33058:	str	r0, [fp, #-80]	; 0xffffffb0
   3305c:	cmp	sl, #0
   33060:	bne	37f90 <fputs@plt+0x26bdc>
   33064:	cmp	r0, #0
   33068:	bgt	36e84 <fputs@plt+0x25ad0>
   3306c:	b	36fe8 <fputs@plt+0x25c34>
   33070:	ldr	r0, [r7, #4]
   33074:	ldr	r2, [r7, #12]
   33078:	ldr	r1, [r7, #16]
   3307c:	ldr	r3, [sp, #128]	; 0x80
   33080:	ldr	r3, [r3, #56]	; 0x38
   33084:	ldr	r6, [r3, r0, lsl #2]
   33088:	mov	r0, #0
   3308c:	str	r0, [fp, #-52]	; 0xffffffcc
   33090:	add	r0, r2, r2, lsl #2
   33094:	str	r8, [sp, #108]	; 0x6c
   33098:	add	r4, r8, r0, lsl #3
   3309c:	ldr	r0, [r6, #24]
   330a0:	cmp	r1, #1
   330a4:	blt	33744 <fputs@plt+0x22390>
   330a8:	strh	r1, [fp, #-72]	; 0xffffffb8
   330ac:	str	r0, [fp, #-80]	; 0xffffffb0
   330b0:	str	r4, [fp, #-76]	; 0xffffffb4
   330b4:	sub	r5, fp, #80	; 0x50
   330b8:	movw	r0, #65535	; 0xffff
   330bc:	tst	r1, r0
   330c0:	beq	33784 <fputs@plt+0x223d0>
   330c4:	mov	r8, r7
   330c8:	mov	r4, #0
   330cc:	mov	r7, #0
   330d0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   330d4:	add	r0, r0, r4
   330d8:	ldrb	r1, [r0, #9]
   330dc:	tst	r1, #64	; 0x40
   330e0:	blne	185ec <fputs@plt+0x7238>
   330e4:	add	r4, r4, #40	; 0x28
   330e8:	add	r7, r7, #1
   330ec:	ldrh	r0, [fp, #-72]	; 0xffffffb8
   330f0:	cmp	r7, r0
   330f4:	bcc	330d0 <fputs@plt+0x21d1c>
   330f8:	mov	r7, r8
   330fc:	b	33784 <fputs@plt+0x223d0>
   33100:	tst	r0, #128	; 0x80
   33104:	bne	336ac <fputs@plt+0x222f8>
   33108:	tst	r0, #32
   3310c:	mov	r7, sl
   33110:	bne	32aa4 <fputs@plt+0x216f0>
   33114:	tst	r0, #16
   33118:	b	36324 <fputs@plt+0x24f70>
   3311c:	ldr	r0, [r7, #4]
   33120:	ldr	r1, [sp, #128]	; 0x80
   33124:	ldr	r1, [r1, #56]	; 0x38
   33128:	ldr	r0, [r1, r0, lsl #2]
   3312c:	cmp	r0, #0
   33130:	beq	36fe8 <fputs@plt+0x25c34>
   33134:	str	r9, [sp, #136]	; 0x88
   33138:	mov	r6, r8
   3313c:	ldr	r0, [r7, #4]
   33140:	ldr	r1, [r7, #12]
   33144:	ldr	r2, [r7, #16]
   33148:	ldr	r5, [sp, #128]	; 0x80
   3314c:	ldr	r3, [r5, #56]	; 0x38
   33150:	ldr	r4, [r3, r0, lsl #2]
   33154:	str	r1, [sp, #140]	; 0x8c
   33158:	ldr	r0, [r4, #16]
   3315c:	add	r1, sp, #140	; 0x8c
   33160:	blx	r2
   33164:	b	339bc <fputs@plt+0x22608>
   33168:	ldr	r0, [r7, #4]
   3316c:	add	r0, r0, r0, lsl #2
   33170:	add	r0, r8, r0, lsl #3
   33174:	ldrb	r1, [r0, #8]
   33178:	tst	r1, #1
   3317c:	bne	35fc4 <fputs@plt+0x24c10>
   33180:	bl	186fc <fputs@plt+0x7348>
   33184:	mov	r0, #0
   33188:	vcmp.f64	d0, #0.0
   3318c:	vmrs	APSR_nzcv, fpscr
   33190:	mov	r1, #0
   33194:	movwne	r1, #1
   33198:	ldrb	r2, [r7]
   3319c:	cmp	r2, #46	; 0x2e
   331a0:	bne	35fc8 <fputs@plt+0x24c14>
   331a4:	vcmp.f64	d0, #0.0
   331a8:	vmrs	APSR_nzcv, fpscr
   331ac:	movweq	r0, #1
   331b0:	mov	r1, r0
   331b4:	b	35fc8 <fputs@plt+0x24c14>
   331b8:	mov	r4, r8
   331bc:	str	r9, [sp, #136]	; 0x88
   331c0:	ldmib	r7, {r1, r2}
   331c4:	mov	r0, #0
   331c8:	str	r0, [sp]
   331cc:	ldr	r0, [sp, #128]	; 0x80
   331d0:	mvn	r3, #0
   331d4:	bl	396f0 <fputs@plt+0x2833c>
   331d8:	cmp	r0, #0
   331dc:	ldr	r8, [sp, #100]	; 0x64
   331e0:	beq	37f84 <fputs@plt+0x26bd0>
   331e4:	mov	r5, r0
   331e8:	mov	r9, r4
   331ec:	mov	r0, #1
   331f0:	strb	r0, [r5, #2]
   331f4:	ldrb	r0, [r5, #5]
   331f8:	orr	r0, r0, #1
   331fc:	strb	r0, [r5, #5]
   33200:	ldr	r2, [sp, #120]	; 0x78
   33204:	ldr	r0, [r2]
   33208:	ldrb	r1, [r7, #3]
   3320c:	movw	r3, #1054	; 0x41e
   33210:	orr	r1, r1, #5
   33214:	stm	sp, {r1, r3}
   33218:	add	r6, r5, #20
   3321c:	mov	r1, #0
   33220:	mov	r3, r6
   33224:	bl	2385c <fputs@plt+0x124a8>
   33228:	cmp	r0, #0
   3322c:	bne	37f48 <fputs@plt+0x26b94>
   33230:	ldr	r0, [r6]
   33234:	mov	r1, #1
   33238:	bl	16f64 <fputs@plt+0x5bb0>
   3323c:	cmp	r0, #0
   33240:	bne	37f48 <fputs@plt+0x26b94>
   33244:	ldr	r4, [r7, #16]
   33248:	cmp	r4, #0
   3324c:	beq	364f0 <fputs@plt+0x2513c>
   33250:	ldr	r0, [r6]
   33254:	ldrb	r1, [r7, #3]
   33258:	orr	r2, r1, #2
   3325c:	add	r1, sp, #144	; 0x90
   33260:	bl	39854 <fputs@plt+0x284a0>
   33264:	mov	sl, r0
   33268:	cmp	r0, #0
   3326c:	bne	33298 <fputs@plt+0x21ee4>
   33270:	str	r4, [r5, #24]
   33274:	ldr	r0, [r5, #16]
   33278:	ldr	r3, [r5, #20]
   3327c:	ldr	r1, [sp, #144]	; 0x90
   33280:	str	r0, [sp]
   33284:	mov	r0, r3
   33288:	mov	r2, #4
   3328c:	mov	r3, r4
   33290:	bl	39808 <fputs@plt+0x28454>
   33294:	mov	sl, r0
   33298:	mov	r0, #0
   3329c:	strb	r0, [r5, #4]
   332a0:	b	36518 <fputs@plt+0x25164>
   332a4:	ldr	r0, [r7, #4]
   332a8:	add	r0, r0, r0, lsl #2
   332ac:	add	r0, r8, r0, lsl #3
   332b0:	ldrb	r1, [r0, #8]
   332b4:	mov	r4, #2
   332b8:	tst	r1, #1
   332bc:	mov	r5, #2
   332c0:	bne	332d0 <fputs@plt+0x21f1c>
   332c4:	bl	18788 <fputs@plt+0x73d4>
   332c8:	orrs	r5, r0, r1
   332cc:	movwne	r5, #1
   332d0:	ldr	r0, [r7, #8]
   332d4:	add	r0, r0, r0, lsl #2
   332d8:	add	r0, r8, r0, lsl #3
   332dc:	ldrb	r1, [r0, #8]
   332e0:	tst	r1, #1
   332e4:	bne	332f4 <fputs@plt+0x21f40>
   332e8:	bl	18788 <fputs@plt+0x73d4>
   332ec:	orrs	r4, r0, r1
   332f0:	movwne	r4, #1
   332f4:	ldrb	r0, [r7]
   332f8:	movw	r1, #4680	; 0x1248
   332fc:	movt	r1, #8
   33300:	movw	r2, #4689	; 0x1251
   33304:	movt	r2, #8
   33308:	cmp	r0, #72	; 0x48
   3330c:	moveq	r2, r1
   33310:	add	r0, r5, r5, lsl #1
   33314:	add	r0, r4, r0
   33318:	ldrb	r0, [r2, r0]
   3331c:	ldr	r1, [r7, #12]
   33320:	cmp	r0, #2
   33324:	bne	35fd4 <fputs@plt+0x24c20>
   33328:	add	r0, r1, r1, lsl #2
   3332c:	add	r0, r8, r0, lsl #3
   33330:	ldrh	r1, [r0, #8]
   33334:	and	r1, r1, #15872	; 0x3e00
   33338:	b	34050 <fputs@plt+0x22c9c>
   3333c:	mov	r6, r9
   33340:	ldr	r2, [r7, #4]
   33344:	ldr	r1, [r7, #8]
   33348:	str	r7, [sp, #104]	; 0x68
   3334c:	ldr	r4, [r7, #12]
   33350:	ldr	r3, [sp, #128]	; 0x80
   33354:	ldr	r3, [r3, #56]	; 0x38
   33358:	ldr	r5, [r3, r2, lsl #2]
   3335c:	cmp	r0, #75	; 0x4b
   33360:	bne	36000 <fputs@plt+0x24c4c>
   33364:	add	r0, r4, r4, lsl #2
   33368:	mov	r2, r8
   3336c:	ldr	r4, [r2, r0, lsl #3]!
   33370:	ldr	r9, [r2, #4]
   33374:	b	36004 <fputs@plt+0x24c50>
   33378:	str	r9, [sp, #136]	; 0x88
   3337c:	str	r8, [sp, #108]	; 0x6c
   33380:	ldmib	r7, {r0, r5}
   33384:	ldr	r1, [sp, #128]	; 0x80
   33388:	ldr	r1, [r1, #56]	; 0x38
   3338c:	ldr	r4, [r1, r0, lsl #2]
   33390:	ldr	r9, [r4, #16]
   33394:	ldrb	r0, [r4, #4]
   33398:	cmp	r0, #0
   3339c:	beq	36238 <fputs@plt+0x24e84>
   333a0:	sub	r1, fp, #80	; 0x50
   333a4:	mov	r0, r9
   333a8:	bl	39054 <fputs@plt+0x27ca0>
   333ac:	ldr	r6, [sp, #120]	; 0x78
   333b0:	ldr	r0, [r6, #92]	; 0x5c
   333b4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   333b8:	cmp	r1, r0
   333bc:	bls	36264 <fputs@plt+0x24eb0>
   333c0:	b	37fa8 <fputs@plt+0x26bf4>
   333c4:	ldr	r1, [sp, #128]	; 0x80
   333c8:	ldr	r0, [r1, #116]	; 0x74
   333cc:	add	r0, r0, #1
   333d0:	str	r0, [r1, #116]	; 0x74
   333d4:	str	r9, [sp, #136]	; 0x88
   333d8:	ldr	r0, [r7, #4]
   333dc:	ldr	r5, [sp, #128]	; 0x80
   333e0:	ldr	r1, [r5, #56]	; 0x38
   333e4:	ldr	r4, [r1, r0, lsl #2]
   333e8:	mov	r0, #1
   333ec:	str	r0, [sp, #144]	; 0x90
   333f0:	ldrb	r0, [r4]
   333f4:	cmp	r0, #1
   333f8:	bne	336f8 <fputs@plt+0x22344>
   333fc:	add	r1, sp, #144	; 0x90
   33400:	mov	r0, r4
   33404:	bl	3a968 <fputs@plt+0x295b4>
   33408:	mov	sl, r0
   3340c:	b	33714 <fputs@plt+0x22360>
   33410:	str	r9, [sp, #136]	; 0x88
   33414:	ldmib	r7, {r0, r1}
   33418:	ldr	r2, [sp, #128]	; 0x80
   3341c:	ldr	r2, [r2, #56]	; 0x38
   33420:	ldr	r4, [r2, r0, lsl #2]
   33424:	add	r0, r1, r1, lsl #2
   33428:	str	r8, [sp, #108]	; 0x6c
   3342c:	add	r5, r8, r0, lsl #3
   33430:	ldrb	r0, [r7, #3]
   33434:	tst	r0, #1
   33438:	ldrne	r1, [sp, #128]	; 0x80
   3343c:	ldrne	r0, [r1, #92]	; 0x5c
   33440:	addne	r0, r0, #1
   33444:	strne	r0, [r1, #92]	; 0x5c
   33448:	ldrb	r0, [r5, #9]
   3344c:	tst	r0, #64	; 0x40
   33450:	ldr	r8, [sp, #124]	; 0x7c
   33454:	ldr	r6, [sp, #120]	; 0x78
   33458:	beq	3346c <fputs@plt+0x220b8>
   3345c:	mov	r0, r5
   33460:	bl	185ec <fputs@plt+0x7238>
   33464:	cmp	r0, #0
   33468:	bne	3818c <fputs@plt+0x26dd8>
   3346c:	ldrb	r0, [r7]
   33470:	cmp	r0, #109	; 0x6d
   33474:	bne	3611c <fputs@plt+0x24d68>
   33478:	mov	r0, r4
   3347c:	mov	r1, r5
   33480:	bl	3aa8c <fputs@plt+0x296d8>
   33484:	mov	sl, r0
   33488:	ldr	r9, [sp, #136]	; 0x88
   3348c:	b	3617c <fputs@plt+0x24dc8>
   33490:	ldr	r0, [r7, #4]
   33494:	ldr	r5, [sp, #128]	; 0x80
   33498:	ldr	r1, [r5, #56]	; 0x38
   3349c:	ldr	r4, [r1, r0, lsl #2]
   334a0:	mov	r0, r4
   334a4:	bl	3a93c <fputs@plt+0x29588>
   334a8:	cmp	r0, #0
   334ac:	bne	37fdc <fputs@plt+0x26c28>
   334b0:	ldrb	r0, [r4, #2]
   334b4:	cmp	r0, #0
   334b8:	beq	363b0 <fputs@plt+0x24ffc>
   334bc:	ldr	r0, [r7, #8]
   334c0:	add	r0, r0, r0, lsl #2
   334c4:	add	r0, r8, r0, lsl #3
   334c8:	bl	18d90 <fputs@plt+0x79dc>
   334cc:	b	36b70 <fputs@plt+0x257bc>
   334d0:	ldr	r5, [sp, #128]	; 0x80
   334d4:	mov	r0, r5
   334d8:	mov	r1, r7
   334dc:	bl	3895c <fputs@plt+0x275a8>
   334e0:	mov	r4, r0
   334e4:	mov	r1, #0
   334e8:	mov	r0, #0
   334ec:	str	r0, [sp, #112]	; 0x70
   334f0:	str	r1, [sp, #144]	; 0x90
   334f4:	ldrb	r0, [r7]
   334f8:	mov	r2, #2
   334fc:	cmp	r0, #122	; 0x7a
   33500:	movweq	r2, #1
   33504:	ldr	r0, [r7, #4]
   33508:	ldr	r6, [sp, #120]	; 0x78
   3350c:	ldr	r1, [r6, #16]
   33510:	add	r0, r1, r0, lsl #4
   33514:	ldr	r0, [r0, #4]
   33518:	add	r1, sp, #144	; 0x90
   3351c:	bl	39854 <fputs@plt+0x284a0>
   33520:	cmp	r0, #0
   33524:	bne	37f8c <fputs@plt+0x26bd8>
   33528:	ldr	r0, [sp, #144]	; 0x90
   3352c:	b	36a18 <fputs@plt+0x25664>
   33530:	mov	r0, r6
   33534:	bl	18d90 <fputs@plt+0x79dc>
   33538:	mov	r8, sl
   3353c:	add	r7, r7, #20
   33540:	b	32ac8 <fputs@plt+0x21714>
   33544:	cmp	r0, #66	; 0x42
   33548:	bne	335b4 <fputs@plt+0x22200>
   3354c:	tst	r6, #2
   33550:	bne	33580 <fputs@plt+0x221cc>
   33554:	ands	r0, r6, #12
   33558:	beq	33580 <fputs@plt+0x221cc>
   3355c:	mov	r0, r7
   33560:	ldr	r1, [sp, #96]	; 0x60
   33564:	mov	r2, #1
   33568:	bl	31314 <fputs@plt+0x1ff60>
   3356c:	movw	r0, #33279	; 0x81ff
   33570:	and	r0, r6, r0
   33574:	ldrh	r1, [r8]
   33578:	and	r1, r1, #32256	; 0x7e00
   3357c:	orr	r6, r1, r0
   33580:	tst	r4, #2
   33584:	bne	335b4 <fputs@plt+0x22200>
   33588:	ands	r0, r4, #12
   3358c:	beq	335b4 <fputs@plt+0x22200>
   33590:	mov	r0, r5
   33594:	ldr	r1, [sp, #96]	; 0x60
   33598:	mov	r2, #1
   3359c:	bl	31314 <fputs@plt+0x1ff60>
   335a0:	movw	r0, #33279	; 0x81ff
   335a4:	and	r0, r4, r0
   335a8:	ldrh	r1, [r9]
   335ac:	and	r1, r1, #32256	; 0x7e00
   335b0:	orr	r4, r1, r0
   335b4:	tst	r6, #16384	; 0x4000
   335b8:	beq	335cc <fputs@plt+0x22218>
   335bc:	mov	r0, r7
   335c0:	bl	185ec <fputs@plt+0x7238>
   335c4:	movw	r0, #49151	; 0xbfff
   335c8:	and	r6, r6, r0
   335cc:	tst	r4, #16384	; 0x4000
   335d0:	beq	335e4 <fputs@plt+0x22230>
   335d4:	mov	r0, r5
   335d8:	bl	185ec <fputs@plt+0x7238>
   335dc:	movw	r0, #49151	; 0xbfff
   335e0:	and	r4, r4, r0
   335e4:	ldr	r2, [sl, #16]
   335e8:	mov	r0, r5
   335ec:	mov	r1, r7
   335f0:	mov	r7, sl
   335f4:	bl	38e8c <fputs@plt+0x27ad8>
   335f8:	b	336c0 <fputs@plt+0x2230c>
   335fc:	mov	r6, r7
   33600:	mov	r7, #1
   33604:	str	sl, [sp, #112]	; 0x70
   33608:	tst	sl, #1
   3360c:	mvneq	r7, #0
   33610:	ldr	r0, [r5, #16]
   33614:	bl	39ea4 <fputs@plt+0x28af0>
   33618:	mov	r4, r0
   3361c:	ldr	r0, [r5, #24]
   33620:	ldr	r1, [r6, #12]
   33624:	ldr	r2, [r6, #16]
   33628:	strb	r7, [sp, #154]	; 0x9a
   3362c:	strh	r2, [sp, #152]	; 0x98
   33630:	str	r0, [sp, #144]	; 0x90
   33634:	add	r0, r1, r1, lsl #2
   33638:	ldr	r1, [sp, #108]	; 0x6c
   3363c:	add	r0, r1, r0, lsl #3
   33640:	str	r0, [sp, #148]	; 0x94
   33644:	ldrb	r1, [r0, #9]
   33648:	cmp	r4, #0
   3364c:	mov	r7, r4
   33650:	movwne	r7, #1
   33654:	tst	r1, #64	; 0x40
   33658:	blne	185ec <fputs@plt+0x7238>
   3365c:	mov	r1, #0
   33660:	strb	r1, [sp, #158]	; 0x9e
   33664:	ldr	r0, [r5, #16]
   33668:	sub	r2, fp, #80	; 0x50
   3366c:	stm	sp, {r1, r2}
   33670:	add	r1, sp, #144	; 0x90
   33674:	mov	r2, #0
   33678:	mov	r3, #0
   3367c:	bl	399e4 <fputs@plt+0x28630>
   33680:	cmp	r0, #0
   33684:	bne	38044 <fputs@plt+0x26c90>
   33688:	cmp	r4, #0
   3368c:	beq	36a70 <fputs@plt+0x256bc>
   33690:	mov	r1, #1
   33694:	ldrb	r0, [sp, #158]	; 0x9e
   33698:	cmp	r0, #0
   3369c:	ldr	r8, [sp, #100]	; 0x64
   336a0:	mov	r6, r9
   336a4:	beq	36e64 <fputs@plt+0x25ab0>
   336a8:	b	36dc0 <fputs@plt+0x25a0c>
   336ac:	and	r0, r6, r4
   336b0:	mvn	r0, r0
   336b4:	orr	r0, r0, r4, lsr #8
   336b8:	and	r0, r0, #1
   336bc:	mov	r7, sl
   336c0:	ldrb	r1, [r7]
   336c4:	sub	r1, r1, #78	; 0x4e
   336c8:	cmp	r1, #4
   336cc:	bhi	362cc <fputs@plt+0x24f18>
   336d0:	add	r2, pc, #0
   336d4:	ldr	pc, [r2, r1, lsl #2]
   336d8:	andeq	r3, r3, ip, ror #13
   336dc:	ldrdeq	r6, [r3], -r8
   336e0:	andeq	r6, r3, r4, ror #5
   336e4:	strdeq	r6, [r3], -r4
   336e8:	andeq	r6, r3, r8, lsl #6
   336ec:	cmp	r0, #0
   336f0:	movwne	r0, #1
   336f4:	b	3630c <fputs@plt+0x24f58>
   336f8:	ldr	r0, [r4, #16]
   336fc:	add	r1, sp, #144	; 0x90
   33700:	bl	3a9dc <fputs@plt+0x29628>
   33704:	mov	sl, r0
   33708:	mov	r0, #0
   3370c:	strb	r0, [r4, #3]
   33710:	str	r0, [r4, #56]	; 0x38
   33714:	ldr	r9, [sp, #92]	; 0x5c
   33718:	ldr	r0, [sp, #124]	; 0x7c
   3371c:	cmp	sl, #0
   33720:	bne	37f7c <fputs@plt+0x26bc8>
   33724:	ldr	r0, [sp, #144]	; 0x90
   33728:	strb	r0, [r4, #2]
   3372c:	mov	r1, #0
   33730:	str	r1, [sp, #112]	; 0x70
   33734:	cmp	r0, #0
   33738:	beq	32a98 <fputs@plt+0x216e4>
   3373c:	ldr	r9, [sp, #136]	; 0x88
   33740:	b	36e84 <fputs@plt+0x25ad0>
   33744:	add	r1, sp, #144	; 0x90
   33748:	sub	r3, fp, #52	; 0x34
   3374c:	mov	r2, #183	; 0xb7
   33750:	bl	39fa0 <fputs@plt+0x28bec>
   33754:	cmp	r0, #0
   33758:	beq	38170 <fputs@plt+0x26dbc>
   3375c:	mov	r5, r0
   33760:	ldrb	r0, [r4, #9]
   33764:	tst	r0, #64	; 0x40
   33768:	movne	r0, r4
   3376c:	blne	185ec <fputs@plt+0x7238>
   33770:	ldr	r1, [r4, #12]
   33774:	ldr	r2, [r4, #16]
   33778:	ldr	r0, [r6, #24]
   3377c:	mov	r3, r5
   33780:	bl	3a02c <fputs@plt+0x28c78>
   33784:	mov	r1, #0
   33788:	strb	r1, [r5, #10]
   3378c:	ldrb	r0, [r7]
   33790:	cmp	r0, #67	; 0x43
   33794:	mov	r4, #0
   33798:	bne	365b8 <fputs@plt+0x25204>
   3379c:	ldrh	r0, [r5, #8]
   337a0:	cmp	r0, #0
   337a4:	mov	r4, #0
   337a8:	beq	365b8 <fputs@plt+0x25204>
   337ac:	ldr	r0, [r5, #4]
   337b0:	add	r0, r0, #8
   337b4:	mov	r2, #0
   337b8:	ldrb	r3, [r0]
   337bc:	tst	r3, #1
   337c0:	bne	365b4 <fputs@plt+0x25200>
   337c4:	add	r2, r2, #1
   337c8:	add	r0, r0, #40	; 0x28
   337cc:	ldrh	r3, [r5, #8]
   337d0:	cmp	r2, r3
   337d4:	bcc	337b8 <fputs@plt+0x22404>
   337d8:	mov	r4, #0
   337dc:	b	365b8 <fputs@plt+0x25204>
   337e0:	str	r8, [sp, #108]	; 0x6c
   337e4:	str	r9, [sp, #136]	; 0x88
   337e8:	ldr	r0, [r7, #4]
   337ec:	ldr	r5, [r7, #16]
   337f0:	cmp	r0, #0
   337f4:	str	r7, [sp, #104]	; 0x68
   337f8:	beq	36838 <fputs@plt+0x25484>
   337fc:	mov	r8, r0
   33800:	ldr	r0, [sp, #120]	; 0x78
   33804:	ldr	r7, [r0, #424]	; 0x1a8
   33808:	cmp	r7, #0
   3380c:	ldr	r6, [sp, #124]	; 0x7c
   33810:	beq	37eb0 <fputs@plt+0x26afc>
   33814:	mov	r4, #1
   33818:	ldr	r0, [r7]
   3381c:	mov	r1, r5
   33820:	bl	15b10 <fputs@plt+0x475c>
   33824:	cmp	r0, #0
   33828:	beq	36ec0 <fputs@plt+0x25b0c>
   3382c:	add	r4, r4, #1
   33830:	ldr	r7, [r7, #24]
   33834:	cmp	r7, #0
   33838:	bne	33818 <fputs@plt+0x22464>
   3383c:	b	37eb0 <fputs@plt+0x26afc>
   33840:	str	r9, [sp, #136]	; 0x88
   33844:	ldr	r1, [r7, #8]
   33848:	cmp	r1, #0
   3384c:	ldr	r2, [sp, #120]	; 0x78
   33850:	ldrbne	r0, [r2, #27]
   33854:	tstne	r0, #2
   33858:	bne	38318 <fputs@plt+0x26f64>
   3385c:	mov	r6, r8
   33860:	ldr	r0, [r7, #4]
   33864:	ldr	r2, [r2, #16]
   33868:	add	r0, r2, r0, lsl #4
   3386c:	ldr	r5, [r0, #4]
   33870:	cmp	r5, #0
   33874:	ldr	r8, [sp, #124]	; 0x7c
   33878:	beq	36a28 <fputs@plt+0x25674>
   3387c:	mov	r0, r5
   33880:	bl	16f64 <fputs@plt+0x5bb0>
   33884:	mov	sl, r0
   33888:	uxtb	r0, r0
   3388c:	cmp	r0, #5
   33890:	beq	38338 <fputs@plt+0x26f84>
   33894:	cmp	sl, #0
   33898:	bne	38320 <fputs@plt+0x26f6c>
   3389c:	ldr	r0, [r7, #8]
   338a0:	mov	r1, #0
   338a4:	str	r1, [sp, #112]	; 0x70
   338a8:	cmp	r0, #0
   338ac:	beq	33960 <fputs@plt+0x225ac>
   338b0:	ldr	r0, [sp, #128]	; 0x80
   338b4:	ldrb	r0, [r0, #89]	; 0x59
   338b8:	tst	r0, #16
   338bc:	beq	33960 <fputs@plt+0x225ac>
   338c0:	ldr	r0, [sp, #120]	; 0x78
   338c4:	ldrb	r0, [r0, #67]	; 0x43
   338c8:	cmp	r0, #0
   338cc:	beq	338e0 <fputs@plt+0x2252c>
   338d0:	ldr	r0, [sp, #120]	; 0x78
   338d4:	ldr	r0, [r0, #156]	; 0x9c
   338d8:	cmp	r0, #2
   338dc:	blt	33960 <fputs@plt+0x225ac>
   338e0:	ldr	r3, [sp, #128]	; 0x80
   338e4:	ldr	r0, [r3, #104]	; 0x68
   338e8:	cmp	r0, #0
   338ec:	bne	3390c <fputs@plt+0x22558>
   338f0:	ldr	r2, [sp, #120]	; 0x78
   338f4:	ldr	r0, [r2, #432]	; 0x1b0
   338f8:	ldr	r1, [r2, #436]	; 0x1b4
   338fc:	add	r1, r1, #1
   33900:	str	r1, [r2, #436]	; 0x1b4
   33904:	add	r0, r0, r1
   33908:	str	r0, [r3, #104]	; 0x68
   3390c:	ldr	r0, [r3, #104]	; 0x68
   33910:	sub	r2, r0, #1
   33914:	ldr	r0, [sp, #120]	; 0x78
   33918:	mov	r1, #0
   3391c:	bl	30e08 <fputs@plt+0x1fa54>
   33920:	str	r0, [sp, #112]	; 0x70
   33924:	cmp	r0, #0
   33928:	bne	33940 <fputs@plt+0x2258c>
   3392c:	ldr	r0, [sp, #128]	; 0x80
   33930:	ldr	r1, [r0, #104]	; 0x68
   33934:	mov	r0, r5
   33938:	bl	39694 <fputs@plt+0x282e0>
   3393c:	str	r0, [sp, #112]	; 0x70
   33940:	ldr	r0, [sp, #68]	; 0x44
   33944:	ldrd	r0, [r0]
   33948:	ldr	r2, [sp, #32]
   3394c:	strd	r0, [r2]
   33950:	ldr	r0, [sp, #60]	; 0x3c
   33954:	ldrd	r0, [r0]
   33958:	ldr	r2, [sp, #36]	; 0x24
   3395c:	strd	r0, [r2]
   33960:	add	r2, sp, #144	; 0x90
   33964:	mov	r0, r5
   33968:	mov	r1, #1
   3396c:	bl	1723c <fputs@plt+0x5e88>
   33970:	ldr	r0, [r7, #4]
   33974:	ldr	r1, [sp, #120]	; 0x78
   33978:	ldr	r1, [r1, #16]
   3397c:	add	r0, r1, r0, lsl #4
   33980:	ldr	r0, [r0, #12]
   33984:	ldr	r0, [r0, #4]
   33988:	b	36a30 <fputs@plt+0x2567c>
   3398c:	str	r9, [sp, #136]	; 0x88
   33990:	mov	r6, r8
   33994:	ldr	r0, [r7, #4]
   33998:	ldr	r5, [sp, #128]	; 0x80
   3399c:	ldr	r1, [r5, #56]	; 0x38
   339a0:	ldr	r4, [r1, r0, lsl #2]
   339a4:	mov	r0, #0
   339a8:	str	r0, [sp, #140]	; 0x8c
   339ac:	add	r2, sp, #140	; 0x8c
   339b0:	ldr	r0, [sp, #120]	; 0x78
   339b4:	mov	r1, r4
   339b8:	bl	3aa28 <fputs@plt+0x29674>
   339bc:	mov	sl, r0
   339c0:	mov	r0, #0
   339c4:	str	r0, [r4, #56]	; 0x38
   339c8:	cmp	sl, #0
   339cc:	ldr	r9, [sp, #92]	; 0x5c
   339d0:	ldr	r1, [sp, #124]	; 0x7c
   339d4:	bne	37f40 <fputs@plt+0x26b8c>
   339d8:	ldr	r0, [sp, #140]	; 0x8c
   339dc:	cmp	r0, #0
   339e0:	beq	339fc <fputs@plt+0x22648>
   339e4:	str	r1, [sp, #124]	; 0x7c
   339e8:	mov	r0, #1
   339ec:	strb	r0, [r4, #2]
   339f0:	mov	r0, #0
   339f4:	str	r0, [sp, #112]	; 0x70
   339f8:	b	36480 <fputs@plt+0x250cc>
   339fc:	mov	r1, #0
   33a00:	mov	r0, #0
   33a04:	str	r0, [sp, #112]	; 0x70
   33a08:	strb	r1, [r4, #2]
   33a0c:	ldrb	r0, [r7, #3]
   33a10:	add	r0, r5, r0, lsl #2
   33a14:	ldr	r1, [r0, #108]	; 0x6c
   33a18:	add	r1, r1, #1
   33a1c:	str	r1, [r0, #108]	; 0x6c
   33a20:	mov	r8, r6
   33a24:	ldr	r9, [sp, #136]	; 0x88
   33a28:	b	3645c <fputs@plt+0x250a8>
   33a2c:	str	r9, [sp, #136]	; 0x88
   33a30:	mvn	r0, #0
   33a34:	str	r0, [sp, #152]	; 0x98
   33a38:	mov	r5, #0
   33a3c:	str	r5, [sp, #144]	; 0x90
   33a40:	str	r0, [sp, #148]	; 0x94
   33a44:	ldmib	r7, {r1, r2}
   33a48:	ldr	r0, [sp, #44]	; 0x2c
   33a4c:	str	r0, [sp]
   33a50:	ldr	r6, [sp, #120]	; 0x78
   33a54:	mov	r0, r6
   33a58:	ldr	r3, [sp, #64]	; 0x40
   33a5c:	bl	1e808 <fputs@plt+0xd454>
   33a60:	cmp	r0, #0
   33a64:	beq	33a80 <fputs@plt+0x226cc>
   33a68:	mov	sl, r0
   33a6c:	cmp	r0, #5
   33a70:	ldr	r0, [sp, #124]	; 0x7c
   33a74:	bne	38198 <fputs@plt+0x26de4>
   33a78:	mov	r0, #1
   33a7c:	str	r0, [sp, #144]	; 0x90
   33a80:	ldr	r0, [r7, #12]
   33a84:	add	r0, r0, r0, lsl #2
   33a88:	mov	r1, r8
   33a8c:	add	r4, r8, r0, lsl #3
   33a90:	add	r6, sp, #144	; 0x90
   33a94:	ldr	r2, [r6, r5, lsl #2]
   33a98:	asr	r3, r2, #31
   33a9c:	mov	r0, r4
   33aa0:	bl	18d48 <fputs@plt+0x7994>
   33aa4:	add	r4, r4, #40	; 0x28
   33aa8:	add	r5, r5, #1
   33aac:	cmp	r5, #3
   33ab0:	bne	33a94 <fputs@plt+0x226e0>
   33ab4:	mov	r0, #0
   33ab8:	str	r0, [sp, #112]	; 0x70
   33abc:	b	32a98 <fputs@plt+0x216e4>
   33ac0:	mov	r6, r9
   33ac4:	ldr	r0, [sp, #128]	; 0x80
   33ac8:	mov	r1, r7
   33acc:	bl	3895c <fputs@plt+0x275a8>
   33ad0:	mov	r2, r7
   33ad4:	mov	r7, r0
   33ad8:	ldr	r0, [r2, #4]
   33adc:	str	r2, [sp, #104]	; 0x68
   33ae0:	ldr	r4, [r2, #12]
   33ae4:	ldr	r1, [sp, #120]	; 0x78
   33ae8:	ldr	r1, [r1, #16]
   33aec:	add	r0, r1, r0, lsl #4
   33af0:	ldr	r0, [r0, #4]
   33af4:	str	r0, [sp, #108]	; 0x6c
   33af8:	bl	13a0c <fputs@plt+0x2658>
   33afc:	mov	r9, r0
   33b00:	bl	172b0 <fputs@plt+0x5efc>
   33b04:	mov	sl, r0
   33b08:	mov	r0, r9
   33b0c:	bl	3b9e0 <fputs@plt+0x2a62c>
   33b10:	cmp	r0, #0
   33b14:	mov	r5, r4
   33b18:	moveq	r5, sl
   33b1c:	cmn	r4, #1
   33b20:	moveq	r5, sl
   33b24:	cmp	r5, #5
   33b28:	bne	33b54 <fputs@plt+0x227a0>
   33b2c:	mov	r0, r9
   33b30:	mov	r1, #1
   33b34:	bl	23de4 <fputs@plt+0x12a30>
   33b38:	bl	1358c <fputs@plt+0x21d8>
   33b3c:	cmp	r0, #0
   33b40:	beq	36f84 <fputs@plt+0x25bd0>
   33b44:	mov	r0, r9
   33b48:	bl	2c484 <fputs@plt+0x1b0d0>
   33b4c:	cmp	r0, #0
   33b50:	beq	36f84 <fputs@plt+0x25bd0>
   33b54:	cmp	r5, sl
   33b58:	beq	374e0 <fputs@plt+0x2612c>
   33b5c:	cmp	sl, #5
   33b60:	cmpne	r5, #5
   33b64:	bne	374e0 <fputs@plt+0x2612c>
   33b68:	str	r6, [sp, #136]	; 0x88
   33b6c:	mov	r6, r8
   33b70:	ldr	r4, [sp, #120]	; 0x78
   33b74:	ldrb	r0, [r4, #67]	; 0x43
   33b78:	cmp	r0, #0
   33b7c:	ldr	r8, [sp, #100]	; 0x64
   33b80:	beq	3845c <fputs@plt+0x270a8>
   33b84:	ldr	r0, [r4, #156]	; 0x9c
   33b88:	cmp	r0, #2
   33b8c:	bge	3845c <fputs@plt+0x270a8>
   33b90:	cmp	sl, #5
   33b94:	bne	374a0 <fputs@plt+0x260ec>
   33b98:	mov	r0, r9
   33b9c:	bl	3ba20 <fputs@plt+0x2a66c>
   33ba0:	str	r0, [sp, #112]	; 0x70
   33ba4:	cmp	r0, #0
   33ba8:	mov	r8, r6
   33bac:	ldr	r6, [sp, #136]	; 0x88
   33bb0:	bne	374e0 <fputs@plt+0x2612c>
   33bb4:	mov	r0, r9
   33bb8:	mov	r1, r5
   33bbc:	bl	3bb00 <fputs@plt+0x2a74c>
   33bc0:	b	374c8 <fputs@plt+0x26114>
   33bc4:	ldr	r0, [sp, #80]	; 0x50
   33bc8:	ldr	r6, [sp, #120]	; 0x78
   33bcc:	mov	r1, r6
   33bd0:	bl	3bc4c <fputs@plt+0x2a898>
   33bd4:	cmp	r0, #0
   33bd8:	beq	36b70 <fputs@plt+0x257bc>
   33bdc:	b	38010 <fputs@plt+0x26c5c>
   33be0:	str	r9, [sp, #136]	; 0x88
   33be4:	ldr	r2, [r7, #4]
   33be8:	str	r7, [sp, #104]	; 0x68
   33bec:	ldr	r0, [r7, #12]
   33bf0:	add	r0, r0, r0, lsl #2
   33bf4:	str	r8, [sp, #108]	; 0x6c
   33bf8:	ldr	r1, [r8, r0, lsl #3]!
   33bfc:	ldr	r3, [r8, #40]	; 0x28
   33c00:	ldr	r7, [sp, #128]	; 0x80
   33c04:	ldr	r6, [r7, #12]
   33c08:	ldr	r7, [r7, #56]	; 0x38
   33c0c:	ldr	r8, [r7, r2, lsl #2]
   33c10:	ldr	r4, [r8, #16]
   33c14:	ldr	r5, [r4]
   33c18:	ldr	r9, [r5]
   33c1c:	cmp	r3, #1
   33c20:	blt	33c48 <fputs@plt+0x22894>
   33c24:	ldr	r2, [sp, #108]	; 0x6c
   33c28:	add	r0, r2, r0, lsl #3
   33c2c:	add	r2, r0, #80	; 0x50
   33c30:	mov	r0, r6
   33c34:	mov	r7, r3
   33c38:	str	r2, [r0], #4
   33c3c:	add	r2, r2, #40	; 0x28
   33c40:	subs	r7, r7, #1
   33c44:	bne	33c38 <fputs@plt+0x22884>
   33c48:	ldr	r0, [sp, #104]	; 0x68
   33c4c:	ldr	r2, [r0, #16]
   33c50:	ldr	r7, [r9, #32]
   33c54:	str	r6, [sp]
   33c58:	mov	r0, r4
   33c5c:	blx	r7
   33c60:	mov	sl, r0
   33c64:	ldr	r0, [sp, #128]	; 0x80
   33c68:	mov	r1, r5
   33c6c:	bl	30d20 <fputs@plt+0x1f96c>
   33c70:	cmp	sl, #0
   33c74:	bne	37ff8 <fputs@plt+0x26c44>
   33c78:	ldr	r1, [r9, #40]	; 0x28
   33c7c:	mov	r0, r4
   33c80:	blx	r1
   33c84:	mov	r2, #0
   33c88:	mov	r1, #0
   33c8c:	str	r1, [sp, #112]	; 0x70
   33c90:	strb	r2, [r8, #2]
   33c94:	cmp	r0, #0
   33c98:	beq	36b94 <fputs@plt+0x257e0>
   33c9c:	ldr	r9, [sp, #136]	; 0x88
   33ca0:	ldr	r7, [sp, #104]	; 0x68
   33ca4:	b	36e80 <fputs@plt+0x25acc>
   33ca8:	ldr	r0, [r7, #16]
   33cac:	ldr	r4, [r0, #8]
   33cb0:	cmp	r4, #0
   33cb4:	ldrne	r0, [r4]
   33cb8:	cmpne	r0, #0
   33cbc:	beq	37e58 <fputs@plt+0x26aa4>
   33cc0:	ldr	r1, [r0, #52]	; 0x34
   33cc4:	cmp	r1, #0
   33cc8:	ldr	r3, [sp, #120]	; 0x78
   33ccc:	ldr	r2, [sp, #128]	; 0x80
   33cd0:	beq	36fe8 <fputs@plt+0x25c34>
   33cd4:	str	r9, [sp, #136]	; 0x88
   33cd8:	str	r8, [sp, #108]	; 0x6c
   33cdc:	mov	r8, r7
   33ce0:	ldr	r1, [r7, #8]
   33ce4:	ldr	r2, [r2, #12]
   33ce8:	ldrb	r5, [r3, #74]	; 0x4a
   33cec:	cmp	r1, #1
   33cf0:	blt	33d1c <fputs@plt+0x22968>
   33cf4:	ldr	r3, [r8, #12]
   33cf8:	add	r3, r3, r3, lsl #2
   33cfc:	ldr	r7, [sp, #108]	; 0x6c
   33d00:	add	r3, r7, r3, lsl #3
   33d04:	mov	r7, r1
   33d08:	mov	r6, r2
   33d0c:	str	r3, [r6], #4
   33d10:	subs	r7, r7, #1
   33d14:	add	r3, r3, #40	; 0x28
   33d18:	bne	33d0c <fputs@plt+0x22958>
   33d1c:	ldrb	r3, [r8, #3]
   33d20:	ldr	r6, [sp, #120]	; 0x78
   33d24:	strb	r3, [r6, #74]	; 0x4a
   33d28:	ldr	r7, [r0, #52]	; 0x34
   33d2c:	add	r3, sp, #144	; 0x90
   33d30:	mov	r0, r4
   33d34:	blx	r7
   33d38:	mov	sl, r0
   33d3c:	strb	r5, [r6, #74]	; 0x4a
   33d40:	ldr	r5, [sp, #128]	; 0x80
   33d44:	mov	r0, r5
   33d48:	mov	r1, r4
   33d4c:	bl	30d20 <fputs@plt+0x1f96c>
   33d50:	cmp	sl, #0
   33d54:	beq	371f4 <fputs@plt+0x25e40>
   33d58:	uxtb	r0, sl
   33d5c:	cmp	r0, #19
   33d60:	ldr	r9, [sp, #92]	; 0x5c
   33d64:	mov	r7, r8
   33d68:	ldr	r8, [sp, #100]	; 0x64
   33d6c:	bne	38420 <fputs@plt+0x2706c>
   33d70:	ldr	r0, [r7, #16]
   33d74:	ldrb	r0, [r0, #16]
   33d78:	cmp	r0, #0
   33d7c:	beq	38420 <fputs@plt+0x2706c>
   33d80:	ldrb	r0, [r7, #3]
   33d84:	mov	r1, #0
   33d88:	str	r1, [sp, #112]	; 0x70
   33d8c:	cmp	r0, #4
   33d90:	beq	37234 <fputs@plt+0x25e80>
   33d94:	b	3854c <fputs@plt+0x27198>
   33d98:	ldr	r0, [sp, #132]	; 0x84
   33d9c:	sub	r0, r7, r0
   33da0:	asr	r0, r0, #2
   33da4:	movw	r1, #52429	; 0xcccd
   33da8:	movt	r1, #52428	; 0xcccc
   33dac:	mul	r0, r0, r1
   33db0:	ldr	r1, [r7, #4]
   33db4:	add	r1, r1, r1, lsl #2
   33db8:	mov	r2, r8
   33dbc:	str	r0, [r2, r1, lsl #3]!
   33dc0:	asr	r0, r0, #31
   33dc4:	str	r0, [r2, #4]
   33dc8:	mov	r0, #4
   33dcc:	strh	r0, [r2, #8]
   33dd0:	b	36e84 <fputs@plt+0x25ad0>
   33dd4:	ldr	r0, [r7, #4]
   33dd8:	add	r0, r0, r0, lsl #2
   33ddc:	mov	r1, r8
   33de0:	ldr	r0, [r1, r0, lsl #3]!
   33de4:	mov	r2, #128	; 0x80
   33de8:	strh	r2, [r1, #8]
   33dec:	add	r0, r0, r0, lsl #2
   33df0:	ldr	r1, [sp, #132]	; 0x84
   33df4:	add	r7, r1, r0, lsl #2
   33df8:	b	36fe8 <fputs@plt+0x25c34>
   33dfc:	ldr	r0, [r7, #4]
   33e00:	ldr	r1, [r7, #12]
   33e04:	add	r0, r0, r0, lsl #2
   33e08:	sub	r1, r1, #1
   33e0c:	mov	r2, r8
   33e10:	str	r1, [r2, r0, lsl #3]!
   33e14:	asr	r0, r1, #31
   33e18:	str	r0, [r2, #4]
   33e1c:	mov	r0, #4
   33e20:	strh	r0, [r2, #8]
   33e24:	b	35fb4 <fputs@plt+0x24c00>
   33e28:	ldr	r0, [r7, #4]
   33e2c:	add	r0, r0, r0, lsl #2
   33e30:	mov	r1, r8
   33e34:	ldr	r0, [r1, r0, lsl #3]!
   33e38:	add	r0, r0, r0, lsl #2
   33e3c:	ldr	r3, [sp, #132]	; 0x84
   33e40:	add	r0, r3, r0, lsl #2
   33e44:	ldr	r0, [r0, #8]
   33e48:	mov	r2, #128	; 0x80
   33e4c:	strh	r2, [r1, #8]
   33e50:	add	r0, r0, r0, lsl #2
   33e54:	add	r0, r3, r0, lsl #2
   33e58:	b	36e94 <fputs@plt+0x25ae0>
   33e5c:	ldr	r0, [r7, #4]
   33e60:	add	r0, r0, r0, lsl #2
   33e64:	mov	r1, r8
   33e68:	ldr	r0, [r1, r0, lsl #3]!
   33e6c:	mov	r2, r7
   33e70:	ldr	r7, [sp, #132]	; 0x84
   33e74:	sub	r2, r2, r7
   33e78:	asr	r2, r2, #2
   33e7c:	movw	r3, #52429	; 0xcccd
   33e80:	movt	r3, #52428	; 0xcccc
   33e84:	mul	r2, r2, r3
   33e88:	asr	r3, r2, #31
   33e8c:	strd	r2, [r1]
   33e90:	mov	r2, #4
   33e94:	strh	r2, [r1, #8]
   33e98:	add	r0, r0, r0, lsl #2
   33e9c:	add	r7, r7, r0, lsl #2
   33ea0:	add	r7, r7, #20
   33ea4:	b	32ac8 <fputs@plt+0x21714>
   33ea8:	ldr	r5, [r7, #4]
   33eac:	ldr	r0, [r7, #8]
   33eb0:	add	r0, r0, r0, lsl #2
   33eb4:	add	r4, r8, r0, lsl #3
   33eb8:	mov	r0, r4
   33ebc:	bl	18d90 <fputs@plt+0x79dc>
   33ec0:	add	r0, r5, r5, lsl #2
   33ec4:	add	r0, r8, r0, lsl #3
   33ec8:	ldrb	r1, [r0, #8]
   33ecc:	tst	r1, #1
   33ed0:	bne	36fe8 <fputs@plt+0x25c34>
   33ed4:	mov	r1, #4
   33ed8:	strh	r1, [r4, #8]
   33edc:	bl	18788 <fputs@plt+0x73d4>
   33ee0:	mov	r3, #0
   33ee4:	orr	r0, r0, r1
   33ee8:	clz	r0, r0
   33eec:	lsr	r2, r0, #5
   33ef0:	strd	r2, [r4]
   33ef4:	add	r7, r7, #20
   33ef8:	b	32ac8 <fputs@plt+0x21714>
   33efc:	ldr	r0, [r7, #12]
   33f00:	add	r0, r0, r0, lsl #2
   33f04:	add	r0, r8, r0, lsl #3
   33f08:	ldrb	r0, [r0, #8]
   33f0c:	tst	r0, #1
   33f10:	beq	36fe8 <fputs@plt+0x25c34>
   33f14:	str	r9, [sp, #136]	; 0x88
   33f18:	ldr	r0, [r7, #4]
   33f1c:	cmp	r0, #0
   33f20:	ldr	r9, [sp, #92]	; 0x5c
   33f24:	bne	38064 <fputs@plt+0x26cb0>
   33f28:	ldr	r5, [sp, #128]	; 0x80
   33f2c:	ldr	r4, [r5, #176]	; 0xb0
   33f30:	cmp	r4, #0
   33f34:	ldr	r2, [sp, #124]	; 0x7c
   33f38:	ldr	r1, [sp, #132]	; 0x84
   33f3c:	beq	380cc <fputs@plt+0x26d18>
   33f40:	ldr	r0, [r4, #4]
   33f44:	str	r0, [r5, #176]	; 0xb0
   33f48:	ldr	r1, [r5, #92]	; 0x5c
   33f4c:	ldr	r0, [r5, #184]	; 0xb8
   33f50:	sub	r0, r0, #1
   33f54:	str	r0, [r5, #184]	; 0xb8
   33f58:	ldr	r0, [sp, #120]	; 0x78
   33f5c:	bl	30430 <fputs@plt+0x1f07c>
   33f60:	mov	r0, r4
   33f64:	bl	30444 <fputs@plt+0x1f090>
   33f68:	ldm	r9, {r1, r2}
   33f6c:	str	r2, [sp, #124]	; 0x7c
   33f70:	str	r1, [sp, #100]	; 0x64
   33f74:	ldr	r1, [r7, #8]
   33f78:	cmp	r1, #4
   33f7c:	ldr	r9, [sp, #136]	; 0x88
   33f80:	bne	33f98 <fputs@plt+0x22be4>
   33f84:	ldr	r1, [r5, #4]
   33f88:	add	r0, r0, r0, lsl #2
   33f8c:	add	r0, r1, r0, lsl #2
   33f90:	ldr	r0, [r0, #8]
   33f94:	sub	r0, r0, #1
   33f98:	ldmib	r5, {r1, r8}
   33f9c:	add	r0, r0, r0, lsl #2
   33fa0:	str	r1, [sp, #132]	; 0x84
   33fa4:	add	r7, r1, r0, lsl #2
   33fa8:	add	r7, r7, #20
   33fac:	b	32ac8 <fputs@plt+0x21714>
   33fb0:	ldr	r0, [sp, #128]	; 0x80
   33fb4:	mov	r1, r7
   33fb8:	bl	3895c <fputs@plt+0x275a8>
   33fbc:	ldr	r2, [r7, #4]
   33fc0:	b	347d4 <fputs@plt+0x23420>
   33fc4:	ldr	r0, [sp, #128]	; 0x80
   33fc8:	mov	r1, r7
   33fcc:	bl	3895c <fputs@plt+0x275a8>
   33fd0:	ldr	r1, [r7, #16]
   33fd4:	ldrd	r2, [r1]
   33fd8:	b	34adc <fputs@plt+0x23728>
   33fdc:	ldr	r0, [sp, #128]	; 0x80
   33fe0:	mov	r1, r7
   33fe4:	bl	3895c <fputs@plt+0x275a8>
   33fe8:	ldr	r3, [r7, #4]
   33fec:	ldr	r1, [r7, #8]
   33ff0:	ldr	r2, [r7, #12]
   33ff4:	movw	r4, #257	; 0x101
   33ff8:	cmp	r3, #0
   33ffc:	movweq	r4, #1
   34000:	strh	r4, [r0, #8]
   34004:	sub	r3, r2, r1
   34008:	cmp	r3, #1
   3400c:	blt	36fe8 <fputs@plt+0x25c34>
   34010:	add	r2, r2, #1
   34014:	sub	r5, r2, r1
   34018:	add	r6, r0, #48	; 0x30
   3401c:	sub	r0, r6, #8
   34020:	bl	18d90 <fputs@plt+0x79dc>
   34024:	strh	r4, [r6], #40	; 0x28
   34028:	sub	r5, r5, #1
   3402c:	cmp	r5, #1
   34030:	bgt	3401c <fputs@plt+0x22c68>
   34034:	b	36fe8 <fputs@plt+0x25c34>
   34038:	ldr	r0, [r7, #4]
   3403c:	add	r0, r0, r0, lsl #2
   34040:	add	r0, r8, r0, lsl #3
   34044:	ldrh	r1, [r0, #8]
   34048:	movw	r2, #65406	; 0xff7e
   3404c:	and	r1, r1, r2
   34050:	orr	r1, r1, #1
   34054:	b	34ef4 <fputs@plt+0x23b40>
   34058:	ldr	r0, [sp, #128]	; 0x80
   3405c:	mov	r1, r7
   34060:	bl	3895c <fputs@plt+0x275a8>
   34064:	mov	r4, r0
   34068:	ldr	r2, [r7, #4]
   3406c:	ldr	r1, [r7, #16]
   34070:	mov	r0, #0
   34074:	str	r0, [sp]
   34078:	mov	r0, r4
   3407c:	mov	r3, #0
   34080:	bl	18b40 <fputs@plt+0x778c>
   34084:	ldr	r0, [sp, #96]	; 0x60
   34088:	strb	r0, [r4, #10]
   3408c:	add	r7, r7, #20
   34090:	b	32ac8 <fputs@plt+0x21714>
   34094:	ldr	r5, [sp, #128]	; 0x80
   34098:	ldr	r0, [r5, #60]	; 0x3c
   3409c:	ldr	r1, [r7, #4]
   340a0:	add	r1, r1, r1, lsl #2
   340a4:	add	r0, r0, r1, lsl #3
   340a8:	sub	r4, r0, #40	; 0x28
   340ac:	mov	r0, r4
   340b0:	bl	3898c <fputs@plt+0x275d8>
   340b4:	cmp	r0, #0
   340b8:	bne	381a0 <fputs@plt+0x26dec>
   340bc:	mov	r0, r5
   340c0:	mov	r1, r7
   340c4:	bl	3895c <fputs@plt+0x275a8>
   340c8:	mov	r1, r4
   340cc:	mov	r2, #2048	; 0x800
   340d0:	b	35794 <fputs@plt+0x243e0>
   340d4:	str	r9, [sp, #136]	; 0x88
   340d8:	ldmib	r7, {r0, r1}
   340dc:	mov	r2, r8
   340e0:	ldr	r6, [r7, #12]
   340e4:	add	r1, r1, r1, lsl #2
   340e8:	add	r4, r8, r1, lsl #3
   340ec:	add	r0, r0, r0, lsl #2
   340f0:	add	r5, r8, r0, lsl #3
   340f4:	mov	r0, r4
   340f8:	mov	r1, r5
   340fc:	bl	38a24 <fputs@plt+0x27670>
   34100:	ldrb	r0, [r4, #9]
   34104:	tst	r0, #16
   34108:	beq	3411c <fputs@plt+0x22d68>
   3410c:	mov	r0, r4
   34110:	bl	1893c <fputs@plt+0x7588>
   34114:	cmp	r0, #0
   34118:	bne	383f0 <fputs@plt+0x2703c>
   3411c:	subs	r6, r6, #1
   34120:	add	r4, r4, #40	; 0x28
   34124:	add	r5, r5, #40	; 0x28
   34128:	bne	340f4 <fputs@plt+0x22d40>
   3412c:	b	32a98 <fputs@plt+0x216e4>
   34130:	str	r9, [sp, #136]	; 0x88
   34134:	ldmib	r7, {r0, r1}
   34138:	mov	r2, r8
   3413c:	ldr	r6, [r7, #12]
   34140:	add	r1, r1, r1, lsl #2
   34144:	add	r4, r8, r1, lsl #3
   34148:	add	r0, r0, r0, lsl #2
   3414c:	add	r5, r8, r0, lsl #3
   34150:	b	34160 <fputs@plt+0x22dac>
   34154:	add	r5, r5, #40	; 0x28
   34158:	add	r4, r4, #40	; 0x28
   3415c:	sub	r6, r6, #1
   34160:	mov	r0, r4
   34164:	mov	r1, r5
   34168:	mov	r2, #4096	; 0x1000
   3416c:	bl	389c4 <fputs@plt+0x27610>
   34170:	ldrb	r0, [r4, #9]
   34174:	tst	r0, #16
   34178:	beq	3418c <fputs@plt+0x22dd8>
   3417c:	mov	r0, r4
   34180:	bl	1893c <fputs@plt+0x7588>
   34184:	cmp	r0, #0
   34188:	bne	383f0 <fputs@plt+0x2703c>
   3418c:	cmp	r6, #0
   34190:	bne	34154 <fputs@plt+0x22da0>
   34194:	b	32a98 <fputs@plt+0x216e4>
   34198:	ldr	r1, [r7, #4]
   3419c:	ldr	r0, [r7, #8]
   341a0:	add	r0, r0, r0, lsl #2
   341a4:	add	r0, r8, r0, lsl #3
   341a8:	add	r1, r1, r1, lsl #2
   341ac:	add	r1, r8, r1, lsl #3
   341b0:	b	35790 <fputs@plt+0x243dc>
   341b4:	ldr	r1, [r7, #4]
   341b8:	ldr	r0, [r7, #8]
   341bc:	add	r0, r0, r0, lsl #2
   341c0:	add	r0, r8, r0, lsl #3
   341c4:	add	r1, r1, r1, lsl #2
   341c8:	mov	r3, r8
   341cc:	ldr	r2, [r3, r1, lsl #3]!
   341d0:	ldr	r3, [r3, #4]
   341d4:	b	341f4 <fputs@plt+0x22e40>
   341d8:	ldr	r0, [r7, #4]
   341dc:	cmp	r0, #0
   341e0:	beq	36fe8 <fputs@plt+0x25c34>
   341e4:	add	r0, r0, r0, lsl #2
   341e8:	add	r0, r8, r0, lsl #3
   341ec:	mov	r2, #0
   341f0:	mov	r3, #0
   341f4:	bl	18d48 <fputs@plt+0x7994>
   341f8:	add	r7, r7, #20
   341fc:	b	32ac8 <fputs@plt+0x21714>
   34200:	str	r9, [sp, #136]	; 0x88
   34204:	ldrb	r4, [r7, #3]
   34208:	mov	r0, #28
   3420c:	add	r2, r0, r4, lsl #2
   34210:	mov	r5, #0
   34214:	ldr	r0, [sp, #120]	; 0x78
   34218:	mov	r3, #0
   3421c:	bl	209ac <fputs@plt+0xf5f8>
   34220:	cmp	r0, #0
   34224:	ldr	r1, [sp, #124]	; 0x7c
   34228:	beq	37fec <fputs@plt+0x26c38>
   3422c:	str	r5, [r0]
   34230:	ldr	r1, [r7, #16]
   34234:	strb	r4, [r0, #26]
   34238:	ldr	r2, [sp, #132]	; 0x84
   3423c:	sub	r2, r7, r2
   34240:	asr	r2, r2, #2
   34244:	movw	r3, #52429	; 0xcccd
   34248:	movt	r3, #52428	; 0xcccc
   3424c:	mul	r2, r2, r3
   34250:	ldr	r3, [sp, #128]	; 0x80
   34254:	str	r3, [r0, #12]
   34258:	str	r2, [r0, #16]
   3425c:	str	r1, [r0, #4]
   34260:	str	r0, [r7, #16]
   34264:	movw	r0, #60452	; 0xec24
   34268:	strh	r0, [r7]
   3426c:	ldr	r9, [sp, #136]	; 0x88
   34270:	str	r9, [sp, #136]	; 0x88
   34274:	ldr	r0, [r7, #12]
   34278:	ldr	r5, [r7, #16]
   3427c:	add	r0, r0, r0, lsl #2
   34280:	add	r4, r8, r0, lsl #3
   34284:	ldr	r0, [r5]
   34288:	cmp	r0, r4
   3428c:	beq	342d4 <fputs@plt+0x22f20>
   34290:	str	r4, [r5]
   34294:	ldrb	r1, [r5, #26]
   34298:	cmp	r1, #0
   3429c:	beq	342d4 <fputs@plt+0x22f20>
   342a0:	ldr	r0, [r7, #8]
   342a4:	add	r0, r0, r1
   342a8:	add	r0, r0, r0, lsl #2
   342ac:	add	r0, r8, r0, lsl #3
   342b0:	sub	r0, r0, #40	; 0x28
   342b4:	add	r1, r1, #6
   342b8:	str	r0, [r5, r1, lsl #2]
   342bc:	sub	r0, r0, #40	; 0x28
   342c0:	sub	r2, r1, #1
   342c4:	sub	r1, r1, #6
   342c8:	cmp	r1, #1
   342cc:	mov	r1, r2
   342d0:	bgt	342b8 <fputs@plt+0x22f04>
   342d4:	ldr	r0, [r5]
   342d8:	ldrh	r1, [r0, #8]
   342dc:	and	r1, r1, #15872	; 0x3e00
   342e0:	orr	r1, r1, #1
   342e4:	strh	r1, [r0, #8]
   342e8:	mov	r0, #0
   342ec:	strb	r0, [r5, #25]
   342f0:	ldr	r6, [sp, #92]	; 0x5c
   342f4:	ldr	r0, [sp, #100]	; 0x64
   342f8:	ldr	r1, [sp, #124]	; 0x7c
   342fc:	strd	r0, [r6]
   34300:	ldrb	r1, [r5, #26]
   34304:	ldr	r0, [r5, #4]
   34308:	ldr	r3, [r0, #12]
   3430c:	add	r2, r5, #28
   34310:	mov	r0, r5
   34314:	blx	r3
   34318:	ldrd	r0, [r6]
   3431c:	str	r0, [sp, #100]	; 0x64
   34320:	ldrb	r0, [r5, #25]
   34324:	cmp	r0, #0
   34328:	str	r1, [sp, #124]	; 0x7c
   3432c:	beq	3637c <fputs@plt+0x24fc8>
   34330:	ldr	r0, [r5, #20]
   34334:	cmp	r0, #0
   34338:	beq	34360 <fputs@plt+0x22fac>
   3433c:	ldr	r0, [r5]
   34340:	bl	18684 <fputs@plt+0x72d0>
   34344:	mov	r2, r0
   34348:	movw	r1, #17688	; 0x4518
   3434c:	movt	r1, #8
   34350:	ldr	r0, [sp, #128]	; 0x80
   34354:	bl	30bb0 <fputs@plt+0x1f7fc>
   34358:	ldr	r0, [r5, #20]
   3435c:	str	r0, [sp, #112]	; 0x70
   34360:	ldr	r3, [r7, #4]
   34364:	ldr	r2, [r5, #16]
   34368:	ldr	r0, [sp, #120]	; 0x78
   3436c:	ldr	r1, [sp, #48]	; 0x30
   34370:	bl	305c4 <fputs@plt+0x1f210>
   34374:	mov	r6, #0
   34378:	ldr	sl, [sp, #112]	; 0x70
   3437c:	cmp	sl, #0
   34380:	beq	36380 <fputs@plt+0x24fcc>
   34384:	b	38324 <fputs@plt+0x26f70>
   34388:	ldr	r0, [r7, #4]
   3438c:	add	r5, r0, r0, lsl #2
   34390:	add	r4, r8, r5, lsl #3
   34394:	mov	r0, r4
   34398:	bl	38cec <fputs@plt+0x27938>
   3439c:	ldr	r0, [r8, r5, lsl #3]
   343a0:	ldr	r1, [r7, #8]
   343a4:	adds	r0, r0, r1
   343a8:	str	r0, [r8, r5, lsl #3]
   343ac:	ldr	r0, [r4, #4]
   343b0:	adc	r0, r0, r1, asr #31
   343b4:	str	r0, [r4, #4]
   343b8:	add	r7, r7, #20
   343bc:	b	32ac8 <fputs@plt+0x21714>
   343c0:	ldr	r0, [r7, #4]
   343c4:	add	r0, r0, r0, lsl #2
   343c8:	add	r0, r8, r0, lsl #3
   343cc:	mov	r4, r0
   343d0:	ldrb	r1, [r4, #8]!
   343d4:	tst	r1, #4
   343d8:	bne	36364 <fputs@plt+0x24fb0>
   343dc:	mov	r1, #67	; 0x43
   343e0:	ldr	r2, [sp, #96]	; 0x60
   343e4:	bl	38d14 <fputs@plt+0x27960>
   343e8:	ldrb	r0, [r4]
   343ec:	tst	r0, #4
   343f0:	bne	36364 <fputs@plt+0x24fb0>
   343f4:	ldr	r0, [r7, #8]
   343f8:	cmp	r0, #0
   343fc:	bne	36e84 <fputs@plt+0x25ad0>
   34400:	b	38520 <fputs@plt+0x2716c>
   34404:	ldr	r0, [r7, #4]
   34408:	add	r0, r0, r0, lsl #2
   3440c:	add	r0, r8, r0, lsl #3
   34410:	ldrb	r1, [r0, #8]
   34414:	tst	r1, #4
   34418:	beq	36fe8 <fputs@plt+0x25c34>
   3441c:	bl	38da0 <fputs@plt+0x279ec>
   34420:	add	r7, r7, #20
   34424:	b	32ac8 <fputs@plt+0x21714>
   34428:	ldr	r0, [r7, #4]
   3442c:	add	r0, r0, r0, lsl #2
   34430:	add	r4, r8, r0, lsl #3
   34434:	ldrb	r0, [r4, #9]
   34438:	mov	r1, #0
   3443c:	str	r1, [sp, #112]	; 0x70
   34440:	tst	r0, #64	; 0x40
   34444:	mov	sl, #0
   34448:	beq	34458 <fputs@plt+0x230a4>
   3444c:	mov	r0, r4
   34450:	bl	185ec <fputs@plt+0x7238>
   34454:	mov	sl, r0
   34458:	ldrb	r1, [r7, #8]
   3445c:	mov	r0, r4
   34460:	ldr	r2, [sp, #96]	; 0x60
   34464:	bl	38dc8 <fputs@plt+0x27a14>
   34468:	b	35cd8 <fputs@plt+0x24924>
   3446c:	ldr	r0, [r7, #16]
   34470:	add	r0, r0, #4
   34474:	b	368d8 <fputs@plt+0x25524>
   34478:	ldr	r0, [r7, #12]
   3447c:	str	r0, [sp, #88]	; 0x58
   34480:	cmp	r0, #1
   34484:	blt	368d4 <fputs@plt+0x25520>
   34488:	str	r8, [sp, #108]	; 0x6c
   3448c:	str	r9, [sp, #136]	; 0x88
   34490:	ldrb	r0, [r7, #3]
   34494:	and	r0, r0, #1
   34498:	rsb	r0, r0, #0
   3449c:	ldr	r1, [sp, #76]	; 0x4c
   344a0:	and	r5, r0, r1
   344a4:	ldmib	r7, {r9, sl}
   344a8:	str	r7, [sp, #104]	; 0x68
   344ac:	ldr	r4, [r7, #16]
   344b0:	add	r6, r4, #20
   344b4:	mov	r7, #0
   344b8:	cmp	r5, #0
   344bc:	mov	r1, r7
   344c0:	ldrne	r1, [r5, r7, lsl #2]
   344c4:	ldr	r0, [r4, #16]
   344c8:	ldrb	r8, [r0, r7]
   344cc:	ldr	r2, [r6, r7, lsl #2]
   344d0:	add	r0, r1, r9
   344d4:	add	r0, r0, r0, lsl #2
   344d8:	ldr	r3, [sp, #108]	; 0x6c
   344dc:	add	r0, r3, r0, lsl #3
   344e0:	add	r1, r1, sl
   344e4:	add	r1, r1, r1, lsl #2
   344e8:	add	r1, r3, r1, lsl #3
   344ec:	bl	38e8c <fputs@plt+0x27ad8>
   344f0:	cmp	r0, #0
   344f4:	bne	36b80 <fputs@plt+0x257cc>
   344f8:	add	r7, r7, #1
   344fc:	ldr	r0, [sp, #88]	; 0x58
   34500:	cmp	r7, r0
   34504:	blt	344b8 <fputs@plt+0x23104>
   34508:	mov	r0, #0
   3450c:	str	r0, [sp, #76]	; 0x4c
   34510:	mov	r0, #0
   34514:	str	r0, [sp, #72]	; 0x48
   34518:	b	36b94 <fputs@plt+0x257e0>
   3451c:	ldr	r0, [sp, #72]	; 0x48
   34520:	cmn	r0, #1
   34524:	ble	368e4 <fputs@plt+0x25530>
   34528:	cmp	r0, #0
   3452c:	ldr	r1, [sp, #132]	; 0x84
   34530:	beq	36fac <fputs@plt+0x25bf8>
   34534:	ldr	r0, [r7, #12]
   34538:	add	r0, r0, r0, lsl #2
   3453c:	b	36e90 <fputs@plt+0x25adc>
   34540:	ldr	r0, [r7, #4]
   34544:	ldr	r1, [sp, #128]	; 0x80
   34548:	ldr	r1, [r1, #200]	; 0xc8
   3454c:	ldrb	r2, [r1, r0]
   34550:	cmp	r2, #0
   34554:	bne	36e84 <fputs@plt+0x25ad0>
   34558:	mov	r2, #1
   3455c:	strb	r2, [r1, r0]
   34560:	add	r7, r7, #20
   34564:	b	32ac8 <fputs@plt+0x21714>
   34568:	ldmib	r7, {r0, r1}
   3456c:	ldr	r4, [sp, #128]	; 0x80
   34570:	ldr	r2, [r4, #56]	; 0x38
   34574:	ldr	r0, [r2, r0, lsl #2]
   34578:	str	r0, [fp, #-52]	; 0xffffffcc
   3457c:	str	r1, [fp, #-48]	; 0xffffffd0
   34580:	sub	r0, fp, #52	; 0x34
   34584:	sub	r1, fp, #48	; 0x30
   34588:	bl	38fc4 <fputs@plt+0x27c10>
   3458c:	mov	r1, #10
   34590:	str	r0, [sp, #112]	; 0x70
   34594:	cmp	r0, #0
   34598:	beq	368ec <fputs@plt+0x25538>
   3459c:	mov	r6, r8
   345a0:	mov	sl, r7
   345a4:	cmp	r1, #7
   345a8:	bne	38228 <fputs@plt+0x26e74>
   345ac:	mov	r7, sl
   345b0:	mov	r8, r6
   345b4:	add	r7, sl, #20
   345b8:	b	32ac8 <fputs@plt+0x21714>
   345bc:	ldr	r1, [r7, #16]
   345c0:	ldrb	r0, [r1]
   345c4:	cmp	r0, #0
   345c8:	beq	36fe8 <fputs@plt+0x25c34>
   345cc:	ldr	r2, [r7, #4]
   345d0:	add	r2, r2, r2, lsl #2
   345d4:	add	r4, r8, r2, lsl #3
   345d8:	add	r5, r1, #1
   345dc:	uxtb	r1, r0
   345e0:	mov	r0, r4
   345e4:	ldr	r2, [sp, #96]	; 0x60
   345e8:	bl	38d14 <fputs@plt+0x27960>
   345ec:	add	r4, r4, #40	; 0x28
   345f0:	ldrb	r0, [r5], #1
   345f4:	cmp	r0, #0
   345f8:	bne	345dc <fputs@plt+0x23228>
   345fc:	b	36fe8 <fputs@plt+0x25c34>
   34600:	str	r9, [sp, #136]	; 0x88
   34604:	ldmib	r7, {r1, r2, r3}
   34608:	str	r7, [sp, #104]	; 0x68
   3460c:	ldr	r0, [r7, #16]
   34610:	ldr	r5, [sp, #96]	; 0x60
   34614:	mov	r7, r8
   34618:	add	r8, r3, r3, lsl #2
   3461c:	add	r1, r1, r1, lsl #2
   34620:	str	r7, [sp, #108]	; 0x6c
   34624:	add	r7, r7, r1, lsl #3
   34628:	add	r1, r2, r2, lsl #2
   3462c:	add	r9, r7, r1, lsl #3
   34630:	ldr	r1, [sp, #128]	; 0x80
   34634:	ldrb	r1, [r1, #88]	; 0x58
   34638:	str	r1, [sp, #24]
   3463c:	cmp	r0, #0
   34640:	beq	34674 <fputs@plt+0x232c0>
   34644:	add	r6, r0, #1
   34648:	mov	r4, r7
   3464c:	ldrb	r1, [r6, #-1]
   34650:	mov	r0, r4
   34654:	mov	r2, r5
   34658:	bl	38d14 <fputs@plt+0x27960>
   3465c:	add	r0, r6, #1
   34660:	ldrb	r1, [r6]
   34664:	add	r4, r4, #40	; 0x28
   34668:	cmp	r1, #0
   3466c:	mov	r6, r0
   34670:	bne	3464c <fputs@plt+0x23298>
   34674:	ldr	r0, [sp, #108]	; 0x6c
   34678:	add	r0, r0, r8, lsl #3
   3467c:	str	r0, [sp, #28]
   34680:	sub	r8, r9, #40	; 0x28
   34684:	mov	r0, #0
   34688:	str	r0, [sp, #52]	; 0x34
   3468c:	mov	r0, #0
   34690:	str	r0, [sp, #56]	; 0x38
   34694:	mov	sl, #0
   34698:	mov	r6, #0
   3469c:	mov	r9, #0
   346a0:	str	r8, [sp, #88]	; 0x58
   346a4:	ldr	r5, [sp, #24]
   346a8:	add	r2, sp, #144	; 0x90
   346ac:	mov	r0, r8
   346b0:	mov	r1, r5
   346b4:	bl	39354 <fputs@plt+0x27fa0>
   346b8:	mov	r4, r0
   346bc:	str	r0, [r8, #28]
   346c0:	ldrb	r0, [r8, #9]
   346c4:	tst	r0, #64	; 0x40
   346c8:	beq	34710 <fputs@plt+0x2335c>
   346cc:	orrs	r0, r6, r9
   346d0:	beq	346e8 <fputs@plt+0x23334>
   346d4:	mov	r0, r8
   346d8:	bl	185ec <fputs@plt+0x7238>
   346dc:	cmp	r0, #0
   346e0:	beq	34710 <fputs@plt+0x2335c>
   346e4:	b	37ef4 <fputs@plt+0x26b40>
   346e8:	ldr	r0, [r8]
   346ec:	ldr	r1, [sp, #144]	; 0x90
   346f0:	sub	r1, r1, r0
   346f4:	str	r1, [sp, #144]	; 0x90
   346f8:	ldr	r1, [sp, #52]	; 0x34
   346fc:	adds	r1, r1, r0
   34700:	str	r1, [sp, #52]	; 0x34
   34704:	ldr	r1, [sp, #56]	; 0x38
   34708:	adc	r1, r1, r0, asr #31
   3470c:	str	r1, [sp, #56]	; 0x38
   34710:	ldr	r0, [sp, #144]	; 0x90
   34714:	adds	r6, r6, r0
   34718:	adc	r9, r9, #0
   3471c:	mov	r0, #1
   34720:	cmp	r4, #128	; 0x80
   34724:	bcc	34734 <fputs@plt+0x23380>
   34728:	mov	r0, r4
   3472c:	mov	r1, #0
   34730:	bl	3946c <fputs@plt+0x280b8>
   34734:	add	sl, r0, sl
   34738:	sub	r8, r8, #40	; 0x28
   3473c:	cmp	r8, r7
   34740:	bcs	346a8 <fputs@plt+0x232f4>
   34744:	cmp	sl, #126	; 0x7e
   34748:	bgt	367b4 <fputs@plt+0x25400>
   3474c:	add	r5, sl, #1
   34750:	b	367dc <fputs@plt+0x25428>
   34754:	ldr	r0, [r7, #4]
   34758:	ldr	r5, [sp, #128]	; 0x80
   3475c:	ldr	r1, [r5, #56]	; 0x38
   34760:	ldr	r0, [r1, r0, lsl #2]
   34764:	ldr	r0, [r0, #16]
   34768:	mov	r2, #0
   3476c:	str	r2, [sp, #148]	; 0x94
   34770:	mov	r1, #0
   34774:	str	r1, [sp, #112]	; 0x70
   34778:	str	r2, [sp, #144]	; 0x90
   3477c:	add	r1, sp, #144	; 0x90
   34780:	bl	39560 <fputs@plt+0x281ac>
   34784:	cmp	r0, #0
   34788:	bne	37f60 <fputs@plt+0x26bac>
   3478c:	mov	r0, r5
   34790:	mov	r1, r7
   34794:	bl	3895c <fputs@plt+0x275a8>
   34798:	ldr	r2, [sp, #144]	; 0x90
   3479c:	ldr	r3, [sp, #148]	; 0x94
   347a0:	b	34adc <fputs@plt+0x23728>
   347a4:	ldr	r0, [r7, #4]
   347a8:	ldr	r1, [r7, #12]
   347ac:	ldr	r2, [sp, #120]	; 0x78
   347b0:	ldr	r2, [r2, #16]
   347b4:	add	r0, r2, r0, lsl #4
   347b8:	ldr	r0, [r0, #4]
   347bc:	add	r2, sp, #144	; 0x90
   347c0:	bl	1723c <fputs@plt+0x5e88>
   347c4:	ldr	r0, [sp, #128]	; 0x80
   347c8:	mov	r1, r7
   347cc:	bl	3895c <fputs@plt+0x275a8>
   347d0:	ldr	r2, [sp, #144]	; 0x90
   347d4:	asr	r3, r2, #31
   347d8:	b	34adc <fputs@plt+0x23728>
   347dc:	ldmib	r7, {r0, r1, r2}
   347e0:	ldr	r6, [sp, #120]	; 0x78
   347e4:	ldr	r3, [r6, #16]
   347e8:	add	r4, r3, r0, lsl #4
   347ec:	ldr	r0, [r4, #4]
   347f0:	bl	1788c <fputs@plt+0x64d8>
   347f4:	mov	sl, r0
   347f8:	ldr	r0, [r7, #8]
   347fc:	cmp	r0, #2
   34800:	beq	36b38 <fputs@plt+0x25784>
   34804:	cmp	r0, #1
   34808:	ldr	r5, [sp, #128]	; 0x80
   3480c:	bne	36b48 <fputs@plt+0x25794>
   34810:	ldr	r0, [r4, #12]
   34814:	ldr	r1, [r7, #12]
   34818:	str	r1, [r0]
   3481c:	ldr	r0, [r6, #24]
   34820:	orr	r0, r0, #2
   34824:	str	r0, [r6, #24]
   34828:	b	36b48 <fputs@plt+0x25794>
   3482c:	ldr	r1, [r7, #4]
   34830:	ldr	r2, [sp, #128]	; 0x80
   34834:	ldr	r2, [r2, #56]	; 0x38
   34838:	ldr	r5, [r2, r1, lsl #2]
   3483c:	cmp	r5, #0
   34840:	beq	34854 <fputs@plt+0x234a0>
   34844:	ldr	r1, [r7, #8]
   34848:	ldr	r2, [r5, #8]
   3484c:	cmp	r2, r1
   34850:	beq	36218 <fputs@plt+0x24e64>
   34854:	ldr	r5, [sp, #128]	; 0x80
   34858:	ldrb	r1, [r5, #87]	; 0x57
   3485c:	tst	r1, #1
   34860:	str	r9, [sp, #136]	; 0x88
   34864:	bne	37f98 <fputs@plt+0x26be4>
   34868:	str	r8, [sp, #108]	; 0x6c
   3486c:	mov	r2, r7
   34870:	ldr	r6, [r7, #8]
   34874:	ldr	r5, [r7, #12]
   34878:	ldr	r1, [sp, #120]	; 0x78
   3487c:	ldr	r1, [r1, #16]
   34880:	add	r1, r1, r5, lsl #4
   34884:	ldr	r9, [r1, #4]
   34888:	mov	sl, #0
   3488c:	cmp	r0, #55	; 0x37
   34890:	ldr	r8, [sp, #124]	; 0x7c
   34894:	bne	348c4 <fputs@plt+0x23510>
   34898:	ldr	r0, [r1, #12]
   3489c:	ldrb	r0, [r0, #76]	; 0x4c
   348a0:	mov	r3, r2
   348a4:	ldrb	r1, [r2, #3]
   348a8:	and	r1, r1, #8
   348ac:	orr	sl, r1, #4
   348b0:	ldr	r2, [sp, #128]	; 0x80
   348b4:	ldrb	r1, [r2, #88]	; 0x58
   348b8:	cmp	r0, r1
   348bc:	strbcc	r0, [r2, #88]	; 0x58
   348c0:	mov	r2, r3
   348c4:	mov	r7, r2
   348c8:	ldrb	r0, [r2, #3]
   348cc:	tst	r0, #16
   348d0:	beq	348e8 <fputs@plt+0x23534>
   348d4:	add	r4, r6, r6, lsl #2
   348d8:	ldr	r6, [sp, #108]	; 0x6c
   348dc:	add	r0, r6, r4, lsl #3
   348e0:	bl	38cec <fputs@plt+0x27938>
   348e4:	ldr	r6, [r6, r4, lsl #3]
   348e8:	ldrb	r0, [r7, #1]
   348ec:	cmp	r0, #242	; 0xf2
   348f0:	beq	36198 <fputs@plt+0x24de4>
   348f4:	mov	r4, #0
   348f8:	cmp	r0, #250	; 0xfa
   348fc:	mov	r2, #0
   34900:	bne	361a0 <fputs@plt+0x24dec>
   34904:	ldr	r4, [r7, #16]
   34908:	ldrh	r0, [r4, #6]
   3490c:	ldrh	r1, [r4, #8]
   34910:	add	r2, r1, r0
   34914:	b	361a0 <fputs@plt+0x24dec>
   34918:	str	r9, [sp, #136]	; 0x88
   3491c:	mov	r5, r8
   34920:	ldmib	r7, {r1, r2}
   34924:	mov	r0, #1
   34928:	str	r0, [sp]
   3492c:	ldr	r0, [sp, #128]	; 0x80
   34930:	mvn	r3, #0
   34934:	bl	396f0 <fputs@plt+0x2833c>
   34938:	cmp	r0, #0
   3493c:	ldr	r8, [sp, #100]	; 0x64
   34940:	beq	37f84 <fputs@plt+0x26bd0>
   34944:	mov	r2, r0
   34948:	ldr	r0, [r7, #16]
   3494c:	str	r0, [r2, #24]
   34950:	ldr	r1, [r7, #12]
   34954:	ldr	r6, [sp, #120]	; 0x78
   34958:	mov	r0, r6
   3495c:	bl	39880 <fputs@plt+0x284cc>
   34960:	cmp	r0, #0
   34964:	bne	3826c <fputs@plt+0x26eb8>
   34968:	mov	r0, #0
   3496c:	str	r0, [sp, #112]	; 0x70
   34970:	mov	r8, r5
   34974:	b	32a98 <fputs@plt+0x216e4>
   34978:	ldr	r0, [r7, #4]
   3497c:	ldr	r1, [sp, #128]	; 0x80
   34980:	ldr	r1, [r1, #56]	; 0x38
   34984:	ldr	r0, [r1, r0, lsl #2]
   34988:	ldrd	r2, [r0, #32]
   3498c:	adds	r4, r2, #1
   34990:	adc	r5, r3, #0
   34994:	strd	r4, [r0, #32]
   34998:	orrs	r0, r2, r3
   3499c:	bne	36fe8 <fputs@plt+0x25c34>
   349a0:	b	36e84 <fputs@plt+0x25ad0>
   349a4:	ldr	r1, [r7, #4]
   349a8:	ldr	r2, [r7, #12]
   349ac:	mov	r0, #3
   349b0:	str	r0, [sp]
   349b4:	ldr	r5, [sp, #128]	; 0x80
   349b8:	mov	r0, r5
   349bc:	mvn	r3, #0
   349c0:	bl	396f0 <fputs@plt+0x2833c>
   349c4:	cmp	r0, #0
   349c8:	beq	381b4 <fputs@plt+0x26e00>
   349cc:	mov	r1, #1
   349d0:	strb	r1, [r0, #2]
   349d4:	ldr	r2, [r7, #8]
   349d8:	strb	r1, [r0, #4]
   349dc:	str	r2, [r0, #16]
   349e0:	add	r7, r7, #20
   349e4:	b	32ac8 <fputs@plt+0x21714>
   349e8:	ldr	r0, [r7, #4]
   349ec:	ldr	r4, [sp, #128]	; 0x80
   349f0:	ldr	r1, [r4, #56]	; 0x38
   349f4:	ldr	r1, [r1, r0, lsl #2]
   349f8:	mov	r0, r4
   349fc:	bl	30654 <fputs@plt+0x1f2a0>
   34a00:	ldr	r0, [r7, #4]
   34a04:	ldr	r1, [r4, #56]	; 0x38
   34a08:	mov	r2, #0
   34a0c:	str	r2, [r1, r0, lsl #2]
   34a10:	add	r7, r7, #20
   34a14:	b	32ac8 <fputs@plt+0x21714>
   34a18:	str	r9, [sp, #136]	; 0x88
   34a1c:	ldr	r0, [r7, #4]
   34a20:	ldr	r1, [r7, #12]
   34a24:	ldr	r2, [sp, #128]	; 0x80
   34a28:	ldr	r2, [r2, #56]	; 0x38
   34a2c:	ldr	r4, [r2, r0, lsl #2]
   34a30:	ldr	r0, [r4, #16]
   34a34:	mov	r9, #0
   34a38:	str	r9, [sp, #144]	; 0x90
   34a3c:	add	r1, r1, r1, lsl #2
   34a40:	mov	r2, r8
   34a44:	ldr	r6, [r2, r1, lsl #3]!
   34a48:	mov	r5, r7
   34a4c:	ldr	r7, [r2, #4]
   34a50:	str	r9, [sp]
   34a54:	add	r1, sp, #144	; 0x90
   34a58:	str	r1, [sp, #4]
   34a5c:	mov	r1, #0
   34a60:	mov	r2, r6
   34a64:	mov	r3, r7
   34a68:	bl	399e4 <fputs@plt+0x28630>
   34a6c:	mov	sl, r0
   34a70:	strd	r6, [r4, #40]	; 0x28
   34a74:	str	r9, [r4, #56]	; 0x38
   34a78:	mov	r0, #0
   34a7c:	str	r0, [sp, #112]	; 0x70
   34a80:	strh	r9, [r4, #2]
   34a84:	ldr	r0, [sp, #144]	; 0x90
   34a88:	str	r0, [r4, #28]
   34a8c:	cmp	r0, #0
   34a90:	beq	36940 <fputs@plt+0x2558c>
   34a94:	ldr	r0, [r5, #8]
   34a98:	cmp	r0, #0
   34a9c:	mov	r7, r5
   34aa0:	beq	36fcc <fputs@plt+0x25c18>
   34aa4:	str	sl, [sp, #112]	; 0x70
   34aa8:	ldr	r9, [sp, #136]	; 0x88
   34aac:	b	36e84 <fputs@plt+0x25ad0>
   34ab0:	ldr	r4, [sp, #128]	; 0x80
   34ab4:	mov	r0, r4
   34ab8:	mov	r1, r7
   34abc:	bl	3895c <fputs@plt+0x275a8>
   34ac0:	ldr	r1, [r7, #4]
   34ac4:	ldr	r2, [r4, #56]	; 0x38
   34ac8:	ldr	r1, [r2, r1, lsl #2]
   34acc:	ldrd	r2, [r1, #32]
   34ad0:	adds	r4, r2, #1
   34ad4:	adc	r5, r3, #0
   34ad8:	strd	r4, [r1, #32]
   34adc:	strd	r2, [r0]
   34ae0:	add	r7, r7, #20
   34ae4:	b	32ac8 <fputs@plt+0x21714>
   34ae8:	str	r9, [sp, #136]	; 0x88
   34aec:	mov	r0, #0
   34af0:	str	r0, [sp, #148]	; 0x94
   34af4:	str	r0, [sp, #144]	; 0x90
   34af8:	str	r0, [fp, #-80]	; 0xffffffb0
   34afc:	ldr	r4, [sp, #128]	; 0x80
   34b00:	mov	r0, r4
   34b04:	mov	r1, r7
   34b08:	bl	3895c <fputs@plt+0x275a8>
   34b0c:	mov	r9, r0
   34b10:	ldr	r0, [r7, #4]
   34b14:	ldr	r1, [r4, #56]	; 0x38
   34b18:	ldr	r5, [r1, r0, lsl #2]
   34b1c:	ldrb	r0, [r5, #5]
   34b20:	tst	r0, #2
   34b24:	bne	372d0 <fputs@plt+0x25f1c>
   34b28:	ldr	r0, [r5, #16]
   34b2c:	sub	r1, fp, #80	; 0x50
   34b30:	bl	3a124 <fputs@plt+0x28d70>
   34b34:	cmp	r0, #0
   34b38:	bne	383a4 <fputs@plt+0x26ff0>
   34b3c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   34b40:	cmp	r0, #0
   34b44:	beq	37030 <fputs@plt+0x25c7c>
   34b48:	mov	r1, #0
   34b4c:	mov	r0, #0
   34b50:	str	r0, [sp, #112]	; 0x70
   34b54:	str	r1, [sp, #148]	; 0x94
   34b58:	mov	r0, #1
   34b5c:	str	r0, [sp, #144]	; 0x90
   34b60:	b	372d0 <fputs@plt+0x25f1c>
   34b64:	ldr	r0, [r7, #4]
   34b68:	add	r0, r0, r0, lsl #2
   34b6c:	add	r0, r8, r0, lsl #3
   34b70:	ldrb	r0, [r0, #8]
   34b74:	tst	r0, #1
   34b78:	bne	36e84 <fputs@plt+0x25ad0>
   34b7c:	b	36fe8 <fputs@plt+0x25c34>
   34b80:	ldr	r0, [r7, #4]
   34b84:	add	r0, r0, r0, lsl #2
   34b88:	add	r0, r8, r0, lsl #3
   34b8c:	ldrb	r0, [r0, #8]
   34b90:	tst	r0, #1
   34b94:	beq	36e84 <fputs@plt+0x25ad0>
   34b98:	b	36fe8 <fputs@plt+0x25c34>
   34b9c:	str	r9, [sp, #136]	; 0x88
   34ba0:	ldmib	r7, {r0, r9}
   34ba4:	ldr	r5, [r7, #12]
   34ba8:	add	r0, r0, r0, lsl #2
   34bac:	add	r6, r8, r0, lsl #3
   34bb0:	str	r6, [sp, #88]	; 0x58
   34bb4:	ldrh	r0, [r6, #8]!
   34bb8:	add	r1, r9, r9, lsl #2
   34bbc:	add	sl, r8, r1, lsl #3
   34bc0:	mov	r4, sl
   34bc4:	ldrh	r1, [r4, #8]!
   34bc8:	orr	r1, r1, r0
   34bcc:	add	r2, r5, r5, lsl #2
   34bd0:	str	r8, [sp, #108]	; 0x6c
   34bd4:	add	r8, r8, r2, lsl #3
   34bd8:	tst	r1, #1
   34bdc:	bne	36570 <fputs@plt+0x251bc>
   34be0:	tst	r0, #16384	; 0x4000
   34be4:	beq	34bf8 <fputs@plt+0x23844>
   34be8:	ldr	r0, [sp, #88]	; 0x58
   34bec:	bl	185ec <fputs@plt+0x7238>
   34bf0:	cmp	r0, #0
   34bf4:	bne	3852c <fputs@plt+0x27178>
   34bf8:	str	r5, [sp, #52]	; 0x34
   34bfc:	str	r9, [sp, #56]	; 0x38
   34c00:	ldrb	r0, [r4, #1]
   34c04:	tst	r0, #64	; 0x40
   34c08:	ldr	r9, [sp, #92]	; 0x5c
   34c0c:	beq	34c20 <fputs@plt+0x2386c>
   34c10:	mov	r0, sl
   34c14:	bl	185ec <fputs@plt+0x7238>
   34c18:	cmp	r0, #0
   34c1c:	bne	38378 <fputs@plt+0x26fc4>
   34c20:	ldrb	r0, [r6]
   34c24:	tst	r0, #18
   34c28:	bne	34c44 <fputs@plt+0x23890>
   34c2c:	ldr	r0, [sp, #88]	; 0x58
   34c30:	ldr	r1, [sp, #96]	; 0x60
   34c34:	mov	r2, #0
   34c38:	bl	31314 <fputs@plt+0x1ff60>
   34c3c:	cmp	r0, #0
   34c40:	bne	38378 <fputs@plt+0x26fc4>
   34c44:	ldrb	r0, [r4]
   34c48:	tst	r0, #18
   34c4c:	bne	34c68 <fputs@plt+0x238b4>
   34c50:	mov	r0, sl
   34c54:	ldr	r1, [sp, #96]	; 0x60
   34c58:	mov	r2, #0
   34c5c:	bl	31314 <fputs@plt+0x1ff60>
   34c60:	cmp	r0, #0
   34c64:	bne	38378 <fputs@plt+0x26fc4>
   34c68:	str	r7, [sp, #104]	; 0x68
   34c6c:	ldr	r6, [sp, #88]	; 0x58
   34c70:	ldr	r0, [r6, #12]!
   34c74:	mov	r7, sl
   34c78:	ldr	r1, [r7, #12]!
   34c7c:	add	r4, r1, r0
   34c80:	ldr	r0, [sp, #120]	; 0x78
   34c84:	ldr	r0, [r0, #92]	; 0x5c
   34c88:	cmp	r4, r0
   34c8c:	bgt	383bc <fputs@plt+0x27008>
   34c90:	str	sl, [sp, #28]
   34c94:	ldr	r5, [sp, #56]	; 0x38
   34c98:	ldr	sl, [sp, #52]	; 0x34
   34c9c:	sub	r0, sl, r5
   34ca0:	clz	r0, r0
   34ca4:	lsr	r2, r0, #5
   34ca8:	add	r1, r4, #2
   34cac:	mov	r0, r8
   34cb0:	bl	310bc <fputs@plt+0x1fd08>
   34cb4:	cmp	r0, #0
   34cb8:	bne	38404 <fputs@plt+0x27050>
   34cbc:	mov	r9, r8
   34cc0:	ldrh	r0, [r9, #8]!
   34cc4:	and	r0, r0, #15872	; 0x3e00
   34cc8:	orr	r0, r0, #2
   34ccc:	strh	r0, [r9]
   34cd0:	cmp	sl, r5
   34cd4:	beq	34cec <fputs@plt+0x23938>
   34cd8:	ldr	r0, [sp, #28]
   34cdc:	ldr	r1, [r0, #16]
   34ce0:	ldr	r0, [r8, #16]
   34ce4:	ldr	r2, [r7]
   34ce8:	bl	1121c <memcpy@plt>
   34cec:	ldr	r0, [r8, #16]
   34cf0:	ldr	r1, [r7]
   34cf4:	add	r0, r0, r1
   34cf8:	ldr	r1, [sp, #88]	; 0x58
   34cfc:	ldr	r1, [r1, #16]
   34d00:	ldr	r2, [r6]
   34d04:	bl	1121c <memcpy@plt>
   34d08:	ldr	r0, [r8, #16]
   34d0c:	mov	r1, #0
   34d10:	strb	r1, [r0, r4]
   34d14:	ldr	r0, [r8, #16]
   34d18:	add	r0, r0, r4
   34d1c:	strb	r1, [r0, #1]
   34d20:	ldrh	r0, [r9]
   34d24:	orr	r0, r0, #512	; 0x200
   34d28:	strh	r0, [r9]
   34d2c:	ldr	r0, [sp, #96]	; 0x60
   34d30:	strb	r0, [r8, #10]
   34d34:	str	r4, [r8, #12]
   34d38:	b	36b94 <fputs@plt+0x257e0>
   34d3c:	str	r9, [sp, #136]	; 0x88
   34d40:	ldr	r0, [r7, #4]
   34d44:	ldr	r1, [sp, #128]	; 0x80
   34d48:	ldr	r1, [r1, #56]	; 0x38
   34d4c:	ldr	r4, [r1, r0, lsl #2]
   34d50:	ldr	r0, [sp, #120]	; 0x78
   34d54:	ldr	r0, [r0, #216]	; 0xd8
   34d58:	cmp	r0, #0
   34d5c:	ldrne	r0, [r7, #16]
   34d60:	cmpne	r0, #0
   34d64:	bne	366fc <fputs@plt+0x25348>
   34d68:	add	r6, r7, #3
   34d6c:	mov	r5, #0
   34d70:	b	3672c <fputs@plt+0x25378>
   34d74:	ldr	r5, [r7, #4]
   34d78:	ldr	r0, [r7, #8]
   34d7c:	add	r0, r0, r0, lsl #2
   34d80:	add	r4, r8, r0, lsl #3
   34d84:	mov	r0, r4
   34d88:	bl	18d90 <fputs@plt+0x79dc>
   34d8c:	add	r0, r5, r5, lsl #2
   34d90:	add	r0, r8, r0, lsl #3
   34d94:	ldrb	r1, [r0, #8]
   34d98:	tst	r1, #1
   34d9c:	bne	36fe8 <fputs@plt+0x25c34>
   34da0:	mov	r1, #4
   34da4:	strh	r1, [r4, #8]
   34da8:	bl	18788 <fputs@plt+0x73d4>
   34dac:	mvn	r1, r1
   34db0:	mvn	r0, r0
   34db4:	b	36a1c <fputs@plt+0x25668>
   34db8:	ldr	r0, [sp, #128]	; 0x80
   34dbc:	mov	r1, r7
   34dc0:	bl	3895c <fputs@plt+0x275a8>
   34dc4:	mov	r4, r0
   34dc8:	mov	r0, #24
   34dcc:	strb	r0, [r7]
   34dd0:	ldr	r5, [r7, #16]
   34dd4:	mov	r0, r5
   34dd8:	bl	1358c <fputs@plt+0x21d8>
   34ddc:	str	r0, [r7, #4]
   34de0:	ldr	r0, [sp, #96]	; 0x60
   34de4:	cmp	r0, #1
   34de8:	ldr	r6, [sp, #120]	; 0x78
   34dec:	beq	34e8c <fputs@plt+0x23ad8>
   34df0:	str	r9, [sp, #136]	; 0x88
   34df4:	mov	r0, #0
   34df8:	str	r0, [sp]
   34dfc:	mov	r0, r4
   34e00:	mov	r1, r5
   34e04:	mvn	r2, #0
   34e08:	mov	r3, #1
   34e0c:	bl	18b40 <fputs@plt+0x778c>
   34e10:	cmp	r0, #0
   34e14:	bne	37fa8 <fputs@plt+0x26bf4>
   34e18:	mov	r0, r4
   34e1c:	ldr	r1, [sp, #96]	; 0x60
   34e20:	bl	312d8 <fputs@plt+0x1ff24>
   34e24:	cmp	r0, #0
   34e28:	ldr	r9, [sp, #92]	; 0x5c
   34e2c:	ldr	r0, [sp, #124]	; 0x7c
   34e30:	ldr	r5, [sp, #128]	; 0x80
   34e34:	bne	383ac <fputs@plt+0x26ff8>
   34e38:	mov	r1, #0
   34e3c:	mov	r0, #0
   34e40:	str	r0, [sp, #112]	; 0x70
   34e44:	str	r1, [r4, #24]
   34e48:	ldrh	r0, [r4, #8]
   34e4c:	orr	r0, r0, #2048	; 0x800
   34e50:	strh	r0, [r4, #8]
   34e54:	ldrb	r0, [r7, #1]
   34e58:	cmp	r0, #255	; 0xff
   34e5c:	ldr	r9, [sp, #136]	; 0x88
   34e60:	ldr	r6, [sp, #120]	; 0x78
   34e64:	bne	34e74 <fputs@plt+0x23ac0>
   34e68:	ldr	r1, [r7, #16]
   34e6c:	mov	r0, r6
   34e70:	bl	13cb4 <fputs@plt+0x2900>
   34e74:	mov	r0, #255	; 0xff
   34e78:	strb	r0, [r7, #1]
   34e7c:	ldr	r0, [r4, #16]
   34e80:	str	r0, [r7, #16]
   34e84:	ldr	r0, [r4, #12]
   34e88:	str	r0, [r7, #4]
   34e8c:	ldr	r0, [r6, #92]	; 0x5c
   34e90:	ldr	r1, [r7, #4]
   34e94:	cmp	r1, r0
   34e98:	bgt	37fc4 <fputs@plt+0x26c10>
   34e9c:	ldr	r0, [sp, #128]	; 0x80
   34ea0:	mov	r1, r7
   34ea4:	bl	3895c <fputs@plt+0x275a8>
   34ea8:	movw	r1, #2562	; 0xa02
   34eac:	strh	r1, [r0, #8]
   34eb0:	ldr	r1, [r7, #16]
   34eb4:	str	r1, [r0, #16]
   34eb8:	ldr	r1, [r7, #4]
   34ebc:	ldr	r2, [sp, #96]	; 0x60
   34ec0:	strb	r2, [r0, #10]
   34ec4:	str	r1, [r0, #12]
   34ec8:	ldrb	r1, [r7, #3]
   34ecc:	cmp	r1, #0
   34ed0:	beq	36fe8 <fputs@plt+0x25c34>
   34ed4:	ldr	r1, [r7, #12]
   34ed8:	add	r1, r1, r1, lsl #2
   34edc:	mov	r2, r8
   34ee0:	ldr	r1, [r2, r1, lsl #3]!
   34ee4:	ldr	r2, [r2, #4]
   34ee8:	orrs	r1, r1, r2
   34eec:	beq	36fe8 <fputs@plt+0x25c34>
   34ef0:	mov	r1, #2576	; 0xa10
   34ef4:	strh	r1, [r0, #8]
   34ef8:	add	r7, r7, #20
   34efc:	b	32ac8 <fputs@plt+0x21714>
   34f00:	ldr	r4, [sp, #128]	; 0x80
   34f04:	ldr	r1, [r4, #92]	; 0x5c
   34f08:	ldr	r0, [sp, #120]	; 0x78
   34f0c:	bl	30430 <fputs@plt+0x1f07c>
   34f10:	mov	r0, #0
   34f14:	str	r0, [r4, #92]	; 0x5c
   34f18:	add	r7, r7, #20
   34f1c:	b	32ac8 <fputs@plt+0x21714>
   34f20:	ldr	r0, [r7, #4]
   34f24:	ldr	r1, [r7, #12]
   34f28:	ldr	r2, [r7, #16]
   34f2c:	ldr	r5, [sp, #128]	; 0x80
   34f30:	ldr	r3, [r5, #56]	; 0x38
   34f34:	ldr	r0, [r3, r0, lsl #2]
   34f38:	mov	r6, #0
   34f3c:	mov	r3, #0
   34f40:	str	r3, [sp, #112]	; 0x70
   34f44:	str	r6, [sp, #144]	; 0x90
   34f48:	add	r1, r1, r1, lsl #2
   34f4c:	add	r1, r8, r1, lsl #3
   34f50:	add	r3, sp, #144	; 0x90
   34f54:	bl	3a7f0 <fputs@plt+0x2943c>
   34f58:	cmp	r0, #0
   34f5c:	bne	37f60 <fputs@plt+0x26bac>
   34f60:	ldr	r0, [sp, #144]	; 0x90
   34f64:	b	35fb8 <fputs@plt+0x24c04>
   34f68:	ldmib	r7, {r0, r1}
   34f6c:	ldr	r5, [sp, #128]	; 0x80
   34f70:	ldr	r2, [r5, #56]	; 0x38
   34f74:	ldr	r0, [r2, r0, lsl #2]
   34f78:	add	r1, r1, r1, lsl #2
   34f7c:	add	r1, r8, r1, lsl #3
   34f80:	bl	3a8c4 <fputs@plt+0x29510>
   34f84:	cmp	r0, #0
   34f88:	bne	37f60 <fputs@plt+0x26bac>
   34f8c:	ldr	r0, [r7, #12]
   34f90:	ldr	r1, [r5, #56]	; 0x38
   34f94:	ldr	r0, [r1, r0, lsl #2]
   34f98:	mov	r2, #0
   34f9c:	mov	r1, #0
   34fa0:	str	r1, [sp, #112]	; 0x70
   34fa4:	str	r2, [r0, #56]	; 0x38
   34fa8:	add	r7, r7, #20
   34fac:	b	32ac8 <fputs@plt+0x21714>
   34fb0:	ldr	r4, [sp, #128]	; 0x80
   34fb4:	mov	r0, r4
   34fb8:	mov	r1, r7
   34fbc:	bl	3895c <fputs@plt+0x275a8>
   34fc0:	mov	r5, r0
   34fc4:	ldr	r0, [r7, #4]
   34fc8:	ldr	r1, [r4, #56]	; 0x38
   34fcc:	ldr	r4, [r1, r0, lsl #2]
   34fd0:	ldrb	r0, [r4, #2]
   34fd4:	cmp	r0, #0
   34fd8:	beq	36948 <fputs@plt+0x25594>
   34fdc:	mov	r0, #1
   34fe0:	strh	r0, [r5, #8]
   34fe4:	add	r7, r7, #20
   34fe8:	b	32ac8 <fputs@plt+0x21714>
   34fec:	ldr	r0, [r7, #4]
   34ff0:	ldr	r1, [sp, #128]	; 0x80
   34ff4:	ldr	r1, [r1, #56]	; 0x38
   34ff8:	ldr	r0, [r1, r0, lsl #2]
   34ffc:	mov	r1, #0
   35000:	str	r1, [r0, #56]	; 0x38
   35004:	mov	r1, #1
   35008:	strb	r1, [r0, #2]
   3500c:	ldrb	r1, [r0]
   35010:	cmp	r1, #0
   35014:	bne	36fe8 <fputs@plt+0x25c34>
   35018:	ldr	r0, [r0, #16]
   3501c:	bl	2f308 <fputs@plt+0x1df54>
   35020:	add	r7, r7, #20
   35024:	b	32ac8 <fputs@plt+0x21714>
   35028:	ldr	r0, [r7, #4]
   3502c:	ldr	r5, [sp, #128]	; 0x80
   35030:	ldr	r1, [r5, #56]	; 0x38
   35034:	ldr	r4, [r1, r0, lsl #2]
   35038:	ldr	r0, [r4, #16]
   3503c:	mov	r6, #0
   35040:	str	r6, [sp, #144]	; 0x90
   35044:	add	r1, sp, #144	; 0x90
   35048:	bl	3a124 <fputs@plt+0x28d70>
   3504c:	mov	sl, r0
   35050:	ldr	r0, [sp, #144]	; 0x90
   35054:	strb	r6, [r4, #3]
   35058:	mov	r1, #0
   3505c:	str	r1, [sp, #112]	; 0x70
   35060:	str	r6, [r4, #56]	; 0x38
   35064:	strb	r0, [r4, #2]
   35068:	ldr	r1, [r7, #12]
   3506c:	str	r1, [r4, #28]
   35070:	cmp	sl, #0
   35074:	bne	3801c <fputs@plt+0x26c68>
   35078:	cmp	r0, #0
   3507c:	beq	36fe8 <fputs@plt+0x25c34>
   35080:	ldr	r0, [r7, #8]
   35084:	b	33064 <fputs@plt+0x21cb0>
   35088:	ldr	r0, [r7, #4]
   3508c:	ldr	r1, [sp, #128]	; 0x80
   35090:	ldr	r1, [r1, #56]	; 0x38
   35094:	ldr	r5, [r1, r0, lsl #2]
   35098:	ldr	r4, [r5, #16]
   3509c:	ldr	r0, [r5, #24]
   350a0:	str	r0, [sp, #144]	; 0x90
   350a4:	ldr	r0, [r7, #12]
   350a8:	mov	r1, #0
   350ac:	strb	r1, [sp, #154]	; 0x9a
   350b0:	strh	r0, [sp, #152]	; 0x98
   350b4:	ldr	r0, [r7, #8]
   350b8:	add	r0, r0, r0, lsl #2
   350bc:	add	r0, r8, r0, lsl #3
   350c0:	str	r0, [sp, #148]	; 0x94
   350c4:	sub	r0, fp, #80	; 0x50
   350c8:	str	r1, [sp]
   350cc:	str	r0, [sp, #4]
   350d0:	add	r1, sp, #144	; 0x90
   350d4:	mov	r0, r4
   350d8:	mov	r2, #0
   350dc:	mov	r3, #0
   350e0:	bl	399e4 <fputs@plt+0x28630>
   350e4:	cmp	r0, #0
   350e8:	bne	37fb8 <fputs@plt+0x26c04>
   350ec:	ldr	r0, [fp, #-80]	; 0xffffffb0
   350f0:	cmp	r0, #0
   350f4:	bne	3510c <fputs@plt+0x23d58>
   350f8:	mov	r0, r4
   350fc:	mov	r1, #4
   35100:	bl	3a48c <fputs@plt+0x290d8>
   35104:	cmp	r0, #0
   35108:	bne	37fb8 <fputs@plt+0x26c04>
   3510c:	mov	r1, #0
   35110:	mov	r0, #0
   35114:	str	r0, [sp, #112]	; 0x70
   35118:	str	r1, [r5, #56]	; 0x38
   3511c:	add	r7, r7, #20
   35120:	b	32ac8 <fputs@plt+0x21714>
   35124:	str	r9, [sp, #136]	; 0x88
   35128:	ldr	r0, [sp, #128]	; 0x80
   3512c:	mov	r1, r7
   35130:	bl	3895c <fputs@plt+0x275a8>
   35134:	mov	r5, r0
   35138:	mov	r0, #1
   3513c:	strh	r0, [r5, #8]
   35140:	ldr	r6, [sp, #120]	; 0x78
   35144:	ldr	r0, [r6, #156]	; 0x9c
   35148:	ldr	r1, [r6, #168]	; 0xa8
   3514c:	add	r1, r1, #1
   35150:	cmp	r0, r1
   35154:	bgt	381c0 <fputs@plt+0x26e0c>
   35158:	ldr	r4, [r7, #12]
   3515c:	mov	r0, #0
   35160:	str	r0, [sp, #144]	; 0x90
   35164:	ldr	r0, [r6, #16]
   35168:	add	r0, r0, r4, lsl #4
   3516c:	ldr	r0, [r0, #4]
   35170:	ldr	r1, [r7, #4]
   35174:	add	r2, sp, #144	; 0x90
   35178:	bl	3aed0 <fputs@plt+0x29b1c>
   3517c:	mov	sl, r0
   35180:	mov	r0, #4
   35184:	strh	r0, [r5, #8]
   35188:	ldr	r2, [sp, #144]	; 0x90
   3518c:	asr	r3, r2, #31
   35190:	strd	r2, [r5]
   35194:	cmp	sl, #0
   35198:	ldr	r0, [sp, #124]	; 0x7c
   3519c:	bne	3827c <fputs@plt+0x26ec8>
   351a0:	cmp	r2, #0
   351a4:	ldr	r9, [sp, #136]	; 0x88
   351a8:	beq	36b70 <fputs@plt+0x257bc>
   351ac:	ldr	r3, [r7, #4]
   351b0:	ldr	r0, [sp, #120]	; 0x78
   351b4:	mov	r1, r4
   351b8:	bl	3aefc <fputs@plt+0x29b48>
   351bc:	add	r0, r4, #1
   351c0:	str	r0, [sp, #116]	; 0x74
   351c4:	b	36b70 <fputs@plt+0x257bc>
   351c8:	mov	r1, #0
   351cc:	mov	r0, #0
   351d0:	str	r0, [sp, #112]	; 0x70
   351d4:	str	r1, [sp, #144]	; 0x90
   351d8:	ldr	r1, [r7, #4]
   351dc:	ldr	r0, [r7, #8]
   351e0:	ldr	r2, [r7, #12]
   351e4:	cmp	r2, #0
   351e8:	add	r3, sp, #144	; 0x90
   351ec:	movne	r2, r3
   351f0:	ldr	r6, [sp, #120]	; 0x78
   351f4:	ldr	r3, [r6, #16]
   351f8:	add	r0, r3, r0, lsl #4
   351fc:	ldr	r0, [r0, #4]
   35200:	bl	3af5c <fputs@plt+0x29ba8>
   35204:	mov	sl, r0
   35208:	ldr	r0, [r7, #12]
   3520c:	cmp	r0, #0
   35210:	ldr	r5, [sp, #128]	; 0x80
   35214:	beq	35250 <fputs@plt+0x23e9c>
   35218:	ldr	r2, [r5, #92]	; 0x5c
   3521c:	ldr	r1, [sp, #144]	; 0x90
   35220:	add	r2, r2, r1
   35224:	str	r2, [r5, #92]	; 0x5c
   35228:	cmp	r0, #1
   3522c:	blt	35250 <fputs@plt+0x23e9c>
   35230:	add	r0, r0, r0, lsl #2
   35234:	mov	r2, r8
   35238:	ldr	r0, [r2, r0, lsl #3]!
   3523c:	adds	r0, r0, r1
   35240:	str	r0, [r2]
   35244:	ldr	r0, [r2, #4]
   35248:	adc	r0, r0, r1, asr #31
   3524c:	str	r0, [r2, #4]
   35250:	cmp	sl, #0
   35254:	beq	36fe8 <fputs@plt+0x25c34>
   35258:	b	37f90 <fputs@plt+0x26bdc>
   3525c:	ldr	r0, [r7, #4]
   35260:	ldr	r5, [sp, #128]	; 0x80
   35264:	ldr	r1, [r5, #56]	; 0x38
   35268:	ldr	r0, [r1, r0, lsl #2]
   3526c:	ldrb	r1, [r0]
   35270:	cmp	r1, #1
   35274:	bne	36580 <fputs@plt+0x251cc>
   35278:	ldr	r1, [r0, #16]
   3527c:	ldr	r0, [sp, #120]	; 0x78
   35280:	bl	30874 <fputs@plt+0x1f4c0>
   35284:	add	r7, r7, #20
   35288:	b	32ac8 <fputs@plt+0x21714>
   3528c:	ldr	r0, [r7, #4]
   35290:	ldr	r6, [sp, #120]	; 0x78
   35294:	str	r6, [sp, #144]	; 0x90
   35298:	ldr	r1, [sp, #80]	; 0x50
   3529c:	str	r1, [sp, #148]	; 0x94
   352a0:	str	r0, [sp, #152]	; 0x98
   352a4:	ldr	r1, [r6, #16]
   352a8:	ldr	r2, [r1, r0, lsl #4]
   352ac:	ldr	r1, [r7, #16]
   352b0:	str	r1, [sp]
   352b4:	movw	r1, #20061	; 0x4e5d
   352b8:	movt	r1, #8
   352bc:	movw	r3, #20080	; 0x4e70
   352c0:	movt	r3, #8
   352c4:	cmp	r0, #1
   352c8:	moveq	r3, r1
   352cc:	movw	r1, #20094	; 0x4e7e
   352d0:	movt	r1, #8
   352d4:	mov	r0, r6
   352d8:	bl	1a96c <fputs@plt+0x95b8>
   352dc:	cmp	r0, #0
   352e0:	beq	381d4 <fputs@plt+0x26e20>
   352e4:	mov	r4, r0
   352e8:	mov	r0, #1
   352ec:	strb	r0, [r6, #149]	; 0x95
   352f0:	mov	r0, #0
   352f4:	str	r0, [sp, #156]	; 0x9c
   352f8:	str	r0, [sp]
   352fc:	movw	r2, #45024	; 0xafe0
   35300:	movt	r2, #3
   35304:	add	r3, sp, #144	; 0x90
   35308:	mov	r0, r6
   3530c:	mov	r1, r4
   35310:	bl	1b934 <fputs@plt+0xa580>
   35314:	mov	r5, r0
   35318:	ldr	sl, [sp, #156]	; 0x9c
   3531c:	mov	r0, r6
   35320:	mov	r1, r4
   35324:	bl	13cb4 <fputs@plt+0x2900>
   35328:	mov	r0, #0
   3532c:	str	r0, [sp, #112]	; 0x70
   35330:	mov	r0, #0
   35334:	strb	r0, [r6, #149]	; 0x95
   35338:	cmp	r5, #0
   3533c:	movne	sl, r5
   35340:	cmp	sl, #0
   35344:	beq	36fe8 <fputs@plt+0x25c34>
   35348:	b	38290 <fputs@plt+0x26edc>
   3534c:	ldr	r1, [r7, #4]
   35350:	ldr	r6, [sp, #120]	; 0x78
   35354:	mov	r0, r6
   35358:	bl	3b198 <fputs@plt+0x29de4>
   3535c:	cmp	r0, #0
   35360:	beq	36b70 <fputs@plt+0x257bc>
   35364:	b	38010 <fputs@plt+0x26c5c>
   35368:	ldr	r1, [r7, #4]
   3536c:	ldr	r2, [r7, #16]
   35370:	ldr	r0, [sp, #120]	; 0x78
   35374:	bl	3b278 <fputs@plt+0x29ec4>
   35378:	add	r7, r7, #20
   3537c:	b	32ac8 <fputs@plt+0x21714>
   35380:	ldr	r1, [r7, #4]
   35384:	ldr	r2, [r7, #16]
   35388:	ldr	r0, [sp, #120]	; 0x78
   3538c:	bl	3b2bc <fputs@plt+0x29f08>
   35390:	add	r7, r7, #20
   35394:	b	32ac8 <fputs@plt+0x21714>
   35398:	ldr	r1, [r7, #4]
   3539c:	ldr	r2, [r7, #16]
   353a0:	ldr	r0, [sp, #120]	; 0x78
   353a4:	bl	3b33c <fputs@plt+0x29f88>
   353a8:	add	r7, r7, #20
   353ac:	b	32ac8 <fputs@plt+0x21714>
   353b0:	str	r9, [sp, #136]	; 0x88
   353b4:	mov	r4, r8
   353b8:	ldr	r8, [r7, #4]
   353bc:	ldr	r2, [r7, #8]
   353c0:	ldr	r0, [r7, #12]
   353c4:	ldr	r1, [r7, #16]
   353c8:	add	r0, r0, r0, lsl #2
   353cc:	mov	r6, r4
   353d0:	ldr	r3, [r6, r0, lsl #3]!
   353d4:	mov	sl, r7
   353d8:	ldrb	r0, [r7, #3]
   353dc:	ldr	r7, [sp, #120]	; 0x78
   353e0:	ldr	r7, [r7, #16]
   353e4:	add	r0, r7, r0, lsl #4
   353e8:	ldr	r0, [r0, #4]
   353ec:	add	r7, sp, #144	; 0x90
   353f0:	str	r7, [sp]
   353f4:	bl	3b3c4 <fputs@plt+0x2a010>
   353f8:	mov	r5, r0
   353fc:	ldrd	r0, [r6]
   35400:	ldr	r7, [sp, #144]	; 0x90
   35404:	subs	r0, r0, r7
   35408:	sbc	r1, r1, r7, asr #31
   3540c:	strd	r0, [r6]
   35410:	add	r0, r8, r8, lsl #2
   35414:	mov	r8, r4
   35418:	add	r4, r4, r0, lsl #3
   3541c:	mov	r0, r4
   35420:	bl	18d90 <fputs@plt+0x79dc>
   35424:	cmp	r7, #0
   35428:	beq	35454 <fputs@plt+0x240a0>
   3542c:	cmp	r5, #0
   35430:	beq	38178 <fputs@plt+0x26dc4>
   35434:	movw	r0, #16744	; 0x4168
   35438:	movt	r0, #1
   3543c:	str	r0, [sp]
   35440:	mov	r0, r4
   35444:	mov	r1, r5
   35448:	mvn	r2, #0
   3544c:	mov	r3, #1
   35450:	bl	18b40 <fputs@plt+0x778c>
   35454:	mov	r0, r4
   35458:	ldr	r1, [sp, #96]	; 0x60
   3545c:	bl	312d8 <fputs@plt+0x1ff24>
   35460:	mov	r7, sl
   35464:	ldr	r9, [sp, #136]	; 0x88
   35468:	add	r7, sl, #20
   3546c:	b	32ac8 <fputs@plt+0x21714>
   35470:	str	r9, [sp, #136]	; 0x88
   35474:	ldr	r0, [r7, #4]
   35478:	mov	r1, r8
   3547c:	ldr	r8, [r7, #8]
   35480:	add	r0, r0, r0, lsl #2
   35484:	mov	r5, r1
   35488:	add	r4, r1, r0, lsl #3
   3548c:	mov	r6, r4
   35490:	ldrb	r0, [r6, #8]!
   35494:	tst	r0, #32
   35498:	bne	354b0 <fputs@plt+0x240fc>
   3549c:	mov	r0, r4
   354a0:	bl	3b6e4 <fputs@plt+0x2a330>
   354a4:	ldrb	r0, [r6]
   354a8:	tst	r0, #32
   354ac:	beq	383f0 <fputs@plt+0x2703c>
   354b0:	add	r0, r8, r8, lsl #2
   354b4:	mov	r8, r5
   354b8:	mov	r1, r5
   354bc:	ldr	r2, [r1, r0, lsl #3]!
   354c0:	ldr	r3, [r1, #4]
   354c4:	b	35594 <fputs@plt+0x241e0>
   354c8:	ldr	r0, [r7, #4]
   354cc:	add	r0, r0, r0, lsl #2
   354d0:	add	r4, r8, r0, lsl #3
   354d4:	ldrb	r0, [r4, #8]
   354d8:	tst	r0, #32
   354dc:	beq	36454 <fputs@plt+0x250a0>
   354e0:	ldr	r0, [r4]
   354e4:	add	r1, sp, #144	; 0x90
   354e8:	bl	3b7d0 <fputs@plt+0x2a41c>
   354ec:	cmp	r0, #0
   354f0:	beq	36454 <fputs@plt+0x250a0>
   354f4:	str	r9, [sp, #136]	; 0x88
   354f8:	ldr	r0, [r7, #12]
   354fc:	add	r0, r0, r0, lsl #2
   35500:	mov	r6, r8
   35504:	add	r0, r8, r0, lsl #3
   35508:	ldr	r2, [sp, #144]	; 0x90
   3550c:	ldr	r3, [sp, #148]	; 0x94
   35510:	bl	18d48 <fputs@plt+0x7994>
   35514:	b	36478 <fputs@plt+0x250c4>
   35518:	str	r9, [sp, #136]	; 0x88
   3551c:	ldr	r0, [r7, #4]
   35520:	mov	r1, r8
   35524:	ldr	r6, [r7, #12]
   35528:	mov	sl, r7
   3552c:	ldr	r5, [r7, #16]
   35530:	add	r0, r0, r0, lsl #2
   35534:	add	r4, r8, r0, lsl #3
   35538:	mov	r7, r4
   3553c:	ldrb	r0, [r7, #8]!
   35540:	tst	r0, #32
   35544:	bne	3555c <fputs@plt+0x241a8>
   35548:	mov	r0, r4
   3554c:	bl	3b6e4 <fputs@plt+0x2a330>
   35550:	ldrb	r0, [r7]
   35554:	tst	r0, #32
   35558:	beq	38178 <fputs@plt+0x26dc4>
   3555c:	add	r0, r6, r6, lsl #2
   35560:	add	r6, r8, r0, lsl #3
   35564:	cmp	r5, #0
   35568:	mov	r7, sl
   3556c:	beq	35590 <fputs@plt+0x241dc>
   35570:	ldrd	r2, [r6]
   35574:	ldr	r0, [r4]
   35578:	mov	r1, r5
   3557c:	bl	3b838 <fputs@plt+0x2a484>
   35580:	cmp	r0, #0
   35584:	bne	3373c <fputs@plt+0x22388>
   35588:	cmp	r5, #0
   3558c:	blt	32a98 <fputs@plt+0x216e4>
   35590:	ldrd	r2, [r6]
   35594:	ldr	r0, [r4]
   35598:	bl	3b758 <fputs@plt+0x2a3a4>
   3559c:	b	32a98 <fputs@plt+0x216e4>
   355a0:	mov	r4, r9
   355a4:	ldr	r0, [r7, #12]
   355a8:	ldr	sl, [r7, #16]
   355ac:	ldrb	r1, [r7, #3]
   355b0:	cmp	r1, #0
   355b4:	ldr	r9, [sp, #92]	; 0x5c
   355b8:	ldr	r6, [sp, #128]	; 0x80
   355bc:	ldrne	r1, [r6, #176]	; 0xb0
   355c0:	cmpne	r1, #0
   355c4:	bne	36f8c <fputs@plt+0x25bd8>
   355c8:	ldr	r5, [sp, #120]	; 0x78
   355cc:	ldr	r1, [r5, #132]	; 0x84
   355d0:	ldr	r2, [r6, #184]	; 0xb8
   355d4:	cmp	r2, r1
   355d8:	str	r4, [sp, #136]	; 0x88
   355dc:	bge	382b4 <fputs@plt+0x26f00>
   355e0:	add	r0, r0, r0, lsl #2
   355e4:	add	r8, r8, r0, lsl #3
   355e8:	mov	r4, r8
   355ec:	ldrb	r0, [r4, #8]!
   355f0:	tst	r0, #64	; 0x40
   355f4:	bne	36644 <fputs@plt+0x25290>
   355f8:	str	r7, [sp, #104]	; 0x68
   355fc:	ldr	r1, [sl, #8]
   35600:	ldr	r7, [sl, #12]
   35604:	ldr	r0, [sl, #16]
   35608:	str	r1, [sp, #108]	; 0x6c
   3560c:	add	r1, r7, r1
   35610:	clz	r2, r7
   35614:	lsr	r2, r2, #5
   35618:	str	r2, [sp, #88]	; 0x58
   3561c:	add	r9, r1, r2
   35620:	add	r6, r9, r9, lsl #2
   35624:	add	r0, r0, r7, lsl #2
   35628:	add	r0, r0, r6, lsl #3
   3562c:	add	r2, r0, #80	; 0x50
   35630:	asr	r3, r2, #31
   35634:	ldr	r0, [sp, #120]	; 0x78
   35638:	bl	19680 <fputs@plt+0x82cc>
   3563c:	cmp	r0, #0
   35640:	beq	37ef4 <fputs@plt+0x26b40>
   35644:	mov	r5, r0
   35648:	mov	r0, r8
   3564c:	bl	18570 <fputs@plt+0x71bc>
   35650:	mov	r0, #64	; 0x40
   35654:	strh	r0, [r4]
   35658:	str	r5, [r8]
   3565c:	str	r9, [r5, #64]	; 0x40
   35660:	ldr	r2, [sp, #128]	; 0x80
   35664:	str	r2, [r5]
   35668:	ldr	r0, [sp, #132]	; 0x84
   3566c:	ldr	r1, [sp, #104]	; 0x68
   35670:	sub	r0, r1, r0
   35674:	asr	r0, r0, #2
   35678:	movw	r1, #52429	; 0xcccd
   3567c:	movt	r1, #52428	; 0xcccc
   35680:	mul	r0, r0, r1
   35684:	ldr	r1, [sl, #12]
   35688:	str	r0, [r5, #48]	; 0x30
   3568c:	str	r1, [r5, #68]	; 0x44
   35690:	ldr	r0, [r2, #8]
   35694:	str	r0, [r5, #16]
   35698:	ldr	r0, [r2, #28]
   3569c:	str	r0, [r5, #56]	; 0x38
   356a0:	ldr	r0, [r2, #56]	; 0x38
   356a4:	str	r0, [r5, #24]
   356a8:	ldr	r0, [r2, #36]	; 0x24
   356ac:	str	r0, [r5, #44]	; 0x2c
   356b0:	ldr	r0, [r2, #4]
   356b4:	str	r0, [r5, #8]
   356b8:	ldr	r0, [r2, #32]
   356bc:	str	r0, [r5, #52]	; 0x34
   356c0:	ldr	r0, [sl, #20]
   356c4:	str	r0, [r5, #28]
   356c8:	ldr	r0, [r2, #200]	; 0xc8
   356cc:	str	r0, [r5, #20]
   356d0:	ldr	r0, [r2, #196]	; 0xc4
   356d4:	str	r0, [r5, #60]	; 0x3c
   356d8:	mov	r0, #0
   356dc:	cmp	r0, r6, lsl #3
   356e0:	beq	36648 <fputs@plt+0x25294>
   356e4:	ldr	r1, [sp, #108]	; 0x6c
   356e8:	add	r1, r1, r1, lsl #2
   356ec:	ldr	r2, [sp, #88]	; 0x58
   356f0:	add	r2, r2, r2, lsl #2
   356f4:	lsl	r2, r2, #3
   356f8:	add	r1, r2, r1, lsl #3
   356fc:	add	r2, r7, r7, lsl #2
   35700:	add	r1, r1, r2, lsl #3
   35704:	ldr	r7, [sp, #100]	; 0x64
   35708:	ldr	r4, [sp, #120]	; 0x78
   3570c:	add	r2, r5, r0
   35710:	str	r4, [r2, #112]	; 0x70
   35714:	mov	r3, #128	; 0x80
   35718:	strh	r3, [r2, #88]	; 0x58
   3571c:	add	r0, r0, #40	; 0x28
   35720:	cmp	r1, r0
   35724:	bne	3570c <fputs@plt+0x24358>
   35728:	b	3664c <fputs@plt+0x25298>
   3572c:	ldr	r0, [sp, #128]	; 0x80
   35730:	mov	r1, r7
   35734:	bl	3895c <fputs@plt+0x275a8>
   35738:	mov	r1, #8
   3573c:	strh	r1, [r0, #8]
   35740:	ldr	r1, [r7, #16]
   35744:	vldr	d16, [r1]
   35748:	vstr	d16, [r0]
   3574c:	add	r7, r7, #20
   35750:	b	32ac8 <fputs@plt+0x21714>
   35754:	ldr	r4, [sp, #128]	; 0x80
   35758:	mov	r0, r4
   3575c:	mov	r1, r7
   35760:	bl	3895c <fputs@plt+0x275a8>
   35764:	ldr	r1, [r4, #176]	; 0xb0
   35768:	ldr	r2, [r1, #8]
   3576c:	ldr	r3, [r1, #16]
   35770:	ldr	r1, [r1, #48]	; 0x30
   35774:	add	r1, r1, r1, lsl #2
   35778:	add	r1, r2, r1, lsl #2
   3577c:	ldr	r1, [r1, #4]
   35780:	ldr	r2, [r7, #4]
   35784:	add	r1, r1, r2
   35788:	add	r1, r1, r1, lsl #2
   3578c:	add	r1, r3, r1, lsl #3
   35790:	mov	r2, #4096	; 0x1000
   35794:	bl	389c4 <fputs@plt+0x27610>
   35798:	add	r7, r7, #20
   3579c:	b	32ac8 <fputs@plt+0x21714>
   357a0:	ldr	r0, [sp, #120]	; 0x78
   357a4:	ldrb	r0, [r0, #27]
   357a8:	tst	r0, #1
   357ac:	bne	36594 <fputs@plt+0x251e0>
   357b0:	ldr	r1, [r7, #4]
   357b4:	ldr	r0, [r7, #8]
   357b8:	cmp	r1, #0
   357bc:	ldrne	r1, [sp, #68]	; 0x44
   357c0:	ldreq	r1, [sp, #40]	; 0x28
   357c4:	b	3659c <fputs@plt+0x251e8>
   357c8:	ldr	r0, [r7, #4]
   357cc:	cmp	r0, #0
   357d0:	ldrne	r0, [sp, #68]	; 0x44
   357d4:	ldreq	r0, [sp, #40]	; 0x28
   357d8:	ldrd	r0, [r0]
   357dc:	orrs	r0, r0, r1
   357e0:	bne	36fe8 <fputs@plt+0x25c34>
   357e4:	ldr	r0, [sp, #60]	; 0x3c
   357e8:	ldrd	r0, [r0]
   357ec:	orrs	r0, r0, r1
   357f0:	bne	36fe8 <fputs@plt+0x25c34>
   357f4:	b	36e84 <fputs@plt+0x25ad0>
   357f8:	ldr	r0, [sp, #128]	; 0x80
   357fc:	ldr	r0, [r0, #176]	; 0xb0
   35800:	cmp	r0, #0
   35804:	str	r8, [sp, #108]	; 0x6c
   35808:	mov	r6, r8
   3580c:	beq	35824 <fputs@plt+0x24470>
   35810:	mov	r1, r0
   35814:	ldr	r0, [r0, #4]
   35818:	cmp	r0, #0
   3581c:	bne	35810 <fputs@plt+0x2445c>
   35820:	ldr	r6, [r1, #16]
   35824:	str	r9, [sp, #136]	; 0x88
   35828:	ldr	r0, [r7, #4]
   3582c:	add	r8, r0, r0, lsl #2
   35830:	add	r4, r6, r8, lsl #3
   35834:	mov	r0, r4
   35838:	bl	38cec <fputs@plt+0x27938>
   3583c:	str	r7, [sp, #104]	; 0x68
   35840:	ldr	r0, [r7, #8]
   35844:	add	r7, r0, r0, lsl #2
   35848:	ldr	sl, [sp, #108]	; 0x6c
   3584c:	add	r5, sl, r7, lsl #3
   35850:	mov	r0, r5
   35854:	bl	38cec <fputs@plt+0x27938>
   35858:	ldr	r1, [r5, #4]
   3585c:	ldr	r2, [r4, #4]
   35860:	ldr	r0, [sl, r7, lsl #3]
   35864:	ldr	r3, [r6, r8, lsl #3]
   35868:	subs	r3, r3, r0
   3586c:	sbcs	r2, r2, r1
   35870:	strdlt	r0, [r4]
   35874:	b	36b94 <fputs@plt+0x257e0>
   35878:	ldr	r0, [r7, #4]
   3587c:	add	r1, r0, r0, lsl #2
   35880:	mov	r0, r8
   35884:	ldr	r1, [r0, r1, lsl #3]!
   35888:	ldr	r2, [r0, #4]
   3588c:	subs	r3, r1, #1
   35890:	sbcs	r3, r2, #0
   35894:	bge	35930 <fputs@plt+0x2457c>
   35898:	b	36fe8 <fputs@plt+0x25c34>
   3589c:	ldr	r5, [r7, #4]
   358a0:	ldr	r4, [r7, #12]
   358a4:	ldr	r0, [sp, #128]	; 0x80
   358a8:	mov	r1, r7
   358ac:	bl	3895c <fputs@plt+0x275a8>
   358b0:	add	r1, r5, r5, lsl #2
   358b4:	mov	r2, r8
   358b8:	ldr	r1, [r2, r1, lsl #3]!
   358bc:	ldr	r3, [r2, #4]
   358c0:	subs	r2, r1, #1
   358c4:	sbcs	r2, r3, #0
   358c8:	blt	36964 <fputs@plt+0x255b0>
   358cc:	add	r2, r4, r4, lsl #2
   358d0:	mov	ip, r7
   358d4:	mov	r7, r8
   358d8:	ldr	r6, [r7, r2, lsl #3]!
   358dc:	ldr	r7, [r7, #4]
   358e0:	adds	r2, r1, r6
   358e4:	adc	r5, r3, r7
   358e8:	mov	r4, #0
   358ec:	rsbs	r6, r6, #0
   358f0:	rscs	r7, r7, #0
   358f4:	mov	r7, ip
   358f8:	movwlt	r4, #1
   358fc:	cmp	r4, #0
   35900:	moveq	r5, r3
   35904:	moveq	r2, r1
   35908:	stm	r0, {r2, r5}
   3590c:	add	r7, ip, #20
   35910:	b	32ac8 <fputs@plt+0x21714>
   35914:	ldr	r0, [r7, #4]
   35918:	add	r1, r0, r0, lsl #2
   3591c:	mov	r0, r8
   35920:	ldr	r1, [r0, r1, lsl #3]!
   35924:	ldr	r2, [r0, #4]
   35928:	orrs	r3, r1, r2
   3592c:	beq	36fe8 <fputs@plt+0x25c34>
   35930:	ldr	r3, [r7, #12]
   35934:	subs	r4, r1, r3
   35938:	sbc	r5, r2, r3, asr #31
   3593c:	strd	r4, [r0]
   35940:	b	36e84 <fputs@plt+0x25ad0>
   35944:	ldr	r0, [r7, #4]
   35948:	add	r0, r0, r0, lsl #2
   3594c:	mov	r1, r8
   35950:	ldr	r0, [r1, r0, lsl #3]!
   35954:	subs	r0, r0, #1
   35958:	str	r0, [r1]
   3595c:	ldr	r2, [r1, #4]
   35960:	sbc	r2, r2, #0
   35964:	str	r2, [r1, #4]
   35968:	b	35990 <fputs@plt+0x245dc>
   3596c:	ldr	r0, [r7, #4]
   35970:	add	r0, r0, r0, lsl #2
   35974:	mov	r1, r8
   35978:	ldr	r0, [r1, r0, lsl #3]!
   3597c:	adds	r2, r0, #1
   35980:	str	r2, [r1]
   35984:	ldr	r2, [r1, #4]
   35988:	adc	r3, r2, #0
   3598c:	str	r3, [r1, #4]
   35990:	orrs	r0, r0, r2
   35994:	bne	36fe8 <fputs@plt+0x25c34>
   35998:	b	36e84 <fputs@plt+0x25ad0>
   3599c:	str	r9, [sp, #136]	; 0x88
   359a0:	ldrb	r4, [r7, #3]
   359a4:	mov	r0, #28
   359a8:	add	r2, r0, r4, lsl #2
   359ac:	mov	r5, #0
   359b0:	ldr	r0, [sp, #120]	; 0x78
   359b4:	mov	r3, #0
   359b8:	bl	209ac <fputs@plt+0xf5f8>
   359bc:	cmp	r0, #0
   359c0:	ldr	r1, [sp, #124]	; 0x7c
   359c4:	beq	37fec <fputs@plt+0x26c38>
   359c8:	str	r5, [r0, #8]
   359cc:	ldr	r1, [r7, #16]
   359d0:	ldr	r2, [sp, #128]	; 0x80
   359d4:	str	r2, [r0, #12]
   359d8:	strb	r4, [r0, #26]
   359dc:	ldr	r2, [sp, #132]	; 0x84
   359e0:	sub	r2, r7, r2
   359e4:	asr	r2, r2, #2
   359e8:	movw	r3, #52429	; 0xcccd
   359ec:	movt	r3, #52428	; 0xcccc
   359f0:	mul	r2, r2, r3
   359f4:	str	r2, [r0, #16]
   359f8:	str	r1, [r0, #4]
   359fc:	str	r0, [r7, #16]
   35a00:	movw	r0, #60560	; 0xec90
   35a04:	strh	r0, [r7]
   35a08:	ldr	r9, [sp, #136]	; 0x88
   35a0c:	str	r9, [sp, #136]	; 0x88
   35a10:	ldr	r0, [r7, #12]
   35a14:	ldr	r5, [r7, #16]
   35a18:	add	r0, r0, r0, lsl #2
   35a1c:	add	r0, r8, r0, lsl #3
   35a20:	ldr	r1, [r5, #8]
   35a24:	cmp	r1, r0
   35a28:	beq	35a70 <fputs@plt+0x246bc>
   35a2c:	str	r0, [r5, #8]
   35a30:	ldrb	r2, [r5, #26]
   35a34:	cmp	r2, #0
   35a38:	beq	35a70 <fputs@plt+0x246bc>
   35a3c:	ldr	r1, [r7, #8]
   35a40:	add	r1, r1, r2
   35a44:	add	r1, r1, r1, lsl #2
   35a48:	add	r1, r8, r1, lsl #3
   35a4c:	sub	r1, r1, #40	; 0x28
   35a50:	add	r2, r2, #6
   35a54:	str	r1, [r5, r2, lsl #2]
   35a58:	sub	r1, r1, #40	; 0x28
   35a5c:	sub	r3, r2, #1
   35a60:	sub	r2, r2, #6
   35a64:	cmp	r2, #1
   35a68:	mov	r2, r3
   35a6c:	bgt	35a54 <fputs@plt+0x246a0>
   35a70:	mov	r6, r8
   35a74:	ldr	r1, [r0, #12]
   35a78:	add	r1, r1, #1
   35a7c:	str	r1, [r0, #12]
   35a80:	add	r4, sp, #144	; 0x90
   35a84:	mov	r0, r4
   35a88:	ldr	r1, [sp, #120]	; 0x78
   35a8c:	mov	r2, #1
   35a90:	bl	3b9cc <fputs@plt+0x2a618>
   35a94:	str	r4, [r5]
   35a98:	mov	r0, #0
   35a9c:	strh	r0, [r5, #24]
   35aa0:	ldrb	r1, [r5, #26]
   35aa4:	ldr	r0, [r5, #4]
   35aa8:	ldr	r3, [r0, #12]
   35aac:	add	r2, r5, #28
   35ab0:	mov	r0, r5
   35ab4:	blx	r3
   35ab8:	ldrb	r0, [r5, #25]
   35abc:	cmp	r0, #0
   35ac0:	ldr	r8, [sp, #100]	; 0x64
   35ac4:	beq	35b10 <fputs@plt+0x2475c>
   35ac8:	ldr	r0, [r5, #20]
   35acc:	cmp	r0, #0
   35ad0:	ldr	sl, [sp, #112]	; 0x70
   35ad4:	beq	35af8 <fputs@plt+0x24744>
   35ad8:	add	r0, sp, #144	; 0x90
   35adc:	bl	18684 <fputs@plt+0x72d0>
   35ae0:	mov	r2, r0
   35ae4:	movw	r1, #17688	; 0x4518
   35ae8:	movt	r1, #8
   35aec:	ldr	r0, [sp, #128]	; 0x80
   35af0:	bl	30bb0 <fputs@plt+0x1f7fc>
   35af4:	ldr	sl, [r5, #20]
   35af8:	add	r0, sp, #144	; 0x90
   35afc:	bl	18570 <fputs@plt+0x71bc>
   35b00:	mov	r0, #0
   35b04:	str	r0, [sp, #112]	; 0x70
   35b08:	cmp	sl, #0
   35b0c:	bne	37f4c <fputs@plt+0x26b98>
   35b10:	ldrb	r0, [r5, #24]
   35b14:	cmp	r0, #0
   35b18:	mov	r8, r6
   35b1c:	ldrne	r0, [r7, #-16]
   35b20:	cmpne	r0, #0
   35b24:	beq	32a98 <fputs@plt+0x216e4>
   35b28:	add	r0, r0, r0, lsl #2
   35b2c:	add	r0, r8, r0, lsl #3
   35b30:	mov	r2, #1
   35b34:	mov	r3, #0
   35b38:	bl	18d48 <fputs@plt+0x7994>
   35b3c:	b	32a98 <fputs@plt+0x216e4>
   35b40:	ldr	r0, [r7, #4]
   35b44:	ldr	r1, [r7, #16]
   35b48:	add	r0, r0, r0, lsl #2
   35b4c:	add	r4, r8, r0, lsl #3
   35b50:	mov	r0, r4
   35b54:	bl	30fa4 <fputs@plt+0x1fbf0>
   35b58:	cmp	r0, #0
   35b5c:	bne	381e8 <fputs@plt+0x26e34>
   35b60:	mov	r0, r4
   35b64:	ldr	r1, [sp, #96]	; 0x60
   35b68:	bl	312d8 <fputs@plt+0x1ff24>
   35b6c:	mov	r0, r4
   35b70:	bl	3898c <fputs@plt+0x275d8>
   35b74:	cmp	r0, #0
   35b78:	beq	36b70 <fputs@plt+0x257bc>
   35b7c:	b	37fc4 <fputs@plt+0x26c10>
   35b80:	ldr	r0, [r7, #4]
   35b84:	ldr	r1, [sp, #120]	; 0x78
   35b88:	ldr	r1, [r1, #16]
   35b8c:	add	r0, r1, r0, lsl #4
   35b90:	ldr	r0, [r0, #4]
   35b94:	bl	3c068 <fputs@plt+0x2acb4>
   35b98:	mov	sl, r0
   35b9c:	mov	r0, #0
   35ba0:	str	r0, [sp, #112]	; 0x70
   35ba4:	cmp	sl, #101	; 0x65
   35ba8:	beq	36e84 <fputs@plt+0x25ad0>
   35bac:	cmp	sl, #0
   35bb0:	bne	37fbc <fputs@plt+0x26c08>
   35bb4:	str	sl, [sp, #112]	; 0x70
   35bb8:	add	r7, r7, #20
   35bbc:	b	32ac8 <fputs@plt+0x21714>
   35bc0:	ldr	r0, [r7, #4]
   35bc4:	cmp	r0, #0
   35bc8:	beq	36978 <fputs@plt+0x255c4>
   35bcc:	ldr	r1, [sp, #128]	; 0x80
   35bd0:	ldrb	r0, [r1, #87]	; 0x57
   35bd4:	orr	r0, r0, #1
   35bd8:	strb	r0, [r1, #87]	; 0x57
   35bdc:	add	r7, r7, #20
   35be0:	b	32ac8 <fputs@plt+0x21714>
   35be4:	ldrb	r2, [r7, #12]
   35be8:	cmp	r2, #0
   35bec:	ldr	r6, [sp, #120]	; 0x78
   35bf0:	bne	35c00 <fputs@plt+0x2484c>
   35bf4:	ldrb	r0, [r6, #25]
   35bf8:	tst	r0, #64	; 0x40
   35bfc:	bne	36fe8 <fputs@plt+0x25c34>
   35c00:	ldmib	r7, {r0, r1}
   35c04:	ldr	r3, [r6, #16]
   35c08:	add	r0, r3, r0, lsl #4
   35c0c:	ldr	r0, [r0, #4]
   35c10:	bl	3c150 <fputs@plt+0x2ad9c>
   35c14:	cmp	r0, #0
   35c18:	beq	36b70 <fputs@plt+0x257bc>
   35c1c:	b	382dc <fputs@plt+0x26f28>
   35c20:	ldr	r4, [r7, #16]
   35c24:	ldr	r6, [sp, #120]	; 0x78
   35c28:	mov	r0, r6
   35c2c:	mov	r1, r4
   35c30:	bl	3c1b4 <fputs@plt+0x2ae00>
   35c34:	mov	sl, r0
   35c38:	cmp	r4, #0
   35c3c:	ldr	r5, [sp, #128]	; 0x80
   35c40:	beq	36b68 <fputs@plt+0x257b4>
   35c44:	ldr	r1, [r4, #8]
   35c48:	mov	r0, r5
   35c4c:	bl	30d20 <fputs@plt+0x1f96c>
   35c50:	cmp	sl, #0
   35c54:	beq	36b70 <fputs@plt+0x257bc>
   35c58:	b	37f90 <fputs@plt+0x26bdc>
   35c5c:	vmov.i32	q8, #0	; 0x00000000
   35c60:	mov	r0, #36	; 0x24
   35c64:	add	r4, sp, #144	; 0x90
   35c68:	mov	r1, r4
   35c6c:	vst1.64	{d16-d17}, [r1], r0
   35c70:	mov	r2, #0
   35c74:	mov	r0, #0
   35c78:	str	r0, [sp, #112]	; 0x70
   35c7c:	str	r2, [r1]
   35c80:	add	r0, r4, #16
   35c84:	vst1.64	{d16-d17}, [r0]
   35c88:	ldr	r5, [sp, #120]	; 0x78
   35c8c:	str	r5, [sp, #176]	; 0xb0
   35c90:	ldr	r0, [r7, #8]
   35c94:	add	r0, r0, r0, lsl #2
   35c98:	add	r1, r8, r0, lsl #3
   35c9c:	mov	r0, r4
   35ca0:	bl	18e84 <fputs@plt+0x7ad0>
   35ca4:	mov	sl, r0
   35ca8:	mov	r0, r4
   35cac:	bl	18684 <fputs@plt+0x72d0>
   35cb0:	cmp	r0, #0
   35cb4:	beq	35cd0 <fputs@plt+0x2491c>
   35cb8:	mov	r2, r0
   35cbc:	ldr	r1, [r7, #4]
   35cc0:	mov	r0, r5
   35cc4:	ldr	r3, [sp, #80]	; 0x50
   35cc8:	bl	3c288 <fputs@plt+0x2aed4>
   35ccc:	mov	sl, r0
   35cd0:	add	r0, sp, #144	; 0x90
   35cd4:	bl	18570 <fputs@plt+0x71bc>
   35cd8:	cmp	sl, #0
   35cdc:	beq	36fe8 <fputs@plt+0x25c34>
   35ce0:	b	37fbc <fputs@plt+0x26c08>
   35ce4:	ldr	r6, [sp, #120]	; 0x78
   35ce8:	ldr	r0, [r6, #168]	; 0xa8
   35cec:	add	r0, r0, #1
   35cf0:	str	r0, [r6, #168]	; 0xa8
   35cf4:	ldr	r1, [r7, #4]
   35cf8:	ldr	r2, [r7, #16]
   35cfc:	mov	r0, r6
   35d00:	bl	3c384 <fputs@plt+0x2afd0>
   35d04:	mov	sl, r0
   35d08:	ldr	r0, [r6, #168]	; 0xa8
   35d0c:	sub	r0, r0, #1
   35d10:	str	r0, [r6, #168]	; 0xa8
   35d14:	cmp	sl, #0
   35d18:	beq	36b70 <fputs@plt+0x257bc>
   35d1c:	b	38220 <fputs@plt+0x26e6c>
   35d20:	str	r9, [sp, #136]	; 0x88
   35d24:	mov	r0, #0
   35d28:	str	r0, [sp, #144]	; 0x90
   35d2c:	ldr	r0, [r7, #16]
   35d30:	ldr	r4, [r0, #8]
   35d34:	mov	sl, #6
   35d38:	cmp	r4, #0
   35d3c:	ldrne	r5, [r4]
   35d40:	cmpne	r5, #0
   35d44:	beq	38324 <fputs@plt+0x26f70>
   35d48:	ldr	r2, [r5, #24]
   35d4c:	add	r1, sp, #144	; 0x90
   35d50:	mov	r0, r4
   35d54:	blx	r2
   35d58:	mov	sl, r0
   35d5c:	ldr	r6, [sp, #128]	; 0x80
   35d60:	mov	r0, r6
   35d64:	mov	r1, r4
   35d68:	bl	30d20 <fputs@plt+0x1f96c>
   35d6c:	cmp	sl, #0
   35d70:	bne	38324 <fputs@plt+0x26f70>
   35d74:	ldr	r0, [sp, #144]	; 0x90
   35d78:	str	r4, [r0]
   35d7c:	ldr	r1, [r7, #4]
   35d80:	mov	r0, #2
   35d84:	str	r0, [sp]
   35d88:	mov	r0, #0
   35d8c:	str	r0, [sp, #112]	; 0x70
   35d90:	mov	r0, r6
   35d94:	mov	r2, #0
   35d98:	mvn	r3, #0
   35d9c:	bl	396f0 <fputs@plt+0x2833c>
   35da0:	cmp	r0, #0
   35da4:	beq	383e4 <fputs@plt+0x27030>
   35da8:	ldr	r1, [sp, #144]	; 0x90
   35dac:	str	r1, [r0, #16]
   35db0:	ldr	r0, [r4, #4]
   35db4:	add	r0, r0, #1
   35db8:	str	r0, [r4, #4]
   35dbc:	b	32a98 <fputs@plt+0x216e4>
   35dc0:	ldr	r0, [r7, #4]
   35dc4:	ldr	r1, [r7, #12]
   35dc8:	add	r1, r1, r1, lsl #2
   35dcc:	add	r4, r8, r1, lsl #3
   35dd0:	ldr	r6, [sp, #128]	; 0x80
   35dd4:	ldr	r1, [r6, #56]	; 0x38
   35dd8:	ldr	r0, [r1, r0, lsl #2]
   35ddc:	ldrb	r1, [r0, #2]
   35de0:	cmp	r1, #0
   35de4:	beq	36988 <fputs@plt+0x255d4>
   35de8:	mov	r0, r4
   35dec:	bl	18d90 <fputs@plt+0x79dc>
   35df0:	add	r7, r7, #20
   35df4:	b	32ac8 <fputs@plt+0x21714>
   35df8:	ldr	r0, [r7, #4]
   35dfc:	ldr	r4, [sp, #128]	; 0x80
   35e00:	ldr	r1, [r4, #56]	; 0x38
   35e04:	ldr	r5, [r1, r0, lsl #2]
   35e08:	ldrb	r0, [r5, #2]
   35e0c:	cmp	r0, #0
   35e10:	bne	36fe8 <fputs@plt+0x25c34>
   35e14:	str	r9, [sp, #136]	; 0x88
   35e18:	mov	r6, r8
   35e1c:	ldr	r0, [r5, #16]
   35e20:	ldr	r8, [r0]
   35e24:	ldr	r9, [r8]
   35e28:	ldr	r1, [r9, #36]	; 0x24
   35e2c:	blx	r1
   35e30:	mov	sl, r0
   35e34:	mov	r0, r4
   35e38:	mov	r1, r8
   35e3c:	bl	30d20 <fputs@plt+0x1f96c>
   35e40:	cmp	sl, #0
   35e44:	bne	38324 <fputs@plt+0x26f70>
   35e48:	ldr	r0, [r5, #16]
   35e4c:	ldr	r1, [r9, #40]	; 0x28
   35e50:	blx	r1
   35e54:	mov	r1, #0
   35e58:	str	r1, [sp, #112]	; 0x70
   35e5c:	cmp	r0, #0
   35e60:	mov	r8, r6
   35e64:	ldr	r9, [sp, #136]	; 0x88
   35e68:	bne	36478 <fputs@plt+0x250c4>
   35e6c:	b	3645c <fputs@plt+0x250a8>
   35e70:	ldr	r0, [r7, #4]
   35e74:	ldr	r1, [r7, #16]
   35e78:	add	r0, r0, r0, lsl #2
   35e7c:	add	r5, r8, r0, lsl #3
   35e80:	ldr	r4, [r1, #8]
   35e84:	mov	r0, r5
   35e88:	mov	r1, #1
   35e8c:	bl	312d8 <fputs@plt+0x1ff24>
   35e90:	cmp	r0, #0
   35e94:	bne	37fb8 <fputs@plt+0x26c04>
   35e98:	ldr	r1, [r5, #16]
   35e9c:	ldr	r0, [r4]
   35ea0:	ldr	r2, [r0, #76]	; 0x4c
   35ea4:	mov	r0, r4
   35ea8:	blx	r2
   35eac:	mov	sl, r0
   35eb0:	ldr	r5, [sp, #128]	; 0x80
   35eb4:	mov	r0, r5
   35eb8:	mov	r1, r4
   35ebc:	bl	30d20 <fputs@plt+0x1f96c>
   35ec0:	ldrb	r0, [r5, #87]	; 0x57
   35ec4:	and	r0, r0, #254	; 0xfe
   35ec8:	strb	r0, [r5, #87]	; 0x57
   35ecc:	cmp	sl, #0
   35ed0:	beq	36b70 <fputs@plt+0x257bc>
   35ed4:	b	3801c <fputs@plt+0x26c68>
   35ed8:	ldr	r0, [sp, #128]	; 0x80
   35edc:	mov	r1, r7
   35ee0:	bl	3895c <fputs@plt+0x275a8>
   35ee4:	mov	r4, r0
   35ee8:	ldr	r0, [r7, #4]
   35eec:	ldr	r1, [sp, #120]	; 0x78
   35ef0:	ldr	r1, [r1, #16]
   35ef4:	add	r0, r1, r0, lsl #4
   35ef8:	ldr	r0, [r0, #4]
   35efc:	bl	172b8 <fputs@plt+0x5f04>
   35f00:	mov	r1, #0
   35f04:	b	36a1c <fputs@plt+0x25668>
   35f08:	ldr	r0, [sp, #128]	; 0x80
   35f0c:	mov	r1, r7
   35f10:	bl	3895c <fputs@plt+0x275a8>
   35f14:	mov	r4, r0
   35f18:	ldr	r0, [r7, #4]
   35f1c:	ldr	r6, [r7, #12]
   35f20:	ldr	r1, [sp, #120]	; 0x78
   35f24:	ldr	r1, [r1, #16]
   35f28:	add	r0, r1, r0, lsl #4
   35f2c:	ldr	r5, [r0, #4]
   35f30:	cmp	r6, #0
   35f34:	beq	36a0c <fputs@plt+0x25658>
   35f38:	mov	r0, r5
   35f3c:	bl	172b8 <fputs@plt+0x5f04>
   35f40:	mov	r1, r0
   35f44:	cmp	r0, r6
   35f48:	movcc	r1, r6
   35f4c:	b	36a10 <fputs@plt+0x2565c>
   35f50:	ldr	r5, [sp, #120]	; 0x78
   35f54:	ldr	r0, [r5, #180]	; 0xb4
   35f58:	cmp	r0, #0
   35f5c:	beq	35fb4 <fputs@plt+0x24c00>
   35f60:	ldr	r0, [sp, #128]	; 0x80
   35f64:	ldrb	r0, [r0, #87]	; 0x57
   35f68:	tst	r0, #2
   35f6c:	bne	35fb4 <fputs@plt+0x24c00>
   35f70:	ldr	r1, [r7, #16]
   35f74:	cmp	r1, #0
   35f78:	bne	35f8c <fputs@plt+0x24bd8>
   35f7c:	ldr	r0, [sp, #128]	; 0x80
   35f80:	ldr	r1, [r0, #168]	; 0xa8
   35f84:	cmp	r1, #0
   35f88:	beq	35fb4 <fputs@plt+0x24c00>
   35f8c:	ldr	r0, [sp, #128]	; 0x80
   35f90:	bl	3c468 <fputs@plt+0x2b0b4>
   35f94:	mov	r4, r0
   35f98:	ldr	r2, [r5, #180]	; 0xb4
   35f9c:	ldr	r0, [r5, #184]	; 0xb8
   35fa0:	mov	r1, r4
   35fa4:	blx	r2
   35fa8:	mov	r0, r5
   35fac:	mov	r1, r4
   35fb0:	bl	13cb4 <fputs@plt+0x2900>
   35fb4:	ldr	r0, [r7, #8]
   35fb8:	cmp	r0, #0
   35fbc:	bne	36e84 <fputs@plt+0x25ad0>
   35fc0:	b	36fe8 <fputs@plt+0x25c34>
   35fc4:	ldr	r1, [r7, #12]
   35fc8:	cmp	r1, #0
   35fcc:	bne	36e84 <fputs@plt+0x25ad0>
   35fd0:	b	36fe8 <fputs@plt+0x25c34>
   35fd4:	add	r1, r1, r1, lsl #2
   35fd8:	mov	r2, r8
   35fdc:	str	r0, [r2, r1, lsl #3]!
   35fe0:	mov	r0, #0
   35fe4:	str	r0, [r2, #4]
   35fe8:	ldrh	r0, [r2, #8]
   35fec:	and	r0, r0, #15872	; 0x3e00
   35ff0:	orr	r0, r0, #4
   35ff4:	strh	r0, [r2, #8]
   35ff8:	add	r7, r7, #20
   35ffc:	b	32ac8 <fputs@plt+0x21714>
   36000:	asr	r9, r4, #31
   36004:	ldr	r7, [sp, #124]	; 0x7c
   36008:	str	r6, [sp, #136]	; 0x88
   3600c:	add	r0, r1, r1, lsl #2
   36010:	ldr	r1, [sp, #104]	; 0x68
   36014:	ldrb	r1, [r1, #3]
   36018:	tst	r1, #1
   3601c:	ldrne	r3, [sp, #128]	; 0x80
   36020:	ldrne	r2, [r3, #92]	; 0x5c
   36024:	addne	r2, r2, #1
   36028:	strne	r2, [r3, #92]	; 0x5c
   3602c:	mov	r2, r8
   36030:	add	r0, r8, r0, lsl #3
   36034:	tst	r1, #2
   36038:	ldrne	r2, [sp, #92]	; 0x5c
   3603c:	stmne	r2, {r4, r9}
   36040:	strne	r4, [sp, #100]	; 0x64
   36044:	movne	r7, r9
   36048:	str	r7, [sp, #124]	; 0x7c
   3604c:	ldrh	r6, [r0, #8]
   36050:	tst	r6, #1
   36054:	movne	r2, #0
   36058:	strne	r2, [r0, #12]
   3605c:	strne	r2, [r0, #16]
   36060:	mov	r2, #0
   36064:	tst	r1, #16
   36068:	mov	r3, #0
   3606c:	ldrne	r3, [r5, #28]
   36070:	tst	r6, #16384	; 0x4000
   36074:	ldrne	r2, [r0]
   36078:	ldr	r6, [r0, #12]
   3607c:	ldr	r7, [r0, #16]
   36080:	ldr	r0, [r5, #16]
   36084:	str	r3, [sp, #16]
   36088:	ubfx	r1, r1, #3, #1
   3608c:	str	r1, [sp, #12]
   36090:	str	r2, [sp, #8]
   36094:	str	r6, [sp, #4]
   36098:	str	r7, [sp]
   3609c:	mov	r6, #0
   360a0:	mov	r1, #0
   360a4:	mov	r2, r4
   360a8:	mov	r3, r9
   360ac:	bl	3a1cc <fputs@plt+0x28e18>
   360b0:	strb	r6, [r5, #3]
   360b4:	str	r6, [r5, #56]	; 0x38
   360b8:	cmp	r0, #0
   360bc:	bne	37ff4 <fputs@plt+0x26c40>
   360c0:	mov	r0, #0
   360c4:	str	r0, [sp, #112]	; 0x70
   360c8:	ldr	r0, [sp, #120]	; 0x78
   360cc:	ldr	r6, [r0, #216]	; 0xd8
   360d0:	cmp	r6, #0
   360d4:	ldr	r7, [sp, #104]	; 0x68
   360d8:	ldrne	r3, [r7, #16]
   360dc:	cmpne	r3, #0
   360e0:	beq	32a98 <fputs@plt+0x216e4>
   360e4:	ldrsb	r1, [r5, #1]
   360e8:	ldr	r0, [sp, #120]	; 0x78
   360ec:	ldr	r2, [r0, #16]
   360f0:	ldr	r0, [r0, #212]	; 0xd4
   360f4:	ldr	r2, [r2, r1, lsl #4]
   360f8:	ldr	r1, [sp, #104]	; 0x68
   360fc:	ldrb	r7, [r1, #3]
   36100:	stm	sp, {r4, r9}
   36104:	mov	r1, #23
   36108:	tst	r7, #4
   3610c:	ldr	r7, [sp, #104]	; 0x68
   36110:	movweq	r1, #18
   36114:	blx	r6
   36118:	b	32a98 <fputs@plt+0x216e4>
   3611c:	ldr	r2, [r5, #12]
   36120:	ldr	r1, [r5, #16]
   36124:	ldr	r3, [r7, #12]
   36128:	ldr	r0, [r4, #16]
   3612c:	str	r7, [sp, #104]	; 0x68
   36130:	ldrb	r7, [r7, #3]
   36134:	mov	r5, #0
   36138:	tst	r7, #16
   3613c:	mov	r7, #0
   36140:	ldr	r9, [sp, #136]	; 0x88
   36144:	ldrne	r7, [r4, #28]
   36148:	movw	r6, #58763	; 0xe58b
   3614c:	movt	r6, #7
   36150:	str	r6, [sp]
   36154:	str	r5, [sp, #4]
   36158:	str	r5, [sp, #8]
   3615c:	str	r3, [sp, #12]
   36160:	str	r7, [sp, #16]
   36164:	asr	r3, r2, #31
   36168:	bl	3a1cc <fputs@plt+0x28e18>
   3616c:	mov	sl, r0
   36170:	str	r5, [r4, #56]	; 0x38
   36174:	ldr	r6, [sp, #120]	; 0x78
   36178:	ldr	r7, [sp, #104]	; 0x68
   3617c:	cmp	sl, #0
   36180:	ldr	r8, [sp, #108]	; 0x6c
   36184:	beq	36b70 <fputs@plt+0x257bc>
   36188:	b	37d18 <fputs@plt+0x26964>
   3618c:	str	r0, [sp, #108]	; 0x6c
   36190:	mov	r6, #0
   36194:	b	36c04 <fputs@plt+0x25850>
   36198:	ldr	r2, [r7, #16]
   3619c:	mov	r4, #0
   361a0:	ldr	r1, [r7, #4]
   361a4:	mov	r0, #0
   361a8:	str	r0, [sp]
   361ac:	ldr	r0, [sp, #128]	; 0x80
   361b0:	mov	r3, r5
   361b4:	bl	396f0 <fputs@plt+0x2833c>
   361b8:	cmp	r0, #0
   361bc:	beq	37fa0 <fputs@plt+0x26bec>
   361c0:	mov	r5, r0
   361c4:	mov	r0, #1
   361c8:	strb	r0, [r5, #2]
   361cc:	str	r6, [r5, #8]
   361d0:	ldrb	r0, [r5, #5]
   361d4:	orr	r0, r0, #4
   361d8:	strb	r0, [r5, #5]
   361dc:	ldr	r0, [r5, #16]
   361e0:	str	r0, [sp]
   361e4:	mov	r0, r9
   361e8:	mov	r1, r6
   361ec:	mov	r2, sl
   361f0:	mov	r3, r4
   361f4:	bl	39808 <fputs@plt+0x28454>
   361f8:	str	r0, [sp, #112]	; 0x70
   361fc:	str	r4, [r5, #24]
   36200:	ldrb	r0, [r7, #1]
   36204:	subs	r0, r0, #250	; 0xfa
   36208:	movwne	r0, #1
   3620c:	strb	r0, [r5, #4]
   36210:	ldr	r9, [sp, #136]	; 0x88
   36214:	ldr	r8, [sp, #108]	; 0x6c
   36218:	ldr	r0, [r5, #16]
   3621c:	ldrb	r1, [r7, #3]
   36220:	and	r1, r1, #3
   36224:	bl	3984c <fputs@plt+0x28498>
   36228:	ldr	sl, [sp, #112]	; 0x70
   3622c:	cmp	sl, #0
   36230:	beq	36b70 <fputs@plt+0x257bc>
   36234:	b	37fbc <fputs@plt+0x26c08>
   36238:	add	r1, sp, #144	; 0x90
   3623c:	mov	r0, r9
   36240:	bl	2db44 <fputs@plt+0x1c790>
   36244:	ldr	r6, [sp, #120]	; 0x78
   36248:	ldr	r1, [r6, #92]	; 0x5c
   3624c:	ldr	r0, [sp, #144]	; 0x90
   36250:	ldr	r2, [sp, #148]	; 0x94
   36254:	subs	r3, r1, r0
   36258:	rscs	r1, r2, r1, asr #31
   3625c:	blt	37fa8 <fputs@plt+0x26bf4>
   36260:	str	r0, [fp, #-80]	; 0xffffffb0
   36264:	str	r7, [sp, #104]	; 0x68
   36268:	add	r0, r5, r5, lsl #2
   3626c:	ldr	r1, [sp, #108]	; 0x6c
   36270:	add	r5, r1, r0, lsl #3
   36274:	ldr	r7, [fp, #-80]	; 0xffffffb0
   36278:	cmp	r7, #32
   3627c:	mov	r1, r7
   36280:	movls	r1, #32
   36284:	mov	r0, r5
   36288:	bl	319d0 <fputs@plt+0x2061c>
   3628c:	cmp	r0, #0
   36290:	bne	38024 <fputs@plt+0x26c70>
   36294:	str	r7, [r5, #12]
   36298:	ldrh	r0, [r5, #8]
   3629c:	and	r0, r0, #15872	; 0x3e00
   362a0:	orr	r0, r0, #16
   362a4:	strh	r0, [r5, #8]
   362a8:	ldr	r3, [r5, #16]
   362ac:	ldrb	r0, [r4, #4]
   362b0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   362b4:	cmp	r0, #0
   362b8:	beq	36420 <fputs@plt+0x2506c>
   362bc:	mov	r0, r9
   362c0:	mov	r1, #0
   362c4:	bl	1b238 <fputs@plt+0x9e84>
   362c8:	b	3642c <fputs@plt+0x25078>
   362cc:	mov	r1, #0
   362d0:	cmn	r0, #1
   362d4:	b	362ec <fputs@plt+0x24f38>
   362d8:	clz	r0, r0
   362dc:	lsr	r0, r0, #5
   362e0:	b	3630c <fputs@plt+0x24f58>
   362e4:	mov	r1, #0
   362e8:	cmp	r0, #0
   362ec:	movwgt	r1, #1
   362f0:	b	36300 <fputs@plt+0x24f4c>
   362f4:	mov	r1, #0
   362f8:	cmp	r0, #1
   362fc:	movwlt	r1, #1
   36300:	mov	r0, r1
   36304:	b	3630c <fputs@plt+0x24f58>
   36308:	lsr	r0, r0, #31
   3630c:	strh	r6, [r8]
   36310:	strh	r4, [r9]
   36314:	ldrb	r1, [r7, #3]
   36318:	tst	r1, #32
   3631c:	bne	36334 <fputs@plt+0x24f80>
   36320:	cmp	r0, #0
   36324:	ldr	r9, [sp, #136]	; 0x88
   36328:	ldr	r8, [sp, #108]	; 0x6c
   3632c:	bne	36e84 <fputs@plt+0x25ad0>
   36330:	b	36fe8 <fputs@plt+0x25c34>
   36334:	ldr	r1, [r7, #8]
   36338:	add	r1, r1, r1, lsl #2
   3633c:	ldr	r8, [sp, #108]	; 0x6c
   36340:	mov	r2, r8
   36344:	str	r0, [r2, r1, lsl #3]!
   36348:	mov	r0, #0
   3634c:	str	r0, [r2, #4]
   36350:	ldrh	r0, [r2, #8]
   36354:	and	r0, r0, #15872	; 0x3e00
   36358:	orr	r0, r0, #4
   3635c:	strh	r0, [r2, #8]
   36360:	b	32a98 <fputs@plt+0x216e4>
   36364:	ldrh	r0, [r4]
   36368:	and	r0, r0, #15872	; 0x3e00
   3636c:	orr	r0, r0, #4
   36370:	strh	r0, [r4]
   36374:	add	r7, r7, #20
   36378:	b	32ac8 <fputs@plt+0x21714>
   3637c:	ldr	r6, [sp, #112]	; 0x70
   36380:	ldrb	r0, [r4, #8]
   36384:	tst	r0, #18
   36388:	beq	363a8 <fputs@plt+0x24ff4>
   3638c:	ldr	r0, [r5]
   36390:	ldr	r1, [sp, #96]	; 0x60
   36394:	bl	312d8 <fputs@plt+0x1ff24>
   36398:	ldr	r0, [r5]
   3639c:	bl	3898c <fputs@plt+0x275d8>
   363a0:	cmp	r0, #0
   363a4:	bne	37fc8 <fputs@plt+0x26c14>
   363a8:	str	r6, [sp, #112]	; 0x70
   363ac:	b	32a98 <fputs@plt+0x216e4>
   363b0:	mov	r0, #0
   363b4:	str	r0, [sp, #148]	; 0x94
   363b8:	str	r0, [sp, #144]	; 0x90
   363bc:	ldr	r1, [r4, #16]
   363c0:	add	r2, sp, #144	; 0x90
   363c4:	ldr	r6, [sp, #120]	; 0x78
   363c8:	mov	r0, r6
   363cc:	bl	3aca4 <fputs@plt+0x298f0>
   363d0:	cmp	r0, #0
   363d4:	bne	37f8c <fputs@plt+0x26bd8>
   363d8:	ldrb	r0, [r7]
   363dc:	cmp	r0, #112	; 0x70
   363e0:	bne	36b14 <fputs@plt+0x25760>
   363e4:	ldr	r0, [r7, #12]
   363e8:	ldr	r1, [r5, #56]	; 0x38
   363ec:	ldr	r0, [r1, r0, lsl #2]
   363f0:	mov	r1, #0
   363f4:	strb	r1, [r0, #2]
   363f8:	ldr	r1, [sp, #144]	; 0x90
   363fc:	ldr	r2, [sp, #148]	; 0x94
   36400:	mov	r3, #1
   36404:	strb	r3, [r0, #3]
   36408:	str	r2, [r0, #44]	; 0x2c
   3640c:	str	r1, [r0, #40]	; 0x28
   36410:	ldr	r1, [r7, #16]
   36414:	str	r4, [r0, #48]	; 0x30
   36418:	str	r1, [r0, #52]	; 0x34
   3641c:	b	36b70 <fputs@plt+0x257bc>
   36420:	mov	r0, r9
   36424:	mov	r1, #0
   36428:	bl	2db64 <fputs@plt+0x1c7b0>
   3642c:	mov	sl, r0
   36430:	ldr	r6, [sp, #120]	; 0x78
   36434:	ldr	r8, [sp, #108]	; 0x6c
   36438:	cmp	r0, #0
   3643c:	ldr	r7, [sp, #104]	; 0x68
   36440:	ldr	r9, [sp, #136]	; 0x88
   36444:	bne	37d18 <fputs@plt+0x26964>
   36448:	mov	r0, #1
   3644c:	strb	r0, [r5, #10]
   36450:	b	36b70 <fputs@plt+0x257bc>
   36454:	mov	r0, r4
   36458:	bl	18d90 <fputs@plt+0x79dc>
   3645c:	str	r9, [sp, #136]	; 0x88
   36460:	mov	r6, r8
   36464:	ldr	r0, [r7, #8]
   36468:	add	r0, r0, r0, lsl #2
   3646c:	ldr	r1, [sp, #132]	; 0x84
   36470:	add	r0, r1, r0, lsl #2
   36474:	sub	r7, r0, #20
   36478:	ldr	r9, [sp, #92]	; 0x5c
   3647c:	ldr	r5, [sp, #128]	; 0x80
   36480:	ldr	r0, [sp, #120]	; 0x78
   36484:	ldr	r0, [r0, #248]	; 0xf8
   36488:	cmp	r0, #0
   3648c:	ldr	r8, [sp, #100]	; 0x64
   36490:	bne	328b4 <fputs@plt+0x21500>
   36494:	ldr	r0, [sp, #84]	; 0x54
   36498:	ldr	r1, [sp, #136]	; 0x88
   3649c:	cmp	r1, r0
   364a0:	bcc	36a68 <fputs@plt+0x256b4>
   364a4:	ldr	r2, [sp, #120]	; 0x78
   364a8:	ldr	r1, [r2, #304]	; 0x130
   364ac:	cmp	r1, #0
   364b0:	beq	36a68 <fputs@plt+0x256b4>
   364b4:	ldr	r0, [r2, #308]	; 0x134
   364b8:	ldr	r4, [r2, #312]	; 0x138
   364bc:	blx	r1
   364c0:	cmp	r0, #0
   364c4:	bne	37f74 <fputs@plt+0x26bc0>
   364c8:	ldr	r9, [sp, #136]	; 0x88
   364cc:	add	r0, r4, r9
   364d0:	udiv	r1, r9, r4
   364d4:	mul	r1, r1, r4
   364d8:	sub	r1, r1, r9
   364dc:	add	r0, r0, r1
   364e0:	str	r0, [sp, #84]	; 0x54
   364e4:	mov	r8, r6
   364e8:	add	r7, r7, #20
   364ec:	b	32ac8 <fputs@plt+0x21714>
   364f0:	ldrd	r0, [r5, #16]
   364f4:	str	r0, [sp]
   364f8:	mov	r4, #1
   364fc:	mov	r0, r1
   36500:	mov	r1, #1
   36504:	mov	r2, #4
   36508:	mov	r3, #0
   3650c:	bl	39808 <fputs@plt+0x28454>
   36510:	mov	sl, r0
   36514:	strb	r4, [r5, #4]
   36518:	mov	r8, r9
   3651c:	cmp	sl, #0
   36520:	ldr	r9, [sp, #136]	; 0x88
   36524:	bne	38324 <fputs@plt+0x26f70>
   36528:	ldrb	r0, [r7, #3]
   3652c:	subs	r0, r0, #8
   36530:	movwne	r0, #1
   36534:	ldrb	r1, [r5, #5]
   36538:	and	r1, r1, #251	; 0xfb
   3653c:	orr	r0, r1, r0, lsl #2
   36540:	strb	r0, [r5, #5]
   36544:	b	36b70 <fputs@plt+0x257bc>
   36548:	orr	r8, r0, r8
   3654c:	orr	r5, r1, r5
   36550:	b	376cc <fputs@plt+0x26318>
   36554:	orrs	r3, r0, r1
   36558:	beq	376cc <fputs@plt+0x26318>
   3655c:	cmn	r1, #1
   36560:	ble	37068 <fputs@plt+0x25cb4>
   36564:	mov	r3, r0
   36568:	mov	r7, r1
   3656c:	b	37090 <fputs@plt+0x25cdc>
   36570:	mov	r0, r8
   36574:	bl	18d90 <fputs@plt+0x79dc>
   36578:	ldr	r9, [sp, #136]	; 0x88
   3657c:	b	36eb4 <fputs@plt+0x25b00>
   36580:	ldr	r0, [r0, #16]
   36584:	bl	3afcc <fputs@plt+0x29c18>
   36588:	cmp	r0, #0
   3658c:	beq	36b70 <fputs@plt+0x257bc>
   36590:	b	37f60 <fputs@plt+0x26bac>
   36594:	ldr	r0, [r7, #8]
   36598:	ldr	r1, [sp, #60]	; 0x3c
   3659c:	ldrd	r2, [r1]
   365a0:	adds	r2, r2, r0
   365a4:	adc	r3, r3, r0, asr #31
   365a8:	strd	r2, [r1]
   365ac:	add	r7, r7, #20
   365b0:	b	32ac8 <fputs@plt+0x21714>
   365b4:	mov	r4, #1
   365b8:	ldr	r0, [r6, #16]
   365bc:	sub	r2, fp, #48	; 0x30
   365c0:	stm	sp, {r1, r2}
   365c4:	mov	r1, r5
   365c8:	mov	r2, #0
   365cc:	mov	r3, #0
   365d0:	bl	399e4 <fputs@plt+0x28630>
   365d4:	mov	sl, r0
   365d8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   365dc:	ldr	r0, [sp, #120]	; 0x78
   365e0:	bl	13cb4 <fputs@plt+0x2900>
   365e4:	cmp	sl, #0
   365e8:	bne	37fbc <fputs@plt+0x26c08>
   365ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   365f0:	mov	r1, #0
   365f4:	strb	r1, [r6, #3]
   365f8:	str	r1, [r6, #56]	; 0x38
   365fc:	str	r0, [r6, #28]
   36600:	cmp	r0, #0
   36604:	mov	r1, r0
   36608:	movwne	r1, #1
   3660c:	strb	r1, [r6, #2]
   36610:	ldrb	r1, [r7]
   36614:	cmp	r1, #69	; 0x45
   36618:	bne	3662c <fputs@plt+0x25278>
   3661c:	cmp	r0, #0
   36620:	ldr	r8, [sp, #108]	; 0x6c
   36624:	bne	36b70 <fputs@plt+0x257bc>
   36628:	b	36638 <fputs@plt+0x25284>
   3662c:	orrs	r0, r0, r4
   36630:	ldr	r8, [sp, #108]	; 0x6c
   36634:	beq	36b70 <fputs@plt+0x257bc>
   36638:	mov	r0, #0
   3663c:	str	r0, [sp, #112]	; 0x70
   36640:	b	36e84 <fputs@plt+0x25ad0>
   36644:	ldr	r5, [r8]
   36648:	ldr	r7, [sp, #100]	; 0x64
   3664c:	ldr	r9, [sp, #136]	; 0x88
   36650:	ldr	r6, [sp, #128]	; 0x80
   36654:	ldr	r0, [r6, #176]	; 0xb0
   36658:	ldr	r1, [r6, #184]	; 0xb8
   3665c:	add	r1, r1, #1
   36660:	str	r1, [r6, #184]	; 0xb8
   36664:	ldr	r1, [sp, #124]	; 0x7c
   36668:	str	r1, [r5, #36]	; 0x24
   3666c:	str	r7, [r5, #32]
   36670:	str	r0, [r5, #4]
   36674:	ldr	r0, [r6, #92]	; 0x5c
   36678:	str	r0, [r5, #72]	; 0x48
   3667c:	ldr	r0, [r6]
   36680:	ldr	r0, [r0, #84]	; 0x54
   36684:	str	r0, [r5, #76]	; 0x4c
   36688:	ldr	r0, [r6, #204]	; 0xcc
   3668c:	str	r0, [r5, #40]	; 0x28
   36690:	mov	r0, #0
   36694:	str	r0, [r6, #92]	; 0x5c
   36698:	str	r0, [r6, #204]	; 0xcc
   3669c:	str	r5, [r6, #176]	; 0xb0
   366a0:	add	r8, r5, #80	; 0x50
   366a4:	str	r8, [r6, #8]
   366a8:	ldr	r0, [r5, #64]	; 0x40
   366ac:	str	r0, [r6, #28]
   366b0:	add	r0, r0, r0, lsl #2
   366b4:	add	r0, r8, r0, lsl #3
   366b8:	ldrh	r1, [r5, #68]	; 0x44
   366bc:	str	r0, [r6, #56]	; 0x38
   366c0:	str	r1, [r6, #36]	; 0x24
   366c4:	ldr	r4, [sl]
   366c8:	str	r4, [r6, #4]
   366cc:	add	r0, r0, r1, lsl #2
   366d0:	ldr	r1, [sl, #4]
   366d4:	str	r0, [r6, #200]	; 0xc8
   366d8:	str	r1, [r6, #32]
   366dc:	ldr	r2, [sl, #16]
   366e0:	str	r2, [r6, #196]	; 0xc4
   366e4:	mov	r1, #0
   366e8:	bl	11174 <memset@plt>
   366ec:	str	r4, [sp, #132]	; 0x84
   366f0:	sub	r7, r4, #20
   366f4:	add	r7, r7, #20
   366f8:	b	32ac8 <fputs@plt+0x21714>
   366fc:	mov	r6, r7
   36700:	ldrb	r1, [r6, #3]!
   36704:	ldrb	r0, [r4, #4]
   36708:	cmp	r0, #0
   3670c:	mov	r5, r0
   36710:	movwne	r5, #1
   36714:	cmp	r1, #0
   36718:	cmpne	r0, #0
   3671c:	beq	3672c <fputs@plt+0x25378>
   36720:	ldr	r0, [r4, #16]
   36724:	add	r1, r4, #40	; 0x28
   36728:	bl	2db44 <fputs@plt+0x1c790>
   3672c:	ldrb	r1, [r6]
   36730:	ldr	r0, [r4, #16]
   36734:	bl	3a48c <fputs@plt+0x290d8>
   36738:	mov	sl, r0
   3673c:	mov	r0, #0
   36740:	str	r0, [r4, #56]	; 0x38
   36744:	cmp	sl, #0
   36748:	bne	38324 <fputs@plt+0x26f70>
   3674c:	cmp	r5, #0
   36750:	ldr	r0, [sp, #120]	; 0x78
   36754:	beq	3678c <fputs@plt+0x253d8>
   36758:	ldrsb	r1, [r4, #1]
   3675c:	ldr	r2, [r0, #16]
   36760:	ldr	r0, [r0, #212]	; 0xd4
   36764:	ldr	r3, [sp, #120]	; 0x78
   36768:	mov	r6, r7
   3676c:	ldr	r7, [r3, #216]	; 0xd8
   36770:	ldr	r2, [r2, r1, lsl #4]
   36774:	ldr	r3, [r6, #16]
   36778:	ldrd	r4, [r4, #40]	; 0x28
   3677c:	stm	sp, {r4, r5}
   36780:	mov	r1, #9
   36784:	blx	r7
   36788:	mov	r7, r6
   3678c:	ldrb	r0, [r7, #8]
   36790:	mov	r1, #0
   36794:	str	r1, [sp, #112]	; 0x70
   36798:	tst	r0, #1
   3679c:	beq	32a98 <fputs@plt+0x216e4>
   367a0:	ldr	r1, [sp, #128]	; 0x80
   367a4:	ldr	r0, [r1, #92]	; 0x5c
   367a8:	add	r0, r0, #1
   367ac:	str	r0, [r1, #92]	; 0x5c
   367b0:	b	32a98 <fputs@plt+0x216e4>
   367b4:	asr	r1, sl, #31
   367b8:	mov	r0, sl
   367bc:	bl	3946c <fputs@plt+0x280b8>
   367c0:	mov	r4, r0
   367c4:	add	r5, r0, sl
   367c8:	asr	r1, r5, #31
   367cc:	mov	r0, r5
   367d0:	bl	3946c <fputs@plt+0x280b8>
   367d4:	cmp	r4, r0
   367d8:	addlt	r5, r5, #1
   367dc:	ldr	r1, [sp, #52]	; 0x34
   367e0:	adds	sl, r6, r5
   367e4:	adc	r0, r9, r5, asr #31
   367e8:	adds	r1, sl, r1
   367ec:	ldr	r2, [sp, #56]	; 0x38
   367f0:	adc	r0, r0, r2
   367f4:	ldr	r2, [sp, #120]	; 0x78
   367f8:	ldr	r2, [r2, #92]	; 0x5c
   367fc:	subs	r1, r2, r1
   36800:	rscs	r0, r0, r2, asr #31
   36804:	blt	3830c <fputs@plt+0x26f58>
   36808:	ldr	r0, [sp, #28]
   3680c:	mov	r1, sl
   36810:	bl	319d0 <fputs@plt+0x2061c>
   36814:	cmp	r0, #0
   36818:	bne	37ef4 <fputs@plt+0x26b40>
   3681c:	ldr	r9, [sp, #28]
   36820:	ldr	r8, [r9, #16]
   36824:	cmp	r5, #127	; 0x7f
   36828:	bhi	36a7c <fputs@plt+0x256c8>
   3682c:	strb	r5, [r8]
   36830:	mov	r0, #1
   36834:	b	36a8c <fputs@plt+0x256d8>
   36838:	ldr	r6, [sp, #120]	; 0x78
   3683c:	ldr	r0, [r6, #160]	; 0xa0
   36840:	cmp	r0, #1
   36844:	ldr	r8, [sp, #100]	; 0x64
   36848:	bge	38430 <fputs@plt+0x2707c>
   3684c:	mov	r0, r5
   36850:	bl	1358c <fputs@plt+0x21d8>
   36854:	mov	r7, r0
   36858:	ldr	r0, [r6, #432]	; 0x1b0
   3685c:	ldr	r1, [r6, #436]	; 0x1b4
   36860:	add	r2, r0, r1
   36864:	mov	r0, r6
   36868:	mov	r1, #0
   3686c:	bl	30e08 <fputs@plt+0x1fa54>
   36870:	cmp	r0, #0
   36874:	bne	38450 <fputs@plt+0x2709c>
   36878:	add	r2, r7, #33	; 0x21
   3687c:	mov	r0, r6
   36880:	mov	r3, #0
   36884:	bl	209ac <fputs@plt+0xf5f8>
   36888:	cmp	r0, #0
   3688c:	beq	37150 <fputs@plt+0x25d9c>
   36890:	mov	r4, r0
   36894:	mov	r0, #0
   36898:	str	r0, [sp, #112]	; 0x70
   3689c:	add	r0, r4, #32
   368a0:	str	r0, [r4]
   368a4:	add	r2, r7, #1
   368a8:	mov	r1, r5
   368ac:	bl	1121c <memcpy@plt>
   368b0:	ldrb	r0, [r6, #67]	; 0x43
   368b4:	cmp	r0, #0
   368b8:	ldr	r8, [sp, #108]	; 0x6c
   368bc:	beq	37458 <fputs@plt+0x260a4>
   368c0:	mov	r0, #1
   368c4:	strb	r0, [r6, #75]	; 0x4b
   368c8:	mov	r0, #0
   368cc:	strb	r0, [r6, #67]	; 0x43
   368d0:	b	37464 <fputs@plt+0x260b0>
   368d4:	mov	r0, #0
   368d8:	str	r0, [sp, #76]	; 0x4c
   368dc:	add	r7, r7, #20
   368e0:	b	32ac8 <fputs@plt+0x21714>
   368e4:	ldr	r0, [r7, #4]
   368e8:	b	36e88 <fputs@plt+0x25ad4>
   368ec:	str	r9, [sp, #136]	; 0x88
   368f0:	ldr	r0, [r7, #12]
   368f4:	add	r0, r0, r0, lsl #2
   368f8:	add	r9, r8, r0, lsl #3
   368fc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   36900:	ldr	sl, [r0, #16]
   36904:	ldr	r5, [r0, #76]	; 0x4c
   36908:	ldr	r1, [r4, #72]	; 0x48
   3690c:	ldr	r2, [r0, #56]	; 0x38
   36910:	cmp	r2, r1
   36914:	bne	36ff0 <fputs@plt+0x25c3c>
   36918:	str	r8, [sp, #108]	; 0x6c
   3691c:	ldrh	r2, [r0, #14]
   36920:	ldr	r1, [fp, #-48]	; 0xffffffd0
   36924:	cmp	r1, r2
   36928:	add	r6, sp, #144	; 0x90
   3692c:	bge	3782c <fputs@plt+0x26478>
   36930:	add	r0, r0, r1, lsl #2
   36934:	ldr	r0, [r0, #80]	; 0x50
   36938:	str	r0, [fp, #-64]	; 0xffffffc0
   3693c:	b	37970 <fputs@plt+0x265bc>
   36940:	mov	r7, r5
   36944:	b	36fdc <fputs@plt+0x25c28>
   36948:	ldrb	r0, [r4, #3]
   3694c:	cmp	r0, #0
   36950:	beq	37108 <fputs@plt+0x25d54>
   36954:	ldrd	r0, [r4, #40]	; 0x28
   36958:	str	r1, [sp, #148]	; 0x94
   3695c:	str	r0, [sp, #144]	; 0x90
   36960:	b	37784 <fputs@plt+0x263d0>
   36964:	mvn	r2, #0
   36968:	mvn	r5, #0
   3696c:	stm	r0, {r2, r5}
   36970:	add	r7, r7, #20
   36974:	b	32ac8 <fputs@plt+0x21714>
   36978:	ldr	r0, [sp, #120]	; 0x78
   3697c:	bl	1b428 <fputs@plt+0xa074>
   36980:	add	r7, r7, #20
   36984:	b	32ac8 <fputs@plt+0x21714>
   36988:	ldr	r1, [r0, #16]
   3698c:	ldr	r5, [r1]
   36990:	ldr	r1, [r5]
   36994:	vmov.i32	q8, #0	; 0x00000000
   36998:	mov	r2, #12
   3699c:	ldr	r3, [sp, #64]	; 0x40
   369a0:	vst1.32	{d16-d17}, [r3], r2
   369a4:	vst1.32	{d16-d17}, [r3]
   369a8:	str	r4, [sp, #144]	; 0x90
   369ac:	ldrh	r2, [r4, #8]
   369b0:	and	r2, r2, #15872	; 0x3e00
   369b4:	orr	r2, r2, #1
   369b8:	strh	r2, [r4, #8]
   369bc:	ldr	r2, [r7, #8]
   369c0:	ldr	r0, [r0, #16]
   369c4:	ldr	r3, [r1, #44]	; 0x2c
   369c8:	add	r1, sp, #144	; 0x90
   369cc:	blx	r3
   369d0:	mov	sl, r0
   369d4:	mov	r0, r6
   369d8:	mov	r1, r5
   369dc:	bl	30d20 <fputs@plt+0x1f96c>
   369e0:	ldr	r5, [sp, #164]	; 0xa4
   369e4:	mov	r0, r4
   369e8:	ldr	r1, [sp, #96]	; 0x60
   369ec:	bl	312d8 <fputs@plt+0x1ff24>
   369f0:	cmp	r5, #0
   369f4:	movne	sl, r5
   369f8:	mov	r0, r4
   369fc:	bl	3898c <fputs@plt+0x275d8>
   36a00:	cmp	r0, #0
   36a04:	beq	3622c <fputs@plt+0x24e78>
   36a08:	b	37fc4 <fputs@plt+0x26c10>
   36a0c:	mov	r1, #0
   36a10:	mov	r0, r5
   36a14:	bl	3c440 <fputs@plt+0x2b08c>
   36a18:	asr	r1, r0, #31
   36a1c:	strd	r0, [r4]
   36a20:	add	r7, r7, #20
   36a24:	b	32ac8 <fputs@plt+0x21714>
   36a28:	mov	r0, #0
   36a2c:	str	r0, [sp, #144]	; 0x90
   36a30:	ldrb	r1, [r7, #3]
   36a34:	cmp	r1, #0
   36a38:	beq	36a54 <fputs@plt+0x256a0>
   36a3c:	ldr	r1, [r7, #12]
   36a40:	ldr	r4, [sp, #144]	; 0x90
   36a44:	cmp	r4, r1
   36a48:	ldreq	r1, [r7, #16]
   36a4c:	cmpeq	r0, r1
   36a50:	bne	38110 <fputs@plt+0x26d5c>
   36a54:	ldr	sl, [sp, #112]	; 0x70
   36a58:	cmp	sl, #0
   36a5c:	bne	38320 <fputs@plt+0x26f6c>
   36a60:	mov	r0, #0
   36a64:	str	r0, [sp, #112]	; 0x70
   36a68:	mov	r8, r6
   36a6c:	b	32a98 <fputs@plt+0x216e4>
   36a70:	ldr	r8, [sp, #100]	; 0x64
   36a74:	mov	r6, r9
   36a78:	b	36dc0 <fputs@plt+0x25a0c>
   36a7c:	asr	r3, r5, #31
   36a80:	mov	r0, r8
   36a84:	mov	r2, r5
   36a88:	bl	39494 <fputs@plt+0x280e0>
   36a8c:	uxtb	r4, r0
   36a90:	ldr	r6, [r7, #28]
   36a94:	cmp	r6, #127	; 0x7f
   36a98:	bhi	36aa8 <fputs@plt+0x256f4>
   36a9c:	strb	r6, [r8, r4]
   36aa0:	mov	r0, #1
   36aa4:	b	36ab8 <fputs@plt+0x25704>
   36aa8:	add	r0, r8, r4
   36aac:	mov	r2, r6
   36ab0:	mov	r3, #0
   36ab4:	bl	39494 <fputs@plt+0x280e0>
   36ab8:	uxtab	r4, r4, r0
   36abc:	add	r0, r8, r5
   36ac0:	mov	r1, r7
   36ac4:	mov	r2, r6
   36ac8:	bl	394e0 <fputs@plt+0x2812c>
   36acc:	add	r5, r0, r5
   36ad0:	add	r7, r7, #40	; 0x28
   36ad4:	ldr	r0, [sp, #88]	; 0x58
   36ad8:	cmp	r7, r0
   36adc:	bls	36a90 <fputs@plt+0x256dc>
   36ae0:	mov	r1, #16
   36ae4:	mov	r0, r9
   36ae8:	strh	r1, [r0, #8]!
   36aec:	str	sl, [r0, #4]
   36af0:	ldr	r2, [sp, #52]	; 0x34
   36af4:	ldr	r1, [sp, #56]	; 0x38
   36af8:	orrs	r1, r2, r1
   36afc:	strne	r2, [r9]
   36b00:	movwne	r1, #16400	; 0x4010
   36b04:	strhne	r1, [r0]
   36b08:	mov	r0, #1
   36b0c:	strb	r0, [r9, #10]
   36b10:	b	36b94 <fputs@plt+0x257e0>
   36b14:	mov	r0, r5
   36b18:	mov	r1, r7
   36b1c:	bl	3895c <fputs@plt+0x275a8>
   36b20:	ldr	r2, [sp, #144]	; 0x90
   36b24:	ldr	r3, [sp, #148]	; 0x94
   36b28:	mov	r1, #4
   36b2c:	strh	r1, [r0, #8]
   36b30:	strd	r2, [r0]
   36b34:	b	36b70 <fputs@plt+0x257bc>
   36b38:	ldr	r0, [r4, #12]
   36b3c:	ldr	r1, [r7, #12]
   36b40:	strb	r1, [r0, #76]	; 0x4c
   36b44:	ldr	r5, [sp, #128]	; 0x80
   36b48:	ldr	r0, [r7, #4]
   36b4c:	cmp	r0, #1
   36b50:	bne	36b68 <fputs@plt+0x257b4>
   36b54:	mov	r0, r6
   36b58:	bl	1b428 <fputs@plt+0xa074>
   36b5c:	ldrb	r0, [r5, #87]	; 0x57
   36b60:	and	r0, r0, #254	; 0xfe
   36b64:	strb	r0, [r5, #87]	; 0x57
   36b68:	cmp	sl, #0
   36b6c:	bne	37f90 <fputs@plt+0x26bdc>
   36b70:	mov	r0, #0
   36b74:	str	r0, [sp, #112]	; 0x70
   36b78:	add	r7, r7, #20
   36b7c:	b	32ac8 <fputs@plt+0x21714>
   36b80:	cmp	r8, #0
   36b84:	rsbne	r0, r0, #0
   36b88:	str	r0, [sp, #72]	; 0x48
   36b8c:	mov	r0, #0
   36b90:	str	r0, [sp, #76]	; 0x4c
   36b94:	ldr	r9, [sp, #136]	; 0x88
   36b98:	ldr	r7, [sp, #104]	; 0x68
   36b9c:	b	36eb4 <fputs@plt+0x25b00>
   36ba0:	orrs	r6, r3, ip
   36ba4:	beq	36ce0 <fputs@plt+0x2592c>
   36ba8:	and	r6, r3, ip
   36bac:	cmn	r6, #1
   36bb0:	moveq	ip, #0
   36bb4:	moveq	r3, #1
   36bb8:	mov	r0, r2
   36bbc:	mov	r2, r3
   36bc0:	mov	r3, ip
   36bc4:	bl	7da58 <fputs@plt+0x6c6a4>
   36bc8:	str	r3, [sp, #148]	; 0x94
   36bcc:	str	r2, [sp, #144]	; 0x90
   36bd0:	b	36d58 <fputs@plt+0x259a4>
   36bd4:	add	r0, sp, #144	; 0x90
   36bd8:	mov	r2, r3
   36bdc:	mov	r3, ip
   36be0:	bl	38b28 <fputs@plt+0x27774>
   36be4:	b	36bf8 <fputs@plt+0x25844>
   36be8:	add	r0, sp, #144	; 0x90
   36bec:	mov	r2, r3
   36bf0:	mov	r3, ip
   36bf4:	bl	38b7c <fputs@plt+0x277c8>
   36bf8:	mov	r6, #1
   36bfc:	cmp	r0, #0
   36c00:	beq	36d58 <fputs@plt+0x259a4>
   36c04:	mov	r0, r5
   36c08:	bl	186fc <fputs@plt+0x7348>
   36c0c:	vmov.f64	d8, d0
   36c10:	mov	r0, sl
   36c14:	bl	186fc <fputs@plt+0x7348>
   36c18:	ldr	r0, [sp, #104]	; 0x68
   36c1c:	ldrb	r0, [r0]
   36c20:	sub	r0, r0, #89	; 0x59
   36c24:	cmp	r0, #3
   36c28:	bhi	36c4c <fputs@plt+0x25898>
   36c2c:	add	r1, pc, #0
   36c30:	ldr	pc, [r1, r0, lsl #2]
   36c34:	andeq	r6, r3, r4, asr #24
   36c38:	andeq	r6, r3, ip, lsr #25
   36c3c:			; <UNDEFINED> instruction: 0x00036cb4
   36c40:			; <UNDEFINED> instruction: 0x00036cbc
   36c44:	vadd.f64	d8, d8, d0
   36c48:	b	36ccc <fputs@plt+0x25918>
   36c4c:	vmov	r0, r1, d0
   36c50:	bl	7db78 <fputs@plt+0x6c7c4>
   36c54:	mov	r4, r0
   36c58:	mov	r5, r1
   36c5c:	str	r1, [sp, #148]	; 0x94
   36c60:	str	r0, [sp, #144]	; 0x90
   36c64:	vmov	r0, r1, d8
   36c68:	bl	7db78 <fputs@plt+0x6c7c4>
   36c6c:	mov	r2, r0
   36c70:	orrs	r0, r0, r1
   36c74:	beq	36ce0 <fputs@plt+0x2592c>
   36c78:	mov	r3, r1
   36c7c:	and	r0, r2, r1
   36c80:	cmn	r0, #1
   36c84:	moveq	r3, #0
   36c88:	moveq	r2, #1
   36c8c:	mov	r0, r4
   36c90:	mov	r1, r5
   36c94:	bl	7da58 <fputs@plt+0x6c6a4>
   36c98:	mov	r0, r2
   36c9c:	mov	r1, r3
   36ca0:	bl	7d9f8 <fputs@plt+0x6c644>
   36ca4:	vmov	d8, r0, r1
   36ca8:	b	36ccc <fputs@plt+0x25918>
   36cac:	vsub.f64	d8, d0, d8
   36cb0:	b	36ccc <fputs@plt+0x25918>
   36cb4:	vmul.f64	d8, d8, d0
   36cb8:	b	36ccc <fputs@plt+0x25918>
   36cbc:	vcmp.f64	d8, #0.0
   36cc0:	vmrs	APSR_nzcv, fpscr
   36cc4:	beq	36ce0 <fputs@plt+0x2592c>
   36cc8:	vdiv.f64	d8, d0, d8
   36ccc:	vmov.f64	d0, d8
   36cd0:	bl	2061c <fputs@plt+0xf268>
   36cd4:	cmp	r0, #0
   36cd8:	ldr	r1, [sp, #108]	; 0x6c
   36cdc:	beq	36cf0 <fputs@plt+0x2593c>
   36ce0:	mov	r0, r7
   36ce4:	bl	18d90 <fputs@plt+0x79dc>
   36ce8:	ldr	r7, [sp, #104]	; 0x68
   36cec:	b	32a98 <fputs@plt+0x216e4>
   36cf0:	vstr	d8, [r7]
   36cf4:	ldrh	r0, [r7, #8]
   36cf8:	and	r0, r0, #15872	; 0x3e00
   36cfc:	orr	r0, r0, #8
   36d00:	strh	r0, [r7, #8]
   36d04:	orr	r0, r1, r9
   36d08:	tst	r0, #8
   36d0c:	cmpeq	r6, #0
   36d10:	bne	36ce8 <fputs@plt+0x25934>
   36d14:	mov	r0, r7
   36d18:	bl	38c88 <fputs@plt+0x278d4>
   36d1c:	b	36ce8 <fputs@plt+0x25934>
   36d20:	orrs	r6, r3, ip
   36d24:	beq	36ce0 <fputs@plt+0x2592c>
   36d28:	and	r6, r3, ip
   36d2c:	cmn	r6, #1
   36d30:	moveq	r6, #1
   36d34:	eoreq	r4, r1, #-2147483648	; 0x80000000
   36d38:	orrseq	r4, r2, r4
   36d3c:	beq	36c04 <fputs@plt+0x25850>
   36d40:	mov	r0, r2
   36d44:	mov	r2, r3
   36d48:	mov	r3, ip
   36d4c:	bl	7da58 <fputs@plt+0x6c6a4>
   36d50:	str	r1, [sp, #148]	; 0x94
   36d54:	str	r0, [sp, #144]	; 0x90
   36d58:	ldr	r0, [sp, #144]	; 0x90
   36d5c:	ldr	r1, [sp, #148]	; 0x94
   36d60:	strd	r0, [r7]
   36d64:	ldrh	r0, [r7, #8]
   36d68:	and	r0, r0, #15872	; 0x3e00
   36d6c:	orr	r0, r0, #4
   36d70:	strh	r0, [r7, #8]
   36d74:	b	36ce8 <fputs@plt+0x25934>
   36d78:	mov	r0, #0
   36d7c:	movwgt	r0, #1
   36d80:	and	r0, sl, r0
   36d84:	add	sl, r0, sl
   36d88:	str	sl, [sp, #112]	; 0x70
   36d8c:	ldr	r0, [r5, #16]
   36d90:	sub	r1, fp, #80	; 0x50
   36d94:	mov	r7, #0
   36d98:	str	r7, [sp]
   36d9c:	str	r1, [sp, #4]
   36da0:	mov	r1, #0
   36da4:	mov	r2, r8
   36da8:	mov	r3, r9
   36dac:	bl	399e4 <fputs@plt+0x28630>
   36db0:	strd	r8, [r5, #40]	; 0x28
   36db4:	cmp	r0, #0
   36db8:	ldr	r8, [sp, #100]	; 0x64
   36dbc:	bne	37f54 <fputs@plt+0x26ba0>
   36dc0:	mov	r0, #0
   36dc4:	str	r0, [r5, #56]	; 0x38
   36dc8:	strb	r0, [r5, #3]
   36dcc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   36dd0:	ldr	r1, [sp, #112]	; 0x70
   36dd4:	cmp	r1, #65	; 0x41
   36dd8:	blt	36e04 <fputs@plt+0x25a50>
   36ddc:	cmp	r0, #0
   36de0:	blt	36e44 <fputs@plt+0x25a90>
   36de4:	cmp	r1, #66	; 0x42
   36de8:	cmpeq	r0, #0
   36dec:	beq	36e44 <fputs@plt+0x25a90>
   36df0:	mov	r0, #0
   36df4:	str	r0, [fp, #-80]	; 0xffffffb0
   36df8:	mov	r1, r7
   36dfc:	ldr	r7, [sp, #104]	; 0x68
   36e00:	b	36ea0 <fputs@plt+0x25aec>
   36e04:	cmp	r0, #0
   36e08:	bgt	36e2c <fputs@plt+0x25a78>
   36e0c:	cmp	r1, #63	; 0x3f
   36e10:	cmpeq	r0, #0
   36e14:	beq	36e2c <fputs@plt+0x25a78>
   36e18:	ldr	r0, [r5, #16]
   36e1c:	bl	39f90 <fputs@plt+0x28bdc>
   36e20:	str	r0, [fp, #-80]	; 0xffffffb0
   36e24:	mov	r1, r7
   36e28:	b	36e68 <fputs@plt+0x25ab4>
   36e2c:	mov	r0, #0
   36e30:	str	r0, [fp, #-80]	; 0xffffffb0
   36e34:	ldr	r0, [r5, #16]
   36e38:	sub	r1, fp, #80	; 0x50
   36e3c:	bl	39f34 <fputs@plt+0x28b80>
   36e40:	b	36e58 <fputs@plt+0x25aa4>
   36e44:	mov	r0, #0
   36e48:	str	r0, [fp, #-80]	; 0xffffffb0
   36e4c:	ldr	r0, [r5, #16]
   36e50:	sub	r1, fp, #80	; 0x50
   36e54:	bl	39eb0 <fputs@plt+0x28afc>
   36e58:	cmp	r0, #0
   36e5c:	mov	r1, r7
   36e60:	bne	37f54 <fputs@plt+0x26ba0>
   36e64:	ldr	r0, [fp, #-80]	; 0xffffffb0
   36e68:	mov	r2, #0
   36e6c:	str	r2, [sp, #112]	; 0x70
   36e70:	cmp	r0, #0
   36e74:	ldr	r7, [sp, #104]	; 0x68
   36e78:	beq	36ea0 <fputs@plt+0x25aec>
   36e7c:	mov	r9, r6
   36e80:	ldr	r8, [sp, #108]	; 0x6c
   36e84:	ldr	r0, [r7, #8]
   36e88:	add	r0, r0, r0, lsl #2
   36e8c:	ldr	r1, [sp, #132]	; 0x84
   36e90:	add	r0, r1, r0, lsl #2
   36e94:	sub	r7, r0, #20
   36e98:	add	r7, r7, #20
   36e9c:	b	32ac8 <fputs@plt+0x21714>
   36ea0:	cmp	r1, #0
   36ea4:	addne	r7, r7, #20
   36ea8:	mov	r0, #0
   36eac:	str	r0, [sp, #112]	; 0x70
   36eb0:	mov	r9, r6
   36eb4:	ldr	r8, [sp, #108]	; 0x6c
   36eb8:	add	r7, r7, #20
   36ebc:	b	32ac8 <fputs@plt+0x21714>
   36ec0:	mov	r5, r8
   36ec4:	cmp	r8, #1
   36ec8:	bne	36edc <fputs@plt+0x25b28>
   36ecc:	ldr	r0, [sp, #120]	; 0x78
   36ed0:	ldr	r0, [r0, #160]	; 0xa0
   36ed4:	cmp	r0, #1
   36ed8:	bge	38500 <fputs@plt+0x2714c>
   36edc:	ldr	r0, [r7, #24]
   36ee0:	mov	sl, #0
   36ee4:	cmp	r0, #0
   36ee8:	ldr	r9, [sp, #92]	; 0x5c
   36eec:	beq	3723c <fputs@plt+0x25e88>
   36ef0:	ldr	r1, [sp, #120]	; 0x78
   36ef4:	ldr	r0, [r1, #432]	; 0x1b0
   36ef8:	sub	r0, r0, r4
   36efc:	str	r0, [sp, #88]	; 0x58
   36f00:	cmp	r5, #2
   36f04:	bne	37160 <fputs@plt+0x25dac>
   36f08:	ldr	r0, [r1, #20]
   36f0c:	ldr	r1, [r1, #24]
   36f10:	ubfx	r1, r1, #1, #1
   36f14:	cmp	r0, #1
   36f18:	blt	371c8 <fputs@plt+0x25e14>
   36f1c:	str	sl, [sp, #52]	; 0x34
   36f20:	str	r1, [sp, #56]	; 0x38
   36f24:	eor	r4, r1, #1
   36f28:	mov	r5, #0
   36f2c:	ldr	r6, [sp, #120]	; 0x78
   36f30:	ldr	r0, [r6, #16]
   36f34:	add	r0, r0, r5, lsl #4
   36f38:	ldr	r0, [r0, #4]
   36f3c:	mov	r1, #516	; 0x204
   36f40:	mov	r2, r4
   36f44:	bl	2f214 <fputs@plt+0x1de60>
   36f48:	cmp	r0, #0
   36f4c:	bne	380f8 <fputs@plt+0x26d44>
   36f50:	add	r5, r5, #1
   36f54:	ldr	r0, [r6, #20]
   36f58:	cmp	r5, r0
   36f5c:	blt	36f30 <fputs@plt+0x25b7c>
   36f60:	mov	r1, #0
   36f64:	str	r1, [sp, #112]	; 0x70
   36f68:	ldr	r9, [sp, #92]	; 0x5c
   36f6c:	mov	r5, r8
   36f70:	ldr	sl, [sp, #52]	; 0x34
   36f74:	ldr	r1, [sp, #56]	; 0x38
   36f78:	cmp	r0, #1
   36f7c:	bge	37170 <fputs@plt+0x25dbc>
   36f80:	b	371c8 <fputs@plt+0x25e14>
   36f84:	mov	r5, sl
   36f88:	b	374e0 <fputs@plt+0x2612c>
   36f8c:	ldr	r2, [sl, #20]
   36f90:	ldr	r3, [r1, #28]
   36f94:	cmp	r3, r2
   36f98:	beq	370fc <fputs@plt+0x25d48>
   36f9c:	ldr	r1, [r1, #4]
   36fa0:	cmp	r1, #0
   36fa4:	bne	36f90 <fputs@plt+0x25bdc>
   36fa8:	b	355c8 <fputs@plt+0x24214>
   36fac:	ldr	r0, [r7, #8]
   36fb0:	add	r0, r0, r0, lsl #2
   36fb4:	add	r0, r1, r0, lsl #2
   36fb8:	sub	r7, r0, #20
   36fbc:	mov	r0, #0
   36fc0:	str	r0, [sp, #72]	; 0x48
   36fc4:	add	r7, r7, #20
   36fc8:	b	32ac8 <fputs@plt+0x21714>
   36fcc:	movw	r0, #12999	; 0x32c7
   36fd0:	movt	r0, #1
   36fd4:	bl	27378 <fputs@plt+0x15fc4>
   36fd8:	mov	sl, r0
   36fdc:	cmp	sl, #0
   36fe0:	ldr	r9, [sp, #136]	; 0x88
   36fe4:	bne	38324 <fputs@plt+0x26f70>
   36fe8:	add	r7, r7, #20
   36fec:	b	32ac8 <fputs@plt+0x21714>
   36ff0:	ldrb	r1, [r0, #2]
   36ff4:	cmp	r1, #0
   36ff8:	beq	37548 <fputs@plt+0x26194>
   36ffc:	ldrb	r1, [r0]
   37000:	cmp	r1, #3
   37004:	bne	375a0 <fputs@plt+0x261ec>
   37008:	ldr	r1, [r0, #16]
   3700c:	add	r1, r1, r1, lsl #2
   37010:	add	r1, r8, r1, lsl #3
   37014:	ldr	r2, [r1, #12]
   37018:	str	r2, [fp, #-60]	; 0xffffffc4
   3701c:	str	r2, [r0, #60]	; 0x3c
   37020:	str	r2, [r0, #64]	; 0x40
   37024:	ldr	r1, [r1, #16]
   37028:	str	r1, [r0, #72]	; 0x48
   3702c:	b	3779c <fputs@plt+0x263e8>
   37030:	ldr	r0, [r5, #16]
   37034:	add	r1, sp, #144	; 0x90
   37038:	bl	2db44 <fputs@plt+0x1c790>
   3703c:	ldr	r1, [sp, #144]	; 0x90
   37040:	ldr	r0, [sp, #148]	; 0x94
   37044:	mvn	r2, #-2147483648	; 0x80000000
   37048:	eor	r2, r0, r2
   3704c:	mvn	r3, r1
   37050:	orrs	r2, r3, r2
   37054:	bne	372b8 <fputs@plt+0x25f04>
   37058:	ldrb	r0, [r5, #5]
   3705c:	orr	r0, r0, #2
   37060:	strb	r0, [r5, #5]
   37064:	b	372c8 <fputs@plt+0x25f14>
   37068:	mvn	r3, #80	; 0x50
   3706c:	sub	r2, r3, r2
   37070:	rsbs	r3, r0, #0
   37074:	rsc	r7, r1, #0
   37078:	mvn	ip, #0
   3707c:	subs	lr, ip, #63	; 0x3f
   37080:	sbc	ip, ip, #0
   37084:	subs	r0, lr, r0
   37088:	sbcs	r0, ip, r1
   3708c:	bge	3709c <fputs@plt+0x25ce8>
   37090:	subs	r0, r3, #64	; 0x40
   37094:	sbcs	r0, r7, #0
   37098:	blt	370cc <fputs@plt+0x25d18>
   3709c:	mvn	r0, #86	; 0x56
   370a0:	uxtab	r0, r0, r2
   370a4:	uxtb	r1, r2
   370a8:	cmp	r1, #87	; 0x57
   370ac:	movwne	r0, #1
   370b0:	mov	r1, #0
   370b4:	cmp	r5, #0
   370b8:	movwlt	r1, #1
   370bc:	and	r0, r1, r0
   370c0:	rsb	r8, r0, #0
   370c4:	mov	r5, r8
   370c8:	b	376cc <fputs@plt+0x26318>
   370cc:	uxtb	r0, r2
   370d0:	cmp	r0, #87	; 0x57
   370d4:	bne	37428 <fputs@plt+0x26074>
   370d8:	rsb	r0, r3, #32
   370dc:	lsr	r0, r8, r0
   370e0:	orr	r5, r0, r5, lsl r3
   370e4:	sub	r0, r3, #32
   370e8:	cmp	r0, #0
   370ec:	lslge	r5, r8, r0
   370f0:	lsl	r8, r8, r3
   370f4:	movwge	r8, #0
   370f8:	b	376cc <fputs@plt+0x26318>
   370fc:	mov	r9, r4
   37100:	add	r7, r7, #20
   37104:	b	32ac8 <fputs@plt+0x21714>
   37108:	ldrb	r0, [r4]
   3710c:	cmp	r0, #2
   37110:	bne	37578 <fputs@plt+0x261c4>
   37114:	ldr	r0, [r4, #16]
   37118:	ldr	r4, [r0]
   3711c:	ldr	r1, [r4]
   37120:	ldr	r2, [r1, #48]	; 0x30
   37124:	add	r1, sp, #144	; 0x90
   37128:	blx	r2
   3712c:	mov	sl, r0
   37130:	ldr	r0, [sp, #128]	; 0x80
   37134:	mov	r1, r4
   37138:	bl	30d20 <fputs@plt+0x1f96c>
   3713c:	mov	r0, #0
   37140:	str	r0, [sp, #112]	; 0x70
   37144:	cmp	sl, #0
   37148:	beq	37784 <fputs@plt+0x263d0>
   3714c:	b	37fbc <fputs@plt+0x26c08>
   37150:	mov	r0, #0
   37154:	str	r0, [sp, #112]	; 0x70
   37158:	ldr	r7, [sp, #104]	; 0x68
   3715c:	b	37234 <fputs@plt+0x25e80>
   37160:	ldr	r0, [r1, #20]
   37164:	mov	r1, #0
   37168:	cmp	r0, #1
   3716c:	blt	371c8 <fputs@plt+0x25e14>
   37170:	str	r1, [sp, #56]	; 0x38
   37174:	mov	r8, sl
   37178:	mov	r4, #0
   3717c:	ldr	r1, [sp, #120]	; 0x78
   37180:	mov	r6, r1
   37184:	ldr	r0, [r1, #16]
   37188:	add	r0, r0, r4, lsl #4
   3718c:	ldr	r0, [r0, #4]
   37190:	mov	r1, r5
   37194:	ldr	r2, [sp, #88]	; 0x58
   37198:	bl	30d78 <fputs@plt+0x1f9c4>
   3719c:	cmp	r0, #0
   371a0:	bne	38038 <fputs@plt+0x26c84>
   371a4:	add	r4, r4, #1
   371a8:	mov	r1, r6
   371ac:	ldr	r0, [r6, #20]
   371b0:	cmp	r4, r0
   371b4:	blt	37180 <fputs@plt+0x25dcc>
   371b8:	mov	r0, #0
   371bc:	str	r0, [sp, #112]	; 0x70
   371c0:	mov	sl, r8
   371c4:	ldr	r1, [sp, #56]	; 0x38
   371c8:	cmp	r1, #0
   371cc:	beq	375c0 <fputs@plt+0x2620c>
   371d0:	ldr	r6, [sp, #120]	; 0x78
   371d4:	mov	r0, r6
   371d8:	bl	1b428 <fputs@plt+0xa074>
   371dc:	mov	r0, r6
   371e0:	bl	178e8 <fputs@plt+0x6534>
   371e4:	ldr	r0, [r6, #24]
   371e8:	orr	r0, r0, #2
   371ec:	str	r0, [r6, #24]
   371f0:	b	375c4 <fputs@plt+0x26210>
   371f4:	ldr	r0, [r8, #4]
   371f8:	cmp	r0, #0
   371fc:	ldr	r0, [sp, #92]	; 0x5c
   37200:	ldr	r1, [sp, #100]	; 0x64
   37204:	ldr	r2, [sp, #124]	; 0x7c
   37208:	mov	r7, r8
   3720c:	ldrne	r1, [sp, #144]	; 0x90
   37210:	ldrne	r2, [sp, #148]	; 0x94
   37214:	stmne	r0, {r1, r2}
   37218:	str	r2, [sp, #124]	; 0x7c
   3721c:	str	r1, [sp, #100]	; 0x64
   37220:	ldr	r0, [r5, #92]	; 0x5c
   37224:	add	r0, r0, #1
   37228:	str	r0, [r5, #92]	; 0x5c
   3722c:	mov	r0, #0
   37230:	str	r0, [sp, #112]	; 0x70
   37234:	ldr	r8, [sp, #108]	; 0x6c
   37238:	b	32a98 <fputs@plt+0x216e4>
   3723c:	ldr	r0, [sp, #120]	; 0x78
   37240:	ldrb	r0, [r0, #75]	; 0x4b
   37244:	cmp	r0, #0
   37248:	mov	sl, r0
   3724c:	movwne	sl, #1
   37250:	cmp	r5, #1
   37254:	bne	36ef0 <fputs@plt+0x25b3c>
   37258:	cmp	r0, #0
   3725c:	beq	36ef0 <fputs@plt+0x25b3c>
   37260:	mov	r9, #1
   37264:	ldr	r5, [sp, #128]	; 0x80
   37268:	mov	r0, r5
   3726c:	mov	r1, #1
   37270:	bl	2fd9c <fputs@plt+0x1e9e8>
   37274:	cmp	r0, #0
   37278:	bne	3856c <fputs@plt+0x271b8>
   3727c:	ldr	r6, [sp, #120]	; 0x78
   37280:	strb	r9, [r6, #67]	; 0x43
   37284:	mov	r0, r5
   37288:	bl	2f6f4 <fputs@plt+0x1e340>
   3728c:	cmp	r0, #5
   37290:	beq	3857c <fputs@plt+0x271c8>
   37294:	sub	r0, r4, #1
   37298:	str	r0, [sp, #88]	; 0x58
   3729c:	mov	r0, #0
   372a0:	strb	r0, [r6, #75]	; 0x4b
   372a4:	ldr	r0, [r5, #80]	; 0x50
   372a8:	str	r0, [sp, #112]	; 0x70
   372ac:	ldr	r9, [sp, #92]	; 0x5c
   372b0:	mov	r5, r8
   372b4:	b	375c4 <fputs@plt+0x26210>
   372b8:	adds	r1, r1, #1
   372bc:	str	r1, [sp, #144]	; 0x90
   372c0:	adc	r0, r0, #0
   372c4:	str	r0, [sp, #148]	; 0x94
   372c8:	mov	r0, #0
   372cc:	str	r0, [sp, #112]	; 0x70
   372d0:	ldr	r0, [r7, #12]
   372d4:	cmp	r0, #0
   372d8:	beq	37384 <fputs@plt+0x25fd0>
   372dc:	ldr	r1, [sp, #128]	; 0x80
   372e0:	ldr	r1, [r1, #176]	; 0xb0
   372e4:	cmp	r1, #0
   372e8:	str	r8, [sp, #108]	; 0x6c
   372ec:	beq	37304 <fputs@plt+0x25f50>
   372f0:	mov	r2, r1
   372f4:	ldr	r1, [r1, #4]
   372f8:	cmp	r1, #0
   372fc:	bne	372f0 <fputs@plt+0x25f3c>
   37300:	ldr	r8, [r2, #16]
   37304:	str	r7, [sp, #104]	; 0x68
   37308:	add	r7, r0, r0, lsl #2
   3730c:	add	r4, r8, r7, lsl #3
   37310:	mov	r0, r4
   37314:	bl	38cec <fputs@plt+0x27938>
   37318:	ldr	r0, [r4, #4]
   3731c:	mvn	r1, #-2147483648	; 0x80000000
   37320:	eor	r2, r0, r1
   37324:	ldr	r1, [r8, r7, lsl #3]
   37328:	mvn	r3, r1
   3732c:	orrs	r2, r3, r2
   37330:	mov	sl, #13
   37334:	beq	38364 <fputs@plt+0x26fb0>
   37338:	ldrb	r2, [r5, #5]
   3733c:	tst	r2, #2
   37340:	ldr	r2, [sp, #124]	; 0x7c
   37344:	ldr	r6, [sp, #120]	; 0x78
   37348:	ldr	r7, [sp, #104]	; 0x68
   3734c:	bne	38418 <fputs@plt+0x27064>
   37350:	ldr	r2, [sp, #144]	; 0x90
   37354:	ldr	r3, [sp, #148]	; 0x94
   37358:	subs	r2, r1, r2
   3735c:	sbcs	r2, r0, r3
   37360:	blt	37374 <fputs@plt+0x25fc0>
   37364:	adds	r1, r1, #1
   37368:	str	r1, [sp, #144]	; 0x90
   3736c:	adc	r0, r0, #0
   37370:	str	r0, [sp, #148]	; 0x94
   37374:	ldr	r0, [sp, #144]	; 0x90
   37378:	ldr	r1, [sp, #148]	; 0x94
   3737c:	strd	r0, [r4]
   37380:	ldr	r8, [sp, #108]	; 0x6c
   37384:	ldrb	r0, [r5, #5]
   37388:	tst	r0, #2
   3738c:	beq	3740c <fputs@plt+0x26058>
   37390:	mov	r4, #0
   37394:	mov	r6, #0
   37398:	add	r1, sp, #144	; 0x90
   3739c:	mov	r0, #8
   373a0:	bl	159a8 <fputs@plt+0x45f4>
   373a4:	ldr	r0, [sp, #144]	; 0x90
   373a8:	ldr	r1, [sp, #148]	; 0x94
   373ac:	adds	r2, r0, #1
   373b0:	str	r2, [sp, #144]	; 0x90
   373b4:	bic	r0, r1, #-1073741824	; 0xc0000000
   373b8:	adc	r3, r0, #0
   373bc:	str	r3, [sp, #148]	; 0x94
   373c0:	ldr	r0, [r5, #16]
   373c4:	sub	r1, fp, #80	; 0x50
   373c8:	str	r4, [sp]
   373cc:	str	r1, [sp, #4]
   373d0:	mov	r1, #0
   373d4:	bl	399e4 <fputs@plt+0x28630>
   373d8:	mov	sl, r0
   373dc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   373e0:	orrs	r1, r0, sl
   373e4:	bne	373f4 <fputs@plt+0x26040>
   373e8:	add	r6, r6, #1
   373ec:	cmp	r6, #100	; 0x64
   373f0:	bcc	37398 <fputs@plt+0x25fe4>
   373f4:	cmp	sl, #0
   373f8:	bne	38410 <fputs@plt+0x2705c>
   373fc:	mov	r1, #0
   37400:	str	r1, [sp, #112]	; 0x70
   37404:	cmp	r0, #0
   37408:	beq	3840c <fputs@plt+0x27058>
   3740c:	mov	r0, #0
   37410:	str	r0, [r5, #56]	; 0x38
   37414:	strb	r0, [r5, #3]
   37418:	ldr	r0, [sp, #144]	; 0x90
   3741c:	ldr	r1, [sp, #148]	; 0x94
   37420:	strd	r0, [r9]
   37424:	b	32a98 <fputs@plt+0x216e4>
   37428:	lsr	r1, r8, r3
   3742c:	rsb	r0, r3, #32
   37430:	orr	r8, r1, r5, lsl r0
   37434:	sub	r1, r3, #32
   37438:	cmp	r1, #0
   3743c:	lsrge	r8, r5, r1
   37440:	lsr	r1, r5, r3
   37444:	movwge	r1, #0
   37448:	cmn	r5, #1
   3744c:	ble	376a4 <fputs@plt+0x262f0>
   37450:	mov	r5, r1
   37454:	b	376cc <fputs@plt+0x26318>
   37458:	ldr	r0, [r6, #432]	; 0x1b0
   3745c:	add	r0, r0, #1
   37460:	str	r0, [r6, #432]	; 0x1b0
   37464:	ldr	r7, [sp, #104]	; 0x68
   37468:	ldr	r9, [sp, #136]	; 0x88
   3746c:	ldr	r0, [r6, #424]	; 0x1a8
   37470:	str	r0, [r4, #24]
   37474:	str	r4, [r6, #424]	; 0x1a8
   37478:	ldr	r0, [sp, #68]	; 0x44
   3747c:	ldrd	r0, [r0]
   37480:	str	r1, [r4, #12]
   37484:	str	r0, [r4, #8]
   37488:	ldr	r0, [sp, #60]	; 0x3c
   3748c:	ldrd	r0, [r0]
   37490:	str	r1, [r4, #20]
   37494:	str	r0, [r4, #16]
   37498:	add	r7, r7, #20
   3749c:	b	32ac8 <fputs@plt+0x21714>
   374a0:	cmp	sl, #4
   374a4:	mov	r8, r6
   374a8:	ldr	r6, [sp, #136]	; 0x88
   374ac:	bne	374bc <fputs@plt+0x26108>
   374b0:	mov	r0, r9
   374b4:	mov	r1, #2
   374b8:	bl	3bb00 <fputs@plt+0x2a74c>
   374bc:	ldr	r0, [sp, #112]	; 0x70
   374c0:	cmp	r0, #0
   374c4:	bne	374e0 <fputs@plt+0x2612c>
   374c8:	mov	r1, #1
   374cc:	cmp	r5, #5
   374d0:	movweq	r1, #2
   374d4:	ldr	r0, [sp, #108]	; 0x6c
   374d8:	bl	1794c <fputs@plt+0x6598>
   374dc:	str	r0, [sp, #112]	; 0x70
   374e0:	ldr	r4, [sp, #112]	; 0x70
   374e4:	cmp	r4, #0
   374e8:	movne	r5, sl
   374ec:	mov	r0, r9
   374f0:	mov	r1, r5
   374f4:	bl	3bb00 <fputs@plt+0x2a74c>
   374f8:	movw	r1, #2562	; 0xa02
   374fc:	strh	r1, [r7, #8]
   37500:	bl	3bc30 <fputs@plt+0x2a87c>
   37504:	str	r0, [r7, #16]
   37508:	bl	1358c <fputs@plt+0x21d8>
   3750c:	str	r0, [r7, #12]
   37510:	mov	r0, #1
   37514:	strb	r0, [r7, #10]
   37518:	mov	r0, r7
   3751c:	mov	sl, r4
   37520:	ldr	r1, [sp, #96]	; 0x60
   37524:	bl	312d8 <fputs@plt+0x1ff24>
   37528:	cmp	r4, #0
   3752c:	bne	3825c <fputs@plt+0x26ea8>
   37530:	mov	r0, #0
   37534:	str	r0, [sp, #112]	; 0x70
   37538:	ldr	r7, [sp, #104]	; 0x68
   3753c:	mov	r9, r6
   37540:	add	r7, r7, #20
   37544:	b	32ac8 <fputs@plt+0x21714>
   37548:	ldrb	r1, [r0, #4]
   3754c:	cmp	r1, #0
   37550:	beq	376f8 <fputs@plt+0x26344>
   37554:	add	r1, r0, #60	; 0x3c
   37558:	mov	r0, sl
   3755c:	bl	39054 <fputs@plt+0x27ca0>
   37560:	sub	r1, fp, #60	; 0x3c
   37564:	mov	r0, sl
   37568:	bl	39074 <fputs@plt+0x27cc0>
   3756c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37570:	str	r0, [r1, #72]	; 0x48
   37574:	b	37720 <fputs@plt+0x2636c>
   37578:	mov	r0, r4
   3757c:	bl	3a93c <fputs@plt+0x29588>
   37580:	cmp	r0, #0
   37584:	bne	37fb8 <fputs@plt+0x26c04>
   37588:	ldrb	r0, [r4, #2]
   3758c:	cmp	r0, #0
   37590:	beq	37770 <fputs@plt+0x263bc>
   37594:	mov	r0, #1
   37598:	strh	r0, [r5, #8]
   3759c:	b	36b70 <fputs@plt+0x257bc>
   375a0:	mov	r6, r8
   375a4:	mov	sl, r7
   375a8:	mov	r0, r9
   375ac:	bl	18d90 <fputs@plt+0x79dc>
   375b0:	mov	r0, #0
   375b4:	str	r0, [sp, #112]	; 0x70
   375b8:	mov	r1, #7
   375bc:	b	37758 <fputs@plt+0x263a4>
   375c0:	ldr	r6, [sp, #120]	; 0x78
   375c4:	ldr	r1, [r6, #424]	; 0x1a8
   375c8:	cmp	r1, r7
   375cc:	beq	375f8 <fputs@plt+0x26244>
   375d0:	ldr	r0, [r1, #24]
   375d4:	str	r0, [r6, #424]	; 0x1a8
   375d8:	mov	r0, r6
   375dc:	bl	13cb4 <fputs@plt+0x2900>
   375e0:	ldr	r1, [r6, #424]	; 0x1a8
   375e4:	ldr	r0, [r6, #432]	; 0x1b0
   375e8:	sub	r0, r0, #1
   375ec:	str	r0, [r6, #432]	; 0x1b0
   375f0:	cmp	r1, r7
   375f4:	bne	375d0 <fputs@plt+0x2621c>
   375f8:	cmp	r5, #1
   375fc:	bne	37638 <fputs@plt+0x26284>
   37600:	ldr	r1, [r7, #24]
   37604:	ldr	r0, [sp, #120]	; 0x78
   37608:	str	r1, [r0, #424]	; 0x1a8
   3760c:	mov	r1, r7
   37610:	bl	13cb4 <fputs@plt+0x2900>
   37614:	cmp	sl, #0
   37618:	ldr	r8, [sp, #108]	; 0x6c
   3761c:	bne	3765c <fputs@plt+0x262a8>
   37620:	ldr	r6, [sp, #120]	; 0x78
   37624:	ldr	r0, [r6, #432]	; 0x1b0
   37628:	sub	r0, r0, #1
   3762c:	str	r0, [r6, #432]	; 0x1b0
   37630:	ldr	r7, [sp, #104]	; 0x68
   37634:	b	37688 <fputs@plt+0x262d4>
   37638:	ldr	r0, [r7, #8]
   3763c:	ldr	r1, [r7, #12]
   37640:	ldr	r2, [sp, #68]	; 0x44
   37644:	strd	r0, [r2]
   37648:	ldr	r0, [r7, #16]
   3764c:	ldr	r1, [r7, #20]
   37650:	ldr	r2, [sp, #60]	; 0x3c
   37654:	strd	r0, [r2]
   37658:	ldr	r8, [sp, #108]	; 0x6c
   3765c:	cmp	r5, #2
   37660:	ldr	r6, [sp, #120]	; 0x78
   37664:	ldr	r7, [sp, #104]	; 0x68
   37668:	beq	37688 <fputs@plt+0x262d4>
   3766c:	eors	r0, sl, #1
   37670:	bne	37688 <fputs@plt+0x262d4>
   37674:	ldr	sl, [sp, #112]	; 0x70
   37678:	cmp	sl, #0
   3767c:	ldr	r9, [sp, #136]	; 0x88
   37680:	beq	36b70 <fputs@plt+0x257bc>
   37684:	b	38564 <fputs@plt+0x271b0>
   37688:	mov	r0, r6
   3768c:	mov	r1, r5
   37690:	ldr	r2, [sp, #88]	; 0x58
   37694:	bl	30e08 <fputs@plt+0x1fa54>
   37698:	cmp	r0, #0
   3769c:	beq	33ab4 <fputs@plt+0x22700>
   376a0:	b	3855c <fputs@plt+0x271a8>
   376a4:	rsb	r2, r3, #64	; 0x40
   376a8:	mvn	r3, #0
   376ac:	lsl	r5, r3, r2
   376b0:	cmp	r0, #0
   376b4:	movwge	r5, #0
   376b8:	orr	r8, r5, r8
   376bc:	rsb	r2, r2, #32
   376c0:	ror	r2, r3, r2
   376c4:	lslge	r2, r3, r0
   376c8:	orr	r5, r2, r1
   376cc:	str	r8, [r6]
   376d0:	str	r5, [r6, #4]
   376d4:	ldrh	r0, [r6, #8]
   376d8:	and	r0, r0, #15872	; 0x3e00
   376dc:	orr	r0, r0, #4
   376e0:	strh	r0, [r6, #8]
   376e4:	mov	r7, r4
   376e8:	mov	r8, sl
   376ec:	ldr	r9, [sp, #136]	; 0x88
   376f0:	add	r7, r4, #20
   376f4:	b	32ac8 <fputs@plt+0x21714>
   376f8:	sub	r1, fp, #80	; 0x50
   376fc:	mov	r0, sl
   37700:	bl	2db44 <fputs@plt+0x1c790>
   37704:	sub	r1, fp, #60	; 0x3c
   37708:	mov	r0, sl
   3770c:	bl	39050 <fputs@plt+0x27c9c>
   37710:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37714:	str	r0, [r1, #72]	; 0x48
   37718:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3771c:	str	r0, [r1, #60]	; 0x3c
   37720:	ldr	r3, [sp, #120]	; 0x78
   37724:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37728:	ldr	r2, [r0, #60]	; 0x3c
   3772c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   37730:	cmp	r2, r1
   37734:	bls	37768 <fputs@plt+0x263b4>
   37738:	ldr	r3, [r3, #92]	; 0x5c
   3773c:	cmp	r2, r3
   37740:	bls	37798 <fputs@plt+0x263e4>
   37744:	mov	r6, r8
   37748:	mov	sl, r7
   3774c:	mov	r0, #0
   37750:	str	r0, [sp, #112]	; 0x70
   37754:	mov	r1, #13
   37758:	ldr	r9, [sp, #136]	; 0x88
   3775c:	cmp	r1, #7
   37760:	beq	345ac <fputs@plt+0x231f8>
   37764:	b	38228 <fputs@plt+0x26e74>
   37768:	str	r2, [r0, #64]	; 0x40
   3776c:	b	3779c <fputs@plt+0x263e8>
   37770:	ldr	r0, [r4, #16]
   37774:	add	r1, sp, #144	; 0x90
   37778:	bl	2db44 <fputs@plt+0x1c790>
   3777c:	mov	r0, #0
   37780:	str	r0, [sp, #112]	; 0x70
   37784:	ldr	r0, [sp, #144]	; 0x90
   37788:	ldr	r1, [sp, #148]	; 0x94
   3778c:	strd	r0, [r5]
   37790:	add	r7, r7, #20
   37794:	b	32ac8 <fputs@plt+0x21714>
   37798:	str	r1, [r0, #64]	; 0x40
   3779c:	str	r8, [sp, #108]	; 0x6c
   377a0:	ldr	r0, [r4, #72]	; 0x48
   377a4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   377a8:	str	r0, [r1, #56]	; 0x38
   377ac:	ldr	r0, [r1, #72]	; 0x48
   377b0:	ldrsb	r1, [r0]
   377b4:	cmp	r1, #0
   377b8:	blt	377cc <fputs@plt+0x26418>
   377bc:	uxtb	r0, r1
   377c0:	str	r0, [fp, #-56]	; 0xffffffc8
   377c4:	mov	r0, #1
   377c8:	b	377d4 <fputs@plt+0x26420>
   377cc:	sub	r1, fp, #56	; 0x38
   377d0:	bl	39078 <fputs@plt+0x27cc4>
   377d4:	add	r6, sp, #144	; 0x90
   377d8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   377dc:	mov	r2, #0
   377e0:	strh	r2, [r1, #14]
   377e4:	str	r0, [r1, #68]	; 0x44
   377e8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   377ec:	str	r0, [r5]
   377f0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   377f4:	cmp	r3, r0
   377f8:	bcs	3782c <fputs@plt+0x26478>
   377fc:	str	r2, [r1, #64]	; 0x40
   37800:	str	r2, [r1, #72]	; 0x48
   37804:	movw	r2, #32771	; 0x8003
   37808:	movt	r2, #1
   3780c:	cmp	r0, r2
   37810:	ldrls	r1, [r1, #60]	; 0x3c
   37814:	cmpls	r0, r1
   37818:	bls	3782c <fputs@plt+0x26478>
   3781c:	mov	sl, r7
   37820:	movw	r0, #11413	; 0x2c95
   37824:	movt	r0, #1
   37828:	b	37b7c <fputs@plt+0x267c8>
   3782c:	ldr	r1, [r5]
   37830:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37834:	ldr	r2, [r0, #68]	; 0x44
   37838:	cmp	r2, r1
   3783c:	bcs	37954 <fputs@plt+0x265a0>
   37840:	ldr	r3, [r0, #72]	; 0x48
   37844:	cmp	r3, #0
   37848:	beq	37b9c <fputs@plt+0x267e8>
   3784c:	str	sl, [sp, #88]	; 0x58
   37850:	str	r9, [sp, #52]	; 0x34
   37854:	ldr	r0, [r5]
   37858:	add	sl, r3, r0
   3785c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37860:	ldr	r1, [r0, #68]	; 0x44
   37864:	mov	r2, r5
   37868:	str	r3, [sp, #56]	; 0x38
   3786c:	add	r5, r3, r1
   37870:	ldrh	r9, [r0, #14]
   37874:	str	r2, [sp, #112]	; 0x70
   37878:	ldr	r4, [r2, r9, lsl #2]
   3787c:	mov	r6, #0
   37880:	ldrb	r0, [r5]
   37884:	str	r0, [fp, #-64]	; 0xffffffc0
   37888:	sxtb	r0, r0
   3788c:	mov	r8, r7
   37890:	cmp	r0, #0
   37894:	blt	378a8 <fputs@plt+0x264f4>
   37898:	add	r5, r5, #1
   3789c:	uxtb	r0, r0
   378a0:	bl	391a0 <fputs@plt+0x27dec>
   378a4:	b	378c0 <fputs@plt+0x2650c>
   378a8:	sub	r1, fp, #64	; 0x40
   378ac:	mov	r0, r5
   378b0:	bl	39078 <fputs@plt+0x27cc4>
   378b4:	add	r5, r5, r0
   378b8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   378bc:	bl	391b0 <fputs@plt+0x27dfc>
   378c0:	mov	r2, #0
   378c4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   378c8:	add	r3, r1, r9, lsl #2
   378cc:	ldr	r7, [fp, #-64]	; 0xffffffc0
   378d0:	str	r7, [r3, #80]	; 0x50
   378d4:	ldr	r3, [sp, #112]	; 0x70
   378d8:	add	r3, r3, r9, lsl #2
   378dc:	adds	r4, r0, r4
   378e0:	str	r4, [r3, #4]
   378e4:	adc	r6, r2, r6
   378e8:	add	r0, r9, #1
   378ec:	cmp	r5, sl
   378f0:	mov	r7, r8
   378f4:	bcs	37908 <fputs@plt+0x26554>
   378f8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   378fc:	cmp	r9, r2
   37900:	mov	r9, r0
   37904:	blt	37880 <fputs@plt+0x264cc>
   37908:	strh	r0, [r1, #14]
   3790c:	ldr	r0, [sp, #56]	; 0x38
   37910:	sub	r0, r5, r0
   37914:	str	r0, [r1, #68]	; 0x44
   37918:	cmp	r5, sl
   3791c:	bcs	37b44 <fputs@plt+0x26790>
   37920:	ldr	r0, [r1, #60]	; 0x3c
   37924:	subs	r0, r0, r4
   37928:	rscs	r0, r6, #0
   3792c:	bcc	37b58 <fputs@plt+0x267a4>
   37930:	ldr	r0, [r1, #72]	; 0x48
   37934:	cmp	r0, #0
   37938:	ldr	r9, [sp, #52]	; 0x34
   3793c:	ldr	sl, [sp, #88]	; 0x58
   37940:	ldr	r5, [sp, #112]	; 0x70
   37944:	bne	3795c <fputs@plt+0x265a8>
   37948:	add	r0, sp, #144	; 0x90
   3794c:	bl	18570 <fputs@plt+0x71bc>
   37950:	b	3795c <fputs@plt+0x265a8>
   37954:	mov	r0, #0
   37958:	str	r0, [fp, #-64]	; 0xffffffc0
   3795c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37960:	ldrh	r0, [r0, #14]
   37964:	ldr	r1, [fp, #-48]	; 0xffffffd0
   37968:	cmp	r1, r0
   3796c:	bge	37a94 <fputs@plt+0x266e0>
   37970:	mov	r8, r9
   37974:	ldrh	r0, [r8, #8]!
   37978:	movw	r1, #9312	; 0x2460
   3797c:	tst	r0, r1
   37980:	movne	r0, r9
   37984:	blne	18d90 <fputs@plt+0x79dc>
   37988:	ldr	r0, [sp, #96]	; 0x60
   3798c:	strb	r0, [r9, #10]
   37990:	ldr	r6, [fp, #-48]	; 0xffffffd0
   37994:	add	r0, r5, r6, lsl #2
   37998:	ldr	r0, [r0, #4]
   3799c:	mov	r2, r5
   379a0:	ldr	r5, [fp, #-52]	; 0xffffffcc
   379a4:	ldr	r1, [r5, #64]	; 0x40
   379a8:	cmp	r1, r0
   379ac:	bcs	37a70 <fputs@plt+0x266bc>
   379b0:	str	r2, [sp, #112]	; 0x70
   379b4:	str	sl, [sp, #88]	; 0x58
   379b8:	mov	sl, r7
   379bc:	ldrb	r2, [r7, #3]
   379c0:	cmp	r2, #64	; 0x40
   379c4:	bcc	379f4 <fputs@plt+0x26640>
   379c8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   379cc:	mov	r1, #0
   379d0:	cmp	r0, #11
   379d4:	movwhi	r1, #1
   379d8:	sxtb	r2, r2
   379dc:	cmp	r2, #0
   379e0:	blt	37abc <fputs@plt+0x26708>
   379e4:	mov	r2, #1
   379e8:	bic	r0, r2, r0
   379ec:	ands	r0, r1, r0
   379f0:	bne	37abc <fputs@plt+0x26708>
   379f4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   379f8:	mov	r0, r7
   379fc:	bl	391b0 <fputs@plt+0x27dfc>
   37a00:	cmp	r0, #0
   37a04:	beq	37abc <fputs@plt+0x26708>
   37a08:	mov	r2, r0
   37a0c:	ldr	r0, [sp, #112]	; 0x70
   37a10:	ldr	r1, [r0, r6, lsl #2]
   37a14:	ldrb	r0, [r5, #4]
   37a18:	str	r9, [sp]
   37a1c:	clz	r0, r0
   37a20:	lsr	r3, r0, #5
   37a24:	ldr	r0, [sp, #88]	; 0x58
   37a28:	bl	3910c <fputs@plt+0x27d58>
   37a2c:	str	r0, [sp, #112]	; 0x70
   37a30:	cmp	r0, #0
   37a34:	mov	r2, r9
   37a38:	ldr	r9, [sp, #136]	; 0x88
   37a3c:	ldr	r6, [sp, #108]	; 0x6c
   37a40:	mov	r1, #10
   37a44:	bne	345a4 <fputs@plt+0x231f0>
   37a48:	ldr	r0, [r2, #16]
   37a4c:	mov	r1, r7
   37a50:	bl	391d0 <fputs@plt+0x27e1c>
   37a54:	ldrh	r0, [r8]
   37a58:	movw	r1, #61439	; 0xefff
   37a5c:	and	r0, r0, r1
   37a60:	strh	r0, [r8]
   37a64:	mov	r0, #0
   37a68:	str	r0, [sp, #112]	; 0x70
   37a6c:	b	37c6c <fputs@plt+0x268b8>
   37a70:	mov	sl, r7
   37a74:	ldr	r0, [r2, r6, lsl #2]
   37a78:	ldr	r1, [r5, #72]	; 0x48
   37a7c:	add	r2, r1, r0
   37a80:	ldr	r1, [fp, #-64]	; 0xffffffc0
   37a84:	cmp	r1, #11
   37a88:	bhi	37ae4 <fputs@plt+0x26730>
   37a8c:	mov	r0, r2
   37a90:	b	37ac8 <fputs@plt+0x26714>
   37a94:	mov	r0, r9
   37a98:	ldrb	r1, [r7, #1]
   37a9c:	cmp	r1, #248	; 0xf8
   37aa0:	ldr	r9, [sp, #136]	; 0x88
   37aa4:	bne	37bf4 <fputs@plt+0x26840>
   37aa8:	mov	sl, r7
   37aac:	ldr	r1, [r7, #16]
   37ab0:	mov	r2, #2048	; 0x800
   37ab4:	bl	389c4 <fputs@plt+0x27610>
   37ab8:	b	37bfc <fputs@plt+0x26848>
   37abc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   37ac0:	movw	r0, #55792	; 0xd9f0
   37ac4:	movt	r0, #9
   37ac8:	mov	r2, r9
   37acc:	bl	391d0 <fputs@plt+0x27e1c>
   37ad0:	mov	r0, #0
   37ad4:	str	r0, [sp, #112]	; 0x70
   37ad8:	mov	r1, #7
   37adc:	ldr	r9, [sp, #136]	; 0x88
   37ae0:	b	37c08 <fputs@plt+0x26854>
   37ae4:	sub	r0, r1, #12
   37ae8:	lsr	r5, r0, #1
   37aec:	str	r5, [r9, #12]
   37af0:	mov	r1, #2
   37af4:	add	r1, r1, r0, lsr #1
   37af8:	ldr	r0, [r9, #24]
   37afc:	cmp	r0, r1
   37b00:	mov	r7, r9
   37b04:	ldr	r9, [sp, #136]	; 0x88
   37b08:	ldr	r6, [sp, #108]	; 0x6c
   37b0c:	bge	37c18 <fputs@plt+0x26864>
   37b10:	mov	r0, #1
   37b14:	strh	r0, [r8]
   37b18:	mov	r0, #0
   37b1c:	str	r0, [sp, #112]	; 0x70
   37b20:	mov	r0, r7
   37b24:	str	r2, [sp, #88]	; 0x58
   37b28:	mov	r2, #0
   37b2c:	bl	310bc <fputs@plt+0x1fd08>
   37b30:	ldr	r2, [sp, #88]	; 0x58
   37b34:	mov	r1, #2
   37b38:	cmp	r0, #0
   37b3c:	bne	345a4 <fputs@plt+0x231f0>
   37b40:	b	37c20 <fputs@plt+0x2686c>
   37b44:	bhi	37b58 <fputs@plt+0x267a4>
   37b48:	ldr	r0, [r1, #60]	; 0x3c
   37b4c:	eor	r0, r4, r0
   37b50:	orrs	r0, r0, r6
   37b54:	beq	37920 <fputs@plt+0x2656c>
   37b58:	mov	sl, r7
   37b5c:	ldr	r0, [r1, #72]	; 0x48
   37b60:	cmp	r0, #0
   37b64:	bne	37b70 <fputs@plt+0x267bc>
   37b68:	add	r0, sp, #144	; 0x90
   37b6c:	bl	18570 <fputs@plt+0x71bc>
   37b70:	movw	r0, #11413	; 0x2c95
   37b74:	movt	r0, #1
   37b78:	add	r0, r0, #61	; 0x3d
   37b7c:	bl	27378 <fputs@plt+0x15fc4>
   37b80:	str	r0, [sp, #112]	; 0x70
   37b84:	ldr	r9, [sp, #136]	; 0x88
   37b88:	ldr	r6, [sp, #108]	; 0x6c
   37b8c:	mov	r1, #10
   37b90:	cmp	r1, #7
   37b94:	beq	345ac <fputs@plt+0x231f8>
   37b98:	b	38228 <fputs@plt+0x26e74>
   37b9c:	vmov.i32	q8, #0	; 0x00000000
   37ba0:	mov	r1, #36	; 0x24
   37ba4:	mov	r2, r6
   37ba8:	vst1.64	{d16-d17}, [r2], r1
   37bac:	mov	r1, #0
   37bb0:	str	r1, [r2]
   37bb4:	add	r2, r6, #16
   37bb8:	vst1.64	{d16-d17}, [r2]
   37bbc:	str	r1, [sp, #176]	; 0xb0
   37bc0:	ldr	r2, [r5]
   37bc4:	ldrb	r0, [r0, #4]
   37bc8:	str	r6, [sp]
   37bcc:	clz	r0, r0
   37bd0:	lsr	r3, r0, #5
   37bd4:	mov	r0, sl
   37bd8:	mov	r1, #0
   37bdc:	bl	3910c <fputs@plt+0x27d58>
   37be0:	str	r0, [sp, #112]	; 0x70
   37be4:	cmp	r0, #0
   37be8:	beq	37c7c <fputs@plt+0x268c8>
   37bec:	mov	sl, r7
   37bf0:	b	37b84 <fputs@plt+0x267d0>
   37bf4:	mov	sl, r7
   37bf8:	bl	18d90 <fputs@plt+0x79dc>
   37bfc:	mov	r0, #0
   37c00:	str	r0, [sp, #112]	; 0x70
   37c04:	mov	r1, #7
   37c08:	ldr	r6, [sp, #108]	; 0x6c
   37c0c:	cmp	r1, #7
   37c10:	beq	345ac <fputs@plt+0x231f8>
   37c14:	b	38228 <fputs@plt+0x26e74>
   37c18:	ldr	r0, [r7, #20]
   37c1c:	str	r0, [r7, #16]
   37c20:	ldr	r0, [r7, #16]
   37c24:	mov	r1, r2
   37c28:	mov	r2, r5
   37c2c:	bl	1121c <memcpy@plt>
   37c30:	ldr	r0, [r7, #16]
   37c34:	mov	r2, #0
   37c38:	strb	r2, [r0, r5]
   37c3c:	ldr	r0, [r7, #16]
   37c40:	add	r0, r0, r5
   37c44:	mov	r1, #0
   37c48:	str	r1, [sp, #112]	; 0x70
   37c4c:	strb	r2, [r0, #1]
   37c50:	ldr	r0, [fp, #-64]	; 0xffffffc0
   37c54:	and	r0, r0, #1
   37c58:	movw	r1, #34432	; 0x8680
   37c5c:	movt	r1, #8
   37c60:	add	r0, r1, r0, lsl #1
   37c64:	ldrh	r0, [r0]
   37c68:	strh	r0, [r8]
   37c6c:	mov	r1, #7
   37c70:	cmp	r1, #7
   37c74:	beq	345ac <fputs@plt+0x231f8>
   37c78:	b	38228 <fputs@plt+0x26e74>
   37c7c:	ldr	r3, [sp, #160]	; 0xa0
   37c80:	b	3784c <fputs@plt+0x26498>
   37c84:	str	r9, [sp, #136]	; 0x88
   37c88:	ldr	r4, [r7, #4]
   37c8c:	ldr	r0, [r7, #8]
   37c90:	ldr	r6, [sp, #120]	; 0x78
   37c94:	ldrb	r1, [r6, #67]	; 0x43
   37c98:	cmp	r4, r1
   37c9c:	bne	37d58 <fputs@plt+0x269a4>
   37ca0:	movw	r1, #19992	; 0x4e18
   37ca4:	movt	r1, #8
   37ca8:	movw	r2, #19949	; 0x4ded
   37cac:	movt	r2, #8
   37cb0:	cmp	r0, #0
   37cb4:	moveq	r2, r1
   37cb8:	movw	r1, #19901	; 0x4dbd
   37cbc:	movt	r1, #8
   37cc0:	cmp	r4, #0
   37cc4:	movne	r1, r2
   37cc8:	ldr	r5, [sp, #128]	; 0x80
   37ccc:	mov	r0, r5
   37cd0:	bl	30bb0 <fputs@plt+0x1f7fc>
   37cd4:	mov	sl, #1
   37cd8:	ldr	r9, [sp, #92]	; 0x5c
   37cdc:	ldr	r8, [sp, #100]	; 0x64
   37ce0:	b	328e8 <fputs@plt+0x21534>
   37ce4:	ldr	r0, [sp, #84]	; 0x54
   37ce8:	str	r9, [sp, #136]	; 0x88
   37cec:	cmp	r9, r0
   37cf0:	ldr	r6, [sp, #120]	; 0x78
   37cf4:	bcc	37d28 <fputs@plt+0x26974>
   37cf8:	ldr	r1, [r6, #304]	; 0x130
   37cfc:	cmp	r1, #0
   37d00:	beq	37d28 <fputs@plt+0x26974>
   37d04:	ldr	r0, [r6, #308]	; 0x134
   37d08:	blx	r1
   37d0c:	mov	sl, #9
   37d10:	cmp	r0, #0
   37d14:	beq	37d28 <fputs@plt+0x26974>
   37d18:	ldr	r9, [sp, #92]	; 0x5c
   37d1c:	ldr	r8, [sp, #100]	; 0x64
   37d20:	ldr	r5, [sp, #128]	; 0x80
   37d24:	b	328e8 <fputs@plt+0x21534>
   37d28:	mov	r6, r8
   37d2c:	ldr	r5, [sp, #128]	; 0x80
   37d30:	mov	r0, r5
   37d34:	mov	r1, #0
   37d38:	bl	2fd9c <fputs@plt+0x1e9e8>
   37d3c:	cmp	r0, #0
   37d40:	ldr	r9, [sp, #92]	; 0x5c
   37d44:	ldr	r8, [sp, #100]	; 0x64
   37d48:	beq	37dc8 <fputs@plt+0x26a14>
   37d4c:	mov	sl, r0
   37d50:	ldr	r6, [sp, #120]	; 0x78
   37d54:	b	328e8 <fputs@plt+0x21534>
   37d58:	cmp	r0, #0
   37d5c:	ldr	r9, [sp, #92]	; 0x5c
   37d60:	ldr	r8, [sp, #124]	; 0x7c
   37d64:	ldr	r5, [sp, #128]	; 0x80
   37d68:	str	r8, [sp, #124]	; 0x7c
   37d6c:	beq	37e64 <fputs@plt+0x26ab0>
   37d70:	mov	r0, r6
   37d74:	mov	r1, #516	; 0x204
   37d78:	bl	2fc30 <fputs@plt+0x1e87c>
   37d7c:	mov	r0, #1
   37d80:	strb	r0, [r6, #67]	; 0x43
   37d84:	mov	r0, r5
   37d88:	bl	2f6f4 <fputs@plt+0x1e340>
   37d8c:	cmp	r0, #5
   37d90:	bne	37e90 <fputs@plt+0x26adc>
   37d94:	ldr	r0, [sp, #132]	; 0x84
   37d98:	sub	r0, r7, r0
   37d9c:	asr	r0, r0, #2
   37da0:	movw	r1, #52429	; 0xcccd
   37da4:	movt	r1, #52428	; 0xcccc
   37da8:	mul	r0, r0, r1
   37dac:	str	r0, [r5, #76]	; 0x4c
   37db0:	rsb	r0, r4, #1
   37db4:	strb	r0, [r6, #67]	; 0x43
   37db8:	mov	sl, #5
   37dbc:	str	sl, [r5, #80]	; 0x50
   37dc0:	ldr	r8, [sp, #100]	; 0x64
   37dc4:	b	329a4 <fputs@plt+0x215f0>
   37dc8:	mov	r0, r5
   37dcc:	mov	r1, #1
   37dd0:	bl	302e0 <fputs@plt+0x1ef2c>
   37dd4:	ldr	r0, [r5, #72]	; 0x48
   37dd8:	add	r0, r0, #2
   37ddc:	orr	r0, r0, #1
   37de0:	str	r0, [r5, #72]	; 0x48
   37de4:	ldr	r0, [r7, #4]
   37de8:	add	r0, r0, r0, lsl #2
   37dec:	add	r4, r6, r0, lsl #3
   37df0:	str	r4, [r5, #20]
   37df4:	ldr	r0, [r7, #8]
   37df8:	cmp	r0, #1
   37dfc:	ldr	r6, [sp, #120]	; 0x78
   37e00:	blt	37e40 <fputs@plt+0x26a8c>
   37e04:	mov	r5, #0
   37e08:	ldrb	r0, [r4, #9]
   37e0c:	tst	r0, #16
   37e10:	beq	37e24 <fputs@plt+0x26a70>
   37e14:	mov	r0, r4
   37e18:	bl	1893c <fputs@plt+0x7588>
   37e1c:	cmp	r0, #0
   37e20:	bne	37e4c <fputs@plt+0x26a98>
   37e24:	mov	r0, r4
   37e28:	bl	312fc <fputs@plt+0x1ff48>
   37e2c:	add	r4, r4, #40	; 0x28
   37e30:	add	r5, r5, #1
   37e34:	ldr	r0, [r7, #8]
   37e38:	cmp	r5, r0
   37e3c:	blt	37e08 <fputs@plt+0x26a54>
   37e40:	ldrb	r0, [r6, #69]	; 0x45
   37e44:	cmp	r0, #0
   37e48:	beq	37f0c <fputs@plt+0x26b58>
   37e4c:	ldr	r9, [sp, #92]	; 0x5c
   37e50:	ldr	r8, [sp, #100]	; 0x64
   37e54:	b	383fc <fputs@plt+0x27048>
   37e58:	str	r9, [sp, #136]	; 0x88
   37e5c:	mov	sl, #6
   37e60:	b	38324 <fputs@plt+0x26f70>
   37e64:	cmp	r4, #0
   37e68:	beq	37ed4 <fputs@plt+0x26b20>
   37e6c:	ldr	r0, [r6, #160]	; 0xa0
   37e70:	cmp	r0, #1
   37e74:	blt	37ed4 <fputs@plt+0x26b20>
   37e78:	movw	r1, #19846	; 0x4d86
   37e7c:	movt	r1, #8
   37e80:	mov	r0, r5
   37e84:	bl	30bb0 <fputs@plt+0x1f7fc>
   37e88:	mov	sl, #5
   37e8c:	b	37cdc <fputs@plt+0x26928>
   37e90:	mov	r0, r6
   37e94:	bl	2fd54 <fputs@plt+0x1e9a0>
   37e98:	ldr	r0, [r5, #80]	; 0x50
   37e9c:	mov	sl, #1
   37ea0:	cmp	r0, #0
   37ea4:	movweq	sl, #101	; 0x65
   37ea8:	ldr	r8, [sp, #100]	; 0x64
   37eac:	b	329a4 <fputs@plt+0x215f0>
   37eb0:	str	r6, [sp, #124]	; 0x7c
   37eb4:	movw	r1, #19770	; 0x4d3a
   37eb8:	movt	r1, #8
   37ebc:	ldr	r0, [sp, #128]	; 0x80
   37ec0:	mov	r2, r5
   37ec4:	mov	r5, r0
   37ec8:	bl	30bb0 <fputs@plt+0x1f7fc>
   37ecc:	mov	sl, #1
   37ed0:	b	37ffc <fputs@plt+0x26c48>
   37ed4:	mov	r0, r5
   37ed8:	mov	r1, #1
   37edc:	bl	2fd9c <fputs@plt+0x1e9e8>
   37ee0:	cmp	r0, #0
   37ee4:	beq	37f6c <fputs@plt+0x26bb8>
   37ee8:	mov	sl, r0
   37eec:	ldr	r8, [sp, #100]	; 0x64
   37ef0:	b	329a4 <fputs@plt+0x215f0>
   37ef4:	ldr	r5, [sp, #128]	; 0x80
   37ef8:	ldr	r9, [sp, #92]	; 0x5c
   37efc:	ldr	r8, [sp, #100]	; 0x64
   37f00:	ldr	r6, [sp, #120]	; 0x78
   37f04:	ldr	r7, [sp, #104]	; 0x68
   37f08:	b	32850 <fputs@plt+0x2149c>
   37f0c:	ldr	r0, [sp, #132]	; 0x84
   37f10:	sub	r0, r7, r0
   37f14:	asr	r0, r0, #2
   37f18:	movw	r1, #52429	; 0xcccd
   37f1c:	movt	r1, #52428	; 0xcccc
   37f20:	mul	r0, r0, r1
   37f24:	add	r0, r0, #1
   37f28:	ldr	r5, [sp, #128]	; 0x80
   37f2c:	str	r0, [r5, #76]	; 0x4c
   37f30:	mov	sl, #100	; 0x64
   37f34:	ldr	r9, [sp, #92]	; 0x5c
   37f38:	ldr	r8, [sp, #100]	; 0x64
   37f3c:	b	329a4 <fputs@plt+0x215f0>
   37f40:	str	r1, [sp, #124]	; 0x7c
   37f44:	b	38214 <fputs@plt+0x26e60>
   37f48:	mov	sl, r0
   37f4c:	ldr	r9, [sp, #92]	; 0x5c
   37f50:	b	3832c <fputs@plt+0x26f78>
   37f54:	mov	sl, r0
   37f58:	str	r6, [sp, #136]	; 0x88
   37f5c:	b	38050 <fputs@plt+0x26c9c>
   37f60:	mov	sl, r0
   37f64:	str	r9, [sp, #136]	; 0x88
   37f68:	b	38210 <fputs@plt+0x26e5c>
   37f6c:	mov	r0, r4
   37f70:	b	37d80 <fputs@plt+0x269cc>
   37f74:	mov	sl, #9
   37f78:	b	38328 <fputs@plt+0x26f74>
   37f7c:	str	r0, [sp, #124]	; 0x7c
   37f80:	b	38214 <fputs@plt+0x26e60>
   37f84:	ldr	r9, [sp, #92]	; 0x5c
   37f88:	b	383f8 <fputs@plt+0x27044>
   37f8c:	mov	sl, r0
   37f90:	str	r9, [sp, #136]	; 0x88
   37f94:	b	37cd8 <fputs@plt+0x26924>
   37f98:	mov	sl, #516	; 0x204
   37f9c:	b	38210 <fputs@plt+0x26e5c>
   37fa0:	str	r8, [sp, #124]	; 0x7c
   37fa4:	b	383f0 <fputs@plt+0x2703c>
   37fa8:	ldr	r9, [sp, #92]	; 0x5c
   37fac:	ldr	r8, [sp, #100]	; 0x64
   37fb0:	ldr	r5, [sp, #128]	; 0x80
   37fb4:	b	383cc <fputs@plt+0x27018>
   37fb8:	mov	sl, r0
   37fbc:	str	r9, [sp, #136]	; 0x88
   37fc0:	b	38324 <fputs@plt+0x26f70>
   37fc4:	str	r9, [sp, #136]	; 0x88
   37fc8:	ldr	r9, [sp, #92]	; 0x5c
   37fcc:	ldr	r8, [sp, #100]	; 0x64
   37fd0:	ldr	r6, [sp, #120]	; 0x78
   37fd4:	ldr	r5, [sp, #128]	; 0x80
   37fd8:	b	383cc <fputs@plt+0x27018>
   37fdc:	mov	sl, r0
   37fe0:	str	r9, [sp, #136]	; 0x88
   37fe4:	ldr	r6, [sp, #120]	; 0x78
   37fe8:	b	37cd8 <fputs@plt+0x26924>
   37fec:	str	r1, [sp, #124]	; 0x7c
   37ff0:	b	383f0 <fputs@plt+0x2703c>
   37ff4:	mov	sl, r0
   37ff8:	ldr	r5, [sp, #128]	; 0x80
   37ffc:	ldr	r9, [sp, #92]	; 0x5c
   38000:	ldr	r8, [sp, #100]	; 0x64
   38004:	ldr	r6, [sp, #120]	; 0x78
   38008:	ldr	r7, [sp, #104]	; 0x68
   3800c:	b	328e8 <fputs@plt+0x21534>
   38010:	mov	sl, r0
   38014:	str	r9, [sp, #136]	; 0x88
   38018:	b	37d18 <fputs@plt+0x26964>
   3801c:	str	r9, [sp, #136]	; 0x88
   38020:	b	38210 <fputs@plt+0x26e5c>
   38024:	ldr	r9, [sp, #92]	; 0x5c
   38028:	ldr	r8, [sp, #100]	; 0x64
   3802c:	ldr	r6, [sp, #120]	; 0x78
   38030:	ldr	r7, [sp, #104]	; 0x68
   38034:	b	383fc <fputs@plt+0x27048>
   38038:	mov	sl, r0
   3803c:	ldr	r5, [sp, #128]	; 0x80
   38040:	b	38104 <fputs@plt+0x26d50>
   38044:	mov	sl, r0
   38048:	str	r9, [sp, #136]	; 0x88
   3804c:	ldr	r8, [sp, #100]	; 0x64
   38050:	ldr	r9, [sp, #92]	; 0x5c
   38054:	ldr	r6, [sp, #120]	; 0x78
   38058:	ldr	r7, [sp, #104]	; 0x68
   3805c:	ldr	r5, [sp, #128]	; 0x80
   38060:	b	328e8 <fputs@plt+0x21534>
   38064:	ldr	r5, [sp, #128]	; 0x80
   38068:	str	r0, [r5, #80]	; 0x50
   3806c:	ldr	r0, [sp, #132]	; 0x84
   38070:	sub	r0, r7, r0
   38074:	asr	r0, r0, #2
   38078:	movw	r1, #52429	; 0xcccd
   3807c:	movt	r1, #52428	; 0xcccc
   38080:	mul	r4, r0, r1
   38084:	ldr	r0, [r7, #8]
   38088:	str	r4, [r5, #76]	; 0x4c
   3808c:	strb	r0, [r5, #86]	; 0x56
   38090:	ldrb	r0, [r7, #3]
   38094:	cmp	r0, #0
   38098:	beq	38380 <fputs@plt+0x26fcc>
   3809c:	movw	r1, #4664	; 0x1238
   380a0:	movt	r1, #8
   380a4:	add	r0, r1, r0, lsl #2
   380a8:	ldr	r2, [r0, #-4]
   380ac:	ldr	r3, [r7, #16]
   380b0:	cmp	r3, #0
   380b4:	beq	38384 <fputs@plt+0x26fd0>
   380b8:	movw	r1, #19673	; 0x4cd9
   380bc:	movt	r1, #8
   380c0:	mov	r0, r5
   380c4:	bl	30bb0 <fputs@plt+0x1f7fc>
   380c8:	b	384ac <fputs@plt+0x270f8>
   380cc:	str	r2, [sp, #124]	; 0x7c
   380d0:	str	r0, [r5, #80]	; 0x50
   380d4:	sub	r0, r7, r1
   380d8:	asr	r0, r0, #2
   380dc:	movw	r1, #52429	; 0xcccd
   380e0:	movt	r1, #52428	; 0xcccc
   380e4:	mul	r0, r0, r1
   380e8:	ldr	r1, [r7, #8]
   380ec:	str	r0, [r5, #76]	; 0x4c
   380f0:	strb	r1, [r5, #86]	; 0x56
   380f4:	b	384cc <fputs@plt+0x27118>
   380f8:	mov	sl, r0
   380fc:	ldr	r5, [sp, #128]	; 0x80
   38100:	ldr	r9, [sp, #92]	; 0x5c
   38104:	ldr	r8, [sp, #100]	; 0x64
   38108:	ldr	r7, [sp, #104]	; 0x68
   3810c:	b	328e8 <fputs@plt+0x21534>
   38110:	ldr	r6, [sp, #128]	; 0x80
   38114:	ldr	r1, [r6, #44]	; 0x2c
   38118:	ldr	r5, [sp, #120]	; 0x78
   3811c:	mov	r0, r5
   38120:	bl	13cb4 <fputs@plt+0x2900>
   38124:	movw	r1, #20033	; 0x4e41
   38128:	movt	r1, #8
   3812c:	mov	r0, r5
   38130:	bl	1945c <fputs@plt+0x80a8>
   38134:	str	r0, [r6, #44]	; 0x2c
   38138:	ldr	r1, [r7, #4]
   3813c:	ldr	r0, [r5, #16]
   38140:	add	r0, r0, r1, lsl #4
   38144:	ldr	r0, [r0, #12]
   38148:	ldr	r0, [r0]
   3814c:	cmp	r0, r4
   38150:	movne	r0, r5
   38154:	blne	396b8 <fputs@plt+0x28304>
   38158:	ldr	r1, [sp, #128]	; 0x80
   3815c:	ldrb	r0, [r1, #87]	; 0x57
   38160:	orr	r0, r0, #1
   38164:	strb	r0, [r1, #87]	; 0x57
   38168:	mov	sl, #17
   3816c:	b	38320 <fputs@plt+0x26f6c>
   38170:	str	r9, [sp, #136]	; 0x88
   38174:	b	383f0 <fputs@plt+0x2703c>
   38178:	ldr	r9, [sp, #92]	; 0x5c
   3817c:	ldr	r8, [sp, #100]	; 0x64
   38180:	ldr	r6, [sp, #120]	; 0x78
   38184:	mov	r7, sl
   38188:	b	383fc <fputs@plt+0x27048>
   3818c:	mov	sl, r0
   38190:	str	r8, [sp, #124]	; 0x7c
   38194:	b	37d18 <fputs@plt+0x26964>
   38198:	str	r0, [sp, #124]	; 0x7c
   3819c:	b	37d18 <fputs@plt+0x26964>
   381a0:	str	r9, [sp, #136]	; 0x88
   381a4:	ldr	r9, [sp, #92]	; 0x5c
   381a8:	ldr	r8, [sp, #100]	; 0x64
   381ac:	ldr	r6, [sp, #120]	; 0x78
   381b0:	b	383cc <fputs@plt+0x27018>
   381b4:	str	r9, [sp, #136]	; 0x88
   381b8:	ldr	r9, [sp, #92]	; 0x5c
   381bc:	b	383b0 <fputs@plt+0x26ffc>
   381c0:	mov	r0, #2
   381c4:	ldr	r5, [sp, #128]	; 0x80
   381c8:	strb	r0, [r5, #86]	; 0x56
   381cc:	mov	sl, #6
   381d0:	b	37cd8 <fputs@plt+0x26924>
   381d4:	str	r9, [sp, #136]	; 0x88
   381d8:	mov	r0, r6
   381dc:	bl	178e8 <fputs@plt+0x6534>
   381e0:	ldr	r5, [sp, #128]	; 0x80
   381e4:	b	382a8 <fputs@plt+0x26ef4>
   381e8:	mov	sl, r0
   381ec:	str	r9, [sp, #136]	; 0x88
   381f0:	mov	r0, r4
   381f4:	bl	18684 <fputs@plt+0x72d0>
   381f8:	mov	r2, r0
   381fc:	movw	r1, #17688	; 0x4518
   38200:	movt	r1, #8
   38204:	ldr	r5, [sp, #128]	; 0x80
   38208:	mov	r0, r5
   3820c:	bl	30bb0 <fputs@plt+0x1f7fc>
   38210:	ldr	r9, [sp, #92]	; 0x5c
   38214:	ldr	r8, [sp, #100]	; 0x64
   38218:	ldr	r6, [sp, #120]	; 0x78
   3821c:	b	328e8 <fputs@plt+0x21534>
   38220:	str	r9, [sp, #136]	; 0x88
   38224:	b	37d18 <fputs@plt+0x26964>
   38228:	str	r9, [sp, #136]	; 0x88
   3822c:	cmp	r1, #2
   38230:	ldr	r5, [sp, #128]	; 0x80
   38234:	ldr	r6, [sp, #120]	; 0x78
   38238:	beq	38534 <fputs@plt+0x27180>
   3823c:	cmp	r1, #10
   38240:	ldr	r9, [sp, #92]	; 0x5c
   38244:	ldr	r8, [sp, #100]	; 0x64
   38248:	mov	r7, sl
   3824c:	beq	38544 <fputs@plt+0x27190>
   38250:	cmp	r1, #13
   38254:	beq	383cc <fputs@plt+0x27018>
   38258:	b	329c0 <fputs@plt+0x2160c>
   3825c:	str	r6, [sp, #136]	; 0x88
   38260:	ldr	r9, [sp, #92]	; 0x5c
   38264:	ldr	r8, [sp, #100]	; 0x64
   38268:	b	38054 <fputs@plt+0x26ca0>
   3826c:	mov	sl, r0
   38270:	ldr	r9, [sp, #92]	; 0x5c
   38274:	ldr	r5, [sp, #128]	; 0x80
   38278:	b	328e8 <fputs@plt+0x21534>
   3827c:	str	r0, [sp, #124]	; 0x7c
   38280:	ldr	r9, [sp, #92]	; 0x5c
   38284:	ldr	r6, [sp, #120]	; 0x78
   38288:	ldr	r5, [sp, #128]	; 0x80
   3828c:	b	37cdc <fputs@plt+0x26928>
   38290:	str	r9, [sp, #136]	; 0x88
   38294:	mov	r0, r6
   38298:	bl	178e8 <fputs@plt+0x6534>
   3829c:	cmp	sl, #7
   382a0:	ldr	r5, [sp, #128]	; 0x80
   382a4:	bne	37cd8 <fputs@plt+0x26924>
   382a8:	ldr	r9, [sp, #92]	; 0x5c
   382ac:	ldr	r8, [sp, #100]	; 0x64
   382b0:	b	32850 <fputs@plt+0x2149c>
   382b4:	movw	r1, #20158	; 0x4ebe
   382b8:	movt	r1, #8
   382bc:	ldr	r4, [sp, #128]	; 0x80
   382c0:	mov	r0, r4
   382c4:	bl	30bb0 <fputs@plt+0x1f7fc>
   382c8:	mov	sl, #1
   382cc:	ldr	r8, [sp, #100]	; 0x64
   382d0:	mov	r6, r5
   382d4:	mov	r5, r4
   382d8:	b	328e8 <fputs@plt+0x21534>
   382dc:	mov	sl, r0
   382e0:	str	r9, [sp, #136]	; 0x88
   382e4:	uxtb	r0, r0
   382e8:	cmp	r0, #6
   382ec:	bne	37d18 <fputs@plt+0x26964>
   382f0:	ldr	r2, [r7, #16]
   382f4:	movw	r1, #20259	; 0x4f23
   382f8:	movt	r1, #8
   382fc:	ldr	r5, [sp, #128]	; 0x80
   38300:	mov	r0, r5
   38304:	bl	30bb0 <fputs@plt+0x1f7fc>
   38308:	b	37cd8 <fputs@plt+0x26924>
   3830c:	ldr	r5, [sp, #128]	; 0x80
   38310:	ldr	r9, [sp, #92]	; 0x5c
   38314:	b	383c0 <fputs@plt+0x2700c>
   38318:	mov	sl, #8
   3831c:	ldr	r8, [sp, #124]	; 0x7c
   38320:	str	r8, [sp, #124]	; 0x7c
   38324:	ldr	r9, [sp, #92]	; 0x5c
   38328:	ldr	r8, [sp, #100]	; 0x64
   3832c:	ldr	r6, [sp, #120]	; 0x78
   38330:	ldr	r5, [sp, #128]	; 0x80
   38334:	b	328e8 <fputs@plt+0x21534>
   38338:	str	r8, [sp, #124]	; 0x7c
   3833c:	ldr	r0, [sp, #132]	; 0x84
   38340:	sub	r0, r7, r0
   38344:	asr	r0, r0, #2
   38348:	movw	r1, #52429	; 0xcccd
   3834c:	movt	r1, #52428	; 0xcccc
   38350:	mul	r0, r0, r1
   38354:	ldr	r5, [sp, #128]	; 0x80
   38358:	str	r0, [r5, #76]	; 0x4c
   3835c:	str	sl, [r5, #80]	; 0x50
   38360:	b	37f34 <fputs@plt+0x26b80>
   38364:	ldr	r2, [sp, #124]	; 0x7c
   38368:	ldr	r6, [sp, #120]	; 0x78
   3836c:	ldr	r7, [sp, #104]	; 0x68
   38370:	str	r2, [sp, #124]	; 0x7c
   38374:	b	37d18 <fputs@plt+0x26964>
   38378:	ldr	r5, [sp, #128]	; 0x80
   3837c:	b	383b0 <fputs@plt+0x26ffc>
   38380:	mov	r2, #0
   38384:	ldr	r3, [r7, #16]
   38388:	cmp	r3, #0
   3838c:	beq	3849c <fputs@plt+0x270e8>
   38390:	movw	r1, #17688	; 0x4518
   38394:	movt	r1, #8
   38398:	mov	r0, r5
   3839c:	mov	r2, r3
   383a0:	b	384a8 <fputs@plt+0x270f4>
   383a4:	mov	sl, r0
   383a8:	b	38410 <fputs@plt+0x2705c>
   383ac:	str	r0, [sp, #124]	; 0x7c
   383b0:	ldr	r8, [sp, #100]	; 0x64
   383b4:	ldr	r6, [sp, #120]	; 0x78
   383b8:	b	32850 <fputs@plt+0x2149c>
   383bc:	ldr	r5, [sp, #128]	; 0x80
   383c0:	ldr	r8, [sp, #100]	; 0x64
   383c4:	ldr	r6, [sp, #120]	; 0x78
   383c8:	ldr	r7, [sp, #104]	; 0x68
   383cc:	movw	r1, #16890	; 0x41fa
   383d0:	movt	r1, #8
   383d4:	mov	r0, r5
   383d8:	bl	30bb0 <fputs@plt+0x1f7fc>
   383dc:	mov	sl, #18
   383e0:	b	328e8 <fputs@plt+0x21534>
   383e4:	ldr	r1, [r5, #28]
   383e8:	ldr	r0, [sp, #144]	; 0x90
   383ec:	blx	r1
   383f0:	ldr	r9, [sp, #92]	; 0x5c
   383f4:	ldr	r8, [sp, #100]	; 0x64
   383f8:	ldr	r6, [sp, #120]	; 0x78
   383fc:	ldr	r5, [sp, #128]	; 0x80
   38400:	b	32850 <fputs@plt+0x2149c>
   38404:	ldr	r5, [sp, #128]	; 0x80
   38408:	b	37efc <fputs@plt+0x26b48>
   3840c:	mov	sl, #13
   38410:	ldr	r2, [sp, #124]	; 0x7c
   38414:	ldr	r6, [sp, #120]	; 0x78
   38418:	str	r2, [sp, #124]	; 0x7c
   3841c:	b	37d18 <fputs@plt+0x26964>
   38420:	ldr	r0, [r5, #92]	; 0x5c
   38424:	add	r0, r0, #1
   38428:	str	r0, [r5, #92]	; 0x5c
   3842c:	b	328e8 <fputs@plt+0x21534>
   38430:	movw	r1, #19719	; 0x4d07
   38434:	movt	r1, #8
   38438:	ldr	r5, [sp, #128]	; 0x80
   3843c:	mov	r0, r5
   38440:	bl	30bb0 <fputs@plt+0x1f7fc>
   38444:	mov	sl, #5
   38448:	ldr	r9, [sp, #92]	; 0x5c
   3844c:	b	328e8 <fputs@plt+0x21534>
   38450:	mov	sl, r0
   38454:	ldr	r9, [sp, #92]	; 0x5c
   38458:	b	38058 <fputs@plt+0x26ca4>
   3845c:	movw	r0, #20247	; 0x4f17
   38460:	movt	r0, #8
   38464:	movw	r2, #20252	; 0x4f1c
   38468:	movt	r2, #8
   3846c:	cmp	r5, #5
   38470:	moveq	r2, r0
   38474:	movw	r1, #20195	; 0x4ee3
   38478:	movt	r1, #8
   3847c:	ldr	r5, [sp, #128]	; 0x80
   38480:	mov	r0, r5
   38484:	bl	30bb0 <fputs@plt+0x1f7fc>
   38488:	mov	sl, #1
   3848c:	ldr	r9, [sp, #92]	; 0x5c
   38490:	mov	r6, r4
   38494:	ldr	r7, [sp, #104]	; 0x68
   38498:	b	328e8 <fputs@plt+0x21534>
   3849c:	movw	r1, #19698	; 0x4cf2
   384a0:	movt	r1, #8
   384a4:	mov	r0, r5
   384a8:	bl	30bb0 <fputs@plt+0x1f7fc>
   384ac:	ldr	r0, [r7, #4]
   384b0:	ldr	r1, [r5, #44]	; 0x2c
   384b4:	ldr	r3, [r5, #168]	; 0xa8
   384b8:	str	r1, [sp]
   384bc:	movw	r1, #19649	; 0x4cc1
   384c0:	movt	r1, #8
   384c4:	mov	r2, r4
   384c8:	bl	158e8 <fputs@plt+0x4534>
   384cc:	mov	r0, r5
   384d0:	bl	2f6f4 <fputs@plt+0x1e340>
   384d4:	cmp	r0, #5
   384d8:	ldr	r8, [sp, #100]	; 0x64
   384dc:	bne	384ec <fputs@plt+0x27138>
   384e0:	mov	sl, #5
   384e4:	str	sl, [r5, #80]	; 0x50
   384e8:	b	329a4 <fputs@plt+0x215f0>
   384ec:	ldr	r0, [r5, #80]	; 0x50
   384f0:	mov	sl, #1
   384f4:	cmp	r0, #0
   384f8:	movweq	sl, #101	; 0x65
   384fc:	b	329a4 <fputs@plt+0x215f0>
   38500:	str	r6, [sp, #124]	; 0x7c
   38504:	movw	r1, #19792	; 0x4d50
   38508:	movt	r1, #8
   3850c:	ldr	r5, [sp, #128]	; 0x80
   38510:	mov	r0, r5
   38514:	bl	30bb0 <fputs@plt+0x1f7fc>
   38518:	mov	sl, #5
   3851c:	b	37ffc <fputs@plt+0x26c48>
   38520:	str	r9, [sp, #136]	; 0x88
   38524:	mov	sl, #20
   38528:	b	38324 <fputs@plt+0x26f70>
   3852c:	ldr	r5, [sp, #128]	; 0x80
   38530:	b	381b8 <fputs@plt+0x26e04>
   38534:	ldr	r9, [sp, #92]	; 0x5c
   38538:	ldr	r8, [sp, #100]	; 0x64
   3853c:	mov	r7, sl
   38540:	b	32850 <fputs@plt+0x2149c>
   38544:	ldr	sl, [sp, #112]	; 0x70
   38548:	b	328e8 <fputs@plt+0x21534>
   3854c:	cmp	r0, #5
   38550:	moveq	r0, #2
   38554:	strb	r0, [r5, #86]	; 0x56
   38558:	b	328e8 <fputs@plt+0x21534>
   3855c:	mov	sl, r0
   38560:	b	38288 <fputs@plt+0x26ed4>
   38564:	ldr	r5, [sp, #128]	; 0x80
   38568:	b	38210 <fputs@plt+0x26e5c>
   3856c:	ldr	r9, [sp, #92]	; 0x5c
   38570:	ldr	r8, [sp, #100]	; 0x64
   38574:	mov	sl, r0
   38578:	b	329a4 <fputs@plt+0x215f0>
   3857c:	ldr	r0, [sp, #132]	; 0x84
   38580:	ldr	r1, [sp, #104]	; 0x68
   38584:	sub	r0, r1, r0
   38588:	asr	r0, r0, #2
   3858c:	movw	r1, #52429	; 0xcccd
   38590:	movt	r1, #52428	; 0xcccc
   38594:	mul	r0, r0, r1
   38598:	str	r0, [r5, #76]	; 0x4c
   3859c:	mov	r0, #0
   385a0:	strb	r0, [r6, #67]	; 0x43
   385a4:	mov	sl, #5
   385a8:	b	3835c <fputs@plt+0x26fa8>
   385ac:	push	{r4, r5, r6, r7, fp, lr}
   385b0:	add	fp, sp, #16
   385b4:	mov	r4, r0
   385b8:	ldr	r0, [r0, #20]
   385bc:	mov	r5, #0
   385c0:	cmp	r0, #1
   385c4:	blt	3863c <fputs@plt+0x27288>
   385c8:	mov	r7, #0
   385cc:	ldr	r0, [r4, #16]
   385d0:	add	r0, r0, r7, lsl #4
   385d4:	ldr	r6, [r0, #4]
   385d8:	cmp	r6, #0
   385dc:	beq	3862c <fputs@plt+0x27278>
   385e0:	mov	r0, r6
   385e4:	bl	16f30 <fputs@plt+0x5b7c>
   385e8:	mov	r0, r6
   385ec:	bl	13a0c <fputs@plt+0x2658>
   385f0:	bl	46424 <fputs@plt+0x35070>
   385f4:	cmp	r5, #0
   385f8:	bne	3862c <fputs@plt+0x27278>
   385fc:	mov	r3, r0
   38600:	cmp	r0, #1
   38604:	blt	3862c <fputs@plt+0x27278>
   38608:	ldr	r6, [r4, #220]	; 0xdc
   3860c:	cmp	r6, #0
   38610:	beq	3862c <fputs@plt+0x27278>
   38614:	ldr	r1, [r4, #16]
   38618:	ldr	r0, [r4, #224]	; 0xe0
   3861c:	ldr	r2, [r1, r7, lsl #4]
   38620:	mov	r1, r4
   38624:	blx	r6
   38628:	mov	r5, r0
   3862c:	ldr	r0, [r4, #20]
   38630:	add	r7, r7, #1
   38634:	cmp	r7, r0
   38638:	blt	385cc <fputs@plt+0x27218>
   3863c:	mov	r0, r5
   38640:	pop	{r4, r5, r6, r7, fp, pc}
   38644:	movw	r1, #4016	; 0xfb0
   38648:	movt	r1, #8
   3864c:	ldr	r0, [r1, r0, lsl #2]
   38650:	bx	lr
   38654:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38658:	add	fp, sp, #28
   3865c:	sub	sp, sp, #36	; 0x24
   38660:	mov	r3, r2
   38664:	mov	r8, r1
   38668:	mov	r5, r0
   3866c:	mov	r0, #0
   38670:	str	r0, [sp]
   38674:	add	r0, sp, #8
   38678:	mov	r1, #0
   3867c:	mov	r2, r8
   38680:	bl	143f0 <fputs@plt+0x303c>
   38684:	ldrsb	r0, [r5, #1]
   38688:	add	r0, r0, #19
   3868c:	cmp	r0, #15
   38690:	bhi	387d0 <fputs@plt+0x2741c>
   38694:	add	r1, pc, #0
   38698:	ldr	pc, [r1, r0, lsl #2]
   3869c:	ldrdeq	r8, [r3], -ip
   386a0:	ldrdeq	r8, [r3], -ip
   386a4:	ldrdeq	r8, [r3], -r0
   386a8:	ldrdeq	r8, [r3], -r0
   386ac:	strdeq	r8, [r3], -r0
   386b0:	andeq	r8, r3, ip, asr #14
   386b4:	andeq	r8, r3, r4, ror #14
   386b8:	andeq	r8, r3, ip, ror r7
   386bc:	ldrdeq	r8, [r3], -r0
   386c0:	muleq	r3, r8, r7
   386c4:	ldrdeq	r8, [r3], -r0
   386c8:	andeq	r8, r3, r8, ror #15
   386cc:	ldrdeq	r8, [r3], -r0
   386d0:	andeq	r8, r3, r4, lsr #16
   386d4:	andeq	r8, r3, ip, ror #17
   386d8:			; <UNDEFINED> instruction: 0x000387b4
   386dc:	add	r0, sp, #8
   386e0:	movw	r1, #23433	; 0x5b89
   386e4:	movt	r1, #8
   386e8:	bl	38928 <fputs@plt+0x27574>
   386ec:	b	38908 <fputs@plt+0x27554>
   386f0:	ldr	r0, [r5, #16]
   386f4:	ldr	r1, [r0]
   386f8:	cmp	r1, #2
   386fc:	blt	3872c <fputs@plt+0x27378>
   38700:	sub	r6, r1, #1
   38704:	add	r7, r0, #4
   38708:	add	r4, sp, #8
   3870c:	movw	r5, #19618	; 0x4ca2
   38710:	movt	r5, #8
   38714:	ldr	r2, [r7], #4
   38718:	mov	r0, r4
   3871c:	mov	r1, r5
   38720:	bl	38928 <fputs@plt+0x27574>
   38724:	subs	r6, r6, #1
   38728:	bne	38714 <fputs@plt+0x27360>
   3872c:	mov	r0, #91	; 0x5b
   38730:	strb	r0, [r8]
   38734:	add	r0, sp, #8
   38738:	movw	r1, #22574	; 0x582e
   3873c:	movt	r1, #8
   38740:	mov	r2, #1
   38744:	bl	2057c <fputs@plt+0xf1c8>
   38748:	b	38908 <fputs@plt+0x27554>
   3874c:	ldr	r2, [r5, #16]
   38750:	add	r0, sp, #8
   38754:	movw	r1, #23490	; 0x5bc2
   38758:	movt	r1, #8
   3875c:	bl	38928 <fputs@plt+0x27574>
   38760:	b	38908 <fputs@plt+0x27554>
   38764:	ldr	r0, [r5, #16]
   38768:	ldrd	r2, [r0]
   3876c:	add	r0, sp, #8
   38770:	movw	r1, #22633	; 0x5869
   38774:	movt	r1, #8
   38778:	b	38904 <fputs@plt+0x27550>
   3877c:	ldr	r0, [r5, #16]
   38780:	vldr	d16, [r0]
   38784:	vmov	r2, r3, d16
   38788:	add	r0, sp, #8
   3878c:	movw	r1, #19597	; 0x4c8d
   38790:	movt	r1, #8
   38794:	b	38904 <fputs@plt+0x27550>
   38798:	ldr	r0, [r5, #16]
   3879c:	ldr	r2, [r0, #8]
   387a0:	add	r0, sp, #8
   387a4:	movw	r1, #19610	; 0x4c9a
   387a8:	movt	r1, #8
   387ac:	bl	38928 <fputs@plt+0x27574>
   387b0:	b	38908 <fputs@plt+0x27554>
   387b4:	ldr	r0, [r5, #16]
   387b8:	ldr	r2, [r0]
   387bc:	add	r0, sp, #8
   387c0:	movw	r1, #19582	; 0x4c7e
   387c4:	movt	r1, #8
   387c8:	bl	38928 <fputs@plt+0x27574>
   387cc:	b	38908 <fputs@plt+0x27554>
   387d0:	ldr	r5, [r5, #16]
   387d4:	cmp	r5, #0
   387d8:	bne	3890c <fputs@plt+0x27558>
   387dc:	mov	r0, #0
   387e0:	strb	r0, [r8]
   387e4:	b	38908 <fputs@plt+0x27554>
   387e8:	ldr	r0, [r5, #16]
   387ec:	ldrh	r1, [r0, #8]
   387f0:	tst	r1, #2
   387f4:	bne	38920 <fputs@plt+0x2756c>
   387f8:	tst	r1, #4
   387fc:	bne	38768 <fputs@plt+0x273b4>
   38800:	tst	r1, #8
   38804:	bne	38780 <fputs@plt+0x273cc>
   38808:	movw	r0, #19603	; 0x4c93
   3880c:	movt	r0, #8
   38810:	movw	r5, #29964	; 0x750c
   38814:	movt	r5, #8
   38818:	tst	r1, #1
   3881c:	moveq	r5, r0
   38820:	b	3890c <fputs@plt+0x27558>
   38824:	str	r8, [sp, #4]
   38828:	ldr	r5, [r5, #16]
   3882c:	ldrh	r2, [r5, #6]
   38830:	add	r0, sp, #8
   38834:	movw	r1, #19562	; 0x4c6a
   38838:	movt	r1, #8
   3883c:	bl	38928 <fputs@plt+0x27574>
   38840:	ldrh	r0, [r5, #6]
   38844:	cmp	r0, #0
   38848:	beq	388d0 <fputs@plt+0x2751c>
   3884c:	add	r6, r5, #20
   38850:	mov	r8, #0
   38854:	movw	r9, #58763	; 0xe58b
   38858:	movt	r9, #7
   3885c:	add	sl, sp, #8
   38860:	movw	r7, #19574	; 0x4c76
   38864:	movt	r7, #8
   38868:	ldr	r0, [r6, r8, lsl #2]
   3886c:	cmp	r0, #0
   38870:	mov	r4, r9
   38874:	ldrne	r4, [r0]
   38878:	mov	r0, r4
   3887c:	movw	r1, #19567	; 0x4c6f
   38880:	movt	r1, #8
   38884:	bl	11390 <strcmp@plt>
   38888:	cmp	r0, #0
   3888c:	movw	r0, #31074	; 0x7962
   38890:	movt	r0, #8
   38894:	moveq	r4, r0
   38898:	ldr	r0, [r5, #16]
   3889c:	ldrb	r0, [r0, r8]
   388a0:	cmp	r0, #0
   388a4:	movw	r2, #19580	; 0x4c7c
   388a8:	movt	r2, #8
   388ac:	moveq	r2, r9
   388b0:	mov	r0, sl
   388b4:	mov	r1, r7
   388b8:	mov	r3, r4
   388bc:	bl	38928 <fputs@plt+0x27574>
   388c0:	add	r8, r8, #1
   388c4:	ldrh	r0, [r5, #6]
   388c8:	cmp	r8, r0
   388cc:	bcc	38868 <fputs@plt+0x274b4>
   388d0:	add	r0, sp, #8
   388d4:	movw	r1, #25628	; 0x641c
   388d8:	movt	r1, #8
   388dc:	mov	r2, #1
   388e0:	bl	2057c <fputs@plt+0xf1c8>
   388e4:	ldr	r5, [sp, #4]
   388e8:	b	3890c <fputs@plt+0x27558>
   388ec:	ldr	r0, [r5, #16]
   388f0:	ldrsb	r3, [r0]
   388f4:	ldr	r2, [r0, #20]
   388f8:	add	r0, sp, #8
   388fc:	movw	r1, #19590	; 0x4c86
   38900:	movt	r1, #8
   38904:	bl	38928 <fputs@plt+0x27574>
   38908:	mov	r5, r8
   3890c:	add	r0, sp, #8
   38910:	bl	15770 <fputs@plt+0x43bc>
   38914:	mov	r0, r5
   38918:	sub	sp, fp, #28
   3891c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38920:	ldr	r5, [r0, #16]
   38924:	b	3890c <fputs@plt+0x27558>
   38928:	sub	sp, sp, #8
   3892c:	push	{fp, lr}
   38930:	mov	fp, sp
   38934:	sub	sp, sp, #8
   38938:	str	r3, [fp, #12]
   3893c:	str	r2, [fp, #8]
   38940:	add	r2, fp, #8
   38944:	str	r2, [sp, #4]
   38948:	bl	14418 <fputs@plt+0x3064>
   3894c:	mov	sp, fp
   38950:	pop	{fp, lr}
   38954:	add	sp, sp, #8
   38958:	bx	lr
   3895c:	ldr	r0, [r0, #8]
   38960:	ldr	r1, [r1, #8]
   38964:	add	r1, r1, r1, lsl #2
   38968:	add	r0, r0, r1, lsl #3
   3896c:	mov	r1, r0
   38970:	ldrh	r2, [r1, #8]!
   38974:	movw	r3, #9312	; 0x2460
   38978:	tst	r2, r3
   3897c:	moveq	r2, #4
   38980:	strheq	r2, [r1]
   38984:	bxeq	lr
   38988:	b	3c7b8 <fputs@plt+0x2b404>
   3898c:	ldrh	r2, [r0, #8]
   38990:	tst	r2, #18
   38994:	moveq	r0, #0
   38998:	bxeq	lr
   3899c:	ldr	r1, [r0, #12]
   389a0:	tst	r2, #16384	; 0x4000
   389a4:	ldrne	r2, [r0]
   389a8:	addne	r1, r2, r1
   389ac:	ldr	r0, [r0, #32]
   389b0:	ldr	r2, [r0, #92]	; 0x5c
   389b4:	mov	r0, #0
   389b8:	cmp	r1, r2
   389bc:	movwgt	r0, #1
   389c0:	bx	lr
   389c4:	ldrh	ip, [r0, #8]
   389c8:	movw	r3, #9312	; 0x2460
   389cc:	tst	ip, r3
   389d0:	beq	389d8 <fputs@plt+0x27624>
   389d4:	b	3c7d8 <fputs@plt+0x2b424>
   389d8:	push	{fp, lr}
   389dc:	mov	fp, sp
   389e0:	mov	ip, #9
   389e4:	mov	lr, r1
   389e8:	vld1.64	{d16-d17}, [lr], ip
   389ec:	mov	r3, r0
   389f0:	vst1.64	{d16-d17}, [r3]!
   389f4:	ldr	r1, [r1, #16]
   389f8:	str	r1, [r3]
   389fc:	ldrb	r1, [lr]
   38a00:	tst	r1, #8
   38a04:	pop	{fp, lr}
   38a08:	bxne	lr
   38a0c:	ldrh	r1, [r0, #8]
   38a10:	movw	r3, #58367	; 0xe3ff
   38a14:	and	r1, r1, r3
   38a18:	orr	r1, r1, r2
   38a1c:	strh	r1, [r0, #8]
   38a20:	bx	lr
   38a24:	push	{r4, r5, fp, lr}
   38a28:	add	fp, sp, #8
   38a2c:	mov	r4, r1
   38a30:	mov	r5, r0
   38a34:	bl	18570 <fputs@plt+0x71bc>
   38a38:	add	r0, r4, #16
   38a3c:	vld1.64	{d16-d17}, [r0]
   38a40:	add	r0, r5, #16
   38a44:	mov	r1, #24
   38a48:	mov	r2, r4
   38a4c:	vld1.64	{d18-d19}, [r2], r1
   38a50:	vldr	d20, [r4, #32]
   38a54:	vst1.64	{d16-d17}, [r0]
   38a58:	mov	r0, #32
   38a5c:	vst1.64	{d18-d19}, [r5], r0
   38a60:	vstr	d20, [r5]
   38a64:	mov	r0, #1
   38a68:	strh	r0, [r4, #8]
   38a6c:	mov	r0, #0
   38a70:	str	r0, [r2]
   38a74:	pop	{r4, r5, fp, pc}
   38a78:	mov	r1, r0
   38a7c:	ldrh	r2, [r0, #8]
   38a80:	ands	r0, r2, #12
   38a84:	bxne	lr
   38a88:	tst	r2, #18
   38a8c:	beq	38a98 <fputs@plt+0x276e4>
   38a90:	mov	r0, r1
   38a94:	b	3c804 <fputs@plt+0x2b450>
   38a98:	mov	r0, #0
   38a9c:	bx	lr
   38aa0:	push	{r4, r5, r6, r7, fp, lr}
   38aa4:	add	fp, sp, #16
   38aa8:	ldr	r6, [r0]
   38aac:	ldr	r5, [r0, #4]
   38ab0:	cmp	r3, #0
   38ab4:	blt	38ae8 <fputs@plt+0x27734>
   38ab8:	subs	r1, r6, #1
   38abc:	sbcs	r1, r5, #0
   38ac0:	blt	38b10 <fputs@plt+0x2775c>
   38ac4:	mvn	r1, #-2147483648	; 0x80000000
   38ac8:	sub	ip, r1, r5
   38acc:	mvn	lr, r6
   38ad0:	mov	r1, #1
   38ad4:	subs	r4, lr, r2
   38ad8:	sbcs	r4, ip, r3
   38adc:	bge	38b10 <fputs@plt+0x2775c>
   38ae0:	mov	r0, r1
   38ae4:	pop	{r4, r5, r6, r7, fp, pc}
   38ae8:	cmn	r5, #1
   38aec:	bgt	38b10 <fputs@plt+0x2775c>
   38af0:	rsbs	lr, r6, #1
   38af4:	rsc	ip, r5, #-2147483648	; 0x80000000
   38af8:	adds	r4, r2, #1
   38afc:	adc	r7, r3, #0
   38b00:	mov	r1, #1
   38b04:	subs	r4, r4, lr
   38b08:	sbcs	r7, r7, ip
   38b0c:	blt	38ae0 <fputs@plt+0x2772c>
   38b10:	adds	r2, r6, r2
   38b14:	adc	r3, r5, r3
   38b18:	strd	r2, [r0]
   38b1c:	mov	r1, #0
   38b20:	mov	r0, r1
   38b24:	pop	{r4, r5, r6, r7, fp, pc}
   38b28:	eor	r1, r3, #-2147483648	; 0x80000000
   38b2c:	orrs	r1, r2, r1
   38b30:	bne	38b54 <fputs@plt+0x277a0>
   38b34:	push	{fp, lr}
   38b38:	mov	fp, sp
   38b3c:	ldr	lr, [r0, #4]
   38b40:	mov	ip, #1
   38b44:	cmn	lr, #1
   38b48:	ble	38b60 <fputs@plt+0x277ac>
   38b4c:	mov	r0, ip
   38b50:	pop	{fp, pc}
   38b54:	rsbs	r2, r2, #0
   38b58:	rsc	r3, r3, #0
   38b5c:	b	38aa0 <fputs@plt+0x276ec>
   38b60:	ldr	r1, [r0]
   38b64:	subs	r2, r1, r2
   38b68:	sbc	r3, lr, r3
   38b6c:	strd	r2, [r0]
   38b70:	mov	ip, #0
   38b74:	mov	r0, ip
   38b78:	pop	{fp, pc}
   38b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38b80:	add	fp, sp, #28
   38b84:	sub	sp, sp, #20
   38b88:	mov	sl, r0
   38b8c:	subs	r6, r2, #1
   38b90:	adc	ip, r3, #0
   38b94:	adds	r0, r2, r3, asr #31
   38b98:	adc	r5, r3, #0
   38b9c:	sub	r0, r3, r5
   38ba0:	str	r0, [sp, #4]
   38ba4:	ldm	sl, {r0, r9}
   38ba8:	adds	r7, r0, r9, asr #31
   38bac:	adc	r7, r9, #0
   38bb0:	sub	r8, r9, r7
   38bb4:	subs	r1, r0, #1
   38bb8:	adc	lr, r9, #0
   38bbc:	mvn	r4, #1
   38bc0:	subs	r1, r4, r1
   38bc4:	rscs	r1, lr, #1
   38bc8:	bcc	38bec <fputs@plt+0x27838>
   38bcc:	subs	r1, r4, r6
   38bd0:	rscs	r1, ip, #1
   38bd4:	bcc	38c14 <fputs@plt+0x27860>
   38bd8:	umull	r4, r1, r0, r2
   38bdc:	mla	r0, r0, r3, r1
   38be0:	mla	r5, r9, r2, r0
   38be4:	strd	r4, [sl]
   38be8:	b	38c78 <fputs@plt+0x278c4>
   38bec:	mov	r5, #1
   38bf0:	subs	r1, r4, r6
   38bf4:	rscs	r1, ip, #1
   38bf8:	bcc	38c7c <fputs@plt+0x278c8>
   38bfc:	asr	r1, r7, #31
   38c00:	umull	r3, r6, r7, r2
   38c04:	ldr	r5, [sp, #4]
   38c08:	mla	r7, r7, r5, r6
   38c0c:	mla	r1, r1, r2, r7
   38c10:	b	38c24 <fputs@plt+0x27870>
   38c14:	asr	r1, r5, #31
   38c18:	umull	r3, r7, r0, r5
   38c1c:	mla	r1, r0, r1, r7
   38c20:	mla	r1, r8, r5, r1
   38c24:	str	r3, [sp, #8]
   38c28:	str	r1, [sp, #12]
   38c2c:	adds	r7, r3, #-2147483648	; 0x80000000
   38c30:	adcs	r1, r1, #0
   38c34:	mov	r5, #1
   38c38:	bne	38c7c <fputs@plt+0x278c8>
   38c3c:	str	r3, [sp, #12]
   38c40:	mov	r1, #0
   38c44:	str	r1, [sp, #8]
   38c48:	umull	ip, r1, r0, r2
   38c4c:	ldr	r3, [sp, #4]
   38c50:	mla	r0, r0, r3, r1
   38c54:	mla	r3, r8, r2, r0
   38c58:	add	r0, sp, #8
   38c5c:	mov	r2, ip
   38c60:	bl	38aa0 <fputs@plt+0x276ec>
   38c64:	cmp	r0, #0
   38c68:	bne	38c7c <fputs@plt+0x278c8>
   38c6c:	ldr	r0, [sp, #8]
   38c70:	ldr	r1, [sp, #12]
   38c74:	strd	r0, [sl]
   38c78:	mov	r5, #0
   38c7c:	mov	r0, r5
   38c80:	sub	sp, fp, #28
   38c84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38c88:	push	{r4, r6, r7, sl, fp, lr}
   38c8c:	add	fp, sp, #16
   38c90:	vpush	{d8}
   38c94:	mov	r4, r0
   38c98:	vldr	d8, [r0]
   38c9c:	vorr	d0, d8, d8
   38ca0:	bl	32088 <fputs@plt+0x20cd4>
   38ca4:	mov	r6, r0
   38ca8:	mov	r7, r1
   38cac:	bl	7d9f8 <fputs@plt+0x6c644>
   38cb0:	adds	r2, r6, #1
   38cb4:	adc	r3, r7, #-2147483648	; 0x80000000
   38cb8:	subs	r2, r2, #2
   38cbc:	sbcs	r2, r3, #0
   38cc0:	bcc	38ce4 <fputs@plt+0x27930>
   38cc4:	vmov	d16, r0, r1
   38cc8:	vcmp.f64	d8, d16
   38ccc:	vmrs	APSR_nzcv, fpscr
   38cd0:	strdeq	r6, [r4]
   38cd4:	ldrheq	r0, [r4, #8]
   38cd8:	andeq	r0, r0, #15872	; 0x3e00
   38cdc:	orreq	r0, r0, #4
   38ce0:	strheq	r0, [r4, #8]
   38ce4:	vpop	{d8}
   38ce8:	pop	{r4, r6, r7, sl, fp, pc}
   38cec:	push	{r4, sl, fp, lr}
   38cf0:	add	fp, sp, #8
   38cf4:	mov	r4, r0
   38cf8:	bl	18788 <fputs@plt+0x73d4>
   38cfc:	strd	r0, [r4]
   38d00:	ldrh	r0, [r4, #8]
   38d04:	and	r0, r0, #15872	; 0x3e00
   38d08:	orr	r0, r0, #4
   38d0c:	strh	r0, [r4, #8]
   38d10:	pop	{r4, sl, fp, pc}
   38d14:	push	{r4, sl, fp, lr}
   38d18:	add	fp, sp, #8
   38d1c:	mov	r4, r0
   38d20:	cmp	r1, #67	; 0x43
   38d24:	bcc	38d54 <fputs@plt+0x279a0>
   38d28:	ldrh	r0, [r4, #8]
   38d2c:	tst	r0, #4
   38d30:	bne	38d90 <fputs@plt+0x279dc>
   38d34:	tst	r0, #8
   38d38:	bne	38d94 <fputs@plt+0x279e0>
   38d3c:	tst	r0, #2
   38d40:	beq	38d90 <fputs@plt+0x279dc>
   38d44:	mov	r0, r4
   38d48:	mov	r1, #1
   38d4c:	pop	{r4, sl, fp, lr}
   38d50:	b	1a188 <fputs@plt+0x8dd4>
   38d54:	cmp	r1, #66	; 0x42
   38d58:	popne	{r4, sl, fp, pc}
   38d5c:	ldrh	r0, [r4, #8]
   38d60:	tst	r0, #2
   38d64:	bne	38d80 <fputs@plt+0x279cc>
   38d68:	ands	r0, r0, #12
   38d6c:	beq	38d80 <fputs@plt+0x279cc>
   38d70:	mov	r0, r4
   38d74:	mov	r1, r2
   38d78:	mov	r2, #1
   38d7c:	bl	31314 <fputs@plt+0x1ff60>
   38d80:	ldrh	r0, [r4, #8]
   38d84:	movw	r1, #65523	; 0xfff3
   38d88:	and	r0, r0, r1
   38d8c:	strh	r0, [r4, #8]
   38d90:	pop	{r4, sl, fp, pc}
   38d94:	mov	r0, r4
   38d98:	pop	{r4, sl, fp, lr}
   38d9c:	b	38c88 <fputs@plt+0x278d4>
   38da0:	push	{r4, sl, fp, lr}
   38da4:	add	fp, sp, #8
   38da8:	mov	r4, r0
   38dac:	bl	186fc <fputs@plt+0x7348>
   38db0:	vstr	d0, [r4]
   38db4:	ldrh	r0, [r4, #8]
   38db8:	and	r0, r0, #15872	; 0x3e00
   38dbc:	orr	r0, r0, #8
   38dc0:	strh	r0, [r4, #8]
   38dc4:	pop	{r4, sl, fp, pc}
   38dc8:	push	{r4, sl, fp, lr}
   38dcc:	add	fp, sp, #8
   38dd0:	mov	r4, r0
   38dd4:	ldrh	r0, [r0, #8]
   38dd8:	tst	r0, #1
   38ddc:	popne	{r4, sl, fp, pc}
   38de0:	sub	r1, r1, #65	; 0x41
   38de4:	cmp	r1, #4
   38de8:	bhi	38e3c <fputs@plt+0x27a88>
   38dec:	add	r3, pc, #0
   38df0:	ldr	pc, [r3, r1, lsl #2]
   38df4:	andeq	r8, r3, r8, lsl #28
   38df8:	andeq	r8, r3, ip, lsr lr
   38dfc:	andeq	r8, r3, r4, ror #28
   38e00:	andeq	r8, r3, r0, lsr lr
   38e04:	andeq	r8, r3, r0, ror lr
   38e08:	tst	r0, #16
   38e0c:	bne	38e7c <fputs@plt+0x27ac8>
   38e10:	mov	r0, r4
   38e14:	mov	r1, #66	; 0x42
   38e18:	bl	3c858 <fputs@plt+0x2b4a4>
   38e1c:	ldrh	r0, [r4, #8]
   38e20:	and	r0, r0, #15872	; 0x3e00
   38e24:	orr	r0, r0, #16
   38e28:	strh	r0, [r4, #8]
   38e2c:	pop	{r4, sl, fp, pc}
   38e30:	mov	r0, r4
   38e34:	pop	{r4, sl, fp, lr}
   38e38:	b	38cec <fputs@plt+0x27938>
   38e3c:	mov	r1, #2
   38e40:	and	r1, r1, r0, lsr #3
   38e44:	orr	r0, r1, r0
   38e48:	strh	r0, [r4, #8]
   38e4c:	mov	r0, r4
   38e50:	mov	r1, #66	; 0x42
   38e54:	bl	3c858 <fputs@plt+0x2b4a4>
   38e58:	ldrh	r0, [r4, #8]
   38e5c:	movw	r1, #49123	; 0xbfe3
   38e60:	b	38e80 <fputs@plt+0x27acc>
   38e64:	mov	r0, r4
   38e68:	pop	{r4, sl, fp, lr}
   38e6c:	b	3c85c <fputs@plt+0x2b4a8>
   38e70:	mov	r0, r4
   38e74:	pop	{r4, sl, fp, lr}
   38e78:	b	38da0 <fputs@plt+0x279ec>
   38e7c:	movw	r1, #32272	; 0x7e10
   38e80:	and	r0, r0, r1
   38e84:	strh	r0, [r4, #8]
   38e88:	pop	{r4, sl, fp, pc}
   38e8c:	push	{r4, sl, fp, lr}
   38e90:	add	fp, sp, #8
   38e94:	ldrh	r4, [r0, #8]
   38e98:	ldrh	lr, [r1, #8]
   38e9c:	orr	r3, lr, r4
   38ea0:	tst	r3, #1
   38ea4:	bne	38f00 <fputs@plt+0x27b4c>
   38ea8:	tst	r3, #12
   38eac:	beq	38f14 <fputs@plt+0x27b60>
   38eb0:	and	r2, lr, r4
   38eb4:	tst	r2, #4
   38eb8:	bne	38f24 <fputs@plt+0x27b70>
   38ebc:	tst	r2, #8
   38ec0:	bne	38f80 <fputs@plt+0x27bcc>
   38ec4:	tst	r4, #4
   38ec8:	bne	38fa8 <fputs@plt+0x27bf4>
   38ecc:	mov	ip, #1
   38ed0:	tst	r4, #8
   38ed4:	mvnne	ip, #0
   38ed8:	tstne	lr, #4
   38edc:	beq	38f0c <fputs@plt+0x27b58>
   38ee0:	ldrd	r2, [r1]
   38ee4:	vldr	d0, [r0]
   38ee8:	mov	r0, r2
   38eec:	mov	r1, r3
   38ef0:	bl	3c8e0 <fputs@plt+0x2b52c>
   38ef4:	rsb	ip, r0, #0
   38ef8:	mov	r0, ip
   38efc:	pop	{r4, sl, fp, pc}
   38f00:	and	r0, r4, #1
   38f04:	and	r1, lr, #1
   38f08:	sub	ip, r1, r0
   38f0c:	mov	r0, ip
   38f10:	pop	{r4, sl, fp, pc}
   38f14:	tst	r3, #2
   38f18:	bne	38f58 <fputs@plt+0x27ba4>
   38f1c:	pop	{r4, sl, fp, lr}
   38f20:	b	3cad4 <fputs@plt+0x2b720>
   38f24:	ldr	r2, [r1]
   38f28:	ldr	r1, [r1, #4]
   38f2c:	ldm	r0, {r0, r3}
   38f30:	mvn	ip, #0
   38f34:	subs	r4, r0, r2
   38f38:	sbcs	r4, r3, r1
   38f3c:	blt	38f0c <fputs@plt+0x27b58>
   38f40:	mov	ip, #0
   38f44:	subs	r0, r2, r0
   38f48:	sbcs	r0, r1, r3
   38f4c:	movwlt	ip, #1
   38f50:	mov	r0, ip
   38f54:	pop	{r4, sl, fp, pc}
   38f58:	mov	ip, #1
   38f5c:	tst	r4, #2
   38f60:	mvnne	ip, #0
   38f64:	tstne	lr, #2
   38f68:	beq	38f0c <fputs@plt+0x27b58>
   38f6c:	cmp	r2, #0
   38f70:	beq	38f1c <fputs@plt+0x27b68>
   38f74:	mov	r3, #0
   38f78:	pop	{r4, sl, fp, lr}
   38f7c:	b	3c9a8 <fputs@plt+0x2b5f4>
   38f80:	mvn	ip, #0
   38f84:	vldr	d16, [r1]
   38f88:	vldr	d17, [r0]
   38f8c:	vcmpe.f64	d17, d16
   38f90:	vmrs	APSR_nzcv, fpscr
   38f94:	bmi	38f0c <fputs@plt+0x27b58>
   38f98:	mov	ip, #0
   38f9c:	movwgt	ip, #1
   38fa0:	mov	r0, ip
   38fa4:	pop	{r4, sl, fp, pc}
   38fa8:	mvn	ip, #0
   38fac:	tst	lr, #8
   38fb0:	beq	38f0c <fputs@plt+0x27b58>
   38fb4:	vldr	d0, [r1]
   38fb8:	ldrd	r0, [r0]
   38fbc:	pop	{r4, sl, fp, lr}
   38fc0:	b	3c8e0 <fputs@plt+0x2b52c>
   38fc4:	push	{r4, sl, fp, lr}
   38fc8:	add	fp, sp, #8
   38fcc:	ldr	r4, [r0]
   38fd0:	ldrb	r2, [r4]
   38fd4:	cmp	r2, #0
   38fd8:	beq	38fe4 <fputs@plt+0x27c30>
   38fdc:	mov	r0, #0
   38fe0:	pop	{r4, sl, fp, pc}
   38fe4:	ldrb	r2, [r4, #3]
   38fe8:	cmp	r2, #0
   38fec:	beq	39028 <fputs@plt+0x27c74>
   38ff0:	ldr	r2, [r4, #52]	; 0x34
   38ff4:	cmp	r2, #0
   38ff8:	beq	39044 <fputs@plt+0x27c90>
   38ffc:	ldr	r3, [r1]
   39000:	add	r2, r2, r3, lsl #2
   39004:	ldr	r2, [r2, #4]
   39008:	cmp	r2, #1
   3900c:	blt	39044 <fputs@plt+0x27c90>
   39010:	ldr	r3, [r4, #48]	; 0x30
   39014:	str	r3, [r0]
   39018:	sub	r0, r2, #1
   3901c:	str	r0, [r1]
   39020:	mov	r0, #0
   39024:	pop	{r4, sl, fp, pc}
   39028:	ldr	r0, [r4, #16]
   3902c:	bl	3cb78 <fputs@plt+0x2b7c4>
   39030:	cmp	r0, #0
   39034:	beq	38fdc <fputs@plt+0x27c28>
   39038:	mov	r0, r4
   3903c:	pop	{r4, sl, fp, lr}
   39040:	b	3cb88 <fputs@plt+0x2b7d4>
   39044:	mov	r0, r4
   39048:	pop	{r4, sl, fp, lr}
   3904c:	b	3cb08 <fputs@plt+0x2b754>
   39050:	b	3cdac <fputs@plt+0x2b9f8>
   39054:	push	{r4, r5, fp, lr}
   39058:	add	fp, sp, #8
   3905c:	mov	r4, r1
   39060:	mov	r5, r0
   39064:	bl	2db84 <fputs@plt+0x1c7d0>
   39068:	ldr	r0, [r5, #28]
   3906c:	str	r0, [r4]
   39070:	pop	{r4, r5, fp, pc}
   39074:	b	3cdac <fputs@plt+0x2b9f8>
   39078:	push	{r4, sl, fp, lr}
   3907c:	add	fp, sp, #8
   39080:	sub	sp, sp, #8
   39084:	mov	r4, r1
   39088:	ldrb	r2, [r0]
   3908c:	ldrb	r1, [r0, #1]
   39090:	tst	r1, #128	; 0x80
   39094:	bne	390b0 <fputs@plt+0x27cfc>
   39098:	and	r0, r2, #127	; 0x7f
   3909c:	orr	r0, r1, r0, lsl #7
   390a0:	str	r0, [r4]
   390a4:	mov	r0, #2
   390a8:	sub	sp, fp, #8
   390ac:	pop	{r4, sl, fp, pc}
   390b0:	ldrb	r3, [r0, #2]
   390b4:	tst	r3, #128	; 0x80
   390b8:	bne	390e4 <fputs@plt+0x27d30>
   390bc:	orr	r0, r3, r2, lsl #14
   390c0:	movw	r2, #49279	; 0xc07f
   390c4:	movt	r2, #31
   390c8:	and	r0, r0, r2
   390cc:	and	r1, r1, #127	; 0x7f
   390d0:	orr	r0, r0, r1, lsl #7
   390d4:	str	r0, [r4]
   390d8:	mov	r0, #3
   390dc:	sub	sp, fp, #8
   390e0:	pop	{r4, sl, fp, pc}
   390e4:	mov	r1, sp
   390e8:	bl	281dc <fputs@plt+0x16e28>
   390ec:	ldm	sp, {r1, ip}
   390f0:	mvn	r3, #0
   390f4:	subs	r2, r1, r3
   390f8:	sbcs	r2, ip, #0
   390fc:	movcc	r3, r1
   39100:	str	r3, [r4]
   39104:	sub	sp, fp, #8
   39108:	pop	{r4, sl, fp, pc}
   3910c:	push	{r4, r5, r6, r7, fp, lr}
   39110:	add	fp, sp, #16
   39114:	sub	sp, sp, #8
   39118:	mov	r5, r3
   3911c:	mov	r4, r2
   39120:	mov	r6, r1
   39124:	mov	r7, r0
   39128:	mov	r0, #0
   3912c:	str	r0, [sp, #4]
   39130:	add	r1, sp, #4
   39134:	mov	r0, r7
   39138:	cmp	r3, #0
   3913c:	beq	39148 <fputs@plt+0x27d94>
   39140:	bl	39050 <fputs@plt+0x27c9c>
   39144:	b	3914c <fputs@plt+0x27d98>
   39148:	bl	39074 <fputs@plt+0x27cc0>
   3914c:	ldr	r1, [fp, #8]
   39150:	add	r2, r4, r6
   39154:	ldr	r3, [sp, #4]
   39158:	cmp	r2, r3
   3915c:	bls	39180 <fputs@plt+0x27dcc>
   39160:	str	r1, [sp]
   39164:	mov	r0, r7
   39168:	mov	r1, r6
   3916c:	mov	r2, r4
   39170:	mov	r3, r5
   39174:	bl	3cddc <fputs@plt+0x2ba28>
   39178:	sub	sp, fp, #16
   3917c:	pop	{r4, r5, r6, r7, fp, pc}
   39180:	movw	r2, #4112	; 0x1010
   39184:	strh	r2, [r1, #8]
   39188:	add	r0, r0, r6
   3918c:	str	r4, [r1, #12]
   39190:	str	r0, [r1, #16]
   39194:	mov	r0, #0
   39198:	sub	sp, fp, #16
   3919c:	pop	{r4, r5, r6, r7, fp, pc}
   391a0:	movw	r1, #4698	; 0x125a
   391a4:	movt	r1, #8
   391a8:	ldrb	r0, [r1, r0]
   391ac:	bx	lr
   391b0:	cmp	r0, #128	; 0x80
   391b4:	movwcc	r1, #4698	; 0x125a
   391b8:	movtcc	r1, #8
   391bc:	ldrbcc	r0, [r1, r0]
   391c0:	bxcc	lr
   391c4:	sub	r0, r0, #12
   391c8:	lsr	r0, r0, #1
   391cc:	bx	lr
   391d0:	cmp	r1, #11
   391d4:	bhi	39324 <fputs@plt+0x27f70>
   391d8:	add	r3, pc, #0
   391dc:	ldr	pc, [r3, r1, lsl #2]
   391e0:	andeq	r9, r3, r0, lsl r2
   391e4:	andeq	r9, r3, ip, asr r2
   391e8:	andeq	r9, r3, ip, ror r2
   391ec:	andeq	r9, r3, r4, lsr #5
   391f0:	ldrdeq	r9, [r3], -r8
   391f4:	strdeq	r9, [r3], -r8
   391f8:	andeq	r9, r3, r4, lsr #4
   391fc:	andeq	r9, r3, r4, lsr #4
   39200:	andeq	r9, r3, r0, asr #4
   39204:	andeq	r9, r3, r0, asr #4
   39208:	andeq	r9, r3, r0, lsl r2
   3920c:	andeq	r9, r3, r0, lsl r2
   39210:	mov	r0, #1
   39214:	strh	r0, [r2, #8]
   39218:	mov	r3, #0
   3921c:	mov	r0, r3
   39220:	bx	lr
   39224:	push	{fp, lr}
   39228:	mov	fp, sp
   3922c:	bl	3ce8c <fputs@plt+0x2bad8>
   39230:	mov	r3, #8
   39234:	pop	{fp, lr}
   39238:	mov	r0, r3
   3923c:	bx	lr
   39240:	mov	r3, #0
   39244:	mov	r0, #4
   39248:	strh	r0, [r2, #8]
   3924c:	sub	r0, r1, #8
   39250:	stm	r2, {r0, r3}
   39254:	mov	r0, r3
   39258:	bx	lr
   3925c:	ldrsb	r0, [r0]
   39260:	mov	r1, #4
   39264:	strh	r1, [r2, #8]
   39268:	asr	r1, r0, #31
   3926c:	strd	r0, [r2]
   39270:	mov	r3, #1
   39274:	mov	r0, r3
   39278:	bx	lr
   3927c:	ldrb	r1, [r0, #1]
   39280:	ldrsb	r0, [r0]
   39284:	mov	r3, #4
   39288:	strh	r3, [r2, #8]
   3928c:	orr	r0, r1, r0, lsl #8
   39290:	asr	r1, r0, #31
   39294:	strd	r0, [r2]
   39298:	mov	r3, #2
   3929c:	mov	r0, r3
   392a0:	bx	lr
   392a4:	ldrsb	ip, [r0]
   392a8:	ldrb	r3, [r0, #1]
   392ac:	ldrb	r0, [r0, #2]
   392b0:	mov	r1, #4
   392b4:	strh	r1, [r2, #8]
   392b8:	lsl	r1, r3, #8
   392bc:	orr	r1, r1, ip, lsl #16
   392c0:	orr	r0, r1, r0
   392c4:	asr	r1, r0, #31
   392c8:	strd	r0, [r2]
   392cc:	mov	r3, #3
   392d0:	mov	r0, r3
   392d4:	bx	lr
   392d8:	ldr	r0, [r0]
   392dc:	mov	r3, #4
   392e0:	strh	r3, [r2, #8]
   392e4:	rev	r0, r0
   392e8:	asr	r1, r0, #31
   392ec:	strd	r0, [r2]
   392f0:	mov	r0, r3
   392f4:	bx	lr
   392f8:	ldr	ip, [r0, #2]
   392fc:	ldrb	r3, [r0, #1]
   39300:	ldrsb	r0, [r0]
   39304:	mov	r1, #4
   39308:	strh	r1, [r2, #8]
   3930c:	orr	r1, r3, r0, lsl #8
   39310:	rev	r0, ip
   39314:	strd	r0, [r2]
   39318:	mov	r3, #6
   3931c:	mov	r0, r3
   39320:	bx	lr
   39324:	sub	r3, r1, #12
   39328:	lsr	r3, r3, #1
   3932c:	str	r3, [r2, #12]
   39330:	str	r0, [r2, #16]
   39334:	and	r0, r1, #1
   39338:	movw	r1, #34436	; 0x8684
   3933c:	movt	r1, #8
   39340:	add	r0, r1, r0, lsl #1
   39344:	ldrh	r0, [r0]
   39348:	strh	r0, [r2, #8]
   3934c:	mov	r0, r3
   39350:	bx	lr
   39354:	push	{r4, r5, fp, lr}
   39358:	add	fp, sp, #8
   3935c:	ldrh	r3, [r0, #8]
   39360:	tst	r3, #1
   39364:	movne	r0, #0
   39368:	strne	r0, [r2]
   3936c:	popne	{r4, r5, fp, pc}
   39370:	tst	r3, #4
   39374:	bne	393b0 <fputs@plt+0x27ffc>
   39378:	tst	r3, #8
   3937c:	movne	r0, #8
   39380:	strne	r0, [r2]
   39384:	movne	r0, #7
   39388:	popne	{r4, r5, fp, pc}
   3938c:	ldr	r1, [r0, #12]
   39390:	tst	r3, #16384	; 0x4000
   39394:	ldrne	r0, [r0]
   39398:	addne	r1, r0, r1
   3939c:	str	r1, [r2]
   393a0:	add	r0, r1, #6
   393a4:	ubfx	r1, r3, #1, #1
   393a8:	orr	r0, r1, r0, lsl #1
   393ac:	pop	{r4, r5, fp, pc}
   393b0:	ldrd	r4, [r0]
   393b4:	eor	r3, r5, r5, asr #31
   393b8:	eor	ip, r4, r5, asr #31
   393bc:	rsbs	r0, ip, #127	; 0x7f
   393c0:	rscs	r0, r3, #0
   393c4:	bcc	393f4 <fputs@plt+0x28040>
   393c8:	cmp	r1, #4
   393cc:	blt	393e8 <fputs@plt+0x28034>
   393d0:	rsbs	r0, r4, #1
   393d4:	rscs	r0, r5, #0
   393d8:	movcs	r0, #0
   393dc:	strcs	r0, [r2]
   393e0:	addcs	r0, ip, #8
   393e4:	popcs	{r4, r5, fp, pc}
   393e8:	mov	r0, #1
   393ec:	str	r0, [r2]
   393f0:	pop	{r4, r5, fp, pc}
   393f4:	lsr	r0, ip, #15
   393f8:	orr	r0, r0, r3, lsl #17
   393fc:	orr	r0, r0, r3, lsr #15
   39400:	cmp	r0, #0
   39404:	moveq	r0, #2
   39408:	streq	r0, [r2]
   3940c:	popeq	{r4, r5, fp, pc}
   39410:	lsr	r0, ip, #23
   39414:	orr	r0, r0, r3, lsl #9
   39418:	orr	r0, r0, r3, lsr #23
   3941c:	cmp	r0, #0
   39420:	moveq	r0, #3
   39424:	streq	r0, [r2]
   39428:	popeq	{r4, r5, fp, pc}
   3942c:	mvn	r0, #-2147483648	; 0x80000000
   39430:	subs	r0, r0, ip
   39434:	rscs	r0, r3, #0
   39438:	movcs	r0, #4
   3943c:	strcs	r0, [r2]
   39440:	popcs	{r4, r5, fp, pc}
   39444:	mov	r0, #0
   39448:	cmp	r0, r3, lsr #15
   3944c:	moveq	r0, #6
   39450:	streq	r0, [r2]
   39454:	moveq	r0, #5
   39458:	popeq	{r4, r5, fp, pc}
   3945c:	mov	r0, #8
   39460:	str	r0, [r2]
   39464:	mov	r0, #6
   39468:	pop	{r4, r5, fp, pc}
   3946c:	mov	r2, #0
   39470:	lsr	r0, r0, #7
   39474:	orr	r0, r0, r1, lsl #25
   39478:	orr	r3, r0, r1, lsr #7
   3947c:	add	r2, r2, #1
   39480:	lsr	r1, r1, #7
   39484:	cmp	r3, #0
   39488:	bne	39470 <fputs@plt+0x280bc>
   3948c:	mov	r0, r2
   39490:	bx	lr
   39494:	rsbs	r1, r2, #127	; 0x7f
   39498:	rscs	r1, r3, #0
   3949c:	andcs	r1, r2, #127	; 0x7f
   394a0:	strbcs	r1, [r0]
   394a4:	movcs	r0, #1
   394a8:	bxcs	lr
   394ac:	lsr	r1, r2, #14
   394b0:	orr	r1, r1, r3, lsl #18
   394b4:	orr	r1, r1, r3, lsr #14
   394b8:	cmp	r1, #0
   394bc:	bne	394dc <fputs@plt+0x28128>
   394c0:	and	r1, r2, #127	; 0x7f
   394c4:	strb	r1, [r0, #1]
   394c8:	mov	r1, #128	; 0x80
   394cc:	orr	r1, r1, r2, lsr #7
   394d0:	strb	r1, [r0]
   394d4:	mov	r0, #2
   394d8:	bx	lr
   394dc:	b	3ced4 <fputs@plt+0x2bb20>
   394e0:	push	{r4, sl, fp, lr}
   394e4:	add	fp, sp, #8
   394e8:	mov	r3, r0
   394ec:	sub	r0, r2, #1
   394f0:	cmp	r0, #6
   394f4:	bhi	39530 <fputs@plt+0x2817c>
   394f8:	movw	r0, #4698	; 0x125a
   394fc:	movt	r0, #8
   39500:	ldrb	r0, [r0, r2]
   39504:	rsb	r2, r0, #0
   39508:	sub	r3, r3, #1
   3950c:	ldr	r4, [r1]
   39510:	ldr	r1, [r1, #4]
   39514:	strb	r4, [r3, -r2]
   39518:	lsr	r4, r4, #8
   3951c:	orr	r4, r4, r1, lsl #24
   39520:	adds	r2, r2, #1
   39524:	lsr	r1, r1, #8
   39528:	bne	39514 <fputs@plt+0x28160>
   3952c:	b	3955c <fputs@plt+0x281a8>
   39530:	mov	r0, #0
   39534:	cmp	r2, #12
   39538:	bcc	3955c <fputs@plt+0x281a8>
   3953c:	ldr	r4, [r1, #12]
   39540:	cmp	r4, #0
   39544:	popeq	{r4, sl, fp, pc}
   39548:	ldr	r1, [r1, #16]
   3954c:	mov	r0, r3
   39550:	mov	r2, r4
   39554:	bl	1121c <memcpy@plt>
   39558:	mov	r0, r4
   3955c:	pop	{r4, sl, fp, pc}
   39560:	push	{r4, r5, r6, r7, fp, lr}
   39564:	add	fp, sp, #16
   39568:	mov	r4, r1
   3956c:	mov	r5, r0
   39570:	ldr	r0, [r0, #52]	; 0x34
   39574:	cmp	r0, #0
   39578:	beq	39684 <fputs@plt+0x282d0>
   3957c:	mov	r0, r5
   39580:	bl	3cf88 <fputs@plt+0x2bbd4>
   39584:	cmp	r0, #0
   39588:	popne	{r4, r5, r6, r7, fp, pc}
   3958c:	mov	r6, #0
   39590:	mov	r7, #0
   39594:	ldrsb	r0, [r5, #68]	; 0x44
   39598:	add	r0, r5, r0, lsl #2
   3959c:	ldr	r0, [r0, #120]	; 0x78
   395a0:	ldrb	r1, [r0, #4]
   395a4:	cmp	r1, #0
   395a8:	beq	395f8 <fputs@plt+0x28244>
   395ac:	ldrh	r0, [r0, #18]
   395b0:	adds	r6, r6, r0
   395b4:	adc	r7, r7, #0
   395b8:	ldrb	r0, [r5, #68]	; 0x44
   395bc:	cmp	r0, #0
   395c0:	beq	39674 <fputs@plt+0x282c0>
   395c4:	mov	r0, r5
   395c8:	bl	3d108 <fputs@plt+0x2bd54>
   395cc:	ldrsb	r0, [r5, #68]	; 0x44
   395d0:	add	r1, r5, r0, lsl #1
   395d4:	ldrh	r2, [r1, #80]!	; 0x50
   395d8:	add	r0, r5, r0, lsl #2
   395dc:	ldr	r0, [r0, #120]	; 0x78
   395e0:	ldrh	r3, [r0, #18]
   395e4:	cmp	r2, r3
   395e8:	bcs	395b8 <fputs@plt+0x28204>
   395ec:	add	r2, r2, #1
   395f0:	strh	r2, [r1]
   395f4:	b	39610 <fputs@plt+0x2825c>
   395f8:	ldrb	r1, [r0, #2]
   395fc:	cmp	r1, #0
   39600:	bne	39610 <fputs@plt+0x2825c>
   39604:	ldrh	r1, [r0, #18]
   39608:	adds	r6, r6, r1
   3960c:	adc	r7, r7, #0
   39610:	ldrsb	r1, [r5, #68]	; 0x44
   39614:	add	r1, r5, r1, lsl #1
   39618:	ldrh	r2, [r1, #80]	; 0x50
   3961c:	ldr	r1, [r0, #56]	; 0x38
   39620:	ldrh	r3, [r0, #18]
   39624:	cmp	r2, r3
   39628:	bne	3963c <fputs@plt+0x28288>
   3962c:	ldrb	r0, [r0, #5]
   39630:	add	r0, r1, r0
   39634:	add	r0, r0, #8
   39638:	b	39658 <fputs@plt+0x282a4>
   3963c:	ldr	r3, [r0, #64]	; 0x40
   39640:	ldrb	r2, [r3, r2, lsl #1]!
   39644:	ldrb	r3, [r3, #1]
   39648:	orr	r2, r3, r2, lsl #8
   3964c:	ldrh	r0, [r0, #20]
   39650:	and	r0, r2, r0
   39654:	add	r0, r1, r0
   39658:	bl	244dc <fputs@plt+0x13128>
   3965c:	mov	r1, r0
   39660:	mov	r0, r5
   39664:	bl	3d134 <fputs@plt+0x2bd80>
   39668:	cmp	r0, #0
   3966c:	beq	39594 <fputs@plt+0x281e0>
   39670:	pop	{r4, r5, r6, r7, fp, pc}
   39674:	strd	r6, [r4]
   39678:	mov	r0, r5
   3967c:	pop	{r4, r5, r6, r7, fp, lr}
   39680:	b	3cf88 <fputs@plt+0x2bbd4>
   39684:	mov	r0, #0
   39688:	str	r0, [r4]
   3968c:	str	r0, [r4, #4]
   39690:	pop	{r4, r5, r6, r7, fp, pc}
   39694:	push	{r4, r5, fp, lr}
   39698:	add	fp, sp, #8
   3969c:	mov	r4, r1
   396a0:	ldr	r5, [r0, #4]
   396a4:	bl	16f30 <fputs@plt+0x5b7c>
   396a8:	ldr	r0, [r5]
   396ac:	mov	r1, r4
   396b0:	pop	{r4, r5, fp, lr}
   396b4:	b	2bbfc <fputs@plt+0x1a848>
   396b8:	push	{r4, r5, fp, lr}
   396bc:	add	fp, sp, #8
   396c0:	mov	r5, r1
   396c4:	mov	r4, r0
   396c8:	ldr	r0, [r0, #16]
   396cc:	add	r0, r0, r1, lsl #4
   396d0:	ldr	r0, [r0, #12]
   396d4:	bl	3d2a8 <fputs@plt+0x2bef4>
   396d8:	cmp	r5, #1
   396dc:	popeq	{r4, r5, fp, pc}
   396e0:	ldr	r0, [r4, #16]
   396e4:	ldr	r0, [r0, #28]
   396e8:	pop	{r4, r5, fp, lr}
   396ec:	b	3d2a8 <fputs@plt+0x2bef4>
   396f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   396f4:	add	fp, sp, #28
   396f8:	sub	sp, sp, #4
   396fc:	mov	r8, r3
   39700:	mov	r5, r2
   39704:	mov	r7, r1
   39708:	mov	r6, r0
   3970c:	ldr	r9, [r0, #8]
   39710:	ldr	r2, [fp, #8]
   39714:	cmp	r1, #1
   39718:	ldrge	r0, [r6, #28]
   3971c:	subge	r0, r0, r7
   39720:	addge	r0, r0, r0, lsl #2
   39724:	addge	r9, r9, r0, lsl #3
   39728:	mov	r0, #288	; 0x120
   3972c:	mov	r1, #88	; 0x58
   39730:	add	sl, r1, r5, lsl #3
   39734:	cmp	r2, #0
   39738:	mov	r4, sl
   3973c:	addeq	r4, r0, r5, lsl #3
   39740:	ldr	r0, [r6, #56]	; 0x38
   39744:	ldr	r1, [r0, r7, lsl #2]
   39748:	cmp	r1, #0
   3974c:	beq	39764 <fputs@plt+0x283b0>
   39750:	mov	r0, r6
   39754:	bl	30654 <fputs@plt+0x1f2a0>
   39758:	ldr	r0, [r6, #56]	; 0x38
   3975c:	mov	r1, #0
   39760:	str	r1, [r0, r7, lsl #2]
   39764:	mov	r0, r9
   39768:	mov	r1, r4
   3976c:	bl	319d0 <fputs@plt+0x2061c>
   39770:	mov	r4, #0
   39774:	cmp	r0, #0
   39778:	bne	397fc <fputs@plt+0x28448>
   3977c:	ldr	r0, [r6, #56]	; 0x38
   39780:	ldr	r4, [r9, #16]
   39784:	vmov.i32	q8, #0	; 0x00000000
   39788:	str	r4, [r0, r7, lsl #2]
   3978c:	add	r0, r4, #64	; 0x40
   39790:	vst1.64	{d16-d17}, [r0]
   39794:	add	r0, r4, #48	; 0x30
   39798:	vst1.64	{d16-d17}, [r0]
   3979c:	add	r0, r4, #32
   397a0:	vst1.64	{d16-d17}, [r0]
   397a4:	add	r0, r4, #16
   397a8:	vst1.64	{d16-d17}, [r0]
   397ac:	mov	r0, #84	; 0x54
   397b0:	mov	r1, r4
   397b4:	vst1.64	{d16-d17}, [r1], r0
   397b8:	mov	r0, #0
   397bc:	str	r0, [r1]
   397c0:	ldr	r1, [fp, #8]
   397c4:	mov	r2, r1
   397c8:	strb	r1, [r4]
   397cc:	strb	r8, [r4, #1]
   397d0:	strh	r5, [r4, #12]
   397d4:	mov	r1, r4
   397d8:	str	r0, [r1, #80]!	; 0x50
   397dc:	add	r0, r1, r5, lsl #2
   397e0:	str	r0, [r4, #76]	; 0x4c
   397e4:	cmp	r2, #0
   397e8:	bne	397fc <fputs@plt+0x28448>
   397ec:	ldr	r0, [r9, #16]
   397f0:	add	r0, r0, sl
   397f4:	str	r0, [r4, #16]
   397f8:	bl	3d3d8 <fputs@plt+0x2c024>
   397fc:	mov	r0, r4
   39800:	sub	sp, fp, #28
   39804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39808:	cmp	r1, #0
   3980c:	ble	39844 <fputs@plt+0x28490>
   39810:	push	{r4, r5, r6, r7, fp, lr}
   39814:	add	fp, sp, #16
   39818:	mov	r4, r3
   3981c:	mov	r5, r2
   39820:	mov	r6, r1
   39824:	mov	r7, r0
   39828:	bl	16f30 <fputs@plt+0x5b7c>
   3982c:	mov	r0, r7
   39830:	mov	r1, r6
   39834:	mov	r2, r5
   39838:	mov	r3, r4
   3983c:	pop	{r4, r5, r6, r7, fp, lr}
   39840:	b	3d40c <fputs@plt+0x2c058>
   39844:	movw	r0, #59956	; 0xea34
   39848:	b	27378 <fputs@plt+0x15fc4>
   3984c:	strb	r1, [r0, #67]	; 0x43
   39850:	bx	lr
   39854:	push	{r4, r5, r6, sl, fp, lr}
   39858:	add	fp, sp, #16
   3985c:	mov	r4, r2
   39860:	mov	r5, r1
   39864:	mov	r6, r0
   39868:	bl	16f30 <fputs@plt+0x5b7c>
   3986c:	mov	r0, r6
   39870:	mov	r1, r5
   39874:	mov	r2, r4
   39878:	pop	{r4, r5, r6, sl, fp, lr}
   3987c:	b	3d53c <fputs@plt+0x2c188>
   39880:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   39884:	add	fp, sp, #24
   39888:	mov	r7, r2
   3988c:	mov	r6, r1
   39890:	mov	r9, r0
   39894:	ldr	r0, [r2, #24]
   39898:	ldrh	r4, [r0, #6]
   3989c:	mov	r0, #156	; 0x9c
   398a0:	add	r2, r0, r4, lsl #2
   398a4:	mov	r8, #0
   398a8:	mov	r0, r9
   398ac:	mov	r3, #0
   398b0:	bl	19680 <fputs@plt+0x82cc>
   398b4:	str	r0, [r7, #16]
   398b8:	cmp	r0, #0
   398bc:	moveq	r0, #7
   398c0:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   398c4:	mov	r5, r0
   398c8:	lsl	r2, r4, #2
   398cc:	add	r0, r0, #136	; 0x88
   398d0:	str	r0, [r5, #28]
   398d4:	ldr	r1, [r7, #24]
   398d8:	add	r2, r2, #20
   398dc:	bl	1121c <memcpy@plt>
   398e0:	str	r8, [r5, #148]	; 0x94
   398e4:	cmp	r6, #0
   398e8:	beq	39904 <fputs@plt+0x28550>
   398ec:	ldrh	r0, [r5, #142]	; 0x8e
   398f0:	strh	r6, [r5, #142]	; 0x8e
   398f4:	sub	r0, r0, r6
   398f8:	ldrh	r1, [r5, #144]	; 0x90
   398fc:	add	r0, r0, r1
   39900:	strh	r0, [r5, #144]	; 0x90
   39904:	ldr	r7, [r9, #16]
   39908:	ldr	r0, [r7, #4]
   3990c:	bl	172a4 <fputs@plt+0x5ef0>
   39910:	mov	r6, r0
   39914:	str	r0, [r5, #12]
   39918:	mov	r0, #1
   3991c:	strb	r0, [r5, #59]	; 0x3b
   39920:	mov	r0, #65280	; 0xff00
   39924:	strh	r0, [r5, #57]	; 0x39
   39928:	str	r9, [r5, #24]
   3992c:	str	r5, [r5, #72]	; 0x48
   39930:	mov	r0, r9
   39934:	bl	23dc0 <fputs@plt+0x12a0c>
   39938:	mov	r1, r0
   3993c:	mov	r0, #0
   39940:	cmp	r1, #0
   39944:	bne	399b0 <fputs@plt+0x285fc>
   39948:	movw	r1, #37176	; 0x9138
   3994c:	movt	r1, #9
   39950:	ldr	r2, [r1, #224]	; 0xe0
   39954:	mul	r3, r2, r6
   39958:	str	r3, [r5]
   3995c:	ldr	r3, [r7, #12]
   39960:	ldr	r3, [r3, #80]	; 0x50
   39964:	cmp	r3, r2
   39968:	movlt	r3, r2
   3996c:	smull	r3, r2, r3, r6
   39970:	subs	r7, r3, #536870912	; 0x20000000
   39974:	sbcs	r2, r2, #0
   39978:	movge	r3, #536870912	; 0x20000000
   3997c:	str	r3, [r5, #4]
   39980:	ldr	r1, [r1, #192]	; 0xc0
   39984:	cmp	r1, #0
   39988:	bne	399b0 <fputs@plt+0x285fc>
   3998c:	str	r6, [r5, #52]	; 0x34
   39990:	asr	r1, r6, #31
   39994:	mov	r0, r6
   39998:	bl	140d0 <fputs@plt+0x2d1c>
   3999c:	mov	r1, r0
   399a0:	str	r0, [r5, #40]	; 0x28
   399a4:	mov	r0, #0
   399a8:	cmp	r1, #0
   399ac:	movweq	r0, #7
   399b0:	ldrh	r1, [r5, #142]	; 0x8e
   399b4:	ldrh	r2, [r5, #144]	; 0x90
   399b8:	add	r1, r2, r1
   399bc:	cmp	r1, #12
   399c0:	bhi	399e0 <fputs@plt+0x2862c>
   399c4:	ldr	r1, [r5, #156]	; 0x9c
   399c8:	cmp	r1, #0
   399cc:	ldrne	r2, [r9, #8]
   399d0:	cmpne	r1, r2
   399d4:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   399d8:	mov	r1, #3
   399dc:	strb	r1, [r5, #60]	; 0x3c
   399e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   399e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   399e8:	add	fp, sp, #28
   399ec:	sub	sp, sp, #52	; 0x34
   399f0:	mov	sl, r3
   399f4:	mov	r4, r2
   399f8:	mov	r6, r1
   399fc:	mov	r9, r0
   39a00:	ldrb	r0, [r0, #66]	; 0x42
   39a04:	ldr	r8, [fp, #12]
   39a08:	cmp	r0, #1
   39a0c:	bne	39a24 <fputs@plt+0x28670>
   39a10:	ldrb	r0, [r9, #64]	; 0x40
   39a14:	tst	r0, #2
   39a18:	ldrbne	r1, [r9, #69]	; 0x45
   39a1c:	cmpne	r1, #0
   39a20:	bne	39a94 <fputs@plt+0x286e0>
   39a24:	cmp	r6, #0
   39a28:	str	r6, [sp, #28]
   39a2c:	beq	39a48 <fputs@plt+0x28694>
   39a30:	mov	r0, r6
   39a34:	bl	3d7f0 <fputs@plt+0x2c43c>
   39a38:	str	r0, [sp, #36]	; 0x24
   39a3c:	mov	r0, #0
   39a40:	strb	r0, [r6, #11]
   39a44:	b	39a50 <fputs@plt+0x2869c>
   39a48:	mov	r0, #0
   39a4c:	str	r0, [sp, #36]	; 0x24
   39a50:	mov	r0, r9
   39a54:	bl	3cf88 <fputs@plt+0x2bbd4>
   39a58:	mov	r5, r0
   39a5c:	cmp	r0, #0
   39a60:	bne	39e7c <fputs@plt+0x28ac8>
   39a64:	ldrb	r0, [r9, #66]	; 0x42
   39a68:	cmp	r0, #0
   39a6c:	beq	39acc <fputs@plt+0x28718>
   39a70:	ldr	r0, [fp, #8]
   39a74:	add	r1, r9, #16
   39a78:	str	r1, [sp, #20]
   39a7c:	rsb	r2, r0, #1
   39a80:	mov	r5, #0
   39a84:	str	r9, [sp, #24]
   39a88:	add	r0, sp, #8
   39a8c:	stm	r0, {r2, r4, sl}
   39a90:	b	39b38 <fputs@plt+0x28784>
   39a94:	ldr	r2, [r9, #16]
   39a98:	ldr	r1, [r9, #20]
   39a9c:	eor	r3, r1, sl
   39aa0:	eor	r7, r2, r4
   39aa4:	orrs	r3, r7, r3
   39aa8:	bne	39ab8 <fputs@plt+0x28704>
   39aac:	mov	r5, #0
   39ab0:	str	r5, [r8]
   39ab4:	b	39e7c <fputs@plt+0x28ac8>
   39ab8:	tst	r0, #8
   39abc:	beq	39a24 <fputs@plt+0x28670>
   39ac0:	subs	r0, r2, r4
   39ac4:	sbcs	r0, r1, sl
   39ac8:	bge	39a24 <fputs@plt+0x28670>
   39acc:	mvn	r0, #0
   39ad0:	str	r0, [r8]
   39ad4:	mov	r5, #0
   39ad8:	b	39e7c <fputs@plt+0x28ac8>
   39adc:	mvn	r7, #0
   39ae0:	b	39cb8 <fputs@plt+0x28904>
   39ae4:	ldr	r9, [sp, #24]
   39ae8:	ldrb	r2, [r9, #64]	; 0x40
   39aec:	orr	r2, r2, #2
   39af0:	strb	r2, [r9, #64]	; 0x40
   39af4:	ldr	r2, [sp, #20]
   39af8:	strd	r0, [r2]
   39afc:	ldrsb	r0, [r9, #68]	; 0x44
   39b00:	add	r0, r9, r0, lsl #1
   39b04:	strh	r8, [r0, #80]	; 0x50
   39b08:	ldrb	r0, [sl, #4]
   39b0c:	cmp	r0, #0
   39b10:	beq	39b30 <fputs@plt+0x2877c>
   39b14:	mov	r5, #0
   39b18:	ldr	r0, [fp, #12]
   39b1c:	str	r5, [r0]
   39b20:	mov	r0, #9
   39b24:	b	39df0 <fputs@plt+0x28a3c>
   39b28:	mov	r7, #1
   39b2c:	b	39cb8 <fputs@plt+0x28904>
   39b30:	mov	r4, r8
   39b34:	b	39cc8 <fputs@plt+0x28914>
   39b38:	ldrsb	r0, [r9, #68]	; 0x44
   39b3c:	add	r1, r9, r0, lsl #1
   39b40:	add	r0, r9, r0, lsl #2
   39b44:	ldr	sl, [r0, #120]	; 0x78
   39b48:	ldrh	r0, [sl, #18]
   39b4c:	sub	r6, r0, #1
   39b50:	asr	r8, r6, r2
   39b54:	strh	r8, [r1, #80]	; 0x50
   39b58:	ldr	r0, [sp, #36]	; 0x24
   39b5c:	mov	r4, #0
   39b60:	cmp	r0, #0
   39b64:	beq	39d00 <fputs@plt+0x2894c>
   39b68:	ldr	r9, [sp, #28]
   39b6c:	ldr	r5, [sp, #36]	; 0x24
   39b70:	b	39b7c <fputs@plt+0x287c8>
   39b74:	add	r0, r6, r4
   39b78:	asr	r8, r0, #1
   39b7c:	ldr	r0, [sl, #64]	; 0x40
   39b80:	ldr	r2, [sl, #68]	; 0x44
   39b84:	ldrb	r1, [r0, r8, lsl #1]!
   39b88:	ldrb	r0, [r0, #1]
   39b8c:	orr	r0, r0, r1, lsl #8
   39b90:	ldrh	r1, [sl, #20]
   39b94:	and	r0, r0, r1
   39b98:	ldrb	r0, [r2, r0]!
   39b9c:	add	r1, r2, #1
   39ba0:	ldrb	r3, [sl, #7]
   39ba4:	cmp	r0, r3
   39ba8:	bls	39c90 <fputs@plt+0x288dc>
   39bac:	ldrb	r1, [r1]
   39bb0:	tst	r1, #128	; 0x80
   39bb4:	bne	39bcc <fputs@plt+0x28818>
   39bb8:	and	r0, r0, #127	; 0x7f
   39bbc:	add	r0, r1, r0, lsl #7
   39bc0:	ldrh	r1, [sl, #10]
   39bc4:	cmp	r0, r1
   39bc8:	bls	39c8c <fputs@plt+0x288d8>
   39bcc:	ldrb	r0, [sl, #6]
   39bd0:	sub	r1, r2, r0
   39bd4:	ldr	r3, [sl, #80]	; 0x50
   39bd8:	mov	r0, sl
   39bdc:	ldr	r5, [sp, #20]
   39be0:	mov	r2, r5
   39be4:	blx	r3
   39be8:	ldr	r7, [r5]
   39bec:	cmp	r7, #1
   39bf0:	ble	39e40 <fputs@plt+0x28a8c>
   39bf4:	str	r4, [sp, #32]
   39bf8:	add	r0, r7, #18
   39bfc:	asr	r1, r0, #31
   39c00:	bl	140d0 <fputs@plt+0x2d1c>
   39c04:	cmp	r0, #0
   39c08:	beq	39e50 <fputs@plt+0x28a9c>
   39c0c:	mov	r9, r0
   39c10:	ldr	r0, [sp, #24]
   39c14:	ldrsb	r1, [r0, #68]	; 0x44
   39c18:	add	r1, r0, r1, lsl #1
   39c1c:	strh	r8, [r1, #80]	; 0x50
   39c20:	mov	r1, #2
   39c24:	str	r1, [sp]
   39c28:	mov	r1, #0
   39c2c:	mov	r2, r7
   39c30:	mov	r3, r9
   39c34:	bl	2dbf0 <fputs@plt+0x1c83c>
   39c38:	cmp	r0, #0
   39c3c:	bne	39e58 <fputs@plt+0x28aa4>
   39c40:	mov	r0, r7
   39c44:	mov	r1, r9
   39c48:	mov	r4, r8
   39c4c:	ldr	r8, [sp, #28]
   39c50:	mov	r2, r8
   39c54:	ldr	r5, [sp, #36]	; 0x24
   39c58:	blx	r5
   39c5c:	mov	r7, r0
   39c60:	mov	r0, r9
   39c64:	mov	r9, r8
   39c68:	mov	r8, r4
   39c6c:	bl	14168 <fputs@plt+0x2db4>
   39c70:	ldr	r4, [sp, #32]
   39c74:	cmn	r7, #1
   39c78:	bgt	39ca4 <fputs@plt+0x288f0>
   39c7c:	add	r4, r8, #1
   39c80:	cmp	r4, r6
   39c84:	ble	39b74 <fputs@plt+0x287c0>
   39c88:	b	39cb8 <fputs@plt+0x28904>
   39c8c:	add	r1, r2, #2
   39c90:	mov	r2, r9
   39c94:	blx	r5
   39c98:	mov	r7, r0
   39c9c:	cmn	r7, #1
   39ca0:	ble	39c7c <fputs@plt+0x288c8>
   39ca4:	cmp	r7, #0
   39ca8:	beq	39e10 <fputs@plt+0x28a5c>
   39cac:	sub	r6, r8, #1
   39cb0:	cmp	r4, r6
   39cb4:	ble	39b74 <fputs@plt+0x287c0>
   39cb8:	ldr	r9, [sp, #24]
   39cbc:	ldrb	r0, [sl, #4]
   39cc0:	cmp	r0, #0
   39cc4:	bne	39e88 <fputs@plt+0x28ad4>
   39cc8:	ldr	r0, [sl, #56]	; 0x38
   39ccc:	ldrh	r1, [sl, #18]
   39cd0:	cmp	r4, r1
   39cd4:	bge	39dbc <fputs@plt+0x28a08>
   39cd8:	ldr	r1, [sl, #64]	; 0x40
   39cdc:	ldrb	r2, [r1, r4, lsl #1]!
   39ce0:	ldrb	r1, [r1, #1]
   39ce4:	orr	r1, r1, r2, lsl #8
   39ce8:	ldrh	r2, [sl, #20]
   39cec:	and	r1, r1, r2
   39cf0:	add	r0, r0, r1
   39cf4:	b	39dc8 <fputs@plt+0x28a14>
   39cf8:	add	r0, r6, r4
   39cfc:	asr	r8, r0, #1
   39d00:	ldr	r0, [sl, #64]	; 0x40
   39d04:	ldr	r1, [sl, #68]	; 0x44
   39d08:	ldrb	r2, [r0, r8, lsl #1]!
   39d0c:	ldrb	r0, [r0, #1]
   39d10:	orr	r0, r0, r2, lsl #8
   39d14:	ldrh	r2, [sl, #20]
   39d18:	and	r0, r0, r2
   39d1c:	add	r0, r1, r0
   39d20:	ldrb	r1, [sl, #3]
   39d24:	cmp	r1, #0
   39d28:	beq	39d54 <fputs@plt+0x289a0>
   39d2c:	mov	r1, r0
   39d30:	ldrsb	r2, [r1], #1
   39d34:	cmn	r2, #1
   39d38:	bgt	39d50 <fputs@plt+0x2899c>
   39d3c:	ldr	r0, [sl, #60]	; 0x3c
   39d40:	cmp	r1, r0
   39d44:	mov	r0, r1
   39d48:	bcc	39d30 <fputs@plt+0x2897c>
   39d4c:	b	39da4 <fputs@plt+0x289f0>
   39d50:	add	r0, r0, #1
   39d54:	add	r1, sp, #40	; 0x28
   39d58:	bl	281dc <fputs@plt+0x16e28>
   39d5c:	ldr	r0, [sp, #40]	; 0x28
   39d60:	ldr	r1, [sp, #44]	; 0x2c
   39d64:	ldr	r7, [sp, #12]
   39d68:	subs	r2, r0, r7
   39d6c:	ldr	r3, [sp, #16]
   39d70:	sbcs	r2, r1, r3
   39d74:	bge	39d88 <fputs@plt+0x289d4>
   39d78:	add	r4, r8, #1
   39d7c:	cmp	r8, r6
   39d80:	blt	39cf8 <fputs@plt+0x28944>
   39d84:	b	39adc <fputs@plt+0x28728>
   39d88:	subs	r2, r7, r0
   39d8c:	sbcs	r2, r3, r1
   39d90:	bge	39ae4 <fputs@plt+0x28730>
   39d94:	cmp	r4, r8
   39d98:	bge	39b28 <fputs@plt+0x28774>
   39d9c:	sub	r6, r8, #1
   39da0:	b	39cf8 <fputs@plt+0x28944>
   39da4:	movw	r0, #60948	; 0xee14
   39da8:	bl	27378 <fputs@plt+0x15fc4>
   39dac:	str	r0, [sp, #4]
   39db0:	mov	r0, #1
   39db4:	ldr	r9, [sp, #24]
   39db8:	b	39df0 <fputs@plt+0x28a3c>
   39dbc:	ldrb	r1, [sl, #5]
   39dc0:	add	r0, r0, r1
   39dc4:	add	r0, r0, #8
   39dc8:	bl	244dc <fputs@plt+0x13128>
   39dcc:	mov	r1, r0
   39dd0:	ldrsb	r0, [r9, #68]	; 0x44
   39dd4:	add	r0, r9, r0, lsl #1
   39dd8:	strh	r4, [r0, #80]	; 0x50
   39ddc:	mov	r0, r9
   39de0:	bl	3d134 <fputs@plt+0x2bd80>
   39de4:	mov	r5, r0
   39de8:	cmp	r0, #0
   39dec:	movwne	r0, #2
   39df0:	ldr	r2, [sp, #8]
   39df4:	cmp	r0, #0
   39df8:	beq	39b38 <fputs@plt+0x28784>
   39dfc:	cmp	r0, #9
   39e00:	cmpne	r0, #2
   39e04:	beq	39e68 <fputs@plt+0x28ab4>
   39e08:	ldr	r5, [sp, #4]
   39e0c:	b	39e7c <fputs@plt+0x28ac8>
   39e10:	mov	r0, #0
   39e14:	ldr	r1, [fp, #12]
   39e18:	str	r0, [r1]
   39e1c:	mov	r1, r9
   39e20:	ldr	r9, [sp, #24]
   39e24:	ldrsb	r0, [r9, #68]	; 0x44
   39e28:	add	r0, r9, r0, lsl #1
   39e2c:	strh	r8, [r0, #80]	; 0x50
   39e30:	ldrb	r5, [r1, #11]
   39e34:	cmp	r5, #0
   39e38:	movwne	r5, #11
   39e3c:	b	39e68 <fputs@plt+0x28ab4>
   39e40:	movw	r0, #61021	; 0xee5d
   39e44:	bl	27378 <fputs@plt+0x15fc4>
   39e48:	mov	r5, r0
   39e4c:	b	39e64 <fputs@plt+0x28ab0>
   39e50:	mov	r5, #7
   39e54:	b	39e64 <fputs@plt+0x28ab0>
   39e58:	mov	r5, r0
   39e5c:	mov	r0, r9
   39e60:	bl	14168 <fputs@plt+0x2db4>
   39e64:	ldr	r9, [sp, #24]
   39e68:	mov	r0, #0
   39e6c:	strh	r0, [r9, #34]	; 0x22
   39e70:	ldrb	r0, [r9, #64]	; 0x40
   39e74:	and	r0, r0, #249	; 0xf9
   39e78:	strb	r0, [r9, #64]	; 0x40
   39e7c:	mov	r0, r5
   39e80:	sub	sp, fp, #28
   39e84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39e88:	ldrsb	r0, [r9, #68]	; 0x44
   39e8c:	add	r0, r9, r0, lsl #1
   39e90:	strh	r8, [r0, #80]	; 0x50
   39e94:	ldr	r0, [fp, #12]
   39e98:	str	r7, [r0]
   39e9c:	mov	r5, #0
   39ea0:	b	39e68 <fputs@plt+0x28ab4>
   39ea4:	ldrb	r0, [r0, #67]	; 0x43
   39ea8:	ubfx	r0, r0, #1, #1
   39eac:	bx	lr
   39eb0:	push	{r4, sl, fp, lr}
   39eb4:	add	fp, sp, #8
   39eb8:	mov	r2, #0
   39ebc:	strh	r2, [r0, #34]	; 0x22
   39ec0:	ldrb	r3, [r0, #64]	; 0x40
   39ec4:	and	r3, r3, #249	; 0xf9
   39ec8:	strb	r3, [r0, #64]	; 0x40
   39ecc:	str	r2, [r1]
   39ed0:	ldrb	r2, [r0, #66]	; 0x42
   39ed4:	cmp	r2, #1
   39ed8:	bne	39f20 <fputs@plt+0x28b6c>
   39edc:	ldrsb	r2, [r0, #68]	; 0x44
   39ee0:	add	r3, r0, r2, lsl #2
   39ee4:	ldr	ip, [r3, #120]	; 0x78
   39ee8:	add	r3, r0, r2, lsl #1
   39eec:	ldrh	lr, [r3, #80]!	; 0x50
   39ef0:	add	r2, lr, #1
   39ef4:	strh	r2, [r3]
   39ef8:	ldrh	r4, [ip, #18]
   39efc:	uxth	r2, r2
   39f00:	cmp	r2, r4
   39f04:	bcs	39f28 <fputs@plt+0x28b74>
   39f08:	ldrb	r1, [ip, #4]
   39f0c:	cmp	r1, #0
   39f10:	movne	r0, #0
   39f14:	popne	{r4, sl, fp, pc}
   39f18:	pop	{r4, sl, fp, lr}
   39f1c:	b	3e100 <fputs@plt+0x2cd4c>
   39f20:	pop	{r4, sl, fp, lr}
   39f24:	b	3dfa4 <fputs@plt+0x2cbf0>
   39f28:	strh	lr, [r3]
   39f2c:	pop	{r4, sl, fp, lr}
   39f30:	b	3dfa4 <fputs@plt+0x2cbf0>
   39f34:	mov	r2, #0
   39f38:	str	r2, [r1]
   39f3c:	strh	r2, [r0, #34]	; 0x22
   39f40:	ldrb	r2, [r0, #64]	; 0x40
   39f44:	ldrb	r3, [r0, #66]	; 0x42
   39f48:	and	r2, r2, #241	; 0xf1
   39f4c:	strb	r2, [r0, #64]	; 0x40
   39f50:	cmp	r3, #1
   39f54:	bne	39f8c <fputs@plt+0x28bd8>
   39f58:	ldrsb	r3, [r0, #68]	; 0x44
   39f5c:	add	r2, r0, r3, lsl #1
   39f60:	ldrh	ip, [r2, #80]!	; 0x50
   39f64:	cmp	ip, #0
   39f68:	beq	39f8c <fputs@plt+0x28bd8>
   39f6c:	add	r3, r0, r3, lsl #2
   39f70:	ldr	r3, [r3, #120]	; 0x78
   39f74:	ldrb	r3, [r3, #4]
   39f78:	cmp	r3, #0
   39f7c:	subne	r0, ip, #1
   39f80:	strhne	r0, [r2]
   39f84:	movne	r0, #0
   39f88:	bxne	lr
   39f8c:	b	3e16c <fputs@plt+0x2cdb8>
   39f90:	ldrb	r0, [r0, #66]	; 0x42
   39f94:	subs	r0, r0, #1
   39f98:	movwne	r0, #1
   39f9c:	bx	lr
   39fa0:	push	{r4, r5, r6, sl, fp, lr}
   39fa4:	add	fp, sp, #16
   39fa8:	mov	r5, r3
   39fac:	mov	r3, r2
   39fb0:	mov	r4, r0
   39fb4:	ldrh	r0, [r0, #6]
   39fb8:	add	r0, r0, r0, lsl #2
   39fbc:	mov	r2, #56	; 0x38
   39fc0:	add	r2, r2, r0, lsl #3
   39fc4:	rsb	r0, r1, #0
   39fc8:	and	r0, r0, #7
   39fcc:	add	r3, r0, r3
   39fd0:	cmp	r2, r3
   39fd4:	ble	39ffc <fputs@plt+0x28c48>
   39fd8:	ldr	r0, [r4, #12]
   39fdc:	mov	r6, #0
   39fe0:	mov	r3, #0
   39fe4:	bl	1a7c8 <fputs@plt+0x9414>
   39fe8:	str	r0, [r5]
   39fec:	cmp	r0, #0
   39ff0:	bne	3a008 <fputs@plt+0x28c54>
   39ff4:	mov	r0, r6
   39ff8:	pop	{r4, r5, r6, sl, fp, pc}
   39ffc:	mov	r2, #0
   3a000:	str	r2, [r5]
   3a004:	add	r0, r1, r0
   3a008:	add	r1, r0, #16
   3a00c:	str	r4, [r0]
   3a010:	str	r1, [r0, #4]
   3a014:	ldrh	r1, [r4, #6]
   3a018:	add	r1, r1, #1
   3a01c:	strh	r1, [r0, #8]
   3a020:	mov	r6, r0
   3a024:	mov	r0, r6
   3a028:	pop	{r4, r5, r6, sl, fp, pc}
   3a02c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a030:	add	fp, sp, #28
   3a034:	sub	sp, sp, #20
   3a038:	mov	r5, r2
   3a03c:	str	r1, [sp, #4]
   3a040:	mov	r7, r0
   3a044:	mov	r0, #0
   3a048:	strb	r0, [r3, #10]
   3a04c:	str	r3, [sp, #8]
   3a050:	ldr	r6, [r3, #4]
   3a054:	ldrsb	r0, [r2]
   3a058:	cmp	r0, #0
   3a05c:	blt	3a070 <fputs@plt+0x28cbc>
   3a060:	uxtb	r0, r0
   3a064:	str	r0, [sp, #16]
   3a068:	mov	r4, #1
   3a06c:	b	3a080 <fputs@plt+0x28ccc>
   3a070:	add	r1, sp, #16
   3a074:	mov	r0, r5
   3a078:	bl	39078 <fputs@plt+0x27cc4>
   3a07c:	mov	r4, r0
   3a080:	ldr	r9, [sp, #16]
   3a084:	mov	r8, r9
   3a088:	mov	sl, #0
   3a08c:	ldr	r0, [sp, #4]
   3a090:	cmp	r8, r0
   3a094:	bgt	3a114 <fputs@plt+0x28d60>
   3a098:	cmp	r4, r9
   3a09c:	bcs	3a114 <fputs@plt+0x28d60>
   3a0a0:	mov	r0, r5
   3a0a4:	ldrsb	r1, [r0, r4]!
   3a0a8:	cmp	r1, #0
   3a0ac:	blt	3a0c0 <fputs@plt+0x28d0c>
   3a0b0:	uxtb	r0, r1
   3a0b4:	str	r0, [sp, #12]
   3a0b8:	mov	r0, #1
   3a0bc:	b	3a0c8 <fputs@plt+0x28d14>
   3a0c0:	add	r1, sp, #12
   3a0c4:	bl	39078 <fputs@plt+0x27cc4>
   3a0c8:	ldrb	r1, [r7, #4]
   3a0cc:	strb	r1, [r6, #10]
   3a0d0:	ldr	r1, [r7, #12]
   3a0d4:	mov	r2, #0
   3a0d8:	str	r2, [r6, #24]
   3a0dc:	str	r1, [r6, #32]
   3a0e0:	add	r4, r4, r0
   3a0e4:	add	r0, r5, r8
   3a0e8:	ldr	r1, [sp, #12]
   3a0ec:	mov	r2, r6
   3a0f0:	bl	391d0 <fputs@plt+0x27e1c>
   3a0f4:	add	r8, r0, r8
   3a0f8:	ldr	r0, [sp, #8]
   3a0fc:	ldrh	r0, [r0, #8]
   3a100:	add	r6, r6, #40	; 0x28
   3a104:	add	sl, sl, #1
   3a108:	uxth	r1, sl
   3a10c:	cmp	r1, r0
   3a110:	bcc	3a08c <fputs@plt+0x28cd8>
   3a114:	ldr	r0, [sp, #8]
   3a118:	strh	sl, [r0, #8]
   3a11c:	sub	sp, fp, #28
   3a120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a124:	push	{r4, r5, r6, sl, fp, lr}
   3a128:	add	fp, sp, #16
   3a12c:	mov	r5, r1
   3a130:	mov	r4, r0
   3a134:	ldrb	r0, [r0, #66]	; 0x42
   3a138:	cmp	r0, #1
   3a13c:	bne	3a150 <fputs@plt+0x28d9c>
   3a140:	ldrb	r0, [r4, #64]	; 0x40
   3a144:	mov	r6, #0
   3a148:	tst	r0, #8
   3a14c:	bne	3a164 <fputs@plt+0x28db0>
   3a150:	mov	r0, r4
   3a154:	bl	3cf88 <fputs@plt+0x2bbd4>
   3a158:	mov	r6, r0
   3a15c:	cmp	r0, #0
   3a160:	beq	3a16c <fputs@plt+0x28db8>
   3a164:	mov	r0, r6
   3a168:	pop	{r4, r5, r6, sl, fp, pc}
   3a16c:	ldrb	r0, [r4, #66]	; 0x42
   3a170:	cmp	r0, #0
   3a174:	beq	3a1a8 <fputs@plt+0x28df4>
   3a178:	mov	r6, #0
   3a17c:	str	r6, [r5]
   3a180:	mov	r0, r4
   3a184:	bl	3e2dc <fputs@plt+0x2cf28>
   3a188:	ldrb	r1, [r4, #64]	; 0x40
   3a18c:	cmp	r0, #0
   3a190:	beq	3a1bc <fputs@plt+0x28e08>
   3a194:	and	r1, r1, #247	; 0xf7
   3a198:	strb	r1, [r4, #64]	; 0x40
   3a19c:	mov	r6, r0
   3a1a0:	mov	r0, r6
   3a1a4:	pop	{r4, r5, r6, sl, fp, pc}
   3a1a8:	mov	r0, #1
   3a1ac:	str	r0, [r5]
   3a1b0:	mov	r6, #0
   3a1b4:	mov	r0, r6
   3a1b8:	pop	{r4, r5, r6, sl, fp, pc}
   3a1bc:	orr	r0, r1, #8
   3a1c0:	strb	r0, [r4, #64]	; 0x40
   3a1c4:	mov	r0, r6
   3a1c8:	pop	{r4, r5, r6, sl, fp, pc}
   3a1cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a1d0:	add	fp, sp, #28
   3a1d4:	sub	sp, sp, #44	; 0x2c
   3a1d8:	mov	r4, r0
   3a1dc:	ldr	r6, [fp, #24]
   3a1e0:	str	r6, [sp, #36]	; 0x24
   3a1e4:	mov	r0, #0
   3a1e8:	str	r0, [sp, #32]
   3a1ec:	ldrb	r0, [r4, #66]	; 0x42
   3a1f0:	cmp	r0, #4
   3a1f4:	ldreq	r0, [r4, #60]	; 0x3c
   3a1f8:	subeq	sp, fp, #28
   3a1fc:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a200:	mov	r8, r3
   3a204:	mov	r7, r2
   3a208:	mov	sl, r1
   3a20c:	ldr	r5, [r4]
   3a210:	ldr	r9, [r5, #4]
   3a214:	ldrb	r0, [r4, #64]	; 0x40
   3a218:	tst	r0, #32
   3a21c:	beq	3a23c <fputs@plt+0x28e88>
   3a220:	ldr	r1, [r4, #52]	; 0x34
   3a224:	mov	r0, r9
   3a228:	mov	r2, r4
   3a22c:	bl	2d758 <fputs@plt+0x1c3a4>
   3a230:	str	r0, [fp, #-32]	; 0xffffffe0
   3a234:	cmp	r0, #0
   3a238:	bne	3a308 <fputs@plt+0x28f54>
   3a23c:	ldr	r1, [fp, #20]
   3a240:	ldr	r0, [r4, #72]	; 0x48
   3a244:	cmp	r0, #0
   3a248:	beq	3a278 <fputs@plt+0x28ec4>
   3a24c:	cmp	r6, #0
   3a250:	bne	3a310 <fputs@plt+0x28f5c>
   3a254:	add	r0, sp, #36	; 0x24
   3a258:	str	r1, [sp]
   3a25c:	str	r0, [sp, #4]
   3a260:	mov	r0, r4
   3a264:	mov	r1, sl
   3a268:	mov	r2, r7
   3a26c:	mov	r3, r8
   3a270:	bl	3cca8 <fputs@plt+0x2b8f4>
   3a274:	b	3a2fc <fputs@plt+0x28f48>
   3a278:	mov	r0, #0
   3a27c:	str	r0, [sp]
   3a280:	mov	r0, r5
   3a284:	mov	r2, r7
   3a288:	mov	r3, r8
   3a28c:	bl	3e350 <fputs@plt+0x2cf9c>
   3a290:	subs	r0, r7, #1
   3a294:	sbcs	r0, r8, #0
   3a298:	blt	3a2d0 <fputs@plt+0x28f1c>
   3a29c:	ldrb	r0, [r4, #64]	; 0x40
   3a2a0:	ands	r0, r0, #2
   3a2a4:	beq	3a2d0 <fputs@plt+0x28f1c>
   3a2a8:	subs	r0, r7, #1
   3a2ac:	sbc	r1, r8, #0
   3a2b0:	ldrd	r2, [r4, #16]
   3a2b4:	eor	r1, r3, r1
   3a2b8:	eor	r0, r2, r0
   3a2bc:	orrs	r0, r0, r1
   3a2c0:	bne	3a2d0 <fputs@plt+0x28f1c>
   3a2c4:	mvn	r0, #0
   3a2c8:	str	r0, [sp, #36]	; 0x24
   3a2cc:	b	3a310 <fputs@plt+0x28f5c>
   3a2d0:	cmp	r6, #0
   3a2d4:	ldr	r1, [fp, #20]
   3a2d8:	bne	3a310 <fputs@plt+0x28f5c>
   3a2dc:	add	r0, sp, #36	; 0x24
   3a2e0:	str	r1, [sp]
   3a2e4:	str	r0, [sp, #4]
   3a2e8:	mov	r0, r4
   3a2ec:	mov	r1, #0
   3a2f0:	mov	r2, r7
   3a2f4:	mov	r3, r8
   3a2f8:	bl	399e4 <fputs@plt+0x28630>
   3a2fc:	str	r0, [fp, #-32]	; 0xffffffe0
   3a300:	cmp	r0, #0
   3a304:	beq	3a310 <fputs@plt+0x28f5c>
   3a308:	sub	sp, fp, #28
   3a30c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a310:	ldr	r0, [fp, #16]
   3a314:	ldr	r1, [fp, #12]
   3a318:	ldr	r2, [fp, #8]
   3a31c:	ldrsb	r3, [r4, #68]	; 0x44
   3a320:	add	r3, r4, r3, lsl #2
   3a324:	ldr	r6, [r3, #120]	; 0x78
   3a328:	ldr	r9, [r9, #80]	; 0x50
   3a32c:	add	r3, sp, #32
   3a330:	stm	sp, {r7, r8}
   3a334:	str	r2, [sp, #8]
   3a338:	str	r1, [sp, #12]
   3a33c:	str	r0, [sp, #16]
   3a340:	str	r3, [sp, #20]
   3a344:	mov	r0, r6
   3a348:	mov	r1, r9
   3a34c:	mov	r2, sl
   3a350:	bl	3e3c8 <fputs@plt+0x2d014>
   3a354:	str	r0, [fp, #-32]	; 0xffffffe0
   3a358:	cmp	r0, #0
   3a35c:	bne	3a480 <fputs@plt+0x290cc>
   3a360:	ldrsb	r0, [r4, #68]	; 0x44
   3a364:	add	r0, r4, r0, lsl #1
   3a368:	ldrh	r5, [r0, #80]!	; 0x50
   3a36c:	ldr	r1, [sp, #36]	; 0x24
   3a370:	cmp	r1, #0
   3a374:	beq	3a398 <fputs@plt+0x28fe4>
   3a378:	cmn	r1, #1
   3a37c:	bgt	3a40c <fputs@plt+0x29058>
   3a380:	ldrh	r1, [r6, #18]
   3a384:	cmp	r1, #0
   3a388:	addne	r1, r5, #1
   3a38c:	strhne	r1, [r0]
   3a390:	uxthne	r5, r1
   3a394:	b	3a40c <fputs@plt+0x29058>
   3a398:	ldr	r0, [r6, #72]	; 0x48
   3a39c:	bl	17a08 <fputs@plt+0x6654>
   3a3a0:	str	r0, [fp, #-32]	; 0xffffffe0
   3a3a4:	cmp	r0, #0
   3a3a8:	bne	3a480 <fputs@plt+0x290cc>
   3a3ac:	ldr	r0, [r6, #64]	; 0x40
   3a3b0:	ldrb	r1, [r0, r5, lsl #1]!
   3a3b4:	ldrb	r0, [r0, #1]
   3a3b8:	orr	r0, r0, r1, lsl #8
   3a3bc:	ldrh	r1, [r6, #20]
   3a3c0:	and	r0, r0, r1
   3a3c4:	ldr	r1, [r6, #56]	; 0x38
   3a3c8:	add	r1, r1, r0
   3a3cc:	ldrb	r0, [r6, #4]
   3a3d0:	cmp	r0, #0
   3a3d4:	ldreq	r0, [r1]
   3a3d8:	streq	r0, [r9]
   3a3dc:	add	r2, sp, #30
   3a3e0:	mov	r0, r6
   3a3e4:	bl	3e6c8 <fputs@plt+0x2d314>
   3a3e8:	str	r0, [fp, #-32]	; 0xffffffe0
   3a3ec:	ldrh	r2, [sp, #30]
   3a3f0:	sub	r3, fp, #32
   3a3f4:	mov	r0, r6
   3a3f8:	mov	r1, r5
   3a3fc:	bl	3e844 <fputs@plt+0x2d490>
   3a400:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a404:	cmp	r0, #0
   3a408:	bne	3a480 <fputs@plt+0x290cc>
   3a40c:	ldr	r3, [sp, #32]
   3a410:	sub	r0, fp, #32
   3a414:	mov	r7, #0
   3a418:	str	r7, [sp]
   3a41c:	str	r7, [sp, #4]
   3a420:	str	r0, [sp, #8]
   3a424:	mov	r0, r6
   3a428:	mov	r1, r5
   3a42c:	mov	r2, r9
   3a430:	bl	3e96c <fputs@plt+0x2d5b8>
   3a434:	strh	r7, [r4, #34]	; 0x22
   3a438:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a43c:	cmp	r0, #0
   3a440:	bne	3a480 <fputs@plt+0x290cc>
   3a444:	ldrb	r0, [r6, #1]
   3a448:	cmp	r0, #0
   3a44c:	beq	3a480 <fputs@plt+0x290cc>
   3a450:	ldrb	r0, [r4, #64]	; 0x40
   3a454:	and	r0, r0, #253	; 0xfd
   3a458:	strb	r0, [r4, #64]	; 0x40
   3a45c:	mov	r0, r4
   3a460:	bl	3eb40 <fputs@plt+0x2d78c>
   3a464:	str	r0, [fp, #-32]	; 0xffffffe0
   3a468:	ldrsb	r0, [r4, #68]	; 0x44
   3a46c:	add	r0, r4, r0, lsl #2
   3a470:	ldr	r0, [r0, #120]	; 0x78
   3a474:	mov	r1, #0
   3a478:	strb	r1, [r0, #1]
   3a47c:	strb	r1, [r4, #66]	; 0x42
   3a480:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a484:	sub	sp, fp, #28
   3a488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a48c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a490:	add	fp, sp, #28
   3a494:	sub	sp, sp, #52	; 0x34
   3a498:	mov	sl, r1
   3a49c:	mov	r8, r0
   3a4a0:	ldr	r0, [r0]
   3a4a4:	str	r0, [sp, #32]
   3a4a8:	ldr	r0, [r0, #4]
   3a4ac:	str	r0, [sp, #36]	; 0x24
   3a4b0:	ldrsb	r2, [r8, #68]	; 0x44
   3a4b4:	add	r0, r8, r2, lsl #1
   3a4b8:	ldrh	r1, [r0, #80]!	; 0x50
   3a4bc:	str	r0, [sp, #12]
   3a4c0:	str	r2, [sp, #20]
   3a4c4:	add	r0, r8, r2, lsl #2
   3a4c8:	str	r0, [sp, #16]
   3a4cc:	ldr	r6, [r0, #120]	; 0x78
   3a4d0:	ldr	r0, [r6, #64]	; 0x40
   3a4d4:	str	r1, [sp, #28]
   3a4d8:	ldrb	r5, [r0, r1, lsl #1]!
   3a4dc:	ldrb	r4, [r0, #1]
   3a4e0:	ldrh	r7, [r6, #20]
   3a4e4:	ldr	r9, [r6, #56]	; 0x38
   3a4e8:	ldrb	r0, [r6, #4]
   3a4ec:	cmp	r0, #0
   3a4f0:	beq	3a5c4 <fputs@plt+0x29210>
   3a4f4:	ldrb	r0, [r8, #64]	; 0x40
   3a4f8:	tst	r0, #32
   3a4fc:	beq	3a51c <fputs@plt+0x29168>
   3a500:	ldr	r1, [r8, #52]	; 0x34
   3a504:	ldr	r0, [sp, #36]	; 0x24
   3a508:	mov	r2, r8
   3a50c:	bl	2d758 <fputs@plt+0x1c3a4>
   3a510:	str	r0, [fp, #-32]	; 0xffffffe0
   3a514:	cmp	r0, #0
   3a518:	bne	3a658 <fputs@plt+0x292a4>
   3a51c:	str	r6, [sp, #24]
   3a520:	orr	r0, r4, r5, lsl #8
   3a524:	and	r7, r0, r7
   3a528:	and	sl, sl, #2
   3a52c:	ldr	r0, [r8, #72]	; 0x48
   3a530:	cmp	r0, #0
   3a534:	bne	3a54c <fputs@plt+0x29198>
   3a538:	ldrd	r2, [r8, #16]
   3a53c:	mov	r0, #0
   3a540:	str	r0, [sp]
   3a544:	ldr	r0, [sp, #32]
   3a548:	bl	3e350 <fputs@plt+0x2cf9c>
   3a54c:	add	r5, r9, r7
   3a550:	mov	r7, #0
   3a554:	cmp	sl, #0
   3a558:	beq	3a5e8 <fputs@plt+0x29234>
   3a55c:	ldr	r6, [sp, #24]
   3a560:	ldrb	r0, [r6, #4]
   3a564:	cmp	r0, #0
   3a568:	beq	3a5a8 <fputs@plt+0x291f4>
   3a56c:	ldrh	r7, [r6, #16]
   3a570:	mov	r0, r6
   3a574:	mov	r1, r5
   3a578:	bl	27ea4 <fputs@plt+0x16af0>
   3a57c:	ldr	r1, [sp, #36]	; 0x24
   3a580:	ldr	r1, [r1, #36]	; 0x24
   3a584:	lsl	r1, r1, #1
   3a588:	movw	r2, #43691	; 0xaaab
   3a58c:	movt	r2, #43690	; 0xaaaa
   3a590:	umull	r1, r2, r1, r2
   3a594:	add	r0, r7, r0
   3a598:	add	r0, r0, #2
   3a59c:	mov	r7, #1
   3a5a0:	cmp	r0, r2, lsr #1
   3a5a4:	ble	3a5ec <fputs@plt+0x29238>
   3a5a8:	mov	r0, r8
   3a5ac:	bl	2dab8 <fputs@plt+0x1c704>
   3a5b0:	str	r0, [fp, #-32]	; 0xffffffe0
   3a5b4:	cmp	r0, #0
   3a5b8:	mov	r7, #0
   3a5bc:	bne	3a658 <fputs@plt+0x292a4>
   3a5c0:	b	3a5ec <fputs@plt+0x29238>
   3a5c4:	mov	r0, #0
   3a5c8:	str	r0, [sp, #40]	; 0x28
   3a5cc:	add	r1, sp, #40	; 0x28
   3a5d0:	mov	r0, r8
   3a5d4:	bl	39f34 <fputs@plt+0x28b80>
   3a5d8:	str	r0, [fp, #-32]	; 0xffffffe0
   3a5dc:	cmp	r0, #0
   3a5e0:	bne	3a658 <fputs@plt+0x292a4>
   3a5e4:	b	3a4f4 <fputs@plt+0x29140>
   3a5e8:	ldr	r6, [sp, #24]
   3a5ec:	ldr	r0, [r6, #72]	; 0x48
   3a5f0:	bl	17a08 <fputs@plt+0x6654>
   3a5f4:	str	r0, [fp, #-32]	; 0xffffffe0
   3a5f8:	cmp	r0, #0
   3a5fc:	bne	3a658 <fputs@plt+0x292a4>
   3a600:	sub	r2, fp, #34	; 0x22
   3a604:	mov	r0, r6
   3a608:	mov	r1, r5
   3a60c:	bl	3e6c8 <fputs@plt+0x2d314>
   3a610:	str	r0, [fp, #-32]	; 0xffffffe0
   3a614:	ldrh	r2, [fp, #-34]	; 0xffffffde
   3a618:	sub	r3, fp, #32
   3a61c:	mov	r0, r6
   3a620:	ldr	r1, [sp, #28]
   3a624:	bl	3e844 <fputs@plt+0x2d490>
   3a628:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a62c:	cmp	r0, #0
   3a630:	bne	3a658 <fputs@plt+0x292a4>
   3a634:	ldrb	r0, [r6, #4]
   3a638:	cmp	r0, #0
   3a63c:	beq	3a660 <fputs@plt+0x292ac>
   3a640:	mov	r0, r8
   3a644:	bl	3eb40 <fputs@plt+0x2d78c>
   3a648:	str	r0, [fp, #-32]	; 0xffffffe0
   3a64c:	cmp	r0, #0
   3a650:	beq	3a6a4 <fputs@plt+0x292f0>
   3a654:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a658:	sub	sp, fp, #28
   3a65c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a660:	ldrsb	r0, [r8, #68]	; 0x44
   3a664:	add	r0, r8, r0, lsl #2
   3a668:	ldr	r4, [r0, #120]	; 0x78
   3a66c:	ldrh	r0, [r4, #18]
   3a670:	ldr	r1, [r4, #64]	; 0x40
   3a674:	add	r0, r1, r0, lsl #1
   3a678:	ldrb	r1, [r0, #-2]
   3a67c:	ldrb	r0, [r0, #-1]
   3a680:	orr	r0, r0, r1, lsl #8
   3a684:	ldrh	r1, [r4, #20]
   3a688:	and	r0, r0, r1
   3a68c:	cmp	r0, #3
   3a690:	bhi	3a728 <fputs@plt+0x29374>
   3a694:	movw	r0, #64012	; 0xfa0c
   3a698:	bl	27378 <fputs@plt+0x15fc4>
   3a69c:	sub	sp, fp, #28
   3a6a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a6a4:	ldrsb	r0, [r8, #68]	; 0x44
   3a6a8:	ldr	r1, [sp, #20]
   3a6ac:	cmp	r0, r1
   3a6b0:	ble	3a6fc <fputs@plt+0x29348>
   3a6b4:	ldrsb	r0, [r8, #68]	; 0x44
   3a6b8:	ldr	r5, [sp, #20]
   3a6bc:	cmp	r0, r5
   3a6c0:	ble	3a6e8 <fputs@plt+0x29334>
   3a6c4:	sub	r1, r0, #1
   3a6c8:	strb	r1, [r8, #68]	; 0x44
   3a6cc:	sxtb	r0, r0
   3a6d0:	add	r0, r8, r0, lsl #2
   3a6d4:	ldr	r0, [r0, #120]	; 0x78
   3a6d8:	bl	2c010 <fputs@plt+0x1ac5c>
   3a6dc:	ldrsb	r0, [r8, #68]	; 0x44
   3a6e0:	cmp	r0, r5
   3a6e4:	bgt	3a6c4 <fputs@plt+0x29310>
   3a6e8:	mov	r0, r8
   3a6ec:	bl	3eb40 <fputs@plt+0x2d78c>
   3a6f0:	str	r0, [fp, #-32]	; 0xffffffe0
   3a6f4:	cmp	r0, #0
   3a6f8:	bne	3a654 <fputs@plt+0x292a0>
   3a6fc:	cmp	r7, #0
   3a700:	beq	3a7bc <fputs@plt+0x29408>
   3a704:	mov	r0, #2
   3a708:	strb	r0, [r8, #66]	; 0x42
   3a70c:	ldrh	r0, [r6, #18]
   3a710:	ldr	r1, [sp, #28]
   3a714:	cmp	r1, r0
   3a718:	bcs	3a7d8 <fputs@plt+0x29424>
   3a71c:	mov	r0, #1
   3a720:	str	r0, [r8, #60]	; 0x3c
   3a724:	b	3a654 <fputs@plt+0x292a0>
   3a728:	ldr	r1, [r4, #56]	; 0x38
   3a72c:	add	r1, r1, r0
   3a730:	str	r1, [sp, #24]
   3a734:	ldr	r0, [sp, #16]
   3a738:	ldr	r0, [r0, #124]	; 0x7c
   3a73c:	ldr	r0, [r0, #84]	; 0x54
   3a740:	str	r0, [sp, #32]
   3a744:	ldr	r2, [r4, #76]	; 0x4c
   3a748:	mov	r0, r4
   3a74c:	blx	r2
   3a750:	mov	r5, r0
   3a754:	ldr	r0, [sp, #36]	; 0x24
   3a758:	ldr	r9, [r0, #80]	; 0x50
   3a75c:	ldr	r0, [r4, #72]	; 0x48
   3a760:	bl	17a08 <fputs@plt+0x6654>
   3a764:	str	r0, [fp, #-32]	; 0xffffffe0
   3a768:	str	r9, [sp]
   3a76c:	ldr	r0, [sp, #32]
   3a770:	str	r0, [sp, #4]
   3a774:	sub	r0, fp, #32
   3a778:	str	r0, [sp, #8]
   3a77c:	add	r3, r5, #4
   3a780:	ldr	r0, [sp, #24]
   3a784:	sub	r2, r0, #4
   3a788:	mov	r0, r6
   3a78c:	ldr	r1, [sp, #28]
   3a790:	bl	3e96c <fputs@plt+0x2d5b8>
   3a794:	ldrh	r0, [r4, #18]
   3a798:	sub	r1, r0, #1
   3a79c:	mov	r0, r4
   3a7a0:	mov	r2, r5
   3a7a4:	sub	r3, fp, #32
   3a7a8:	bl	3e844 <fputs@plt+0x2d490>
   3a7ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a7b0:	cmp	r0, #0
   3a7b4:	bne	3a658 <fputs@plt+0x292a4>
   3a7b8:	b	3a640 <fputs@plt+0x2928c>
   3a7bc:	mov	r0, r8
   3a7c0:	bl	3cf88 <fputs@plt+0x2bbd4>
   3a7c4:	str	r0, [fp, #-32]	; 0xffffffe0
   3a7c8:	cmp	sl, #0
   3a7cc:	movne	r0, #3
   3a7d0:	strbne	r0, [r8, #66]	; 0x42
   3a7d4:	b	3a654 <fputs@plt+0x292a0>
   3a7d8:	mvn	r1, #0
   3a7dc:	str	r1, [r8, #60]	; 0x3c
   3a7e0:	sub	r0, r0, #1
   3a7e4:	ldr	r1, [sp, #12]
   3a7e8:	strh	r0, [r1]
   3a7ec:	b	3a654 <fputs@plt+0x292a0>
   3a7f0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3a7f4:	add	fp, sp, #24
   3a7f8:	sub	sp, sp, #8
   3a7fc:	mov	r8, r3
   3a800:	mov	r6, r2
   3a804:	mov	r9, r1
   3a808:	ldr	r5, [r0, #16]
   3a80c:	ldr	r4, [r0, #24]
   3a810:	ldr	r7, [r5, #32]
   3a814:	cmp	r7, #0
   3a818:	bne	3a84c <fputs@plt+0x29498>
   3a81c:	mov	r3, sp
   3a820:	mov	r0, r4
   3a824:	mov	r1, #0
   3a828:	mov	r2, #0
   3a82c:	bl	39fa0 <fputs@plt+0x28bec>
   3a830:	str	r0, [r5, #32]
   3a834:	cmp	r0, #0
   3a838:	moveq	r0, #7
   3a83c:	subeq	sp, fp, #24
   3a840:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   3a844:	mov	r7, r0
   3a848:	strh	r6, [r0, #8]
   3a84c:	add	r1, sp, #4
   3a850:	mov	r0, r5
   3a854:	bl	414ac <fputs@plt+0x300f8>
   3a858:	mov	r2, r0
   3a85c:	ldr	r1, [sp, #4]
   3a860:	mov	r0, r4
   3a864:	mov	r3, r7
   3a868:	bl	3a02c <fputs@plt+0x28c78>
   3a86c:	cmp	r6, #1
   3a870:	blt	3a89c <fputs@plt+0x294e8>
   3a874:	ldr	r0, [r7, #4]
   3a878:	add	r0, r0, #8
   3a87c:	mov	r1, #0
   3a880:	ldrb	r2, [r0]
   3a884:	tst	r2, #1
   3a888:	bne	3a8b0 <fputs@plt+0x294fc>
   3a88c:	add	r1, r1, #1
   3a890:	add	r0, r0, #40	; 0x28
   3a894:	cmp	r1, r6
   3a898:	blt	3a880 <fputs@plt+0x294cc>
   3a89c:	ldr	r0, [r9, #12]
   3a8a0:	ldr	r1, [r9, #16]
   3a8a4:	mov	r2, r7
   3a8a8:	bl	3dab4 <fputs@plt+0x2c700>
   3a8ac:	b	3a8b4 <fputs@plt+0x29500>
   3a8b0:	mvn	r0, #0
   3a8b4:	str	r0, [r8]
   3a8b8:	mov	r0, #0
   3a8bc:	sub	sp, fp, #24
   3a8c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3a8c4:	push	{r4, r5, r6, sl, fp, lr}
   3a8c8:	add	fp, sp, #16
   3a8cc:	sub	sp, sp, #8
   3a8d0:	mov	r4, r1
   3a8d4:	ldr	r0, [r0, #16]
   3a8d8:	add	r1, sp, #4
   3a8dc:	bl	414ac <fputs@plt+0x300f8>
   3a8e0:	mov	r5, r0
   3a8e4:	ldr	r6, [sp, #4]
   3a8e8:	mov	r0, r4
   3a8ec:	mov	r1, r6
   3a8f0:	bl	319d0 <fputs@plt+0x2061c>
   3a8f4:	mov	r1, r0
   3a8f8:	mov	r0, #7
   3a8fc:	cmp	r1, #0
   3a900:	beq	3a90c <fputs@plt+0x29558>
   3a904:	sub	sp, fp, #16
   3a908:	pop	{r4, r5, r6, sl, fp, pc}
   3a90c:	str	r6, [r4, #12]
   3a910:	ldrh	r0, [r4, #8]
   3a914:	and	r0, r0, #15872	; 0x3e00
   3a918:	orr	r0, r0, #16
   3a91c:	strh	r0, [r4, #8]
   3a920:	ldr	r0, [r4, #16]
   3a924:	mov	r1, r5
   3a928:	mov	r2, r6
   3a92c:	bl	1121c <memcpy@plt>
   3a930:	mov	r0, #0
   3a934:	sub	sp, fp, #16
   3a938:	pop	{r4, r5, r6, sl, fp, pc}
   3a93c:	push	{r4, sl, fp, lr}
   3a940:	add	fp, sp, #8
   3a944:	mov	r4, r0
   3a948:	ldr	r0, [r0, #16]
   3a94c:	bl	3cb78 <fputs@plt+0x2b7c4>
   3a950:	cmp	r0, #0
   3a954:	moveq	r0, #0
   3a958:	popeq	{r4, sl, fp, pc}
   3a95c:	mov	r0, r4
   3a960:	pop	{r4, sl, fp, lr}
   3a964:	b	3cb88 <fputs@plt+0x2b7d4>
   3a968:	push	{r4, r5, fp, lr}
   3a96c:	add	fp, sp, #8
   3a970:	mov	r4, r1
   3a974:	ldr	r5, [r0, #16]
   3a978:	ldrb	r0, [r5, #56]	; 0x38
   3a97c:	cmp	r0, #0
   3a980:	beq	3a9a8 <fputs@plt+0x295f4>
   3a984:	mov	r0, r5
   3a988:	bl	41628 <fputs@plt+0x30274>
   3a98c:	cmp	r0, #0
   3a990:	popne	{r4, r5, fp, pc}
   3a994:	mov	r0, r5
   3a998:	bl	41640 <fputs@plt+0x3028c>
   3a99c:	mov	r1, #0
   3a9a0:	str	r1, [r4]
   3a9a4:	pop	{r4, r5, fp, pc}
   3a9a8:	mov	r1, r5
   3a9ac:	ldr	r0, [r1, #36]!	; 0x24
   3a9b0:	cmp	r0, #0
   3a9b4:	beq	3a9cc <fputs@plt+0x29618>
   3a9b8:	mov	r0, #0
   3a9bc:	str	r0, [r4]
   3a9c0:	add	r0, r5, #64	; 0x40
   3a9c4:	pop	{r4, r5, fp, lr}
   3a9c8:	b	414f0 <fputs@plt+0x3013c>
   3a9cc:	mov	r0, #1
   3a9d0:	str	r0, [r4]
   3a9d4:	mov	r0, #0
   3a9d8:	pop	{r4, r5, fp, pc}
   3a9dc:	push	{r4, r5, fp, lr}
   3a9e0:	add	fp, sp, #8
   3a9e4:	mov	r4, r1
   3a9e8:	mov	r5, r0
   3a9ec:	bl	3cf88 <fputs@plt+0x2bbd4>
   3a9f0:	cmp	r0, #0
   3a9f4:	popne	{r4, r5, fp, pc}
   3a9f8:	ldrb	r0, [r5, #66]	; 0x42
   3a9fc:	cmp	r0, #0
   3aa00:	beq	3aa18 <fputs@plt+0x29664>
   3aa04:	mov	r0, #0
   3aa08:	str	r0, [r4]
   3aa0c:	mov	r0, r5
   3aa10:	pop	{r4, r5, fp, lr}
   3aa14:	b	3e100 <fputs@plt+0x2cd4c>
   3aa18:	mov	r0, #1
   3aa1c:	str	r0, [r4]
   3aa20:	mov	r0, #0
   3aa24:	pop	{r4, r5, fp, pc}
   3aa28:	push	{r4, r5, fp, lr}
   3aa2c:	add	fp, sp, #8
   3aa30:	mov	r4, r2
   3aa34:	ldr	r5, [r1, #16]
   3aa38:	ldrb	r1, [r5, #56]	; 0x38
   3aa3c:	cmp	r1, #0
   3aa40:	beq	3aa54 <fputs@plt+0x296a0>
   3aa44:	ldr	r0, [r5, #20]
   3aa48:	mov	r1, r4
   3aa4c:	pop	{r4, r5, fp, lr}
   3aa50:	b	42c3c <fputs@plt+0x31888>
   3aa54:	ldr	r1, [r5, #36]	; 0x24
   3aa58:	ldr	r2, [r1, #4]
   3aa5c:	str	r2, [r5, #36]	; 0x24
   3aa60:	mov	r2, #0
   3aa64:	str	r2, [r1, #4]
   3aa68:	ldr	r2, [r5, #40]	; 0x28
   3aa6c:	cmp	r2, #0
   3aa70:	bleq	309cc <fputs@plt+0x1f618>
   3aa74:	ldr	r0, [r5, #36]	; 0x24
   3aa78:	clz	r0, r0
   3aa7c:	lsr	r0, r0, #5
   3aa80:	str	r0, [r4]
   3aa84:	mov	r0, #0
   3aa88:	pop	{r4, r5, fp, pc}
   3aa8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3aa90:	add	fp, sp, #28
   3aa94:	sub	sp, sp, #4
   3aa98:	mov	r9, r1
   3aa9c:	ldr	r4, [r0, #16]
   3aaa0:	ldr	r0, [r1, #16]
   3aaa4:	ldrsb	r1, [r0, #1]!
   3aaa8:	cmp	r1, #0
   3aaac:	blt	3aabc <fputs@plt+0x29708>
   3aab0:	uxtb	r0, r1
   3aab4:	str	r0, [sp]
   3aab8:	b	3aac4 <fputs@plt+0x29710>
   3aabc:	mov	r1, sp
   3aac0:	bl	39078 <fputs@plt+0x27cc4>
   3aac4:	ldr	r0, [sp]
   3aac8:	cmp	r0, #7
   3aacc:	beq	3aae8 <fputs@plt+0x29734>
   3aad0:	sub	r1, r0, #1
   3aad4:	cmp	r1, #8
   3aad8:	bhi	3aae8 <fputs@plt+0x29734>
   3aadc:	ldrb	r0, [r4, #60]	; 0x3c
   3aae0:	and	r0, r0, #1
   3aae4:	b	3ab08 <fputs@plt+0x29754>
   3aae8:	cmp	r0, #11
   3aaec:	blt	3ab04 <fputs@plt+0x29750>
   3aaf0:	ands	r0, r0, #1
   3aaf4:	beq	3ab04 <fputs@plt+0x29750>
   3aaf8:	ldrb	r0, [r4, #60]	; 0x3c
   3aafc:	and	r0, r0, #2
   3ab00:	b	3ab08 <fputs@plt+0x29754>
   3ab04:	mov	r0, #0
   3ab08:	strb	r0, [r4, #60]	; 0x3c
   3ab0c:	ldr	r7, [r9, #12]
   3ab10:	asr	r1, r7, #31
   3ab14:	mov	r0, r7
   3ab18:	bl	3946c <fputs@plt+0x280b8>
   3ab1c:	add	r5, r0, r7
   3ab20:	add	r6, r7, #8
   3ab24:	ldr	r0, [r4, #4]
   3ab28:	mov	r8, #0
   3ab2c:	cmp	r0, #0
   3ab30:	beq	3ab98 <fputs@plt+0x297e4>
   3ab34:	ldr	r1, [r4, #40]	; 0x28
   3ab38:	cmp	r1, #0
   3ab3c:	beq	3ab5c <fputs@plt+0x297a8>
   3ab40:	ldr	r1, [r4, #48]	; 0x30
   3ab44:	cmp	r1, #0
   3ab48:	beq	3ab98 <fputs@plt+0x297e4>
   3ab4c:	add	r1, r1, r6
   3ab50:	cmp	r1, r0
   3ab54:	bgt	3ab80 <fputs@plt+0x297cc>
   3ab58:	b	3ab98 <fputs@plt+0x297e4>
   3ab5c:	ldr	r1, [r4, #44]	; 0x2c
   3ab60:	cmp	r1, r0
   3ab64:	bgt	3ab80 <fputs@plt+0x297cc>
   3ab68:	ldr	r0, [r4]
   3ab6c:	cmp	r1, r0
   3ab70:	ble	3ab98 <fputs@plt+0x297e4>
   3ab74:	bl	43000 <fputs@plt+0x31c4c>
   3ab78:	cmp	r0, #0
   3ab7c:	beq	3ab98 <fputs@plt+0x297e4>
   3ab80:	mov	r0, r4
   3ab84:	bl	41628 <fputs@plt+0x30274>
   3ab88:	mov	r8, r0
   3ab8c:	mov	r0, #0
   3ab90:	str	r0, [r4, #44]	; 0x2c
   3ab94:	str	r0, [r4, #48]	; 0x30
   3ab98:	ldr	r0, [r4, #8]
   3ab9c:	ldr	r1, [r4, #44]	; 0x2c
   3aba0:	add	r1, r1, r5
   3aba4:	str	r1, [r4, #44]	; 0x2c
   3aba8:	cmp	r5, r0
   3abac:	strgt	r5, [r4, #8]
   3abb0:	ldr	r5, [r4, #40]	; 0x28
   3abb4:	cmp	r5, #0
   3abb8:	beq	3ac54 <fputs@plt+0x298a0>
   3abbc:	ldrd	r0, [r4, #48]	; 0x30
   3abc0:	add	r0, r0, r6
   3abc4:	cmp	r0, r1
   3abc8:	ble	3ac20 <fputs@plt+0x2986c>
   3abcc:	ldr	sl, [r4, #36]	; 0x24
   3abd0:	lsl	r6, r1, #1
   3abd4:	cmp	r0, r1, lsl #1
   3abd8:	mov	r1, r6
   3abdc:	bgt	3abd0 <fputs@plt+0x2981c>
   3abe0:	ldr	r1, [r4, #4]
   3abe4:	cmp	r6, r1
   3abe8:	movgt	r6, r1
   3abec:	cmp	r6, r0
   3abf0:	movlt	r6, r0
   3abf4:	asr	r3, r6, #31
   3abf8:	mov	r0, r5
   3abfc:	mov	r2, r6
   3ac00:	bl	1421c <fputs@plt+0x2e68>
   3ac04:	cmp	r0, #0
   3ac08:	beq	3ac94 <fputs@plt+0x298e0>
   3ac0c:	str	r6, [r4, #52]	; 0x34
   3ac10:	sub	r1, sl, r5
   3ac14:	add	r1, r0, r1
   3ac18:	str	r1, [r4, #36]	; 0x24
   3ac1c:	str	r0, [r4, #40]	; 0x28
   3ac20:	ldr	r0, [r4, #36]	; 0x24
   3ac24:	ldr	r1, [r4, #40]	; 0x28
   3ac28:	ldr	r2, [r4, #48]	; 0x30
   3ac2c:	add	r3, r7, #15
   3ac30:	bic	r3, r3, #7
   3ac34:	add	r3, r2, r3
   3ac38:	str	r3, [r4, #48]	; 0x30
   3ac3c:	add	r6, r1, r2
   3ac40:	cmp	r0, #0
   3ac44:	beq	3ac74 <fputs@plt+0x298c0>
   3ac48:	ldr	r1, [r4, #40]	; 0x28
   3ac4c:	sub	r0, r0, r1
   3ac50:	b	3ac70 <fputs@plt+0x298bc>
   3ac54:	asr	r1, r6, #31
   3ac58:	mov	r0, r6
   3ac5c:	bl	140d0 <fputs@plt+0x2d1c>
   3ac60:	cmp	r0, #0
   3ac64:	beq	3ac94 <fputs@plt+0x298e0>
   3ac68:	mov	r6, r0
   3ac6c:	ldr	r0, [r4, #36]	; 0x24
   3ac70:	str	r0, [r6, #4]
   3ac74:	ldr	r2, [r9, #12]
   3ac78:	ldr	r1, [r9, #16]
   3ac7c:	add	r0, r6, #8
   3ac80:	bl	1121c <memcpy@plt>
   3ac84:	ldr	r0, [r9, #12]
   3ac88:	str	r0, [r6]
   3ac8c:	str	r6, [r4, #36]	; 0x24
   3ac90:	b	3ac98 <fputs@plt+0x298e4>
   3ac94:	mov	r8, #7
   3ac98:	mov	r0, r8
   3ac9c:	sub	sp, fp, #28
   3aca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3aca4:	push	{r4, r5, r6, r7, fp, lr}
   3aca8:	add	fp, sp, #16
   3acac:	sub	sp, sp, #104	; 0x68
   3acb0:	mov	r4, r2
   3acb4:	mov	r5, r1
   3acb8:	mov	r6, r0
   3acbc:	mov	r0, #0
   3acc0:	str	r0, [fp, #-20]	; 0xffffffec
   3acc4:	str	r0, [fp, #-24]	; 0xffffffe8
   3acc8:	sub	r1, fp, #24
   3accc:	mov	r0, r5
   3acd0:	bl	2db44 <fputs@plt+0x1c790>
   3acd4:	add	r7, sp, #48	; 0x30
   3acd8:	mov	r0, r7
   3acdc:	mov	r1, r6
   3ace0:	mov	r2, #0
   3ace4:	bl	3b9cc <fputs@plt+0x2a618>
   3ace8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3acec:	str	r7, [sp]
   3acf0:	mov	r0, r5
   3acf4:	mov	r1, #0
   3acf8:	mov	r3, #1
   3acfc:	bl	3910c <fputs@plt+0x27d58>
   3ad00:	cmp	r0, #0
   3ad04:	beq	3ad10 <fputs@plt+0x2995c>
   3ad08:	sub	sp, fp, #16
   3ad0c:	pop	{r4, r5, r6, r7, fp, pc}
   3ad10:	ldr	r0, [sp, #64]	; 0x40
   3ad14:	ldrsb	r1, [r0]
   3ad18:	cmp	r1, #0
   3ad1c:	blt	3ad34 <fputs@plt+0x29980>
   3ad20:	uxtb	r5, r1
   3ad24:	str	r5, [fp, #-28]	; 0xffffffe4
   3ad28:	cmp	r5, #3
   3ad2c:	bcs	3ad48 <fputs@plt+0x29994>
   3ad30:	b	3adb0 <fputs@plt+0x299fc>
   3ad34:	sub	r1, fp, #28
   3ad38:	bl	39078 <fputs@plt+0x27cc4>
   3ad3c:	ldr	r5, [fp, #-28]	; 0xffffffe4
   3ad40:	cmp	r5, #3
   3ad44:	bcc	3adb0 <fputs@plt+0x299fc>
   3ad48:	ldr	r0, [sp, #60]	; 0x3c
   3ad4c:	cmp	r5, r0
   3ad50:	bgt	3adb0 <fputs@plt+0x299fc>
   3ad54:	ldr	r0, [sp, #64]	; 0x40
   3ad58:	add	r0, r0, r5
   3ad5c:	ldrsb	r1, [r0, #-1]!
   3ad60:	cmp	r1, #0
   3ad64:	blt	3ad74 <fputs@plt+0x299c0>
   3ad68:	uxtb	r0, r1
   3ad6c:	str	r0, [fp, #-32]	; 0xffffffe0
   3ad70:	b	3ad7c <fputs@plt+0x299c8>
   3ad74:	sub	r1, fp, #32
   3ad78:	bl	39078 <fputs@plt+0x27cc4>
   3ad7c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3ad80:	cmp	r1, #7
   3ad84:	beq	3adb0 <fputs@plt+0x299fc>
   3ad88:	sub	r0, r1, #1
   3ad8c:	cmp	r0, #8
   3ad90:	bhi	3adb0 <fputs@plt+0x299fc>
   3ad94:	movw	r0, #4698	; 0x125a
   3ad98:	movt	r0, #8
   3ad9c:	ldrb	r0, [r0, r1]
   3ada0:	add	r3, r5, r0
   3ada4:	ldr	r2, [sp, #60]	; 0x3c
   3ada8:	cmp	r2, r3
   3adac:	bcs	3adcc <fputs@plt+0x29a18>
   3adb0:	add	r0, sp, #48	; 0x30
   3adb4:	bl	18570 <fputs@plt+0x71bc>
   3adb8:	movw	r0, #6836	; 0x1ab4
   3adbc:	movt	r0, #1
   3adc0:	bl	27378 <fputs@plt+0x15fc4>
   3adc4:	sub	sp, fp, #16
   3adc8:	pop	{r4, r5, r6, r7, fp, pc}
   3adcc:	sub	r0, r2, r0
   3add0:	ldr	r2, [sp, #64]	; 0x40
   3add4:	add	r0, r2, r0
   3add8:	add	r2, sp, #8
   3addc:	bl	391d0 <fputs@plt+0x27e1c>
   3ade0:	ldr	r0, [sp, #8]
   3ade4:	ldr	r1, [sp, #12]
   3ade8:	strd	r0, [r4]
   3adec:	add	r0, sp, #48	; 0x30
   3adf0:	bl	18570 <fputs@plt+0x71bc>
   3adf4:	mov	r0, #0
   3adf8:	sub	sp, fp, #16
   3adfc:	pop	{r4, r5, r6, r7, fp, pc}
   3ae00:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3ae04:	add	fp, sp, #24
   3ae08:	sub	sp, sp, #56	; 0x38
   3ae0c:	mov	r9, r3
   3ae10:	mov	r8, r2
   3ae14:	mov	r7, r0
   3ae18:	mov	r4, #0
   3ae1c:	str	r4, [fp, #-28]	; 0xffffffe4
   3ae20:	str	r4, [fp, #-32]	; 0xffffffe0
   3ae24:	ldr	r6, [r1, #16]
   3ae28:	sub	r1, fp, #32
   3ae2c:	mov	r0, r6
   3ae30:	bl	2db44 <fputs@plt+0x1c790>
   3ae34:	ldr	r5, [fp, #-32]	; 0xffffffe0
   3ae38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3ae3c:	subs	r1, r5, #1
   3ae40:	sbc	r0, r0, #0
   3ae44:	mvn	r2, #-2147483648	; 0x80000000
   3ae48:	subs	r1, r1, r2
   3ae4c:	sbcs	r0, r0, #0
   3ae50:	bcc	3ae6c <fputs@plt+0x29ab8>
   3ae54:	str	r4, [r9]
   3ae58:	movw	r0, #6870	; 0x1ad6
   3ae5c:	movt	r0, #1
   3ae60:	bl	27378 <fputs@plt+0x15fc4>
   3ae64:	sub	sp, fp, #24
   3ae68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ae6c:	add	r4, sp, #8
   3ae70:	mov	r0, r4
   3ae74:	mov	r1, r7
   3ae78:	mov	r2, #0
   3ae7c:	bl	3b9cc <fputs@plt+0x2a618>
   3ae80:	str	r4, [sp]
   3ae84:	mov	r0, r6
   3ae88:	mov	r1, #0
   3ae8c:	mov	r2, r5
   3ae90:	mov	r3, #1
   3ae94:	bl	3910c <fputs@plt+0x27d58>
   3ae98:	cmp	r0, #0
   3ae9c:	beq	3aea8 <fputs@plt+0x29af4>
   3aea0:	sub	sp, fp, #24
   3aea4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3aea8:	ldr	r0, [sp, #20]
   3aeac:	ldr	r1, [sp, #24]
   3aeb0:	mov	r2, r8
   3aeb4:	bl	3dab4 <fputs@plt+0x2c700>
   3aeb8:	str	r0, [r9]
   3aebc:	add	r0, sp, #8
   3aec0:	bl	18570 <fputs@plt+0x71bc>
   3aec4:	mov	r0, #0
   3aec8:	sub	sp, fp, #24
   3aecc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3aed0:	push	{r4, r5, r6, sl, fp, lr}
   3aed4:	add	fp, sp, #16
   3aed8:	mov	r4, r2
   3aedc:	mov	r5, r1
   3aee0:	mov	r6, r0
   3aee4:	bl	16f30 <fputs@plt+0x5b7c>
   3aee8:	mov	r0, r6
   3aeec:	mov	r1, r5
   3aef0:	mov	r2, r4
   3aef4:	pop	{r4, r5, r6, sl, fp, lr}
   3aef8:	b	43010 <fputs@plt+0x31c5c>
   3aefc:	push	{fp, lr}
   3af00:	mov	fp, sp
   3af04:	ldr	r0, [r0, #16]
   3af08:	add	r0, r0, r1, lsl #4
   3af0c:	ldr	ip, [r0, #12]
   3af10:	ldr	r1, [ip, #16]
   3af14:	cmp	r1, #0
   3af18:	beq	3af38 <fputs@plt+0x29b84>
   3af1c:	ldr	lr, [r1, #8]
   3af20:	ldr	r0, [lr, #28]
   3af24:	cmp	r0, r2
   3af28:	streq	r3, [lr, #28]
   3af2c:	ldr	r1, [r1]
   3af30:	cmp	r1, #0
   3af34:	bne	3af1c <fputs@plt+0x29b68>
   3af38:	ldr	r0, [ip, #32]
   3af3c:	cmp	r0, #0
   3af40:	popeq	{fp, pc}
   3af44:	ldr	ip, [r0, #8]
   3af48:	ldr	r1, [ip, #44]	; 0x2c
   3af4c:	cmp	r1, r2
   3af50:	streq	r3, [ip, #44]	; 0x2c
   3af54:	ldr	r0, [r0]
   3af58:	b	3af3c <fputs@plt+0x29b88>
   3af5c:	push	{r4, r5, r6, r7, fp, lr}
   3af60:	add	fp, sp, #16
   3af64:	sub	sp, sp, #8
   3af68:	mov	r4, r2
   3af6c:	mov	r5, r1
   3af70:	mov	r7, r0
   3af74:	ldr	r6, [r0, #4]
   3af78:	bl	16f30 <fputs@plt+0x5b7c>
   3af7c:	mov	r0, r6
   3af80:	mov	r1, r5
   3af84:	mov	r2, #0
   3af88:	bl	2d758 <fputs@plt+0x1c3a4>
   3af8c:	cmp	r0, #0
   3af90:	subne	sp, fp, #16
   3af94:	popne	{r4, r5, r6, r7, fp, pc}
   3af98:	mov	r0, #1
   3af9c:	str	r0, [sp]
   3afa0:	mov	r0, r7
   3afa4:	mov	r2, #0
   3afa8:	mov	r3, #0
   3afac:	bl	3e350 <fputs@plt+0x2cf9c>
   3afb0:	mov	r0, r6
   3afb4:	mov	r1, r5
   3afb8:	mov	r2, #0
   3afbc:	mov	r3, r4
   3afc0:	sub	sp, fp, #16
   3afc4:	pop	{r4, r5, r6, r7, fp, lr}
   3afc8:	b	43240 <fputs@plt+0x31e8c>
   3afcc:	ldr	r2, [r0]
   3afd0:	ldr	r1, [r0, #52]	; 0x34
   3afd4:	mov	r0, r2
   3afd8:	mov	r2, #0
   3afdc:	b	3af5c <fputs@plt+0x29ba8>
   3afe0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3afe4:	add	fp, sp, #28
   3afe8:	sub	sp, sp, #12
   3afec:	mov	r6, r2
   3aff0:	mov	r5, r0
   3aff4:	ldr	r7, [r0]
   3aff8:	ldr	r4, [r0, #8]
   3affc:	ldr	r8, [r7, #16]
   3b000:	add	r0, r8, r4, lsl #4
   3b004:	ldr	r0, [r0, #12]
   3b008:	ldrh	r1, [r0, #78]	; 0x4e
   3b00c:	movw	r2, #65531	; 0xfffb
   3b010:	and	r1, r1, r2
   3b014:	strh	r1, [r0, #78]	; 0x4e
   3b018:	ldrb	r0, [r7, #69]	; 0x45
   3b01c:	cmp	r0, #0
   3b020:	beq	3b044 <fputs@plt+0x29c90>
   3b024:	ldr	r1, [r6]
   3b028:	mov	r0, r5
   3b02c:	mov	r2, #0
   3b030:	bl	43420 <fputs@plt+0x3206c>
   3b034:	mov	sl, #1
   3b038:	mov	r0, sl
   3b03c:	sub	sp, fp, #28
   3b040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b044:	mov	sl, #0
   3b048:	cmp	r6, #0
   3b04c:	beq	3b038 <fputs@plt+0x29c84>
   3b050:	ldr	r9, [r6, #4]
   3b054:	cmp	r9, #0
   3b058:	beq	3b0dc <fputs@plt+0x29d28>
   3b05c:	ldr	r0, [r6, #8]
   3b060:	movw	r1, #20320	; 0x4f60
   3b064:	movt	r1, #8
   3b068:	str	r0, [sp, #4]
   3b06c:	mov	r2, #7
   3b070:	bl	134ec <fputs@plt+0x2138>
   3b074:	cmp	r0, #0
   3b078:	beq	3b0f4 <fputs@plt+0x29d40>
   3b07c:	ldr	r1, [r6]
   3b080:	cmp	r1, #0
   3b084:	ldr	r0, [sp, #4]
   3b088:	beq	3b0e0 <fputs@plt+0x29d2c>
   3b08c:	cmp	r0, #0
   3b090:	ldrbne	r0, [r0]
   3b094:	cmpne	r0, #0
   3b098:	bne	3b0e0 <fputs@plt+0x29d2c>
   3b09c:	ldr	r2, [r8, r4, lsl #4]
   3b0a0:	mov	r0, r7
   3b0a4:	bl	43508 <fputs@plt+0x32154>
   3b0a8:	cmp	r0, #0
   3b0ac:	beq	3b038 <fputs@plt+0x29c84>
   3b0b0:	ldr	r2, [r6, #4]
   3b0b4:	add	r1, r0, #44	; 0x2c
   3b0b8:	mov	r0, r2
   3b0bc:	bl	4359c <fputs@plt+0x321e8>
   3b0c0:	cmp	r0, #0
   3b0c4:	bne	3b038 <fputs@plt+0x29c84>
   3b0c8:	ldr	r1, [r6]
   3b0cc:	movw	r2, #20328	; 0x4f68
   3b0d0:	movt	r2, #8
   3b0d4:	mov	r0, r5
   3b0d8:	b	3b0ec <fputs@plt+0x29d38>
   3b0dc:	ldr	r1, [r6]
   3b0e0:	mov	sl, #0
   3b0e4:	mov	r0, r5
   3b0e8:	mov	r2, #0
   3b0ec:	bl	43420 <fputs@plt+0x3206c>
   3b0f0:	b	3b038 <fputs@plt+0x29c84>
   3b0f4:	strb	r4, [r7, #148]	; 0x94
   3b0f8:	mov	r0, r9
   3b0fc:	bl	434dc <fputs@plt+0x32128>
   3b100:	str	r0, [r7, #144]	; 0x90
   3b104:	mov	sl, #0
   3b108:	strb	sl, [r7, #150]	; 0x96
   3b10c:	ldr	r1, [r6, #8]
   3b110:	str	sl, [sp]
   3b114:	add	r3, sp, #8
   3b118:	mov	r0, r7
   3b11c:	mvn	r2, #0
   3b120:	bl	1beec <fputs@plt+0xab38>
   3b124:	strb	sl, [r7, #148]	; 0x94
   3b128:	ldr	r0, [r7, #52]	; 0x34
   3b12c:	cmp	r0, #0
   3b130:	beq	3b140 <fputs@plt+0x29d8c>
   3b134:	ldrb	r1, [r7, #150]	; 0x96
   3b138:	cmp	r1, #0
   3b13c:	beq	3b14c <fputs@plt+0x29d98>
   3b140:	ldr	r0, [sp, #8]
   3b144:	bl	181e8 <fputs@plt+0x6e34>
   3b148:	b	3b038 <fputs@plt+0x29c84>
   3b14c:	str	r0, [r5, #12]
   3b150:	cmp	r0, #9
   3b154:	beq	3b140 <fputs@plt+0x29d8c>
   3b158:	cmp	r0, #7
   3b15c:	bne	3b16c <fputs@plt+0x29db8>
   3b160:	mov	r0, r7
   3b164:	bl	19084 <fputs@plt+0x7cd0>
   3b168:	b	3b140 <fputs@plt+0x29d8c>
   3b16c:	uxtb	r0, r0
   3b170:	cmp	r0, #6
   3b174:	beq	3b140 <fputs@plt+0x29d8c>
   3b178:	ldr	r6, [r6]
   3b17c:	mov	r0, r7
   3b180:	bl	1bd24 <fputs@plt+0xa970>
   3b184:	mov	r2, r0
   3b188:	mov	r0, r5
   3b18c:	mov	r1, r6
   3b190:	bl	43420 <fputs@plt+0x3206c>
   3b194:	b	3b140 <fputs@plt+0x29d8c>
   3b198:	push	{r4, r5, r6, sl, fp, lr}
   3b19c:	add	fp, sp, #16
   3b1a0:	sub	sp, sp, #16
   3b1a4:	mov	r5, r1
   3b1a8:	mov	r4, r0
   3b1ac:	ldr	r0, [r0, #16]
   3b1b0:	add	r0, r0, r1, lsl #4
   3b1b4:	ldr	r0, [r0, #12]
   3b1b8:	ldr	r6, [r0, #32]
   3b1bc:	cmp	r6, #0
   3b1c0:	beq	3b1d8 <fputs@plt+0x29e24>
   3b1c4:	ldr	r0, [r6, #8]
   3b1c8:	bl	43820 <fputs@plt+0x3246c>
   3b1cc:	ldr	r6, [r6]
   3b1d0:	cmp	r6, #0
   3b1d4:	bne	3b1c4 <fputs@plt+0x29e10>
   3b1d8:	str	r4, [sp, #8]
   3b1dc:	ldr	r0, [r4, #16]
   3b1e0:	ldr	r2, [r0, r5, lsl #4]
   3b1e4:	str	r2, [sp, #12]
   3b1e8:	movw	r1, #20412	; 0x4fbc
   3b1ec:	movt	r1, #8
   3b1f0:	mov	r0, r4
   3b1f4:	bl	1f6d0 <fputs@plt+0xe31c>
   3b1f8:	cmp	r0, #0
   3b1fc:	beq	3b268 <fputs@plt+0x29eb4>
   3b200:	ldr	r2, [sp, #12]
   3b204:	movw	r1, #20384	; 0x4fa0
   3b208:	movt	r1, #8
   3b20c:	mov	r0, r4
   3b210:	bl	1a96c <fputs@plt+0x95b8>
   3b214:	cmp	r0, #0
   3b218:	beq	3b258 <fputs@plt+0x29ea4>
   3b21c:	mov	r5, r0
   3b220:	mov	r0, #0
   3b224:	str	r0, [sp]
   3b228:	movw	r2, #14508	; 0x38ac
   3b22c:	movt	r2, #4
   3b230:	add	r3, sp, #8
   3b234:	mov	r0, r4
   3b238:	mov	r1, r5
   3b23c:	bl	1b934 <fputs@plt+0xa580>
   3b240:	mov	r6, r0
   3b244:	mov	r0, r4
   3b248:	mov	r1, r5
   3b24c:	bl	13cb4 <fputs@plt+0x2900>
   3b250:	cmp	r6, #7
   3b254:	bne	3b26c <fputs@plt+0x29eb8>
   3b258:	mov	r0, r4
   3b25c:	bl	19084 <fputs@plt+0x7cd0>
   3b260:	mov	r6, #7
   3b264:	b	3b26c <fputs@plt+0x29eb8>
   3b268:	mov	r6, #1
   3b26c:	mov	r0, r6
   3b270:	sub	sp, fp, #16
   3b274:	pop	{r4, r5, r6, sl, fp, pc}
   3b278:	push	{r4, sl, fp, lr}
   3b27c:	add	fp, sp, #8
   3b280:	mov	r4, r0
   3b284:	ldr	r0, [r0, #16]
   3b288:	add	r0, r0, r1, lsl #4
   3b28c:	ldr	r0, [r0, #12]
   3b290:	add	r0, r0, #8
   3b294:	mov	r1, r2
   3b298:	mov	r2, #0
   3b29c:	bl	43c54 <fputs@plt+0x328a0>
   3b2a0:	mov	r1, r0
   3b2a4:	mov	r0, r4
   3b2a8:	bl	13ae8 <fputs@plt+0x2734>
   3b2ac:	ldr	r0, [r4, #24]
   3b2b0:	orr	r0, r0, #2
   3b2b4:	str	r0, [r4, #24]
   3b2b8:	pop	{r4, sl, fp, pc}
   3b2bc:	push	{r4, sl, fp, lr}
   3b2c0:	add	fp, sp, #8
   3b2c4:	mov	r4, r0
   3b2c8:	ldr	r0, [r0, #16]
   3b2cc:	add	r0, r0, r1, lsl #4
   3b2d0:	ldr	r0, [r0, #12]
   3b2d4:	add	r0, r0, #24
   3b2d8:	mov	r1, r2
   3b2dc:	mov	r2, #0
   3b2e0:	bl	43c54 <fputs@plt+0x328a0>
   3b2e4:	cmp	r0, #0
   3b2e8:	beq	3b32c <fputs@plt+0x29f78>
   3b2ec:	mov	r1, r0
   3b2f0:	ldr	r2, [r0, #12]
   3b2f4:	ldr	r0, [r2, #8]!
   3b2f8:	cmp	r0, r1
   3b2fc:	beq	3b31c <fputs@plt+0x29f68>
   3b300:	cmp	r0, #0
   3b304:	beq	3b324 <fputs@plt+0x29f70>
   3b308:	mov	r2, r0
   3b30c:	ldr	r0, [r0, #20]
   3b310:	cmp	r0, r1
   3b314:	bne	3b300 <fputs@plt+0x29f4c>
   3b318:	add	r2, r2, #20
   3b31c:	ldr	r0, [r1, #20]
   3b320:	str	r0, [r2]
   3b324:	mov	r0, r4
   3b328:	bl	43f18 <fputs@plt+0x32b64>
   3b32c:	ldr	r0, [r4, #24]
   3b330:	orr	r0, r0, #2
   3b334:	str	r0, [r4, #24]
   3b338:	pop	{r4, sl, fp, pc}
   3b33c:	push	{r4, r5, fp, lr}
   3b340:	add	fp, sp, #8
   3b344:	mov	r4, r0
   3b348:	ldr	r0, [r0, #16]
   3b34c:	add	r0, r0, r1, lsl #4
   3b350:	ldr	r0, [r0, #12]
   3b354:	add	r0, r0, #40	; 0x28
   3b358:	mov	r1, r2
   3b35c:	mov	r2, #0
   3b360:	bl	43c54 <fputs@plt+0x328a0>
   3b364:	cmp	r0, #0
   3b368:	popeq	{r4, r5, fp, pc}
   3b36c:	mov	r5, r0
   3b370:	ldr	r0, [r0, #20]
   3b374:	ldr	r1, [r5, #24]
   3b378:	cmp	r0, r1
   3b37c:	bne	3b3a8 <fputs@plt+0x29ff4>
   3b380:	mov	r0, r5
   3b384:	bl	442f4 <fputs@plt+0x32f40>
   3b388:	add	r1, r0, #60	; 0x3c
   3b38c:	mov	r0, r1
   3b390:	ldr	r2, [r1]
   3b394:	add	r1, r2, #32
   3b398:	cmp	r2, r5
   3b39c:	bne	3b38c <fputs@plt+0x29fd8>
   3b3a0:	ldr	r1, [r1]
   3b3a4:	str	r1, [r0]
   3b3a8:	mov	r0, r4
   3b3ac:	mov	r1, r5
   3b3b0:	bl	13a88 <fputs@plt+0x26d4>
   3b3b4:	ldr	r0, [r4, #24]
   3b3b8:	orr	r0, r0, #2
   3b3bc:	str	r0, [r4, #24]
   3b3c0:	pop	{r4, r5, fp, pc}
   3b3c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b3c8:	add	fp, sp, #28
   3b3cc:	sub	sp, sp, #196	; 0xc4
   3b3d0:	mov	r4, r3
   3b3d4:	mov	r6, r2
   3b3d8:	mov	r7, r1
   3b3dc:	ldr	r5, [r0, #4]
   3b3e0:	ldr	r1, [r5, #4]
   3b3e4:	ldr	r8, [r1, #24]
   3b3e8:	bl	16f30 <fputs@plt+0x5b7c>
   3b3ec:	str	r5, [fp, #-100]	; 0xffffff9c
   3b3f0:	ldr	r0, [r5]
   3b3f4:	str	r0, [fp, #-96]	; 0xffffffa0
   3b3f8:	mov	r0, r5
   3b3fc:	bl	2c904 <fputs@plt+0x1b550>
   3b400:	sub	r1, fp, #100	; 0x64
   3b404:	vmov.i32	q8, #0	; 0x00000000
   3b408:	add	r2, r1, #20
   3b40c:	vst1.32	{d16-d17}, [r2]
   3b410:	str	r0, [fp, #-88]	; 0xffffffa8
   3b414:	str	r4, [fp, #-84]	; 0xffffffac
   3b418:	mov	r0, #0
   3b41c:	str	r0, [fp, #-92]	; 0xffffffa4
   3b420:	str	r0, [fp, #-32]	; 0xffffffe0
   3b424:	str	r0, [fp, #-64]	; 0xffffffc0
   3b428:	movw	r0, #51712	; 0xca00
   3b42c:	movt	r0, #15258	; 0x3b9a
   3b430:	str	r0, [sp]
   3b434:	add	r4, r1, #40	; 0x28
   3b438:	add	r2, sp, #24
   3b43c:	mov	r0, r4
   3b440:	mov	r1, #0
   3b444:	mov	r3, #100	; 0x64
   3b448:	bl	143f0 <fputs@plt+0x303c>
   3b44c:	mov	r0, #1
   3b450:	strb	r0, [fp, #-35]	; 0xffffffdd
   3b454:	ldr	r1, [fp, #-88]	; 0xffffffa8
   3b458:	cmp	r1, #0
   3b45c:	beq	3b684 <fputs@plt+0x2a2d0>
   3b460:	add	r0, r0, r1, lsr #3
   3b464:	mov	r1, #0
   3b468:	bl	167c0 <fputs@plt+0x540c>
   3b46c:	str	r0, [fp, #-92]	; 0xffffffa4
   3b470:	cmp	r0, #0
   3b474:	beq	3b67c <fputs@plt+0x2a2c8>
   3b478:	ldr	r0, [r5, #32]
   3b47c:	bl	2842c <fputs@plt+0x17078>
   3b480:	str	r0, [fp, #-32]	; 0xffffffe0
   3b484:	cmp	r0, #0
   3b488:	beq	3b67c <fputs@plt+0x2a2c8>
   3b48c:	str	r8, [sp, #8]
   3b490:	str	r4, [sp, #12]
   3b494:	ldr	r0, [r5, #32]
   3b498:	movw	r1, #37800	; 0x93a8
   3b49c:	movt	r1, #9
   3b4a0:	ldr	r1, [r1]
   3b4a4:	udiv	r0, r1, r0
   3b4a8:	add	r1, r0, #1
   3b4ac:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3b4b0:	cmp	r1, r0
   3b4b4:	subls	r0, fp, #100	; 0x64
   3b4b8:	blls	44304 <fputs@plt+0x32f50>
   3b4bc:	movw	r0, #20458	; 0x4fea
   3b4c0:	movt	r0, #8
   3b4c4:	str	r0, [fp, #-72]	; 0xffffffb8
   3b4c8:	ldr	r0, [r5, #12]
   3b4cc:	ldr	r4, [r0, #56]	; 0x38
   3b4d0:	add	r0, r4, #32
   3b4d4:	bl	244dc <fputs@plt+0x13128>
   3b4d8:	mov	r8, r0
   3b4dc:	add	r0, r4, #36	; 0x24
   3b4e0:	bl	244dc <fputs@plt+0x13128>
   3b4e4:	mov	r3, r0
   3b4e8:	sub	r0, fp, #100	; 0x64
   3b4ec:	mov	r1, #1
   3b4f0:	mov	r2, r8
   3b4f4:	bl	44320 <fputs@plt+0x32f6c>
   3b4f8:	mov	r0, #0
   3b4fc:	str	r0, [fp, #-72]	; 0xffffffb8
   3b500:	ldr	r0, [r5, #4]
   3b504:	ldr	r1, [r0, #24]
   3b508:	bic	r1, r1, #268435456	; 0x10000000
   3b50c:	str	r1, [r0, #24]
   3b510:	cmp	r6, #1
   3b514:	blt	3b598 <fputs@plt+0x2a1e4>
   3b518:	ldr	r0, [fp, #-84]	; 0xffffffac
   3b51c:	cmp	r0, #0
   3b520:	beq	3b598 <fputs@plt+0x2a1e4>
   3b524:	mov	r9, #0
   3b528:	sub	r4, fp, #100	; 0x64
   3b52c:	mvn	sl, #0
   3b530:	add	r8, sp, #16
   3b534:	ldr	r1, [r7, r9, lsl #2]
   3b538:	cmp	r1, #0
   3b53c:	beq	3b580 <fputs@plt+0x2a1cc>
   3b540:	cmp	r1, #2
   3b544:	blt	3b564 <fputs@plt+0x2a1b0>
   3b548:	ldrb	r0, [r5, #17]
   3b54c:	cmp	r0, #0
   3b550:	beq	3b564 <fputs@plt+0x2a1b0>
   3b554:	mov	r0, r4
   3b558:	mov	r2, #1
   3b55c:	mov	r3, #0
   3b560:	bl	4456c <fputs@plt+0x331b8>
   3b564:	ldr	r1, [r7, r9, lsl #2]
   3b568:	str	sl, [sp]
   3b56c:	mvn	r0, #-2147483648	; 0x80000000
   3b570:	str	r0, [sp, #4]
   3b574:	mov	r0, r4
   3b578:	mov	r2, r8
   3b57c:	bl	44614 <fputs@plt+0x33260>
   3b580:	add	r9, r9, #1
   3b584:	cmp	r9, r6
   3b588:	bge	3b598 <fputs@plt+0x2a1e4>
   3b58c:	ldr	r0, [fp, #-84]	; 0xffffffac
   3b590:	cmp	r0, #0
   3b594:	bne	3b534 <fputs@plt+0x2a180>
   3b598:	ldr	r0, [r5, #4]
   3b59c:	ldr	r1, [sp, #8]
   3b5a0:	str	r1, [r0, #24]
   3b5a4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3b5a8:	cmp	r0, #0
   3b5ac:	ldr	r4, [sp, #12]
   3b5b0:	ldrne	r0, [fp, #-84]	; 0xffffffac
   3b5b4:	cmpne	r0, #0
   3b5b8:	beq	3b684 <fputs@plt+0x2a2d0>
   3b5bc:	mov	r6, #1
   3b5c0:	sub	r7, fp, #100	; 0x64
   3b5c4:	movw	r8, #20474	; 0x4ffa
   3b5c8:	movt	r8, #8
   3b5cc:	movw	r9, #20496	; 0x5010
   3b5d0:	movt	r9, #8
   3b5d4:	mov	r0, r7
   3b5d8:	mov	r1, r6
   3b5dc:	bl	44d10 <fputs@plt+0x3395c>
   3b5e0:	cmp	r0, #0
   3b5e4:	bne	3b618 <fputs@plt+0x2a264>
   3b5e8:	mov	r0, r5
   3b5ec:	mov	r1, r6
   3b5f0:	bl	2d644 <fputs@plt+0x1c290>
   3b5f4:	cmp	r6, r0
   3b5f8:	bne	3b608 <fputs@plt+0x2a254>
   3b5fc:	ldrb	r0, [r5, #17]
   3b600:	cmp	r0, #0
   3b604:	bne	3b618 <fputs@plt+0x2a264>
   3b608:	mov	r0, r7
   3b60c:	mov	r1, r8
   3b610:	mov	r2, r6
   3b614:	bl	44d28 <fputs@plt+0x33974>
   3b618:	mov	r0, r7
   3b61c:	mov	r1, r6
   3b620:	bl	44d10 <fputs@plt+0x3395c>
   3b624:	cmp	r0, #0
   3b628:	beq	3b65c <fputs@plt+0x2a2a8>
   3b62c:	mov	r0, r5
   3b630:	mov	r1, r6
   3b634:	bl	2d644 <fputs@plt+0x1c290>
   3b638:	cmp	r6, r0
   3b63c:	bne	3b65c <fputs@plt+0x2a2a8>
   3b640:	ldrb	r0, [r5, #17]
   3b644:	cmp	r0, #0
   3b648:	beq	3b65c <fputs@plt+0x2a2a8>
   3b64c:	mov	r0, r7
   3b650:	mov	r1, r9
   3b654:	mov	r2, r6
   3b658:	bl	44d28 <fputs@plt+0x33974>
   3b65c:	add	r6, r6, #1
   3b660:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3b664:	cmp	r6, r0
   3b668:	bhi	3b684 <fputs@plt+0x2a2d0>
   3b66c:	ldr	r0, [fp, #-84]	; 0xffffffac
   3b670:	cmp	r0, #0
   3b674:	bne	3b5d4 <fputs@plt+0x2a220>
   3b678:	b	3b684 <fputs@plt+0x2a2d0>
   3b67c:	mov	r0, #1
   3b680:	str	r0, [fp, #-76]	; 0xffffffb4
   3b684:	ldr	r5, [fp, #8]
   3b688:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b68c:	bl	24938 <fputs@plt+0x13584>
   3b690:	ldr	r0, [fp, #-92]	; 0xffffffa4
   3b694:	bl	14168 <fputs@plt+0x2db4>
   3b698:	ldr	r0, [fp, #-76]	; 0xffffffb4
   3b69c:	cmp	r0, #0
   3b6a0:	beq	3b6bc <fputs@plt+0x2a308>
   3b6a4:	mov	r0, r4
   3b6a8:	bl	208fc <fputs@plt+0xf548>
   3b6ac:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3b6b0:	add	r0, r0, #1
   3b6b4:	str	r0, [fp, #-80]	; 0xffffffb0
   3b6b8:	b	3b6c0 <fputs@plt+0x2a30c>
   3b6bc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3b6c0:	str	r0, [r5]
   3b6c4:	cmp	r0, #0
   3b6c8:	bne	3b6d4 <fputs@plt+0x2a320>
   3b6cc:	mov	r0, r4
   3b6d0:	bl	208fc <fputs@plt+0xf548>
   3b6d4:	mov	r0, r4
   3b6d8:	bl	15770 <fputs@plt+0x43bc>
   3b6dc:	sub	sp, fp, #28
   3b6e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b6e4:	push	{r4, r5, r6, sl, fp, lr}
   3b6e8:	add	fp, sp, #16
   3b6ec:	mov	r4, r0
   3b6f0:	ldr	r5, [r0, #32]
   3b6f4:	bl	18570 <fputs@plt+0x71bc>
   3b6f8:	mov	r6, #0
   3b6fc:	mov	r0, r5
   3b700:	mov	r2, #64	; 0x40
   3b704:	mov	r3, #0
   3b708:	bl	209ac <fputs@plt+0xf5f8>
   3b70c:	mov	r1, r0
   3b710:	str	r0, [r4, #20]
   3b714:	ldrb	r0, [r5, #69]	; 0x45
   3b718:	cmp	r0, #0
   3b71c:	strne	r6, [r4, #24]
   3b720:	movne	r0, #1
   3b724:	strhne	r0, [r4, #8]
   3b728:	popne	{r4, r5, r6, sl, fp, pc}
   3b72c:	mov	r0, r5
   3b730:	bl	20534 <fputs@plt+0xf180>
   3b734:	mov	r2, r0
   3b738:	str	r0, [r4, #24]
   3b73c:	ldr	r1, [r4, #20]
   3b740:	mov	r0, r5
   3b744:	bl	44f58 <fputs@plt+0x33ba4>
   3b748:	str	r0, [r4]
   3b74c:	mov	r0, #32
   3b750:	strh	r0, [r4, #8]
   3b754:	pop	{r4, r5, r6, sl, fp, pc}
   3b758:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   3b75c:	add	fp, sp, #24
   3b760:	mov	r5, r3
   3b764:	mov	r6, r2
   3b768:	mov	r4, r0
   3b76c:	bl	44f98 <fputs@plt+0x33be4>
   3b770:	cmp	r0, #0
   3b774:	popeq	{r4, r5, r6, r8, r9, sl, fp, pc}
   3b778:	mov	r1, #0
   3b77c:	str	r6, [r0]
   3b780:	str	r5, [r0, #4]
   3b784:	str	r1, [r0, #8]
   3b788:	ldr	r1, [r4, #12]
   3b78c:	cmp	r1, #0
   3b790:	beq	3b7c4 <fputs@plt+0x2a410>
   3b794:	ldrh	r2, [r4, #26]
   3b798:	tst	r2, #1
   3b79c:	beq	3b7b8 <fputs@plt+0x2a404>
   3b7a0:	ldrd	r8, [r1]
   3b7a4:	subs	r3, r8, r6
   3b7a8:	sbcs	r3, r9, r5
   3b7ac:	movwge	r3, #65534	; 0xfffe
   3b7b0:	andge	r2, r2, r3
   3b7b4:	strhge	r2, [r4, #26]
   3b7b8:	str	r0, [r1, #8]
   3b7bc:	str	r0, [r4, #12]
   3b7c0:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   3b7c4:	str	r0, [r4, #8]
   3b7c8:	str	r0, [r4, #12]
   3b7cc:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   3b7d0:	push	{r4, r5, fp, lr}
   3b7d4:	add	fp, sp, #8
   3b7d8:	mov	r5, r1
   3b7dc:	mov	r4, r0
   3b7e0:	ldrb	r0, [r0, #26]
   3b7e4:	tst	r0, #2
   3b7e8:	moveq	r0, r4
   3b7ec:	bleq	45008 <fputs@plt+0x33c54>
   3b7f0:	ldr	r0, [r4, #8]
   3b7f4:	cmp	r0, #0
   3b7f8:	moveq	r5, #0
   3b7fc:	moveq	r0, r5
   3b800:	popeq	{r4, r5, fp, pc}
   3b804:	ldm	r0, {r2, r3}
   3b808:	strd	r2, [r5]
   3b80c:	ldr	r0, [r0, #8]
   3b810:	str	r0, [r4, #8]
   3b814:	mov	r5, #1
   3b818:	cmp	r0, #0
   3b81c:	beq	3b828 <fputs@plt+0x2a474>
   3b820:	mov	r0, r5
   3b824:	pop	{r4, r5, fp, pc}
   3b828:	mov	r0, r4
   3b82c:	bl	3106c <fputs@plt+0x1fcb8>
   3b830:	mov	r0, r5
   3b834:	pop	{r4, r5, fp, pc}
   3b838:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b83c:	add	fp, sp, #28
   3b840:	sub	sp, sp, #12
   3b844:	mov	r4, r3
   3b848:	mov	r5, r2
   3b84c:	mov	r6, r0
   3b850:	ldr	r0, [r0, #28]
   3b854:	cmp	r0, r1
   3b858:	beq	3b948 <fputs@plt+0x2a594>
   3b85c:	mov	sl, r1
   3b860:	ldr	r7, [r6, #8]
   3b864:	cmp	r7, #0
   3b868:	beq	3b944 <fputs@plt+0x2a590>
   3b86c:	ldrb	r0, [r6, #26]
   3b870:	add	r8, r6, #20
   3b874:	tst	r0, #1
   3b878:	bne	3b888 <fputs@plt+0x2a4d4>
   3b87c:	mov	r0, r7
   3b880:	bl	4503c <fputs@plt+0x33c88>
   3b884:	mov	r7, r0
   3b888:	ldr	r0, [r8]
   3b88c:	cmp	r0, #0
   3b890:	beq	3b8e4 <fputs@plt+0x2a530>
   3b894:	str	sl, [sp]
   3b898:	add	sl, sp, #4
   3b89c:	mov	r9, #0
   3b8a0:	mov	r8, r0
   3b8a4:	ldr	r0, [r0, #12]
   3b8a8:	cmp	r0, #0
   3b8ac:	beq	3b91c <fputs@plt+0x2a568>
   3b8b0:	add	r1, sp, #8
   3b8b4:	mov	r2, sl
   3b8b8:	bl	45214 <fputs@plt+0x33e60>
   3b8bc:	str	r9, [r8, #12]
   3b8c0:	ldr	r0, [sp, #8]
   3b8c4:	mov	r1, r7
   3b8c8:	bl	450e0 <fputs@plt+0x33d2c>
   3b8cc:	mov	r7, r0
   3b8d0:	ldr	r0, [r8, #8]
   3b8d4:	cmp	r0, #0
   3b8d8:	bne	3b8a0 <fputs@plt+0x2a4ec>
   3b8dc:	add	r8, r8, #8
   3b8e0:	ldr	sl, [sp]
   3b8e4:	mov	r0, r6
   3b8e8:	bl	44f98 <fputs@plt+0x33be4>
   3b8ec:	str	r0, [r8]
   3b8f0:	cmp	r0, #0
   3b8f4:	beq	3b92c <fputs@plt+0x2a578>
   3b8f8:	mov	r9, r0
   3b8fc:	mov	r0, #0
   3b900:	str	r0, [r9]
   3b904:	str	r0, [r9, #4]
   3b908:	str	r0, [r9, #8]
   3b90c:	mov	r0, r7
   3b910:	bl	4519c <fputs@plt+0x33de8>
   3b914:	str	r0, [r9, #12]
   3b918:	b	3b92c <fputs@plt+0x2a578>
   3b91c:	mov	r0, r7
   3b920:	bl	4519c <fputs@plt+0x33de8>
   3b924:	str	r0, [r8, #12]
   3b928:	ldr	sl, [sp]
   3b92c:	mov	r0, #0
   3b930:	str	r0, [r6, #8]
   3b934:	str	r0, [r6, #12]
   3b938:	ldrh	r0, [r6, #26]
   3b93c:	orr	r0, r0, #1
   3b940:	strh	r0, [r6, #26]
   3b944:	str	sl, [r6, #28]
   3b948:	ldr	r1, [r6, #20]
   3b94c:	mov	r0, #0
   3b950:	cmp	r1, #0
   3b954:	bne	3b96c <fputs@plt+0x2a5b8>
   3b958:	sub	sp, fp, #28
   3b95c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b960:	ldr	r1, [r1, #8]
   3b964:	cmp	r1, #0
   3b968:	beq	3b958 <fputs@plt+0x2a5a4>
   3b96c:	ldr	r2, [r1, #12]
   3b970:	cmp	r2, #0
   3b974:	bne	3b98c <fputs@plt+0x2a5d8>
   3b978:	b	3b960 <fputs@plt+0x2a5ac>
   3b97c:	add	r2, r2, #8
   3b980:	ldr	r2, [r2]
   3b984:	cmp	r2, #0
   3b988:	beq	3b960 <fputs@plt+0x2a5ac>
   3b98c:	ldr	r6, [r2]
   3b990:	ldr	r3, [r2, #4]
   3b994:	subs	r7, r6, r5
   3b998:	sbcs	r7, r3, r4
   3b99c:	blt	3b97c <fputs@plt+0x2a5c8>
   3b9a0:	subs	r7, r5, r6
   3b9a4:	sbcs	r3, r4, r3
   3b9a8:	bge	3b9c0 <fputs@plt+0x2a60c>
   3b9ac:	add	r2, r2, #12
   3b9b0:	ldr	r2, [r2]
   3b9b4:	cmp	r2, #0
   3b9b8:	bne	3b98c <fputs@plt+0x2a5d8>
   3b9bc:	b	3b960 <fputs@plt+0x2a5ac>
   3b9c0:	mov	r0, #1
   3b9c4:	sub	sp, fp, #28
   3b9c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b9cc:	str	r1, [r0, #32]
   3b9d0:	strh	r2, [r0, #8]
   3b9d4:	mov	r1, #0
   3b9d8:	str	r1, [r0, #24]
   3b9dc:	bx	lr
   3b9e0:	mov	r1, r0
   3b9e4:	ldrb	r2, [r0, #17]
   3b9e8:	mov	r0, #0
   3b9ec:	cmp	r2, #2
   3b9f0:	bxhi	lr
   3b9f4:	ldr	r2, [r1, #68]	; 0x44
   3b9f8:	ldr	r2, [r2]
   3b9fc:	cmp	r2, #0
   3ba00:	beq	3ba18 <fputs@plt+0x2a664>
   3ba04:	ldrd	r2, [r1, #80]	; 0x50
   3ba08:	rsbs	r1, r2, #0
   3ba0c:	rscs	r1, r3, #0
   3ba10:	movge	r0, #1
   3ba14:	bx	lr
   3ba18:	mov	r0, #1
   3ba1c:	bx	lr
   3ba20:	push	{r4, r5, fp, lr}
   3ba24:	add	fp, sp, #8
   3ba28:	sub	sp, sp, #8
   3ba2c:	mov	r4, r0
   3ba30:	ldr	r0, [r0, #216]	; 0xd8
   3ba34:	cmp	r0, #0
   3ba38:	beq	3ba7c <fputs@plt+0x2a6c8>
   3ba3c:	mov	r0, r4
   3ba40:	bl	2c540 <fputs@plt+0x1b18c>
   3ba44:	mov	r5, r0
   3ba48:	cmp	r0, #0
   3ba4c:	bne	3bae0 <fputs@plt+0x2a72c>
   3ba50:	ldr	r3, [r4, #208]	; 0xd0
   3ba54:	ldr	r2, [r4, #160]	; 0xa0
   3ba58:	ldrb	r1, [r4, #10]
   3ba5c:	ldr	r0, [r4, #216]	; 0xd8
   3ba60:	bl	28620 <fputs@plt+0x1726c>
   3ba64:	mov	r5, r0
   3ba68:	mov	r0, #0
   3ba6c:	str	r0, [r4, #216]	; 0xd8
   3ba70:	mov	r0, r4
   3ba74:	bl	28370 <fputs@plt+0x16fbc>
   3ba78:	b	3bae0 <fputs@plt+0x2a72c>
   3ba7c:	mov	r0, #0
   3ba80:	str	r0, [sp, #4]
   3ba84:	mov	r0, r4
   3ba88:	mov	r1, #1
   3ba8c:	bl	278f0 <fputs@plt+0x1653c>
   3ba90:	cmp	r0, #0
   3ba94:	beq	3baa0 <fputs@plt+0x2a6ec>
   3ba98:	mov	r5, r0
   3ba9c:	b	3bae0 <fputs@plt+0x2a72c>
   3baa0:	ldr	r0, [r4]
   3baa4:	ldr	r1, [r4, #220]	; 0xdc
   3baa8:	add	r3, sp, #4
   3baac:	mov	r2, #0
   3bab0:	bl	2b180 <fputs@plt+0x19dcc>
   3bab4:	mov	r5, r0
   3bab8:	cmp	r0, #0
   3babc:	bne	3bad8 <fputs@plt+0x2a724>
   3bac0:	ldr	r0, [sp, #4]
   3bac4:	cmp	r0, #0
   3bac8:	beq	3bad8 <fputs@plt+0x2a724>
   3bacc:	mov	r0, r4
   3bad0:	bl	2c4d4 <fputs@plt+0x1b120>
   3bad4:	mov	r5, r0
   3bad8:	cmp	r5, #0
   3badc:	beq	3baec <fputs@plt+0x2a738>
   3bae0:	mov	r0, r5
   3bae4:	sub	sp, fp, #8
   3bae8:	pop	{r4, r5, fp, pc}
   3baec:	ldr	r0, [r4, #216]	; 0xd8
   3baf0:	cmp	r0, #0
   3baf4:	bne	3ba3c <fputs@plt+0x2a688>
   3baf8:	mov	r5, #0
   3bafc:	b	3bae0 <fputs@plt+0x2a72c>
   3bb00:	push	{r4, r5, r6, sl, fp, lr}
   3bb04:	add	fp, sp, #16
   3bb08:	mov	r4, r0
   3bb0c:	ldrb	r0, [r0, #5]
   3bb10:	ldrb	r2, [r4, #16]
   3bb14:	cmp	r2, #0
   3bb18:	cmpne	r1, #4
   3bb1c:	bne	3bb5c <fputs@plt+0x2a7a8>
   3bb20:	cmp	r0, r1
   3bb24:	beq	3bb64 <fputs@plt+0x2a7b0>
   3bb28:	strb	r1, [r4, #5]
   3bb2c:	tst	r1, #1
   3bb30:	bne	3bb48 <fputs@plt+0x2a794>
   3bb34:	and	r0, r0, #5
   3bb38:	cmp	r0, #1
   3bb3c:	ldrbeq	r0, [r4, #4]
   3bb40:	cmpeq	r0, #0
   3bb44:	beq	3bb6c <fputs@plt+0x2a7b8>
   3bb48:	cmp	r1, #2
   3bb4c:	ldreq	r0, [r4, #68]	; 0x44
   3bb50:	bleq	24908 <fputs@plt+0x13554>
   3bb54:	ldrb	r0, [r4, #5]
   3bb58:	pop	{r4, r5, r6, sl, fp, pc}
   3bb5c:	cmp	r1, #2
   3bb60:	beq	3bb20 <fputs@plt+0x2a76c>
   3bb64:	ldrb	r0, [r4, #5]
   3bb68:	pop	{r4, r5, r6, sl, fp, pc}
   3bb6c:	ldr	r0, [r4, #68]	; 0x44
   3bb70:	bl	24908 <fputs@plt+0x13554>
   3bb74:	ldrb	r0, [r4, #18]
   3bb78:	cmp	r0, #2
   3bb7c:	bcc	3bb98 <fputs@plt+0x2a7e4>
   3bb80:	ldr	r0, [r4]
   3bb84:	ldr	r1, [r4, #180]	; 0xb4
   3bb88:	mov	r2, #0
   3bb8c:	bl	28b80 <fputs@plt+0x177cc>
   3bb90:	ldrb	r0, [r4, #5]
   3bb94:	pop	{r4, r5, r6, sl, fp, pc}
   3bb98:	ldrb	r6, [r4, #17]
   3bb9c:	cmp	r6, #0
   3bba0:	beq	3bc00 <fputs@plt+0x2a84c>
   3bba4:	mov	r5, #0
   3bba8:	mov	r0, r6
   3bbac:	cmp	r0, #1
   3bbb0:	bne	3bbc4 <fputs@plt+0x2a810>
   3bbb4:	mov	r0, r4
   3bbb8:	mov	r1, #2
   3bbbc:	bl	278f0 <fputs@plt+0x1653c>
   3bbc0:	mov	r5, r0
   3bbc4:	cmp	r5, #0
   3bbc8:	bne	3bbe8 <fputs@plt+0x2a834>
   3bbcc:	ldr	r0, [r4]
   3bbd0:	ldr	r1, [r4, #180]	; 0xb4
   3bbd4:	mov	r2, #0
   3bbd8:	bl	28b80 <fputs@plt+0x177cc>
   3bbdc:	cmp	r6, #1
   3bbe0:	cmpeq	r5, #0
   3bbe4:	beq	3bc1c <fputs@plt+0x2a868>
   3bbe8:	cmp	r6, #0
   3bbec:	bne	3bb64 <fputs@plt+0x2a7b0>
   3bbf0:	mov	r0, r4
   3bbf4:	bl	2874c <fputs@plt+0x17398>
   3bbf8:	ldrb	r0, [r4, #5]
   3bbfc:	pop	{r4, r5, r6, sl, fp, pc}
   3bc00:	mov	r0, r4
   3bc04:	bl	2bc20 <fputs@plt+0x1a86c>
   3bc08:	mov	r5, r0
   3bc0c:	ldrb	r0, [r4, #17]
   3bc10:	cmp	r0, #1
   3bc14:	beq	3bbb4 <fputs@plt+0x2a800>
   3bc18:	b	3bbc4 <fputs@plt+0x2a810>
   3bc1c:	mov	r0, r4
   3bc20:	mov	r1, #1
   3bc24:	bl	29694 <fputs@plt+0x182e0>
   3bc28:	ldrb	r0, [r4, #5]
   3bc2c:	pop	{r4, r5, r6, sl, fp, pc}
   3bc30:	mov	r1, r0
   3bc34:	mov	r0, #0
   3bc38:	cmp	r1, #6
   3bc3c:	movwne	r0, #4852	; 0x12f4
   3bc40:	movtne	r0, #8
   3bc44:	ldrne	r0, [r0, r1, lsl #2]
   3bc48:	bx	lr
   3bc4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bc50:	add	fp, sp, #28
   3bc54:	sub	sp, sp, #28
   3bc58:	mov	r4, r1
   3bc5c:	mov	r7, r0
   3bc60:	ldrb	r0, [r1, #67]	; 0x43
   3bc64:	cmp	r0, #0
   3bc68:	beq	3bc84 <fputs@plt+0x2a8d0>
   3bc6c:	ldr	r0, [r4, #152]	; 0x98
   3bc70:	cmp	r0, #2
   3bc74:	blt	3bca0 <fputs@plt+0x2a8ec>
   3bc78:	movw	r2, #21206	; 0x52d6
   3bc7c:	movt	r2, #8
   3bc80:	b	3bc8c <fputs@plt+0x2a8d8>
   3bc84:	movw	r2, #21166	; 0x52ae
   3bc88:	movt	r2, #8
   3bc8c:	mov	r0, r7
   3bc90:	mov	r1, r4
   3bc94:	bl	452f0 <fputs@plt+0x33f3c>
   3bc98:	mov	r6, #1
   3bc9c:	b	3c05c <fputs@plt+0x2aca8>
   3bca0:	ldr	r0, [r4, #16]
   3bca4:	ldr	r9, [r4, #24]
   3bca8:	ldr	r1, [r4, #84]	; 0x54
   3bcac:	str	r1, [sp, #20]
   3bcb0:	ldr	r1, [r4, #88]	; 0x58
   3bcb4:	str	r1, [sp, #16]
   3bcb8:	movw	r1, #55295	; 0xd7ff
   3bcbc:	movt	r1, #65493	; 0xffd5
   3bcc0:	and	r1, r9, r1
   3bcc4:	orr	r1, r1, #10240	; 0x2800
   3bcc8:	orr	r1, r1, #2097152	; 0x200000
   3bccc:	ldr	r2, [r4, #180]	; 0xb4
   3bcd0:	str	r2, [sp, #12]
   3bcd4:	mov	r8, #0
   3bcd8:	str	r8, [r4, #180]	; 0xb4
   3bcdc:	str	r1, [r4, #24]
   3bce0:	ldr	r5, [r0, #4]
   3bce4:	mov	r0, r5
   3bce8:	bl	13a0c <fputs@plt+0x2658>
   3bcec:	bl	2cadc <fputs@plt+0x1b728>
   3bcf0:	str	r0, [sp, #8]
   3bcf4:	ldr	sl, [r4, #20]
   3bcf8:	mov	r0, r4
   3bcfc:	bl	23dc0 <fputs@plt+0x12a0c>
   3bd00:	movw	r1, #21281	; 0x5321
   3bd04:	movt	r1, #8
   3bd08:	movw	r2, #21249	; 0x5301
   3bd0c:	movt	r2, #8
   3bd10:	cmp	r0, #0
   3bd14:	moveq	r2, r1
   3bd18:	mov	r0, r4
   3bd1c:	mov	r1, r7
   3bd20:	bl	45324 <fputs@plt+0x33f70>
   3bd24:	mov	r6, r0
   3bd28:	ldr	r0, [r4, #20]
   3bd2c:	cmp	r0, sl
   3bd30:	ldrgt	r1, [r4, #16]
   3bd34:	addgt	r1, r1, r0, lsl #4
   3bd38:	subgt	r8, r1, #16
   3bd3c:	cmp	r6, #0
   3bd40:	bne	3c000 <fputs@plt+0x2ac4c>
   3bd44:	ldr	r1, [r4, #16]
   3bd48:	add	r0, r1, r0, lsl #4
   3bd4c:	ldr	sl, [r0, #-12]
   3bd50:	mov	r0, sl
   3bd54:	bl	453b4 <fputs@plt+0x34000>
   3bd58:	mov	r0, r5
   3bd5c:	bl	453e8 <fputs@plt+0x34034>
   3bd60:	str	r0, [sp, #4]
   3bd64:	movw	r2, #21305	; 0x5339
   3bd68:	movt	r2, #8
   3bd6c:	mov	r0, r4
   3bd70:	mov	r1, r7
   3bd74:	bl	45324 <fputs@plt+0x33f70>
   3bd78:	mov	r6, r0
   3bd7c:	cmp	r0, #0
   3bd80:	bne	3c000 <fputs@plt+0x2ac4c>
   3bd84:	movw	r2, #21338	; 0x535a
   3bd88:	movt	r2, #8
   3bd8c:	mov	r0, r4
   3bd90:	mov	r1, r7
   3bd94:	bl	45324 <fputs@plt+0x33f70>
   3bd98:	mov	r6, r0
   3bd9c:	cmp	r0, #0
   3bda0:	bne	3c000 <fputs@plt+0x2ac4c>
   3bda4:	mov	r0, r5
   3bda8:	mov	r1, #2
   3bdac:	bl	16f64 <fputs@plt+0x5bb0>
   3bdb0:	mov	r6, r0
   3bdb4:	cmp	r0, #0
   3bdb8:	bne	3c000 <fputs@plt+0x2ac4c>
   3bdbc:	mov	r0, r5
   3bdc0:	bl	13a0c <fputs@plt+0x2658>
   3bdc4:	bl	172b0 <fputs@plt+0x5efc>
   3bdc8:	cmp	r0, #5
   3bdcc:	moveq	r0, #0
   3bdd0:	streq	r0, [r4, #76]	; 0x4c
   3bdd4:	mov	r0, r5
   3bdd8:	bl	172a4 <fputs@plt+0x5ef0>
   3bddc:	mov	r1, r0
   3bde0:	mov	r0, sl
   3bde4:	ldr	r2, [sp, #4]
   3bde8:	mov	r3, #0
   3bdec:	bl	1ff5c <fputs@plt+0xeba8>
   3bdf0:	mov	r6, #7
   3bdf4:	cmp	r0, #0
   3bdf8:	bne	3c000 <fputs@plt+0x2ac4c>
   3bdfc:	ldr	r0, [sp, #8]
   3be00:	cmp	r0, #0
   3be04:	beq	3bfe4 <fputs@plt+0x2ac30>
   3be08:	ldrb	r0, [r4, #69]	; 0x45
   3be0c:	cmp	r0, #0
   3be10:	bne	3c000 <fputs@plt+0x2ac4c>
   3be14:	ldrsb	r1, [r4, #72]	; 0x48
   3be18:	cmp	r1, #0
   3be1c:	bge	3be2c <fputs@plt+0x2aa78>
   3be20:	mov	r0, r5
   3be24:	bl	4546c <fputs@plt+0x340b8>
   3be28:	mov	r1, r0
   3be2c:	mov	r0, sl
   3be30:	bl	45404 <fputs@plt+0x34050>
   3be34:	movw	r2, #21345	; 0x5361
   3be38:	movt	r2, #8
   3be3c:	mov	r0, r4
   3be40:	mov	r1, r7
   3be44:	bl	454a4 <fputs@plt+0x340f0>
   3be48:	mov	r6, r0
   3be4c:	cmp	r0, #0
   3be50:	bne	3c000 <fputs@plt+0x2ac4c>
   3be54:	movw	r2, #21493	; 0x53f5
   3be58:	movt	r2, #8
   3be5c:	mov	r0, r4
   3be60:	mov	r1, r7
   3be64:	bl	454a4 <fputs@plt+0x340f0>
   3be68:	mov	r6, r0
   3be6c:	cmp	r0, #0
   3be70:	bne	3c000 <fputs@plt+0x2ac4c>
   3be74:	movw	r2, #21597	; 0x545d
   3be78:	movt	r2, #8
   3be7c:	mov	r0, r4
   3be80:	mov	r1, r7
   3be84:	bl	454a4 <fputs@plt+0x340f0>
   3be88:	mov	r6, r0
   3be8c:	cmp	r0, #0
   3be90:	bne	3c000 <fputs@plt+0x2ac4c>
   3be94:	ldr	r0, [r4, #24]
   3be98:	orr	r0, r0, #134217728	; 0x8000000
   3be9c:	str	r0, [r4, #24]
   3bea0:	movw	r2, #21715	; 0x54d3
   3bea4:	movt	r2, #8
   3bea8:	mov	r0, r4
   3beac:	mov	r1, r7
   3beb0:	bl	454a4 <fputs@plt+0x340f0>
   3beb4:	mov	r6, r0
   3beb8:	ldr	r0, [r4, #24]
   3bebc:	bic	r0, r0, #134217728	; 0x8000000
   3bec0:	str	r0, [r4, #24]
   3bec4:	cmp	r6, #0
   3bec8:	bne	3c000 <fputs@plt+0x2ac4c>
   3becc:	movw	r2, #21911	; 0x5597
   3bed0:	movt	r2, #8
   3bed4:	mov	r0, r4
   3bed8:	mov	r1, r7
   3bedc:	bl	454a4 <fputs@plt+0x340f0>
   3bee0:	mov	r6, r0
   3bee4:	cmp	r0, #0
   3bee8:	bne	3c000 <fputs@plt+0x2ac4c>
   3beec:	movw	r2, #22024	; 0x5608
   3bef0:	movt	r2, #8
   3bef4:	mov	r0, r4
   3bef8:	mov	r1, r7
   3befc:	bl	454a4 <fputs@plt+0x340f0>
   3bf00:	mov	r6, r0
   3bf04:	cmp	r0, #0
   3bf08:	bne	3c000 <fputs@plt+0x2ac4c>
   3bf0c:	movw	r2, #22179	; 0x56a3
   3bf10:	movt	r2, #8
   3bf14:	mov	r0, r4
   3bf18:	mov	r1, r7
   3bf1c:	bl	45324 <fputs@plt+0x33f70>
   3bf20:	mov	r6, r0
   3bf24:	cmp	r0, #0
   3bf28:	bne	3c000 <fputs@plt+0x2ac4c>
   3bf2c:	str	sl, [sp, #8]
   3bf30:	mov	r7, #0
   3bf34:	movw	sl, #4876	; 0x130c
   3bf38:	movt	sl, #8
   3bf3c:	ldrb	r6, [sl, r7]!
   3bf40:	mov	r0, r5
   3bf44:	mov	r1, r6
   3bf48:	add	r2, sp, #24
   3bf4c:	bl	1723c <fputs@plt+0x5e88>
   3bf50:	ldrb	r0, [sl, #1]
   3bf54:	ldr	r1, [sp, #24]
   3bf58:	add	r2, r1, r0
   3bf5c:	ldr	r0, [sp, #8]
   3bf60:	mov	r1, r6
   3bf64:	bl	1788c <fputs@plt+0x64d8>
   3bf68:	cmp	r0, #0
   3bf6c:	bne	3bfdc <fputs@plt+0x2ac28>
   3bf70:	add	r7, r7, #2
   3bf74:	cmp	r7, #9
   3bf78:	bls	3bf34 <fputs@plt+0x2ab80>
   3bf7c:	mov	r0, r5
   3bf80:	ldr	r1, [sp, #8]
   3bf84:	bl	4554c <fputs@plt+0x34198>
   3bf88:	mov	r6, r0
   3bf8c:	cmp	r0, #0
   3bf90:	bne	3c000 <fputs@plt+0x2ac4c>
   3bf94:	ldr	r0, [sp, #8]
   3bf98:	bl	453b4 <fputs@plt+0x34000>
   3bf9c:	mov	r6, r0
   3bfa0:	cmp	r0, #0
   3bfa4:	bne	3c000 <fputs@plt+0x2ac4c>
   3bfa8:	ldr	r6, [sp, #8]
   3bfac:	mov	r0, r6
   3bfb0:	bl	4546c <fputs@plt+0x340b8>
   3bfb4:	mov	r1, r0
   3bfb8:	mov	r0, r5
   3bfbc:	bl	45404 <fputs@plt+0x34050>
   3bfc0:	mov	r0, r6
   3bfc4:	bl	172a4 <fputs@plt+0x5ef0>
   3bfc8:	mov	r1, r0
   3bfcc:	mov	r0, r5
   3bfd0:	ldr	r2, [sp, #4]
   3bfd4:	mov	r3, #1
   3bfd8:	bl	1ff5c <fputs@plt+0xeba8>
   3bfdc:	mov	r6, r0
   3bfe0:	b	3c000 <fputs@plt+0x2ac4c>
   3bfe4:	ldr	r1, [r4, #76]	; 0x4c
   3bfe8:	mov	r0, sl
   3bfec:	ldr	r2, [sp, #4]
   3bff0:	mov	r3, #0
   3bff4:	bl	1ff5c <fputs@plt+0xeba8>
   3bff8:	cmp	r0, #0
   3bffc:	beq	3be08 <fputs@plt+0x2aa54>
   3c000:	str	r9, [r4, #24]
   3c004:	ldr	r0, [sp, #20]
   3c008:	str	r0, [r4, #84]	; 0x54
   3c00c:	ldr	r0, [sp, #16]
   3c010:	str	r0, [r4, #88]	; 0x58
   3c014:	ldr	r0, [sp, #12]
   3c018:	str	r0, [r4, #180]	; 0xb4
   3c01c:	mov	r7, #1
   3c020:	mov	r0, r5
   3c024:	mvn	r1, #0
   3c028:	mvn	r2, #0
   3c02c:	mov	r3, #1
   3c030:	bl	1ff5c <fputs@plt+0xeba8>
   3c034:	strb	r7, [r4, #67]	; 0x43
   3c038:	cmp	r8, #0
   3c03c:	beq	3c054 <fputs@plt+0x2aca0>
   3c040:	ldr	r0, [r8, #4]
   3c044:	bl	306fc <fputs@plt+0x1f348>
   3c048:	mov	r0, #0
   3c04c:	str	r0, [r8, #12]
   3c050:	str	r0, [r8, #4]
   3c054:	mov	r0, r4
   3c058:	bl	178e8 <fputs@plt+0x6534>
   3c05c:	mov	r0, r6
   3c060:	sub	sp, fp, #28
   3c064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c068:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3c06c:	add	fp, sp, #24
   3c070:	ldr	r4, [r0, #4]
   3c074:	bl	16f30 <fputs@plt+0x5b7c>
   3c078:	ldrb	r0, [r4, #17]
   3c07c:	mov	r6, #101	; 0x65
   3c080:	cmp	r0, #0
   3c084:	beq	3c11c <fputs@plt+0x2ad68>
   3c088:	mov	r0, r4
   3c08c:	bl	2c904 <fputs@plt+0x1b550>
   3c090:	mov	r5, r0
   3c094:	ldr	r0, [r4, #12]
   3c098:	ldr	r0, [r0, #56]	; 0x38
   3c09c:	add	r0, r0, #36	; 0x24
   3c0a0:	bl	244dc <fputs@plt+0x13128>
   3c0a4:	mov	r7, r0
   3c0a8:	mov	r0, r4
   3c0ac:	mov	r1, r5
   3c0b0:	mov	r2, r7
   3c0b4:	bl	2d6b0 <fputs@plt+0x1c2fc>
   3c0b8:	cmp	r5, r0
   3c0bc:	bcs	3c0cc <fputs@plt+0x2ad18>
   3c0c0:	movw	r0, #59412	; 0xe814
   3c0c4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   3c0c8:	b	27378 <fputs@plt+0x15fc4>
   3c0cc:	cmp	r7, #0
   3c0d0:	beq	3c11c <fputs@plt+0x2ad68>
   3c0d4:	mov	r8, r0
   3c0d8:	mov	r0, r4
   3c0dc:	mov	r1, #0
   3c0e0:	mov	r2, #0
   3c0e4:	bl	2d758 <fputs@plt+0x1c3a4>
   3c0e8:	mov	r6, r0
   3c0ec:	cmp	r0, #0
   3c0f0:	bne	3c11c <fputs@plt+0x2ad68>
   3c0f4:	mov	r0, r4
   3c0f8:	bl	2d624 <fputs@plt+0x1c270>
   3c0fc:	mov	r0, r4
   3c100:	mov	r1, r8
   3c104:	mov	r2, r5
   3c108:	mov	r3, #0
   3c10c:	bl	2d798 <fputs@plt+0x1c3e4>
   3c110:	mov	r6, r0
   3c114:	cmp	r0, #0
   3c118:	beq	3c124 <fputs@plt+0x2ad70>
   3c11c:	mov	r0, r6
   3c120:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c124:	ldr	r0, [r4, #12]
   3c128:	ldr	r0, [r0, #72]	; 0x48
   3c12c:	bl	17a08 <fputs@plt+0x6654>
   3c130:	mov	r5, r0
   3c134:	ldr	r0, [r4, #12]
   3c138:	ldr	r1, [r4, #44]	; 0x2c
   3c13c:	ldr	r0, [r0, #56]	; 0x38
   3c140:	add	r0, r0, #28
   3c144:	bl	25704 <fputs@plt+0x14350>
   3c148:	mov	r0, r5
   3c14c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c150:	push	{r4, r5, r6, sl, fp, lr}
   3c154:	add	fp, sp, #16
   3c158:	mov	r5, r0
   3c15c:	ldrb	r0, [r0, #9]
   3c160:	cmp	r0, #0
   3c164:	beq	3c1ac <fputs@plt+0x2adf8>
   3c168:	mov	r6, r2
   3c16c:	mov	r4, r1
   3c170:	mov	r0, r5
   3c174:	bl	16f30 <fputs@plt+0x5b7c>
   3c178:	add	r0, r6, #1
   3c17c:	uxtb	r6, r0
   3c180:	mov	r0, r5
   3c184:	mov	r1, r4
   3c188:	mov	r2, r6
   3c18c:	bl	2b6a4 <fputs@plt+0x1a2f0>
   3c190:	cmp	r0, #0
   3c194:	popne	{r4, r5, r6, sl, fp, pc}
   3c198:	mov	r0, r5
   3c19c:	mov	r1, r4
   3c1a0:	mov	r2, r6
   3c1a4:	pop	{r4, r5, r6, sl, fp, lr}
   3c1a8:	b	456d8 <fputs@plt+0x34324>
   3c1ac:	mov	r0, #0
   3c1b0:	pop	{r4, r5, r6, sl, fp, pc}
   3c1b4:	push	{r4, r5, r6, r7, fp, lr}
   3c1b8:	add	fp, sp, #16
   3c1bc:	mov	r5, r1
   3c1c0:	mov	r4, r0
   3c1c4:	ldr	r1, [r0, #316]	; 0x13c
   3c1c8:	cmp	r1, #1
   3c1cc:	blt	3c1e0 <fputs@plt+0x2ae2c>
   3c1d0:	ldr	r0, [r4, #340]	; 0x154
   3c1d4:	cmp	r0, #0
   3c1d8:	moveq	r0, #6
   3c1dc:	popeq	{r4, r5, r6, r7, fp, pc}
   3c1e0:	mov	r0, #0
   3c1e4:	cmp	r5, #0
   3c1e8:	beq	3c250 <fputs@plt+0x2ae9c>
   3c1ec:	ldr	r2, [r5, #8]
   3c1f0:	ldr	r7, [r2]
   3c1f4:	ldr	r2, [r7, #56]	; 0x38
   3c1f8:	cmp	r2, #0
   3c1fc:	beq	3c250 <fputs@plt+0x2ae9c>
   3c200:	cmp	r1, #1
   3c204:	blt	3c22c <fputs@plt+0x2ae78>
   3c208:	ldr	r2, [r4, #340]	; 0x154
   3c20c:	mov	r0, #0
   3c210:	mov	r3, #0
   3c214:	ldr	r6, [r2, r3, lsl #2]
   3c218:	cmp	r6, r5
   3c21c:	beq	3c250 <fputs@plt+0x2ae9c>
   3c220:	add	r3, r3, #1
   3c224:	cmp	r3, r1
   3c228:	blt	3c214 <fputs@plt+0x2ae60>
   3c22c:	mov	r0, r4
   3c230:	bl	4576c <fputs@plt+0x343b8>
   3c234:	cmp	r0, #0
   3c238:	bne	3c250 <fputs@plt+0x2ae9c>
   3c23c:	ldr	r0, [r5, #8]
   3c240:	ldr	r1, [r7, #56]	; 0x38
   3c244:	blx	r1
   3c248:	cmp	r0, #0
   3c24c:	beq	3c254 <fputs@plt+0x2aea0>
   3c250:	pop	{r4, r5, r6, r7, fp, pc}
   3c254:	ldr	r6, [r4, #432]	; 0x1b0
   3c258:	ldr	r7, [r4, #436]	; 0x1b4
   3c25c:	mov	r0, r4
   3c260:	mov	r1, r5
   3c264:	bl	457e8 <fputs@plt+0x34434>
   3c268:	adds	r1, r6, r7
   3c26c:	mov	r0, #0
   3c270:	popeq	{r4, r5, r6, r7, fp, pc}
   3c274:	sub	r2, r1, #1
   3c278:	mov	r0, r4
   3c27c:	mov	r1, #0
   3c280:	pop	{r4, r5, r6, r7, fp, lr}
   3c284:	b	30e08 <fputs@plt+0x1fa54>
   3c288:	push	{r4, r5, r6, r7, fp, lr}
   3c28c:	add	fp, sp, #16
   3c290:	sub	sp, sp, #8
   3c294:	mov	r6, r3
   3c298:	mov	r3, r2
   3c29c:	mov	r4, r0
   3c2a0:	ldr	r0, [r0, #16]
   3c2a4:	ldr	r2, [r0, r1, lsl #4]
   3c2a8:	mov	r0, r4
   3c2ac:	mov	r1, r3
   3c2b0:	bl	1f6d0 <fputs@plt+0xe31c>
   3c2b4:	mov	r5, r0
   3c2b8:	ldr	r0, [r0, #52]	; 0x34
   3c2bc:	ldr	r7, [r0]
   3c2c0:	add	r0, r4, #320	; 0x140
   3c2c4:	mov	r1, r7
   3c2c8:	bl	43714 <fputs@plt+0x32360>
   3c2cc:	cmp	r0, #0
   3c2d0:	beq	3c2f0 <fputs@plt+0x2af3c>
   3c2d4:	mov	r2, r0
   3c2d8:	ldr	r0, [r0]
   3c2dc:	ldr	r3, [r0, #4]
   3c2e0:	cmp	r3, #0
   3c2e4:	ldrne	r0, [r0, #20]
   3c2e8:	cmpne	r0, #0
   3c2ec:	bne	3c314 <fputs@plt+0x2af60>
   3c2f0:	movw	r1, #22363	; 0x575b
   3c2f4:	movt	r1, #8
   3c2f8:	mov	r0, r4
   3c2fc:	mov	r2, r7
   3c300:	bl	1a96c <fputs@plt+0x95b8>
   3c304:	str	r0, [r6]
   3c308:	mov	r0, #1
   3c30c:	sub	sp, fp, #16
   3c310:	pop	{r4, r5, r6, r7, fp, pc}
   3c314:	str	r6, [sp]
   3c318:	mov	r0, r4
   3c31c:	mov	r1, r5
   3c320:	bl	45814 <fputs@plt+0x34460>
   3c324:	cmp	r0, #0
   3c328:	beq	3c334 <fputs@plt+0x2af80>
   3c32c:	sub	sp, fp, #16
   3c330:	pop	{r4, r5, r6, r7, fp, pc}
   3c334:	mov	r0, r4
   3c338:	mov	r1, r5
   3c33c:	bl	45b98 <fputs@plt+0x347e4>
   3c340:	mov	r1, r0
   3c344:	mov	r0, #0
   3c348:	cmp	r1, #0
   3c34c:	beq	3c32c <fputs@plt+0x2af78>
   3c350:	mov	r0, r4
   3c354:	bl	4576c <fputs@plt+0x343b8>
   3c358:	cmp	r0, #0
   3c35c:	bne	3c32c <fputs@plt+0x2af78>
   3c360:	mov	r0, r4
   3c364:	mov	r1, r5
   3c368:	bl	45b98 <fputs@plt+0x347e4>
   3c36c:	mov	r1, r0
   3c370:	mov	r0, r4
   3c374:	bl	457e8 <fputs@plt+0x34434>
   3c378:	mov	r0, #0
   3c37c:	sub	sp, fp, #16
   3c380:	pop	{r4, r5, r6, r7, fp, pc}
   3c384:	push	{r4, r5, r6, sl, fp, lr}
   3c388:	add	fp, sp, #16
   3c38c:	mov	r3, r2
   3c390:	mov	r5, r0
   3c394:	ldr	r0, [r0, #16]
   3c398:	ldr	r2, [r0, r1, lsl #4]
   3c39c:	mov	r0, r5
   3c3a0:	mov	r1, r3
   3c3a4:	bl	1f6d0 <fputs@plt+0xe31c>
   3c3a8:	mov	r6, #0
   3c3ac:	cmp	r0, #0
   3c3b0:	beq	3c410 <fputs@plt+0x2b05c>
   3c3b4:	mov	r4, r0
   3c3b8:	ldr	r0, [r0, #56]	; 0x38
   3c3bc:	cmp	r0, #0
   3c3c0:	beq	3c410 <fputs@plt+0x2b05c>
   3c3c4:	ldr	r1, [r0, #8]
   3c3c8:	ldr	r1, [r1, #4]
   3c3cc:	cmp	r1, #0
   3c3d0:	bgt	3c418 <fputs@plt+0x2b064>
   3c3d4:	ldr	r0, [r0, #24]
   3c3d8:	cmp	r0, #0
   3c3dc:	bne	3c3c4 <fputs@plt+0x2b010>
   3c3e0:	mov	r0, r5
   3c3e4:	mov	r1, r4
   3c3e8:	bl	45bc8 <fputs@plt+0x34814>
   3c3ec:	mov	r5, r0
   3c3f0:	ldr	r1, [r0, #4]
   3c3f4:	ldr	r0, [r0, #8]
   3c3f8:	ldr	r1, [r1]
   3c3fc:	ldr	r1, [r1, #20]
   3c400:	blx	r1
   3c404:	mov	r6, r0
   3c408:	cmp	r0, #0
   3c40c:	beq	3c424 <fputs@plt+0x2b070>
   3c410:	mov	r0, r6
   3c414:	pop	{r4, r5, r6, sl, fp, pc}
   3c418:	mov	r6, #6
   3c41c:	mov	r0, r6
   3c420:	pop	{r4, r5, r6, sl, fp, pc}
   3c424:	mov	r6, #0
   3c428:	str	r6, [r5, #8]
   3c42c:	str	r6, [r4, #56]	; 0x38
   3c430:	mov	r0, r5
   3c434:	bl	2f5a8 <fputs@plt+0x1e1f4>
   3c438:	mov	r0, r6
   3c43c:	pop	{r4, r5, r6, sl, fp, pc}
   3c440:	push	{r4, r5, fp, lr}
   3c444:	add	fp, sp, #8
   3c448:	mov	r4, r1
   3c44c:	mov	r5, r0
   3c450:	bl	16f30 <fputs@plt+0x5b7c>
   3c454:	ldr	r0, [r5, #4]
   3c458:	ldr	r0, [r0]
   3c45c:	mov	r1, r4
   3c460:	pop	{r4, r5, fp, lr}
   3c464:	b	45c2c <fputs@plt+0x34878>
   3c468:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c46c:	add	fp, sp, #28
   3c470:	sub	sp, sp, #4
   3c474:	vpush	{d8-d9}
   3c478:	sub	sp, sp, #184	; 0xb8
   3c47c:	mov	r4, r1
   3c480:	mov	r8, r0
   3c484:	mov	r0, #0
   3c488:	str	r0, [fp, #-52]	; 0xffffffcc
   3c48c:	ldr	r5, [r8]
   3c490:	ldr	r0, [r5, #92]	; 0x5c
   3c494:	str	r0, [sp]
   3c498:	sub	r0, fp, #84	; 0x54
   3c49c:	add	r2, sp, #48	; 0x30
   3c4a0:	mov	r1, r5
   3c4a4:	mov	r3, #100	; 0x64
   3c4a8:	bl	143f0 <fputs@plt+0x303c>
   3c4ac:	ldr	r0, [r5, #164]	; 0xa4
   3c4b0:	cmp	r0, #2
   3c4b4:	blt	3c524 <fputs@plt+0x2b170>
   3c4b8:	ldrb	r0, [r4]
   3c4bc:	cmp	r0, #0
   3c4c0:	beq	3c7a0 <fputs@plt+0x2b3ec>
   3c4c4:	sub	r5, fp, #84	; 0x54
   3c4c8:	movw	r6, #22507	; 0x57eb
   3c4cc:	movt	r6, #8
   3c4d0:	mov	r7, r4
   3c4d4:	add	r1, r4, #1
   3c4d8:	mov	r4, r1
   3c4dc:	uxtb	r0, r0
   3c4e0:	cmp	r0, #10
   3c4e4:	movne	r1, r4
   3c4e8:	ldrbne	r0, [r1], #1
   3c4ec:	cmpne	r0, #0
   3c4f0:	bne	3c4d8 <fputs@plt+0x2b124>
   3c4f4:	mov	r0, r5
   3c4f8:	mov	r1, r6
   3c4fc:	mov	r2, #3
   3c500:	bl	2057c <fputs@plt+0xf1c8>
   3c504:	sub	r2, r4, r7
   3c508:	mov	r0, r5
   3c50c:	mov	r1, r7
   3c510:	bl	2057c <fputs@plt+0xf1c8>
   3c514:	ldrb	r0, [r4]
   3c518:	cmp	r0, #0
   3c51c:	bne	3c4d0 <fputs@plt+0x2b11c>
   3c520:	b	3c7a0 <fputs@plt+0x2b3ec>
   3c524:	ldrh	r0, [r8, #68]	; 0x44
   3c528:	cmp	r0, #0
   3c52c:	beq	3c788 <fputs@plt+0x2b3d4>
   3c530:	ldrb	r0, [r4]
   3c534:	cmp	r0, #0
   3c538:	beq	3c7a0 <fputs@plt+0x2b3ec>
   3c53c:	mov	r6, #1
   3c540:	sub	r7, fp, #84	; 0x54
   3c544:	vmov.i32	q4, #0	; 0x00000000
   3c548:	mov	r0, r4
   3c54c:	sub	r1, fp, #56	; 0x38
   3c550:	bl	45c3c <fputs@plt+0x34888>
   3c554:	mov	sl, r0
   3c558:	mov	r0, r7
   3c55c:	mov	r1, r4
   3c560:	mov	r2, sl
   3c564:	bl	2057c <fputs@plt+0xf1c8>
   3c568:	ldr	r9, [fp, #-56]	; 0xffffffc8
   3c56c:	cmp	r9, #0
   3c570:	beq	3c7a0 <fputs@plt+0x2b3ec>
   3c574:	add	r4, r4, sl
   3c578:	ldrb	r0, [r4]
   3c57c:	cmp	r0, #63	; 0x3f
   3c580:	bne	3c59c <fputs@plt+0x2b1e8>
   3c584:	cmp	r9, #2
   3c588:	blt	3c5b4 <fputs@plt+0x2b200>
   3c58c:	add	r0, r4, #1
   3c590:	sub	r1, fp, #52	; 0x34
   3c594:	bl	4359c <fputs@plt+0x321e8>
   3c598:	b	3c5b8 <fputs@plt+0x2b204>
   3c59c:	mov	r0, r8
   3c5a0:	mov	r1, r4
   3c5a4:	mov	r2, r9
   3c5a8:	bl	19f84 <fputs@plt+0x8bd0>
   3c5ac:	str	r0, [fp, #-52]	; 0xffffffcc
   3c5b0:	b	3c5b8 <fputs@plt+0x2b204>
   3c5b4:	str	r6, [fp, #-52]	; 0xffffffcc
   3c5b8:	add	r4, r4, r9
   3c5bc:	ldr	r0, [r8, #60]	; 0x3c
   3c5c0:	ldr	r6, [fp, #-52]	; 0xffffffcc
   3c5c4:	sub	r1, r6, #1
   3c5c8:	add	r1, r1, r1, lsl #2
   3c5cc:	add	r7, r0, r1, lsl #3
   3c5d0:	ldrh	r0, [r7, #8]
   3c5d4:	tst	r0, #1
   3c5d8:	bne	3c674 <fputs@plt+0x2b2c0>
   3c5dc:	tst	r0, #4
   3c5e0:	bne	3c690 <fputs@plt+0x2b2dc>
   3c5e4:	tst	r0, #8
   3c5e8:	bne	3c6a8 <fputs@plt+0x2b2f4>
   3c5ec:	tst	r0, #2
   3c5f0:	bne	3c6d8 <fputs@plt+0x2b324>
   3c5f4:	tst	r0, #16384	; 0x4000
   3c5f8:	bne	3c700 <fputs@plt+0x2b34c>
   3c5fc:	str	r5, [sp, #4]
   3c600:	sub	sl, fp, #84	; 0x54
   3c604:	mov	r0, sl
   3c608:	movw	r1, #26288	; 0x66b0
   3c60c:	movt	r1, #8
   3c610:	mov	r2, #2
   3c614:	bl	2057c <fputs@plt+0xf1c8>
   3c618:	ldr	r9, [r7, #12]
   3c61c:	cmp	r9, #1
   3c620:	movw	sl, #22531	; 0x5803
   3c624:	movt	sl, #8
   3c628:	blt	3c654 <fputs@plt+0x2b2a0>
   3c62c:	add	r7, r7, #16
   3c630:	mov	r5, #0
   3c634:	ldr	r0, [r7]
   3c638:	ldrb	r2, [r0, r5]
   3c63c:	sub	r0, fp, #84	; 0x54
   3c640:	mov	r1, sl
   3c644:	bl	38928 <fputs@plt+0x27574>
   3c648:	add	r5, r5, #1
   3c64c:	cmp	r9, r5
   3c650:	bne	3c634 <fputs@plt+0x2b280>
   3c654:	sub	r7, fp, #84	; 0x54
   3c658:	mov	r0, r7
   3c65c:	movw	r1, #21713	; 0x54d1
   3c660:	movt	r1, #8
   3c664:	mov	r2, #1
   3c668:	bl	2057c <fputs@plt+0xf1c8>
   3c66c:	ldr	r5, [sp, #4]
   3c670:	b	3c6c4 <fputs@plt+0x2b310>
   3c674:	sub	r7, fp, #84	; 0x54
   3c678:	mov	r0, r7
   3c67c:	movw	r1, #29964	; 0x750c
   3c680:	movt	r1, #8
   3c684:	mov	r2, #4
   3c688:	bl	2057c <fputs@plt+0xf1c8>
   3c68c:	b	3c6c4 <fputs@plt+0x2b310>
   3c690:	ldrd	r2, [r7]
   3c694:	sub	r7, fp, #84	; 0x54
   3c698:	mov	r0, r7
   3c69c:	movw	r1, #22633	; 0x5869
   3c6a0:	movt	r1, #8
   3c6a4:	b	3c6c0 <fputs@plt+0x2b30c>
   3c6a8:	vldr	d16, [r7]
   3c6ac:	vmov	r2, r3, d16
   3c6b0:	sub	r7, fp, #84	; 0x54
   3c6b4:	mov	r0, r7
   3c6b8:	movw	r1, #18247	; 0x4747
   3c6bc:	movt	r1, #8
   3c6c0:	bl	38928 <fputs@plt+0x27574>
   3c6c4:	add	r6, r6, #1
   3c6c8:	ldrb	r0, [r4]
   3c6cc:	cmp	r0, #0
   3c6d0:	bne	3c548 <fputs@plt+0x2b194>
   3c6d4:	b	3c7a0 <fputs@plt+0x2b3ec>
   3c6d8:	ldrb	r3, [r5, #66]	; 0x42
   3c6dc:	cmp	r3, #1
   3c6e0:	bne	3c71c <fputs@plt+0x2b368>
   3c6e4:	ldr	r2, [r7, #12]
   3c6e8:	ldr	r3, [r7, #16]
   3c6ec:	sub	r7, fp, #84	; 0x54
   3c6f0:	mov	r0, r7
   3c6f4:	movw	r1, #22511	; 0x57ef
   3c6f8:	movt	r1, #8
   3c6fc:	b	3c6c0 <fputs@plt+0x2b30c>
   3c700:	ldr	r2, [r7]
   3c704:	sub	r7, fp, #84	; 0x54
   3c708:	mov	r0, r7
   3c70c:	movw	r1, #22518	; 0x57f6
   3c710:	movt	r1, #8
   3c714:	bl	38928 <fputs@plt+0x27574>
   3c718:	b	3c6c4 <fputs@plt+0x2b310>
   3c71c:	add	r9, sp, #8
   3c720:	mov	r0, r9
   3c724:	mov	r1, #36	; 0x24
   3c728:	vst1.64	{d8-d9}, [r0], r1
   3c72c:	mov	ip, #0
   3c730:	str	ip, [r0]
   3c734:	add	r0, r9, #16
   3c738:	vst1.64	{d8-d9}, [r0]
   3c73c:	str	r5, [sp, #40]	; 0x28
   3c740:	ldr	r2, [r7, #12]
   3c744:	ldr	r1, [r7, #16]
   3c748:	str	ip, [sp]
   3c74c:	mov	r0, r9
   3c750:	bl	18b40 <fputs@plt+0x778c>
   3c754:	mov	r0, r9
   3c758:	mov	r1, #1
   3c75c:	bl	312d8 <fputs@plt+0x1ff24>
   3c760:	ldr	r2, [sp, #20]
   3c764:	ldr	r3, [sp, #24]
   3c768:	sub	r7, fp, #84	; 0x54
   3c76c:	mov	r0, r7
   3c770:	movw	r1, #22511	; 0x57ef
   3c774:	movt	r1, #8
   3c778:	bl	38928 <fputs@plt+0x27574>
   3c77c:	mov	r0, r9
   3c780:	bl	18570 <fputs@plt+0x71bc>
   3c784:	b	3c6c4 <fputs@plt+0x2b310>
   3c788:	mov	r0, r4
   3c78c:	bl	1358c <fputs@plt+0x21d8>
   3c790:	mov	r2, r0
   3c794:	sub	r0, fp, #84	; 0x54
   3c798:	mov	r1, r4
   3c79c:	bl	2057c <fputs@plt+0xf1c8>
   3c7a0:	sub	r0, fp, #84	; 0x54
   3c7a4:	bl	15770 <fputs@plt+0x43bc>
   3c7a8:	sub	sp, fp, #48	; 0x30
   3c7ac:	vpop	{d8-d9}
   3c7b0:	add	sp, sp, #4
   3c7b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c7b8:	push	{r4, sl, fp, lr}
   3c7bc:	add	fp, sp, #8
   3c7c0:	mov	r4, r0
   3c7c4:	bl	18d90 <fputs@plt+0x79dc>
   3c7c8:	mov	r0, #4
   3c7cc:	strh	r0, [r4, #8]
   3c7d0:	mov	r0, r4
   3c7d4:	pop	{r4, sl, fp, pc}
   3c7d8:	push	{r4, r5, r6, sl, fp, lr}
   3c7dc:	add	fp, sp, #16
   3c7e0:	mov	r4, r2
   3c7e4:	mov	r5, r1
   3c7e8:	mov	r6, r0
   3c7ec:	bl	30f28 <fputs@plt+0x1fb74>
   3c7f0:	mov	r0, r6
   3c7f4:	mov	r1, r5
   3c7f8:	mov	r2, r4
   3c7fc:	pop	{r4, r5, r6, sl, fp, lr}
   3c800:	b	389c4 <fputs@plt+0x27610>
   3c804:	push	{r4, sl, fp, lr}
   3c808:	add	fp, sp, #8
   3c80c:	mov	r4, r0
   3c810:	ldrb	r3, [r0, #10]
   3c814:	ldr	r2, [r0, #12]
   3c818:	ldr	r0, [r0, #16]
   3c81c:	mov	r1, r4
   3c820:	bl	31a00 <fputs@plt+0x2064c>
   3c824:	cmp	r0, #0
   3c828:	moveq	r0, #0
   3c82c:	popeq	{r4, sl, fp, pc}
   3c830:	ldrb	r3, [r4, #10]
   3c834:	ldr	r2, [r4, #12]
   3c838:	ldr	r0, [r4, #16]
   3c83c:	mov	r1, r4
   3c840:	bl	320e0 <fputs@plt+0x20d2c>
   3c844:	mov	r1, r0
   3c848:	mov	r0, #8
   3c84c:	cmp	r1, #0
   3c850:	movweq	r0, #4
   3c854:	pop	{r4, sl, fp, pc}
   3c858:	b	38d14 <fputs@plt+0x27960>
   3c85c:	push	{r4, sl, fp, lr}
   3c860:	add	fp, sp, #8
   3c864:	mov	r4, r0
   3c868:	ldrb	r0, [r0, #8]
   3c86c:	tst	r0, #13
   3c870:	bne	3c8c8 <fputs@plt+0x2b514>
   3c874:	ldrb	r3, [r4, #10]
   3c878:	ldr	r2, [r4, #12]
   3c87c:	ldr	r0, [r4, #16]
   3c880:	mov	r1, r4
   3c884:	bl	320e0 <fputs@plt+0x20d2c>
   3c888:	cmp	r0, #0
   3c88c:	beq	3c8b8 <fputs@plt+0x2b504>
   3c890:	mov	r0, r4
   3c894:	bl	186fc <fputs@plt+0x7348>
   3c898:	vstr	d0, [r4]
   3c89c:	ldrh	r0, [r4, #8]
   3c8a0:	and	r0, r0, #15872	; 0x3e00
   3c8a4:	orr	r0, r0, #8
   3c8a8:	strh	r0, [r4, #8]
   3c8ac:	mov	r0, r4
   3c8b0:	bl	38c88 <fputs@plt+0x278d4>
   3c8b4:	b	3c8c8 <fputs@plt+0x2b514>
   3c8b8:	ldrh	r0, [r4, #8]
   3c8bc:	and	r0, r0, #15872	; 0x3e00
   3c8c0:	orr	r0, r0, #4
   3c8c4:	strh	r0, [r4, #8]
   3c8c8:	ldrh	r0, [r4, #8]
   3c8cc:	movw	r1, #65517	; 0xffed
   3c8d0:	and	r0, r0, r1
   3c8d4:	strh	r0, [r4, #8]
   3c8d8:	pop	{r4, sl, fp, pc}
   3c8dc:	nop	{0}
   3c8e0:	push	{r4, r5, r6, sl, fp, lr}
   3c8e4:	add	fp, sp, #16
   3c8e8:	vpush	{d8}
   3c8ec:	vldr	d16, [pc, #164]	; 3c998 <fputs@plt+0x2b5e4>
   3c8f0:	mov	r4, #1
   3c8f4:	vcmpe.f64	d0, d16
   3c8f8:	vmrs	APSR_nzcv, fpscr
   3c8fc:	bmi	3c988 <fputs@plt+0x2b5d4>
   3c900:	vmov.f64	d8, d0
   3c904:	vldr	d16, [pc, #148]	; 3c9a0 <fputs@plt+0x2b5ec>
   3c908:	mvn	r4, #0
   3c90c:	vcmpe.f64	d0, d16
   3c910:	vmrs	APSR_nzcv, fpscr
   3c914:	bgt	3c988 <fputs@plt+0x2b5d4>
   3c918:	mov	r5, r1
   3c91c:	mov	r6, r0
   3c920:	vmov	r0, r1, d8
   3c924:	bl	7db78 <fputs@plt+0x6c7c4>
   3c928:	subs	r2, r6, r0
   3c92c:	sbcs	r2, r5, r1
   3c930:	blt	3c988 <fputs@plt+0x2b5d4>
   3c934:	subs	r2, r0, r6
   3c938:	sbcs	r2, r1, r5
   3c93c:	bge	3c964 <fputs@plt+0x2b5b0>
   3c940:	eor	r1, r1, #-2147483648	; 0x80000000
   3c944:	orrs	r0, r0, r1
   3c948:	mov	r0, #1
   3c94c:	mov	r4, #1
   3c950:	mvneq	r4, #0
   3c954:	vcmpe.f64	d8, #0.0
   3c958:	vmrs	APSR_nzcv, fpscr
   3c95c:	movle	r4, r0
   3c960:	b	3c988 <fputs@plt+0x2b5d4>
   3c964:	mov	r0, r6
   3c968:	mov	r1, r5
   3c96c:	bl	7d9f8 <fputs@plt+0x6c644>
   3c970:	vmov	d16, r0, r1
   3c974:	vcmpe.f64	d16, d8
   3c978:	vmrs	APSR_nzcv, fpscr
   3c97c:	bmi	3c988 <fputs@plt+0x2b5d4>
   3c980:	mov	r4, #0
   3c984:	movwgt	r4, #1
   3c988:	mov	r0, r4
   3c98c:	vpop	{d8}
   3c990:	pop	{r4, r5, r6, sl, fp, pc}
   3c994:	nop	{0}
   3c998:	andeq	r0, r0, r0
   3c99c:	mvngt	r0, #0
   3c9a0:	andeq	r0, r0, r0
   3c9a4:	mvnmi	r0, #0
   3c9a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c9ac:	add	fp, sp, #28
   3c9b0:	sub	sp, sp, #92	; 0x5c
   3c9b4:	mov	r5, r2
   3c9b8:	mov	r6, r1
   3c9bc:	mov	r7, r0
   3c9c0:	ldrb	r0, [r2, #4]
   3c9c4:	ldrb	r1, [r7, #10]
   3c9c8:	cmp	r1, r0
   3c9cc:	bne	3c9f8 <fputs@plt+0x2b644>
   3c9d0:	ldr	r1, [r7, #12]
   3c9d4:	ldr	r2, [r7, #16]
   3c9d8:	ldr	r0, [r5, #8]
   3c9dc:	ldr	r7, [r5, #12]
   3c9e0:	ldr	r3, [r6, #12]
   3c9e4:	ldr	r6, [r6, #16]
   3c9e8:	str	r6, [sp]
   3c9ec:	blx	r7
   3c9f0:	sub	sp, fp, #28
   3c9f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c9f8:	mov	r8, r3
   3c9fc:	ldr	r1, [r7, #32]
   3ca00:	add	r9, sp, #48	; 0x30
   3ca04:	mov	r0, r9
   3ca08:	mov	r2, #1
   3ca0c:	bl	3b9cc <fputs@plt+0x2a618>
   3ca10:	ldr	r1, [r7, #32]
   3ca14:	add	sl, sp, #8
   3ca18:	mov	r0, sl
   3ca1c:	mov	r2, #1
   3ca20:	bl	3b9cc <fputs@plt+0x2a618>
   3ca24:	mov	r0, r9
   3ca28:	mov	r1, r7
   3ca2c:	mov	r2, #4096	; 0x1000
   3ca30:	bl	389c4 <fputs@plt+0x27610>
   3ca34:	mov	r0, sl
   3ca38:	mov	r1, r6
   3ca3c:	mov	r2, #4096	; 0x1000
   3ca40:	bl	389c4 <fputs@plt+0x27610>
   3ca44:	ldrb	r1, [r5, #4]
   3ca48:	mov	r0, r9
   3ca4c:	bl	1880c <fputs@plt+0x7458>
   3ca50:	mov	r6, r0
   3ca54:	ldrb	r1, [r5, #4]
   3ca58:	ldr	r4, [sp, #60]	; 0x3c
   3ca5c:	mov	r0, sl
   3ca60:	bl	1880c <fputs@plt+0x7458>
   3ca64:	mov	r7, r0
   3ca68:	ldr	r0, [r5, #8]
   3ca6c:	ldr	r5, [r5, #12]
   3ca70:	ldr	r3, [sp, #20]
   3ca74:	str	r7, [sp]
   3ca78:	cmp	r6, #0
   3ca7c:	moveq	r4, r6
   3ca80:	cmp	r7, #0
   3ca84:	moveq	r3, r7
   3ca88:	mov	r1, r4
   3ca8c:	mov	r2, r6
   3ca90:	blx	r5
   3ca94:	mov	r5, r0
   3ca98:	cmp	r8, #0
   3ca9c:	clzne	r0, r6
   3caa0:	lsrne	r0, r0, #5
   3caa4:	clzne	r1, r7
   3caa8:	lsrne	r1, r1, #5
   3caac:	orrsne	r0, r0, r1
   3cab0:	movne	r0, #7
   3cab4:	strbne	r0, [r8]
   3cab8:	add	r0, sp, #48	; 0x30
   3cabc:	bl	18570 <fputs@plt+0x71bc>
   3cac0:	add	r0, sp, #8
   3cac4:	bl	18570 <fputs@plt+0x71bc>
   3cac8:	mov	r0, r5
   3cacc:	sub	sp, fp, #28
   3cad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cad4:	push	{r4, r5, fp, lr}
   3cad8:	add	fp, sp, #8
   3cadc:	ldr	r4, [r1, #12]
   3cae0:	ldr	r1, [r1, #16]
   3cae4:	ldr	r5, [r0, #12]
   3cae8:	ldr	r0, [r0, #16]
   3caec:	cmp	r5, r4
   3caf0:	mov	r2, r5
   3caf4:	movgt	r2, r4
   3caf8:	bl	110e4 <memcmp@plt>
   3cafc:	cmp	r0, #0
   3cb00:	subeq	r0, r5, r4
   3cb04:	pop	{r4, r5, fp, pc}
   3cb08:	push	{r4, sl, fp, lr}
   3cb0c:	add	fp, sp, #8
   3cb10:	sub	sp, sp, #16
   3cb14:	mov	r4, r0
   3cb18:	ldr	r0, [r0, #16]
   3cb1c:	ldrd	r2, [r4, #40]	; 0x28
   3cb20:	add	ip, sp, #12
   3cb24:	mov	r1, #0
   3cb28:	stm	sp, {r1, ip}
   3cb2c:	mov	r1, #0
   3cb30:	bl	399e4 <fputs@plt+0x28630>
   3cb34:	cmp	r0, #0
   3cb38:	beq	3cb44 <fputs@plt+0x2b790>
   3cb3c:	sub	sp, fp, #8
   3cb40:	pop	{r4, sl, fp, pc}
   3cb44:	ldr	r0, [sp, #12]
   3cb48:	cmp	r0, #0
   3cb4c:	beq	3cb64 <fputs@plt+0x2b7b0>
   3cb50:	movw	r0, #5479	; 0x1567
   3cb54:	movt	r0, #1
   3cb58:	bl	27378 <fputs@plt+0x15fc4>
   3cb5c:	sub	sp, fp, #8
   3cb60:	pop	{r4, sl, fp, pc}
   3cb64:	mov	r0, #0
   3cb68:	str	r0, [r4, #56]	; 0x38
   3cb6c:	strb	r0, [r4, #3]
   3cb70:	sub	sp, fp, #8
   3cb74:	pop	{r4, sl, fp, pc}
   3cb78:	ldrb	r0, [r0, #66]	; 0x42
   3cb7c:	subs	r0, r0, #1
   3cb80:	movwne	r0, #1
   3cb84:	bx	lr
   3cb88:	push	{r4, sl, fp, lr}
   3cb8c:	add	fp, sp, #8
   3cb90:	sub	sp, sp, #8
   3cb94:	mov	r4, r0
   3cb98:	ldr	r0, [r0, #16]
   3cb9c:	add	r1, sp, #4
   3cba0:	bl	3cbc4 <fputs@plt+0x2b810>
   3cba4:	mov	r1, #0
   3cba8:	str	r1, [r4, #56]	; 0x38
   3cbac:	ldr	r1, [sp, #4]
   3cbb0:	cmp	r1, #0
   3cbb4:	movne	r1, #1
   3cbb8:	strbne	r1, [r4, #2]
   3cbbc:	sub	sp, fp, #8
   3cbc0:	pop	{r4, sl, fp, pc}
   3cbc4:	push	{r4, r5, fp, lr}
   3cbc8:	add	fp, sp, #8
   3cbcc:	mov	r4, r1
   3cbd0:	mov	r5, r0
   3cbd4:	ldrb	r0, [r0, #66]	; 0x42
   3cbd8:	cmp	r0, #3
   3cbdc:	bcc	3cbf8 <fputs@plt+0x2b844>
   3cbe0:	mov	r0, r5
   3cbe4:	bl	3cc10 <fputs@plt+0x2b85c>
   3cbe8:	cmp	r0, #0
   3cbec:	movne	r1, #1
   3cbf0:	strne	r1, [r4]
   3cbf4:	popne	{r4, r5, fp, pc}
   3cbf8:	ldrb	r0, [r5, #66]	; 0x42
   3cbfc:	subs	r1, r0, #1
   3cc00:	movwne	r1, #1
   3cc04:	mov	r0, #0
   3cc08:	str	r1, [r4]
   3cc0c:	pop	{r4, r5, fp, pc}
   3cc10:	push	{r4, r5, fp, lr}
   3cc14:	add	fp, sp, #8
   3cc18:	sub	sp, sp, #16
   3cc1c:	mov	r4, r0
   3cc20:	ldrb	r0, [r0, #66]	; 0x42
   3cc24:	cmp	r0, #4
   3cc28:	ldreq	r0, [r4, #60]	; 0x3c
   3cc2c:	subeq	sp, fp, #8
   3cc30:	popeq	{r4, r5, fp, pc}
   3cc34:	mov	r5, #0
   3cc38:	strb	r5, [r4, #66]	; 0x42
   3cc3c:	ldr	r2, [r4, #40]	; 0x28
   3cc40:	ldr	r3, [r4, #44]	; 0x2c
   3cc44:	ldr	r1, [r4, #48]	; 0x30
   3cc48:	add	r0, sp, #12
   3cc4c:	str	r5, [sp]
   3cc50:	str	r0, [sp, #4]
   3cc54:	mov	r0, r4
   3cc58:	bl	3cca8 <fputs@plt+0x2b8f4>
   3cc5c:	cmp	r0, #0
   3cc60:	beq	3cc6c <fputs@plt+0x2b8b8>
   3cc64:	sub	sp, fp, #8
   3cc68:	pop	{r4, r5, fp, pc}
   3cc6c:	ldr	r0, [r4, #48]	; 0x30
   3cc70:	bl	14168 <fputs@plt+0x2db4>
   3cc74:	str	r5, [r4, #48]	; 0x30
   3cc78:	ldr	r0, [r4, #60]	; 0x3c
   3cc7c:	ldr	r1, [sp, #12]
   3cc80:	orrs	r0, r0, r1
   3cc84:	str	r0, [r4, #60]	; 0x3c
   3cc88:	beq	3cc9c <fputs@plt+0x2b8e8>
   3cc8c:	ldrb	r0, [r4, #66]	; 0x42
   3cc90:	cmp	r0, #1
   3cc94:	moveq	r0, #2
   3cc98:	strbeq	r0, [r4, #66]	; 0x42
   3cc9c:	mov	r0, #0
   3cca0:	sub	sp, fp, #8
   3cca4:	pop	{r4, r5, fp, pc}
   3cca8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ccac:	add	fp, sp, #28
   3ccb0:	sub	sp, sp, #220	; 0xdc
   3ccb4:	mov	r8, r3
   3ccb8:	mov	r6, r2
   3ccbc:	mov	r4, r0
   3ccc0:	mov	r0, #0
   3ccc4:	str	r0, [sp, #12]
   3ccc8:	ldr	r9, [fp, #12]
   3cccc:	ldr	sl, [fp, #8]
   3ccd0:	cmp	r1, #0
   3ccd4:	beq	3cd5c <fputs@plt+0x2b9a8>
   3ccd8:	mov	r7, r1
   3ccdc:	ldr	r0, [r4, #72]	; 0x48
   3cce0:	add	r1, sp, #16
   3cce4:	add	r3, sp, #12
   3cce8:	mov	r2, #200	; 0xc8
   3ccec:	bl	39fa0 <fputs@plt+0x28bec>
   3ccf0:	cmp	r0, #0
   3ccf4:	beq	3cd7c <fputs@plt+0x2b9c8>
   3ccf8:	mov	r5, r0
   3ccfc:	ldr	r0, [r4, #72]	; 0x48
   3cd00:	mov	r1, r6
   3cd04:	mov	r2, r7
   3cd08:	mov	r3, r5
   3cd0c:	bl	3a02c <fputs@plt+0x28c78>
   3cd10:	ldrh	r0, [r5, #8]
   3cd14:	cmp	r0, #0
   3cd18:	beq	3cd84 <fputs@plt+0x2b9d0>
   3cd1c:	ldr	r7, [sp, #12]
   3cd20:	str	sl, [sp]
   3cd24:	str	r9, [sp, #4]
   3cd28:	mov	r0, r4
   3cd2c:	mov	r1, r5
   3cd30:	mov	r2, r6
   3cd34:	mov	r3, r8
   3cd38:	bl	399e4 <fputs@plt+0x28630>
   3cd3c:	mov	r5, r0
   3cd40:	cmp	r7, #0
   3cd44:	beq	3cda0 <fputs@plt+0x2b9ec>
   3cd48:	ldr	r0, [r4, #72]	; 0x48
   3cd4c:	ldr	r0, [r0, #12]
   3cd50:	mov	r1, r7
   3cd54:	bl	13cb4 <fputs@plt+0x2900>
   3cd58:	b	3cda0 <fputs@plt+0x2b9ec>
   3cd5c:	str	sl, [sp]
   3cd60:	str	r9, [sp, #4]
   3cd64:	mov	r0, r4
   3cd68:	mov	r1, #0
   3cd6c:	mov	r2, r6
   3cd70:	mov	r3, r8
   3cd74:	bl	399e4 <fputs@plt+0x28630>
   3cd78:	b	3cd9c <fputs@plt+0x2b9e8>
   3cd7c:	mov	r5, #7
   3cd80:	b	3cda0 <fputs@plt+0x2b9ec>
   3cd84:	ldr	r0, [r4, #72]	; 0x48
   3cd88:	ldr	r0, [r0, #12]
   3cd8c:	ldr	r1, [sp, #12]
   3cd90:	bl	13cb4 <fputs@plt+0x2900>
   3cd94:	movw	r0, #56571	; 0xdcfb
   3cd98:	bl	27378 <fputs@plt+0x15fc4>
   3cd9c:	mov	r5, r0
   3cda0:	mov	r0, r5
   3cda4:	sub	sp, fp, #28
   3cda8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cdac:	ldrsb	r2, [r0, #68]	; 0x44
   3cdb0:	add	r2, r0, r2, lsl #2
   3cdb4:	ldr	r2, [r2, #120]	; 0x78
   3cdb8:	ldr	r2, [r2, #60]	; 0x3c
   3cdbc:	ldr	r3, [r0, #24]
   3cdc0:	sub	r2, r2, r3
   3cdc4:	ldrh	r3, [r0, #32]
   3cdc8:	cmp	r2, r3
   3cdcc:	movhi	r2, r3
   3cdd0:	str	r2, [r1]
   3cdd4:	ldr	r0, [r0, #24]
   3cdd8:	bx	lr
   3cddc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3cde0:	add	fp, sp, #24
   3cde4:	mov	r7, r3
   3cde8:	mov	r5, r2
   3cdec:	mov	r9, r1
   3cdf0:	mov	r4, r0
   3cdf4:	ldr	r8, [fp, #8]
   3cdf8:	mov	r0, #1
   3cdfc:	strh	r0, [r8, #8]
   3ce00:	add	r1, r2, #2
   3ce04:	mov	r0, r8
   3ce08:	bl	319d0 <fputs@plt+0x2061c>
   3ce0c:	mov	r6, r0
   3ce10:	cmp	r0, #0
   3ce14:	beq	3ce20 <fputs@plt+0x2ba6c>
   3ce18:	mov	r0, r6
   3ce1c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ce20:	ldr	r3, [r8, #16]
   3ce24:	mov	r0, r4
   3ce28:	mov	r1, r9
   3ce2c:	mov	r2, r5
   3ce30:	cmp	r7, #0
   3ce34:	beq	3ce40 <fputs@plt+0x2ba8c>
   3ce38:	bl	2db64 <fputs@plt+0x1c7b0>
   3ce3c:	b	3ce44 <fputs@plt+0x2ba90>
   3ce40:	bl	1b238 <fputs@plt+0x9e84>
   3ce44:	mov	r6, r0
   3ce48:	cmp	r0, #0
   3ce4c:	beq	3ce60 <fputs@plt+0x2baac>
   3ce50:	mov	r0, r8
   3ce54:	bl	18570 <fputs@plt+0x71bc>
   3ce58:	mov	r0, r6
   3ce5c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ce60:	ldr	r0, [r8, #16]
   3ce64:	mov	r6, #0
   3ce68:	strb	r6, [r0, r5]
   3ce6c:	ldr	r0, [r8, #16]
   3ce70:	add	r0, r0, r5
   3ce74:	strb	r6, [r0, #1]
   3ce78:	str	r5, [r8, #12]
   3ce7c:	mov	r0, #528	; 0x210
   3ce80:	strh	r0, [r8, #8]
   3ce84:	mov	r0, r6
   3ce88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ce8c:	push	{r4, sl, fp, lr}
   3ce90:	add	fp, sp, #8
   3ce94:	mov	r4, r2
   3ce98:	ldr	r2, [r0]
   3ce9c:	ldr	r0, [r0, #4]
   3cea0:	rev	r3, r2
   3cea4:	rev	r0, r0
   3cea8:	stm	r4, {r0, r3}
   3ceac:	mov	r2, #4
   3ceb0:	cmp	r1, #6
   3ceb4:	beq	3cecc <fputs@plt+0x2bb18>
   3ceb8:	vmov	d0, r0, r3
   3cebc:	bl	2061c <fputs@plt+0xf268>
   3cec0:	mov	r2, #1
   3cec4:	cmp	r0, #0
   3cec8:	movweq	r2, #8
   3cecc:	strh	r2, [r4, #8]
   3ced0:	pop	{r4, sl, fp, pc}
   3ced4:	push	{fp, lr}
   3ced8:	mov	fp, sp
   3cedc:	sub	sp, sp, #12
   3cee0:	mov	lr, #0
   3cee4:	cmp	lr, r3, lsr #24
   3cee8:	beq	3cf28 <fputs@plt+0x2bb74>
   3ceec:	strb	r2, [r0, #8]
   3cef0:	lsr	r1, r2, #8
   3cef4:	orr	ip, r1, r3, lsl #24
   3cef8:	lsr	r2, r3, #8
   3cefc:	mov	r3, #7
   3cf00:	orr	r1, ip, #128	; 0x80
   3cf04:	strb	r1, [r0, r3]
   3cf08:	lsr	r1, ip, #7
   3cf0c:	orr	ip, r1, r2, lsl #25
   3cf10:	sub	r3, r3, #1
   3cf14:	lsr	r2, r2, #7
   3cf18:	cmn	r3, #1
   3cf1c:	bne	3cf00 <fputs@plt+0x2bb4c>
   3cf20:	mov	lr, #9
   3cf24:	b	3cf7c <fputs@plt+0x2bbc8>
   3cf28:	add	ip, sp, #2
   3cf2c:	orr	r1, r2, #128	; 0x80
   3cf30:	strb	r1, [ip, lr]
   3cf34:	lsr	r1, r2, #7
   3cf38:	orr	r2, r1, r3, lsl #25
   3cf3c:	orr	r1, r2, r3, lsr #7
   3cf40:	add	lr, lr, #1
   3cf44:	lsr	r3, r3, #7
   3cf48:	cmp	r1, #0
   3cf4c:	bne	3cf2c <fputs@plt+0x2bb78>
   3cf50:	ldrb	r1, [sp, #2]
   3cf54:	and	r1, r1, #127	; 0x7f
   3cf58:	strb	r1, [sp, #2]
   3cf5c:	add	r2, ip, lr
   3cf60:	mov	r3, #0
   3cf64:	sub	r1, r2, r3
   3cf68:	ldrb	r1, [r1, #-1]
   3cf6c:	strb	r1, [r0, r3]
   3cf70:	add	r3, r3, #1
   3cf74:	cmp	lr, r3
   3cf78:	bne	3cf64 <fputs@plt+0x2bbb0>
   3cf7c:	mov	r0, lr
   3cf80:	mov	sp, fp
   3cf84:	pop	{fp, pc}
   3cf88:	push	{r4, r5, fp, lr}
   3cf8c:	add	fp, sp, #8
   3cf90:	sub	sp, sp, #8
   3cf94:	mov	r4, r0
   3cf98:	ldrb	r0, [r0, #66]	; 0x42
   3cf9c:	cmp	r0, #3
   3cfa0:	bcc	3cfbc <fputs@plt+0x2bc08>
   3cfa4:	cmp	r0, #4
   3cfa8:	ldreq	r0, [r4, #60]	; 0x3c
   3cfac:	subeq	sp, fp, #8
   3cfb0:	popeq	{r4, r5, fp, pc}
   3cfb4:	mov	r0, r4
   3cfb8:	bl	2f308 <fputs@plt+0x1df54>
   3cfbc:	ldrsb	r0, [r4, #68]	; 0x44
   3cfc0:	cmp	r0, #0
   3cfc4:	blt	3cff4 <fputs@plt+0x2bc40>
   3cfc8:	beq	3d040 <fputs@plt+0x2bc8c>
   3cfcc:	sub	r1, r0, #1
   3cfd0:	strb	r1, [r4, #68]	; 0x44
   3cfd4:	sxtb	r0, r0
   3cfd8:	add	r0, r4, r0, lsl #2
   3cfdc:	ldr	r0, [r0, #120]	; 0x78
   3cfe0:	bl	2c68c <fputs@plt+0x1b2d8>
   3cfe4:	ldrb	r0, [r4, #68]	; 0x44
   3cfe8:	cmp	r0, #0
   3cfec:	bne	3cfcc <fputs@plt+0x2bc18>
   3cff0:	b	3d040 <fputs@plt+0x2bc8c>
   3cff4:	ldr	r1, [r4, #52]	; 0x34
   3cff8:	cmp	r1, #0
   3cffc:	beq	3d0a4 <fputs@plt+0x2bcf0>
   3d000:	ldr	r0, [r4]
   3d004:	ldr	r0, [r0, #4]
   3d008:	ldrb	r2, [r4, #65]	; 0x41
   3d00c:	str	r2, [sp]
   3d010:	add	r2, r4, #120	; 0x78
   3d014:	mov	r5, #0
   3d018:	mov	r3, #0
   3d01c:	bl	3d1a0 <fputs@plt+0x2bdec>
   3d020:	cmp	r0, #0
   3d024:	strbne	r5, [r4, #66]	; 0x42
   3d028:	subne	sp, fp, #8
   3d02c:	popne	{r4, r5, fp, pc}
   3d030:	strb	r5, [r4, #68]	; 0x44
   3d034:	ldr	r0, [r4, #120]	; 0x78
   3d038:	ldrb	r0, [r0, #2]
   3d03c:	strb	r0, [r4, #69]	; 0x45
   3d040:	ldr	r1, [r4, #120]	; 0x78
   3d044:	ldrb	r0, [r1]
   3d048:	cmp	r0, #0
   3d04c:	beq	3d0b4 <fputs@plt+0x2bd00>
   3d050:	ldrb	r0, [r1, #2]
   3d054:	ldr	r2, [r4, #72]	; 0x48
   3d058:	clz	r2, r2
   3d05c:	lsr	r2, r2, #5
   3d060:	cmp	r2, r0
   3d064:	bne	3d0b4 <fputs@plt+0x2bd00>
   3d068:	mov	r0, #0
   3d06c:	strh	r0, [r4, #34]	; 0x22
   3d070:	strh	r0, [r4, #80]	; 0x50
   3d074:	ldrb	r2, [r4, #64]	; 0x40
   3d078:	and	r2, r2, #241	; 0xf1
   3d07c:	strb	r2, [r4, #64]	; 0x40
   3d080:	ldrh	r2, [r1, #18]
   3d084:	cmp	r2, #0
   3d088:	movne	r1, #1
   3d08c:	strbne	r1, [r4, #66]	; 0x42
   3d090:	subne	sp, fp, #8
   3d094:	popne	{r4, r5, fp, pc}
   3d098:	ldrb	r0, [r1, #4]
   3d09c:	cmp	r0, #0
   3d0a0:	beq	3d0c4 <fputs@plt+0x2bd10>
   3d0a4:	mov	r0, #0
   3d0a8:	strb	r0, [r4, #66]	; 0x42
   3d0ac:	sub	sp, fp, #8
   3d0b0:	pop	{r4, r5, fp, pc}
   3d0b4:	movw	r0, #60698	; 0xed1a
   3d0b8:	sub	sp, fp, #8
   3d0bc:	pop	{r4, r5, fp, lr}
   3d0c0:	b	27378 <fputs@plt+0x15fc4>
   3d0c4:	ldr	r0, [r1, #84]	; 0x54
   3d0c8:	cmp	r0, #1
   3d0cc:	bne	3d100 <fputs@plt+0x2bd4c>
   3d0d0:	ldrb	r0, [r1, #5]
   3d0d4:	ldr	r1, [r1, #56]	; 0x38
   3d0d8:	add	r0, r1, r0
   3d0dc:	add	r0, r0, #8
   3d0e0:	bl	244dc <fputs@plt+0x13128>
   3d0e4:	mov	r1, r0
   3d0e8:	mov	r0, #1
   3d0ec:	strb	r0, [r4, #66]	; 0x42
   3d0f0:	mov	r0, r4
   3d0f4:	sub	sp, fp, #8
   3d0f8:	pop	{r4, r5, fp, lr}
   3d0fc:	b	3d134 <fputs@plt+0x2bd80>
   3d100:	movw	r0, #60709	; 0xed25
   3d104:	b	3d0b8 <fputs@plt+0x2bd04>
   3d108:	mov	r1, #0
   3d10c:	strh	r1, [r0, #34]	; 0x22
   3d110:	ldrb	r1, [r0, #64]	; 0x40
   3d114:	and	r1, r1, #249	; 0xf9
   3d118:	strb	r1, [r0, #64]	; 0x40
   3d11c:	ldrsb	r1, [r0, #68]	; 0x44
   3d120:	sub	r2, r1, #1
   3d124:	strb	r2, [r0, #68]	; 0x44
   3d128:	add	r0, r0, r1, lsl #2
   3d12c:	ldr	r0, [r0, #120]	; 0x78
   3d130:	b	2c68c <fputs@plt+0x1b2d8>
   3d134:	mov	r3, r0
   3d138:	ldrsb	r0, [r0, #68]	; 0x44
   3d13c:	cmp	r0, #19
   3d140:	blt	3d14c <fputs@plt+0x2bd98>
   3d144:	movw	r0, #60571	; 0xec9b
   3d148:	b	27378 <fputs@plt+0x15fc4>
   3d14c:	push	{fp, lr}
   3d150:	mov	fp, sp
   3d154:	sub	sp, sp, #8
   3d158:	mov	ip, #0
   3d15c:	strh	ip, [r3, #34]	; 0x22
   3d160:	add	r0, r0, #1
   3d164:	strb	r0, [r3, #68]	; 0x44
   3d168:	ldrb	r2, [r3, #64]	; 0x40
   3d16c:	and	r2, r2, #249	; 0xf9
   3d170:	strb	r2, [r3, #64]	; 0x40
   3d174:	sxtb	r2, r0
   3d178:	add	lr, r3, r2, lsl #1
   3d17c:	ldr	r0, [r3, #4]
   3d180:	strh	ip, [lr, #80]	; 0x50
   3d184:	ldrb	ip, [r3, #65]	; 0x41
   3d188:	str	ip, [sp]
   3d18c:	add	r2, r3, r2, lsl #2
   3d190:	add	r2, r2, #120	; 0x78
   3d194:	bl	3d1a0 <fputs@plt+0x2bdec>
   3d198:	mov	sp, fp
   3d19c:	pop	{fp, pc}
   3d1a0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3d1a4:	add	fp, sp, #24
   3d1a8:	sub	sp, sp, #8
   3d1ac:	mov	r4, r3
   3d1b0:	mov	r8, r2
   3d1b4:	mov	r5, r1
   3d1b8:	mov	r7, r0
   3d1bc:	bl	2c904 <fputs@plt+0x1b550>
   3d1c0:	cmp	r0, r5
   3d1c4:	bcs	3d1d8 <fputs@plt+0x2be24>
   3d1c8:	movw	r0, #57791	; 0xe1bf
   3d1cc:	bl	27378 <fputs@plt+0x15fc4>
   3d1d0:	mov	r6, r0
   3d1d4:	b	3d1f8 <fputs@plt+0x2be44>
   3d1d8:	ldr	r3, [fp, #8]
   3d1dc:	ldr	r0, [r7]
   3d1e0:	add	r2, sp, #4
   3d1e4:	mov	r1, r5
   3d1e8:	bl	172c0 <fputs@plt+0x5f0c>
   3d1ec:	mov	r6, r0
   3d1f0:	cmp	r0, #0
   3d1f4:	beq	3d218 <fputs@plt+0x2be64>
   3d1f8:	cmp	r4, #0
   3d1fc:	beq	3d20c <fputs@plt+0x2be58>
   3d200:	ldrb	r0, [r4, #68]	; 0x44
   3d204:	sub	r0, r0, #1
   3d208:	strb	r0, [r4, #68]	; 0x44
   3d20c:	mov	r0, r6
   3d210:	sub	sp, fp, #24
   3d214:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3d218:	ldr	r6, [sp, #4]
   3d21c:	mov	r0, r6
   3d220:	bl	27b60 <fputs@plt+0x167ac>
   3d224:	str	r0, [r8]
   3d228:	ldrb	r0, [r0]
   3d22c:	cmp	r0, #0
   3d230:	beq	3d278 <fputs@plt+0x2bec4>
   3d234:	mov	r6, #0
   3d238:	cmp	r4, #0
   3d23c:	beq	3d20c <fputs@plt+0x2be58>
   3d240:	ldr	r0, [r8]
   3d244:	ldrh	r1, [r0, #18]
   3d248:	cmp	r1, #0
   3d24c:	beq	3d260 <fputs@plt+0x2beac>
   3d250:	ldrb	r1, [r4, #69]	; 0x45
   3d254:	ldrb	r0, [r0, #2]
   3d258:	cmp	r0, r1
   3d25c:	beq	3d20c <fputs@plt+0x2be58>
   3d260:	movw	r0, #57813	; 0xe1d5
   3d264:	bl	27378 <fputs@plt+0x15fc4>
   3d268:	mov	r6, r0
   3d26c:	ldr	r0, [r8]
   3d270:	bl	2c010 <fputs@plt+0x1ac5c>
   3d274:	b	3d200 <fputs@plt+0x2be4c>
   3d278:	mov	r0, r6
   3d27c:	mov	r1, r5
   3d280:	mov	r2, r7
   3d284:	bl	2c42c <fputs@plt+0x1b078>
   3d288:	ldr	r0, [r8]
   3d28c:	bl	27b6c <fputs@plt+0x167b8>
   3d290:	cmp	r0, #0
   3d294:	beq	3d234 <fputs@plt+0x2be80>
   3d298:	mov	r6, r0
   3d29c:	ldr	r0, [r8]
   3d2a0:	bl	2c010 <fputs@plt+0x1ac5c>
   3d2a4:	b	3d1f8 <fputs@plt+0x2be44>
   3d2a8:	push	{r4, r5, r6, sl, fp, lr}
   3d2ac:	add	fp, sp, #16
   3d2b0:	sub	sp, sp, #32
   3d2b4:	mov	r4, r0
   3d2b8:	add	r5, r0, #8
   3d2bc:	vld1.32	{d16-d17}, [r5]
   3d2c0:	add	r0, sp, #16
   3d2c4:	vst1.64	{d16-d17}, [r0]
   3d2c8:	add	r0, r4, #40	; 0x28
   3d2cc:	vld1.32	{d16-d17}, [r0]
   3d2d0:	mov	r1, #8
   3d2d4:	mov	r6, sp
   3d2d8:	vst1.64	{d16-d17}, [r6], r1
   3d2dc:	bl	3d37c <fputs@plt+0x2bfc8>
   3d2e0:	add	r0, r4, #24
   3d2e4:	bl	3d388 <fputs@plt+0x2bfd4>
   3d2e8:	b	3d2f8 <fputs@plt+0x2bf44>
   3d2ec:	ldr	r1, [r6, #8]
   3d2f0:	mov	r0, #0
   3d2f4:	bl	13a88 <fputs@plt+0x26d4>
   3d2f8:	ldr	r6, [r6]
   3d2fc:	cmp	r6, #0
   3d300:	bne	3d2ec <fputs@plt+0x2bf38>
   3d304:	mov	r0, sp
   3d308:	bl	3d388 <fputs@plt+0x2bfd4>
   3d30c:	mov	r0, r5
   3d310:	bl	3d37c <fputs@plt+0x2bfc8>
   3d314:	ldr	r5, [sp, #24]
   3d318:	cmp	r5, #0
   3d31c:	beq	3d338 <fputs@plt+0x2bf84>
   3d320:	ldr	r1, [r5, #8]
   3d324:	mov	r0, #0
   3d328:	bl	13ae8 <fputs@plt+0x2734>
   3d32c:	ldr	r5, [r5]
   3d330:	cmp	r5, #0
   3d334:	bne	3d320 <fputs@plt+0x2bf6c>
   3d338:	add	r0, sp, #16
   3d33c:	bl	3d388 <fputs@plt+0x2bfd4>
   3d340:	add	r0, r4, #56	; 0x38
   3d344:	bl	3d388 <fputs@plt+0x2bfd4>
   3d348:	mov	r0, #0
   3d34c:	str	r0, [r4, #72]	; 0x48
   3d350:	ldrh	r0, [r4, #78]	; 0x4e
   3d354:	tst	r0, #1
   3d358:	beq	3d374 <fputs@plt+0x2bfc0>
   3d35c:	movw	r1, #65534	; 0xfffe
   3d360:	and	r0, r0, r1
   3d364:	strh	r0, [r4, #78]	; 0x4e
   3d368:	ldr	r0, [r4, #4]
   3d36c:	add	r0, r0, #1
   3d370:	str	r0, [r4, #4]
   3d374:	sub	sp, fp, #16
   3d378:	pop	{r4, r5, r6, sl, fp, pc}
   3d37c:	vmov.i32	q8, #0	; 0x00000000
   3d380:	vst1.32	{d16-d17}, [r0]
   3d384:	bx	lr
   3d388:	push	{r4, r5, r6, r7, fp, lr}
   3d38c:	add	fp, sp, #16
   3d390:	mov	r4, r0
   3d394:	ldr	r5, [r0, #8]
   3d398:	ldr	r0, [r0, #12]
   3d39c:	mov	r6, #0
   3d3a0:	str	r6, [r4, #8]
   3d3a4:	bl	14168 <fputs@plt+0x2db4>
   3d3a8:	str	r6, [r4]
   3d3ac:	str	r6, [r4, #12]
   3d3b0:	cmp	r5, #0
   3d3b4:	beq	3d3d0 <fputs@plt+0x2c01c>
   3d3b8:	ldr	r7, [r5]
   3d3bc:	mov	r0, r5
   3d3c0:	bl	14168 <fputs@plt+0x2db4>
   3d3c4:	cmp	r7, #0
   3d3c8:	mov	r5, r7
   3d3cc:	bne	3d3b8 <fputs@plt+0x2c004>
   3d3d0:	str	r6, [r4, #4]
   3d3d4:	pop	{r4, r5, r6, r7, fp, pc}
   3d3d8:	vmov.i32	q8, #0	; 0x00000000
   3d3dc:	mov	r1, #64	; 0x40
   3d3e0:	mov	r2, r0
   3d3e4:	vst1.64	{d16-d17}, [r2], r1
   3d3e8:	mov	r1, #0
   3d3ec:	str	r1, [r2]
   3d3f0:	add	r1, r0, #48	; 0x30
   3d3f4:	vst1.64	{d16-d17}, [r1]
   3d3f8:	add	r1, r0, #32
   3d3fc:	vst1.64	{d16-d17}, [r1]
   3d400:	add	r0, r0, #16
   3d404:	vst1.64	{d16-d17}, [r0]
   3d408:	bx	lr
   3d40c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3d410:	add	fp, sp, #24
   3d414:	mov	r8, r3
   3d418:	mov	r5, r2
   3d41c:	mov	r4, r1
   3d420:	mov	r9, r0
   3d424:	ldr	r7, [r0, #4]
   3d428:	cmp	r2, #0
   3d42c:	beq	3d448 <fputs@plt+0x2c094>
   3d430:	mov	r0, r7
   3d434:	bl	3d4f0 <fputs@plt+0x2c13c>
   3d438:	ldr	r0, [r7, #80]	; 0x50
   3d43c:	cmp	r0, #0
   3d440:	moveq	r0, #7
   3d444:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   3d448:	ldr	r6, [fp, #8]
   3d44c:	cmp	r4, #1
   3d450:	bne	3d464 <fputs@plt+0x2c0b0>
   3d454:	mov	r0, r7
   3d458:	bl	2c904 <fputs@plt+0x1b550>
   3d45c:	cmp	r0, #0
   3d460:	moveq	r4, r0
   3d464:	mov	r0, #255	; 0xff
   3d468:	strb	r0, [r6, #68]	; 0x44
   3d46c:	str	r4, [r6, #52]	; 0x34
   3d470:	str	r8, [r6, #72]	; 0x48
   3d474:	str	r9, [r6]
   3d478:	str	r7, [r6, #4]
   3d47c:	cmp	r5, #0
   3d480:	movwne	r5, #1
   3d484:	strb	r5, [r6, #64]	; 0x40
   3d488:	mov	r0, #2
   3d48c:	movwne	r0, #0
   3d490:	strb	r0, [r6, #65]	; 0x41
   3d494:	ldr	r0, [r7, #8]
   3d498:	cmp	r0, #0
   3d49c:	bne	3d4b0 <fputs@plt+0x2c0fc>
   3d4a0:	b	3d4d8 <fputs@plt+0x2c124>
   3d4a4:	ldr	r0, [r0, #8]
   3d4a8:	cmp	r0, #0
   3d4ac:	beq	3d4d8 <fputs@plt+0x2c124>
   3d4b0:	ldr	r1, [r0, #52]	; 0x34
   3d4b4:	cmp	r1, r4
   3d4b8:	bne	3d4a4 <fputs@plt+0x2c0f0>
   3d4bc:	ldrb	r1, [r0, #64]	; 0x40
   3d4c0:	orr	r1, r1, #32
   3d4c4:	strb	r1, [r0, #64]	; 0x40
   3d4c8:	ldrb	r1, [r6, #64]	; 0x40
   3d4cc:	orr	r1, r1, #32
   3d4d0:	strb	r1, [r6, #64]	; 0x40
   3d4d4:	b	3d4a4 <fputs@plt+0x2c0f0>
   3d4d8:	ldr	r0, [r7, #8]
   3d4dc:	str	r0, [r6, #8]
   3d4e0:	str	r6, [r7, #8]
   3d4e4:	mov	r0, #0
   3d4e8:	strb	r0, [r6, #66]	; 0x42
   3d4ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3d4f0:	push	{r4, sl, fp, lr}
   3d4f4:	add	fp, sp, #8
   3d4f8:	mov	r4, r0
   3d4fc:	ldr	r0, [r0, #80]	; 0x50
   3d500:	cmp	r0, #0
   3d504:	beq	3d50c <fputs@plt+0x2c158>
   3d508:	pop	{r4, sl, fp, pc}
   3d50c:	ldr	r0, [r4, #32]
   3d510:	bl	2842c <fputs@plt+0x17078>
   3d514:	str	r0, [r4, #80]	; 0x50
   3d518:	cmp	r0, #0
   3d51c:	popeq	{r4, sl, fp, pc}
   3d520:	mov	r1, #0
   3d524:	str	r1, [r0, #4]
   3d528:	str	r1, [r0]
   3d52c:	ldr	r0, [r4, #80]	; 0x50
   3d530:	add	r0, r0, #4
   3d534:	str	r0, [r4, #80]	; 0x50
   3d538:	pop	{r4, sl, fp, pc}
   3d53c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d540:	add	fp, sp, #28
   3d544:	sub	sp, sp, #36	; 0x24
   3d548:	mov	r9, r2
   3d54c:	mov	sl, r1
   3d550:	mov	r6, r0
   3d554:	ldr	r7, [r0, #4]
   3d558:	ldrb	r0, [r7, #17]
   3d55c:	cmp	r0, #0
   3d560:	beq	3d658 <fputs@plt+0x2c2a4>
   3d564:	mov	r0, r7
   3d568:	bl	2d624 <fputs@plt+0x1c270>
   3d56c:	add	r2, sp, #28
   3d570:	mov	r0, r6
   3d574:	mov	r1, #4
   3d578:	bl	1723c <fputs@plt+0x5e88>
   3d57c:	ldr	r0, [r7, #32]
   3d580:	movw	r1, #37800	; 0x93a8
   3d584:	movt	r1, #9
   3d588:	ldr	r1, [r1]
   3d58c:	udiv	r5, r1, r0
   3d590:	ldr	r8, [sp, #28]
   3d594:	mov	r4, r8
   3d598:	add	r8, r8, #1
   3d59c:	mov	r0, r7
   3d5a0:	mov	r1, r8
   3d5a4:	bl	2d644 <fputs@plt+0x1c290>
   3d5a8:	cmp	r8, r0
   3d5ac:	beq	3d594 <fputs@plt+0x2c1e0>
   3d5b0:	cmp	r4, r5
   3d5b4:	beq	3d594 <fputs@plt+0x2c1e0>
   3d5b8:	str	r8, [sp, #28]
   3d5bc:	mov	r0, #1
   3d5c0:	str	r0, [sp]
   3d5c4:	add	r1, sp, #16
   3d5c8:	add	r2, sp, #20
   3d5cc:	mov	r0, r7
   3d5d0:	mov	r3, r8
   3d5d4:	bl	2e178 <fputs@plt+0x1cdc4>
   3d5d8:	mov	r5, r0
   3d5dc:	str	r0, [sp, #24]
   3d5e0:	cmp	r0, #0
   3d5e4:	bne	3d70c <fputs@plt+0x2c358>
   3d5e8:	mov	r4, sl
   3d5ec:	ldr	sl, [sp, #20]
   3d5f0:	cmp	sl, r8
   3d5f4:	bne	3d6b4 <fputs@plt+0x2c300>
   3d5f8:	ldr	r0, [sp, #16]
   3d5fc:	str	r0, [sp, #32]
   3d600:	add	r0, sp, #24
   3d604:	str	r0, [sp]
   3d608:	mov	r0, r7
   3d60c:	mov	r1, r8
   3d610:	mov	r2, #1
   3d614:	mov	r3, #0
   3d618:	bl	2edac <fputs@plt+0x1d9f8>
   3d61c:	ldr	r5, [sp, #24]
   3d620:	cmp	r5, #0
   3d624:	bne	3d64c <fputs@plt+0x2c298>
   3d628:	mov	sl, r4
   3d62c:	mov	r0, r6
   3d630:	mov	r1, #4
   3d634:	mov	r2, r8
   3d638:	bl	1788c <fputs@plt+0x64d8>
   3d63c:	str	r0, [sp, #24]
   3d640:	cmp	r0, #0
   3d644:	beq	3d684 <fputs@plt+0x2c2d0>
   3d648:	mov	r5, r0
   3d64c:	ldr	r0, [sp, #32]
   3d650:	bl	2c010 <fputs@plt+0x1ac5c>
   3d654:	b	3d70c <fputs@plt+0x2c358>
   3d658:	mov	r0, #0
   3d65c:	str	r0, [sp]
   3d660:	add	r1, sp, #32
   3d664:	add	r2, sp, #28
   3d668:	mov	r0, r7
   3d66c:	mov	r3, #1
   3d670:	bl	2e178 <fputs@plt+0x1cdc4>
   3d674:	mov	r5, r0
   3d678:	str	r0, [sp, #24]
   3d67c:	cmp	r0, #0
   3d680:	bne	3d70c <fputs@plt+0x2c358>
   3d684:	mov	r1, #13
   3d688:	tst	r9, #1
   3d68c:	movweq	r1, #10
   3d690:	ldr	r4, [sp, #32]
   3d694:	mov	r0, r4
   3d698:	bl	2c718 <fputs@plt+0x1b364>
   3d69c:	ldr	r0, [r4, #72]	; 0x48
   3d6a0:	bl	1782c <fputs@plt+0x6478>
   3d6a4:	ldr	r0, [sp, #28]
   3d6a8:	str	r0, [sl]
   3d6ac:	mov	r5, #0
   3d6b0:	b	3d70c <fputs@plt+0x2c358>
   3d6b4:	mov	r0, #0
   3d6b8:	strb	r0, [sp, #15]
   3d6bc:	str	r0, [sp, #8]
   3d6c0:	mov	r0, r7
   3d6c4:	mov	r1, #0
   3d6c8:	mov	r2, #0
   3d6cc:	bl	2d758 <fputs@plt+0x1c3a4>
   3d6d0:	mov	r5, r0
   3d6d4:	str	r0, [sp, #24]
   3d6d8:	ldr	r0, [sp, #16]
   3d6dc:	bl	2c010 <fputs@plt+0x1ac5c>
   3d6e0:	cmp	r5, #0
   3d6e4:	bne	3d70c <fputs@plt+0x2c358>
   3d6e8:	add	r2, sp, #32
   3d6ec:	mov	r0, r7
   3d6f0:	mov	r1, r8
   3d6f4:	mov	r3, #0
   3d6f8:	bl	2bf4c <fputs@plt+0x1ab98>
   3d6fc:	mov	r5, r0
   3d700:	str	r0, [sp, #24]
   3d704:	cmp	r0, #0
   3d708:	beq	3d718 <fputs@plt+0x2c364>
   3d70c:	mov	r0, r5
   3d710:	sub	sp, fp, #28
   3d714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d718:	add	r2, sp, #15
   3d71c:	add	r3, sp, #8
   3d720:	mov	r0, r7
   3d724:	mov	r1, r8
   3d728:	bl	2e0b8 <fputs@plt+0x1cd04>
   3d72c:	mov	r5, r0
   3d730:	str	r0, [sp, #24]
   3d734:	ldrb	r2, [sp, #15]
   3d738:	sub	r0, r2, #1
   3d73c:	uxtb	r0, r0
   3d740:	cmp	r0, #1
   3d744:	bhi	3d760 <fputs@plt+0x2c3ac>
   3d748:	movw	r0, #64159	; 0xfa9f
   3d74c:	mov	r5, r2
   3d750:	bl	27378 <fputs@plt+0x15fc4>
   3d754:	mov	r2, r5
   3d758:	mov	r5, r0
   3d75c:	str	r0, [sp, #24]
   3d760:	ldr	r1, [sp, #32]
   3d764:	cmp	r5, #0
   3d768:	beq	3d774 <fputs@plt+0x2c3c0>
   3d76c:	mov	r0, r1
   3d770:	b	3d650 <fputs@plt+0x2c29c>
   3d774:	ldr	r3, [sp, #8]
   3d778:	mov	r0, #0
   3d77c:	str	sl, [sp]
   3d780:	str	r0, [sp, #4]
   3d784:	mov	r0, r7
   3d788:	mov	sl, r1
   3d78c:	bl	2e904 <fputs@plt+0x1d550>
   3d790:	mov	r5, r0
   3d794:	str	r0, [sp, #24]
   3d798:	mov	r0, sl
   3d79c:	bl	2c010 <fputs@plt+0x1ac5c>
   3d7a0:	cmp	r5, #0
   3d7a4:	bne	3d70c <fputs@plt+0x2c358>
   3d7a8:	add	r2, sp, #32
   3d7ac:	mov	r0, r7
   3d7b0:	mov	r1, r8
   3d7b4:	mov	r3, #0
   3d7b8:	bl	2bf4c <fputs@plt+0x1ab98>
   3d7bc:	mov	r5, r0
   3d7c0:	str	r0, [sp, #24]
   3d7c4:	cmp	r0, #0
   3d7c8:	bne	3d70c <fputs@plt+0x2c358>
   3d7cc:	ldr	sl, [sp, #32]
   3d7d0:	ldr	r0, [sl, #72]	; 0x48
   3d7d4:	bl	17a08 <fputs@plt+0x6654>
   3d7d8:	str	r0, [sp, #24]
   3d7dc:	cmp	r0, #0
   3d7e0:	beq	3d600 <fputs@plt+0x2c24c>
   3d7e4:	mov	r5, r0
   3d7e8:	mov	r0, sl
   3d7ec:	b	3d650 <fputs@plt+0x2c29c>
   3d7f0:	mov	r1, r0
   3d7f4:	ldr	r2, [r0]
   3d7f8:	ldrh	r0, [r2, #6]
   3d7fc:	ldrh	r3, [r2, #8]
   3d800:	add	r3, r3, r0
   3d804:	movw	r0, #55988	; 0xdab4
   3d808:	movt	r0, #3
   3d80c:	cmp	r3, #13
   3d810:	bhi	3d878 <fputs@plt+0x2c4c4>
   3d814:	push	{r4, sl, fp, lr}
   3d818:	add	fp, sp, #8
   3d81c:	ldr	r3, [r2, #16]
   3d820:	ldrb	lr, [r3]
   3d824:	mov	r4, #1
   3d828:	cmp	lr, #0
   3d82c:	mvneq	r4, #0
   3d830:	ldr	r3, [r1, #4]
   3d834:	ldrh	ip, [r3, #8]
   3d838:	strb	r4, [r1, #12]
   3d83c:	mvn	r3, #0
   3d840:	cmp	lr, #0
   3d844:	movweq	r3, #1
   3d848:	strb	r3, [r1, #13]
   3d84c:	tst	ip, #4
   3d850:	pop	{r4, sl, fp, lr}
   3d854:	movwne	r0, #55420	; 0xd87c
   3d858:	movtne	r0, #3
   3d85c:	bxne	lr
   3d860:	tst	ip, #25
   3d864:	bxne	lr
   3d868:	ldr	r1, [r2, #20]
   3d86c:	cmp	r1, #0
   3d870:	movweq	r0, #55708	; 0xd99c
   3d874:	movteq	r0, #3
   3d878:	bx	lr
   3d87c:	push	{r4, r5, r7, r8, r9, sl, fp, lr}
   3d880:	add	fp, sp, #24
   3d884:	ldrb	r4, [r1, #1]
   3d888:	cmp	r4, #9
   3d88c:	bhi	3d8dc <fputs@plt+0x2c528>
   3d890:	ldrb	r3, [r1]
   3d894:	and	r3, r3, #63	; 0x3f
   3d898:	add	r7, r1, r3
   3d89c:	ldr	r3, [r2, #4]
   3d8a0:	ldrd	r8, [r3]
   3d8a4:	mov	ip, #0
   3d8a8:	add	r3, pc, #4
   3d8ac:	mov	r5, #0
   3d8b0:	ldr	pc, [r3, r4, lsl #2]
   3d8b4:	ldrdeq	sp, [r3], -ip
   3d8b8:	andeq	sp, r3, r4, ror #17
   3d8bc:	andeq	sp, r3, ip, ror #17
   3d8c0:	strdeq	sp, [r3], -ip
   3d8c4:	andeq	sp, r3, r8, lsl r9
   3d8c8:	andeq	sp, r3, r8, lsr #18
   3d8cc:	andeq	sp, r3, r8, asr #18
   3d8d0:	ldrdeq	sp, [r3], -ip
   3d8d4:	andeq	sp, r3, r8, asr r9
   3d8d8:	andeq	sp, r3, r0, asr #18
   3d8dc:	pop	{r4, r5, r7, r8, r9, sl, fp, lr}
   3d8e0:	b	3dab4 <fputs@plt+0x2c700>
   3d8e4:	ldrsb	r5, [r7]
   3d8e8:	b	3d920 <fputs@plt+0x2c56c>
   3d8ec:	ldrsb	r3, [r7]
   3d8f0:	ldrb	r7, [r7, #1]
   3d8f4:	orr	r5, r7, r3, lsl #8
   3d8f8:	b	3d920 <fputs@plt+0x2c56c>
   3d8fc:	ldrsb	r3, [r7]
   3d900:	ldrb	r5, [r7, #1]
   3d904:	ldrb	r7, [r7, #2]
   3d908:	lsl	r5, r5, #8
   3d90c:	orr	r3, r5, r3, lsl #16
   3d910:	orr	r5, r3, r7
   3d914:	b	3d920 <fputs@plt+0x2c56c>
   3d918:	ldr	r3, [r7]
   3d91c:	rev	r5, r3
   3d920:	asr	ip, r5, #31
   3d924:	b	3d958 <fputs@plt+0x2c5a4>
   3d928:	ldrsb	r3, [r7]
   3d92c:	ldrb	r5, [r7, #1]
   3d930:	orr	ip, r5, r3, lsl #8
   3d934:	ldr	r3, [r7, #2]
   3d938:	rev	r5, r3
   3d93c:	b	3d958 <fputs@plt+0x2c5a4>
   3d940:	mov	r5, #1
   3d944:	b	3d958 <fputs@plt+0x2c5a4>
   3d948:	ldr	r3, [r7]
   3d94c:	ldr	r7, [r7, #4]
   3d950:	rev	ip, r3
   3d954:	rev	r5, r7
   3d958:	subs	r3, r5, r8
   3d95c:	sbcs	r3, ip, r9
   3d960:	ldrsblt	r0, [r2, #12]
   3d964:	poplt	{r4, r5, r7, r8, r9, sl, fp, pc}
   3d968:	subs	r3, r8, r5
   3d96c:	sbcs	r3, r9, ip
   3d970:	ldrsblt	r0, [r2, #13]
   3d974:	poplt	{r4, r5, r7, r8, r9, sl, fp, pc}
   3d978:	ldrh	r3, [r2, #8]
   3d97c:	cmp	r3, #2
   3d980:	movcc	r0, #1
   3d984:	strbcc	r0, [r2, #14]
   3d988:	ldrsbcc	r0, [r2, #10]
   3d98c:	popcc	{r4, r5, r7, r8, r9, sl, fp, pc}
   3d990:	mov	r3, #1
   3d994:	pop	{r4, r5, r7, r8, r9, sl, fp, lr}
   3d998:	b	3dabc <fputs@plt+0x2c708>
   3d99c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3d9a0:	add	fp, sp, #24
   3d9a4:	sub	sp, sp, #8
   3d9a8:	mov	r4, r2
   3d9ac:	mov	r5, r1
   3d9b0:	mov	r6, r0
   3d9b4:	mov	r0, r1
   3d9b8:	ldrsb	r1, [r0, #1]!
   3d9bc:	cmp	r1, #0
   3d9c0:	blt	3d9e8 <fputs@plt+0x2c634>
   3d9c4:	uxtb	r0, r1
   3d9c8:	str	r0, [sp, #4]
   3d9cc:	cmp	r0, #11
   3d9d0:	ble	3da6c <fputs@plt+0x2c6b8>
   3d9d4:	tst	r0, #1
   3d9d8:	bne	3da00 <fputs@plt+0x2c64c>
   3d9dc:	ldrsb	r0, [r4, #13]
   3d9e0:	sub	sp, fp, #24
   3d9e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3d9e8:	add	r1, sp, #4
   3d9ec:	bl	39078 <fputs@plt+0x27cc4>
   3d9f0:	ldr	r0, [sp, #4]
   3d9f4:	cmp	r0, #11
   3d9f8:	bgt	3d9d4 <fputs@plt+0x2c620>
   3d9fc:	b	3da6c <fputs@plt+0x2c6b8>
   3da00:	ldrb	r1, [r5]
   3da04:	sub	r0, r0, #12
   3da08:	add	r0, r0, r0, lsr #31
   3da0c:	add	r2, r1, r0, asr #1
   3da10:	cmp	r2, r6
   3da14:	ble	3da34 <fputs@plt+0x2c680>
   3da18:	movw	r0, #6687	; 0x1a1f
   3da1c:	movt	r0, #1
   3da20:	bl	27378 <fputs@plt+0x15fc4>
   3da24:	strb	r0, [r4, #11]
   3da28:	mov	r0, #0
   3da2c:	sub	sp, fp, #24
   3da30:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3da34:	asr	r8, r0, #1
   3da38:	add	r0, r5, r1
   3da3c:	ldr	r1, [r4, #4]
   3da40:	ldr	r7, [r1, #12]
   3da44:	ldr	r1, [r1, #16]
   3da48:	cmp	r8, r7
   3da4c:	mov	r2, r8
   3da50:	movgt	r2, r7
   3da54:	bl	110e4 <memcmp@plt>
   3da58:	cmp	r0, #0
   3da5c:	subseq	r0, r8, r7
   3da60:	beq	3da78 <fputs@plt+0x2c6c4>
   3da64:	cmp	r0, #1
   3da68:	bge	3d9dc <fputs@plt+0x2c628>
   3da6c:	ldrsb	r0, [r4, #12]
   3da70:	sub	sp, fp, #24
   3da74:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3da78:	ldrh	r0, [r4, #8]
   3da7c:	cmp	r0, #2
   3da80:	bcc	3daa0 <fputs@plt+0x2c6ec>
   3da84:	mov	r0, r6
   3da88:	mov	r1, r5
   3da8c:	mov	r2, r4
   3da90:	mov	r3, #1
   3da94:	bl	3dabc <fputs@plt+0x2c708>
   3da98:	sub	sp, fp, #24
   3da9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3daa0:	mov	r0, #1
   3daa4:	strb	r0, [r4, #14]
   3daa8:	ldrsb	r0, [r4, #10]
   3daac:	sub	sp, fp, #24
   3dab0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3dab4:	mov	r3, #0
   3dab8:	b	3dabc <fputs@plt+0x2c708>
   3dabc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dac0:	add	fp, sp, #28
   3dac4:	sub	sp, sp, #68	; 0x44
   3dac8:	mov	sl, r2
   3dacc:	mov	r2, r1
   3dad0:	str	r0, [sp, #8]
   3dad4:	ldr	r9, [sl]
   3dad8:	ldr	r7, [sl, #4]
   3dadc:	cmp	r3, #0
   3dae0:	str	r1, [sp, #12]
   3dae4:	beq	3db08 <fputs@plt+0x2c754>
   3dae8:	mov	r0, r2
   3daec:	ldrsb	r1, [r0, #1]!
   3daf0:	cmp	r1, #0
   3daf4:	blt	3db24 <fputs@plt+0x2c770>
   3daf8:	uxtb	r0, r1
   3dafc:	str	r0, [sp, #24]
   3db00:	mov	r6, #2
   3db04:	b	3db34 <fputs@plt+0x2c780>
   3db08:	ldrsb	r0, [r2]
   3db0c:	cmp	r0, #0
   3db10:	blt	3db54 <fputs@plt+0x2c7a0>
   3db14:	uxtb	r0, r0
   3db18:	str	r0, [fp, #-32]	; 0xffffffe0
   3db1c:	mov	r6, #1
   3db20:	b	3db64 <fputs@plt+0x2c7b0>
   3db24:	add	r1, sp, #24
   3db28:	bl	39078 <fputs@plt+0x27cc4>
   3db2c:	ldr	r2, [sp, #12]
   3db30:	add	r6, r0, #1
   3db34:	ldrb	r4, [r2]
   3db38:	str	r4, [fp, #-32]	; 0xffffffe0
   3db3c:	ldr	r0, [sp, #24]
   3db40:	bl	391b0 <fputs@plt+0x27dfc>
   3db44:	add	r8, r0, r4
   3db48:	add	r7, r7, #40	; 0x28
   3db4c:	mov	r5, #1
   3db50:	b	3db90 <fputs@plt+0x2c7dc>
   3db54:	sub	r1, fp, #32
   3db58:	mov	r0, r2
   3db5c:	bl	39078 <fputs@plt+0x27cc4>
   3db60:	mov	r6, r0
   3db64:	mov	r5, #0
   3db68:	ldr	r8, [fp, #-32]	; 0xffffffe0
   3db6c:	ldr	r0, [sp, #8]
   3db70:	cmp	r8, r0
   3db74:	bls	3db90 <fputs@plt+0x2c7dc>
   3db78:	movw	r0, #6405	; 0x1905
   3db7c:	movt	r0, #1
   3db80:	bl	27378 <fputs@plt+0x15fc4>
   3db84:	strb	r0, [sl, #11]
   3db88:	mov	r9, #0
   3db8c:	b	3ded0 <fputs@plt+0x2cb1c>
   3db90:	str	r9, [sp, #4]
   3db94:	add	r0, sl, #11
   3db98:	str	r0, [sp]
   3db9c:	ldrh	r1, [r7, #8]
   3dba0:	tst	r1, #4
   3dba4:	str	r5, [sp, #16]
   3dba8:	bne	3dbe8 <fputs@plt+0x2c834>
   3dbac:	tst	r1, #8
   3dbb0:	bne	3dc44 <fputs@plt+0x2c890>
   3dbb4:	tst	r1, #2
   3dbb8:	bne	3dcd4 <fputs@plt+0x2c920>
   3dbbc:	ldr	r0, [sp, #12]
   3dbc0:	ldrb	r2, [r0, r6]!
   3dbc4:	sxtb	r9, r2
   3dbc8:	tst	r1, #16
   3dbcc:	bne	3dd94 <fputs@plt+0x2c9e0>
   3dbd0:	str	r2, [sp, #20]
   3dbd4:	cmp	r9, #0
   3dbd8:	movwne	r9, #1
   3dbdc:	cmp	r9, #0
   3dbe0:	beq	3de34 <fputs@plt+0x2ca80>
   3dbe4:	b	3deb8 <fputs@plt+0x2cb04>
   3dbe8:	ldr	r0, [sp, #12]
   3dbec:	ldrb	r2, [r0, r6]
   3dbf0:	str	r2, [sp, #20]
   3dbf4:	mov	r9, #1
   3dbf8:	cmp	r2, #9
   3dbfc:	bhi	3deb8 <fputs@plt+0x2cb04>
   3dc00:	cmp	r2, #7
   3dc04:	beq	3dca8 <fputs@plt+0x2c8f4>
   3dc08:	mvn	r9, #0
   3dc0c:	cmp	r2, #0
   3dc10:	beq	3deb8 <fputs@plt+0x2cb04>
   3dc14:	add	r1, r0, r8
   3dc18:	mov	r0, r2
   3dc1c:	bl	3deec <fputs@plt+0x2cb38>
   3dc20:	ldrd	r2, [r7]
   3dc24:	subs	r5, r0, r2
   3dc28:	sbcs	r5, r1, r3
   3dc2c:	blt	3deb8 <fputs@plt+0x2cb04>
   3dc30:	subs	r0, r2, r0
   3dc34:	sbcs	r0, r3, r1
   3dc38:	mov	r9, #1
   3dc3c:	bge	3de34 <fputs@plt+0x2ca80>
   3dc40:	b	3deb8 <fputs@plt+0x2cb04>
   3dc44:	mov	r4, sl
   3dc48:	ldr	r0, [sp, #12]
   3dc4c:	ldrb	sl, [r0, r6]
   3dc50:	str	sl, [sp, #20]
   3dc54:	mov	r9, #1
   3dc58:	cmp	sl, #9
   3dc5c:	bhi	3deb8 <fputs@plt+0x2cb04>
   3dc60:	mvn	r9, #0
   3dc64:	cmp	sl, #0
   3dc68:	beq	3deb8 <fputs@plt+0x2cb04>
   3dc6c:	add	r0, r0, r8
   3dc70:	mov	r1, sl
   3dc74:	add	r2, sp, #24
   3dc78:	bl	391d0 <fputs@plt+0x27e1c>
   3dc7c:	cmp	sl, #7
   3dc80:	bne	3dd70 <fputs@plt+0x2c9bc>
   3dc84:	vldr	d16, [sp, #24]
   3dc88:	vldr	d17, [r7]
   3dc8c:	vcmpe.f64	d16, d17
   3dc90:	vmrs	APSR_nzcv, fpscr
   3dc94:	bmi	3deb8 <fputs@plt+0x2cb04>
   3dc98:	mov	sl, r4
   3dc9c:	mov	r9, #1
   3dca0:	ble	3de34 <fputs@plt+0x2ca80>
   3dca4:	b	3deb8 <fputs@plt+0x2cb04>
   3dca8:	add	r0, r0, r8
   3dcac:	mov	r1, r2
   3dcb0:	add	r2, sp, #24
   3dcb4:	bl	391d0 <fputs@plt+0x27e1c>
   3dcb8:	ldrd	r0, [r7]
   3dcbc:	vldr	d0, [sp, #24]
   3dcc0:	bl	3c8e0 <fputs@plt+0x2b52c>
   3dcc4:	rsb	r9, r0, #0
   3dcc8:	cmp	r9, #0
   3dccc:	beq	3de34 <fputs@plt+0x2ca80>
   3dcd0:	b	3deb8 <fputs@plt+0x2cb04>
   3dcd4:	ldr	r3, [sp, #12]
   3dcd8:	mov	r0, r3
   3dcdc:	ldrsb	r1, [r0, r6]!
   3dce0:	cmp	r1, #0
   3dce4:	blt	3dda4 <fputs@plt+0x2c9f0>
   3dce8:	uxtb	r0, r1
   3dcec:	str	r0, [sp, #20]
   3dcf0:	cmp	r0, #12
   3dcf4:	bcc	3de94 <fputs@plt+0x2cae0>
   3dcf8:	tst	r0, #1
   3dcfc:	beq	3de9c <fputs@plt+0x2cae8>
   3dd00:	sub	r0, r0, #12
   3dd04:	lsr	r4, r0, #1
   3dd08:	str	r4, [sp, #36]	; 0x24
   3dd0c:	add	r0, r8, r0, lsr #1
   3dd10:	ldr	r1, [sp, #8]
   3dd14:	cmp	r0, r1
   3dd18:	bhi	3dea4 <fputs@plt+0x2caf0>
   3dd1c:	ldr	r1, [sp, #4]
   3dd20:	add	r0, r1, r5, lsl #2
   3dd24:	ldr	r2, [r0, #20]
   3dd28:	cmp	r2, #0
   3dd2c:	beq	3ddc0 <fputs@plt+0x2ca0c>
   3dd30:	ldrb	r0, [r1, #4]
   3dd34:	strb	r0, [sp, #34]	; 0x22
   3dd38:	ldr	r0, [r1, #12]
   3dd3c:	mov	r1, #2
   3dd40:	strh	r1, [sp, #32]
   3dd44:	add	r1, r3, r8
   3dd48:	str	r1, [sp, #40]	; 0x28
   3dd4c:	str	r0, [sp, #56]	; 0x38
   3dd50:	add	r0, sp, #24
   3dd54:	mov	r1, r7
   3dd58:	ldr	r3, [sp]
   3dd5c:	bl	3c9a8 <fputs@plt+0x2b5f4>
   3dd60:	mov	r9, r0
   3dd64:	cmp	r9, #0
   3dd68:	beq	3de34 <fputs@plt+0x2ca80>
   3dd6c:	b	3deb8 <fputs@plt+0x2cb04>
   3dd70:	ldr	r0, [sp, #24]
   3dd74:	ldr	r1, [sp, #28]
   3dd78:	vldr	d0, [r7]
   3dd7c:	bl	3c8e0 <fputs@plt+0x2b52c>
   3dd80:	mov	r9, r0
   3dd84:	mov	sl, r4
   3dd88:	cmp	r9, #0
   3dd8c:	beq	3de34 <fputs@plt+0x2ca80>
   3dd90:	b	3deb8 <fputs@plt+0x2cb04>
   3dd94:	cmp	r9, #0
   3dd98:	blt	3ddc8 <fputs@plt+0x2ca14>
   3dd9c:	str	r2, [sp, #20]
   3dda0:	b	3ddd0 <fputs@plt+0x2ca1c>
   3dda4:	add	r1, sp, #20
   3dda8:	bl	39078 <fputs@plt+0x27cc4>
   3ddac:	ldr	r3, [sp, #12]
   3ddb0:	ldr	r0, [sp, #20]
   3ddb4:	cmp	r0, #12
   3ddb8:	bcs	3dcf8 <fputs@plt+0x2c944>
   3ddbc:	b	3de94 <fputs@plt+0x2cae0>
   3ddc0:	add	r0, r3, r8
   3ddc4:	b	3de08 <fputs@plt+0x2ca54>
   3ddc8:	add	r1, sp, #20
   3ddcc:	bl	39078 <fputs@plt+0x27cc4>
   3ddd0:	ldr	r0, [sp, #20]
   3ddd4:	mvn	r9, #0
   3ddd8:	cmp	r0, #12
   3dddc:	bcc	3deb8 <fputs@plt+0x2cb04>
   3dde0:	ands	r1, r0, #1
   3dde4:	bne	3deb8 <fputs@plt+0x2cb04>
   3dde8:	sub	r0, r0, #12
   3ddec:	add	r1, r8, r0, lsr #1
   3ddf0:	ldr	r2, [sp, #8]
   3ddf4:	cmp	r1, r2
   3ddf8:	bhi	3dedc <fputs@plt+0x2cb28>
   3ddfc:	lsr	r4, r0, #1
   3de00:	ldr	r0, [sp, #12]
   3de04:	add	r0, r0, r8
   3de08:	ldr	r5, [r7, #12]
   3de0c:	ldr	r1, [r7, #16]
   3de10:	cmp	r4, r5
   3de14:	mov	r2, r5
   3de18:	movlt	r2, r4
   3de1c:	bl	110e4 <memcmp@plt>
   3de20:	cmp	r0, #0
   3de24:	bne	3deb4 <fputs@plt+0x2cb00>
   3de28:	sub	r9, r4, r5
   3de2c:	cmp	r9, #0
   3de30:	bne	3deb8 <fputs@plt+0x2cb04>
   3de34:	ldr	r5, [sp, #20]
   3de38:	mov	r0, r5
   3de3c:	bl	391b0 <fputs@plt+0x27dfc>
   3de40:	mov	r4, r0
   3de44:	mov	r0, r5
   3de48:	mov	r1, #0
   3de4c:	bl	3946c <fputs@plt+0x280b8>
   3de50:	add	r6, r0, r6
   3de54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3de58:	cmp	r6, r0
   3de5c:	ldr	r5, [sp, #16]
   3de60:	bcs	3de84 <fputs@plt+0x2cad0>
   3de64:	add	r8, r4, r8
   3de68:	ldr	r0, [sp, #8]
   3de6c:	cmp	r8, r0
   3de70:	addls	r5, r5, #1
   3de74:	addls	r7, r7, #40	; 0x28
   3de78:	ldrhls	r0, [sl, #8]
   3de7c:	cmpls	r5, r0
   3de80:	bcc	3db9c <fputs@plt+0x2c7e8>
   3de84:	mov	r0, #1
   3de88:	strb	r0, [sl, #14]
   3de8c:	ldrsb	r9, [sl, #10]
   3de90:	b	3ded0 <fputs@plt+0x2cb1c>
   3de94:	mvn	r9, #0
   3de98:	b	3deb8 <fputs@plt+0x2cb04>
   3de9c:	mov	r9, #1
   3dea0:	b	3deb8 <fputs@plt+0x2cb04>
   3dea4:	movw	r0, #6405	; 0x1905
   3dea8:	movt	r0, #1
   3deac:	add	r0, r0, #75	; 0x4b
   3deb0:	b	3db80 <fputs@plt+0x2c7cc>
   3deb4:	mov	r9, r0
   3deb8:	ldr	r0, [sp, #4]
   3debc:	ldr	r0, [r0, #16]
   3dec0:	ldr	r1, [sp, #16]
   3dec4:	ldrb	r0, [r0, r1]
   3dec8:	cmp	r0, #0
   3decc:	rsbne	r9, r9, #0
   3ded0:	mov	r0, r9
   3ded4:	sub	sp, fp, #28
   3ded8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dedc:	movw	r0, #6405	; 0x1905
   3dee0:	movt	r0, #1
   3dee4:	add	r0, r0, #104	; 0x68
   3dee8:	b	3db80 <fputs@plt+0x2c7cc>
   3deec:	cmp	r0, #6
   3def0:	bhi	3df28 <fputs@plt+0x2cb74>
   3def4:	mov	r2, r1
   3def8:	add	r1, pc, #0
   3defc:	ldr	pc, [r1, r0, lsl #2]
   3df00:	andeq	sp, r3, ip, lsl pc
   3df04:	andeq	sp, r3, ip, lsl pc
   3df08:	andeq	sp, r3, r4, lsr pc
   3df0c:	andeq	sp, r3, r8, asr #30
   3df10:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   3df14:	andeq	sp, r3, r8, ror #30
   3df18:	andeq	sp, r3, r0, lsl #31
   3df1c:	ldrsb	r0, [r2]
   3df20:	asr	r1, r0, #31
   3df24:	bx	lr
   3df28:	sub	r0, r0, #8
   3df2c:	mov	r1, #0
   3df30:	bx	lr
   3df34:	ldrsb	r0, [r2]
   3df38:	ldrb	r1, [r2, #1]
   3df3c:	orr	r0, r1, r0, lsl #8
   3df40:	asr	r1, r0, #31
   3df44:	bx	lr
   3df48:	ldrsb	r0, [r2]
   3df4c:	ldrb	r1, [r2, #1]
   3df50:	ldrb	r2, [r2, #2]
   3df54:	lsl	r1, r1, #8
   3df58:	orr	r0, r1, r0, lsl #16
   3df5c:	orr	r0, r0, r2
   3df60:	asr	r1, r0, #31
   3df64:	bx	lr
   3df68:	ldrsb	r0, [r2]
   3df6c:	ldrb	r1, [r2, #1]
   3df70:	orr	r1, r1, r0, lsl #8
   3df74:	ldr	r0, [r2, #2]
   3df78:	rev	r0, r0
   3df7c:	bx	lr
   3df80:	ldr	r0, [r2]
   3df84:	ldr	r2, [r2, #4]
   3df88:	rev	r1, r0
   3df8c:	rev	r0, r2
   3df90:	bx	lr
   3df94:	ldr	r0, [r2]
   3df98:	rev	r0, r0
   3df9c:	asr	r1, r0, #31
   3dfa0:	bx	lr
   3dfa4:	push	{r4, r5, fp, lr}
   3dfa8:	add	fp, sp, #8
   3dfac:	mov	r5, r1
   3dfb0:	mov	r4, r0
   3dfb4:	ldrb	r0, [r0, #66]	; 0x42
   3dfb8:	cmp	r0, #1
   3dfbc:	bne	3e000 <fputs@plt+0x2cc4c>
   3dfc0:	ldrsb	r1, [r4, #68]	; 0x44
   3dfc4:	add	r0, r4, r1, lsl #2
   3dfc8:	ldr	r0, [r0, #120]	; 0x78
   3dfcc:	add	r1, r4, r1, lsl #1
   3dfd0:	ldrh	r2, [r1, #80]	; 0x50
   3dfd4:	add	r2, r2, #1
   3dfd8:	strh	r2, [r1, #80]	; 0x50
   3dfdc:	ldrb	r1, [r0, #4]
   3dfe0:	ldrh	r3, [r0, #18]
   3dfe4:	uxth	r2, r2
   3dfe8:	cmp	r2, r3
   3dfec:	bcs	3e04c <fputs@plt+0x2cc98>
   3dff0:	mov	r0, #0
   3dff4:	cmp	r1, #0
   3dff8:	bne	3e048 <fputs@plt+0x2cc94>
   3dffc:	b	3e0e0 <fputs@plt+0x2cd2c>
   3e000:	cmp	r0, #3
   3e004:	bcc	3e01c <fputs@plt+0x2cc68>
   3e008:	mov	r0, r4
   3e00c:	bl	3cc10 <fputs@plt+0x2b85c>
   3e010:	cmp	r0, #0
   3e014:	bne	3e048 <fputs@plt+0x2cc94>
   3e018:	ldrb	r0, [r4, #66]	; 0x42
   3e01c:	cmp	r0, #0
   3e020:	beq	3e0a8 <fputs@plt+0x2ccf4>
   3e024:	ldr	r1, [r4, #60]	; 0x3c
   3e028:	cmp	r1, #0
   3e02c:	beq	3dfc0 <fputs@plt+0x2cc0c>
   3e030:	mov	r0, #0
   3e034:	str	r0, [r4, #60]	; 0x3c
   3e038:	mov	r2, #1
   3e03c:	strb	r2, [r4, #66]	; 0x42
   3e040:	cmp	r1, #0
   3e044:	ble	3dfc0 <fputs@plt+0x2cc0c>
   3e048:	pop	{r4, r5, fp, pc}
   3e04c:	cmp	r1, #0
   3e050:	beq	3e0b8 <fputs@plt+0x2cd04>
   3e054:	ldrb	r0, [r4, #68]	; 0x44
   3e058:	cmp	r0, #0
   3e05c:	beq	3e0ec <fputs@plt+0x2cd38>
   3e060:	mov	r0, r4
   3e064:	bl	3d108 <fputs@plt+0x2bd54>
   3e068:	ldrsb	r0, [r4, #68]	; 0x44
   3e06c:	add	r1, r4, r0, lsl #1
   3e070:	ldrh	r1, [r1, #80]	; 0x50
   3e074:	add	r0, r4, r0, lsl #2
   3e078:	ldr	r0, [r0, #120]	; 0x78
   3e07c:	ldrh	r2, [r0, #18]
   3e080:	cmp	r1, r2
   3e084:	bcs	3e054 <fputs@plt+0x2cca0>
   3e088:	ldrb	r0, [r0, #2]
   3e08c:	cmp	r0, #0
   3e090:	moveq	r0, #0
   3e094:	popeq	{r4, r5, fp, pc}
   3e098:	mov	r0, r4
   3e09c:	mov	r1, r5
   3e0a0:	pop	{r4, r5, fp, lr}
   3e0a4:	b	39eb0 <fputs@plt+0x28afc>
   3e0a8:	mov	r0, #1
   3e0ac:	str	r0, [r5]
   3e0b0:	mov	r0, #0
   3e0b4:	pop	{r4, r5, fp, pc}
   3e0b8:	ldrb	r1, [r0, #5]
   3e0bc:	ldr	r0, [r0, #56]	; 0x38
   3e0c0:	add	r0, r0, r1
   3e0c4:	add	r0, r0, #8
   3e0c8:	bl	244dc <fputs@plt+0x13128>
   3e0cc:	mov	r1, r0
   3e0d0:	mov	r0, r4
   3e0d4:	bl	3d134 <fputs@plt+0x2bd80>
   3e0d8:	cmp	r0, #0
   3e0dc:	popne	{r4, r5, fp, pc}
   3e0e0:	mov	r0, r4
   3e0e4:	pop	{r4, r5, fp, lr}
   3e0e8:	b	3e100 <fputs@plt+0x2cd4c>
   3e0ec:	mov	r0, #1
   3e0f0:	str	r0, [r5]
   3e0f4:	mov	r0, #0
   3e0f8:	strb	r0, [r4, #66]	; 0x42
   3e0fc:	pop	{r4, r5, fp, pc}
   3e100:	push	{r4, sl, fp, lr}
   3e104:	add	fp, sp, #8
   3e108:	mov	r4, r0
   3e10c:	ldrsb	r1, [r4, #68]	; 0x44
   3e110:	add	r0, r4, r1, lsl #2
   3e114:	ldr	r0, [r0, #120]	; 0x78
   3e118:	ldrb	r2, [r0, #4]
   3e11c:	cmp	r2, #0
   3e120:	movne	r0, #0
   3e124:	popne	{r4, sl, fp, pc}
   3e128:	add	r1, r4, r1, lsl #1
   3e12c:	ldrh	r1, [r1, #80]	; 0x50
   3e130:	ldr	r2, [r0, #56]	; 0x38
   3e134:	ldr	r3, [r0, #64]	; 0x40
   3e138:	ldrb	r1, [r3, r1, lsl #1]!
   3e13c:	ldrb	r3, [r3, #1]
   3e140:	orr	r1, r3, r1, lsl #8
   3e144:	ldrh	r0, [r0, #20]
   3e148:	and	r0, r1, r0
   3e14c:	add	r0, r2, r0
   3e150:	bl	244dc <fputs@plt+0x13128>
   3e154:	mov	r1, r0
   3e158:	mov	r0, r4
   3e15c:	bl	3d134 <fputs@plt+0x2bd80>
   3e160:	cmp	r0, #0
   3e164:	popne	{r4, sl, fp, pc}
   3e168:	b	3e10c <fputs@plt+0x2cd58>
   3e16c:	push	{r4, r5, fp, lr}
   3e170:	add	fp, sp, #8
   3e174:	mov	r5, r1
   3e178:	mov	r4, r0
   3e17c:	ldrb	r0, [r0, #66]	; 0x42
   3e180:	cmp	r0, #1
   3e184:	bne	3e21c <fputs@plt+0x2ce68>
   3e188:	ldrsb	r1, [r4, #68]	; 0x44
   3e18c:	add	r0, r4, r1, lsl #2
   3e190:	ldr	r0, [r0, #120]	; 0x78
   3e194:	ldrb	r2, [r0, #4]
   3e198:	cmp	r2, #0
   3e19c:	beq	3e268 <fputs@plt+0x2ceb4>
   3e1a0:	ldrsb	r0, [r4, #68]	; 0x44
   3e1a4:	add	r1, r4, r0, lsl #1
   3e1a8:	ldrh	r2, [r1, #80]!	; 0x50
   3e1ac:	cmp	r2, #0
   3e1b0:	bne	3e1e0 <fputs@plt+0x2ce2c>
   3e1b4:	uxtb	r3, r0
   3e1b8:	tst	r3, #255	; 0xff
   3e1bc:	beq	3e2c8 <fputs@plt+0x2cf14>
   3e1c0:	mov	r0, r4
   3e1c4:	bl	3d108 <fputs@plt+0x2bd54>
   3e1c8:	ldrsb	r0, [r4, #68]	; 0x44
   3e1cc:	add	r1, r4, r0, lsl #1
   3e1d0:	ldrh	r2, [r1, #80]!	; 0x50
   3e1d4:	uxtb	r3, r0
   3e1d8:	cmp	r2, #0
   3e1dc:	beq	3e1b8 <fputs@plt+0x2ce04>
   3e1e0:	sub	r2, r2, #1
   3e1e4:	strh	r2, [r1]
   3e1e8:	add	r0, r4, r0, lsl #2
   3e1ec:	ldr	r1, [r0, #120]	; 0x78
   3e1f0:	ldrb	r2, [r1, #2]
   3e1f4:	mov	r0, #0
   3e1f8:	cmp	r2, #0
   3e1fc:	beq	3e2a8 <fputs@plt+0x2cef4>
   3e200:	ldrb	r1, [r1, #4]
   3e204:	cmp	r1, #0
   3e208:	popne	{r4, r5, fp, pc}
   3e20c:	mov	r0, r4
   3e210:	mov	r1, r5
   3e214:	pop	{r4, r5, fp, lr}
   3e218:	b	39f34 <fputs@plt+0x28b80>
   3e21c:	cmp	r0, #3
   3e220:	bcc	3e238 <fputs@plt+0x2ce84>
   3e224:	mov	r0, r4
   3e228:	bl	3cc10 <fputs@plt+0x2b85c>
   3e22c:	cmp	r0, #0
   3e230:	bne	3e2a8 <fputs@plt+0x2cef4>
   3e234:	ldrb	r0, [r4, #66]	; 0x42
   3e238:	cmp	r0, #0
   3e23c:	beq	3e2ac <fputs@plt+0x2cef8>
   3e240:	ldr	r1, [r4, #60]	; 0x3c
   3e244:	cmp	r1, #0
   3e248:	beq	3e188 <fputs@plt+0x2cdd4>
   3e24c:	mov	r0, #0
   3e250:	str	r0, [r4, #60]	; 0x3c
   3e254:	mov	r2, #1
   3e258:	strb	r2, [r4, #66]	; 0x42
   3e25c:	cmp	r1, #0
   3e260:	bge	3e188 <fputs@plt+0x2cdd4>
   3e264:	b	3e2a8 <fputs@plt+0x2cef4>
   3e268:	add	r1, r4, r1, lsl #1
   3e26c:	ldrh	r1, [r1, #80]	; 0x50
   3e270:	ldr	r2, [r0, #56]	; 0x38
   3e274:	ldr	r3, [r0, #64]	; 0x40
   3e278:	ldrb	r1, [r3, r1, lsl #1]!
   3e27c:	ldrb	r3, [r3, #1]
   3e280:	orr	r1, r3, r1, lsl #8
   3e284:	ldrh	r0, [r0, #20]
   3e288:	and	r0, r1, r0
   3e28c:	add	r0, r2, r0
   3e290:	bl	244dc <fputs@plt+0x13128>
   3e294:	mov	r1, r0
   3e298:	mov	r0, r4
   3e29c:	bl	3d134 <fputs@plt+0x2bd80>
   3e2a0:	cmp	r0, #0
   3e2a4:	beq	3e2bc <fputs@plt+0x2cf08>
   3e2a8:	pop	{r4, r5, fp, pc}
   3e2ac:	mov	r0, #1
   3e2b0:	str	r0, [r5]
   3e2b4:	mov	r0, #0
   3e2b8:	pop	{r4, r5, fp, pc}
   3e2bc:	mov	r0, r4
   3e2c0:	pop	{r4, r5, fp, lr}
   3e2c4:	b	3e2dc <fputs@plt+0x2cf28>
   3e2c8:	mov	r0, #0
   3e2cc:	strb	r0, [r4, #66]	; 0x42
   3e2d0:	mov	r1, #1
   3e2d4:	str	r1, [r5]
   3e2d8:	pop	{r4, r5, fp, pc}
   3e2dc:	push	{r4, r5, r6, sl, fp, lr}
   3e2e0:	add	fp, sp, #16
   3e2e4:	mov	r4, r0
   3e2e8:	b	3e320 <fputs@plt+0x2cf6c>
   3e2ec:	ldrb	r0, [r6, #5]
   3e2f0:	ldr	r1, [r6, #56]	; 0x38
   3e2f4:	add	r0, r1, r0
   3e2f8:	add	r0, r0, #8
   3e2fc:	bl	244dc <fputs@plt+0x13128>
   3e300:	mov	r1, r0
   3e304:	add	r0, r4, r5, lsl #1
   3e308:	ldrh	r2, [r6, #18]
   3e30c:	strh	r2, [r0, #80]	; 0x50
   3e310:	mov	r0, r4
   3e314:	bl	3d134 <fputs@plt+0x2bd80>
   3e318:	cmp	r0, #0
   3e31c:	popne	{r4, r5, r6, sl, fp, pc}
   3e320:	ldrsb	r5, [r4, #68]	; 0x44
   3e324:	add	r0, r4, r5, lsl #2
   3e328:	ldr	r6, [r0, #120]	; 0x78
   3e32c:	ldrb	r0, [r6, #4]
   3e330:	cmp	r0, #0
   3e334:	beq	3e2ec <fputs@plt+0x2cf38>
   3e338:	add	r0, r4, r5, lsl #1
   3e33c:	ldrh	r1, [r6, #18]
   3e340:	sub	r1, r1, #1
   3e344:	strh	r1, [r0, #80]	; 0x50
   3e348:	mov	r0, #0
   3e34c:	pop	{r4, r5, r6, sl, fp, pc}
   3e350:	push	{r4, r5, r6, r7, fp, lr}
   3e354:	add	fp, sp, #16
   3e358:	ldrb	r1, [r0, #11]
   3e35c:	cmp	r1, #0
   3e360:	beq	3e3c4 <fputs@plt+0x2d010>
   3e364:	mov	ip, #0
   3e368:	strb	ip, [r0, #11]
   3e36c:	ldr	r1, [r0, #4]
   3e370:	ldr	r1, [r1, #8]
   3e374:	cmp	r1, #0
   3e378:	popeq	{r4, r5, r6, r7, fp, pc}
   3e37c:	ldr	lr, [fp, #8]
   3e380:	mov	r4, #1
   3e384:	ldrb	r5, [r1, #64]	; 0x40
   3e388:	tst	r5, #16
   3e38c:	beq	3e3b8 <fputs@plt+0x2d004>
   3e390:	strb	r4, [r0, #11]
   3e394:	cmp	lr, #0
   3e398:	beq	3e3a4 <fputs@plt+0x2cff0>
   3e39c:	strb	ip, [r1, #66]	; 0x42
   3e3a0:	b	3e3b8 <fputs@plt+0x2d004>
   3e3a4:	ldrd	r6, [r1, #16]
   3e3a8:	eor	r5, r7, r3
   3e3ac:	eor	r6, r6, r2
   3e3b0:	orrs	r5, r6, r5
   3e3b4:	strbeq	ip, [r1, #66]	; 0x42
   3e3b8:	ldr	r1, [r1, #8]
   3e3bc:	cmp	r1, #0
   3e3c0:	bne	3e384 <fputs@plt+0x2cfd0>
   3e3c4:	pop	{r4, r5, r6, r7, fp, pc}
   3e3c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e3cc:	add	fp, sp, #28
   3e3d0:	sub	sp, sp, #36	; 0x24
   3e3d4:	mov	r5, r2
   3e3d8:	mov	r7, r0
   3e3dc:	mov	r2, #0
   3e3e0:	str	r2, [sp, #28]
   3e3e4:	ldr	r4, [r0, #52]	; 0x34
   3e3e8:	mov	r0, #0
   3e3ec:	str	r0, [sp, #20]
   3e3f0:	str	r2, [sp, #24]
   3e3f4:	ldr	r9, [fp, #20]
   3e3f8:	ldr	r0, [fp, #24]
   3e3fc:	add	r8, r0, r9
   3e400:	ldrb	r0, [r7, #3]
   3e404:	ldrb	r6, [r7, #6]
   3e408:	ldr	r3, [fp, #12]
   3e40c:	ldr	sl, [fp, #8]
   3e410:	cmp	r0, #0
   3e414:	beq	3e454 <fputs@plt+0x2d0a0>
   3e418:	cmp	r8, #127	; 0x7f
   3e41c:	bhi	3e42c <fputs@plt+0x2d078>
   3e420:	strb	r8, [r1, r6]
   3e424:	mov	r0, #1
   3e428:	b	3e450 <fputs@plt+0x2d09c>
   3e42c:	add	r0, r1, r6
   3e430:	asr	r3, r8, #31
   3e434:	mov	sl, r1
   3e438:	mov	r2, r8
   3e43c:	bl	39494 <fputs@plt+0x280e0>
   3e440:	ldr	r3, [fp, #12]
   3e444:	mov	r1, sl
   3e448:	ldr	sl, [fp, #8]
   3e44c:	uxtb	r0, r0
   3e450:	add	r6, r0, r6
   3e454:	str	r1, [sp, #8]
   3e458:	add	r0, r1, r6
   3e45c:	mov	r2, sl
   3e460:	bl	39494 <fputs@plt+0x280e0>
   3e464:	ldrb	r1, [r7, #2]
   3e468:	cmp	r1, #0
   3e46c:	ldr	r1, [sp, #20]
   3e470:	moveq	r1, r9
   3e474:	str	r1, [sp, #20]
   3e478:	moveq	r8, sl
   3e47c:	ldr	r1, [fp, #16]
   3e480:	movne	r5, r1
   3e484:	moveq	r9, sl
   3e488:	add	r0, r0, r6
   3e48c:	ldrh	r1, [r7, #10]
   3e490:	cmp	r8, r1
   3e494:	ble	3e4e0 <fputs@plt+0x2d12c>
   3e498:	ldrh	r2, [r7, #12]
   3e49c:	sub	r3, r8, r2
   3e4a0:	ldr	r7, [r7, #52]	; 0x34
   3e4a4:	ldr	r7, [r7, #36]	; 0x24
   3e4a8:	sub	r7, r7, #4
   3e4ac:	udiv	r6, r3, r7
   3e4b0:	mls	r3, r6, r7, r3
   3e4b4:	add	r6, r3, r2
   3e4b8:	cmp	r6, r1
   3e4bc:	movgt	r6, r2
   3e4c0:	add	r1, r6, r0
   3e4c4:	add	r2, r1, #4
   3e4c8:	ldr	r3, [fp, #28]
   3e4cc:	str	r2, [r3]
   3e4d0:	ldr	r2, [sp, #8]
   3e4d4:	add	r1, r2, r1
   3e4d8:	str	r1, [sp, #12]
   3e4dc:	b	3e500 <fputs@plt+0x2d14c>
   3e4e0:	add	r1, r8, r0
   3e4e4:	cmp	r1, #4
   3e4e8:	movle	r1, #4
   3e4ec:	ldr	r2, [fp, #28]
   3e4f0:	str	r1, [r2]
   3e4f4:	mov	r6, r8
   3e4f8:	ldr	r2, [sp, #8]
   3e4fc:	str	r2, [sp, #12]
   3e500:	cmp	r8, #1
   3e504:	mov	r1, #0
   3e508:	str	r1, [sp, #16]
   3e50c:	blt	3e694 <fputs@plt+0x2d2e0>
   3e510:	add	sl, r2, r0
   3e514:	mov	r0, #0
   3e518:	str	r0, [sp, #16]
   3e51c:	cmp	r6, #0
   3e520:	bne	3e628 <fputs@plt+0x2d274>
   3e524:	ldrb	r0, [r4, #17]
   3e528:	ldr	r6, [sp, #24]
   3e52c:	cmp	r0, #0
   3e530:	beq	3e57c <fputs@plt+0x2d1c8>
   3e534:	str	r6, [sp, #8]
   3e538:	ldr	r0, [r4, #32]
   3e53c:	movw	r1, #37800	; 0x93a8
   3e540:	movt	r1, #9
   3e544:	ldr	r1, [r1]
   3e548:	udiv	r6, r1, r0
   3e54c:	ldr	r7, [sp, #24]
   3e550:	mov	sl, r7
   3e554:	add	r7, r7, #1
   3e558:	mov	r0, r4
   3e55c:	mov	r1, r7
   3e560:	bl	2d644 <fputs@plt+0x1c290>
   3e564:	cmp	r7, r0
   3e568:	beq	3e550 <fputs@plt+0x2d19c>
   3e56c:	cmp	sl, r6
   3e570:	beq	3e550 <fputs@plt+0x2d19c>
   3e574:	str	r7, [sp, #24]
   3e578:	ldr	r6, [sp, #8]
   3e57c:	ldr	r3, [sp, #24]
   3e580:	mov	r0, #0
   3e584:	str	r0, [sp]
   3e588:	mov	r0, r4
   3e58c:	add	r1, sp, #28
   3e590:	add	r2, sp, #24
   3e594:	bl	2e178 <fputs@plt+0x1cdc4>
   3e598:	str	r0, [sp, #32]
   3e59c:	cmp	r0, #0
   3e5a0:	bne	3e5e4 <fputs@plt+0x2d230>
   3e5a4:	ldrb	r1, [r4, #17]
   3e5a8:	cmp	r1, #0
   3e5ac:	beq	3e5e4 <fputs@plt+0x2d230>
   3e5b0:	ldr	r1, [sp, #24]
   3e5b4:	add	r0, sp, #32
   3e5b8:	str	r0, [sp]
   3e5bc:	cmp	r6, #0
   3e5c0:	mov	r2, #4
   3e5c4:	movweq	r2, #3
   3e5c8:	mov	r0, r4
   3e5cc:	mov	r3, r6
   3e5d0:	bl	2edac <fputs@plt+0x1d9f8>
   3e5d4:	ldr	r6, [sp, #32]
   3e5d8:	cmp	r6, #0
   3e5dc:	beq	3e5ec <fputs@plt+0x2d238>
   3e5e0:	b	3e6ac <fputs@plt+0x2d2f8>
   3e5e4:	cmp	r0, #0
   3e5e8:	bne	3e6b8 <fputs@plt+0x2d304>
   3e5ec:	ldr	r1, [sp, #24]
   3e5f0:	ldr	r0, [sp, #12]
   3e5f4:	bl	25704 <fputs@plt+0x14350>
   3e5f8:	ldr	r0, [sp, #16]
   3e5fc:	bl	2c010 <fputs@plt+0x1ac5c>
   3e600:	ldr	r7, [sp, #28]
   3e604:	ldr	r0, [r7, #56]	; 0x38
   3e608:	str	r0, [sp, #12]
   3e60c:	mov	r1, #0
   3e610:	bl	25704 <fputs@plt+0x14350>
   3e614:	ldr	r0, [r4, #36]	; 0x24
   3e618:	sub	r6, r0, #4
   3e61c:	str	r7, [sp, #16]
   3e620:	ldr	r0, [r7, #56]	; 0x38
   3e624:	add	sl, r0, #4
   3e628:	cmp	r8, r6
   3e62c:	mov	r7, r8
   3e630:	movgt	r7, r6
   3e634:	cmp	r9, #1
   3e638:	blt	3e658 <fputs@plt+0x2d2a4>
   3e63c:	cmp	r7, r9
   3e640:	movgt	r7, r9
   3e644:	mov	r0, sl
   3e648:	mov	r1, r5
   3e64c:	mov	r2, r7
   3e650:	bl	1121c <memcpy@plt>
   3e654:	b	3e668 <fputs@plt+0x2d2b4>
   3e658:	mov	r0, sl
   3e65c:	mov	r1, #0
   3e660:	mov	r2, r7
   3e664:	bl	11174 <memset@plt>
   3e668:	subs	r9, r9, r7
   3e66c:	ldr	r0, [fp, #16]
   3e670:	addne	r0, r5, r7
   3e674:	sub	r6, r6, r7
   3e678:	add	sl, sl, r7
   3e67c:	sub	r8, r8, r7
   3e680:	ldr	r1, [sp, #20]
   3e684:	moveq	r9, r1
   3e688:	cmp	r8, #0
   3e68c:	mov	r5, r0
   3e690:	bgt	3e51c <fputs@plt+0x2d168>
   3e694:	ldr	r0, [sp, #16]
   3e698:	bl	2c010 <fputs@plt+0x1ac5c>
   3e69c:	mov	r6, #0
   3e6a0:	mov	r0, r6
   3e6a4:	sub	sp, fp, #28
   3e6a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e6ac:	ldr	r0, [sp, #28]
   3e6b0:	bl	2c010 <fputs@plt+0x1ac5c>
   3e6b4:	b	3e6bc <fputs@plt+0x2d308>
   3e6b8:	mov	r6, r0
   3e6bc:	ldr	r0, [sp, #16]
   3e6c0:	bl	2c010 <fputs@plt+0x1ac5c>
   3e6c4:	b	3e6a0 <fputs@plt+0x2d2ec>
   3e6c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e6cc:	add	fp, sp, #28
   3e6d0:	sub	sp, sp, #36	; 0x24
   3e6d4:	mov	r5, r2
   3e6d8:	mov	r6, r1
   3e6dc:	mov	r7, r0
   3e6e0:	ldr	r4, [r0, #52]	; 0x34
   3e6e4:	ldr	r3, [r0, #80]	; 0x50
   3e6e8:	add	r2, sp, #8
   3e6ec:	blx	r3
   3e6f0:	ldrh	r2, [sp, #26]
   3e6f4:	strh	r2, [r5]
   3e6f8:	mov	r5, #0
   3e6fc:	ldr	r0, [sp, #20]
   3e700:	ldrh	r1, [sp, #24]
   3e704:	cmp	r0, r1
   3e708:	beq	3e830 <fputs@plt+0x2d47c>
   3e70c:	ldrh	r3, [r7, #20]
   3e710:	ldr	r7, [r7, #56]	; 0x38
   3e714:	add	r3, r7, r3
   3e718:	add	r2, r6, r2
   3e71c:	sub	r7, r2, #1
   3e720:	cmp	r7, r3
   3e724:	bls	3e730 <fputs@plt+0x2d37c>
   3e728:	movw	r0, #61810	; 0xf172
   3e72c:	b	3e828 <fputs@plt+0x2d474>
   3e730:	mvn	r1, r1
   3e734:	add	r5, r0, r1
   3e738:	sub	r0, r2, #4
   3e73c:	bl	244dc <fputs@plt+0x13128>
   3e740:	mov	r7, r0
   3e744:	ldr	r0, [r4, #36]	; 0x24
   3e748:	sub	r0, r0, #4
   3e74c:	add	r1, r5, r0
   3e750:	udiv	r6, r1, r0
   3e754:	mov	sl, #0
   3e758:	mov	r8, sp
   3e75c:	add	r9, sp, #4
   3e760:	cmp	r6, #0
   3e764:	beq	3e83c <fputs@plt+0x2d488>
   3e768:	str	sl, [sp, #4]
   3e76c:	str	sl, [sp]
   3e770:	cmp	r7, #2
   3e774:	bcc	3e824 <fputs@plt+0x2d470>
   3e778:	mov	r0, r4
   3e77c:	bl	2c904 <fputs@plt+0x1b550>
   3e780:	cmp	r7, r0
   3e784:	bhi	3e824 <fputs@plt+0x2d470>
   3e788:	subs	r6, r6, #1
   3e78c:	beq	3e7ac <fputs@plt+0x2d3f8>
   3e790:	mov	r0, r4
   3e794:	mov	r1, r7
   3e798:	mov	r2, r8
   3e79c:	mov	r3, r9
   3e7a0:	bl	2df84 <fputs@plt+0x1cbd0>
   3e7a4:	cmp	r0, #0
   3e7a8:	bne	3e82c <fputs@plt+0x2d478>
   3e7ac:	ldr	r0, [sp]
   3e7b0:	cmp	r0, #0
   3e7b4:	bne	3e7d0 <fputs@plt+0x2d41c>
   3e7b8:	mov	r0, r4
   3e7bc:	mov	r1, r7
   3e7c0:	bl	3ed18 <fputs@plt+0x2d964>
   3e7c4:	str	r0, [sp]
   3e7c8:	cmp	r0, #0
   3e7cc:	beq	3e7e4 <fputs@plt+0x2d430>
   3e7d0:	ldr	r0, [sp]
   3e7d4:	ldr	r0, [r0, #72]	; 0x48
   3e7d8:	bl	27b68 <fputs@plt+0x167b4>
   3e7dc:	cmp	r0, #1
   3e7e0:	bne	3e7f8 <fputs@plt+0x2d444>
   3e7e4:	ldr	r1, [sp]
   3e7e8:	mov	r0, r4
   3e7ec:	mov	r2, r7
   3e7f0:	bl	3ed4c <fputs@plt+0x2d998>
   3e7f4:	b	3e800 <fputs@plt+0x2d44c>
   3e7f8:	movw	r0, #61846	; 0xf196
   3e7fc:	bl	27378 <fputs@plt+0x15fc4>
   3e800:	mov	r5, r0
   3e804:	ldr	r0, [sp]
   3e808:	cmp	r0, #0
   3e80c:	ldrne	r0, [r0, #72]	; 0x48
   3e810:	blne	1782c <fputs@plt+0x6478>
   3e814:	ldr	r7, [sp, #4]
   3e818:	cmp	r5, #0
   3e81c:	beq	3e760 <fputs@plt+0x2d3ac>
   3e820:	b	3e830 <fputs@plt+0x2d47c>
   3e824:	movw	r0, #61826	; 0xf182
   3e828:	bl	27378 <fputs@plt+0x15fc4>
   3e82c:	mov	r5, r0
   3e830:	mov	r0, r5
   3e834:	sub	sp, fp, #28
   3e838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e83c:	mov	r5, #0
   3e840:	b	3e830 <fputs@plt+0x2d47c>
   3e844:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3e848:	add	fp, sp, #24
   3e84c:	mov	r4, r0
   3e850:	ldr	r0, [r3]
   3e854:	cmp	r0, #0
   3e858:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   3e85c:	mov	r5, r3
   3e860:	mov	r9, r1
   3e864:	ldr	r7, [r4, #64]	; 0x40
   3e868:	ldrb	r0, [r7, r1, lsl #1]!
   3e86c:	ldrb	r1, [r7, #1]
   3e870:	orr	r1, r1, r0, lsl #8
   3e874:	ldrb	r0, [r4, #5]
   3e878:	ldr	r3, [r4, #56]	; 0x38
   3e87c:	add	r8, r3, r0
   3e880:	mov	r6, r8
   3e884:	ldrb	r0, [r6, #5]!
   3e888:	ldrb	r3, [r6, #1]
   3e88c:	orr	r0, r3, r0, lsl #8
   3e890:	cmp	r1, r0
   3e894:	bcc	3e8ac <fputs@plt+0x2d4f8>
   3e898:	add	r0, r1, r2
   3e89c:	ldr	r3, [r4, #52]	; 0x34
   3e8a0:	ldr	r3, [r3, #36]	; 0x24
   3e8a4:	cmp	r0, r3
   3e8a8:	bls	3e8bc <fputs@plt+0x2d508>
   3e8ac:	movw	r0, #62080	; 0xf280
   3e8b0:	bl	27378 <fputs@plt+0x15fc4>
   3e8b4:	str	r0, [r5]
   3e8b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3e8bc:	uxth	r2, r2
   3e8c0:	mov	r0, r4
   3e8c4:	bl	3f0bc <fputs@plt+0x2dd08>
   3e8c8:	cmp	r0, #0
   3e8cc:	bne	3e8b4 <fputs@plt+0x2d500>
   3e8d0:	ldrh	r0, [r4, #18]
   3e8d4:	sub	r0, r0, #1
   3e8d8:	strh	r0, [r4, #18]
   3e8dc:	movw	r1, #65535	; 0xffff
   3e8e0:	tst	r0, r1
   3e8e4:	beq	3e920 <fputs@plt+0x2d56c>
   3e8e8:	uxth	r0, r0
   3e8ec:	sub	r0, r0, r9
   3e8f0:	lsl	r2, r0, #1
   3e8f4:	add	r1, r7, #2
   3e8f8:	mov	r0, r7
   3e8fc:	bl	112f4 <memmove@plt>
   3e900:	ldrb	r0, [r4, #19]
   3e904:	strb	r0, [r8, #3]
   3e908:	ldrb	r0, [r4, #18]
   3e90c:	strb	r0, [r8, #4]
   3e910:	ldrh	r0, [r4, #16]
   3e914:	add	r0, r0, #2
   3e918:	strh	r0, [r4, #16]
   3e91c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3e920:	mov	r0, #0
   3e924:	strb	r0, [r8, #7]
   3e928:	str	r0, [r8, #1]
   3e92c:	ldr	r0, [r4, #52]	; 0x34
   3e930:	ldr	r0, [r0, #36]	; 0x24
   3e934:	lsr	r0, r0, #8
   3e938:	strb	r0, [r6]
   3e93c:	ldr	r0, [r4, #52]	; 0x34
   3e940:	ldr	r0, [r0, #36]	; 0x24
   3e944:	strb	r0, [r6, #1]
   3e948:	ldrb	r0, [r4, #5]
   3e94c:	ldrb	r1, [r4, #6]
   3e950:	ldr	r2, [r4, #52]	; 0x34
   3e954:	ldr	r2, [r2, #36]	; 0x24
   3e958:	sub	r0, r2, r0
   3e95c:	sub	r0, r0, r1
   3e960:	sub	r0, r0, #8
   3e964:	strh	r0, [r4, #16]
   3e968:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3e96c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e970:	add	fp, sp, #28
   3e974:	sub	sp, sp, #12
   3e978:	mov	r4, r0
   3e97c:	mov	r0, #0
   3e980:	str	r0, [sp, #8]
   3e984:	ldr	r9, [fp, #16]
   3e988:	ldr	r0, [r9]
   3e98c:	cmp	r0, #0
   3e990:	beq	3e99c <fputs@plt+0x2d5e8>
   3e994:	sub	sp, fp, #28
   3e998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e99c:	mov	r7, r3
   3e9a0:	mov	sl, r2
   3e9a4:	mov	r6, r1
   3e9a8:	ldr	r8, [fp, #12]
   3e9ac:	ldrb	r0, [r4, #1]
   3e9b0:	cmp	r0, #0
   3e9b4:	bne	3e9c8 <fputs@plt+0x2d614>
   3e9b8:	ldrh	r0, [r4, #16]
   3e9bc:	add	r5, r7, #2
   3e9c0:	cmp	r5, r0
   3e9c4:	ble	3ea2c <fputs@plt+0x2d678>
   3e9c8:	ldr	r5, [fp, #8]
   3e9cc:	cmp	r5, #0
   3e9d0:	beq	3ea1c <fputs@plt+0x2d668>
   3e9d4:	mov	r0, r5
   3e9d8:	mov	r1, sl
   3e9dc:	mov	r2, r7
   3e9e0:	bl	1121c <memcpy@plt>
   3e9e4:	cmp	r8, #0
   3e9e8:	beq	3e9f8 <fputs@plt+0x2d644>
   3e9ec:	mov	r0, r5
   3e9f0:	mov	r1, r8
   3e9f4:	bl	25704 <fputs@plt+0x14350>
   3e9f8:	ldrb	r0, [r4, #1]
   3e9fc:	add	r1, r0, #1
   3ea00:	strb	r1, [r4, #1]
   3ea04:	add	r1, r4, r0, lsl #2
   3ea08:	str	r5, [r1, #32]
   3ea0c:	add	r0, r4, r0, lsl #1
   3ea10:	strh	r6, [r0, #22]
   3ea14:	sub	sp, fp, #28
   3ea18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ea1c:	mov	r5, sl
   3ea20:	cmp	r8, #0
   3ea24:	bne	3e9ec <fputs@plt+0x2d638>
   3ea28:	b	3e9f8 <fputs@plt+0x2d644>
   3ea2c:	ldr	r0, [r4, #72]	; 0x48
   3ea30:	bl	17a08 <fputs@plt+0x6654>
   3ea34:	cmp	r0, #0
   3ea38:	bne	3ea5c <fputs@plt+0x2d6a8>
   3ea3c:	ldr	r0, [r4, #56]	; 0x38
   3ea40:	str	r0, [sp, #4]
   3ea44:	add	r2, sp, #8
   3ea48:	mov	r0, r4
   3ea4c:	mov	r1, r7
   3ea50:	bl	3f358 <fputs@plt+0x2dfa4>
   3ea54:	cmp	r0, #0
   3ea58:	beq	3ea68 <fputs@plt+0x2d6b4>
   3ea5c:	str	r0, [r9]
   3ea60:	sub	sp, fp, #28
   3ea64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ea68:	ldrh	r0, [r4, #16]
   3ea6c:	sub	r0, r0, r5
   3ea70:	strh	r0, [r4, #16]
   3ea74:	ldr	r0, [sp, #8]
   3ea78:	str	r0, [sp]
   3ea7c:	ldr	r1, [sp, #4]
   3ea80:	add	r5, r1, r0
   3ea84:	mov	r0, r5
   3ea88:	mov	r1, sl
   3ea8c:	mov	r2, r7
   3ea90:	bl	1121c <memcpy@plt>
   3ea94:	cmp	r8, #0
   3ea98:	beq	3eaa8 <fputs@plt+0x2d6f4>
   3ea9c:	mov	r0, r5
   3eaa0:	mov	r1, r8
   3eaa4:	bl	25704 <fputs@plt+0x14350>
   3eaa8:	ldr	r7, [r4, #64]	; 0x40
   3eaac:	add	r5, r7, r6, lsl #1
   3eab0:	add	r0, r5, #2
   3eab4:	ldrh	r1, [r4, #18]
   3eab8:	sub	r1, r1, r6
   3eabc:	lsl	r2, r1, #1
   3eac0:	mov	r1, r5
   3eac4:	bl	112f4 <memmove@plt>
   3eac8:	ldr	r1, [sp]
   3eacc:	lsr	r0, r1, #8
   3ead0:	strb	r0, [r7, r6, lsl #1]
   3ead4:	strb	r1, [r5, #1]
   3ead8:	ldrh	r0, [r4, #18]
   3eadc:	add	r0, r0, #1
   3eae0:	strh	r0, [r4, #18]
   3eae4:	ldrb	r0, [r4, #5]
   3eae8:	ldr	r2, [sp, #4]
   3eaec:	add	r0, r2, r0
   3eaf0:	ldrb	r1, [r0, #4]
   3eaf4:	add	r1, r1, #1
   3eaf8:	strb	r1, [r0, #4]
   3eafc:	tst	r1, #255	; 0xff
   3eb00:	bne	3eb18 <fputs@plt+0x2d764>
   3eb04:	ldrb	r0, [r4, #5]
   3eb08:	add	r0, r2, r0
   3eb0c:	ldrb	r1, [r0, #3]
   3eb10:	add	r1, r1, #1
   3eb14:	strb	r1, [r0, #3]
   3eb18:	ldr	r0, [r4, #52]	; 0x34
   3eb1c:	ldrb	r0, [r0, #17]
   3eb20:	cmp	r0, #0
   3eb24:	beq	3e994 <fputs@plt+0x2d5e0>
   3eb28:	mov	r0, r4
   3eb2c:	mov	r1, sl
   3eb30:	mov	r2, r9
   3eb34:	bl	2f1a0 <fputs@plt+0x1ddec>
   3eb38:	sub	sp, fp, #28
   3eb3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eb40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eb44:	add	fp, sp, #28
   3eb48:	sub	sp, sp, #36	; 0x24
   3eb4c:	mov	r5, r0
   3eb50:	ldr	r0, [r0, #4]
   3eb54:	ldr	r0, [r0, #36]	; 0x24
   3eb58:	lsl	r0, r0, #1
   3eb5c:	movw	r1, #43691	; 0xaaab
   3eb60:	movt	r1, #43690	; 0xaaaa
   3eb64:	umull	r0, r1, r0, r1
   3eb68:	lsr	r0, r1, #1
   3eb6c:	str	r0, [sp, #8]
   3eb70:	add	r0, r5, #124	; 0x7c
   3eb74:	str	r0, [sp, #12]
   3eb78:	mov	r4, #0
   3eb7c:	mov	r0, #0
   3eb80:	str	r0, [sp, #16]
   3eb84:	ldrsb	r0, [r5, #68]	; 0x44
   3eb88:	add	r1, r5, r0, lsl #2
   3eb8c:	ldr	r7, [r1, #120]	; 0x78
   3eb90:	ldrb	r1, [r7, #1]
   3eb94:	uxtb	r9, r0
   3eb98:	cmp	r9, #0
   3eb9c:	beq	3ebe4 <fputs@plt+0x2d830>
   3eba0:	cmp	r1, #0
   3eba4:	bne	3ebb8 <fputs@plt+0x2d804>
   3eba8:	ldrh	r1, [r7, #16]
   3ebac:	ldr	r2, [sp, #8]
   3ebb0:	cmp	r2, r1
   3ebb4:	bge	3ecf0 <fputs@plt+0x2d93c>
   3ebb8:	sub	r0, r0, #1
   3ebbc:	add	r1, r5, r0, lsl #1
   3ebc0:	ldrh	sl, [r1, #80]	; 0x50
   3ebc4:	add	r0, r5, r0, lsl #2
   3ebc8:	ldr	r8, [r0, #120]	; 0x78
   3ebcc:	ldr	r0, [r8, #72]	; 0x48
   3ebd0:	bl	17a08 <fputs@plt+0x6654>
   3ebd4:	cmp	r0, #0
   3ebd8:	beq	3ec1c <fputs@plt+0x2d868>
   3ebdc:	mov	r6, r0
   3ebe0:	b	3eccc <fputs@plt+0x2d918>
   3ebe4:	cmp	r1, #0
   3ebe8:	beq	3ecf0 <fputs@plt+0x2d93c>
   3ebec:	mov	r0, r7
   3ebf0:	ldr	r1, [sp, #12]
   3ebf4:	bl	3f7a8 <fputs@plt+0x2e3f4>
   3ebf8:	cmp	r0, #0
   3ebfc:	bne	3ecf8 <fputs@plt+0x2d944>
   3ec00:	mov	r0, #1
   3ec04:	strb	r0, [r5, #68]	; 0x44
   3ec08:	mov	r6, #0
   3ec0c:	str	r6, [r5, #80]	; 0x50
   3ec10:	cmp	r6, #0
   3ec14:	beq	3eb84 <fputs@plt+0x2d7d0>
   3ec18:	b	3ecfc <fputs@plt+0x2d948>
   3ec1c:	ldrb	r0, [r7, #3]
   3ec20:	cmp	r0, #0
   3ec24:	mov	r6, sl
   3ec28:	beq	3ec78 <fputs@plt+0x2d8c4>
   3ec2c:	ldrb	r0, [r7, #1]
   3ec30:	cmp	r0, #1
   3ec34:	bne	3ec78 <fputs@plt+0x2d8c4>
   3ec38:	ldrh	r0, [r7, #18]
   3ec3c:	ldrh	r1, [r7, #22]
   3ec40:	cmp	r1, r0
   3ec44:	bne	3ec78 <fputs@plt+0x2d8c4>
   3ec48:	ldr	r0, [r8, #84]	; 0x54
   3ec4c:	cmp	r0, #1
   3ec50:	beq	3ec78 <fputs@plt+0x2d8c4>
   3ec54:	ldrh	r0, [r8, #18]
   3ec58:	cmp	r0, r6
   3ec5c:	bne	3ec78 <fputs@plt+0x2d8c4>
   3ec60:	mov	r0, r8
   3ec64:	mov	r1, r7
   3ec68:	add	r2, sp, #23
   3ec6c:	bl	3f8cc <fputs@plt+0x2e518>
   3ec70:	mov	r6, r0
   3ec74:	b	3eccc <fputs@plt+0x2d918>
   3ec78:	ldr	r0, [r5, #4]
   3ec7c:	ldr	r0, [r0, #32]
   3ec80:	bl	2842c <fputs@plt+0x17078>
   3ec84:	ldr	r4, [sp, #16]
   3ec88:	mov	sl, r0
   3ec8c:	ldrb	r0, [r5, #67]	; 0x43
   3ec90:	and	r0, r0, #1
   3ec94:	str	r0, [sp]
   3ec98:	sub	r0, r9, #1
   3ec9c:	clz	r0, r0
   3eca0:	lsr	r3, r0, #5
   3eca4:	mov	r0, r8
   3eca8:	mov	r1, r6
   3ecac:	mov	r2, sl
   3ecb0:	bl	3fac0 <fputs@plt+0x2e70c>
   3ecb4:	mov	r6, r0
   3ecb8:	cmp	r4, #0
   3ecbc:	movne	r0, r4
   3ecc0:	blne	24938 <fputs@plt+0x13584>
   3ecc4:	str	sl, [sp, #16]
   3ecc8:	mov	r4, #0
   3eccc:	strb	r4, [r7, #1]
   3ecd0:	mov	r0, r7
   3ecd4:	bl	2c010 <fputs@plt+0x1ac5c>
   3ecd8:	ldrb	r0, [r5, #68]	; 0x44
   3ecdc:	sub	r0, r0, #1
   3ece0:	strb	r0, [r5, #68]	; 0x44
   3ece4:	cmp	r6, #0
   3ece8:	beq	3eb84 <fputs@plt+0x2d7d0>
   3ecec:	b	3ecfc <fputs@plt+0x2d948>
   3ecf0:	mov	r6, #0
   3ecf4:	b	3ecfc <fputs@plt+0x2d948>
   3ecf8:	mov	r6, r0
   3ecfc:	ldr	r0, [sp, #16]
   3ed00:	cmp	r0, #0
   3ed04:	ldrne	r0, [sp, #16]
   3ed08:	blne	24938 <fputs@plt+0x13584>
   3ed0c:	mov	r0, r6
   3ed10:	sub	sp, fp, #28
   3ed14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ed18:	push	{r4, r5, fp, lr}
   3ed1c:	add	fp, sp, #8
   3ed20:	mov	r5, r1
   3ed24:	mov	r4, r0
   3ed28:	ldr	r0, [r0]
   3ed2c:	bl	2aa14 <fputs@plt+0x19660>
   3ed30:	cmp	r0, #0
   3ed34:	moveq	r0, #0
   3ed38:	popeq	{r4, r5, fp, pc}
   3ed3c:	mov	r1, r5
   3ed40:	mov	r2, r4
   3ed44:	pop	{r4, r5, fp, lr}
   3ed48:	b	2c42c <fputs@plt+0x1b078>
   3ed4c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3ed50:	add	fp, sp, #24
   3ed54:	sub	sp, sp, #16
   3ed58:	mov	r5, r0
   3ed5c:	mov	r0, #0
   3ed60:	str	r0, [sp, #12]
   3ed64:	cmp	r2, #1
   3ed68:	bhi	3ed7c <fputs@plt+0x2d9c8>
   3ed6c:	movw	r0, #61664	; 0xf0e0
   3ed70:	bl	27378 <fputs@plt+0x15fc4>
   3ed74:	sub	sp, fp, #24
   3ed78:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ed7c:	mov	r4, r2
   3ed80:	ldr	r6, [r5, #12]
   3ed84:	cmp	r1, #0
   3ed88:	beq	3ed9c <fputs@plt+0x2d9e8>
   3ed8c:	str	r1, [sp, #8]
   3ed90:	ldr	r0, [r1, #72]	; 0x48
   3ed94:	bl	3f004 <fputs@plt+0x2dc50>
   3ed98:	b	3edac <fputs@plt+0x2d9f8>
   3ed9c:	mov	r0, r5
   3eda0:	mov	r1, r4
   3eda4:	bl	3ed18 <fputs@plt+0x2d964>
   3eda8:	str	r0, [sp, #8]
   3edac:	ldr	r0, [r6, #72]	; 0x48
   3edb0:	bl	17a08 <fputs@plt+0x6654>
   3edb4:	str	r0, [sp, #4]
   3edb8:	cmp	r0, #0
   3edbc:	beq	3ede8 <fputs@plt+0x2da34>
   3edc0:	ldr	r0, [sp, #8]
   3edc4:	cmp	r0, #0
   3edc8:	movne	r1, #0
   3edcc:	strbne	r1, [r0]
   3edd0:	bl	2c010 <fputs@plt+0x1ac5c>
   3edd4:	ldr	r0, [sp, #12]
   3edd8:	bl	2c010 <fputs@plt+0x1ac5c>
   3eddc:	ldr	r0, [sp, #4]
   3ede0:	sub	sp, fp, #24
   3ede4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ede8:	ldr	r0, [r6, #56]	; 0x38
   3edec:	add	r7, r0, #36	; 0x24
   3edf0:	mov	r0, r7
   3edf4:	bl	244dc <fputs@plt+0x13128>
   3edf8:	mov	r8, r0
   3edfc:	add	r1, r0, #1
   3ee00:	mov	r0, r7
   3ee04:	bl	25704 <fputs@plt+0x14350>
   3ee08:	ldrb	r0, [r5, #22]
   3ee0c:	tst	r0, #4
   3ee10:	beq	3ee4c <fputs@plt+0x2da98>
   3ee14:	ldr	r0, [sp, #8]
   3ee18:	cmp	r0, #0
   3ee1c:	beq	3eef0 <fputs@plt+0x2db3c>
   3ee20:	ldr	r7, [sp, #8]
   3ee24:	ldr	r0, [r7, #72]	; 0x48
   3ee28:	bl	17a08 <fputs@plt+0x6654>
   3ee2c:	str	r0, [sp, #4]
   3ee30:	cmp	r0, #0
   3ee34:	bne	3edc0 <fputs@plt+0x2da0c>
   3ee38:	ldr	r1, [r7, #52]	; 0x34
   3ee3c:	ldr	r0, [r7, #56]	; 0x38
   3ee40:	ldr	r2, [r1, #32]
   3ee44:	mov	r1, #0
   3ee48:	bl	11174 <memset@plt>
   3ee4c:	ldrb	r0, [r5, #17]
   3ee50:	cmp	r0, #0
   3ee54:	beq	3ee80 <fputs@plt+0x2dacc>
   3ee58:	add	r0, sp, #4
   3ee5c:	str	r0, [sp]
   3ee60:	mov	r0, r5
   3ee64:	mov	r1, r4
   3ee68:	mov	r2, #2
   3ee6c:	mov	r3, #0
   3ee70:	bl	2edac <fputs@plt+0x1d9f8>
   3ee74:	ldr	r0, [sp, #4]
   3ee78:	cmp	r0, #0
   3ee7c:	bne	3edc0 <fputs@plt+0x2da0c>
   3ee80:	cmp	r8, #0
   3ee84:	beq	3ef14 <fputs@plt+0x2db60>
   3ee88:	ldr	r0, [r6, #56]	; 0x38
   3ee8c:	add	r0, r0, #32
   3ee90:	bl	244dc <fputs@plt+0x13128>
   3ee94:	mov	r7, r0
   3ee98:	add	r2, sp, #12
   3ee9c:	mov	r0, r5
   3eea0:	mov	r1, r7
   3eea4:	mov	r3, #0
   3eea8:	bl	2bf4c <fputs@plt+0x1ab98>
   3eeac:	str	r0, [sp, #4]
   3eeb0:	cmp	r0, #0
   3eeb4:	bne	3edc0 <fputs@plt+0x2da0c>
   3eeb8:	ldr	r9, [sp, #12]
   3eebc:	ldr	r0, [r9, #56]	; 0x38
   3eec0:	add	r0, r0, #4
   3eec4:	bl	244dc <fputs@plt+0x13128>
   3eec8:	mov	r8, r0
   3eecc:	ldr	r0, [r5, #36]	; 0x24
   3eed0:	mvn	r1, #1
   3eed4:	add	r1, r1, r0, lsr #2
   3eed8:	cmp	r8, r1
   3eedc:	bls	3ef90 <fputs@plt+0x2dbdc>
   3eee0:	movw	r0, #61717	; 0xf115
   3eee4:	bl	27378 <fputs@plt+0x15fc4>
   3eee8:	str	r0, [sp, #4]
   3eeec:	b	3edc0 <fputs@plt+0x2da0c>
   3eef0:	add	r2, sp, #8
   3eef4:	mov	r0, r5
   3eef8:	mov	r1, r4
   3eefc:	mov	r3, #0
   3ef00:	bl	2bf4c <fputs@plt+0x1ab98>
   3ef04:	str	r0, [sp, #4]
   3ef08:	cmp	r0, #0
   3ef0c:	bne	3edc0 <fputs@plt+0x2da0c>
   3ef10:	b	3ee20 <fputs@plt+0x2da6c>
   3ef14:	mov	r7, #0
   3ef18:	ldr	r0, [sp, #8]
   3ef1c:	cmp	r0, #0
   3ef20:	beq	3ef6c <fputs@plt+0x2dbb8>
   3ef24:	ldr	r5, [sp, #8]
   3ef28:	ldr	r0, [r5, #72]	; 0x48
   3ef2c:	bl	17a08 <fputs@plt+0x6654>
   3ef30:	str	r0, [sp, #4]
   3ef34:	cmp	r0, #0
   3ef38:	bne	3edc0 <fputs@plt+0x2da0c>
   3ef3c:	ldr	r0, [r5, #56]	; 0x38
   3ef40:	mov	r1, r7
   3ef44:	bl	25704 <fputs@plt+0x14350>
   3ef48:	ldr	r0, [r5, #56]	; 0x38
   3ef4c:	add	r0, r0, #4
   3ef50:	mov	r1, #0
   3ef54:	bl	25704 <fputs@plt+0x14350>
   3ef58:	ldr	r0, [r6, #56]	; 0x38
   3ef5c:	add	r0, r0, #32
   3ef60:	mov	r1, r4
   3ef64:	bl	25704 <fputs@plt+0x14350>
   3ef68:	b	3edc0 <fputs@plt+0x2da0c>
   3ef6c:	add	r2, sp, #8
   3ef70:	mov	r0, r5
   3ef74:	mov	r1, r4
   3ef78:	mov	r3, #0
   3ef7c:	bl	2bf4c <fputs@plt+0x1ab98>
   3ef80:	str	r0, [sp, #4]
   3ef84:	cmp	r0, #0
   3ef88:	bne	3edc0 <fputs@plt+0x2da0c>
   3ef8c:	b	3ef24 <fputs@plt+0x2db70>
   3ef90:	lsr	r0, r0, #2
   3ef94:	sub	r0, r0, #8
   3ef98:	cmp	r8, r0
   3ef9c:	bcs	3ef18 <fputs@plt+0x2db64>
   3efa0:	ldr	r0, [r9, #72]	; 0x48
   3efa4:	bl	17a08 <fputs@plt+0x6654>
   3efa8:	str	r0, [sp, #4]
   3efac:	cmp	r0, #0
   3efb0:	bne	3edc0 <fputs@plt+0x2da0c>
   3efb4:	ldr	r0, [r9, #56]	; 0x38
   3efb8:	add	r1, r8, #1
   3efbc:	add	r0, r0, #4
   3efc0:	bl	25704 <fputs@plt+0x14350>
   3efc4:	ldr	r0, [r9, #56]	; 0x38
   3efc8:	add	r0, r0, r8, lsl #2
   3efcc:	add	r0, r0, #8
   3efd0:	mov	r1, r4
   3efd4:	bl	25704 <fputs@plt+0x14350>
   3efd8:	ldr	r0, [sp, #8]
   3efdc:	cmp	r0, #0
   3efe0:	beq	3eff4 <fputs@plt+0x2dc40>
   3efe4:	ldrb	r1, [r5, #22]
   3efe8:	tst	r1, #4
   3efec:	ldreq	r0, [r0, #72]	; 0x48
   3eff0:	bleq	3f008 <fputs@plt+0x2dc54>
   3eff4:	mov	r0, r5
   3eff8:	mov	r1, r4
   3effc:	bl	3f038 <fputs@plt+0x2dc84>
   3f000:	b	3eee8 <fputs@plt+0x2db34>
   3f004:	b	3f09c <fputs@plt+0x2dce8>
   3f008:	ldrh	r1, [r0, #24]
   3f00c:	tst	r1, #2
   3f010:	beq	3f034 <fputs@plt+0x2dc80>
   3f014:	ldr	r2, [r0, #16]
   3f018:	ldr	r2, [r2, #104]	; 0x68
   3f01c:	cmp	r2, #0
   3f020:	bxne	lr
   3f024:	movw	r2, #65499	; 0xffdb
   3f028:	and	r1, r1, r2
   3f02c:	orr	r1, r1, #32
   3f030:	strh	r1, [r0, #24]
   3f034:	bx	lr
   3f038:	push	{r4, r5, fp, lr}
   3f03c:	add	fp, sp, #8
   3f040:	mov	r4, r1
   3f044:	mov	r5, r0
   3f048:	ldr	r0, [r0, #60]	; 0x3c
   3f04c:	cmp	r0, #0
   3f050:	bne	3f068 <fputs@plt+0x2dcb4>
   3f054:	ldr	r0, [r5, #44]	; 0x2c
   3f058:	bl	258e4 <fputs@plt+0x14530>
   3f05c:	str	r0, [r5, #60]	; 0x3c
   3f060:	cmp	r0, #0
   3f064:	beq	3f094 <fputs@plt+0x2dce0>
   3f068:	ldr	r5, [r5, #60]	; 0x3c
   3f06c:	mov	r0, r5
   3f070:	bl	2eb20 <fputs@plt+0x1d76c>
   3f074:	mov	r1, r0
   3f078:	mov	r0, #0
   3f07c:	cmp	r1, r4
   3f080:	popcc	{r4, r5, fp, pc}
   3f084:	mov	r0, r5
   3f088:	mov	r1, r4
   3f08c:	pop	{r4, r5, fp, lr}
   3f090:	b	25724 <fputs@plt+0x14370>
   3f094:	mov	r0, #7
   3f098:	pop	{r4, r5, fp, pc}
   3f09c:	ldrh	r1, [r0, #26]
   3f0a0:	add	r1, r1, #1
   3f0a4:	strh	r1, [r0, #26]
   3f0a8:	ldr	r0, [r0, #28]
   3f0ac:	ldr	r1, [r0, #12]
   3f0b0:	add	r1, r1, #1
   3f0b4:	str	r1, [r0, #12]
   3f0b8:	bx	lr
   3f0bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f0c0:	add	fp, sp, #28
   3f0c4:	sub	sp, sp, #20
   3f0c8:	str	r2, [sp, #16]
   3f0cc:	mov	r6, r1
   3f0d0:	mov	r5, r0
   3f0d4:	ldr	r0, [r0, #52]	; 0x34
   3f0d8:	ldr	r9, [r5, #56]	; 0x38
   3f0dc:	ldrb	r1, [r0, #22]
   3f0e0:	ldr	r4, [r0, #36]	; 0x24
   3f0e4:	tst	r1, #4
   3f0e8:	beq	3f0fc <fputs@plt+0x2dd48>
   3f0ec:	add	r0, r9, r6
   3f0f0:	mov	r1, #0
   3f0f4:	ldr	r2, [sp, #16]
   3f0f8:	bl	11174 <memset@plt>
   3f0fc:	ldr	r0, [sp, #16]
   3f100:	add	r7, r0, r6
   3f104:	ldrb	r2, [r5, #5]
   3f108:	add	lr, r9, r2
   3f10c:	ldrb	r0, [lr, #2]
   3f110:	add	ip, r2, #1
   3f114:	cmp	r0, #0
   3f118:	bne	3f128 <fputs@plt+0x2dd74>
   3f11c:	ldrb	r0, [r9, ip]
   3f120:	cmp	r0, #0
   3f124:	beq	3f1b8 <fputs@plt+0x2de04>
   3f128:	str	r7, [sp, #12]
   3f12c:	sub	r4, r4, #4
   3f130:	mov	r8, ip
   3f134:	uxth	sl, r8
   3f138:	mov	r1, r9
   3f13c:	ldrb	r0, [r1, sl]!
   3f140:	ldrb	r1, [r1, #1]
   3f144:	orr	r3, r1, r0, lsl #8
   3f148:	cmp	r3, r6
   3f14c:	bcs	3f170 <fputs@plt+0x2ddbc>
   3f150:	cmp	r3, #0
   3f154:	beq	3f170 <fputs@plt+0x2ddbc>
   3f158:	add	r0, sl, #4
   3f15c:	cmp	r0, r3
   3f160:	mov	r8, r3
   3f164:	bls	3f134 <fputs@plt+0x2dd80>
   3f168:	movw	r0, #57402	; 0xe03a
   3f16c:	b	3f328 <fputs@plt+0x2df74>
   3f170:	cmp	r4, r3
   3f174:	bcs	3f180 <fputs@plt+0x2ddcc>
   3f178:	movw	r0, #57405	; 0xe03d
   3f17c:	b	3f328 <fputs@plt+0x2df74>
   3f180:	ldr	r4, [sp, #16]
   3f184:	lsr	r4, r4, #8
   3f188:	str	r4, [sp, #4]
   3f18c:	mov	r4, #0
   3f190:	cmp	r3, #0
   3f194:	beq	3f1d4 <fputs@plt+0x2de20>
   3f198:	ldr	r7, [sp, #12]
   3f19c:	add	r4, r7, #3
   3f1a0:	cmp	r4, r3
   3f1a4:	bcc	3f1dc <fputs@plt+0x2de28>
   3f1a8:	subs	r4, r3, r7
   3f1ac:	bcs	3f1e8 <fputs@plt+0x2de34>
   3f1b0:	movw	r0, #57416	; 0xe048
   3f1b4:	b	3f328 <fputs@plt+0x2df74>
   3f1b8:	ldr	r2, [sp, #16]
   3f1bc:	lsr	sl, r2, #8
   3f1c0:	mov	r1, #0
   3f1c4:	mov	r0, #0
   3f1c8:	mov	r8, ip
   3f1cc:	str	r2, [sp, #8]
   3f1d0:	b	3f294 <fputs@plt+0x2dee0>
   3f1d4:	ldr	r7, [sp, #16]
   3f1d8:	b	3f230 <fputs@plt+0x2de7c>
   3f1dc:	ldr	r7, [sp, #16]
   3f1e0:	mov	r4, #0
   3f1e4:	b	3f230 <fputs@plt+0x2de7c>
   3f1e8:	add	r0, r9, r3
   3f1ec:	ldrb	r1, [r0, #2]
   3f1f0:	ldrb	r0, [r0, #3]
   3f1f4:	orr	r0, r0, r1, lsl #8
   3f1f8:	add	r1, r0, r3
   3f1fc:	ldr	r0, [r5, #52]	; 0x34
   3f200:	ldr	r0, [r0, #36]	; 0x24
   3f204:	cmp	r1, r0
   3f208:	bls	3f214 <fputs@plt+0x2de60>
   3f20c:	movw	r0, #57418	; 0xe04a
   3f210:	b	3f328 <fputs@plt+0x2df74>
   3f214:	str	r1, [sp, #12]
   3f218:	sub	r7, r1, r6
   3f21c:	ubfx	r0, r7, #8, #8
   3f220:	str	r0, [sp, #4]
   3f224:	mov	r1, r9
   3f228:	ldrb	r0, [r1, r3]!
   3f22c:	ldrb	r1, [r1, #1]
   3f230:	cmp	ip, sl
   3f234:	str	r7, [sp, #8]
   3f238:	bcs	3f264 <fputs@plt+0x2deb0>
   3f23c:	add	r3, r9, sl
   3f240:	mov	r7, r4
   3f244:	ldrb	r4, [r3, #2]
   3f248:	ldrb	r3, [r3, #3]
   3f24c:	orr	r3, r3, r4, lsl #8
   3f250:	add	r3, r3, sl
   3f254:	add	r4, r3, #3
   3f258:	cmp	r4, r6
   3f25c:	mov	r4, r7
   3f260:	bcs	3f31c <fputs@plt+0x2df68>
   3f264:	ldr	r7, [sp, #12]
   3f268:	add	r2, r2, #7
   3f26c:	ldrb	r3, [r9, r2]
   3f270:	mov	sl, r4
   3f274:	uxtb	r4, r4
   3f278:	cmp	r3, r4
   3f27c:	bcs	3f288 <fputs@plt+0x2ded4>
   3f280:	movw	r0, #57436	; 0xe05c
   3f284:	b	3f328 <fputs@plt+0x2df74>
   3f288:	sub	r3, r3, sl
   3f28c:	strb	r3, [r9, r2]
   3f290:	ldr	sl, [sp, #4]
   3f294:	ldrb	r2, [lr, #5]!
   3f298:	ldrb	r3, [lr, #1]
   3f29c:	orr	r3, r3, r2, lsl #8
   3f2a0:	uxth	r2, r6
   3f2a4:	cmp	r3, r2
   3f2a8:	bne	3f2d0 <fputs@plt+0x2df1c>
   3f2ac:	uxth	r2, r8
   3f2b0:	cmp	ip, r2
   3f2b4:	bne	3f314 <fputs@plt+0x2df60>
   3f2b8:	strb	r0, [r9, ip]!
   3f2bc:	strb	r1, [r9, #1]
   3f2c0:	strb	r7, [lr, #1]
   3f2c4:	lsr	r0, r7, #8
   3f2c8:	strb	r0, [lr]
   3f2cc:	b	3f2f8 <fputs@plt+0x2df44>
   3f2d0:	uxth	r3, r8
   3f2d4:	lsr	r4, r6, #8
   3f2d8:	mov	r7, r9
   3f2dc:	strb	r4, [r7, r3]!
   3f2e0:	strb	r6, [r7, #1]
   3f2e4:	strb	r0, [r9, r2]!
   3f2e8:	strb	r1, [r9, #1]
   3f2ec:	strb	sl, [r9, #2]
   3f2f0:	ldr	r0, [sp, #8]
   3f2f4:	strb	r0, [r9, #3]
   3f2f8:	ldrh	r0, [r5, #16]
   3f2fc:	ldr	r1, [sp, #16]
   3f300:	add	r0, r0, r1
   3f304:	strh	r0, [r5, #16]
   3f308:	mov	r0, #0
   3f30c:	sub	sp, fp, #28
   3f310:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f314:	movw	r0, #57443	; 0xe063
   3f318:	b	3f328 <fputs@plt+0x2df74>
   3f31c:	cmp	r3, r6
   3f320:	bls	3f334 <fputs@plt+0x2df80>
   3f324:	movw	r0, #57430	; 0xe056
   3f328:	sub	sp, fp, #28
   3f32c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f330:	b	27378 <fputs@plt+0x15fc4>
   3f334:	sub	r3, r6, r3
   3f338:	add	r4, r4, r3
   3f33c:	ldr	r7, [sp, #12]
   3f340:	sub	r3, r7, sl
   3f344:	str	r3, [sp, #8]
   3f348:	ubfx	r3, r3, #8, #8
   3f34c:	str	r3, [sp, #4]
   3f350:	mov	r6, r8
   3f354:	b	3f268 <fputs@plt+0x2deb4>
   3f358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f35c:	add	fp, sp, #28
   3f360:	sub	sp, sp, #4
   3f364:	mov	r8, r2
   3f368:	mov	r9, r1
   3f36c:	mov	r6, r0
   3f370:	ldr	sl, [r0, #56]	; 0x38
   3f374:	ldrb	r0, [r0, #5]
   3f378:	mov	r1, #0
   3f37c:	str	r1, [sp]
   3f380:	add	r0, sl, r0
   3f384:	mov	r7, r0
   3f388:	ldrb	r1, [r7, #5]!
   3f38c:	ldrb	r2, [r7, #1]
   3f390:	orr	r4, r2, r1, lsl #8
   3f394:	ldrh	r1, [r6, #18]
   3f398:	ldrh	r2, [r6, #14]
   3f39c:	add	r5, r2, r1, lsl #1
   3f3a0:	cmp	r5, r4
   3f3a4:	bls	3f3c4 <fputs@plt+0x2e010>
   3f3a8:	cmp	r4, #0
   3f3ac:	bne	3f3e0 <fputs@plt+0x2e02c>
   3f3b0:	ldr	r1, [r6, #52]	; 0x34
   3f3b4:	ldr	r1, [r1, #36]	; 0x24
   3f3b8:	mov	r4, #65536	; 0x10000
   3f3bc:	cmp	r1, #65536	; 0x10000
   3f3c0:	bne	3f3e0 <fputs@plt+0x2e02c>
   3f3c4:	ldrb	r1, [r0, #2]
   3f3c8:	cmp	r1, #0
   3f3cc:	beq	3f3f0 <fputs@plt+0x2e03c>
   3f3d0:	add	r0, r5, #2
   3f3d4:	cmp	r0, r4
   3f3d8:	ble	3f408 <fputs@plt+0x2e054>
   3f3dc:	b	3f434 <fputs@plt+0x2e080>
   3f3e0:	movw	r0, #57308	; 0xdfdc
   3f3e4:	bl	27378 <fputs@plt+0x15fc4>
   3f3e8:	sub	sp, fp, #28
   3f3ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f3f0:	add	r1, r5, #2
   3f3f4:	cmp	r1, r4
   3f3f8:	bgt	3f434 <fputs@plt+0x2e080>
   3f3fc:	ldrb	r0, [r0, #1]
   3f400:	cmp	r0, #0
   3f404:	beq	3f434 <fputs@plt+0x2e080>
   3f408:	mov	r2, sp
   3f40c:	mov	r0, r6
   3f410:	mov	r1, r9
   3f414:	bl	3f498 <fputs@plt+0x2e0e4>
   3f418:	cmp	r0, #0
   3f41c:	beq	3f428 <fputs@plt+0x2e074>
   3f420:	sub	r0, r0, sl
   3f424:	b	3f488 <fputs@plt+0x2e0d4>
   3f428:	ldr	r0, [sp]
   3f42c:	cmp	r0, #0
   3f430:	bne	3f458 <fputs@plt+0x2e0a4>
   3f434:	add	r0, r5, r9
   3f438:	add	r0, r0, #2
   3f43c:	cmp	r0, r4
   3f440:	ble	3f478 <fputs@plt+0x2e0c4>
   3f444:	mov	r0, r6
   3f448:	bl	3f5bc <fputs@plt+0x2e208>
   3f44c:	str	r0, [sp]
   3f450:	cmp	r0, #0
   3f454:	beq	3f460 <fputs@plt+0x2e0ac>
   3f458:	sub	sp, fp, #28
   3f45c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f460:	ldrb	r0, [r7]
   3f464:	ldrb	r1, [r7, #1]
   3f468:	orr	r0, r1, r0, lsl #8
   3f46c:	sub	r0, r0, #1
   3f470:	mov	r1, #1
   3f474:	uxtah	r4, r1, r0
   3f478:	sub	r0, r4, r9
   3f47c:	strb	r0, [r7, #1]
   3f480:	lsr	r1, r0, #8
   3f484:	strb	r1, [r7]
   3f488:	str	r0, [r8]
   3f48c:	mov	r0, #0
   3f490:	sub	sp, fp, #28
   3f494:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f498:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f49c:	add	fp, sp, #28
   3f4a0:	sub	sp, sp, #4
   3f4a4:	mov	r8, r2
   3f4a8:	ldr	r2, [r0, #52]	; 0x34
   3f4ac:	ldr	sl, [r0, #56]	; 0x38
   3f4b0:	ldrb	ip, [r0, #5]
   3f4b4:	add	r5, ip, #1
   3f4b8:	mov	r3, sl
   3f4bc:	ldrb	r7, [r3, r5]!
   3f4c0:	ldrb	r3, [r3, #1]
   3f4c4:	orr	r4, r3, r7, lsl #8
   3f4c8:	ldr	lr, [r2, #36]	; 0x24
   3f4cc:	sub	r9, lr, #4
   3f4d0:	cmp	r4, r9
   3f4d4:	bgt	3f528 <fputs@plt+0x2e174>
   3f4d8:	mov	r3, r4
   3f4dc:	add	r2, r5, #4
   3f4e0:	cmp	r4, r2
   3f4e4:	blt	3f528 <fputs@plt+0x2e174>
   3f4e8:	add	r7, sl, r3
   3f4ec:	mov	r4, r7
   3f4f0:	ldrb	r2, [r4, #2]!
   3f4f4:	ldrb	r6, [r4, #1]
   3f4f8:	orr	r2, r6, r2, lsl #8
   3f4fc:	sub	r6, r2, r1
   3f500:	cmp	r6, #0
   3f504:	bge	3f530 <fputs@plt+0x2e17c>
   3f508:	mov	r2, sl
   3f50c:	ldrb	r4, [r2, r3]!
   3f510:	ldrb	r2, [r2, #1]
   3f514:	orr	r4, r2, r4, lsl #8
   3f518:	cmp	r4, #0
   3f51c:	mov	r5, r3
   3f520:	bne	3f4d0 <fputs@plt+0x2e11c>
   3f524:	b	3f594 <fputs@plt+0x2e1e0>
   3f528:	movw	r0, #57230	; 0xdf8e
   3f52c:	b	3f58c <fputs@plt+0x2e1d8>
   3f530:	add	r1, r2, r3
   3f534:	cmp	r1, lr
   3f538:	bgt	3f588 <fputs@plt+0x2e1d4>
   3f53c:	ldrh	r1, [r0, #18]
   3f540:	ldrh	r0, [r0, #14]
   3f544:	add	r0, r0, r1, lsl #1
   3f548:	cmp	r3, r0
   3f54c:	blt	3f588 <fputs@plt+0x2e1d4>
   3f550:	cmp	r6, #3
   3f554:	bgt	3f5a0 <fputs@plt+0x2e1ec>
   3f558:	add	r1, ip, #7
   3f55c:	ldrb	r2, [sl, r1]
   3f560:	mov	r0, #0
   3f564:	cmp	r2, #57	; 0x39
   3f568:	bhi	3f598 <fputs@plt+0x2e1e4>
   3f56c:	add	r0, sl, r5
   3f570:	ldrh	r2, [r7]
   3f574:	strh	r2, [r0]
   3f578:	ldrb	r0, [sl, r1]
   3f57c:	add	r0, r0, r6
   3f580:	strb	r0, [sl, r1]
   3f584:	b	3f5ac <fputs@plt+0x2e1f8>
   3f588:	movw	r0, #57241	; 0xdf99
   3f58c:	bl	27378 <fputs@plt+0x15fc4>
   3f590:	str	r0, [r8]
   3f594:	mov	r0, #0
   3f598:	sub	sp, fp, #28
   3f59c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f5a0:	strb	r6, [r4, #1]
   3f5a4:	lsr	r0, r6, #8
   3f5a8:	strb	r0, [r4]
   3f5ac:	add	r0, r6, r3
   3f5b0:	add	r0, sl, r0
   3f5b4:	sub	sp, fp, #28
   3f5b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f5bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f5c0:	add	fp, sp, #28
   3f5c4:	sub	sp, sp, #44	; 0x2c
   3f5c8:	ldrh	r7, [r0, #18]
   3f5cc:	ldrh	r2, [r0, #14]
   3f5d0:	add	r1, r2, r7, lsl #1
   3f5d4:	str	r1, [fp, #-32]	; 0xffffffe0
   3f5d8:	ldrb	r3, [r0, #5]
   3f5dc:	ldr	r1, [r0, #52]	; 0x34
   3f5e0:	str	r0, [sp, #24]
   3f5e4:	ldr	r4, [r0, #56]	; 0x38
   3f5e8:	ldr	sl, [r1, #36]	; 0x24
   3f5ec:	str	r7, [sp, #20]
   3f5f0:	cmp	r7, #0
   3f5f4:	str	r3, [sp, #4]
   3f5f8:	beq	3f73c <fputs@plt+0x2e388>
   3f5fc:	sub	r0, sl, #4
   3f600:	str	r0, [sp, #16]
   3f604:	add	r0, r4, r2
   3f608:	str	r0, [sp, #36]	; 0x24
   3f60c:	add	r0, r4, r3
   3f610:	add	r0, r0, #5
   3f614:	str	r0, [sp, #8]
   3f618:	mov	r9, #0
   3f61c:	str	sl, [sp, #12]
   3f620:	mov	r0, #0
   3f624:	str	r0, [sp, #28]
   3f628:	str	r4, [sp, #32]
   3f62c:	mov	r5, r4
   3f630:	ldr	r4, [sp, #36]	; 0x24
   3f634:	ldrb	r0, [r4, r9, lsl #1]!
   3f638:	ldrb	r1, [r4, #1]
   3f63c:	orr	r7, r1, r0, lsl #8
   3f640:	movw	r0, #57167	; 0xdf4f
   3f644:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3f648:	cmp	r7, r1
   3f64c:	bcc	3f794 <fputs@plt+0x2e3e0>
   3f650:	ldr	r1, [sp, #16]
   3f654:	cmp	r7, r1
   3f658:	bgt	3f794 <fputs@plt+0x2e3e0>
   3f65c:	ldr	r0, [sp, #32]
   3f660:	add	r1, r0, r7
   3f664:	ldr	r0, [sp, #24]
   3f668:	ldr	r2, [r0, #76]	; 0x4c
   3f66c:	blx	r2
   3f670:	mov	r6, r0
   3f674:	sub	r8, sl, r0
   3f678:	movw	r0, #57173	; 0xdf55
   3f67c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3f680:	cmp	r8, r1
   3f684:	blt	3f794 <fputs@plt+0x2e3e0>
   3f688:	add	r1, r7, r6
   3f68c:	ldr	r2, [sp, #12]
   3f690:	cmp	r1, r2
   3f694:	bgt	3f794 <fputs@plt+0x2e3e0>
   3f698:	lsl	r0, r9, #1
   3f69c:	lsr	r1, r8, #8
   3f6a0:	ldr	r2, [sp, #36]	; 0x24
   3f6a4:	strb	r1, [r2, r0]
   3f6a8:	strb	r8, [r4, #1]
   3f6ac:	ldr	r0, [sp, #28]
   3f6b0:	cmp	r0, #0
   3f6b4:	beq	3f6c0 <fputs@plt+0x2e30c>
   3f6b8:	mov	r4, r5
   3f6bc:	b	3f710 <fputs@plt+0x2e35c>
   3f6c0:	mov	r0, #0
   3f6c4:	str	r0, [sp, #28]
   3f6c8:	cmp	r8, r7
   3f6cc:	mov	r4, r5
   3f6d0:	beq	3f724 <fputs@plt+0x2e370>
   3f6d4:	ldr	r0, [sp, #24]
   3f6d8:	ldr	r0, [r0, #52]	; 0x34
   3f6dc:	ldr	r0, [r0]
   3f6e0:	bl	3f7a0 <fputs@plt+0x2e3ec>
   3f6e4:	mov	r5, r0
   3f6e8:	ldr	r1, [sp, #8]
   3f6ec:	ldrb	r0, [r1]
   3f6f0:	ldrb	r1, [r1, #1]
   3f6f4:	orr	r2, r1, r0, lsl #8
   3f6f8:	add	r0, r5, r2
   3f6fc:	add	r1, r4, r2
   3f700:	sub	r2, sl, r2
   3f704:	bl	1121c <memcpy@plt>
   3f708:	str	r5, [sp, #32]
   3f70c:	str	r5, [sp, #28]
   3f710:	add	r0, r4, r8
   3f714:	ldr	r1, [sp, #32]
   3f718:	add	r1, r1, r7
   3f71c:	mov	r2, r6
   3f720:	bl	1121c <memcpy@plt>
   3f724:	add	r9, r9, #1
   3f728:	ldr	r0, [sp, #20]
   3f72c:	cmp	r9, r0
   3f730:	mov	sl, r8
   3f734:	bcc	3f62c <fputs@plt+0x2e278>
   3f738:	b	3f740 <fputs@plt+0x2e38c>
   3f73c:	mov	r8, sl
   3f740:	ldr	r0, [sp, #4]
   3f744:	add	r0, r4, r0
   3f748:	strb	r8, [r0, #6]
   3f74c:	lsr	r1, r8, #8
   3f750:	strb	r1, [r0, #5]
   3f754:	mov	r1, #0
   3f758:	strh	r1, [r0, #1]
   3f75c:	strb	r1, [r0, #7]
   3f760:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3f764:	add	r0, r4, r1
   3f768:	sub	r5, r8, r1
   3f76c:	mov	r1, #0
   3f770:	mov	r2, r5
   3f774:	bl	11174 <memset@plt>
   3f778:	ldr	r0, [sp, #24]
   3f77c:	ldrh	r1, [r0, #16]
   3f780:	movw	r0, #57197	; 0xdf6d
   3f784:	cmp	r5, r1
   3f788:	moveq	r0, #0
   3f78c:	subeq	sp, fp, #28
   3f790:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f794:	sub	sp, fp, #28
   3f798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f79c:	b	27378 <fputs@plt+0x15fc4>
   3f7a0:	ldr	r0, [r0, #208]	; 0xd0
   3f7a4:	bx	lr
   3f7a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3f7ac:	add	fp, sp, #24
   3f7b0:	sub	sp, sp, #16
   3f7b4:	mov	r8, r1
   3f7b8:	mov	r5, r0
   3f7bc:	mov	r4, #0
   3f7c0:	str	r4, [sp, #8]
   3f7c4:	str	r4, [sp, #4]
   3f7c8:	ldr	r6, [r0, #52]	; 0x34
   3f7cc:	ldr	r0, [r0, #72]	; 0x48
   3f7d0:	bl	17a08 <fputs@plt+0x6654>
   3f7d4:	mov	r7, r0
   3f7d8:	str	r0, [sp, #12]
   3f7dc:	cmp	r0, #0
   3f7e0:	bne	3f844 <fputs@plt+0x2e490>
   3f7e4:	ldr	r3, [r5, #84]	; 0x54
   3f7e8:	str	r4, [sp]
   3f7ec:	add	r1, sp, #8
   3f7f0:	add	r2, sp, #4
   3f7f4:	mov	r0, r6
   3f7f8:	bl	2e178 <fputs@plt+0x1cdc4>
   3f7fc:	str	r0, [sp, #12]
   3f800:	ldr	r1, [sp, #8]
   3f804:	add	r7, sp, #12
   3f808:	mov	r0, r5
   3f80c:	mov	r2, r7
   3f810:	bl	40d00 <fputs@plt+0x2f94c>
   3f814:	ldrb	r0, [r6, #17]
   3f818:	cmp	r0, #0
   3f81c:	beq	3f838 <fputs@plt+0x2e484>
   3f820:	ldr	r3, [r5, #84]	; 0x54
   3f824:	ldr	r1, [sp, #4]
   3f828:	str	r7, [sp]
   3f82c:	mov	r0, r6
   3f830:	mov	r2, #5
   3f834:	bl	2edac <fputs@plt+0x1d9f8>
   3f838:	ldr	r7, [sp, #12]
   3f83c:	cmp	r7, #0
   3f840:	beq	3f85c <fputs@plt+0x2e4a8>
   3f844:	str	r4, [r8]
   3f848:	ldr	r0, [sp, #8]
   3f84c:	bl	2c010 <fputs@plt+0x1ac5c>
   3f850:	mov	r0, r7
   3f854:	sub	sp, fp, #24
   3f858:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3f85c:	ldrb	r2, [r5, #1]
   3f860:	ldr	r4, [sp, #8]
   3f864:	add	r1, r5, #22
   3f868:	add	r0, r4, #22
   3f86c:	lsl	r2, r2, #1
   3f870:	bl	1121c <memcpy@plt>
   3f874:	ldrb	r2, [r5, #1]
   3f878:	add	r1, r5, #32
   3f87c:	add	r0, r4, #32
   3f880:	lsl	r2, r2, #2
   3f884:	bl	1121c <memcpy@plt>
   3f888:	ldrb	r0, [r5, #1]
   3f88c:	strb	r0, [r4, #1]
   3f890:	ldr	r0, [r4, #56]	; 0x38
   3f894:	ldrb	r0, [r0]
   3f898:	and	r1, r0, #247	; 0xf7
   3f89c:	mov	r0, r5
   3f8a0:	bl	2c718 <fputs@plt+0x1b364>
   3f8a4:	ldrb	r0, [r5, #5]
   3f8a8:	ldr	r1, [r5, #56]	; 0x38
   3f8ac:	add	r0, r1, r0
   3f8b0:	add	r0, r0, #8
   3f8b4:	ldr	r1, [sp, #4]
   3f8b8:	bl	25704 <fputs@plt+0x14350>
   3f8bc:	ldr	r0, [sp, #8]
   3f8c0:	str	r0, [r8]
   3f8c4:	mov	r7, #0
   3f8c8:	b	3f850 <fputs@plt+0x2e49c>
   3f8cc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3f8d0:	add	fp, sp, #24
   3f8d4:	sub	sp, sp, #32
   3f8d8:	mov	r9, r0
   3f8dc:	ldrh	r0, [r1, #18]
   3f8e0:	cmp	r0, #0
   3f8e4:	beq	3f928 <fputs@plt+0x2e574>
   3f8e8:	mov	r8, r2
   3f8ec:	mov	r6, r1
   3f8f0:	ldr	r7, [r1, #52]	; 0x34
   3f8f4:	mov	r0, #0
   3f8f8:	str	r0, [sp]
   3f8fc:	add	r1, sp, #28
   3f900:	add	r2, sp, #20
   3f904:	mov	r0, r7
   3f908:	mov	r3, #0
   3f90c:	bl	2e178 <fputs@plt+0x1cdc4>
   3f910:	str	r0, [sp, #24]
   3f914:	cmp	r0, #0
   3f918:	beq	3f938 <fputs@plt+0x2e584>
   3f91c:	ldr	r0, [sp, #24]
   3f920:	sub	sp, fp, #24
   3f924:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3f928:	movw	r0, #62577	; 0xf471
   3f92c:	bl	27378 <fputs@plt+0x15fc4>
   3f930:	sub	sp, fp, #24
   3f934:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3f938:	ldr	r1, [r6, #32]
   3f93c:	str	r1, [sp, #16]
   3f940:	ldr	r2, [r6, #76]	; 0x4c
   3f944:	mov	r0, r6
   3f948:	blx	r2
   3f94c:	mov	r4, r0
   3f950:	strh	r0, [sp, #14]
   3f954:	ldr	r5, [sp, #28]
   3f958:	mov	r0, r5
   3f95c:	mov	r1, #13
   3f960:	bl	2c718 <fputs@plt+0x1b364>
   3f964:	add	r2, sp, #16
   3f968:	add	r3, sp, #14
   3f96c:	mov	r0, r5
   3f970:	mov	r1, #1
   3f974:	bl	40db4 <fputs@plt+0x2fa00>
   3f978:	str	r0, [sp, #24]
   3f97c:	cmp	r0, #0
   3f980:	beq	3f98c <fputs@plt+0x2e5d8>
   3f984:	sub	sp, fp, #24
   3f988:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3f98c:	mvn	r0, #1
   3f990:	sub	r0, r0, r4
   3f994:	ldrh	r1, [r5, #14]
   3f998:	sub	r0, r0, r1
   3f99c:	ldrh	r1, [r7, #36]	; 0x24
   3f9a0:	add	r0, r0, r1
   3f9a4:	strh	r0, [r5, #16]
   3f9a8:	ldrb	r0, [r7, #17]
   3f9ac:	cmp	r0, #0
   3f9b0:	beq	3f9ec <fputs@plt+0x2e638>
   3f9b4:	ldr	r3, [r9, #84]	; 0x54
   3f9b8:	ldr	r1, [sp, #20]
   3f9bc:	add	r0, sp, #24
   3f9c0:	str	r0, [sp]
   3f9c4:	mov	r0, r7
   3f9c8:	mov	r2, #5
   3f9cc:	bl	2edac <fputs@plt+0x1d9f8>
   3f9d0:	ldrh	r0, [r5, #12]
   3f9d4:	cmp	r4, r0
   3f9d8:	bls	3f9ec <fputs@plt+0x2e638>
   3f9dc:	ldr	r1, [sp, #16]
   3f9e0:	add	r2, sp, #24
   3f9e4:	mov	r0, r5
   3f9e8:	bl	2f1a0 <fputs@plt+0x1ddec>
   3f9ec:	add	r0, r8, #4
   3f9f0:	ldrh	r1, [r6, #18]
   3f9f4:	ldr	r2, [r6, #56]	; 0x38
   3f9f8:	ldr	r3, [r6, #64]	; 0x40
   3f9fc:	add	r1, r3, r1, lsl #1
   3fa00:	ldrb	r3, [r1, #-2]
   3fa04:	ldrb	r1, [r1, #-1]
   3fa08:	orr	r1, r1, r3, lsl #8
   3fa0c:	ldrh	r3, [r6, #20]
   3fa10:	and	r1, r1, r3
   3fa14:	add	r1, r2, r1
   3fa18:	str	r1, [sp, #16]
   3fa1c:	mov	r3, #0
   3fa20:	add	r2, r3, #1
   3fa24:	cmp	r2, #8
   3fa28:	bhi	3fa40 <fputs@plt+0x2e68c>
   3fa2c:	add	r3, r1, r3
   3fa30:	ldrsb	r3, [r3]
   3fa34:	cmp	r3, #0
   3fa38:	mov	r3, r2
   3fa3c:	blt	3fa20 <fputs@plt+0x2e66c>
   3fa40:	add	r1, r1, r2
   3fa44:	str	r1, [sp, #16]
   3fa48:	add	r1, r1, #9
   3fa4c:	ldr	r2, [sp, #16]
   3fa50:	add	r3, r2, #1
   3fa54:	str	r3, [sp, #16]
   3fa58:	ldrsb	r2, [r2]
   3fa5c:	strb	r2, [r0], #1
   3fa60:	cmn	r2, #1
   3fa64:	bgt	3fa74 <fputs@plt+0x2e6c0>
   3fa68:	ldr	r2, [sp, #16]
   3fa6c:	cmp	r2, r1
   3fa70:	bcc	3fa4c <fputs@plt+0x2e698>
   3fa74:	ldrh	r1, [r9, #18]
   3fa78:	ldr	r2, [r6, #84]	; 0x54
   3fa7c:	add	r3, sp, #24
   3fa80:	mov	r7, #0
   3fa84:	str	r7, [sp]
   3fa88:	stmib	sp, {r2, r3}
   3fa8c:	sub	r3, r0, r8
   3fa90:	mov	r0, r9
   3fa94:	mov	r2, r8
   3fa98:	bl	3e96c <fputs@plt+0x2d5b8>
   3fa9c:	ldrb	r0, [r9, #5]
   3faa0:	ldr	r1, [r9, #56]	; 0x38
   3faa4:	add	r0, r1, r0
   3faa8:	add	r0, r0, #8
   3faac:	ldr	r1, [sp, #20]
   3fab0:	bl	25704 <fputs@plt+0x14350>
   3fab4:	ldr	r0, [sp, #28]
   3fab8:	bl	2c010 <fputs@plt+0x1ac5c>
   3fabc:	b	3f91c <fputs@plt+0x2e568>
   3fac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fac4:	add	fp, sp, #28
   3fac8:	sub	sp, sp, #292	; 0x124
   3facc:	mov	r6, r0
   3fad0:	mov	r7, #0
   3fad4:	str	r7, [fp, #-36]	; 0xffffffdc
   3fad8:	strb	r7, [fp, #-144]	; 0xffffff70
   3fadc:	str	r7, [fp, #-148]	; 0xffffff6c
   3fae0:	str	r7, [sp, #104]	; 0x68
   3fae4:	mov	r0, #0
   3fae8:	str	r0, [sp, #72]	; 0x48
   3faec:	str	r7, [sp, #112]	; 0x70
   3faf0:	str	r2, [sp, #52]	; 0x34
   3faf4:	cmp	r2, #0
   3faf8:	moveq	r0, #7
   3fafc:	subeq	sp, fp, #28
   3fb00:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fb04:	ldr	r4, [r6, #52]	; 0x34
   3fb08:	ldrb	r2, [r6, #1]
   3fb0c:	ldrh	r0, [r6, #18]
   3fb10:	add	sl, r0, r2
   3fb14:	cmp	sl, #2
   3fb18:	bcc	3fb54 <fputs@plt+0x2e7a0>
   3fb1c:	cmp	r1, #0
   3fb20:	beq	3fb3c <fputs@plt+0x2e788>
   3fb24:	cmp	sl, r1
   3fb28:	bne	3fb44 <fputs@plt+0x2e790>
   3fb2c:	ldr	r1, [fp, #8]
   3fb30:	add	r1, r1, sl
   3fb34:	sub	r1, r1, #2
   3fb38:	b	3fb48 <fputs@plt+0x2e794>
   3fb3c:	mov	r1, #0
   3fb40:	b	3fb48 <fputs@plt+0x2e794>
   3fb44:	sub	r1, r1, #1
   3fb48:	str	r1, [sp, #72]	; 0x48
   3fb4c:	ldr	r1, [fp, #8]
   3fb50:	rsb	sl, r1, #2
   3fb54:	ldr	r1, [sp, #72]	; 0x48
   3fb58:	sub	r1, r1, r2
   3fb5c:	add	r2, r1, sl
   3fb60:	ldr	r1, [r6, #56]	; 0x38
   3fb64:	cmp	r2, r0
   3fb68:	str	r3, [sp, #36]	; 0x24
   3fb6c:	bne	3fb7c <fputs@plt+0x2e7c8>
   3fb70:	ldrb	r0, [r6, #5]
   3fb74:	add	r0, r0, #8
   3fb78:	b	3fb94 <fputs@plt+0x2e7e0>
   3fb7c:	ldr	r0, [r6, #64]	; 0x40
   3fb80:	ldrb	r2, [r0, r2, lsl #1]!
   3fb84:	ldrb	r0, [r0, #1]
   3fb88:	orr	r0, r0, r2, lsl #8
   3fb8c:	ldrh	r2, [r6, #20]
   3fb90:	and	r0, r0, r2
   3fb94:	add	r5, r1, r0
   3fb98:	mov	r0, r5
   3fb9c:	bl	244dc <fputs@plt+0x13128>
   3fba0:	mov	r1, r0
   3fba4:	str	r0, [fp, #-140]	; 0xffffff74
   3fba8:	mov	r8, #0
   3fbac:	str	r8, [sp]
   3fbb0:	sub	r7, fp, #48	; 0x30
   3fbb4:	add	r2, r7, sl, lsl #2
   3fbb8:	mov	r0, r4
   3fbbc:	mov	r3, #0
   3fbc0:	bl	3d1a0 <fputs@plt+0x2bdec>
   3fbc4:	str	r0, [fp, #-36]	; 0xffffffdc
   3fbc8:	cmp	r0, #0
   3fbcc:	mov	r9, sl
   3fbd0:	beq	3fc34 <fputs@plt+0x2e880>
   3fbd4:	mov	r0, #4
   3fbd8:	add	r2, r0, r9, lsl #2
   3fbdc:	sub	r0, fp, #48	; 0x30
   3fbe0:	mov	r1, #0
   3fbe4:	bl	11174 <memset@plt>
   3fbe8:	ldr	r0, [sp, #112]	; 0x70
   3fbec:	bl	200bc <fputs@plt+0xed08>
   3fbf0:	cmp	sl, #0
   3fbf4:	blt	3fc0c <fputs@plt+0x2e858>
   3fbf8:	add	r4, sl, #1
   3fbfc:	ldr	r0, [r7], #4
   3fc00:	bl	2c010 <fputs@plt+0x1ac5c>
   3fc04:	subs	r4, r4, #1
   3fc08:	bne	3fbfc <fputs@plt+0x2e848>
   3fc0c:	cmp	r8, #1
   3fc10:	blt	3fc28 <fputs@plt+0x2e874>
   3fc14:	sub	r4, fp, #68	; 0x44
   3fc18:	ldr	r0, [r4], #4
   3fc1c:	bl	2c010 <fputs@plt+0x1ac5c>
   3fc20:	subs	r8, r8, #1
   3fc24:	bne	3fc18 <fputs@plt+0x2e864>
   3fc28:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3fc2c:	sub	sp, fp, #28
   3fc30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fc34:	str	r5, [sp, #24]
   3fc38:	str	r4, [sp, #76]	; 0x4c
   3fc3c:	sub	r5, fp, #48	; 0x30
   3fc40:	ldr	r0, [r5, sl, lsl #2]
   3fc44:	ldrb	r1, [r0, #1]
   3fc48:	ldrh	r0, [r0, #18]
   3fc4c:	add	r0, r0, r1
   3fc50:	add	r3, r0, #1
   3fc54:	cmp	sl, #0
   3fc58:	str	sl, [sp, #56]	; 0x38
   3fc5c:	beq	3fe1c <fputs@plt+0x2ea68>
   3fc60:	mvn	r0, #3
   3fc64:	add	r7, r0, sl, lsl #2
   3fc68:	ldr	r0, [sp, #72]	; 0x48
   3fc6c:	add	r0, r0, sl
   3fc70:	mvn	r1, #1
   3fc74:	mov	r2, sl
   3fc78:	add	sl, r1, r0, lsl #1
   3fc7c:	sub	r9, r2, #1
   3fc80:	str	r3, [sp, #64]	; 0x40
   3fc84:	ldr	r0, [sp, #72]	; 0x48
   3fc88:	add	r1, r0, r9
   3fc8c:	ldrh	r0, [r6, #22]
   3fc90:	cmp	r1, r0
   3fc94:	bne	3fce0 <fputs@plt+0x2e92c>
   3fc98:	ldrb	r0, [r6, #1]
   3fc9c:	cmp	r0, #0
   3fca0:	beq	3fce0 <fputs@plt+0x2e92c>
   3fca4:	ldr	r4, [r6, #32]
   3fca8:	sub	r0, fp, #76	; 0x4c
   3fcac:	str	r4, [r0, r9, lsl #2]
   3fcb0:	mov	r0, r4
   3fcb4:	bl	244dc <fputs@plt+0x13128>
   3fcb8:	str	r0, [sp, #68]	; 0x44
   3fcbc:	ldr	r2, [r6, #76]	; 0x4c
   3fcc0:	mov	r0, r6
   3fcc4:	mov	r1, r4
   3fcc8:	blx	r2
   3fccc:	sub	r1, fp, #136	; 0x88
   3fcd0:	str	r0, [r1, r9, lsl #2]
   3fcd4:	mov	r0, #0
   3fcd8:	strb	r0, [r6, #1]
   3fcdc:	b	3fdbc <fputs@plt+0x2ea08>
   3fce0:	str	r1, [sp, #60]	; 0x3c
   3fce4:	ldrb	r0, [r6, #1]
   3fce8:	ldr	r1, [r6, #64]	; 0x40
   3fcec:	sub	r0, r1, r0, lsl #1
   3fcf0:	ldrb	r1, [r0, sl]!
   3fcf4:	ldrb	r0, [r0, #1]
   3fcf8:	orr	r0, r0, r1, lsl #8
   3fcfc:	ldrh	r1, [r6, #20]
   3fd00:	and	r0, r0, r1
   3fd04:	ldr	r1, [r6, #56]	; 0x38
   3fd08:	add	r5, r1, r0
   3fd0c:	sub	r0, fp, #76	; 0x4c
   3fd10:	str	r5, [r0, r9, lsl #2]
   3fd14:	mov	r0, r5
   3fd18:	bl	244dc <fputs@plt+0x13128>
   3fd1c:	str	r0, [sp, #68]	; 0x44
   3fd20:	ldr	r2, [r6, #76]	; 0x4c
   3fd24:	mov	r0, r6
   3fd28:	mov	r1, r5
   3fd2c:	blx	r2
   3fd30:	mov	r4, r0
   3fd34:	sub	r0, fp, #136	; 0x88
   3fd38:	str	r4, [r0, r9, lsl #2]
   3fd3c:	ldr	r0, [sp, #76]	; 0x4c
   3fd40:	ldrb	r0, [r0, #22]
   3fd44:	tst	r0, #4
   3fd48:	beq	3fd9c <fputs@plt+0x2e9e8>
   3fd4c:	ldr	r0, [r6, #56]	; 0x38
   3fd50:	sub	r0, r5, r0
   3fd54:	add	r1, r0, r4
   3fd58:	ldr	r2, [sp, #76]	; 0x4c
   3fd5c:	ldr	r2, [r2, #36]	; 0x24
   3fd60:	cmp	r1, r2
   3fd64:	bgt	403d0 <fputs@plt+0x2f01c>
   3fd68:	ldr	r1, [sp, #52]	; 0x34
   3fd6c:	add	r0, r1, r0
   3fd70:	mov	r1, r5
   3fd74:	mov	r2, r4
   3fd78:	bl	1121c <memcpy@plt>
   3fd7c:	sub	r0, fp, #76	; 0x4c
   3fd80:	mov	r2, r0
   3fd84:	ldr	r0, [r0, r9, lsl #2]
   3fd88:	ldr	r1, [r6, #56]	; 0x38
   3fd8c:	sub	r0, r0, r1
   3fd90:	ldr	r1, [sp, #52]	; 0x34
   3fd94:	add	r0, r1, r0
   3fd98:	str	r0, [r2, r9, lsl #2]
   3fd9c:	ldrb	r0, [r6, #1]
   3fda0:	ldr	r1, [sp, #60]	; 0x3c
   3fda4:	sub	r1, r1, r0
   3fda8:	mov	r0, r6
   3fdac:	mov	r2, r4
   3fdb0:	sub	r3, fp, #36	; 0x24
   3fdb4:	bl	3e844 <fputs@plt+0x2d490>
   3fdb8:	sub	r5, fp, #48	; 0x30
   3fdbc:	mov	r0, #0
   3fdc0:	str	r0, [sp]
   3fdc4:	add	r2, r5, r7
   3fdc8:	ldr	r0, [sp, #76]	; 0x4c
   3fdcc:	ldr	r4, [sp, #68]	; 0x44
   3fdd0:	mov	r1, r4
   3fdd4:	mov	r3, #0
   3fdd8:	bl	3d1a0 <fputs@plt+0x2bdec>
   3fddc:	str	r0, [fp, #-36]	; 0xffffffdc
   3fde0:	cmp	r0, #0
   3fde4:	bne	40384 <fputs@plt+0x2efd0>
   3fde8:	ldr	r0, [r5, r9, lsl #2]
   3fdec:	ldrh	r1, [r0, #18]
   3fdf0:	ldr	r2, [sp, #64]	; 0x40
   3fdf4:	add	r1, r2, r1
   3fdf8:	ldrb	r0, [r0, #1]
   3fdfc:	add	r0, r1, r0
   3fe00:	add	r3, r0, #1
   3fe04:	sub	sl, sl, #2
   3fe08:	sub	r9, r9, #1
   3fe0c:	sub	r7, r7, #4
   3fe10:	cmn	r9, #1
   3fe14:	bne	3fc80 <fputs@plt+0x2e8cc>
   3fe18:	b	3fe20 <fputs@plt+0x2ea6c>
   3fe1c:	ldr	r4, [fp, #-140]	; 0xffffff74
   3fe20:	str	r4, [fp, #-140]	; 0xffffff74
   3fe24:	ldr	r9, [sp, #76]	; 0x4c
   3fe28:	ldr	r0, [r9, #32]
   3fe2c:	add	r1, r3, #3
   3fe30:	bic	r4, r1, #3
   3fe34:	add	r1, r4, r4, lsl #1
   3fe38:	add	r0, r0, r1, lsl #1
   3fe3c:	bl	20018 <fputs@plt+0xec64>
   3fe40:	str	r0, [sp, #112]	; 0x70
   3fe44:	cmp	r0, #0
   3fe48:	beq	40394 <fputs@plt+0x2efe0>
   3fe4c:	ldr	sl, [sp, #56]	; 0x38
   3fe50:	add	r2, sl, #1
   3fe54:	add	r0, r0, r4, lsl #2
   3fe58:	str	r0, [sp, #116]	; 0x74
   3fe5c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3fe60:	str	r3, [sp, #108]	; 0x6c
   3fe64:	ldrb	r1, [r3, #3]
   3fe68:	str	r1, [sp, #68]	; 0x44
   3fe6c:	str	r3, [sp, #48]	; 0x30
   3fe70:	ldrb	r1, [r3, #4]
   3fe74:	str	r1, [sp, #20]
   3fe78:	lsl	r1, r1, #2
   3fe7c:	cmn	sl, #1
   3fe80:	str	r6, [sp, #28]
   3fe84:	str	r1, [sp, #40]	; 0x28
   3fe88:	str	r2, [sp, #16]
   3fe8c:	ble	403a0 <fputs@plt+0x2efec>
   3fe90:	add	r6, r0, r4, lsl #1
   3fe94:	mov	r0, #0
   3fe98:	mov	r9, #0
   3fe9c:	mov	r2, r0
   3fea0:	ldr	r8, [r5, r0, lsl #2]
   3fea4:	ldrh	sl, [r8, #14]
   3fea8:	ldr	r4, [r8, #56]	; 0x38
   3feac:	mov	r5, r4
   3feb0:	ldrb	r0, [r5], sl
   3feb4:	ldr	r1, [sp, #48]	; 0x30
   3feb8:	ldr	r1, [r1, #56]	; 0x38
   3febc:	ldrb	r1, [r1]
   3fec0:	cmp	r0, r1
   3fec4:	bne	403bc <fputs@plt+0x2f008>
   3fec8:	str	r2, [sp, #64]	; 0x40
   3fecc:	ldrh	r7, [r8, #20]
   3fed0:	ldrh	r0, [r8, #18]
   3fed4:	ldrb	r1, [r8, #1]
   3fed8:	add	r0, r1, r0
   3fedc:	lsl	r2, r0, #1
   3fee0:	ldr	r0, [sp, #104]	; 0x68
   3fee4:	ldr	r1, [sp, #116]	; 0x74
   3fee8:	add	r0, r1, r0, lsl #1
   3feec:	mov	r1, #0
   3fef0:	bl	11174 <memset@plt>
   3fef4:	ldrb	lr, [r8, #1]
   3fef8:	cmp	lr, #0
   3fefc:	beq	3ff8c <fputs@plt+0x2ebd8>
   3ff00:	ldrh	r1, [r8, #22]
   3ff04:	cmp	r1, #0
   3ff08:	beq	3ff54 <fputs@plt+0x2eba0>
   3ff0c:	add	ip, sl, r1, lsl #1
   3ff10:	ldrb	r3, [r5]
   3ff14:	ldrb	r2, [r5, #1]
   3ff18:	orr	r2, r2, r3, lsl #8
   3ff1c:	and	r2, r2, r7
   3ff20:	add	r2, r4, r2
   3ff24:	ldr	r3, [sp, #104]	; 0x68
   3ff28:	ldr	r0, [sp, #112]	; 0x70
   3ff2c:	str	r2, [r0, r3, lsl #2]
   3ff30:	add	r0, r3, #1
   3ff34:	str	r0, [sp, #104]	; 0x68
   3ff38:	add	r5, r5, #2
   3ff3c:	subs	r1, r1, #1
   3ff40:	bne	3ff10 <fputs@plt+0x2eb5c>
   3ff44:	add	r5, r4, ip
   3ff48:	cmp	lr, #0
   3ff4c:	ldr	sl, [sp, #56]	; 0x38
   3ff50:	beq	3ff90 <fputs@plt+0x2ebdc>
   3ff54:	mov	sl, r6
   3ff58:	add	r2, r8, #32
   3ff5c:	ldr	ip, [sp, #104]	; 0x68
   3ff60:	mov	r3, lr
   3ff64:	mov	r1, ip
   3ff68:	ldr	r0, [r2], #4
   3ff6c:	ldr	r6, [sp, #112]	; 0x70
   3ff70:	str	r0, [r6, r1, lsl #2]
   3ff74:	subs	r3, r3, #1
   3ff78:	add	r1, r1, #1
   3ff7c:	bne	3ff68 <fputs@plt+0x2ebb4>
   3ff80:	add	r0, ip, lr
   3ff84:	str	r0, [sp, #104]	; 0x68
   3ff88:	mov	r6, sl
   3ff8c:	ldr	sl, [sp, #56]	; 0x38
   3ff90:	ldrh	r0, [r8, #14]
   3ff94:	add	r0, r4, r0
   3ff98:	ldrh	r1, [r8, #18]
   3ff9c:	add	r0, r0, r1, lsl #1
   3ffa0:	cmp	r5, r0
   3ffa4:	bcs	3ffdc <fputs@plt+0x2ec28>
   3ffa8:	ldrb	r1, [r5]
   3ffac:	ldrb	r2, [r5, #1]
   3ffb0:	orr	r1, r2, r1, lsl #8
   3ffb4:	and	r1, r1, r7
   3ffb8:	add	r1, r4, r1
   3ffbc:	ldr	r2, [sp, #104]	; 0x68
   3ffc0:	ldr	r3, [sp, #112]	; 0x70
   3ffc4:	str	r1, [r3, r2, lsl #2]
   3ffc8:	add	r1, r2, #1
   3ffcc:	str	r1, [sp, #104]	; 0x68
   3ffd0:	add	r5, r5, #2
   3ffd4:	cmp	r5, r0
   3ffd8:	bcc	3ffa8 <fputs@plt+0x2ebf4>
   3ffdc:	ldr	r0, [sp, #104]	; 0x68
   3ffe0:	sub	r1, fp, #116	; 0x74
   3ffe4:	ldr	r7, [sp, #64]	; 0x40
   3ffe8:	str	r0, [r1, r7, lsl #2]
   3ffec:	ldr	r1, [sp, #68]	; 0x44
   3fff0:	cmp	r1, #0
   3fff4:	bne	400c0 <fputs@plt+0x2ed0c>
   3fff8:	cmp	r7, sl
   3fffc:	bge	400c0 <fputs@plt+0x2ed0c>
   40000:	sub	r1, fp, #136	; 0x88
   40004:	ldr	r5, [r1, r7, lsl #2]
   40008:	ldr	r1, [sp, #116]	; 0x74
   4000c:	add	r0, r1, r0, lsl #1
   40010:	strh	r5, [r0]
   40014:	sub	r0, fp, #76	; 0x4c
   40018:	ldr	r1, [r0, r7, lsl #2]
   4001c:	add	r4, r6, r9
   40020:	uxth	r2, r5
   40024:	mov	r0, r4
   40028:	bl	1121c <memcpy@plt>
   4002c:	ldr	r3, [sp, #40]	; 0x28
   40030:	add	r1, r4, r3
   40034:	ldr	r0, [sp, #104]	; 0x68
   40038:	ldr	r2, [sp, #112]	; 0x70
   4003c:	str	r1, [r2, r0, lsl #2]
   40040:	ldr	r1, [sp, #116]	; 0x74
   40044:	add	r1, r1, r0, lsl #1
   40048:	ldrh	r2, [r1]
   4004c:	sub	r2, r2, r3
   40050:	strh	r2, [r1]
   40054:	uxtah	r9, r9, r5
   40058:	ldrb	r1, [r8, #4]
   4005c:	cmp	r1, #0
   40060:	beq	400c8 <fputs@plt+0x2ed14>
   40064:	ldr	r0, [sp, #104]	; 0x68
   40068:	ldr	r1, [sp, #116]	; 0x74
   4006c:	add	r0, r1, r0, lsl #1
   40070:	ldrh	r0, [r0]
   40074:	cmp	r0, #3
   40078:	sub	r5, fp, #48	; 0x30
   4007c:	mov	r2, #0
   40080:	bhi	400e0 <fputs@plt+0x2ed2c>
   40084:	strb	r2, [r6, r9]
   40088:	ldr	r0, [sp, #104]	; 0x68
   4008c:	ldr	r1, [sp, #116]	; 0x74
   40090:	add	r0, r1, r0, lsl #1
   40094:	ldrh	r1, [r0]
   40098:	add	r1, r1, #1
   4009c:	strh	r1, [r0]
   400a0:	add	r9, r9, #1
   400a4:	ldr	r0, [sp, #104]	; 0x68
   400a8:	ldr	r1, [sp, #116]	; 0x74
   400ac:	add	r0, r1, r0, lsl #1
   400b0:	ldrh	r0, [r0]
   400b4:	cmp	r0, #4
   400b8:	bcc	40084 <fputs@plt+0x2ecd0>
   400bc:	b	400e0 <fputs@plt+0x2ed2c>
   400c0:	sub	r5, fp, #48	; 0x30
   400c4:	b	400ec <fputs@plt+0x2ed38>
   400c8:	ldr	r1, [sp, #112]	; 0x70
   400cc:	ldr	r0, [r1, r0, lsl #2]
   400d0:	ldr	r1, [r8, #56]	; 0x38
   400d4:	ldr	r1, [r1, #8]
   400d8:	str	r1, [r0]
   400dc:	sub	r5, fp, #48	; 0x30
   400e0:	ldr	r0, [sp, #104]	; 0x68
   400e4:	add	r0, r0, #1
   400e8:	str	r0, [sp, #104]	; 0x68
   400ec:	add	r0, r7, #1
   400f0:	cmp	r7, sl
   400f4:	blt	3fe9c <fputs@plt+0x2eae8>
   400f8:	ldr	r9, [sp, #76]	; 0x4c
   400fc:	mov	r1, r9
   40100:	ldr	r0, [r1, #36]!	; 0x24
   40104:	str	r1, [sp, #12]
   40108:	ldr	r1, [sp, #40]	; 0x28
   4010c:	add	r0, r1, r0
   40110:	sub	r0, r0, #12
   40114:	str	r0, [sp, #44]	; 0x2c
   40118:	cmp	sl, #0
   4011c:	blt	40404 <fputs@plt+0x2f050>
   40120:	mov	r5, #0
   40124:	sub	r7, fp, #48	; 0x30
   40128:	sub	r0, fp, #48	; 0x30
   4012c:	ldr	r4, [r0, r5, lsl #2]
   40130:	ldrh	r0, [r4, #16]
   40134:	ldr	r1, [sp, #44]	; 0x2c
   40138:	sub	r0, r1, r0
   4013c:	sub	r1, fp, #136	; 0x88
   40140:	str	r0, [r1, r5, lsl #2]
   40144:	cmp	r0, #0
   40148:	blt	40c30 <fputs@plt+0x2f87c>
   4014c:	ldrb	r0, [r4, #1]
   40150:	cmp	r0, #0
   40154:	sub	r8, fp, #136	; 0x88
   40158:	beq	40194 <fputs@plt+0x2ede0>
   4015c:	mov	r6, #0
   40160:	add	r0, r4, r6, lsl #2
   40164:	ldr	r1, [r0, #32]
   40168:	ldr	r2, [r4, #76]	; 0x4c
   4016c:	mov	r0, r4
   40170:	blx	r2
   40174:	ldr	r1, [r8, r5, lsl #2]
   40178:	add	r0, r0, r1
   4017c:	add	r0, r0, #2
   40180:	str	r0, [r8, r5, lsl #2]
   40184:	add	r6, r6, #1
   40188:	ldrb	r0, [r4, #1]
   4018c:	cmp	r6, r0
   40190:	bcc	40160 <fputs@plt+0x2edac>
   40194:	sub	r0, fp, #116	; 0x74
   40198:	ldr	r0, [r0, r5, lsl #2]
   4019c:	sub	r1, fp, #96	; 0x60
   401a0:	str	r0, [r1, r5, lsl #2]
   401a4:	add	r0, r5, #1
   401a8:	cmp	r5, sl
   401ac:	mov	r5, r0
   401b0:	blt	40128 <fputs@plt+0x2ed74>
   401b4:	cmp	sl, #0
   401b8:	blt	40404 <fputs@plt+0x2f050>
   401bc:	mov	r9, #0
   401c0:	ldr	r8, [sp, #16]
   401c4:	sub	r5, fp, #136	; 0x88
   401c8:	ldr	r5, [r5, r9, lsl #2]
   401cc:	ldr	r0, [sp, #44]	; 0x2c
   401d0:	cmp	r5, r0
   401d4:	ble	40288 <fputs@plt+0x2eed4>
   401d8:	add	sl, r9, #2
   401dc:	add	r6, r9, #1
   401e0:	cmp	r6, r8
   401e4:	blt	4020c <fputs@plt+0x2ee58>
   401e8:	cmp	sl, #6
   401ec:	bcs	40c54 <fputs@plt+0x2f8a0>
   401f0:	sub	r0, fp, #136	; 0x88
   401f4:	mov	r1, #0
   401f8:	str	r1, [r0, r6, lsl #2]
   401fc:	ldr	r0, [sp, #104]	; 0x68
   40200:	sub	r1, fp, #96	; 0x60
   40204:	str	r0, [r1, r6, lsl #2]
   40208:	mov	r8, sl
   4020c:	sub	r0, fp, #96	; 0x60
   40210:	ldr	r7, [r0, r9, lsl #2]
   40214:	sub	r4, r7, #1
   40218:	add	r0, sp, #104	; 0x68
   4021c:	mov	r1, r4
   40220:	bl	40efc <fputs@plt+0x2fb48>
   40224:	add	r0, r0, #2
   40228:	sub	r1, r5, r0
   4022c:	sub	r5, fp, #136	; 0x88
   40230:	str	r1, [r5, r9, lsl #2]
   40234:	ldr	r1, [sp, #68]	; 0x44
   40238:	cmp	r1, #0
   4023c:	bne	40260 <fputs@plt+0x2eeac>
   40240:	mov	r0, #0
   40244:	ldr	r1, [sp, #104]	; 0x68
   40248:	cmp	r7, r1
   4024c:	bge	40260 <fputs@plt+0x2eeac>
   40250:	add	r0, sp, #104	; 0x68
   40254:	mov	r1, r7
   40258:	bl	40efc <fputs@plt+0x2fb48>
   4025c:	add	r0, r0, #2
   40260:	ldr	r1, [r5, r6, lsl #2]
   40264:	add	r0, r1, r0
   40268:	str	r0, [r5, r6, lsl #2]
   4026c:	sub	r0, fp, #96	; 0x60
   40270:	str	r4, [r0, r9, lsl #2]
   40274:	ldr	r5, [r5, r9, lsl #2]
   40278:	ldr	r0, [sp, #44]	; 0x2c
   4027c:	cmp	r5, r0
   40280:	sub	r7, fp, #48	; 0x30
   40284:	bgt	401e0 <fputs@plt+0x2ee2c>
   40288:	sub	r0, fp, #96	; 0x60
   4028c:	ldr	r7, [r0, r9, lsl #2]
   40290:	ldr	r0, [sp, #104]	; 0x68
   40294:	cmp	r7, r0
   40298:	bge	40328 <fputs@plt+0x2ef74>
   4029c:	add	r4, r9, #1
   402a0:	ldr	sl, [sp, #56]	; 0x38
   402a4:	sub	r5, fp, #136	; 0x88
   402a8:	add	r0, sp, #104	; 0x68
   402ac:	mov	r1, r7
   402b0:	bl	40efc <fputs@plt+0x2fb48>
   402b4:	ldr	r1, [r5, r9, lsl #2]
   402b8:	add	r0, r0, #2
   402bc:	add	r1, r0, r1
   402c0:	ldr	r2, [sp, #44]	; 0x2c
   402c4:	cmp	r1, r2
   402c8:	bgt	40330 <fputs@plt+0x2ef7c>
   402cc:	str	r1, [r5, r9, lsl #2]
   402d0:	add	r1, r7, #1
   402d4:	sub	r2, fp, #96	; 0x60
   402d8:	str	r1, [r2, r9, lsl #2]
   402dc:	ldr	r2, [sp, #68]	; 0x44
   402e0:	cmp	r2, #0
   402e4:	bne	40304 <fputs@plt+0x2ef50>
   402e8:	mov	r0, #0
   402ec:	ldr	r2, [sp, #104]	; 0x68
   402f0:	cmp	r1, r2
   402f4:	bge	40304 <fputs@plt+0x2ef50>
   402f8:	add	r0, sp, #104	; 0x68
   402fc:	bl	40efc <fputs@plt+0x2fb48>
   40300:	add	r0, r0, #2
   40304:	ldr	r1, [r5, r4, lsl #2]
   40308:	sub	r0, r1, r0
   4030c:	str	r0, [r5, r4, lsl #2]
   40310:	sub	r0, fp, #96	; 0x60
   40314:	ldr	r7, [r0, r9, lsl #2]
   40318:	ldr	r0, [sp, #104]	; 0x68
   4031c:	cmp	r7, r0
   40320:	blt	402a8 <fputs@plt+0x2eef4>
   40324:	b	40330 <fputs@plt+0x2ef7c>
   40328:	ldr	sl, [sp, #56]	; 0x38
   4032c:	sub	r5, fp, #136	; 0x88
   40330:	ldr	r0, [sp, #104]	; 0x68
   40334:	cmp	r7, r0
   40338:	bge	40cd4 <fputs@plt+0x2f920>
   4033c:	cmp	r9, #0
   40340:	beq	4035c <fputs@plt+0x2efa8>
   40344:	sub	r0, fp, #96	; 0x60
   40348:	add	r0, r0, r9, lsl #2
   4034c:	ldr	r0, [r0, #-4]
   40350:	cmp	r7, r0
   40354:	bgt	40368 <fputs@plt+0x2efb4>
   40358:	b	40ce0 <fputs@plt+0x2f92c>
   4035c:	mov	r0, #0
   40360:	cmp	r7, r0
   40364:	ble	40ce0 <fputs@plt+0x2f92c>
   40368:	add	r9, r9, #1
   4036c:	cmp	r9, r8
   40370:	sub	r7, fp, #48	; 0x30
   40374:	blt	401c8 <fputs@plt+0x2ee14>
   40378:	ldr	r9, [sp, #76]	; 0x4c
   4037c:	mov	r2, r8
   40380:	b	40408 <fputs@plt+0x2f054>
   40384:	str	r4, [fp, #-140]	; 0xffffff74
   40388:	ldr	sl, [sp, #56]	; 0x38
   4038c:	sub	r7, fp, #48	; 0x30
   40390:	b	3fbd4 <fputs@plt+0x2e820>
   40394:	mov	r0, #7
   40398:	str	r0, [fp, #-36]	; 0xffffffdc
   4039c:	b	403f8 <fputs@plt+0x2f044>
   403a0:	mov	r3, r9
   403a4:	ldr	r0, [r3, #36]!	; 0x24
   403a8:	str	r3, [sp, #12]
   403ac:	add	r0, r1, r0
   403b0:	sub	r0, r0, #12
   403b4:	str	r0, [sp, #44]	; 0x2c
   403b8:	b	40408 <fputs@plt+0x2f054>
   403bc:	movw	r0, #62983	; 0xf607
   403c0:	bl	27378 <fputs@plt+0x15fc4>
   403c4:	str	r0, [fp, #-36]	; 0xffffffdc
   403c8:	mov	r8, #0
   403cc:	b	403f8 <fputs@plt+0x2f044>
   403d0:	ldr	r0, [sp, #68]	; 0x44
   403d4:	str	r0, [fp, #-140]	; 0xffffff74
   403d8:	movw	r0, #62916	; 0xf5c4
   403dc:	bl	27378 <fputs@plt+0x15fc4>
   403e0:	str	r0, [fp, #-36]	; 0xffffffdc
   403e4:	add	r2, r7, #4
   403e8:	sub	r0, fp, #48	; 0x30
   403ec:	mov	r8, #0
   403f0:	mov	r1, #0
   403f4:	bl	11174 <memset@plt>
   403f8:	ldr	sl, [sp, #56]	; 0x38
   403fc:	sub	r7, fp, #48	; 0x30
   40400:	b	3fbe8 <fputs@plt+0x2e834>
   40404:	ldr	r2, [sp, #16]
   40408:	mov	r0, #0
   4040c:	ldr	r1, [sp, #68]	; 0x44
   40410:	sub	r5, r0, r1, lsl #1
   40414:	str	r2, [sp, #32]
   40418:	cmp	r2, #2
   4041c:	blt	40540 <fputs@plt+0x2f18c>
   40420:	sub	r1, r2, #1
   40424:	sub	r0, fp, #136	; 0x88
   40428:	str	r1, [sp, #60]	; 0x3c
   4042c:	ldr	sl, [r0, r1, lsl #2]
   40430:	str	r2, [sp, #64]	; 0x40
   40434:	sub	r7, r2, #2
   40438:	ldr	r9, [r0, r7, lsl #2]
   4043c:	sub	r0, fp, #96	; 0x60
   40440:	ldr	r4, [r0, r7, lsl #2]
   40444:	ldr	r0, [sp, #68]	; 0x44
   40448:	sub	r1, r4, r0
   4044c:	add	r0, sp, #104	; 0x68
   40450:	bl	40efc <fputs@plt+0x2fb48>
   40454:	lsl	r8, r4, #1
   40458:	add	r6, r4, #1
   4045c:	sub	r4, r6, #2
   40460:	add	r0, sp, #104	; 0x68
   40464:	mov	r1, r4
   40468:	bl	40efc <fputs@plt+0x2fb48>
   4046c:	cmp	sl, #0
   40470:	beq	404b0 <fputs@plt+0x2f0fc>
   40474:	ldr	r0, [fp, #8]
   40478:	cmp	r0, #0
   4047c:	bne	404f0 <fputs@plt+0x2f13c>
   40480:	ldr	r0, [sp, #116]	; 0x74
   40484:	add	r1, r0, r8
   40488:	ldrh	r1, [r1, #-2]
   4048c:	sub	r2, r9, #2
   40490:	sub	r1, r2, r1
   40494:	add	r0, r0, r5
   40498:	add	r0, r0, r8
   4049c:	ldrh	r0, [r0]
   404a0:	add	r0, sl, r0
   404a4:	add	r0, r0, #2
   404a8:	cmp	r0, r1
   404ac:	bgt	404f0 <fputs@plt+0x2f13c>
   404b0:	ldr	r0, [sp, #116]	; 0x74
   404b4:	add	r1, r0, r5
   404b8:	add	r1, r1, r8
   404bc:	ldrh	r1, [r1]
   404c0:	add	r0, r0, r8
   404c4:	ldrh	r0, [r0, #-2]
   404c8:	sub	r2, fp, #96	; 0x60
   404cc:	str	r4, [r2, r7, lsl #2]
   404d0:	sub	r2, r9, #2
   404d4:	sub	r9, r2, r0
   404d8:	add	r0, sl, r1
   404dc:	add	sl, r0, #2
   404e0:	sub	r8, r8, #2
   404e4:	sub	r6, r6, #1
   404e8:	cmp	r6, #1
   404ec:	bgt	4045c <fputs@plt+0x2f0a8>
   404f0:	sub	r0, fp, #136	; 0x88
   404f4:	ldr	r3, [sp, #60]	; 0x3c
   404f8:	str	sl, [r0, r3, lsl #2]
   404fc:	str	r9, [r0, r7, lsl #2]
   40500:	sub	r0, fp, #96	; 0x60
   40504:	ldr	r0, [r0, r7, lsl #2]
   40508:	mov	r1, #0
   4050c:	ldr	r2, [sp, #64]	; 0x40
   40510:	cmp	r2, #3
   40514:	subge	r1, fp, #96	; 0x60
   40518:	addge	r1, r1, r2, lsl #2
   4051c:	ldrge	r1, [r1, #-12]
   40520:	cmp	r0, r1
   40524:	mov	r2, r3
   40528:	ldr	sl, [sp, #56]	; 0x38
   4052c:	sub	r7, fp, #48	; 0x30
   40530:	ldr	r9, [sp, #76]	; 0x4c
   40534:	bgt	40418 <fputs@plt+0x2f064>
   40538:	movw	r0, #63168	; 0xf6c0
   4053c:	b	40c34 <fputs@plt+0x2f880>
   40540:	ldr	r0, [sp, #48]	; 0x30
   40544:	ldr	r0, [r0, #56]	; 0x38
   40548:	ldrb	r0, [r0]
   4054c:	str	r0, [sp, #64]	; 0x40
   40550:	ldr	r0, [sp, #32]
   40554:	cmp	r0, #1
   40558:	blt	40768 <fputs@plt+0x2f3b4>
   4055c:	mov	r5, #0
   40560:	sub	r6, fp, #116	; 0x74
   40564:	mov	r8, #0
   40568:	mov	r7, #0
   4056c:	cmp	r7, sl
   40570:	ble	40604 <fputs@plt+0x2f250>
   40574:	ldr	r3, [fp, #-140]	; 0xffffff74
   40578:	str	r5, [sp]
   4057c:	ldr	r0, [fp, #8]
   40580:	cmp	r0, #0
   40584:	movne	r3, #1
   40588:	mov	r0, r9
   4058c:	add	r1, sp, #80	; 0x50
   40590:	sub	r2, fp, #140	; 0x8c
   40594:	bl	2e178 <fputs@plt+0x1cdc4>
   40598:	str	r0, [fp, #-36]	; 0xffffffdc
   4059c:	cmp	r0, #0
   405a0:	bne	40c28 <fputs@plt+0x2f874>
   405a4:	ldr	r4, [sp, #80]	; 0x50
   405a8:	mov	r0, r4
   405ac:	ldr	r1, [sp, #64]	; 0x40
   405b0:	bl	2c718 <fputs@plt+0x1b364>
   405b4:	sub	r0, fp, #68	; 0x44
   405b8:	str	r4, [r0, r7, lsl #2]
   405bc:	ldr	r0, [sp, #104]	; 0x68
   405c0:	str	r0, [r6, r7, lsl #2]
   405c4:	add	r8, r8, #1
   405c8:	ldrb	r0, [r9, #17]
   405cc:	cmp	r0, #0
   405d0:	beq	40638 <fputs@plt+0x2f284>
   405d4:	ldr	r0, [sp, #28]
   405d8:	ldr	r3, [r0, #84]	; 0x54
   405dc:	ldr	r1, [r4, #84]	; 0x54
   405e0:	sub	r0, fp, #36	; 0x24
   405e4:	str	r0, [sp]
   405e8:	mov	r0, r9
   405ec:	mov	r2, #5
   405f0:	bl	2edac <fputs@plt+0x1d9f8>
   405f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   405f8:	cmp	r0, #0
   405fc:	beq	40638 <fputs@plt+0x2f284>
   40600:	b	40c28 <fputs@plt+0x2f874>
   40604:	sub	r0, fp, #48	; 0x30
   40608:	mov	r1, r0
   4060c:	ldr	r0, [r0, r7, lsl #2]
   40610:	str	r5, [r1, r7, lsl #2]
   40614:	sub	r1, fp, #68	; 0x44
   40618:	str	r0, [r1, r7, lsl #2]
   4061c:	str	r0, [sp, #80]	; 0x50
   40620:	ldr	r0, [r0, #72]	; 0x48
   40624:	bl	17a08 <fputs@plt+0x6654>
   40628:	str	r0, [fp, #-36]	; 0xffffffdc
   4062c:	add	r8, r8, #1
   40630:	cmp	r0, #0
   40634:	bne	40c28 <fputs@plt+0x2f874>
   40638:	add	r7, r7, #1
   4063c:	ldr	r0, [sp, #32]
   40640:	cmp	r7, r0
   40644:	blt	4056c <fputs@plt+0x2f1b8>
   40648:	cmp	r8, #1
   4064c:	blt	4076c <fputs@plt+0x2f3b8>
   40650:	mov	r0, #0
   40654:	add	r1, sp, #152	; 0x98
   40658:	add	r5, sp, #132	; 0x84
   4065c:	add	sl, sp, #122	; 0x7a
   40660:	sub	r2, fp, #68	; 0x44
   40664:	ldr	r3, [r2, r0, lsl #2]
   40668:	ldr	r2, [r3, #84]	; 0x54
   4066c:	str	r2, [r1, r0, lsl #2]
   40670:	str	r2, [r5, r0, lsl #2]
   40674:	add	r7, sl, r0, lsl #1
   40678:	ldr	r3, [r3, #72]	; 0x48
   4067c:	ldrh	r3, [r3, #24]
   40680:	strh	r3, [r7]
   40684:	cmp	r0, #0
   40688:	beq	406a8 <fputs@plt+0x2f2f4>
   4068c:	mov	r3, #0
   40690:	ldr	r7, [r1, r3, lsl #2]
   40694:	cmp	r7, r2
   40698:	beq	40c44 <fputs@plt+0x2f890>
   4069c:	add	r3, r3, #1
   406a0:	cmp	r3, r0
   406a4:	bcc	40690 <fputs@plt+0x2f2dc>
   406a8:	add	r0, r0, #1
   406ac:	cmp	r0, r8
   406b0:	blt	40660 <fputs@plt+0x2f2ac>
   406b4:	cmp	r8, #1
   406b8:	blt	40cf8 <fputs@plt+0x2f944>
   406bc:	mov	r7, #0
   406c0:	mvn	r9, #0
   406c4:	cmp	r8, #1
   406c8:	mov	r6, #0
   406cc:	beq	406f4 <fputs@plt+0x2f340>
   406d0:	mov	r6, #0
   406d4:	mov	r0, #1
   406d8:	ldr	r1, [r5, r6, lsl #2]
   406dc:	ldr	r2, [r5, r0, lsl #2]
   406e0:	cmp	r2, r1
   406e4:	movcc	r6, r0
   406e8:	add	r0, r0, #1
   406ec:	cmp	r8, r0
   406f0:	bne	406d8 <fputs@plt+0x2f324>
   406f4:	ldr	r4, [r5, r6, lsl #2]
   406f8:	str	r9, [r5, r6, lsl #2]
   406fc:	cmp	r6, r7
   40700:	beq	4074c <fputs@plt+0x2f398>
   40704:	ble	4072c <fputs@plt+0x2f378>
   40708:	sub	r0, fp, #68	; 0x44
   4070c:	ldr	r0, [r0, r6, lsl #2]
   40710:	ldr	r0, [r0, #72]	; 0x48
   40714:	ldr	r1, [sp, #76]	; 0x4c
   40718:	ldr	r1, [r1, #44]	; 0x2c
   4071c:	add	r1, r6, r1
   40720:	add	r1, r1, #1
   40724:	mov	r2, #0
   40728:	bl	40f18 <fputs@plt+0x2fb64>
   4072c:	add	r0, sl, r6, lsl #1
   40730:	ldrh	r2, [r0]
   40734:	sub	r0, fp, #68	; 0x44
   40738:	ldr	r6, [r0, r7, lsl #2]
   4073c:	ldr	r0, [r6, #72]	; 0x48
   40740:	mov	r1, r4
   40744:	bl	40f18 <fputs@plt+0x2fb64>
   40748:	str	r4, [r6, #84]	; 0x54
   4074c:	add	r7, r7, #1
   40750:	cmp	r7, r8
   40754:	bne	406c4 <fputs@plt+0x2f310>
   40758:	str	r4, [fp, #-140]	; 0xffffff74
   4075c:	ldr	sl, [sp, #56]	; 0x38
   40760:	ldr	r9, [sp, #76]	; 0x4c
   40764:	b	4076c <fputs@plt+0x2f3b8>
   40768:	mov	r8, #0
   4076c:	sub	r0, r8, #1
   40770:	sub	r5, fp, #68	; 0x44
   40774:	str	r0, [sp, #32]
   40778:	ldr	r4, [r5, r0, lsl #2]
   4077c:	ldr	r1, [r4, #84]	; 0x54
   40780:	ldr	r0, [sp, #24]
   40784:	bl	25704 <fputs@plt+0x14350>
   40788:	ldr	r0, [sp, #64]	; 0x40
   4078c:	tst	r0, #8
   40790:	ldr	r0, [sp, #16]
   40794:	bne	407c0 <fputs@plt+0x2f40c>
   40798:	cmp	r0, r8
   4079c:	beq	407c0 <fputs@plt+0x2f40c>
   407a0:	cmp	r8, r0
   407a4:	sub	r0, fp, #48	; 0x30
   407a8:	movgt	r0, r5
   407ac:	ldr	r0, [r0, sl, lsl #2]
   407b0:	ldr	r0, [r0, #56]	; 0x38
   407b4:	ldr	r0, [r0, #8]
   407b8:	ldr	r1, [r4, #56]	; 0x38
   407bc:	str	r0, [r1, #8]
   407c0:	ldrb	r0, [r9, #17]
   407c4:	cmp	r0, #0
   407c8:	beq	40958 <fputs@plt+0x2f5a4>
   407cc:	ldr	r0, [sp, #104]	; 0x68
   407d0:	cmp	r0, #1
   407d4:	blt	40958 <fputs@plt+0x2f5a4>
   407d8:	ldr	r0, [sp, #12]
   407dc:	ldr	r0, [r0]
   407e0:	str	r0, [sp, #16]
   407e4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   407e8:	ldrh	r0, [r2, #18]
   407ec:	ldrb	r1, [r2, #1]
   407f0:	add	r3, r1, r0
   407f4:	str	r2, [sp, #64]	; 0x40
   407f8:	ldr	r2, [r2, #56]	; 0x38
   407fc:	ldr	r0, [sp, #68]	; 0x44
   40800:	clz	r0, r0
   40804:	lsr	r0, r0, #5
   40808:	str	r0, [sp, #24]
   4080c:	mov	r4, #0
   40810:	mov	r7, #0
   40814:	mov	r6, #0
   40818:	ldr	r0, [sp, #112]	; 0x70
   4081c:	ldr	r5, [r0, r4, lsl #2]
   40820:	cmp	r4, r3
   40824:	bne	40860 <fputs@plt+0x2f4ac>
   40828:	add	r7, r7, #1
   4082c:	sub	r0, fp, #48	; 0x30
   40830:	add	r0, r0, r7, lsl #2
   40834:	cmp	r7, r8
   40838:	sub	r1, fp, #68	; 0x44
   4083c:	addlt	r0, r1, r7, lsl #2
   40840:	ldr	r0, [r0]
   40844:	ldrh	r1, [r0, #18]
   40848:	ldr	r2, [sp, #24]
   4084c:	add	r2, r3, r2
   40850:	add	r1, r2, r1
   40854:	ldrb	r2, [r0, #1]
   40858:	add	r3, r1, r2
   4085c:	ldr	r2, [r0, #56]	; 0x38
   40860:	sub	r0, fp, #96	; 0x60
   40864:	ldr	r0, [r0, r6, lsl #2]
   40868:	cmp	r4, r0
   4086c:	bne	4088c <fputs@plt+0x2f4d8>
   40870:	add	r6, r6, #1
   40874:	sub	r0, fp, #68	; 0x44
   40878:	ldr	r0, [r0, r6, lsl #2]
   4087c:	str	r0, [sp, #64]	; 0x40
   40880:	ldr	r0, [sp, #68]	; 0x44
   40884:	cmp	r0, #0
   40888:	beq	40948 <fputs@plt+0x2f594>
   4088c:	cmp	r7, r8
   40890:	bge	408c4 <fputs@plt+0x2f510>
   40894:	ldr	r0, [sp, #16]
   40898:	add	r0, r2, r0
   4089c:	cmp	r5, r0
   408a0:	bcs	408c4 <fputs@plt+0x2f510>
   408a4:	cmp	r5, r2
   408a8:	bcc	408c4 <fputs@plt+0x2f510>
   408ac:	add	r0, sp, #152	; 0x98
   408b0:	ldr	r0, [r0, r7, lsl #2]
   408b4:	ldr	r1, [sp, #64]	; 0x40
   408b8:	ldr	r1, [r1, #84]	; 0x54
   408bc:	cmp	r1, r0
   408c0:	beq	40948 <fputs@plt+0x2f594>
   408c4:	str	r6, [sp, #60]	; 0x3c
   408c8:	mov	r6, r3
   408cc:	str	r2, [sp, #48]	; 0x30
   408d0:	ldr	r0, [sp, #20]
   408d4:	cmp	r0, #0
   408d8:	bne	40904 <fputs@plt+0x2f550>
   408dc:	mov	r0, r5
   408e0:	bl	244dc <fputs@plt+0x13128>
   408e4:	mov	r1, r0
   408e8:	ldr	r0, [sp, #64]	; 0x40
   408ec:	ldr	r3, [r0, #84]	; 0x54
   408f0:	sub	r0, fp, #36	; 0x24
   408f4:	str	r0, [sp]
   408f8:	mov	r0, r9
   408fc:	mov	r2, #5
   40900:	bl	2edac <fputs@plt+0x1d9f8>
   40904:	add	r0, sp, #104	; 0x68
   40908:	mov	r1, r4
   4090c:	bl	40efc <fputs@plt+0x2fb48>
   40910:	ldr	r1, [sp, #64]	; 0x40
   40914:	ldrh	r1, [r1, #12]
   40918:	cmp	r0, r1
   4091c:	bls	40930 <fputs@plt+0x2f57c>
   40920:	ldr	r0, [sp, #64]	; 0x40
   40924:	mov	r1, r5
   40928:	sub	r2, fp, #36	; 0x24
   4092c:	bl	2f1a0 <fputs@plt+0x1ddec>
   40930:	ldr	r0, [fp, #-36]	; 0xffffffdc
   40934:	cmp	r0, #0
   40938:	ldr	r2, [sp, #48]	; 0x30
   4093c:	mov	r3, r6
   40940:	ldr	r6, [sp, #60]	; 0x3c
   40944:	bne	40c28 <fputs@plt+0x2f874>
   40948:	add	r4, r4, #1
   4094c:	ldr	r0, [sp, #104]	; 0x68
   40950:	cmp	r4, r0
   40954:	blt	40818 <fputs@plt+0x2f464>
   40958:	cmp	r8, #2
   4095c:	blt	40a74 <fputs@plt+0x2f6c0>
   40960:	mov	r5, #0
   40964:	mov	r7, #0
   40968:	ldr	r0, [sp, #52]	; 0x34
   4096c:	add	r9, r0, r7
   40970:	sub	r0, fp, #96	; 0x60
   40974:	ldr	r0, [r0, r5, lsl #2]
   40978:	ldr	r1, [sp, #112]	; 0x70
   4097c:	ldr	r3, [sp, #116]	; 0x74
   40980:	ldr	r2, [r1, r0, lsl #2]
   40984:	add	r3, r3, r0, lsl #1
   40988:	ldrh	r6, [r3]
   4098c:	ldr	r3, [sp, #40]	; 0x28
   40990:	add	ip, r3, r6
   40994:	sub	r3, fp, #68	; 0x44
   40998:	ldr	r4, [r3, r5, lsl #2]
   4099c:	ldrb	r3, [r4, #4]
   409a0:	cmp	r3, #0
   409a4:	beq	409ec <fputs@plt+0x2f638>
   409a8:	ldr	r3, [sp, #68]	; 0x44
   409ac:	cmp	r3, #0
   409b0:	beq	409fc <fputs@plt+0x2f648>
   409b4:	add	r0, r1, r0, lsl #2
   409b8:	ldr	r1, [r0, #-4]
   409bc:	ldr	r3, [r4, #80]	; 0x50
   409c0:	mov	r0, r4
   409c4:	add	r2, sp, #80	; 0x50
   409c8:	blx	r3
   409cc:	ldr	r2, [sp, #80]	; 0x50
   409d0:	ldr	r3, [sp, #84]	; 0x54
   409d4:	add	r0, r9, #4
   409d8:	bl	39494 <fputs@plt+0x280e0>
   409dc:	add	r6, r0, #4
   409e0:	mov	r2, r9
   409e4:	mov	r9, #0
   409e8:	b	40a2c <fputs@plt+0x2f678>
   409ec:	ldr	r0, [r2]
   409f0:	ldr	r1, [r4, #56]	; 0x38
   409f4:	str	r0, [r1, #8]
   409f8:	b	40a28 <fputs@plt+0x2f674>
   409fc:	sub	r2, r2, #4
   40a00:	cmp	r6, #4
   40a04:	bne	40a28 <fputs@plt+0x2f674>
   40a08:	ldr	r0, [sp, #28]
   40a0c:	ldr	r3, [r0, #76]	; 0x4c
   40a10:	mov	r1, r2
   40a14:	mov	r6, r2
   40a18:	blx	r3
   40a1c:	mov	r2, r6
   40a20:	mov	r6, r0
   40a24:	b	40a2c <fputs@plt+0x2f678>
   40a28:	mov	r6, ip
   40a2c:	ldr	r0, [r4, #84]	; 0x54
   40a30:	str	r9, [sp]
   40a34:	str	r0, [sp, #4]
   40a38:	sub	r0, fp, #36	; 0x24
   40a3c:	str	r0, [sp, #8]
   40a40:	ldr	r0, [sp, #72]	; 0x48
   40a44:	add	r1, r0, r5
   40a48:	ldr	r0, [sp, #28]
   40a4c:	mov	r3, r6
   40a50:	bl	3e96c <fputs@plt+0x2d5b8>
   40a54:	ldr	r0, [fp, #-36]	; 0xffffffdc
   40a58:	cmp	r0, #0
   40a5c:	bne	40c28 <fputs@plt+0x2f874>
   40a60:	add	r7, r6, r7
   40a64:	add	r5, r5, #1
   40a68:	ldr	r0, [sp, #32]
   40a6c:	cmp	r5, r0
   40a70:	blt	40968 <fputs@plt+0x2f5b4>
   40a74:	rsb	r5, r8, #1
   40a78:	cmp	r5, r8
   40a7c:	ldr	r9, [sp, #32]
   40a80:	bge	40b8c <fputs@plt+0x2f7d8>
   40a84:	ldr	r0, [sp, #68]	; 0x44
   40a88:	clz	r0, r0
   40a8c:	lsr	r3, r0, #5
   40a90:	ldr	r0, [fp, #-96]	; 0xffffffa0
   40a94:	str	r0, [sp, #68]	; 0x44
   40a98:	sub	sl, fp, #148	; 0x94
   40a9c:	str	r3, [sp, #72]	; 0x48
   40aa0:	cmp	r5, #0
   40aa4:	mov	r6, r5
   40aa8:	movlt	r6, r9
   40aac:	ldrb	r7, [sl, r6]
   40ab0:	cmp	r7, #0
   40ab4:	bne	40b7c <fputs@plt+0x2f7c8>
   40ab8:	cmn	r5, #1
   40abc:	bgt	40ae0 <fputs@plt+0x2f72c>
   40ac0:	mvn	r0, #3
   40ac4:	add	r0, r0, r6, lsl #2
   40ac8:	sub	r1, fp, #96	; 0x60
   40acc:	ldr	r1, [r1, r0]
   40ad0:	sub	r4, fp, #116	; 0x74
   40ad4:	ldr	r0, [r4, r0]
   40ad8:	cmp	r0, r1
   40adc:	blt	40b7c <fputs@plt+0x2f7c8>
   40ae0:	cmp	r6, #0
   40ae4:	beq	40afc <fputs@plt+0x2f748>
   40ae8:	ldr	r0, [sp, #56]	; 0x38
   40aec:	cmp	r6, r0
   40af0:	ble	40b0c <fputs@plt+0x2f758>
   40af4:	ldr	r1, [sp, #104]	; 0x68
   40af8:	b	40b1c <fputs@plt+0x2f768>
   40afc:	mov	r2, #0
   40b00:	mov	r1, #0
   40b04:	ldr	r3, [sp, #68]	; 0x44
   40b08:	b	40b38 <fputs@plt+0x2f784>
   40b0c:	sub	r0, fp, #116	; 0x74
   40b10:	add	r0, r0, r6, lsl #2
   40b14:	ldr	r0, [r0, #-4]
   40b18:	add	r1, r0, r3
   40b1c:	sub	r0, fp, #96	; 0x60
   40b20:	mov	r2, r0
   40b24:	ldr	r0, [r0, r6, lsl #2]
   40b28:	add	r2, r2, r6, lsl #2
   40b2c:	ldr	r2, [r2, #-4]
   40b30:	add	r2, r2, r3
   40b34:	sub	r3, r0, r2
   40b38:	sub	r0, fp, #68	; 0x44
   40b3c:	ldr	r4, [r0, r6, lsl #2]
   40b40:	add	r0, sp, #104	; 0x68
   40b44:	str	r0, [sp]
   40b48:	mov	r0, r4
   40b4c:	bl	40f20 <fputs@plt+0x2fb6c>
   40b50:	str	r0, [fp, #-36]	; 0xffffffdc
   40b54:	cmp	r0, #0
   40b58:	bne	403f8 <fputs@plt+0x2f044>
   40b5c:	add	r0, r7, #1
   40b60:	strb	r0, [sl, r6]
   40b64:	sub	r0, fp, #136	; 0x88
   40b68:	ldr	r0, [r0, r6, lsl #2]
   40b6c:	ldr	r1, [sp, #44]	; 0x2c
   40b70:	sub	r0, r1, r0
   40b74:	strh	r0, [r4, #16]
   40b78:	ldr	r3, [sp, #72]	; 0x48
   40b7c:	sub	r9, r9, #1
   40b80:	add	r5, r5, #1
   40b84:	cmp	r5, r8
   40b88:	blt	40aa0 <fputs@plt+0x2f6ec>
   40b8c:	ldr	r0, [sp, #36]	; 0x24
   40b90:	cmp	r0, #0
   40b94:	ldr	r5, [sp, #28]
   40b98:	beq	40bbc <fputs@plt+0x2f808>
   40b9c:	ldrh	r0, [r5, #18]
   40ba0:	cmp	r0, #0
   40ba4:	bne	40bbc <fputs@plt+0x2f808>
   40ba8:	ldrb	r0, [r5, #5]
   40bac:	ldr	r4, [fp, #-68]	; 0xffffffbc
   40bb0:	ldrh	r1, [r4, #16]
   40bb4:	cmp	r0, r1
   40bb8:	bls	40c6c <fputs@plt+0x2f8b8>
   40bbc:	ldr	r4, [sp, #76]	; 0x4c
   40bc0:	ldrb	r0, [r4, #17]
   40bc4:	cmp	r0, #0
   40bc8:	ldr	sl, [sp, #56]	; 0x38
   40bcc:	sub	r7, fp, #48	; 0x30
   40bd0:	sub	r9, fp, #68	; 0x44
   40bd4:	beq	40ca0 <fputs@plt+0x2f8ec>
   40bd8:	ldr	r0, [sp, #20]
   40bdc:	cmp	r0, #0
   40be0:	bne	40ca0 <fputs@plt+0x2f8ec>
   40be4:	cmp	r8, #1
   40be8:	blt	40ca0 <fputs@plt+0x2f8ec>
   40bec:	mov	r5, r8
   40bf0:	ldr	r6, [r9], #4
   40bf4:	ldr	r0, [r6, #56]	; 0x38
   40bf8:	add	r0, r0, #8
   40bfc:	bl	244dc <fputs@plt+0x13128>
   40c00:	mov	r1, r0
   40c04:	ldr	r3, [r6, #84]	; 0x54
   40c08:	sub	r0, fp, #36	; 0x24
   40c0c:	str	r0, [sp]
   40c10:	mov	r0, r4
   40c14:	mov	r2, #5
   40c18:	bl	2edac <fputs@plt+0x1d9f8>
   40c1c:	subs	r5, r5, #1
   40c20:	bne	40bf0 <fputs@plt+0x2f83c>
   40c24:	b	40ca0 <fputs@plt+0x2f8ec>
   40c28:	sub	r7, fp, #48	; 0x30
   40c2c:	b	3fbe8 <fputs@plt+0x2e834>
   40c30:	movw	r0, #63081	; 0xf669
   40c34:	bl	27378 <fputs@plt+0x15fc4>
   40c38:	str	r0, [fp, #-36]	; 0xffffffdc
   40c3c:	mov	r8, #0
   40c40:	b	3fbe8 <fputs@plt+0x2e834>
   40c44:	movw	r0, #63242	; 0xf70a
   40c48:	bl	27378 <fputs@plt+0x15fc4>
   40c4c:	str	r0, [fp, #-36]	; 0xffffffdc
   40c50:	b	403f8 <fputs@plt+0x2f044>
   40c54:	movw	r0, #63093	; 0xf675
   40c58:	bl	27378 <fputs@plt+0x15fc4>
   40c5c:	str	r0, [fp, #-36]	; 0xffffffdc
   40c60:	mov	r8, #0
   40c64:	ldr	sl, [sp, #56]	; 0x38
   40c68:	b	3fbe8 <fputs@plt+0x2e834>
   40c6c:	mov	r0, r4
   40c70:	bl	3f5bc <fputs@plt+0x2e208>
   40c74:	str	r0, [fp, #-36]	; 0xffffffdc
   40c78:	mov	r1, r5
   40c7c:	sub	r6, fp, #36	; 0x24
   40c80:	mov	r0, r4
   40c84:	mov	r2, r6
   40c88:	bl	40d00 <fputs@plt+0x2f94c>
   40c8c:	mov	r0, r4
   40c90:	mov	r1, r6
   40c94:	bl	411c8 <fputs@plt+0x2fe14>
   40c98:	ldr	sl, [sp, #56]	; 0x38
   40c9c:	sub	r7, fp, #48	; 0x30
   40ca0:	cmp	r8, sl
   40ca4:	bgt	3fbe8 <fputs@plt+0x2e834>
   40ca8:	sub	r4, fp, #36	; 0x24
   40cac:	mov	r5, r8
   40cb0:	sub	r6, fp, #48	; 0x30
   40cb4:	ldr	r0, [r6, r5, lsl #2]
   40cb8:	mov	r1, r4
   40cbc:	bl	411c8 <fputs@plt+0x2fe14>
   40cc0:	add	r0, r5, #1
   40cc4:	cmp	r5, sl
   40cc8:	mov	r5, r0
   40ccc:	blt	40cb4 <fputs@plt+0x2f900>
   40cd0:	b	3fbe8 <fputs@plt+0x2e834>
   40cd4:	add	r2, r9, #1
   40cd8:	ldr	r9, [sp, #76]	; 0x4c
   40cdc:	b	40408 <fputs@plt+0x2f054>
   40ce0:	movw	r0, #63126	; 0xf696
   40ce4:	bl	27378 <fputs@plt+0x15fc4>
   40ce8:	str	r0, [fp, #-36]	; 0xffffffdc
   40cec:	mov	r8, #0
   40cf0:	sub	r7, fp, #48	; 0x30
   40cf4:	b	3fbe8 <fputs@plt+0x2e834>
   40cf8:	ldr	sl, [sp, #56]	; 0x38
   40cfc:	b	4076c <fputs@plt+0x2f3b8>
   40d00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40d04:	add	fp, sp, #28
   40d08:	sub	sp, sp, #4
   40d0c:	mov	r6, r0
   40d10:	ldr	r0, [r2]
   40d14:	cmp	r0, #0
   40d18:	bne	40dac <fputs@plt+0x2f9f8>
   40d1c:	mov	r8, r2
   40d20:	mov	r5, r1
   40d24:	ldrb	r0, [r6, #5]
   40d28:	ldr	r1, [r6, #56]	; 0x38
   40d2c:	add	r7, r1, r0
   40d30:	ldrb	r0, [r7, #5]
   40d34:	ldrb	r2, [r7, #6]
   40d38:	orr	r2, r2, r0, lsl #8
   40d3c:	ldr	r4, [r5, #56]	; 0x38
   40d40:	ldr	sl, [r5, #84]	; 0x54
   40d44:	add	r0, r4, r2
   40d48:	add	r1, r1, r2
   40d4c:	ldr	r9, [r6, #52]	; 0x34
   40d50:	ldr	r3, [r9, #36]	; 0x24
   40d54:	sub	r2, r3, r2
   40d58:	bl	1121c <memcpy@plt>
   40d5c:	cmp	sl, #1
   40d60:	addeq	r4, r4, #100	; 0x64
   40d64:	ldrh	r0, [r6, #18]
   40d68:	ldrh	r1, [r6, #14]
   40d6c:	add	r2, r1, r0, lsl #1
   40d70:	mov	r0, r4
   40d74:	mov	r1, r7
   40d78:	bl	1121c <memcpy@plt>
   40d7c:	mov	r0, #0
   40d80:	strb	r0, [r5]
   40d84:	mov	r0, r5
   40d88:	bl	27b6c <fputs@plt+0x167b8>
   40d8c:	cmp	r0, #0
   40d90:	bne	40da8 <fputs@plt+0x2f9f4>
   40d94:	ldrb	r0, [r9, #17]
   40d98:	cmp	r0, #0
   40d9c:	beq	40dac <fputs@plt+0x2f9f8>
   40da0:	mov	r0, r5
   40da4:	bl	2ecac <fputs@plt+0x1d8f8>
   40da8:	str	r0, [r8]
   40dac:	sub	sp, fp, #28
   40db0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40db4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40db8:	add	fp, sp, #28
   40dbc:	sub	sp, sp, #20
   40dc0:	mov	r6, r3
   40dc4:	str	r2, [sp, #16]
   40dc8:	mov	r8, r1
   40dcc:	ldrb	r2, [r0, #5]
   40dd0:	ldr	r1, [r0, #52]	; 0x34
   40dd4:	ldr	sl, [r0, #56]	; 0x38
   40dd8:	add	r7, sl, r2
   40ddc:	str	r0, [sp, #4]
   40de0:	ldr	r0, [r0, #64]	; 0x40
   40de4:	str	r0, [sp, #12]
   40de8:	ldr	r0, [r1]
   40dec:	ldr	r5, [r1, #36]	; 0x24
   40df0:	bl	3f7a0 <fputs@plt+0x2e3ec>
   40df4:	mov	r4, r0
   40df8:	mov	r1, r7
   40dfc:	ldrb	r0, [r1, #5]!
   40e00:	str	r1, [sp]
   40e04:	ldrb	r1, [r1, #1]
   40e08:	orr	r2, r1, r0, lsl #8
   40e0c:	add	r0, r4, r2
   40e10:	add	r1, sl, r2
   40e14:	sub	r2, r5, r2
   40e18:	bl	1121c <memcpy@plt>
   40e1c:	add	r9, sl, r5
   40e20:	mov	r0, r8
   40e24:	cmp	r8, #1
   40e28:	str	r7, [sp, #8]
   40e2c:	blt	40e9c <fputs@plt+0x2fae8>
   40e30:	mov	r5, #0
   40e34:	mov	r7, r9
   40e38:	ldr	r0, [sp, #16]
   40e3c:	ldr	r0, [r0, r5, lsl #2]
   40e40:	ldrh	r1, [r6]
   40e44:	sub	r7, r7, r1
   40e48:	sub	r1, r7, sl
   40e4c:	lsr	r2, r1, #8
   40e50:	ldr	r3, [sp, #12]
   40e54:	strb	r2, [r3, r5, lsl #1]!
   40e58:	strb	r1, [r3, #1]
   40e5c:	add	r1, r3, #2
   40e60:	cmp	r7, r1
   40e64:	bcc	40eec <fputs@plt+0x2fb38>
   40e68:	sub	r2, r0, sl
   40e6c:	cmp	r0, r9
   40e70:	mov	r1, r0
   40e74:	addcc	r1, r4, r2
   40e78:	cmp	r0, sl
   40e7c:	movcc	r1, r0
   40e80:	ldrh	r2, [r6], #2
   40e84:	mov	r0, r7
   40e88:	bl	1121c <memcpy@plt>
   40e8c:	add	r5, r5, #1
   40e90:	cmp	r5, r8
   40e94:	blt	40e38 <fputs@plt+0x2fa84>
   40e98:	b	40ea0 <fputs@plt+0x2faec>
   40e9c:	mov	r7, r9
   40ea0:	mov	r0, #0
   40ea4:	ldr	r3, [sp, #4]
   40ea8:	strb	r0, [r3, #1]
   40eac:	strh	r8, [r3, #18]
   40eb0:	ldr	r2, [sp, #8]
   40eb4:	strh	r0, [r2, #1]
   40eb8:	ldrb	r1, [r3, #19]
   40ebc:	strb	r1, [r2, #3]
   40ec0:	ldrb	r1, [r3, #18]
   40ec4:	strb	r1, [r2, #4]
   40ec8:	sub	r1, r7, sl
   40ecc:	ldr	r3, [sp]
   40ed0:	strb	r1, [r3, #1]
   40ed4:	lsr	r1, r1, #8
   40ed8:	strb	r1, [r3]
   40edc:	strb	r0, [r2, #7]
   40ee0:	mov	r0, #0
   40ee4:	sub	sp, fp, #28
   40ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40eec:	movw	r0, #62287	; 0xf34f
   40ef0:	sub	sp, fp, #28
   40ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40ef8:	b	27378 <fputs@plt+0x15fc4>
   40efc:	ldr	r2, [r0, #12]
   40f00:	add	r2, r2, r1, lsl #1
   40f04:	ldrh	r2, [r2]
   40f08:	cmp	r2, #0
   40f0c:	movne	r0, r2
   40f10:	bxne	lr
   40f14:	b	411f8 <fputs@plt+0x2fe44>
   40f18:	strh	r2, [r0, #24]
   40f1c:	b	2f03c <fputs@plt+0x1dc88>
   40f20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40f24:	add	fp, sp, #28
   40f28:	sub	sp, sp, #44	; 0x2c
   40f2c:	mov	r5, r0
   40f30:	str	r3, [sp, #36]	; 0x24
   40f34:	add	sl, r3, r2
   40f38:	ldr	r6, [r0, #64]	; 0x40
   40f3c:	ldrb	r4, [r0, #5]
   40f40:	ldr	r7, [r0, #56]	; 0x38
   40f44:	ldrh	r8, [r0, #18]
   40f48:	ldrb	r0, [r0, #1]
   40f4c:	add	r3, r8, r1
   40f50:	add	ip, r3, r0
   40f54:	ldr	r3, [fp, #8]
   40f58:	cmp	r1, r2
   40f5c:	str	r1, [sp, #28]
   40f60:	str	r2, [sp, #24]
   40f64:	bge	40f9c <fputs@plt+0x2fbe8>
   40f68:	sub	r2, r2, r1
   40f6c:	mov	r0, r5
   40f70:	str	r6, [sp, #32]
   40f74:	mov	r6, ip
   40f78:	bl	4122c <fputs@plt+0x2fe78>
   40f7c:	mov	r9, r0
   40f80:	ldr	r0, [r5, #64]	; 0x40
   40f84:	add	r1, r0, r9, lsl #1
   40f88:	lsl	r2, r8, #1
   40f8c:	bl	112f4 <memmove@plt>
   40f90:	mov	ip, r6
   40f94:	ldr	r6, [sp, #32]
   40f98:	sub	r8, r8, r9
   40f9c:	ldr	r0, [sp, #36]	; 0x24
   40fa0:	add	r0, r6, r0, lsl #1
   40fa4:	str	r0, [sp, #32]
   40fa8:	cmp	ip, sl
   40fac:	ble	40fc8 <fputs@plt+0x2fc14>
   40fb0:	sub	r2, ip, sl
   40fb4:	mov	r0, r5
   40fb8:	mov	r1, sl
   40fbc:	ldr	r3, [fp, #8]
   40fc0:	bl	4122c <fputs@plt+0x2fe78>
   40fc4:	sub	r8, r8, r0
   40fc8:	ldr	r2, [sp, #28]
   40fcc:	ldr	r6, [sp, #24]
   40fd0:	add	r1, r7, r4
   40fd4:	str	r1, [sp, #12]
   40fd8:	ldrb	r0, [r1, #5]!
   40fdc:	str	r1, [sp, #16]
   40fe0:	ldrb	r1, [r1, #1]
   40fe4:	orr	r0, r1, r0, lsl #8
   40fe8:	sub	r0, r0, #1
   40fec:	str	r7, [sp, #20]
   40ff0:	uxtah	r0, r7, r0
   40ff4:	add	r0, r0, #1
   40ff8:	str	r0, [fp, #-32]	; 0xffffffe0
   40ffc:	ldr	r1, [sp, #32]
   41000:	cmp	r0, r1
   41004:	bcc	41144 <fputs@plt+0x2fd90>
   41008:	cmp	r6, r2
   4100c:	bge	41068 <fputs@plt+0x2fcb4>
   41010:	sub	r4, r2, r6
   41014:	ldr	r0, [sp, #36]	; 0x24
   41018:	cmp	r4, r0
   4101c:	movgt	r4, r0
   41020:	ldr	r9, [r5, #64]	; 0x40
   41024:	add	r0, r9, r4, lsl #1
   41028:	lsl	r2, r8, #1
   4102c:	mov	r1, r9
   41030:	bl	112f4 <memmove@plt>
   41034:	str	r6, [sp]
   41038:	str	r4, [sp, #4]
   4103c:	ldr	r0, [fp, #8]
   41040:	str	r0, [sp, #8]
   41044:	sub	r2, fp, #32
   41048:	mov	r0, r5
   4104c:	ldr	r1, [sp, #32]
   41050:	mov	r3, r9
   41054:	bl	41358 <fputs@plt+0x2ffa4>
   41058:	ldr	r2, [sp, #28]
   4105c:	cmp	r0, #0
   41060:	bne	41144 <fputs@plt+0x2fd90>
   41064:	add	r8, r8, r4
   41068:	ldrb	r0, [r5, #1]
   4106c:	cmp	r0, #0
   41070:	beq	41108 <fputs@plt+0x2fd54>
   41074:	mov	r9, #0
   41078:	mov	sl, #22
   4107c:	add	r0, r5, sl
   41080:	ldrh	r0, [r0]
   41084:	add	r7, r0, r2
   41088:	sub	r0, r7, r6
   4108c:	cmp	r0, #0
   41090:	blt	410f4 <fputs@plt+0x2fd40>
   41094:	ldr	r1, [sp, #36]	; 0x24
   41098:	cmp	r0, r1
   4109c:	bge	410f4 <fputs@plt+0x2fd40>
   410a0:	sub	r1, r8, r0
   410a4:	lsl	r2, r1, #1
   410a8:	ldr	r1, [r5, #64]	; 0x40
   410ac:	add	r4, r1, r0, lsl #1
   410b0:	add	r0, r4, #2
   410b4:	mov	r1, r4
   410b8:	bl	112f4 <memmove@plt>
   410bc:	str	r7, [sp]
   410c0:	mov	r0, #1
   410c4:	str	r0, [sp, #4]
   410c8:	ldr	r0, [fp, #8]
   410cc:	str	r0, [sp, #8]
   410d0:	mov	r0, r5
   410d4:	ldr	r1, [sp, #32]
   410d8:	sub	r2, fp, #32
   410dc:	mov	r3, r4
   410e0:	bl	41358 <fputs@plt+0x2ffa4>
   410e4:	ldr	r2, [sp, #28]
   410e8:	cmp	r0, #0
   410ec:	bne	41144 <fputs@plt+0x2fd90>
   410f0:	add	r8, r8, #1
   410f4:	add	sl, sl, #2
   410f8:	add	r9, r9, #1
   410fc:	ldrb	r0, [r5, #1]
   41100:	cmp	r9, r0
   41104:	bcc	4107c <fputs@plt+0x2fcc8>
   41108:	ldr	r0, [r5, #64]	; 0x40
   4110c:	ldr	r1, [sp, #36]	; 0x24
   41110:	sub	r1, r1, r8
   41114:	add	r2, r8, r6
   41118:	str	r2, [sp]
   4111c:	str	r1, [sp, #4]
   41120:	ldr	r1, [fp, #8]
   41124:	str	r1, [sp, #8]
   41128:	add	r3, r0, r8, lsl #1
   4112c:	sub	r2, fp, #32
   41130:	mov	r0, r5
   41134:	ldr	r1, [sp, #32]
   41138:	bl	41358 <fputs@plt+0x2ffa4>
   4113c:	cmp	r0, #0
   41140:	beq	41180 <fputs@plt+0x2fdcc>
   41144:	ldr	r7, [fp, #8]
   41148:	mov	r0, r7
   4114c:	mov	r1, r6
   41150:	ldr	r4, [sp, #36]	; 0x24
   41154:	mov	r2, r4
   41158:	bl	4144c <fputs@plt+0x30098>
   4115c:	ldr	r0, [r7, #8]
   41160:	ldr	r1, [r7, #12]
   41164:	add	r2, r0, r6, lsl #2
   41168:	add	r3, r1, r6, lsl #1
   4116c:	mov	r0, r5
   41170:	mov	r1, r4
   41174:	bl	40db4 <fputs@plt+0x2fa00>
   41178:	sub	sp, fp, #28
   4117c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41180:	mov	r0, #0
   41184:	strb	r0, [r5, #1]
   41188:	ldr	r1, [sp, #36]	; 0x24
   4118c:	strh	r1, [r5, #18]
   41190:	lsr	r1, r1, #8
   41194:	ldr	r2, [sp, #12]
   41198:	strb	r1, [r2, #3]
   4119c:	ldrb	r1, [r5, #18]
   411a0:	strb	r1, [r2, #4]
   411a4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   411a8:	ldr	r2, [sp, #20]
   411ac:	sub	r1, r1, r2
   411b0:	ldr	r2, [sp, #16]
   411b4:	strb	r1, [r2, #1]
   411b8:	lsr	r1, r1, #8
   411bc:	strb	r1, [r2]
   411c0:	sub	sp, fp, #28
   411c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   411c8:	push	{r4, sl, fp, lr}
   411cc:	add	fp, sp, #8
   411d0:	mov	r4, r1
   411d4:	mov	r1, r0
   411d8:	ldr	r0, [r4]
   411dc:	cmp	r0, #0
   411e0:	popne	{r4, sl, fp, pc}
   411e4:	ldr	r0, [r1, #52]	; 0x34
   411e8:	ldr	r2, [r1, #84]	; 0x54
   411ec:	bl	3ed4c <fputs@plt+0x2d998>
   411f0:	str	r0, [r4]
   411f4:	pop	{r4, sl, fp, pc}
   411f8:	push	{r4, r5, fp, lr}
   411fc:	add	fp, sp, #8
   41200:	mov	r4, r1
   41204:	mov	r5, r0
   41208:	ldr	r0, [r0, #4]
   4120c:	ldr	r1, [r5, #8]
   41210:	ldr	r1, [r1, r4, lsl #2]
   41214:	ldr	r2, [r0, #76]	; 0x4c
   41218:	blx	r2
   4121c:	ldr	r1, [r5, #12]
   41220:	add	r1, r1, r4, lsl #1
   41224:	strh	r0, [r1]
   41228:	pop	{r4, r5, fp, pc}
   4122c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41230:	add	fp, sp, #28
   41234:	sub	sp, sp, #20
   41238:	str	r0, [sp, #12]
   4123c:	cmp	r2, #1
   41240:	blt	41348 <fputs@plt+0x2ff94>
   41244:	mov	r7, r1
   41248:	add	ip, r2, r1
   4124c:	ldr	r0, [sp, #12]
   41250:	ldr	r1, [r0, #52]	; 0x34
   41254:	ldr	r6, [r0, #56]	; 0x38
   41258:	ldr	r1, [r1, #36]	; 0x24
   4125c:	add	lr, r6, r1
   41260:	ldrb	r2, [r0, #5]
   41264:	ldrb	r1, [r0, #6]
   41268:	add	r1, r2, r1
   4126c:	str	r6, [sp, #8]
   41270:	add	r1, r6, r1
   41274:	add	r4, r1, #8
   41278:	lsl	r9, r7, #1
   4127c:	mov	r6, #0
   41280:	mov	r0, #0
   41284:	mov	r1, #0
   41288:	str	r3, [sp, #4]
   4128c:	str	lr, [sp]
   41290:	ldr	r2, [r3, #8]
   41294:	ldr	sl, [r2, r9, lsl #1]
   41298:	cmp	sl, r4
   4129c:	bcc	41314 <fputs@plt+0x2ff60>
   412a0:	cmp	sl, lr
   412a4:	bcs	41314 <fputs@plt+0x2ff60>
   412a8:	ldr	r2, [r3, #12]
   412ac:	add	r2, r2, r9
   412b0:	ldrh	r5, [r2]
   412b4:	add	r8, sl, r5
   412b8:	cmp	r1, r8
   412bc:	beq	41304 <fputs@plt+0x2ff50>
   412c0:	cmp	r1, #0
   412c4:	beq	412f8 <fputs@plt+0x2ff44>
   412c8:	ldr	r2, [sp, #8]
   412cc:	sub	r1, r1, r2
   412d0:	uxth	r1, r1
   412d4:	uxth	r2, r0
   412d8:	ldr	r0, [sp, #12]
   412dc:	str	r6, [sp, #16]
   412e0:	mov	r6, ip
   412e4:	bl	3f0bc <fputs@plt+0x2dd08>
   412e8:	ldr	lr, [sp]
   412ec:	mov	ip, r6
   412f0:	ldr	r3, [sp, #4]
   412f4:	ldr	r6, [sp, #16]
   412f8:	cmp	r8, lr
   412fc:	bls	41308 <fputs@plt+0x2ff54>
   41300:	b	41348 <fputs@plt+0x2ff94>
   41304:	add	r5, r0, r5
   41308:	add	r6, r6, #1
   4130c:	mov	r1, sl
   41310:	mov	r0, r5
   41314:	add	r9, r9, #2
   41318:	add	r7, r7, #1
   4131c:	cmp	r7, ip
   41320:	blt	41290 <fputs@plt+0x2fedc>
   41324:	cmp	r1, #0
   41328:	beq	4134c <fputs@plt+0x2ff98>
   4132c:	ldr	r2, [sp, #8]
   41330:	sub	r1, r1, r2
   41334:	uxth	r1, r1
   41338:	uxth	r2, r0
   4133c:	ldr	r0, [sp, #12]
   41340:	bl	3f0bc <fputs@plt+0x2dd08>
   41344:	b	4134c <fputs@plt+0x2ff98>
   41348:	mov	r6, #0
   4134c:	mov	r0, r6
   41350:	sub	sp, fp, #28
   41354:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4135c:	add	fp, sp, #28
   41360:	sub	sp, sp, #20
   41364:	str	r1, [sp, #4]
   41368:	ldr	r1, [fp, #12]
   4136c:	str	r2, [sp]
   41370:	ldr	r9, [r2]
   41374:	cmp	r1, #1
   41378:	blt	4142c <fputs@plt+0x30078>
   4137c:	mov	r5, r3
   41380:	ldr	r4, [fp, #8]
   41384:	add	r1, r1, r4
   41388:	str	r1, [sp, #12]
   4138c:	str	r0, [sp, #8]
   41390:	ldr	r7, [r0, #56]	; 0x38
   41394:	ldr	r6, [fp, #16]
   41398:	mov	r0, r6
   4139c:	mov	r1, r4
   413a0:	bl	40efc <fputs@plt+0x2fb48>
   413a4:	mov	r8, r0
   413a8:	ldrb	r0, [r7, #1]
   413ac:	cmp	r0, #0
   413b0:	bne	413c0 <fputs@plt+0x3000c>
   413b4:	ldrb	r0, [r7, #2]
   413b8:	cmp	r0, #0
   413bc:	beq	413e0 <fputs@plt+0x3002c>
   413c0:	ldr	r0, [sp, #8]
   413c4:	mov	r1, r8
   413c8:	add	r2, sp, #16
   413cc:	bl	3f498 <fputs@plt+0x2e0e4>
   413d0:	cmp	r0, #0
   413d4:	beq	413e0 <fputs@plt+0x3002c>
   413d8:	mov	sl, r0
   413dc:	b	413f4 <fputs@plt+0x30040>
   413e0:	sub	r9, r9, r8
   413e4:	ldr	r0, [sp, #4]
   413e8:	cmp	r9, r0
   413ec:	mov	sl, r9
   413f0:	bcc	41440 <fputs@plt+0x3008c>
   413f4:	ldr	r0, [r6, #8]
   413f8:	ldr	r1, [r0, r4, lsl #2]
   413fc:	mov	r0, sl
   41400:	mov	r2, r8
   41404:	bl	112f4 <memmove@plt>
   41408:	sub	r0, sl, r7
   4140c:	lsr	r1, r0, #8
   41410:	strb	r1, [r5]
   41414:	strb	r0, [r5, #1]
   41418:	add	r5, r5, #2
   4141c:	add	r4, r4, #1
   41420:	ldr	r0, [sp, #12]
   41424:	cmp	r4, r0
   41428:	blt	41398 <fputs@plt+0x2ffe4>
   4142c:	ldr	r0, [sp]
   41430:	str	r9, [r0]
   41434:	mov	r0, #0
   41438:	sub	sp, fp, #28
   4143c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41440:	mov	r0, #1
   41444:	sub	sp, fp, #28
   41448:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4144c:	push	{r4, r5, r6, sl, fp, lr}
   41450:	add	fp, sp, #16
   41454:	cmp	r2, #1
   41458:	poplt	{r4, r5, r6, sl, fp, pc}
   4145c:	mov	r4, r0
   41460:	lsl	r5, r1, #1
   41464:	add	r6, r2, #1
   41468:	ldr	r0, [r4, #12]
   4146c:	add	r0, r0, r5
   41470:	ldrh	r0, [r0]
   41474:	cmp	r0, #0
   41478:	bne	41498 <fputs@plt+0x300e4>
   4147c:	ldmib	r4, {r0, r1}
   41480:	ldr	r1, [r1, r5, lsl #1]
   41484:	ldr	r2, [r0, #76]	; 0x4c
   41488:	blx	r2
   4148c:	ldr	r1, [r4, #12]
   41490:	add	r1, r1, r5
   41494:	strh	r0, [r1]
   41498:	add	r5, r5, #2
   4149c:	sub	r6, r6, #1
   414a0:	cmp	r6, #1
   414a4:	bgt	41468 <fputs@plt+0x300b4>
   414a8:	pop	{r4, r5, r6, sl, fp, pc}
   414ac:	ldrb	r2, [r0, #56]	; 0x38
   414b0:	cmp	r2, #0
   414b4:	beq	414e0 <fputs@plt+0x3012c>
   414b8:	ldr	r0, [r0, #20]
   414bc:	ldr	r2, [r0, #8]
   414c0:	ldr	r0, [r0, #12]
   414c4:	ldr	r2, [r2, #4]
   414c8:	rsb	r2, r2, r2, lsl #3
   414cc:	add	r0, r0, r2, lsl #3
   414d0:	ldr	r2, [r0, #20]
   414d4:	str	r2, [r1]
   414d8:	ldr	r0, [r0, #32]
   414dc:	bx	lr
   414e0:	ldr	r0, [r0, #36]	; 0x24
   414e4:	ldr	r2, [r0], #8
   414e8:	str	r2, [r1]
   414ec:	bx	lr
   414f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   414f4:	add	fp, sp, #28
   414f8:	sub	sp, sp, #4
   414fc:	mov	r8, r1
   41500:	mov	r4, r0
   41504:	bl	416a8 <fputs@plt+0x302f4>
   41508:	cmp	r0, #0
   4150c:	beq	41518 <fputs@plt+0x30164>
   41510:	sub	sp, fp, #28
   41514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41518:	ldr	r0, [r8]
   4151c:	str	r0, [sp]
   41520:	ldr	r0, [r4, #8]
   41524:	bl	4171c <fputs@plt+0x30368>
   41528:	str	r0, [r4, #32]
   4152c:	mov	r0, #256	; 0x100
   41530:	mov	r1, #0
   41534:	bl	167c0 <fputs@plt+0x540c>
   41538:	cmp	r0, #0
   4153c:	moveq	r0, #7
   41540:	subeq	sp, fp, #28
   41544:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41548:	mov	r9, r0
   4154c:	ldr	r0, [sp]
   41550:	cmp	r0, #0
   41554:	beq	415dc <fputs@plt+0x30228>
   41558:	mov	r5, #0
   4155c:	mov	r7, sp
   41560:	mov	sl, r0
   41564:	ldr	r1, [r8, #4]
   41568:	cmp	r1, #0
   4156c:	beq	41584 <fputs@plt+0x301d0>
   41570:	cmp	r1, sl
   41574:	beq	4158c <fputs@plt+0x301d8>
   41578:	ldr	r2, [r0, #4]
   4157c:	add	sl, r1, r2
   41580:	b	41590 <fputs@plt+0x301dc>
   41584:	ldr	sl, [r0, #4]
   41588:	b	41590 <fputs@plt+0x301dc>
   4158c:	mov	sl, #0
   41590:	str	r5, [r0, #4]
   41594:	ldr	r2, [r9]
   41598:	mov	r6, r9
   4159c:	cmp	r2, #0
   415a0:	beq	415c4 <fputs@plt+0x30210>
   415a4:	ldr	r1, [sp]
   415a8:	mov	r0, r4
   415ac:	mov	r3, r7
   415b0:	bl	4174c <fputs@plt+0x30398>
   415b4:	str	r5, [r6], #4
   415b8:	ldr	r2, [r6]
   415bc:	cmp	r2, #0
   415c0:	bne	415a4 <fputs@plt+0x301f0>
   415c4:	ldr	r0, [sp]
   415c8:	str	r0, [r6]
   415cc:	str	sl, [sp]
   415d0:	cmp	sl, #0
   415d4:	mov	r0, sl
   415d8:	bne	41564 <fputs@plt+0x301b0>
   415dc:	mov	r5, #0
   415e0:	str	r5, [sp]
   415e4:	mov	r7, sp
   415e8:	ldr	r2, [r9, r5, lsl #2]
   415ec:	ldr	r1, [sp]
   415f0:	mov	r0, r4
   415f4:	mov	r3, r7
   415f8:	bl	4174c <fputs@plt+0x30398>
   415fc:	add	r5, r5, #1
   41600:	cmp	r5, #64	; 0x40
   41604:	bne	415e8 <fputs@plt+0x30234>
   41608:	ldr	r0, [sp]
   4160c:	str	r0, [r8]
   41610:	mov	r0, r9
   41614:	bl	14168 <fputs@plt+0x2db4>
   41618:	ldr	r0, [r4, #12]
   4161c:	ldrb	r0, [r0, #11]
   41620:	sub	sp, fp, #28
   41624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41628:	mov	r1, #1
   4162c:	strb	r1, [r0, #56]	; 0x38
   41630:	add	r2, r0, #64	; 0x40
   41634:	add	r1, r0, #36	; 0x24
   41638:	mov	r0, r2
   4163c:	b	41b24 <fputs@plt+0x30770>
   41640:	push	{r4, r5, r6, r7, fp, lr}
   41644:	add	fp, sp, #16
   41648:	sub	sp, sp, #8
   4164c:	mov	r5, r0
   41650:	mov	r4, #0
   41654:	str	r4, [sp, #4]
   41658:	add	r1, sp, #4
   4165c:	bl	42024 <fputs@plt+0x30c70>
   41660:	mov	r6, r0
   41664:	cmp	r0, #0
   41668:	bne	41690 <fputs@plt+0x302dc>
   4166c:	ldr	r7, [sp, #4]
   41670:	add	r0, r5, #64	; 0x40
   41674:	mov	r1, r7
   41678:	bl	421c0 <fputs@plt+0x30e0c>
   4167c:	mov	r6, r0
   41680:	str	r7, [r5, #20]
   41684:	str	r4, [sp, #4]
   41688:	cmp	r0, #0
   4168c:	beq	4169c <fputs@plt+0x302e8>
   41690:	ldr	r0, [sp, #4]
   41694:	bl	30908 <fputs@plt+0x1f554>
   41698:	mov	r4, r6
   4169c:	mov	r0, r4
   416a0:	sub	sp, fp, #16
   416a4:	pop	{r4, r5, r6, r7, fp, pc}
   416a8:	push	{r4, r5, fp, lr}
   416ac:	add	fp, sp, #8
   416b0:	sub	sp, sp, #8
   416b4:	mov	r5, r0
   416b8:	ldr	r0, [r0, #12]
   416bc:	mov	r4, #0
   416c0:	cmp	r0, #0
   416c4:	bne	41710 <fputs@plt+0x3035c>
   416c8:	ldr	r0, [r5, #8]
   416cc:	ldr	r0, [r0, #28]
   416d0:	mov	r4, #0
   416d4:	add	r3, sp, #4
   416d8:	mov	r1, #0
   416dc:	mov	r2, #0
   416e0:	bl	39fa0 <fputs@plt+0x28bec>
   416e4:	str	r0, [r5, #12]
   416e8:	ldr	r1, [sp, #4]
   416ec:	cmp	r1, #0
   416f0:	beq	4170c <fputs@plt+0x30358>
   416f4:	ldr	r1, [r5, #8]
   416f8:	ldr	r1, [r1, #28]
   416fc:	ldrh	r1, [r1, #6]
   41700:	strb	r4, [r0, #11]
   41704:	strh	r1, [r0, #8]
   41708:	b	41710 <fputs@plt+0x3035c>
   4170c:	mov	r4, #7
   41710:	mov	r0, r4
   41714:	sub	sp, fp, #8
   41718:	pop	{r4, r5, fp, pc}
   4171c:	ldrb	r1, [r0, #60]	; 0x3c
   41720:	movw	r0, #6480	; 0x1950
   41724:	movt	r0, #4
   41728:	movw	r2, #6768	; 0x1a70
   4172c:	movt	r2, #4
   41730:	cmp	r1, #2
   41734:	moveq	r2, r0
   41738:	movw	r0, #6180	; 0x1824
   4173c:	movt	r0, #4
   41740:	cmp	r1, #1
   41744:	movne	r0, r2
   41748:	bx	lr
   4174c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41750:	add	fp, sp, #28
   41754:	sub	sp, sp, #20
   41758:	mov	r5, r2
   4175c:	mov	r6, r1
   41760:	mov	r8, r0
   41764:	mov	r0, #0
   41768:	str	r0, [sp, #16]
   4176c:	str	r0, [sp, #12]
   41770:	cmp	r1, #0
   41774:	mov	r0, r1
   41778:	movwne	r0, #1
   4177c:	add	r4, sp, #16
   41780:	cmp	r2, #0
   41784:	str	r3, [sp, #8]
   41788:	cmpne	r6, #0
   4178c:	beq	41804 <fputs@plt+0x30450>
   41790:	add	r4, sp, #16
   41794:	add	r9, sp, #12
   41798:	mov	sl, #0
   4179c:	mov	r2, r6
   417a0:	ldr	r3, [r2], #8
   417a4:	ldr	r7, [r8, #32]
   417a8:	mov	r0, r5
   417ac:	ldr	r1, [r0], #8
   417b0:	stm	sp, {r0, r1}
   417b4:	mov	r0, r8
   417b8:	mov	r1, r9
   417bc:	blx	r7
   417c0:	cmp	r0, #0
   417c4:	ble	417dc <fputs@plt+0x30428>
   417c8:	str	r5, [r4]
   417cc:	mov	r4, r5
   417d0:	ldr	r5, [r4, #4]!
   417d4:	str	sl, [sp, #12]
   417d8:	b	417ec <fputs@plt+0x30438>
   417dc:	str	r6, [r4]
   417e0:	ldr	r0, [r6, #4]!
   417e4:	mov	r4, r6
   417e8:	mov	r6, r0
   417ec:	cmp	r6, #0
   417f0:	mov	r0, r6
   417f4:	movwne	r0, #1
   417f8:	cmp	r5, #0
   417fc:	cmpne	r6, #0
   41800:	bne	4179c <fputs@plt+0x303e8>
   41804:	cmp	r0, #0
   41808:	movne	r5, r6
   4180c:	str	r5, [r4]
   41810:	ldr	r0, [sp, #16]
   41814:	ldr	r1, [sp, #8]
   41818:	str	r0, [r1]
   4181c:	sub	sp, fp, #28
   41820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41824:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   41828:	add	fp, sp, #24
   4182c:	ldrb	r7, [r2]
   41830:	ldrb	lr, [r2, #1]
   41834:	ldr	r5, [fp, #8]
   41838:	ldrb	r4, [r5]
   4183c:	ldrb	r6, [r5, #1]
   41840:	cmp	lr, #8
   41844:	cmpcs	r6, #8
   41848:	bcs	418b4 <fputs@plt+0x30500>
   4184c:	add	r7, r2, r7
   41850:	add	r9, r5, r4
   41854:	cmp	lr, r6
   41858:	bne	418bc <fputs@plt+0x30508>
   4185c:	ldrsb	r4, [r7]
   41860:	ldrb	r6, [r9]
   41864:	eor	r6, r6, r4
   41868:	sxtb	r6, r6
   4186c:	cmp	r6, #0
   41870:	blt	418e8 <fputs@plt+0x30534>
   41874:	cmp	lr, #0
   41878:	beq	418a8 <fputs@plt+0x304f4>
   4187c:	mov	r6, #0
   41880:	movw	r8, #4826	; 0x12da
   41884:	movt	r8, #8
   41888:	ldrb	r4, [r9, r6]
   4188c:	ldrb	r5, [r7, r6]
   41890:	subs	ip, r5, r4
   41894:	bne	41930 <fputs@plt+0x3057c>
   41898:	add	r6, r6, #1
   4189c:	ldrb	r4, [r8, lr]
   418a0:	cmp	r6, r4
   418a4:	bcc	41888 <fputs@plt+0x304d4>
   418a8:	ldr	r7, [r0, #8]
   418ac:	ldr	r6, [r7, #28]
   418b0:	b	41914 <fputs@plt+0x30560>
   418b4:	sub	ip, lr, r6
   418b8:	b	41904 <fputs@plt+0x30550>
   418bc:	sub	ip, lr, r6
   418c0:	cmp	lr, #7
   418c4:	mvnhi	ip, #0
   418c8:	cmp	r6, #7
   418cc:	movwhi	ip, #1
   418d0:	cmp	ip, #1
   418d4:	blt	418f8 <fputs@plt+0x30544>
   418d8:	ldrsb	r7, [r7]
   418dc:	cmp	r7, #0
   418e0:	mvnlt	ip, #0
   418e4:	b	41904 <fputs@plt+0x30550>
   418e8:	mov	ip, #1
   418ec:	cmp	r4, #0
   418f0:	mvnlt	ip, #0
   418f4:	b	41930 <fputs@plt+0x3057c>
   418f8:	ldrsb	r7, [r9]
   418fc:	cmn	r7, #1
   41900:	ble	4192c <fputs@plt+0x30578>
   41904:	ldr	r7, [r0, #8]
   41908:	ldr	r6, [r7, #28]
   4190c:	cmp	ip, #0
   41910:	bne	41938 <fputs@plt+0x30584>
   41914:	ldrh	r7, [r6, #6]
   41918:	cmp	r7, #2
   4191c:	movcc	r0, #0
   41920:	popcc	{r4, r5, r6, r7, r8, r9, fp, pc}
   41924:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   41928:	b	41ac8 <fputs@plt+0x30714>
   4192c:	mov	ip, #1
   41930:	ldr	r0, [r0, #8]
   41934:	ldr	r6, [r0, #28]
   41938:	ldr	r0, [r6, #16]
   4193c:	ldrb	r0, [r0]
   41940:	cmp	r0, #0
   41944:	rsbne	ip, ip, #0
   41948:	mov	r0, ip
   4194c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   41950:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41954:	add	fp, sp, #28
   41958:	sub	sp, sp, #28
   4195c:	mov	r5, r2
   41960:	mov	r7, r0
   41964:	ldrb	r4, [r2]
   41968:	ldr	sl, [fp, #8]
   4196c:	ldrb	r6, [sl]
   41970:	mov	r0, r2
   41974:	ldrsb	r2, [r0, #1]!
   41978:	cmp	r2, #0
   4197c:	str	r3, [sp, #16]
   41980:	str	r1, [sp, #12]
   41984:	blt	41994 <fputs@plt+0x305e0>
   41988:	uxtb	r0, r2
   4198c:	str	r0, [sp, #24]
   41990:	b	4199c <fputs@plt+0x305e8>
   41994:	add	r1, sp, #24
   41998:	bl	39078 <fputs@plt+0x27cc4>
   4199c:	add	r4, r5, r4
   419a0:	add	r6, sl, r6
   419a4:	ldr	r0, [sp, #24]
   419a8:	sub	r0, r0, #13
   419ac:	add	r0, r0, r0, lsr #31
   419b0:	asr	r8, r0, #1
   419b4:	str	r8, [sp, #24]
   419b8:	mov	r0, sl
   419bc:	ldrsb	r1, [r0, #1]!
   419c0:	cmp	r1, #0
   419c4:	blt	419d4 <fputs@plt+0x30620>
   419c8:	uxtb	r0, r1
   419cc:	str	r0, [sp, #20]
   419d0:	b	419dc <fputs@plt+0x30628>
   419d4:	add	r1, sp, #20
   419d8:	bl	39078 <fputs@plt+0x27cc4>
   419dc:	ldr	r0, [sp, #20]
   419e0:	sub	r0, r0, #13
   419e4:	add	r9, r0, r0, lsr #31
   419e8:	asr	r2, r9, #1
   419ec:	str	r2, [sp, #20]
   419f0:	cmp	r8, r9, asr #1
   419f4:	movlt	r2, r8
   419f8:	mov	r0, r4
   419fc:	mov	r1, r6
   41a00:	bl	110e4 <memcmp@plt>
   41a04:	cmp	r0, #0
   41a08:	subeq	r0, r8, r9, asr #1
   41a0c:	ldr	r1, [r7, #8]
   41a10:	ldr	r1, [r1, #28]
   41a14:	cmp	r0, #0
   41a18:	beq	41a30 <fputs@plt+0x3067c>
   41a1c:	ldr	r1, [r1, #16]
   41a20:	ldrb	r1, [r1]
   41a24:	cmp	r1, #0
   41a28:	rsbne	r0, r0, #0
   41a2c:	b	41a68 <fputs@plt+0x306b4>
   41a30:	ldrh	r1, [r1, #6]
   41a34:	mov	r0, #0
   41a38:	cmp	r1, #2
   41a3c:	bcc	41a68 <fputs@plt+0x306b4>
   41a40:	ldr	r0, [fp, #12]
   41a44:	str	sl, [sp]
   41a48:	str	r0, [sp, #4]
   41a4c:	mov	r0, r7
   41a50:	ldr	r1, [sp, #12]
   41a54:	mov	r2, r5
   41a58:	ldr	r3, [sp, #16]
   41a5c:	bl	41ac8 <fputs@plt+0x30714>
   41a60:	sub	sp, fp, #28
   41a64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41a68:	sub	sp, fp, #28
   41a6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41a70:	push	{r4, r5, r6, r7, fp, lr}
   41a74:	add	fp, sp, #16
   41a78:	mov	r5, r3
   41a7c:	mov	r4, r2
   41a80:	mov	r7, r1
   41a84:	ldr	r6, [r0, #12]
   41a88:	ldr	r1, [r1]
   41a8c:	cmp	r1, #0
   41a90:	bne	41ab4 <fputs@plt+0x30700>
   41a94:	ldr	r1, [fp, #12]
   41a98:	ldr	r2, [fp, #8]
   41a9c:	ldr	r0, [r0, #8]
   41aa0:	ldr	r0, [r0, #28]
   41aa4:	mov	r3, r6
   41aa8:	bl	3a02c <fputs@plt+0x28c78>
   41aac:	mov	r0, #1
   41ab0:	str	r0, [r7]
   41ab4:	mov	r0, r5
   41ab8:	mov	r1, r4
   41abc:	mov	r2, r6
   41ac0:	pop	{r4, r5, r6, r7, fp, lr}
   41ac4:	b	3dab4 <fputs@plt+0x2c700>
   41ac8:	push	{r4, r5, r6, r7, fp, lr}
   41acc:	add	fp, sp, #16
   41ad0:	mov	r5, r3
   41ad4:	mov	r4, r2
   41ad8:	mov	r7, r1
   41adc:	ldr	r6, [r0, #12]
   41ae0:	ldr	r1, [r1]
   41ae4:	cmp	r1, #0
   41ae8:	bne	41b0c <fputs@plt+0x30758>
   41aec:	ldr	r1, [fp, #12]
   41af0:	ldr	r2, [fp, #8]
   41af4:	ldr	r0, [r0, #8]
   41af8:	ldr	r0, [r0, #28]
   41afc:	mov	r3, r6
   41b00:	bl	3a02c <fputs@plt+0x28c78>
   41b04:	mov	r0, #1
   41b08:	str	r0, [r7]
   41b0c:	mov	r0, r5
   41b10:	mov	r1, r4
   41b14:	mov	r2, r6
   41b18:	mov	r3, #1
   41b1c:	pop	{r4, r5, r6, r7, fp, lr}
   41b20:	b	3dabc <fputs@plt+0x2c708>
   41b24:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   41b28:	add	fp, sp, #24
   41b2c:	sub	sp, sp, #48	; 0x30
   41b30:	mov	r5, r1
   41b34:	mov	r8, r0
   41b38:	ldr	r0, [r0, #8]
   41b3c:	ldr	r6, [r0, #24]
   41b40:	vmov.i32	q8, #0	; 0x00000000
   41b44:	add	r0, sp, #8
   41b48:	add	r1, r0, #16
   41b4c:	vst1.64	{d16-d17}, [r1]
   41b50:	mov	r1, #36	; 0x24
   41b54:	vst1.64	{d16-d17}, [r0], r1
   41b58:	mov	r1, #0
   41b5c:	str	r1, [r0]
   41b60:	str	r1, [sp, #40]	; 0x28
   41b64:	mov	r0, r8
   41b68:	ldr	r1, [r0, #40]!	; 0x28
   41b6c:	cmp	r1, #0
   41b70:	beq	41c58 <fputs@plt+0x308a4>
   41b74:	ldr	r0, [r5, #8]
   41b78:	ldr	r1, [r8, #40]	; 0x28
   41b7c:	ldrd	r2, [r8, #48]	; 0x30
   41b80:	adds	r2, r2, r0
   41b84:	adc	r0, r3, r0, asr #31
   41b88:	adds	r2, r2, #9
   41b8c:	adc	r3, r0, #0
   41b90:	mov	r0, r6
   41b94:	bl	41d30 <fputs@plt+0x3097c>
   41b98:	mov	r0, r8
   41b9c:	mov	r1, r5
   41ba0:	bl	414f0 <fputs@plt+0x3013c>
   41ba4:	cmp	r0, #0
   41ba8:	bne	41c74 <fputs@plt+0x308c0>
   41bac:	ldr	r1, [r8, #48]!	; 0x30
   41bb0:	ldr	r2, [r8, #-40]	; 0xffffffd8
   41bb4:	ldr	r0, [r8, #-8]
   41bb8:	ldr	r3, [r8, #4]
   41bbc:	ldr	r2, [r2, #12]
   41bc0:	stm	sp, {r1, r3}
   41bc4:	add	r6, sp, #8
   41bc8:	mov	r1, r6
   41bcc:	bl	41dd4 <fputs@plt+0x30a20>
   41bd0:	ldr	r0, [r8, #-20]	; 0xffffffec
   41bd4:	add	r0, r0, #1
   41bd8:	str	r0, [r8, #-20]	; 0xffffffec
   41bdc:	ldr	r2, [r5, #8]
   41be0:	asr	r3, r2, #31
   41be4:	mov	r0, r6
   41be8:	bl	41e6c <fputs@plt+0x30ab8>
   41bec:	ldr	r7, [r5]
   41bf0:	cmp	r7, #0
   41bf4:	beq	41c3c <fputs@plt+0x30888>
   41bf8:	add	r6, sp, #8
   41bfc:	ldm	r7, {r2, r4}
   41c00:	asr	r3, r2, #31
   41c04:	mov	r0, r6
   41c08:	bl	41e6c <fputs@plt+0x30ab8>
   41c0c:	ldr	r2, [r7]
   41c10:	add	r1, r7, #8
   41c14:	mov	r0, r6
   41c18:	bl	41ea0 <fputs@plt+0x30aec>
   41c1c:	ldr	r0, [r5, #4]
   41c20:	cmp	r0, #0
   41c24:	bne	41c30 <fputs@plt+0x3087c>
   41c28:	mov	r0, r7
   41c2c:	bl	14168 <fputs@plt+0x2db4>
   41c30:	cmp	r4, #0
   41c34:	mov	r7, r4
   41c38:	bne	41bfc <fputs@plt+0x30848>
   41c3c:	mov	r0, #0
   41c40:	str	r0, [r5]
   41c44:	add	r0, sp, #8
   41c48:	mov	r1, r8
   41c4c:	bl	41f74 <fputs@plt+0x30bc0>
   41c50:	sub	sp, fp, #24
   41c54:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41c58:	str	r0, [sp]
   41c5c:	mov	r0, r6
   41c60:	mov	r2, #0
   41c64:	mov	r3, #0
   41c68:	bl	41c7c <fputs@plt+0x308c8>
   41c6c:	cmp	r0, #0
   41c70:	beq	41b74 <fputs@plt+0x307c0>
   41c74:	sub	sp, fp, #24
   41c78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41c7c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   41c80:	add	fp, sp, #24
   41c84:	sub	sp, sp, #24
   41c88:	mov	r4, r3
   41c8c:	mov	r5, r2
   41c90:	mov	r6, r0
   41c94:	mov	r0, #202	; 0xca
   41c98:	bl	1ff24 <fputs@plt+0xeb70>
   41c9c:	mov	r1, r0
   41ca0:	movw	r0, #3338	; 0xd0a
   41ca4:	cmp	r1, #0
   41ca8:	beq	41cb4 <fputs@plt+0x30900>
   41cac:	sub	sp, fp, #24
   41cb0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41cb4:	ldr	r7, [fp, #8]
   41cb8:	ldr	r0, [r6]
   41cbc:	add	r1, sp, #20
   41cc0:	str	r1, [sp]
   41cc4:	mov	r8, #0
   41cc8:	mov	r1, #0
   41ccc:	mov	r2, r7
   41cd0:	movw	r3, #4126	; 0x101e
   41cd4:	bl	30c90 <fputs@plt+0x1f8dc>
   41cd8:	str	r0, [sp, #20]
   41cdc:	cmp	r0, #0
   41ce0:	bne	41d24 <fputs@plt+0x30970>
   41ce4:	str	r8, [sp, #12]
   41ce8:	movw	r0, #0
   41cec:	movt	r0, #32767	; 0x7fff
   41cf0:	str	r0, [sp, #8]
   41cf4:	ldr	r0, [r7]
   41cf8:	add	r2, sp, #8
   41cfc:	mov	r1, #18
   41d00:	bl	279ac <fputs@plt+0x165f8>
   41d04:	subs	r0, r5, #1
   41d08:	sbcs	r0, r4, #0
   41d0c:	blt	41d24 <fputs@plt+0x30970>
   41d10:	ldr	r1, [r7]
   41d14:	mov	r0, r6
   41d18:	mov	r2, r5
   41d1c:	mov	r3, r4
   41d20:	bl	41d30 <fputs@plt+0x3097c>
   41d24:	ldr	r0, [sp, #20]
   41d28:	sub	sp, fp, #24
   41d2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41d30:	push	{r4, sl, fp, lr}
   41d34:	add	fp, sp, #8
   41d38:	sub	sp, sp, #24
   41d3c:	mov	r4, r1
   41d40:	str	r3, [sp, #20]
   41d44:	str	r2, [sp, #16]
   41d48:	ldr	r0, [r0, #140]	; 0x8c
   41d4c:	subs	r1, r0, r2
   41d50:	rscs	r0, r3, r0, asr #31
   41d54:	blt	41dcc <fputs@plt+0x30a18>
   41d58:	ldr	r0, [r4]
   41d5c:	ldr	r0, [r0]
   41d60:	cmp	r0, #3
   41d64:	blt	41dcc <fputs@plt+0x30a18>
   41d68:	mov	r0, #0
   41d6c:	str	r0, [sp, #12]
   41d70:	mov	r0, #4096	; 0x1000
   41d74:	str	r0, [sp, #8]
   41d78:	add	r2, sp, #8
   41d7c:	mov	r0, r4
   41d80:	mov	r1, #6
   41d84:	bl	279ac <fputs@plt+0x165f8>
   41d88:	add	r2, sp, #16
   41d8c:	mov	r0, r4
   41d90:	mov	r1, #5
   41d94:	bl	279ac <fputs@plt+0x165f8>
   41d98:	ldr	r0, [sp, #16]
   41d9c:	add	r1, sp, #12
   41da0:	stm	sp, {r0, r1}
   41da4:	mov	r0, r4
   41da8:	mov	r2, #0
   41dac:	mov	r3, #0
   41db0:	bl	2c90c <fputs@plt+0x1b558>
   41db4:	ldr	r0, [sp, #12]
   41db8:	str	r0, [sp]
   41dbc:	mov	r0, r4
   41dc0:	mov	r2, #0
   41dc4:	mov	r3, #0
   41dc8:	bl	28be0 <fputs@plt+0x1782c>
   41dcc:	sub	sp, fp, #8
   41dd0:	pop	{r4, sl, fp, pc}
   41dd4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   41dd8:	add	fp, sp, #24
   41ddc:	mov	r5, r2
   41de0:	mov	r4, r1
   41de4:	mov	r6, r0
   41de8:	mov	r0, #0
   41dec:	vmov.i32	q8, #0	; 0x00000000
   41df0:	str	r0, [r1, #32]
   41df4:	mov	r1, #36	; 0x24
   41df8:	mov	r2, r4
   41dfc:	vst1.64	{d16-d17}, [r2], r1
   41e00:	str	r0, [r2]
   41e04:	add	r0, r4, #16
   41e08:	vst1.64	{d16-d17}, [r0]
   41e0c:	asr	r7, r5, #31
   41e10:	mov	r0, r5
   41e14:	mov	r1, r7
   41e18:	bl	140d0 <fputs@plt+0x2d1c>
   41e1c:	str	r0, [r4, #4]
   41e20:	cmp	r0, #0
   41e24:	moveq	r0, #7
   41e28:	streq	r0, [r4]
   41e2c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   41e30:	ldr	r8, [fp, #12]
   41e34:	ldr	r9, [fp, #8]
   41e38:	str	r5, [r4, #8]
   41e3c:	str	r6, [r4, #32]
   41e40:	mov	r0, r9
   41e44:	mov	r1, r8
   41e48:	mov	r2, r5
   41e4c:	mov	r3, r7
   41e50:	bl	7da58 <fputs@plt+0x6c6a4>
   41e54:	str	r2, [r4, #12]
   41e58:	str	r2, [r4, #16]
   41e5c:	subs	r0, r9, r2
   41e60:	sbc	r1, r8, r2, asr #31
   41e64:	strd	r0, [r4, #24]
   41e68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   41e6c:	push	{r4, r5, fp, lr}
   41e70:	add	fp, sp, #8
   41e74:	sub	sp, sp, #16
   41e78:	mov	r4, r0
   41e7c:	add	r5, sp, #6
   41e80:	mov	r0, r5
   41e84:	bl	39494 <fputs@plt+0x280e0>
   41e88:	mov	r2, r0
   41e8c:	mov	r0, r4
   41e90:	mov	r1, r5
   41e94:	bl	41ea0 <fputs@plt+0x30aec>
   41e98:	sub	sp, fp, #8
   41e9c:	pop	{r4, r5, fp, pc}
   41ea0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41ea4:	add	fp, sp, #28
   41ea8:	sub	sp, sp, #12
   41eac:	cmp	r2, #1
   41eb0:	blt	41f6c <fputs@plt+0x30bb8>
   41eb4:	mov	sl, r2
   41eb8:	mov	r8, r1
   41ebc:	mov	r6, r0
   41ec0:	add	r9, r0, #24
   41ec4:	mov	r4, r2
   41ec8:	ldr	r0, [r6]
   41ecc:	cmp	r0, #0
   41ed0:	bne	41f6c <fputs@plt+0x30bb8>
   41ed4:	sub	r0, sl, r4
   41ed8:	add	r1, r8, r0
   41edc:	ldmib	r6, {r0, r2}
   41ee0:	ldr	r3, [r6, #16]
   41ee4:	sub	r7, r2, r3
   41ee8:	cmp	r4, r7
   41eec:	movle	r7, r4
   41ef0:	add	r0, r0, r3
   41ef4:	mov	r2, r7
   41ef8:	bl	1121c <memcpy@plt>
   41efc:	ldr	r0, [r6, #8]
   41f00:	ldr	r1, [r6, #16]
   41f04:	add	r1, r1, r7
   41f08:	str	r1, [r6, #16]
   41f0c:	cmp	r1, r0
   41f10:	bne	41f60 <fputs@plt+0x30bac>
   41f14:	ldrd	r2, [r9]
   41f18:	ldr	ip, [r6, #4]
   41f1c:	ldr	r5, [r6, #12]
   41f20:	ldr	r0, [r6, #32]
   41f24:	adds	r2, r2, r5
   41f28:	adc	r3, r3, r5, asr #31
   41f2c:	stm	sp, {r2, r3}
   41f30:	sub	r2, r1, r5
   41f34:	add	r1, ip, r5
   41f38:	bl	17c34 <fputs@plt+0x6880>
   41f3c:	str	r0, [r6]
   41f40:	mov	r0, #0
   41f44:	str	r0, [r6, #12]
   41f48:	str	r0, [r6, #16]
   41f4c:	ldr	r0, [r6, #8]
   41f50:	ldrd	r2, [r9]
   41f54:	adds	r2, r2, r0
   41f58:	adc	r3, r3, r0, asr #31
   41f5c:	strd	r2, [r9]
   41f60:	sub	r4, r4, r7
   41f64:	cmp	r4, #0
   41f68:	bgt	41ec8 <fputs@plt+0x30b14>
   41f6c:	sub	sp, fp, #28
   41f70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41f74:	push	{r4, r5, r6, sl, fp, lr}
   41f78:	add	fp, sp, #16
   41f7c:	sub	sp, sp, #8
   41f80:	mov	r5, r1
   41f84:	mov	r4, r0
   41f88:	ldr	r0, [r0]
   41f8c:	cmp	r0, #0
   41f90:	beq	41fdc <fputs@plt+0x30c28>
   41f94:	mov	r6, r4
   41f98:	ldr	r0, [r6, #16]!
   41f9c:	ldrd	r2, [r4, #24]
   41fa0:	adds	r2, r2, r0
   41fa4:	adc	r3, r3, r0, asr #31
   41fa8:	strd	r2, [r5]
   41fac:	ldr	r0, [r4, #4]
   41fb0:	bl	14168 <fputs@plt+0x2db4>
   41fb4:	vmov.i32	q8, #0	; 0x00000000
   41fb8:	vst1.64	{d16-d17}, [r6]
   41fbc:	mov	r1, #0
   41fc0:	str	r1, [r4, #32]
   41fc4:	ldr	r0, [r4]
   41fc8:	mov	r2, #36	; 0x24
   41fcc:	vst1.64	{d16-d17}, [r4], r2
   41fd0:	str	r1, [r4]
   41fd4:	sub	sp, fp, #16
   41fd8:	pop	{r4, r5, r6, sl, fp, pc}
   41fdc:	ldr	r1, [r4, #4]
   41fe0:	cmp	r1, #0
   41fe4:	beq	41f94 <fputs@plt+0x30be0>
   41fe8:	ldr	r2, [r4, #12]
   41fec:	ldr	r3, [r4, #16]
   41ff0:	cmp	r3, r2
   41ff4:	ble	41f94 <fputs@plt+0x30be0>
   41ff8:	ldr	ip, [r4, #24]
   41ffc:	ldr	lr, [r4, #28]
   42000:	ldr	r0, [r4, #32]
   42004:	adds	ip, ip, r2
   42008:	adc	lr, lr, r2, asr #31
   4200c:	stm	sp, {ip, lr}
   42010:	add	r1, r1, r2
   42014:	sub	r2, r3, r2
   42018:	bl	17c34 <fputs@plt+0x6880>
   4201c:	str	r0, [r4]
   42020:	b	41f94 <fputs@plt+0x30be0>
   42024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42028:	add	fp, sp, #28
   4202c:	sub	sp, sp, #44	; 0x2c
   42030:	mov	r2, r0
   42034:	ldrb	r0, [r0, #59]	; 0x3b
   42038:	cmp	r0, #0
   4203c:	beq	42190 <fputs@plt+0x30ddc>
   42040:	str	r1, [sp, #8]
   42044:	mov	r6, #0
   42048:	mov	r1, #0
   4204c:	str	r2, [sp, #12]
   42050:	str	r1, [sp, #16]
   42054:	mov	r5, #0
   42058:	str	r5, [fp, #-32]	; 0xffffffe0
   4205c:	add	r0, r6, r6, lsl #3
   42060:	add	r4, r2, r0, lsl #3
   42064:	ldr	r7, [r4, #92]!	; 0x5c
   42068:	mov	r0, r7
   4206c:	bl	42240 <fputs@plt+0x30e8c>
   42070:	str	r0, [sp, #24]
   42074:	str	r5, [sp, #36]	; 0x24
   42078:	str	r5, [sp, #32]
   4207c:	sub	r8, r4, #28
   42080:	cmp	r7, #16
   42084:	bgt	420a4 <fputs@plt+0x30cf0>
   42088:	mov	r0, r8
   4208c:	mov	r1, r7
   42090:	add	r2, sp, #32
   42094:	sub	r3, fp, #32
   42098:	bl	42280 <fputs@plt+0x30ecc>
   4209c:	mov	r9, r0
   420a0:	b	42164 <fputs@plt+0x30db0>
   420a4:	mov	r0, #16
   420a8:	bl	4238c <fputs@plt+0x30fd8>
   420ac:	str	r0, [fp, #-32]	; 0xffffffe0
   420b0:	cmp	r0, #0
   420b4:	mov	r9, #0
   420b8:	movweq	r9, #7
   420bc:	ldr	r2, [r4]
   420c0:	cmp	r2, #1
   420c4:	blt	42164 <fputs@plt+0x30db0>
   420c8:	str	r0, [sp, #20]
   420cc:	cmp	r0, #0
   420d0:	beq	42164 <fputs@plt+0x30db0>
   420d4:	mov	r5, #0
   420d8:	mov	sl, #16
   420dc:	mov	r7, #0
   420e0:	mov	r1, #0
   420e4:	str	r1, [sp, #28]
   420e8:	add	r1, r2, r5
   420ec:	cmp	r1, #16
   420f0:	mov	r0, #16
   420f4:	movge	r1, r0
   420f8:	mov	r0, r8
   420fc:	add	r2, sp, #32
   42100:	add	r3, sp, #28
   42104:	bl	42280 <fputs@plt+0x30ecc>
   42108:	cmp	r0, #0
   4210c:	beq	42120 <fputs@plt+0x30d6c>
   42110:	mov	r9, r0
   42114:	cmp	r9, #0
   42118:	beq	4214c <fputs@plt+0x30d98>
   4211c:	b	42164 <fputs@plt+0x30db0>
   42120:	ldr	r0, [sp, #28]
   42124:	str	r0, [sp]
   42128:	mov	r0, r8
   4212c:	ldr	r1, [sp, #24]
   42130:	mov	r2, r7
   42134:	ldr	r3, [sp, #20]
   42138:	bl	42400 <fputs@plt+0x3104c>
   4213c:	mov	r9, r0
   42140:	add	r7, r7, #1
   42144:	cmp	r9, #0
   42148:	bne	42164 <fputs@plt+0x30db0>
   4214c:	add	r1, sl, #16
   42150:	sub	r5, r5, #16
   42154:	ldr	r2, [r4]
   42158:	cmp	r2, sl
   4215c:	mov	sl, r1
   42160:	bgt	420e0 <fputs@plt+0x30d2c>
   42164:	ldr	r0, [fp, #-32]	; 0xffffffe0
   42168:	cmp	r9, #0
   4216c:	bne	4219c <fputs@plt+0x30de8>
   42170:	add	r6, r6, #1
   42174:	ldr	r2, [sp, #12]
   42178:	ldrb	r1, [r2, #59]	; 0x3b
   4217c:	cmp	r6, r1
   42180:	mov	r1, r0
   42184:	bcc	42050 <fputs@plt+0x30c9c>
   42188:	mov	r9, #0
   4218c:	b	421ac <fputs@plt+0x30df8>
   42190:	mov	r9, #0
   42194:	mov	r0, #0
   42198:	b	421b0 <fputs@plt+0x30dfc>
   4219c:	bl	30908 <fputs@plt+0x1f554>
   421a0:	ldr	r0, [sp, #16]
   421a4:	bl	30908 <fputs@plt+0x1f554>
   421a8:	mov	r0, #0
   421ac:	ldr	r1, [sp, #8]
   421b0:	str	r0, [r1]
   421b4:	mov	r0, r9
   421b8:	sub	sp, fp, #28
   421bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   421c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   421c4:	add	fp, sp, #24
   421c8:	mov	r8, r0
   421cc:	str	r0, [r1, #4]
   421d0:	ldr	r6, [r1]
   421d4:	cmp	r6, #1
   421d8:	blt	42234 <fputs@plt+0x30e80>
   421dc:	mov	r5, r1
   421e0:	mov	r7, #0
   421e4:	mov	r4, #0
   421e8:	ldr	r0, [r5, #12]
   421ec:	add	r0, r0, r7
   421f0:	bl	42e80 <fputs@plt+0x31acc>
   421f4:	cmp	r0, #0
   421f8:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   421fc:	add	r4, r4, #1
   42200:	add	r7, r7, #56	; 0x38
   42204:	cmp	r4, r6
   42208:	blt	421e8 <fputs@plt+0x30e34>
   4220c:	ldr	r0, [r5]
   42210:	cmp	r0, #2
   42214:	blt	42234 <fputs@plt+0x30e80>
   42218:	add	r4, r0, #1
   4221c:	sub	r1, r4, #2
   42220:	mov	r0, r5
   42224:	bl	42e94 <fputs@plt+0x31ae0>
   42228:	sub	r4, r4, #1
   4222c:	cmp	r4, #2
   42230:	bgt	4221c <fputs@plt+0x30e68>
   42234:	ldr	r0, [r8, #12]
   42238:	ldrb	r0, [r0, #11]
   4223c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42240:	mov	r1, #0
   42244:	cmp	r0, #17
   42248:	blt	42278 <fputs@plt+0x30ec4>
   4224c:	mov	r2, #0
   42250:	mov	r3, #16
   42254:	mov	r1, #0
   42258:	lsl	r2, r2, #4
   4225c:	orr	r2, r2, r3, lsr #28
   42260:	lsl	ip, r3, #4
   42264:	add	r1, r1, #1
   42268:	rsbs	r3, r0, r3, lsl #4
   4226c:	sbcs	r3, r2, r0, asr #31
   42270:	mov	r3, ip
   42274:	blt	42258 <fputs@plt+0x30ea4>
   42278:	mov	r0, r1
   4227c:	bx	lr
   42280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42284:	add	fp, sp, #28
   42288:	sub	sp, sp, #44	; 0x2c
   4228c:	mov	r8, r3
   42290:	mov	r9, r2
   42294:	mov	r7, r1
   42298:	str	r0, [sp, #24]
   4229c:	ldr	r6, [r2]
   422a0:	ldr	r5, [r2, #4]
   422a4:	mov	r0, r1
   422a8:	bl	4238c <fputs@plt+0x30fd8>
   422ac:	str	r0, [r8]
   422b0:	mov	r4, #0
   422b4:	cmp	r0, #0
   422b8:	movweq	r4, #7
   422bc:	str	r0, [sp, #28]
   422c0:	movwne	r0, #1
   422c4:	str	r7, [sp, #20]
   422c8:	cmp	r7, #1
   422cc:	str	r9, [sp, #16]
   422d0:	str	r8, [sp, #12]
   422d4:	blt	42358 <fputs@plt+0x30fa4>
   422d8:	cmp	r0, #0
   422dc:	beq	42358 <fputs@plt+0x30fa4>
   422e0:	ldr	r0, [sp, #24]
   422e4:	add	r9, r0, #40	; 0x28
   422e8:	mov	r8, #1
   422ec:	mov	r7, #0
   422f0:	mov	r0, #0
   422f4:	str	r0, [sp, #36]	; 0x24
   422f8:	str	r0, [sp, #32]
   422fc:	ldr	r0, [sp, #28]
   42300:	ldr	r0, [r0, #12]
   42304:	add	sl, r0, r7
   42308:	str	sl, [sp]
   4230c:	add	r0, sp, #32
   42310:	str	r0, [sp, #4]
   42314:	ldr	r0, [sp, #24]
   42318:	mov	r1, r9
   4231c:	mov	r2, r6
   42320:	mov	r3, r5
   42324:	bl	42548 <fputs@plt+0x31194>
   42328:	mov	r4, r0
   4232c:	clz	r0, r0
   42330:	lsr	r0, r0, #5
   42334:	ldr	r6, [sl, #8]
   42338:	ldr	r5, [sl, #12]
   4233c:	ldr	r1, [sp, #20]
   42340:	cmp	r8, r1
   42344:	bge	42358 <fputs@plt+0x30fa4>
   42348:	add	r8, r8, #1
   4234c:	add	r7, r7, #56	; 0x38
   42350:	cmp	r4, #0
   42354:	beq	422f0 <fputs@plt+0x30f3c>
   42358:	cmp	r0, #0
   4235c:	bne	42374 <fputs@plt+0x30fc0>
   42360:	ldr	r0, [sp, #28]
   42364:	bl	30908 <fputs@plt+0x1f554>
   42368:	mov	r0, #0
   4236c:	ldr	r1, [sp, #12]
   42370:	str	r0, [r1]
   42374:	ldr	r0, [sp, #16]
   42378:	str	r6, [r0]
   4237c:	str	r5, [r0, #4]
   42380:	mov	r0, r4
   42384:	sub	sp, fp, #28
   42388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4238c:	push	{r4, r5, fp, lr}
   42390:	add	fp, sp, #8
   42394:	mov	r1, #2
   42398:	mov	r5, r1
   4239c:	lsl	r1, r1, #1
   423a0:	cmp	r5, r0
   423a4:	blt	42398 <fputs@plt+0x30fe4>
   423a8:	mov	r0, #100	; 0x64
   423ac:	bl	1ff24 <fputs@plt+0xeb70>
   423b0:	mov	r4, #0
   423b4:	cmp	r0, #0
   423b8:	bne	423f8 <fputs@plt+0x31044>
   423bc:	rsb	r0, r5, r5, lsl #4
   423c0:	mov	r1, #16
   423c4:	add	r0, r1, r0, lsl #2
   423c8:	asr	r1, r0, #31
   423cc:	bl	167c0 <fputs@plt+0x540c>
   423d0:	cmp	r0, #0
   423d4:	beq	423f8 <fputs@plt+0x31044>
   423d8:	mov	r1, #0
   423dc:	add	r2, r0, #16
   423e0:	rsb	r3, r5, r5, lsl #3
   423e4:	add	r3, r2, r3, lsl #3
   423e8:	str	r5, [r0]
   423ec:	stmib	r0, {r1, r3}
   423f0:	str	r2, [r0, #12]
   423f4:	mov	r4, r0
   423f8:	mov	r0, r4
   423fc:	pop	{r4, r5, fp, pc}
   42400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42404:	add	fp, sp, #28
   42408:	sub	sp, sp, #4
   4240c:	mov	r5, r3
   42410:	mov	r9, r2
   42414:	mov	r7, r1
   42418:	mov	r8, r0
   4241c:	ldr	r1, [fp, #8]
   42420:	mov	r2, sp
   42424:	bl	42de4 <fputs@plt+0x31a30>
   42428:	mov	sl, r0
   4242c:	cmp	r7, #2
   42430:	blt	424f4 <fputs@plt+0x31140>
   42434:	mov	r4, #1
   42438:	mov	r0, #1
   4243c:	add	r0, r0, #1
   42440:	lsl	r4, r4, #4
   42444:	cmp	r7, r0
   42448:	bne	4243c <fputs@plt+0x31088>
   4244c:	clz	r0, sl
   42450:	lsr	r1, r0, #5
   42454:	cmp	r7, #2
   42458:	blt	424e4 <fputs@plt+0x31130>
   4245c:	cmp	sl, #0
   42460:	bne	424e4 <fputs@plt+0x31130>
   42464:	mov	r6, #1
   42468:	sdiv	r0, r9, r4
   4246c:	asr	r1, r0, #31
   42470:	add	r1, r0, r1, lsr #28
   42474:	bic	r1, r1, #15
   42478:	sub	r0, r0, r1
   4247c:	rsb	r0, r0, r0, lsl #3
   42480:	ldr	r1, [r5, #12]
   42484:	add	r5, r1, r0, lsl #3
   42488:	ldr	r0, [r5, #48]!	; 0x30
   4248c:	cmp	r0, #0
   42490:	bne	424bc <fputs@plt+0x31108>
   42494:	mov	r0, #16
   42498:	bl	4238c <fputs@plt+0x30fd8>
   4249c:	cmp	r0, #0
   424a0:	beq	42528 <fputs@plt+0x31174>
   424a4:	mov	r1, r0
   424a8:	mov	r0, r8
   424ac:	mov	r2, r5
   424b0:	bl	42de4 <fputs@plt+0x31a30>
   424b4:	cmp	r0, #0
   424b8:	bne	42530 <fputs@plt+0x3117c>
   424bc:	asr	r0, r4, #31
   424c0:	add	r0, r4, r0, lsr #28
   424c4:	asr	r4, r0, #4
   424c8:	add	r6, r6, #1
   424cc:	ldr	r0, [r5]
   424d0:	ldr	r5, [r0, #4]
   424d4:	cmp	r6, r7
   424d8:	blt	42468 <fputs@plt+0x310b4>
   424dc:	mov	r1, #1
   424e0:	mov	sl, #0
   424e4:	ldr	r0, [sp]
   424e8:	cmp	r1, #0
   424ec:	bne	42504 <fputs@plt+0x31150>
   424f0:	b	42538 <fputs@plt+0x31184>
   424f4:	ldr	r0, [sp]
   424f8:	cmp	sl, #0
   424fc:	bne	42538 <fputs@plt+0x31184>
   42500:	mov	sl, #0
   42504:	asr	r1, r9, #31
   42508:	add	r1, r9, r1, lsr #28
   4250c:	bic	r1, r1, #15
   42510:	sub	r1, r9, r1
   42514:	rsb	r1, r1, r1, lsl #3
   42518:	ldr	r2, [r5, #12]
   4251c:	add	r1, r2, r1, lsl #3
   42520:	str	r0, [r1, #48]	; 0x30
   42524:	b	4253c <fputs@plt+0x31188>
   42528:	mov	sl, #7
   4252c:	b	42534 <fputs@plt+0x31180>
   42530:	mov	sl, r0
   42534:	ldr	r0, [sp]
   42538:	bl	30a74 <fputs@plt+0x1f6c0>
   4253c:	mov	r0, sl
   42540:	sub	sp, fp, #28
   42544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42548:	push	{r4, r5, r6, sl, fp, lr}
   4254c:	add	fp, sp, #16
   42550:	sub	sp, sp, #16
   42554:	mov	r4, r1
   42558:	stm	sp, {r2, r3}
   4255c:	ldr	r5, [fp, #8]
   42560:	mov	r1, r5
   42564:	mov	r2, r4
   42568:	bl	425d8 <fputs@plt+0x31224>
   4256c:	cmp	r0, #0
   42570:	bne	425c0 <fputs@plt+0x3120c>
   42574:	ldr	r6, [fp, #12]
   42578:	mov	r0, #0
   4257c:	str	r0, [sp, #12]
   42580:	str	r0, [sp, #8]
   42584:	add	r1, sp, #8
   42588:	mov	r0, r5
   4258c:	bl	42720 <fputs@plt+0x3136c>
   42590:	ldrd	r2, [r5]
   42594:	ldr	r1, [sp, #8]
   42598:	ldr	r4, [sp, #12]
   4259c:	adds	r2, r1, r2
   425a0:	adc	r3, r4, r3
   425a4:	strd	r2, [r5, #8]
   425a8:	ldrd	r2, [r6]
   425ac:	adds	r2, r2, r1
   425b0:	adc	r3, r3, r4
   425b4:	strd	r2, [r6]
   425b8:	cmp	r0, #0
   425bc:	beq	425c8 <fputs@plt+0x31214>
   425c0:	sub	sp, fp, #16
   425c4:	pop	{r4, r5, r6, sl, fp, pc}
   425c8:	mov	r0, r5
   425cc:	sub	sp, fp, #16
   425d0:	pop	{r4, r5, r6, sl, fp, lr}
   425d4:	b	427f0 <fputs@plt+0x3143c>
   425d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   425dc:	add	fp, sp, #28
   425e0:	sub	sp, sp, #12
   425e4:	mov	r6, r2
   425e8:	mov	r4, r1
   425ec:	mov	r8, r0
   425f0:	mov	r0, #201	; 0xc9
   425f4:	bl	1ff24 <fputs@plt+0xeb70>
   425f8:	mov	r1, r0
   425fc:	movw	r0, #266	; 0x10a
   42600:	cmp	r1, #0
   42604:	bne	42718 <fputs@plt+0x31364>
   42608:	ldr	r9, [fp, #12]
   4260c:	ldr	r7, [fp, #8]
   42610:	mov	r5, r4
   42614:	ldr	r1, [r5, #44]!	; 0x2c
   42618:	cmp	r1, #0
   4261c:	beq	4263c <fputs@plt+0x31288>
   42620:	ldr	r0, [r4, #24]
   42624:	str	r1, [sp]
   42628:	mov	sl, #0
   4262c:	mov	r2, #0
   42630:	mov	r3, #0
   42634:	bl	28be0 <fputs@plt+0x1782c>
   42638:	str	sl, [r4, #44]	; 0x2c
   4263c:	stm	r4, {r7, r9}
   42640:	ldrd	r0, [r6, #8]
   42644:	str	r1, [r4, #12]
   42648:	str	r0, [r4, #8]
   4264c:	ldr	r0, [r6]
   42650:	str	r0, [r4, #24]
   42654:	mov	r0, r8
   42658:	mov	r1, r6
   4265c:	mov	r2, r5
   42660:	bl	428c0 <fputs@plt+0x3150c>
   42664:	cmp	r0, #0
   42668:	bne	42718 <fputs@plt+0x31364>
   4266c:	mov	r7, r0
   42670:	ldr	r1, [r5]
   42674:	mov	r0, #0
   42678:	cmp	r1, #0
   4267c:	bne	42718 <fputs@plt+0x31364>
   42680:	ldrd	r0, [r4]
   42684:	ldr	r9, [r4, #36]	; 0x24
   42688:	ldr	r2, [r8, #8]
   4268c:	ldr	r5, [r2, #12]
   42690:	asr	r6, r5, #31
   42694:	mov	r2, r5
   42698:	mov	r3, r6
   4269c:	bl	7da58 <fputs@plt+0x6c6a4>
   426a0:	mov	r8, r2
   426a4:	mov	r0, #0
   426a8:	cmp	r9, #0
   426ac:	bne	426d0 <fputs@plt+0x3131c>
   426b0:	mov	r0, r5
   426b4:	mov	r1, r6
   426b8:	bl	140d0 <fputs@plt+0x2d1c>
   426bc:	str	r0, [r4, #36]	; 0x24
   426c0:	str	r5, [r4, #40]	; 0x28
   426c4:	cmp	r0, #0
   426c8:	movweq	r7, #7
   426cc:	mov	r0, r7
   426d0:	cmp	r8, #0
   426d4:	beq	42718 <fputs@plt+0x31364>
   426d8:	cmp	r0, #0
   426dc:	bne	42718 <fputs@plt+0x31364>
   426e0:	add	r0, r4, #8
   426e4:	ldrd	r6, [r0]
   426e8:	ldm	r4, {r1, r3}
   426ec:	ldr	r0, [r4, #24]
   426f0:	ldr	r4, [r4, #36]	; 0x24
   426f4:	stm	sp, {r1, r3}
   426f8:	sub	r2, r5, r8
   426fc:	adds	r5, r1, r2
   42700:	adc	r3, r3, r2, asr #31
   42704:	subs	r5, r6, r5
   42708:	sbcs	r3, r7, r3
   4270c:	sublt	r2, r6, r1
   42710:	add	r1, r4, r8
   42714:	bl	271e0 <fputs@plt+0x15e2c>
   42718:	sub	sp, fp, #28
   4271c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42720:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   42724:	add	fp, sp, #24
   42728:	sub	sp, sp, #24
   4272c:	mov	r8, r1
   42730:	mov	r4, r0
   42734:	ldr	r0, [r0]
   42738:	ldr	r1, [r4, #44]	; 0x2c
   4273c:	cmp	r1, #0
   42740:	beq	4274c <fputs@plt+0x31398>
   42744:	add	r0, r1, r0
   42748:	b	4277c <fputs@plt+0x313c8>
   4274c:	ldr	r1, [r4, #4]
   42750:	ldr	r6, [r4, #40]	; 0x28
   42754:	asr	r3, r6, #31
   42758:	mov	r2, r6
   4275c:	bl	7da58 <fputs@plt+0x6c6a4>
   42760:	cmp	r2, #0
   42764:	beq	427a0 <fputs@plt+0x313ec>
   42768:	sub	r0, r6, r2
   4276c:	cmp	r0, #9
   42770:	blt	427a0 <fputs@plt+0x313ec>
   42774:	ldr	r0, [r4, #36]	; 0x24
   42778:	add	r0, r0, r2
   4277c:	mov	r1, r8
   42780:	bl	281dc <fputs@plt+0x16e28>
   42784:	ldrd	r2, [r4]
   42788:	adds	r0, r2, r0
   4278c:	adc	r1, r3, #0
   42790:	strd	r0, [r4]
   42794:	mov	r0, #0
   42798:	sub	sp, fp, #24
   4279c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   427a0:	mov	r7, #0
   427a4:	add	r6, sp, #4
   427a8:	add	r5, sp, #8
   427ac:	mov	r0, r4
   427b0:	mov	r1, #1
   427b4:	mov	r2, r6
   427b8:	bl	42924 <fputs@plt+0x31570>
   427bc:	cmp	r0, #0
   427c0:	bne	42798 <fputs@plt+0x313e4>
   427c4:	ldr	r0, [sp, #4]
   427c8:	ldrsb	r0, [r0]
   427cc:	and	r1, r7, #15
   427d0:	strb	r0, [r5, r1]
   427d4:	add	r7, r7, #1
   427d8:	cmp	r0, #0
   427dc:	blt	427ac <fputs@plt+0x313f8>
   427e0:	add	r0, sp, #8
   427e4:	mov	r1, r8
   427e8:	bl	281dc <fputs@plt+0x16e28>
   427ec:	b	42794 <fputs@plt+0x313e0>
   427f0:	push	{r4, r5, r6, sl, fp, lr}
   427f4:	add	fp, sp, #16
   427f8:	sub	sp, sp, #16
   427fc:	mov	r4, r0
   42800:	mov	r5, #0
   42804:	str	r5, [sp, #12]
   42808:	str	r5, [sp, #8]
   4280c:	ldr	r0, [r0]
   42810:	ldmib	r4, {r1, r2, r3}
   42814:	subs	r0, r0, r2
   42818:	sbcs	r0, r1, r3
   4281c:	bge	42854 <fputs@plt+0x314a0>
   42820:	add	r1, sp, #8
   42824:	mov	r0, r4
   42828:	bl	42720 <fputs@plt+0x3136c>
   4282c:	mov	r5, r0
   42830:	cmp	r0, #0
   42834:	bne	4288c <fputs@plt+0x314d8>
   42838:	ldr	r1, [sp, #8]
   4283c:	str	r1, [r4, #20]
   42840:	add	r2, r4, #32
   42844:	mov	r0, r4
   42848:	bl	42924 <fputs@plt+0x31570>
   4284c:	mov	r5, r0
   42850:	b	4288c <fputs@plt+0x314d8>
   42854:	ldr	r6, [r4, #48]	; 0x30
   42858:	cmp	r6, #0
   4285c:	beq	42884 <fputs@plt+0x314d0>
   42860:	mov	r0, r6
   42864:	bl	42ac8 <fputs@plt+0x31714>
   42868:	mov	r5, r0
   4286c:	cmp	r0, #0
   42870:	bne	42884 <fputs@plt+0x314d0>
   42874:	ldr	r0, [r6, #20]
   42878:	cmp	r0, #0
   4287c:	mov	r5, #0
   42880:	beq	42898 <fputs@plt+0x314e4>
   42884:	mov	r0, r4
   42888:	bl	309fc <fputs@plt+0x1f648>
   4288c:	mov	r0, r5
   42890:	sub	sp, fp, #16
   42894:	pop	{r4, r5, r6, sl, fp, pc}
   42898:	ldr	r0, [r6]
   4289c:	ldrd	r2, [r6, #8]
   428a0:	stm	sp, {r2, r3}
   428a4:	add	r2, r6, #32
   428a8:	mov	r1, r4
   428ac:	bl	425d8 <fputs@plt+0x31224>
   428b0:	mov	r5, r0
   428b4:	cmp	r0, #0
   428b8:	bne	4288c <fputs@plt+0x314d8>
   428bc:	b	42820 <fputs@plt+0x3146c>
   428c0:	push	{r4, r5, fp, lr}
   428c4:	add	fp, sp, #8
   428c8:	sub	sp, sp, #8
   428cc:	ldrd	r4, [r1, #8]
   428d0:	ldr	r0, [r0, #8]
   428d4:	ldr	r0, [r0, #24]
   428d8:	ldr	r0, [r0, #140]	; 0x8c
   428dc:	subs	r3, r0, r4
   428e0:	rscs	r0, r5, r0, asr #31
   428e4:	blt	42918 <fputs@plt+0x31564>
   428e8:	ldr	r0, [r1]
   428ec:	ldr	r1, [r0]
   428f0:	ldr	r1, [r1]
   428f4:	cmp	r1, #3
   428f8:	blt	42918 <fputs@plt+0x31564>
   428fc:	str	r4, [sp]
   42900:	str	r2, [sp, #4]
   42904:	mov	r2, #0
   42908:	mov	r3, #0
   4290c:	bl	2c90c <fputs@plt+0x1b558>
   42910:	sub	sp, fp, #8
   42914:	pop	{r4, r5, fp, pc}
   42918:	mov	r0, #0
   4291c:	sub	sp, fp, #8
   42920:	pop	{r4, r5, fp, pc}
   42924:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42928:	add	fp, sp, #28
   4292c:	sub	sp, sp, #12
   42930:	mov	r8, r2
   42934:	mov	r5, r1
   42938:	mov	r4, r0
   4293c:	ldrd	r6, [r0]
   42940:	ldr	r0, [r0, #44]	; 0x2c
   42944:	cmp	r0, #0
   42948:	beq	4296c <fputs@plt+0x315b8>
   4294c:	add	r0, r0, r6
   42950:	str	r0, [r8]
   42954:	adds	r0, r6, r5
   42958:	adc	r1, r7, r5, asr #31
   4295c:	strd	r0, [r4]
   42960:	mov	r0, #0
   42964:	sub	sp, fp, #28
   42968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4296c:	ldr	sl, [r4, #40]	; 0x28
   42970:	asr	r3, sl, #31
   42974:	mov	r0, r6
   42978:	mov	r1, r7
   4297c:	mov	r2, sl
   42980:	bl	7da58 <fputs@plt+0x6c6a4>
   42984:	mov	r9, r2
   42988:	cmp	r2, #0
   4298c:	beq	42a78 <fputs@plt+0x316c4>
   42990:	ldr	r0, [r4, #40]	; 0x28
   42994:	sub	r6, r0, r9
   42998:	cmp	r6, r5
   4299c:	bge	42aac <fputs@plt+0x316f8>
   429a0:	ldr	r1, [r4, #16]
   429a4:	cmp	r1, r5
   429a8:	bge	429f0 <fputs@plt+0x3163c>
   429ac:	lsl	r0, r1, #1
   429b0:	cmp	r1, #64	; 0x40
   429b4:	movwlt	r0, #128	; 0x80
   429b8:	mov	r7, r0
   429bc:	lsl	r0, r0, #1
   429c0:	cmp	r7, r5
   429c4:	blt	429b8 <fputs@plt+0x31604>
   429c8:	ldr	r0, [r4, #28]
   429cc:	asr	r3, r7, #31
   429d0:	mov	r2, r7
   429d4:	bl	1421c <fputs@plt+0x2e68>
   429d8:	cmp	r0, #0
   429dc:	moveq	r0, #7
   429e0:	subeq	sp, fp, #28
   429e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   429e8:	str	r0, [r4, #28]
   429ec:	str	r7, [r4, #16]
   429f0:	ldr	r0, [r4, #28]
   429f4:	ldr	r1, [r4, #36]	; 0x24
   429f8:	add	r1, r1, r9
   429fc:	mov	r2, r6
   42a00:	bl	1121c <memcpy@plt>
   42a04:	ldrd	r0, [r4]
   42a08:	adds	r0, r0, r6
   42a0c:	adc	r1, r1, r6, asr #31
   42a10:	strd	r0, [r4]
   42a14:	sub	r6, r5, r6
   42a18:	cmp	r6, #1
   42a1c:	blt	42a6c <fputs@plt+0x316b8>
   42a20:	add	r9, sp, #8
   42a24:	ldr	r7, [r4, #40]	; 0x28
   42a28:	cmp	r6, r7
   42a2c:	movle	r7, r6
   42a30:	mov	r0, r4
   42a34:	mov	r1, r7
   42a38:	mov	r2, r9
   42a3c:	bl	42924 <fputs@plt+0x31570>
   42a40:	cmp	r0, #0
   42a44:	bne	42964 <fputs@plt+0x315b0>
   42a48:	sub	r0, r5, r6
   42a4c:	ldr	r1, [r4, #28]
   42a50:	add	r0, r1, r0
   42a54:	ldr	r1, [sp, #8]
   42a58:	mov	r2, r7
   42a5c:	bl	1121c <memcpy@plt>
   42a60:	sub	r6, r6, r7
   42a64:	cmp	r6, #0
   42a68:	bgt	42a24 <fputs@plt+0x31670>
   42a6c:	ldr	r0, [r4, #28]
   42a70:	str	r0, [r8]
   42a74:	b	42960 <fputs@plt+0x315ac>
   42a78:	ldrd	r2, [r4, #8]
   42a7c:	ldr	r0, [r4, #24]
   42a80:	ldr	r1, [r4, #36]	; 0x24
   42a84:	stm	sp, {r6, r7}
   42a88:	subs	r2, r2, r6
   42a8c:	sbc	r3, r3, r7
   42a90:	subs	r7, sl, r2
   42a94:	rscs	r3, r3, sl, asr #31
   42a98:	movlt	r2, sl
   42a9c:	bl	271e0 <fputs@plt+0x15e2c>
   42aa0:	cmp	r0, #0
   42aa4:	bne	42964 <fputs@plt+0x315b0>
   42aa8:	b	42990 <fputs@plt+0x315dc>
   42aac:	ldr	r0, [r4, #36]	; 0x24
   42ab0:	add	r0, r0, r9
   42ab4:	str	r0, [r8]
   42ab8:	ldrd	r0, [r4]
   42abc:	adds	r0, r0, r5
   42ac0:	adc	r1, r1, r5, asr #31
   42ac4:	b	4295c <fputs@plt+0x315a8>
   42ac8:	push	{r4, r6, r7, sl, fp, lr}
   42acc:	add	fp, sp, #16
   42ad0:	mov	r4, r0
   42ad4:	bl	42b08 <fputs@plt+0x31754>
   42ad8:	add	r1, r4, #48	; 0x30
   42adc:	vld1.64	{d16-d17}, [r1]
   42ae0:	add	r1, r4, #32
   42ae4:	vst1.64	{d16-d17}, [r1]
   42ae8:	ldrd	r2, [r4, #8]
   42aec:	ldrd	r6, [r4, #40]	; 0x28
   42af0:	eor	r1, r7, r3
   42af4:	eor	r2, r6, r2
   42af8:	orrs	r1, r2, r1
   42afc:	moveq	r1, #1
   42b00:	streq	r1, [r4, #20]
   42b04:	pop	{r4, r6, r7, sl, fp, pc}
   42b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42b0c:	add	fp, sp, #28
   42b10:	sub	sp, sp, #76	; 0x4c
   42b14:	mov	r4, r0
   42b18:	ldr	r1, [r0]
   42b1c:	ldr	r0, [r0, #4]
   42b20:	str	r0, [sp, #24]
   42b24:	ldr	r3, [r4, #8]
   42b28:	ldr	r7, [r4, #12]
   42b2c:	ldr	r0, [r4, #48]	; 0x30
   42b30:	ldr	r1, [r1, #8]
   42b34:	ldr	r2, [r1, #12]
   42b38:	str	r3, [sp, #20]
   42b3c:	str	r7, [sp, #16]
   42b40:	stm	sp, {r3, r7}
   42b44:	add	r5, sp, #32
   42b48:	mov	r1, r5
   42b4c:	bl	41dd4 <fputs@plt+0x30a20>
   42b50:	add	r0, r5, #24
   42b54:	str	r0, [sp, #12]
   42b58:	ldr	r1, [sp, #24]
   42b5c:	ldr	r0, [r1, #8]
   42b60:	ldr	r1, [r1, #12]
   42b64:	ldr	r0, [r0, #4]
   42b68:	rsb	r0, r0, r0, lsl #3
   42b6c:	add	r8, r1, r0, lsl #3
   42b70:	ldr	r0, [r8, #24]
   42b74:	cmp	r0, #0
   42b78:	beq	42c20 <fputs@plt+0x3186c>
   42b7c:	ldr	r7, [r8, #20]
   42b80:	ldr	r0, [sp, #12]
   42b84:	ldrd	r0, [r0]
   42b88:	adds	r0, r0, r7
   42b8c:	adc	r1, r1, r7, asr #31
   42b90:	ldr	r2, [sp, #48]	; 0x30
   42b94:	adds	r9, r0, r2
   42b98:	adc	sl, r1, r2, asr #31
   42b9c:	asr	r6, r7, #31
   42ba0:	mov	r0, r7
   42ba4:	mov	r1, r6
   42ba8:	bl	3946c <fputs@plt+0x280b8>
   42bac:	adds	r1, r9, r0
   42bb0:	adc	r0, sl, r0, asr #31
   42bb4:	ldr	r2, [r4, #16]
   42bb8:	ldr	r3, [sp, #20]
   42bbc:	adds	r3, r3, r2
   42bc0:	ldr	r5, [sp, #16]
   42bc4:	adc	r2, r5, r2, asr #31
   42bc8:	subs	r1, r3, r1
   42bcc:	sbcs	r0, r2, r0
   42bd0:	blt	42c20 <fputs@plt+0x3186c>
   42bd4:	add	r5, sp, #32
   42bd8:	mov	r0, r5
   42bdc:	mov	r2, r7
   42be0:	mov	r3, r6
   42be4:	bl	41e6c <fputs@plt+0x30ab8>
   42be8:	ldr	r1, [r8, #32]
   42bec:	mov	r0, r5
   42bf0:	mov	r2, r7
   42bf4:	bl	41ea0 <fputs@plt+0x30aec>
   42bf8:	ldr	r0, [r4, #4]
   42bfc:	add	r1, sp, #28
   42c00:	bl	42c3c <fputs@plt+0x31888>
   42c04:	cmp	r0, #0
   42c08:	beq	42b58 <fputs@plt+0x317a4>
   42c0c:	mov	r7, r0
   42c10:	add	r1, r4, #56	; 0x38
   42c14:	add	r0, sp, #32
   42c18:	bl	41f74 <fputs@plt+0x30bc0>
   42c1c:	b	42c30 <fputs@plt+0x3187c>
   42c20:	add	r1, r4, #56	; 0x38
   42c24:	add	r0, sp, #32
   42c28:	bl	41f74 <fputs@plt+0x30bc0>
   42c2c:	mov	r7, r0
   42c30:	mov	r0, r7
   42c34:	sub	sp, fp, #28
   42c38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42c40:	add	fp, sp, #28
   42c44:	sub	sp, sp, #20
   42c48:	mov	r7, r1
   42c4c:	mov	r6, r0
   42c50:	ldr	r5, [r0, #4]
   42c54:	ldr	r0, [r0, #8]
   42c58:	ldr	r1, [r6, #12]
   42c5c:	ldr	r4, [r0, #4]
   42c60:	rsb	r0, r4, r4, lsl #3
   42c64:	add	r0, r1, r0, lsl #3
   42c68:	bl	427f0 <fputs@plt+0x3143c>
   42c6c:	cmp	r0, #0
   42c70:	beq	42c7c <fputs@plt+0x318c8>
   42c74:	sub	sp, fp, #28
   42c78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42c7c:	str	r5, [sp, #12]
   42c80:	str	r7, [sp, #8]
   42c84:	mov	r0, #0
   42c88:	str	r0, [sp, #16]
   42c8c:	ldr	r0, [r6]
   42c90:	add	r7, r0, r4
   42c94:	cmp	r7, #2
   42c98:	blt	42da8 <fputs@plt+0x319f4>
   42c9c:	ldr	r0, [r6, #12]
   42ca0:	movw	r1, #65534	; 0xfffe
   42ca4:	and	r1, r4, r1
   42ca8:	rsb	r1, r1, r1, lsl #3
   42cac:	add	r9, r0, r1, lsl #3
   42cb0:	orr	r1, r4, #1
   42cb4:	rsb	r1, r1, r1, lsl #3
   42cb8:	add	r8, r0, r1, lsl #3
   42cbc:	movw	r3, #28087	; 0x6db7
   42cc0:	movt	r3, #46811	; 0xb6db
   42cc4:	ldr	r0, [r9, #24]
   42cc8:	add	r1, r7, r7, lsr #31
   42ccc:	asr	sl, r1, #1
   42cd0:	cmp	r0, #0
   42cd4:	beq	42d70 <fputs@plt+0x319bc>
   42cd8:	ldr	r0, [r8, #24]
   42cdc:	cmp	r0, #0
   42ce0:	beq	42d28 <fputs@plt+0x31974>
   42ce4:	ldr	r3, [r9, #20]
   42ce8:	ldr	r2, [r9, #32]
   42cec:	ldr	r0, [sp, #12]
   42cf0:	ldr	r4, [r0, #32]
   42cf4:	ldr	r5, [r8, #20]
   42cf8:	ldr	r1, [r8, #32]
   42cfc:	stm	sp, {r1, r5}
   42d00:	add	r1, sp, #16
   42d04:	blx	r4
   42d08:	movw	r3, #28087	; 0x6db7
   42d0c:	movt	r3, #46811	; 0xb6db
   42d10:	cmp	r0, #0
   42d14:	blt	42d28 <fputs@plt+0x31974>
   42d18:	cmp	r9, r8
   42d1c:	bcs	42d60 <fputs@plt+0x319ac>
   42d20:	cmp	r0, #0
   42d24:	bne	42d60 <fputs@plt+0x319ac>
   42d28:	ldr	r0, [r6, #8]
   42d2c:	ldr	r1, [r6, #12]
   42d30:	sub	r1, r9, r1
   42d34:	asr	r1, r1, #3
   42d38:	mul	r1, r1, r3
   42d3c:	str	r1, [r0, sl, lsl #2]
   42d40:	eor	r1, sl, #1
   42d44:	ldr	r0, [r0, r1, lsl #2]
   42d48:	ldr	r1, [r6, #12]
   42d4c:	mov	r2, #0
   42d50:	str	r2, [sp, #16]
   42d54:	rsb	r0, r0, r0, lsl #3
   42d58:	add	r8, r1, r0, lsl #3
   42d5c:	b	42d9c <fputs@plt+0x319e8>
   42d60:	ldr	r0, [r9, #24]
   42d64:	cmp	r0, #0
   42d68:	movne	r0, #0
   42d6c:	strne	r0, [sp, #16]
   42d70:	ldr	r0, [r6, #8]
   42d74:	ldr	r1, [r6, #12]
   42d78:	sub	r1, r8, r1
   42d7c:	asr	r1, r1, #3
   42d80:	mul	r1, r1, r3
   42d84:	str	r1, [r0, sl, lsl #2]
   42d88:	eor	r1, sl, #1
   42d8c:	ldr	r0, [r0, r1, lsl #2]
   42d90:	rsb	r0, r0, r0, lsl #3
   42d94:	ldr	r1, [r6, #12]
   42d98:	add	r9, r1, r0, lsl #3
   42d9c:	cmp	r7, #3
   42da0:	mov	r7, sl
   42da4:	bgt	42cc4 <fputs@plt+0x31910>
   42da8:	ldr	r0, [r6, #8]
   42dac:	ldr	r1, [r6, #12]
   42db0:	ldr	r0, [r0, #4]
   42db4:	rsb	r0, r0, r0, lsl #3
   42db8:	add	r0, r1, r0, lsl #3
   42dbc:	ldr	r0, [r0, #24]
   42dc0:	clz	r0, r0
   42dc4:	lsr	r0, r0, #5
   42dc8:	ldr	r1, [sp, #8]
   42dcc:	str	r0, [r1]
   42dd0:	ldr	r0, [sp, #12]
   42dd4:	ldr	r0, [r0, #12]
   42dd8:	ldrb	r0, [r0, #11]
   42ddc:	sub	sp, fp, #28
   42de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42de4:	push	{r4, r5, r6, r7, fp, lr}
   42de8:	add	fp, sp, #16
   42dec:	mov	r5, r2
   42df0:	mov	r7, r1
   42df4:	mov	r6, r0
   42df8:	mov	r0, #100	; 0x64
   42dfc:	bl	1ff24 <fputs@plt+0xeb70>
   42e00:	cmp	r0, #0
   42e04:	beq	42e24 <fputs@plt+0x31a70>
   42e08:	mov	r0, #0
   42e0c:	str	r0, [r5]
   42e10:	mov	r0, r7
   42e14:	bl	30908 <fputs@plt+0x1f554>
   42e18:	mov	r4, #7
   42e1c:	mov	r0, r4
   42e20:	pop	{r4, r5, r6, r7, fp, pc}
   42e24:	mov	r4, #0
   42e28:	mov	r0, #64	; 0x40
   42e2c:	mov	r1, #0
   42e30:	bl	167c0 <fputs@plt+0x540c>
   42e34:	str	r0, [r5]
   42e38:	cmp	r0, #0
   42e3c:	beq	42e10 <fputs@plt+0x31a5c>
   42e40:	strd	r6, [r0]
   42e44:	ldr	r1, [r6, #8]
   42e48:	ldr	r2, [r1, #4]
   42e4c:	ldr	r1, [r1, #8]
   42e50:	add	r1, r1, #9
   42e54:	add	r2, r2, r2, lsr #31
   42e58:	cmp	r1, r2, asr #1
   42e5c:	asrle	r1, r2, #1
   42e60:	str	r1, [r0, #16]
   42e64:	ldr	r0, [r6, #64]	; 0x40
   42e68:	ldr	r3, [r6, #68]	; 0x44
   42e6c:	adds	r0, r0, r1
   42e70:	adc	r1, r3, r1, asr #31
   42e74:	strd	r0, [r6, #64]	; 0x40
   42e78:	mov	r0, r4
   42e7c:	pop	{r4, r5, r6, r7, fp, pc}
   42e80:	ldr	r1, [r0, #48]	; 0x30
   42e84:	cmp	r1, #0
   42e88:	moveq	r0, #0
   42e8c:	bxeq	lr
   42e90:	b	42f60 <fputs@plt+0x31bac>
   42e94:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   42e98:	add	fp, sp, #24
   42e9c:	sub	sp, sp, #16
   42ea0:	mov	r4, r1
   42ea4:	mov	r5, r0
   42ea8:	ldr	r0, [r0]
   42eac:	add	r0, r0, r0, lsr #31
   42eb0:	cmp	r1, r0, asr #1
   42eb4:	bge	42ed0 <fputs@plt+0x31b1c>
   42eb8:	mov	r0, #4
   42ebc:	orr	r0, r0, r4, lsl #3
   42ec0:	ldr	r1, [r5, #8]
   42ec4:	ldr	r6, [r1, r0]
   42ec8:	ldr	r8, [r1, r4, lsl #3]
   42ecc:	b	42ee4 <fputs@plt+0x31b30>
   42ed0:	asr	r0, r0, #1
   42ed4:	sub	r0, r4, r0
   42ed8:	mov	r1, #1
   42edc:	orr	r6, r1, r0, lsl #1
   42ee0:	lsl	r8, r0, #1
   42ee4:	ldr	r0, [r5, #12]
   42ee8:	rsb	r1, r8, r8, lsl #3
   42eec:	add	r1, r0, r1, lsl #3
   42ef0:	ldr	r2, [r1, #24]
   42ef4:	cmp	r2, #0
   42ef8:	beq	42f50 <fputs@plt+0x31b9c>
   42efc:	rsb	r2, r6, r6, lsl #3
   42f00:	add	r7, r0, r2, lsl #3
   42f04:	ldr	r0, [r7, #24]
   42f08:	cmp	r0, #0
   42f0c:	beq	42f4c <fputs@plt+0x31b98>
   42f10:	ldr	r0, [r5, #4]
   42f14:	mov	r2, #0
   42f18:	str	r2, [sp, #12]
   42f1c:	ldr	r3, [r1, #20]
   42f20:	ldr	r2, [r1, #32]
   42f24:	ldr	r1, [r7, #20]
   42f28:	ldr	r7, [r7, #32]
   42f2c:	ldr	ip, [r0, #32]
   42f30:	str	r7, [sp]
   42f34:	str	r1, [sp, #4]
   42f38:	add	r1, sp, #12
   42f3c:	blx	ip
   42f40:	cmp	r0, #1
   42f44:	movlt	r6, r8
   42f48:	b	42f50 <fputs@plt+0x31b9c>
   42f4c:	mov	r6, r8
   42f50:	ldr	r0, [r5, #8]
   42f54:	str	r6, [r0, r4, lsl #2]
   42f58:	sub	sp, fp, #24
   42f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42f60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   42f64:	add	fp, sp, #24
   42f68:	sub	sp, sp, #8
   42f6c:	mov	r4, r0
   42f70:	ldr	r7, [r0, #48]	; 0x30
   42f74:	ldr	r6, [r7]
   42f78:	ldr	r1, [r7, #4]
   42f7c:	ldr	r0, [r6, #8]
   42f80:	ldr	r5, [r0, #24]
   42f84:	mov	r0, r6
   42f88:	bl	421c0 <fputs@plt+0x30e0c>
   42f8c:	cmp	r0, #0
   42f90:	beq	42f9c <fputs@plt+0x31be8>
   42f94:	sub	sp, fp, #24
   42f98:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42f9c:	mov	r0, r6
   42fa0:	ldr	r1, [r0, #56]!	; 0x38
   42fa4:	ldr	r8, [r7, #16]
   42fa8:	cmp	r1, #0
   42fac:	bne	42fd4 <fputs@plt+0x31c20>
   42fb0:	ldrd	r2, [r6, #64]	; 0x40
   42fb4:	str	r0, [sp]
   42fb8:	mov	r0, r5
   42fbc:	bl	41c7c <fputs@plt+0x308c8>
   42fc0:	mov	r1, #0
   42fc4:	str	r1, [r6, #64]	; 0x40
   42fc8:	str	r1, [r6, #68]	; 0x44
   42fcc:	cmp	r0, #0
   42fd0:	bne	42f94 <fputs@plt+0x31be0>
   42fd4:	ldr	r0, [r6, #56]	; 0x38
   42fd8:	str	r0, [r7, #48]	; 0x30
   42fdc:	ldrd	r0, [r6, #64]	; 0x40
   42fe0:	strd	r0, [r7, #8]
   42fe4:	adds	r0, r0, r8
   42fe8:	adc	r1, r1, r8, asr #31
   42fec:	strd	r0, [r6, #64]	; 0x40
   42ff0:	mov	r0, r4
   42ff4:	sub	sp, fp, #24
   42ff8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   42ffc:	b	427f0 <fputs@plt+0x3143c>
   43000:	movw	r0, #55280	; 0xd7f0
   43004:	movt	r0, #9
   43008:	ldr	r0, [r0, #28]
   4300c:	bx	lr
   43010:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43014:	add	fp, sp, #28
   43018:	sub	sp, sp, #28
   4301c:	mov	r4, r0
   43020:	mov	r0, #0
   43024:	str	r0, [sp, #20]
   43028:	ldr	r5, [r4, #4]
   4302c:	ldr	r0, [r5, #8]
   43030:	movw	r6, #262	; 0x106
   43034:	cmp	r0, #0
   43038:	bne	4322c <fputs@plt+0x31e78>
   4303c:	mov	r7, r1
   43040:	cmp	r1, #1
   43044:	bhi	43058 <fputs@plt+0x31ca4>
   43048:	movw	r0, #64375	; 0xfb77
   4304c:	bl	27378 <fputs@plt+0x15fc4>
   43050:	mov	r6, r0
   43054:	b	4322c <fputs@plt+0x31e78>
   43058:	mov	r9, r2
   4305c:	add	r2, sp, #20
   43060:	mov	r0, r5
   43064:	mov	r1, r7
   43068:	mov	r3, #0
   4306c:	bl	2bf4c <fputs@plt+0x1ab98>
   43070:	mov	r6, r0
   43074:	str	r0, [sp, #24]
   43078:	cmp	r0, #0
   4307c:	bne	4322c <fputs@plt+0x31e78>
   43080:	mov	r8, #0
   43084:	mov	r0, r4
   43088:	mov	r1, r7
   4308c:	mov	r2, #0
   43090:	bl	3af5c <fputs@plt+0x29ba8>
   43094:	str	r0, [sp, #24]
   43098:	cmp	r0, #0
   4309c:	beq	430b0 <fputs@plt+0x31cfc>
   430a0:	mov	r6, r0
   430a4:	ldr	r0, [sp, #20]
   430a8:	bl	2c010 <fputs@plt+0x1ac5c>
   430ac:	b	4322c <fputs@plt+0x31e78>
   430b0:	str	r8, [r9]
   430b4:	ldrb	r0, [r5, #17]
   430b8:	cmp	r0, #0
   430bc:	beq	43160 <fputs@plt+0x31dac>
   430c0:	add	r2, sp, #16
   430c4:	mov	r0, r4
   430c8:	mov	r1, #4
   430cc:	bl	1723c <fputs@plt+0x5e88>
   430d0:	ldr	r8, [sp, #16]
   430d4:	cmp	r8, r7
   430d8:	bne	43180 <fputs@plt+0x31dcc>
   430dc:	ldr	r6, [sp, #20]
   430e0:	add	r1, sp, #24
   430e4:	mov	r0, r6
   430e8:	bl	411c8 <fputs@plt+0x2fe14>
   430ec:	mov	r0, r6
   430f0:	bl	2c010 <fputs@plt+0x1ac5c>
   430f4:	ldr	r6, [sp, #24]
   430f8:	cmp	r6, #0
   430fc:	bne	4322c <fputs@plt+0x31e78>
   43100:	ldr	r0, [r5, #32]
   43104:	movw	r1, #37800	; 0x93a8
   43108:	movt	r1, #9
   4310c:	ldr	r1, [r1]
   43110:	udiv	r0, r1, r0
   43114:	add	r7, r0, #1
   43118:	ldr	r0, [sp, #16]
   4311c:	sub	r6, r0, #1
   43120:	cmp	r6, r7
   43124:	bne	43134 <fputs@plt+0x31d80>
   43128:	sub	r6, r6, #1
   4312c:	cmp	r6, r7
   43130:	beq	43128 <fputs@plt+0x31d74>
   43134:	mov	r0, r5
   43138:	mov	r1, r6
   4313c:	bl	2d644 <fputs@plt+0x1c290>
   43140:	cmp	r6, r0
   43144:	beq	43128 <fputs@plt+0x31d74>
   43148:	mov	r0, r4
   4314c:	mov	r1, #4
   43150:	mov	r2, r6
   43154:	bl	1788c <fputs@plt+0x64d8>
   43158:	str	r0, [sp, #24]
   4315c:	b	43178 <fputs@plt+0x31dc4>
   43160:	ldr	r4, [sp, #20]
   43164:	add	r1, sp, #24
   43168:	mov	r0, r4
   4316c:	bl	411c8 <fputs@plt+0x2fe14>
   43170:	mov	r0, r4
   43174:	bl	2c010 <fputs@plt+0x1ac5c>
   43178:	ldr	r6, [sp, #24]
   4317c:	b	4322c <fputs@plt+0x31e78>
   43180:	ldr	r0, [sp, #20]
   43184:	bl	2c010 <fputs@plt+0x1ac5c>
   43188:	add	r2, sp, #12
   4318c:	mov	r0, r5
   43190:	mov	r1, r8
   43194:	mov	r3, #0
   43198:	bl	2bf4c <fputs@plt+0x1ab98>
   4319c:	mov	r6, r0
   431a0:	str	r0, [sp, #24]
   431a4:	cmp	r0, #0
   431a8:	bne	4322c <fputs@plt+0x31e78>
   431ac:	mov	r0, #0
   431b0:	ldr	sl, [sp, #12]
   431b4:	str	r7, [sp]
   431b8:	str	r0, [sp, #4]
   431bc:	mov	r0, r5
   431c0:	mov	r1, sl
   431c4:	mov	r2, #1
   431c8:	mov	r3, #0
   431cc:	bl	2e904 <fputs@plt+0x1d550>
   431d0:	mov	r6, r0
   431d4:	str	r0, [sp, #24]
   431d8:	mov	r0, sl
   431dc:	bl	2c010 <fputs@plt+0x1ac5c>
   431e0:	cmp	r6, #0
   431e4:	bne	4322c <fputs@plt+0x31e78>
   431e8:	mov	r0, #0
   431ec:	str	r0, [sp, #12]
   431f0:	add	r2, sp, #12
   431f4:	mov	r0, r5
   431f8:	mov	r1, r8
   431fc:	mov	r3, #0
   43200:	bl	2bf4c <fputs@plt+0x1ab98>
   43204:	str	r0, [sp, #24]
   43208:	ldr	r6, [sp, #12]
   4320c:	add	r1, sp, #24
   43210:	mov	r0, r6
   43214:	bl	411c8 <fputs@plt+0x2fe14>
   43218:	mov	r0, r6
   4321c:	bl	2c010 <fputs@plt+0x1ac5c>
   43220:	ldr	r6, [sp, #24]
   43224:	cmp	r6, #0
   43228:	beq	43238 <fputs@plt+0x31e84>
   4322c:	mov	r0, r6
   43230:	sub	sp, fp, #28
   43234:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43238:	str	r8, [r9]
   4323c:	b	43100 <fputs@plt+0x31d4c>
   43240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43244:	add	fp, sp, #28
   43248:	sub	sp, sp, #20
   4324c:	mov	r6, r3
   43250:	mov	r9, r2
   43254:	mov	r4, r1
   43258:	mov	r7, r0
   4325c:	bl	2c904 <fputs@plt+0x1b550>
   43260:	cmp	r0, r4
   43264:	bcs	43278 <fputs@plt+0x31ec4>
   43268:	movw	r0, #64249	; 0xfaf9
   4326c:	bl	27378 <fputs@plt+0x15fc4>
   43270:	sub	sp, fp, #28
   43274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43278:	mov	r0, #0
   4327c:	str	r0, [sp]
   43280:	add	r2, sp, #16
   43284:	mov	r0, r7
   43288:	mov	r1, r4
   4328c:	mov	r3, #0
   43290:	bl	3d1a0 <fputs@plt+0x2bdec>
   43294:	str	r0, [sp, #12]
   43298:	cmp	r0, #0
   4329c:	beq	432a8 <fputs@plt+0x31ef4>
   432a0:	sub	sp, fp, #28
   432a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   432a8:	ldr	r4, [sp, #16]
   432ac:	ldrb	r0, [r4, #8]
   432b0:	cmp	r0, #0
   432b4:	beq	432e0 <fputs@plt+0x31f2c>
   432b8:	movw	r0, #64254	; 0xfafe
   432bc:	bl	27378 <fputs@plt+0x15fc4>
   432c0:	str	r0, [sp, #12]
   432c4:	mov	r0, #0
   432c8:	strb	r0, [r4, #8]
   432cc:	mov	r0, r4
   432d0:	bl	2c010 <fputs@plt+0x1ac5c>
   432d4:	ldr	r0, [sp, #12]
   432d8:	sub	sp, fp, #28
   432dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   432e0:	mov	r0, #1
   432e4:	strb	r0, [r4, #8]
   432e8:	ldrb	r5, [r4, #5]
   432ec:	ldrh	r0, [r4, #18]
   432f0:	cmp	r0, #0
   432f4:	beq	43388 <fputs@plt+0x31fd4>
   432f8:	str	r5, [sp, #4]
   432fc:	mov	sl, #0
   43300:	add	r8, sp, #10
   43304:	ldr	r0, [r4, #64]	; 0x40
   43308:	ldrb	r1, [r0, sl, lsl #1]!
   4330c:	ldrb	r0, [r0, #1]
   43310:	orr	r0, r0, r1, lsl #8
   43314:	ldrh	r1, [r4, #20]
   43318:	and	r0, r0, r1
   4331c:	ldr	r1, [r4, #56]	; 0x38
   43320:	add	r5, r1, r0
   43324:	ldrb	r0, [r4, #4]
   43328:	cmp	r0, #0
   4332c:	bne	43354 <fputs@plt+0x31fa0>
   43330:	mov	r0, r5
   43334:	bl	244dc <fputs@plt+0x13128>
   43338:	mov	r1, r0
   4333c:	mov	r0, r7
   43340:	mov	r2, #1
   43344:	mov	r3, r6
   43348:	bl	43240 <fputs@plt+0x31e8c>
   4334c:	cmp	r0, #0
   43350:	bne	432c0 <fputs@plt+0x31f0c>
   43354:	mov	r0, r4
   43358:	mov	r1, r5
   4335c:	mov	r2, r8
   43360:	bl	3e6c8 <fputs@plt+0x2d314>
   43364:	cmp	r0, #0
   43368:	bne	432c0 <fputs@plt+0x31f0c>
   4336c:	add	sl, sl, #1
   43370:	ldrh	r1, [r4, #18]
   43374:	cmp	sl, r1
   43378:	bcc	43304 <fputs@plt+0x31f50>
   4337c:	str	r0, [sp, #12]
   43380:	ldr	r5, [sp, #4]
   43384:	b	4338c <fputs@plt+0x31fd8>
   43388:	mov	r1, #0
   4338c:	ldrb	r0, [r4, #4]
   43390:	cmp	r0, #0
   43394:	beq	433c0 <fputs@plt+0x3200c>
   43398:	cmp	r6, #0
   4339c:	ldrne	r0, [r6]
   433a0:	addne	r0, r0, r1
   433a4:	strne	r0, [r6]
   433a8:	cmp	r9, #0
   433ac:	beq	433f4 <fputs@plt+0x32040>
   433b0:	add	r1, sp, #12
   433b4:	mov	r0, r4
   433b8:	bl	411c8 <fputs@plt+0x2fe14>
   433bc:	b	432c4 <fputs@plt+0x31f10>
   433c0:	ldr	r0, [r4, #56]	; 0x38
   433c4:	add	r0, r0, r5
   433c8:	add	r0, r0, #8
   433cc:	bl	244dc <fputs@plt+0x13128>
   433d0:	mov	r1, r0
   433d4:	mov	r0, r7
   433d8:	mov	r2, #1
   433dc:	mov	r3, r6
   433e0:	bl	43240 <fputs@plt+0x31e8c>
   433e4:	str	r0, [sp, #12]
   433e8:	cmp	r0, #0
   433ec:	bne	432c4 <fputs@plt+0x31f10>
   433f0:	b	433a8 <fputs@plt+0x31ff4>
   433f4:	ldr	r0, [r4, #72]	; 0x48
   433f8:	bl	17a08 <fputs@plt+0x6654>
   433fc:	str	r0, [sp, #12]
   43400:	cmp	r0, #0
   43404:	bne	432c4 <fputs@plt+0x31f10>
   43408:	ldr	r0, [r4, #56]	; 0x38
   4340c:	ldrb	r0, [r0, r5]
   43410:	orr	r1, r0, #8
   43414:	mov	r0, r4
   43418:	bl	2c718 <fputs@plt+0x1b364>
   4341c:	b	432c4 <fputs@plt+0x31f10>
   43420:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   43424:	add	fp, sp, #24
   43428:	mov	r4, r0
   4342c:	ldr	r6, [r0]
   43430:	ldrb	r0, [r6, #69]	; 0x45
   43434:	mov	r5, #7
   43438:	cmp	r0, #0
   4343c:	bne	434bc <fputs@plt+0x32108>
   43440:	ldrb	r0, [r6, #26]
   43444:	tst	r0, #1
   43448:	bne	434b0 <fputs@plt+0x320fc>
   4344c:	mov	r7, r2
   43450:	movw	r2, #27680	; 0x6c20
   43454:	movt	r2, #8
   43458:	cmp	r1, #0
   4345c:	movne	r2, r1
   43460:	movw	r1, #20345	; 0x4f79
   43464:	movt	r1, #8
   43468:	mov	r0, r6
   4346c:	bl	1a96c <fputs@plt+0x95b8>
   43470:	mov	r8, r0
   43474:	cmp	r7, #0
   43478:	beq	43498 <fputs@plt+0x320e4>
   4347c:	movw	r1, #20376	; 0x4f98
   43480:	movt	r1, #8
   43484:	mov	r0, r6
   43488:	mov	r2, r8
   4348c:	mov	r3, r7
   43490:	bl	1a96c <fputs@plt+0x95b8>
   43494:	mov	r8, r0
   43498:	ldr	r0, [r4, #4]
   4349c:	ldr	r1, [r0]
   434a0:	mov	r0, r6
   434a4:	bl	13cb4 <fputs@plt+0x2900>
   434a8:	ldr	r0, [r4, #4]
   434ac:	str	r8, [r0]
   434b0:	ldrb	r0, [r6, #69]	; 0x45
   434b4:	cmp	r0, #0
   434b8:	beq	434c4 <fputs@plt+0x32110>
   434bc:	str	r5, [r4, #12]
   434c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   434c4:	movw	r0, #44130	; 0xac62
   434c8:	movt	r0, #1
   434cc:	bl	27378 <fputs@plt+0x15fc4>
   434d0:	mov	r5, r0
   434d4:	str	r5, [r4, #12]
   434d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   434dc:	push	{fp, lr}
   434e0:	mov	fp, sp
   434e4:	sub	sp, sp, #8
   434e8:	mov	r1, #0
   434ec:	str	r1, [sp, #4]
   434f0:	cmp	r0, #0
   434f4:	addne	r1, sp, #4
   434f8:	blne	4359c <fputs@plt+0x321e8>
   434fc:	ldr	r0, [sp, #4]
   43500:	mov	sp, fp
   43504:	pop	{fp, pc}
   43508:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4350c:	add	fp, sp, #24
   43510:	mov	r6, r0
   43514:	ldr	r0, [r0, #20]
   43518:	cmp	r0, #1
   4351c:	movlt	r7, #0
   43520:	movlt	r0, r7
   43524:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   43528:	mov	r9, r2
   4352c:	mov	r8, r1
   43530:	mov	r7, #0
   43534:	mov	r5, #0
   43538:	cmp	r5, #2
   4353c:	mov	r0, r5
   43540:	eorcc	r0, r0, #1
   43544:	ldr	r1, [r6, #16]
   43548:	add	r2, r1, r0, lsl #4
   4354c:	ldr	r4, [r2, #12]
   43550:	cmp	r9, #0
   43554:	beq	4356c <fputs@plt+0x321b8>
   43558:	ldr	r1, [r1, r0, lsl #4]
   4355c:	mov	r0, r9
   43560:	bl	15b10 <fputs@plt+0x475c>
   43564:	cmp	r0, #0
   43568:	bne	43584 <fputs@plt+0x321d0>
   4356c:	add	r0, r4, #24
   43570:	mov	r1, r8
   43574:	bl	43714 <fputs@plt+0x32360>
   43578:	mov	r7, r0
   4357c:	cmp	r0, #0
   43580:	bne	43594 <fputs@plt+0x321e0>
   43584:	ldr	r0, [r6, #20]
   43588:	add	r5, r5, #1
   4358c:	cmp	r5, r0
   43590:	blt	43538 <fputs@plt+0x32184>
   43594:	mov	r0, r7
   43598:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4359c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   435a0:	add	fp, sp, #24
   435a4:	mov	r8, r1
   435a8:	ldrb	r2, [r0]
   435ac:	mov	r1, #0
   435b0:	cmp	r2, #43	; 0x2b
   435b4:	beq	435d0 <fputs@plt+0x3221c>
   435b8:	cmp	r2, #48	; 0x30
   435bc:	beq	435d8 <fputs@plt+0x32224>
   435c0:	cmp	r2, #45	; 0x2d
   435c4:	addeq	r0, r0, #1
   435c8:	moveq	r1, #1
   435cc:	b	43604 <fputs@plt+0x32250>
   435d0:	add	r0, r0, #1
   435d4:	b	43604 <fputs@plt+0x32250>
   435d8:	ldrb	r2, [r0, #1]
   435dc:	orr	r2, r2, #32
   435e0:	cmp	r2, #120	; 0x78
   435e4:	bne	43604 <fputs@plt+0x32250>
   435e8:	mov	r6, r0
   435ec:	ldrb	r2, [r6, #2]!
   435f0:	movw	r9, #2956	; 0xb8c
   435f4:	movt	r9, #8
   435f8:	ldrb	r2, [r9, r2]
   435fc:	tst	r2, #8
   43600:	bne	43668 <fputs@plt+0x322b4>
   43604:	ldrb	r2, [r0], #1
   43608:	cmp	r2, #48	; 0x30
   4360c:	beq	43604 <fputs@plt+0x32250>
   43610:	mov	r2, #0
   43614:	mvn	r7, #0
   43618:	mov	r3, #10
   4361c:	mov	r6, #0
   43620:	ldrb	r5, [r0, r7]
   43624:	sub	r5, r5, #48	; 0x30
   43628:	uxtb	r4, r5
   4362c:	cmp	r4, #9
   43630:	bhi	436e0 <fputs@plt+0x3232c>
   43634:	umull	r2, r4, r2, r3
   43638:	add	r6, r6, r6, lsl #2
   4363c:	add	r6, r4, r6, lsl #1
   43640:	adds	r2, r2, r5
   43644:	adc	r6, r6, r5, asr #31
   43648:	add	r5, r7, #1
   4364c:	add	r7, r7, #2
   43650:	cmp	r7, #11
   43654:	mov	r7, r5
   43658:	bcc	43620 <fputs@plt+0x3226c>
   4365c:	mov	r5, #0
   43660:	mov	r0, r5
   43664:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43668:	ldrb	r0, [r6], #1
   4366c:	cmp	r0, #48	; 0x30
   43670:	beq	43668 <fputs@plt+0x322b4>
   43674:	ldrb	r0, [r6, #-1]
   43678:	ldrb	r2, [r9, r0]
   4367c:	mov	r1, #1
   43680:	mov	r5, #0
   43684:	tst	r2, #8
   43688:	mov	r4, #0
   4368c:	beq	436c8 <fputs@plt+0x32314>
   43690:	mov	r4, #0
   43694:	mov	r7, #0
   43698:	bl	4380c <fputs@plt+0x32458>
   4369c:	add	r4, r0, r4, lsl #4
   436a0:	ldrb	r0, [r6, r7]
   436a4:	ldrb	r1, [r9, r0]
   436a8:	and	r1, r1, #8
   436ac:	add	r7, r7, #1
   436b0:	cmp	r7, #7
   436b4:	bhi	436c0 <fputs@plt+0x3230c>
   436b8:	cmp	r1, #0
   436bc:	bne	43698 <fputs@plt+0x322e4>
   436c0:	clz	r0, r1
   436c4:	lsr	r1, r0, #5
   436c8:	cmp	r4, #0
   436cc:	blt	4370c <fputs@plt+0x32358>
   436d0:	cmp	r1, #0
   436d4:	beq	4370c <fputs@plt+0x32358>
   436d8:	str	r4, [r8]
   436dc:	b	43708 <fputs@plt+0x32354>
   436e0:	subs	r0, r2, r1
   436e4:	sbc	r3, r6, #0
   436e8:	mov	r5, #0
   436ec:	mvn	r7, #-2147483648	; 0x80000000
   436f0:	subs	r0, r7, r0
   436f4:	rscs	r0, r3, #0
   436f8:	blt	4370c <fputs@plt+0x32358>
   436fc:	cmp	r1, #0
   43700:	rsbne	r2, r2, #0
   43704:	str	r2, [r8]
   43708:	mov	r5, #1
   4370c:	mov	r0, r5
   43710:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43714:	push	{fp, lr}
   43718:	mov	fp, sp
   4371c:	sub	sp, sp, #8
   43720:	add	r2, sp, #4
   43724:	bl	4373c <fputs@plt+0x32388>
   43728:	cmp	r0, #0
   4372c:	ldrne	r0, [r0, #8]
   43730:	moveq	r0, #0
   43734:	mov	sp, fp
   43738:	pop	{fp, pc}
   4373c:	push	{r4, r5, r6, r7, fp, lr}
   43740:	add	fp, sp, #16
   43744:	mov	r5, r2
   43748:	mov	r4, r1
   4374c:	mov	r6, r0
   43750:	ldr	r7, [r0, #12]
   43754:	cmp	r7, #0
   43758:	beq	4377c <fputs@plt+0x323c8>
   4375c:	mov	r0, r4
   43760:	bl	437cc <fputs@plt+0x32418>
   43764:	ldr	r1, [r6]
   43768:	udiv	r2, r0, r1
   4376c:	mls	r1, r2, r1, r0
   43770:	add	r0, r7, r1, lsl #3
   43774:	add	r2, r0, #4
   43778:	b	43788 <fputs@plt+0x323d4>
   4377c:	add	r0, r6, #4
   43780:	add	r2, r6, #8
   43784:	mov	r1, #0
   43788:	ldr	r6, [r2]
   4378c:	ldr	r7, [r0]
   43790:	str	r1, [r5]
   43794:	mov	r5, #0
   43798:	cmp	r7, #0
   4379c:	beq	437c4 <fputs@plt+0x32410>
   437a0:	ldr	r0, [r6, #12]
   437a4:	mov	r1, r4
   437a8:	bl	15b10 <fputs@plt+0x475c>
   437ac:	cmp	r0, #0
   437b0:	moveq	r0, r6
   437b4:	popeq	{r4, r5, r6, r7, fp, pc}
   437b8:	subs	r7, r7, #1
   437bc:	ldr	r6, [r6]
   437c0:	bne	437a0 <fputs@plt+0x323ec>
   437c4:	mov	r0, r5
   437c8:	pop	{r4, r5, r6, r7, fp, pc}
   437cc:	ldrb	r2, [r0]
   437d0:	cmp	r2, #0
   437d4:	moveq	r0, #0
   437d8:	bxeq	lr
   437dc:	add	r1, r0, #1
   437e0:	mov	r0, #0
   437e4:	movw	r3, #2644	; 0xa54
   437e8:	movt	r3, #8
   437ec:	uxtb	r2, r2
   437f0:	ldrb	r2, [r3, r2]
   437f4:	eor	r0, r0, r0, lsl #3
   437f8:	eor	r0, r0, r2
   437fc:	ldrb	r2, [r1], #1
   43800:	cmp	r2, #0
   43804:	bne	437ec <fputs@plt+0x32438>
   43808:	bx	lr
   4380c:	ubfx	r1, r0, #6, #1
   43810:	add	r1, r1, r1, lsl #3
   43814:	add	r0, r1, r0
   43818:	and	r0, r0, #15
   4381c:	bx	lr
   43820:	push	{r4, r5, r6, sl, fp, lr}
   43824:	add	fp, sp, #16
   43828:	mov	r4, r0
   4382c:	ldr	r5, [r0, #8]
   43830:	ldr	r0, [r0, #12]
   43834:	ldrsh	r1, [r0, #38]	; 0x26
   43838:	cmp	r1, #33	; 0x21
   4383c:	movle	r1, #33	; 0x21
   43840:	ldrh	r6, [r4, #50]	; 0x32
   43844:	mov	r0, r5
   43848:	strh	r1, [r0], #2
   4384c:	cmp	r6, #5
   43850:	movcs	r6, #5
   43854:	lsl	r1, r6, #1
   43858:	uxth	r2, r1
   4385c:	movw	r1, #4840	; 0x12e8
   43860:	movt	r1, #8
   43864:	bl	1121c <memcpy@plt>
   43868:	ldrh	r0, [r4, #50]	; 0x32
   4386c:	cmp	r6, r0
   43870:	bcs	43894 <fputs@plt+0x324e0>
   43874:	add	r0, r5, r6, lsl #1
   43878:	add	r1, r0, #2
   4387c:	mov	r2, #23
   43880:	strh	r2, [r1], #2
   43884:	add	r6, r6, #1
   43888:	ldrh	r0, [r4, #50]	; 0x32
   4388c:	cmp	r6, r0
   43890:	bcc	43880 <fputs@plt+0x324cc>
   43894:	ldrb	r1, [r4, #54]	; 0x36
   43898:	cmp	r1, #0
   4389c:	addne	r0, r5, r0, lsl #1
   438a0:	movne	r1, #0
   438a4:	strhne	r1, [r0]
   438a8:	pop	{r4, r5, r6, sl, fp, pc}
   438ac:	push	{r4, r5, r6, r7, fp, lr}
   438b0:	add	fp, sp, #16
   438b4:	sub	sp, sp, #56	; 0x38
   438b8:	cmp	r2, #0
   438bc:	beq	4399c <fputs@plt+0x325e8>
   438c0:	mov	r5, r2
   438c4:	ldr	r1, [r2]
   438c8:	cmp	r1, #0
   438cc:	beq	4399c <fputs@plt+0x325e8>
   438d0:	mov	r6, r0
   438d4:	ldr	r0, [r5, #8]
   438d8:	cmp	r0, #0
   438dc:	beq	4399c <fputs@plt+0x325e8>
   438e0:	ldm	r6, {r0, r2}
   438e4:	bl	1f6d0 <fputs@plt+0xe31c>
   438e8:	cmp	r0, #0
   438ec:	beq	4399c <fputs@plt+0x325e8>
   438f0:	mov	r4, r0
   438f4:	ldr	r7, [r5, #4]
   438f8:	cmp	r7, #0
   438fc:	beq	43924 <fputs@plt+0x32570>
   43900:	ldr	r0, [r5]
   43904:	mov	r1, r7
   43908:	bl	15ae4 <fputs@plt+0x4730>
   4390c:	cmp	r0, #0
   43910:	beq	4392c <fputs@plt+0x32578>
   43914:	ldm	r6, {r0, r2}
   43918:	mov	r1, r7
   4391c:	bl	43508 <fputs@plt+0x32154>
   43920:	b	43934 <fputs@plt+0x32580>
   43924:	ldr	r0, [r5, #8]
   43928:	b	4397c <fputs@plt+0x325c8>
   4392c:	mov	r0, r4
   43930:	bl	439a8 <fputs@plt+0x325f4>
   43934:	mov	r6, r0
   43938:	ldr	r0, [r5, #8]
   4393c:	cmp	r6, #0
   43940:	beq	4397c <fputs@plt+0x325c8>
   43944:	ldrb	r1, [r6, #55]	; 0x37
   43948:	and	r1, r1, #251	; 0xfb
   4394c:	strb	r1, [r6, #55]	; 0x37
   43950:	ldr	r2, [r6, #8]
   43954:	ldrh	r1, [r6, #50]	; 0x32
   43958:	add	r1, r1, #1
   4395c:	mov	r3, r6
   43960:	bl	439d8 <fputs@plt+0x32624>
   43964:	ldr	r0, [r6, #36]	; 0x24
   43968:	cmp	r0, #0
   4396c:	ldreq	r0, [r6, #8]
   43970:	ldrheq	r0, [r0]
   43974:	strheq	r0, [r4, #38]	; 0x26
   43978:	b	4399c <fputs@plt+0x325e8>
   4397c:	ldrh	r1, [r4, #40]	; 0x28
   43980:	strh	r1, [sp, #48]	; 0x30
   43984:	add	r2, r4, #38	; 0x26
   43988:	mov	r3, sp
   4398c:	mov	r1, #1
   43990:	bl	439d8 <fputs@plt+0x32624>
   43994:	ldrh	r0, [sp, #48]	; 0x30
   43998:	strh	r0, [r4, #40]	; 0x28
   4399c:	mov	r0, #0
   439a0:	sub	sp, fp, #16
   439a4:	pop	{r4, r5, r6, r7, fp, pc}
   439a8:	ldr	r1, [r0, #8]
   439ac:	mov	r0, #0
   439b0:	b	439b8 <fputs@plt+0x32604>
   439b4:	ldr	r1, [r1, #20]
   439b8:	cmp	r1, #0
   439bc:	bxeq	lr
   439c0:	ldrb	r2, [r1, #55]	; 0x37
   439c4:	and	r2, r2, #3
   439c8:	cmp	r2, #2
   439cc:	bne	439b4 <fputs@plt+0x32600>
   439d0:	mov	r0, r1
   439d4:	bx	lr
   439d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   439dc:	add	fp, sp, #24
   439e0:	mov	r9, r3
   439e4:	mov	r6, r0
   439e8:	cmp	r1, #1
   439ec:	blt	43a8c <fputs@plt+0x326d8>
   439f0:	ldrb	r0, [r6]
   439f4:	cmp	r0, #0
   439f8:	beq	43a8c <fputs@plt+0x326d8>
   439fc:	mov	r8, r2
   43a00:	mov	r7, r1
   43a04:	mov	r4, #0
   43a08:	ldrb	r1, [r6]
   43a0c:	sub	r0, r1, #48	; 0x30
   43a10:	uxtb	r0, r0
   43a14:	cmp	r0, #9
   43a18:	bhi	43a4c <fputs@plt+0x32698>
   43a1c:	mov	r0, #0
   43a20:	mov	r5, r6
   43a24:	add	r0, r0, r0, lsl #2
   43a28:	lsl	r0, r0, #1
   43a2c:	uxtab	r0, r0, r1
   43a30:	sub	r0, r0, #48	; 0x30
   43a34:	ldrb	r1, [r5, #1]!
   43a38:	sub	r2, r1, #48	; 0x30
   43a3c:	uxtb	r2, r2
   43a40:	cmp	r2, #10
   43a44:	bcc	43a24 <fputs@plt+0x32670>
   43a48:	b	43a54 <fputs@plt+0x326a0>
   43a4c:	mov	r5, r6
   43a50:	mov	r0, #0
   43a54:	mov	r1, #0
   43a58:	bl	43b64 <fputs@plt+0x327b0>
   43a5c:	add	r1, r8, r4, lsl #1
   43a60:	strh	r0, [r1]
   43a64:	mov	r6, r5
   43a68:	ldrb	r0, [r6], #1
   43a6c:	cmp	r0, #32
   43a70:	movne	r6, r5
   43a74:	add	r4, r4, #1
   43a78:	cmp	r4, r7
   43a7c:	bge	43a8c <fputs@plt+0x326d8>
   43a80:	ldrb	r0, [r6]
   43a84:	cmp	r0, #0
   43a88:	bne	43a08 <fputs@plt+0x32654>
   43a8c:	ldrb	r0, [r9, #55]	; 0x37
   43a90:	and	r0, r0, #187	; 0xbb
   43a94:	strb	r0, [r9, #55]	; 0x37
   43a98:	ldrb	r0, [r6]
   43a9c:	cmp	r0, #0
   43aa0:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   43aa4:	movw	r4, #20425	; 0x4fc9
   43aa8:	movt	r4, #8
   43aac:	movw	r7, #20436	; 0x4fd4
   43ab0:	movt	r7, #8
   43ab4:	movw	r8, #20446	; 0x4fde
   43ab8:	movt	r8, #8
   43abc:	mov	r0, r4
   43ac0:	mov	r1, r6
   43ac4:	bl	1b44c <fputs@plt+0xa098>
   43ac8:	cmp	r0, #0
   43acc:	beq	43b04 <fputs@plt+0x32750>
   43ad0:	mov	r0, r7
   43ad4:	mov	r1, r6
   43ad8:	bl	1b44c <fputs@plt+0xa098>
   43adc:	cmp	r0, #0
   43ae0:	beq	43b14 <fputs@plt+0x32760>
   43ae4:	mov	r0, r8
   43ae8:	mov	r1, r6
   43aec:	bl	1b44c <fputs@plt+0xa098>
   43af0:	cmp	r0, #0
   43af4:	bne	43b28 <fputs@plt+0x32774>
   43af8:	ldrb	r0, [r9, #55]	; 0x37
   43afc:	orr	r0, r0, #64	; 0x40
   43b00:	b	43b0c <fputs@plt+0x32758>
   43b04:	ldrb	r0, [r9, #55]	; 0x37
   43b08:	orr	r0, r0, #4
   43b0c:	strb	r0, [r9, #55]	; 0x37
   43b10:	b	43b28 <fputs@plt+0x32774>
   43b14:	add	r0, r6, #3
   43b18:	bl	434dc <fputs@plt+0x32128>
   43b1c:	asr	r1, r0, #31
   43b20:	bl	43b64 <fputs@plt+0x327b0>
   43b24:	strh	r0, [r9, #48]	; 0x30
   43b28:	sub	r0, r6, #1
   43b2c:	b	43b38 <fputs@plt+0x32784>
   43b30:	add	r0, r0, #1
   43b34:	add	r6, r6, #1
   43b38:	ldrb	r1, [r6]
   43b3c:	orr	r1, r1, #32
   43b40:	cmp	r1, #32
   43b44:	bne	43b30 <fputs@plt+0x3277c>
   43b48:	mov	r6, r0
   43b4c:	ldrb	r0, [r6, #1]!
   43b50:	cmp	r0, #32
   43b54:	beq	43b4c <fputs@plt+0x32798>
   43b58:	cmp	r0, #0
   43b5c:	bne	43abc <fputs@plt+0x32708>
   43b60:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43b64:	subs	r2, r0, #8
   43b68:	sbcs	r2, r1, #0
   43b6c:	bcs	43bac <fputs@plt+0x327f8>
   43b70:	mov	r2, #0
   43b74:	subs	r3, r0, #2
   43b78:	sbcs	r3, r1, #0
   43b7c:	bcc	43c4c <fputs@plt+0x32898>
   43b80:	mov	r2, #40	; 0x28
   43b84:	mov	ip, #8
   43b88:	lsl	r1, r1, #1
   43b8c:	orr	r1, r1, r0, lsr #31
   43b90:	lsl	r3, r0, #1
   43b94:	sub	r2, r2, #10
   43b98:	rsbs	r0, ip, r0, lsl #1
   43b9c:	sbcs	r0, r1, #0
   43ba0:	mov	r0, r3
   43ba4:	bcc	43b88 <fputs@plt+0x327d4>
   43ba8:	b	43c30 <fputs@plt+0x3287c>
   43bac:	mov	r2, #40	; 0x28
   43bb0:	subs	r3, r0, #256	; 0x100
   43bb4:	sbcs	r3, r1, #0
   43bb8:	bcc	43bec <fputs@plt+0x32838>
   43bbc:	mov	r2, #40	; 0x28
   43bc0:	lsr	r3, r0, #4
   43bc4:	orr	ip, r3, r1, lsl #28
   43bc8:	lsr	r0, r0, #12
   43bcc:	orr	r0, r0, r1, lsl #20
   43bd0:	orr	r0, r0, r1, lsr #12
   43bd4:	add	r2, r2, #40	; 0x28
   43bd8:	lsr	r1, r1, #4
   43bdc:	cmp	r0, #0
   43be0:	mov	r0, ip
   43be4:	bne	43bc0 <fputs@plt+0x3280c>
   43be8:	b	43bf0 <fputs@plt+0x3283c>
   43bec:	mov	ip, r0
   43bf0:	subs	r0, ip, #16
   43bf4:	sbcs	r0, r1, #0
   43bf8:	bcc	43c2c <fputs@plt+0x32878>
   43bfc:	push	{fp, lr}
   43c00:	mov	fp, sp
   43c04:	lsrs	lr, r1, #1
   43c08:	rrx	r3, ip
   43c0c:	add	r2, r2, #10
   43c10:	rsbs	r0, ip, #31
   43c14:	rscs	r0, r1, #0
   43c18:	mov	ip, r3
   43c1c:	mov	r1, lr
   43c20:	bcc	43c04 <fputs@plt+0x32850>
   43c24:	pop	{fp, lr}
   43c28:	b	43c30 <fputs@plt+0x3287c>
   43c2c:	mov	r3, ip
   43c30:	and	r0, r3, #7
   43c34:	movw	r1, #34452	; 0x8694
   43c38:	movt	r1, #8
   43c3c:	add	r0, r1, r0, lsl #1
   43c40:	ldrh	r0, [r0]
   43c44:	add	r0, r2, r0
   43c48:	sub	r2, r0, #10
   43c4c:	sxth	r0, r2
   43c50:	bx	lr
   43c54:	push	{r4, r5, r6, r7, fp, lr}
   43c58:	add	fp, sp, #16
   43c5c:	sub	sp, sp, #8
   43c60:	mov	r7, r2
   43c64:	mov	r5, r1
   43c68:	mov	r4, r0
   43c6c:	add	r2, sp, #4
   43c70:	bl	4373c <fputs@plt+0x32388>
   43c74:	cmp	r0, #0
   43c78:	beq	43c98 <fputs@plt+0x328e4>
   43c7c:	mov	r1, r0
   43c80:	ldr	r6, [r0, #8]
   43c84:	cmp	r7, #0
   43c88:	beq	43d00 <fputs@plt+0x3294c>
   43c8c:	str	r7, [r1, #8]
   43c90:	str	r5, [r1, #12]
   43c94:	b	43d14 <fputs@plt+0x32960>
   43c98:	cmp	r7, #0
   43c9c:	beq	43cf8 <fputs@plt+0x32944>
   43ca0:	mov	r0, #16
   43ca4:	mov	r1, #0
   43ca8:	bl	140d0 <fputs@plt+0x2d1c>
   43cac:	cmp	r0, #0
   43cb0:	beq	43d10 <fputs@plt+0x3295c>
   43cb4:	mov	r6, r0
   43cb8:	str	r7, [r0, #8]
   43cbc:	str	r5, [r0, #12]
   43cc0:	ldr	r0, [r4, #4]
   43cc4:	add	r0, r0, #1
   43cc8:	str	r0, [r4, #4]
   43ccc:	cmp	r0, #10
   43cd0:	ldrcs	r1, [r4]
   43cd4:	cmpcs	r0, r1, lsl #1
   43cd8:	bhi	43d20 <fputs@plt+0x3296c>
   43cdc:	ldr	r1, [r4, #12]
   43ce0:	ldr	r0, [sp, #4]
   43ce4:	cmp	r1, #0
   43ce8:	addne	r1, r1, r0, lsl #3
   43cec:	mov	r0, r4
   43cf0:	mov	r2, r6
   43cf4:	bl	43e98 <fputs@plt+0x32ae4>
   43cf8:	mov	r6, #0
   43cfc:	b	43d14 <fputs@plt+0x32960>
   43d00:	ldr	r2, [sp, #4]
   43d04:	mov	r0, r4
   43d08:	bl	43d50 <fputs@plt+0x3299c>
   43d0c:	b	43d14 <fputs@plt+0x32960>
   43d10:	mov	r6, r7
   43d14:	mov	r0, r6
   43d18:	sub	sp, fp, #16
   43d1c:	pop	{r4, r5, r6, r7, fp, pc}
   43d20:	lsl	r1, r0, #1
   43d24:	mov	r0, r4
   43d28:	bl	43dcc <fputs@plt+0x32a18>
   43d2c:	cmp	r0, #0
   43d30:	beq	43cdc <fputs@plt+0x32928>
   43d34:	mov	r0, r5
   43d38:	bl	437cc <fputs@plt+0x32418>
   43d3c:	ldr	r1, [r4]
   43d40:	udiv	r2, r0, r1
   43d44:	mls	r0, r2, r1, r0
   43d48:	str	r0, [sp, #4]
   43d4c:	b	43cdc <fputs@plt+0x32928>
   43d50:	push	{r4, sl, fp, lr}
   43d54:	add	fp, sp, #8
   43d58:	mov	r4, r0
   43d5c:	ldm	r1, {r0, r3}
   43d60:	cmp	r3, #0
   43d64:	addeq	r3, r4, #8
   43d68:	str	r0, [r3]
   43d6c:	ldr	r0, [r1]
   43d70:	cmp	r0, #0
   43d74:	ldrne	r3, [r1, #4]
   43d78:	strne	r3, [r0, #4]
   43d7c:	ldr	r0, [r4, #12]
   43d80:	cmp	r0, #0
   43d84:	beq	43da8 <fputs@plt+0x329f4>
   43d88:	add	ip, r0, r2, lsl #3
   43d8c:	ldr	r3, [ip, #4]!
   43d90:	cmp	r3, r1
   43d94:	ldreq	r3, [r1]
   43d98:	streq	r3, [ip]
   43d9c:	ldr	r3, [r0, r2, lsl #3]
   43da0:	sub	r3, r3, #1
   43da4:	str	r3, [r0, r2, lsl #3]
   43da8:	mov	r0, r1
   43dac:	bl	14168 <fputs@plt+0x2db4>
   43db0:	ldr	r0, [r4, #4]
   43db4:	subs	r0, r0, #1
   43db8:	str	r0, [r4, #4]
   43dbc:	popne	{r4, sl, fp, pc}
   43dc0:	mov	r0, r4
   43dc4:	pop	{r4, sl, fp, lr}
   43dc8:	b	3d388 <fputs@plt+0x2bfd4>
   43dcc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   43dd0:	add	fp, sp, #24
   43dd4:	mov	r5, r1
   43dd8:	mov	r9, r0
   43ddc:	lsl	r0, r1, #3
   43de0:	cmp	r0, #1024	; 0x400
   43de4:	movwhi	r5, #128	; 0x80
   43de8:	ldr	r0, [r9]
   43dec:	mov	r8, #0
   43df0:	cmp	r5, r0
   43df4:	beq	43e90 <fputs@plt+0x32adc>
   43df8:	bl	27514 <fputs@plt+0x16160>
   43dfc:	lsl	r0, r5, #3
   43e00:	mov	r8, #0
   43e04:	mov	r1, #0
   43e08:	bl	140d0 <fputs@plt+0x2d1c>
   43e0c:	mov	r5, r0
   43e10:	bl	27538 <fputs@plt+0x16184>
   43e14:	cmp	r5, #0
   43e18:	beq	43e90 <fputs@plt+0x32adc>
   43e1c:	ldr	r0, [r9, #12]
   43e20:	bl	14168 <fputs@plt+0x2db4>
   43e24:	str	r5, [r9, #12]
   43e28:	mov	r0, r5
   43e2c:	bl	141d8 <fputs@plt+0x2e24>
   43e30:	lsr	r6, r0, #3
   43e34:	str	r6, [r9]
   43e38:	bic	r2, r0, #7
   43e3c:	mov	r8, #0
   43e40:	mov	r0, r5
   43e44:	mov	r1, #0
   43e48:	bl	11174 <memset@plt>
   43e4c:	ldr	r7, [r9, #8]
   43e50:	str	r8, [r9, #8]
   43e54:	mov	r8, #1
   43e58:	cmp	r7, #0
   43e5c:	beq	43e90 <fputs@plt+0x32adc>
   43e60:	ldr	r0, [r7, #12]
   43e64:	bl	437cc <fputs@plt+0x32418>
   43e68:	udiv	r1, r0, r6
   43e6c:	mls	r0, r1, r6, r0
   43e70:	add	r1, r5, r0, lsl #3
   43e74:	ldr	r4, [r7]
   43e78:	mov	r0, r9
   43e7c:	mov	r2, r7
   43e80:	bl	43e98 <fputs@plt+0x32ae4>
   43e84:	cmp	r4, #0
   43e88:	mov	r7, r4
   43e8c:	bne	43e60 <fputs@plt+0x32aac>
   43e90:	mov	r0, r8
   43e94:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43e98:	cmp	r1, #0
   43e9c:	beq	43ef4 <fputs@plt+0x32b40>
   43ea0:	ldr	r3, [r1]
   43ea4:	cmp	r3, #0
   43ea8:	beq	43ee8 <fputs@plt+0x32b34>
   43eac:	add	r3, r3, #1
   43eb0:	str	r3, [r1]
   43eb4:	ldr	r3, [r1, #4]
   43eb8:	str	r2, [r1, #4]
   43ebc:	cmp	r3, #0
   43ec0:	beq	43ef4 <fputs@plt+0x32b40>
   43ec4:	str	r3, [r2]
   43ec8:	ldr	r1, [r3, #4]!
   43ecc:	str	r1, [r2, #4]
   43ed0:	ldr	r1, [r3]
   43ed4:	cmp	r1, #0
   43ed8:	addeq	r1, r0, #8
   43edc:	str	r2, [r1]
   43ee0:	str	r2, [r3]
   43ee4:	bx	lr
   43ee8:	add	r3, r3, #1
   43eec:	str	r3, [r1]
   43ef0:	str	r2, [r1, #4]
   43ef4:	ldr	r1, [r0, #8]!
   43ef8:	str	r1, [r2]
   43efc:	ldr	r1, [r0]
   43f00:	cmp	r1, #0
   43f04:	strne	r2, [r1, #4]
   43f08:	mov	r1, #0
   43f0c:	str	r1, [r2, #4]
   43f10:	str	r2, [r0]
   43f14:	bx	lr
   43f18:	push	{r4, r5, fp, lr}
   43f1c:	add	fp, sp, #8
   43f20:	mov	r4, r1
   43f24:	mov	r5, r0
   43f28:	ldr	r1, [r1, #36]	; 0x24
   43f2c:	bl	43f70 <fputs@plt+0x32bbc>
   43f30:	ldr	r1, [r4, #40]	; 0x28
   43f34:	mov	r0, r5
   43f38:	bl	4400c <fputs@plt+0x32c58>
   43f3c:	ldr	r1, [r4, #16]
   43f40:	mov	r0, r5
   43f44:	bl	13cb4 <fputs@plt+0x2900>
   43f48:	ldrb	r0, [r4, #55]	; 0x37
   43f4c:	tst	r0, #16
   43f50:	beq	43f60 <fputs@plt+0x32bac>
   43f54:	ldr	r1, [r4, #32]
   43f58:	mov	r0, r5
   43f5c:	bl	13cb4 <fputs@plt+0x2900>
   43f60:	mov	r0, r5
   43f64:	mov	r1, r4
   43f68:	pop	{r4, r5, fp, lr}
   43f6c:	b	13cb4 <fputs@plt+0x2900>
   43f70:	push	{r4, r5, fp, lr}
   43f74:	add	fp, sp, #8
   43f78:	cmp	r1, #0
   43f7c:	popeq	{r4, r5, fp, pc}
   43f80:	mov	r4, r1
   43f84:	mov	r5, r0
   43f88:	ldrb	r0, [r1, #5]
   43f8c:	tst	r0, #64	; 0x40
   43f90:	bne	43fec <fputs@plt+0x32c38>
   43f94:	ldr	r1, [r4, #12]
   43f98:	mov	r0, r5
   43f9c:	bl	43f70 <fputs@plt+0x32bbc>
   43fa0:	ldr	r1, [r4, #16]
   43fa4:	mov	r0, r5
   43fa8:	bl	43f70 <fputs@plt+0x32bbc>
   43fac:	ldrb	r0, [r4, #6]
   43fb0:	tst	r0, #1
   43fb4:	beq	43fc4 <fputs@plt+0x32c10>
   43fb8:	ldr	r1, [r4, #8]
   43fbc:	mov	r0, r5
   43fc0:	bl	13cb4 <fputs@plt+0x2900>
   43fc4:	ldrb	r0, [r4, #5]
   43fc8:	tst	r0, #8
   43fcc:	bne	43fe0 <fputs@plt+0x32c2c>
   43fd0:	ldr	r1, [r4, #20]
   43fd4:	mov	r0, r5
   43fd8:	bl	4400c <fputs@plt+0x32c58>
   43fdc:	b	43fec <fputs@plt+0x32c38>
   43fe0:	ldr	r1, [r4, #20]
   43fe4:	mov	r0, r5
   43fe8:	bl	4408c <fputs@plt+0x32cd8>
   43fec:	ldrb	r0, [r4, #5]
   43ff0:	tst	r0, #128	; 0x80
   43ff4:	bne	44008 <fputs@plt+0x32c54>
   43ff8:	mov	r0, r5
   43ffc:	mov	r1, r4
   44000:	pop	{r4, r5, fp, lr}
   44004:	b	13cb4 <fputs@plt+0x2900>
   44008:	pop	{r4, r5, fp, pc}
   4400c:	cmp	r1, #0
   44010:	bxeq	lr
   44014:	push	{r4, r5, r6, r7, fp, lr}
   44018:	add	fp, sp, #16
   4401c:	mov	r4, r1
   44020:	mov	r5, r0
   44024:	ldr	r0, [r1]
   44028:	cmp	r0, #1
   4402c:	blt	44070 <fputs@plt+0x32cbc>
   44030:	ldr	r6, [r4, #4]
   44034:	mov	r7, #0
   44038:	ldr	r1, [r6]
   4403c:	mov	r0, r5
   44040:	bl	43f70 <fputs@plt+0x32bbc>
   44044:	ldr	r1, [r6, #4]
   44048:	mov	r0, r5
   4404c:	bl	13cb4 <fputs@plt+0x2900>
   44050:	ldr	r1, [r6, #8]
   44054:	mov	r0, r5
   44058:	bl	13cb4 <fputs@plt+0x2900>
   4405c:	add	r6, r6, #20
   44060:	add	r7, r7, #1
   44064:	ldr	r0, [r4]
   44068:	cmp	r7, r0
   4406c:	blt	44038 <fputs@plt+0x32c84>
   44070:	ldr	r1, [r4, #4]
   44074:	mov	r0, r5
   44078:	bl	13cb4 <fputs@plt+0x2900>
   4407c:	mov	r0, r5
   44080:	mov	r1, r4
   44084:	pop	{r4, r5, r6, r7, fp, lr}
   44088:	b	13cb4 <fputs@plt+0x2900>
   4408c:	mov	r2, #1
   44090:	b	44094 <fputs@plt+0x32ce0>
   44094:	push	{r4, r5, r6, r7, fp, lr}
   44098:	add	fp, sp, #16
   4409c:	cmp	r1, #0
   440a0:	popeq	{r4, r5, r6, r7, fp, pc}
   440a4:	mov	r5, r1
   440a8:	mov	r4, r0
   440ac:	clz	r0, r2
   440b0:	lsr	r6, r0, #5
   440b4:	ldr	r1, [r5]
   440b8:	ldr	r7, [r5, #48]	; 0x30
   440bc:	mov	r0, r4
   440c0:	bl	4400c <fputs@plt+0x32c58>
   440c4:	ldr	r1, [r5, #28]
   440c8:	mov	r0, r4
   440cc:	bl	4414c <fputs@plt+0x32d98>
   440d0:	ldr	r1, [r5, #32]
   440d4:	mov	r0, r4
   440d8:	bl	43f70 <fputs@plt+0x32bbc>
   440dc:	ldr	r1, [r5, #36]	; 0x24
   440e0:	mov	r0, r4
   440e4:	bl	4400c <fputs@plt+0x32c58>
   440e8:	ldr	r1, [r5, #40]	; 0x28
   440ec:	mov	r0, r4
   440f0:	bl	43f70 <fputs@plt+0x32bbc>
   440f4:	ldr	r1, [r5, #44]	; 0x2c
   440f8:	mov	r0, r4
   440fc:	bl	4400c <fputs@plt+0x32c58>
   44100:	ldr	r1, [r5, #56]	; 0x38
   44104:	mov	r0, r4
   44108:	bl	43f70 <fputs@plt+0x32bbc>
   4410c:	ldr	r1, [r5, #60]	; 0x3c
   44110:	mov	r0, r4
   44114:	bl	43f70 <fputs@plt+0x32bbc>
   44118:	ldr	r1, [r5, #64]	; 0x40
   4411c:	mov	r0, r4
   44120:	bl	44220 <fputs@plt+0x32e6c>
   44124:	tst	r6, #1
   44128:	bne	44138 <fputs@plt+0x32d84>
   4412c:	mov	r0, r4
   44130:	mov	r1, r5
   44134:	bl	13cb4 <fputs@plt+0x2900>
   44138:	mov	r6, #0
   4413c:	cmp	r7, #0
   44140:	mov	r5, r7
   44144:	bne	440b4 <fputs@plt+0x32d00>
   44148:	pop	{r4, r5, r6, r7, fp, pc}
   4414c:	cmp	r1, #0
   44150:	bxeq	lr
   44154:	push	{r4, r5, r6, r7, fp, lr}
   44158:	add	fp, sp, #16
   4415c:	mov	r4, r1
   44160:	mov	r5, r0
   44164:	ldr	r0, [r1]
   44168:	cmp	r0, #1
   4416c:	blt	44210 <fputs@plt+0x32e5c>
   44170:	add	r6, r4, #72	; 0x48
   44174:	mov	r7, #0
   44178:	ldr	r1, [r6, #-60]	; 0xffffffc4
   4417c:	mov	r0, r5
   44180:	bl	13cb4 <fputs@plt+0x2900>
   44184:	ldr	r1, [r6, #-56]	; 0xffffffc8
   44188:	mov	r0, r5
   4418c:	bl	13cb4 <fputs@plt+0x2900>
   44190:	ldr	r1, [r6, #-52]	; 0xffffffcc
   44194:	mov	r0, r5
   44198:	bl	13cb4 <fputs@plt+0x2900>
   4419c:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   441a0:	tst	r0, #2
   441a4:	beq	441b4 <fputs@plt+0x32e00>
   441a8:	ldr	r1, [r6]
   441ac:	mov	r0, r5
   441b0:	bl	13cb4 <fputs@plt+0x2900>
   441b4:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   441b8:	tst	r0, #4
   441bc:	beq	441cc <fputs@plt+0x32e18>
   441c0:	ldr	r1, [r6]
   441c4:	mov	r0, r5
   441c8:	bl	4400c <fputs@plt+0x32c58>
   441cc:	ldr	r1, [r6, #-48]	; 0xffffffd0
   441d0:	mov	r0, r5
   441d4:	bl	13ae8 <fputs@plt+0x2734>
   441d8:	ldr	r1, [r6, #-44]	; 0xffffffd4
   441dc:	mov	r0, r5
   441e0:	bl	4408c <fputs@plt+0x32cd8>
   441e4:	ldr	r1, [r6, #-16]
   441e8:	mov	r0, r5
   441ec:	bl	43f70 <fputs@plt+0x32bbc>
   441f0:	ldr	r1, [r6, #-12]
   441f4:	mov	r0, r5
   441f8:	bl	44290 <fputs@plt+0x32edc>
   441fc:	add	r6, r6, #72	; 0x48
   44200:	add	r7, r7, #1
   44204:	ldr	r0, [r4]
   44208:	cmp	r7, r0
   4420c:	blt	44178 <fputs@plt+0x32dc4>
   44210:	mov	r0, r5
   44214:	mov	r1, r4
   44218:	pop	{r4, r5, r6, r7, fp, lr}
   4421c:	b	13cb4 <fputs@plt+0x2900>
   44220:	cmp	r1, #0
   44224:	bxeq	lr
   44228:	push	{r4, r5, r6, r7, fp, lr}
   4422c:	add	fp, sp, #16
   44230:	mov	r4, r1
   44234:	mov	r5, r0
   44238:	ldr	r0, [r1]
   4423c:	cmp	r0, #1
   44240:	blt	44280 <fputs@plt+0x32ecc>
   44244:	mov	r6, #0
   44248:	add	r7, r4, r6, lsl #4
   4424c:	ldr	r1, [r7, #12]
   44250:	mov	r0, r5
   44254:	bl	4400c <fputs@plt+0x32c58>
   44258:	ldr	r1, [r7, #16]
   4425c:	mov	r0, r5
   44260:	bl	4408c <fputs@plt+0x32cd8>
   44264:	ldr	r1, [r7, #8]
   44268:	mov	r0, r5
   4426c:	bl	13cb4 <fputs@plt+0x2900>
   44270:	add	r6, r6, #1
   44274:	ldr	r0, [r4]
   44278:	cmp	r6, r0
   4427c:	blt	44248 <fputs@plt+0x32e94>
   44280:	mov	r0, r5
   44284:	mov	r1, r4
   44288:	pop	{r4, r5, r6, r7, fp, lr}
   4428c:	b	13cb4 <fputs@plt+0x2900>
   44290:	cmp	r1, #0
   44294:	bxeq	lr
   44298:	push	{r4, r5, r6, sl, fp, lr}
   4429c:	add	fp, sp, #16
   442a0:	mov	r4, r1
   442a4:	mov	r5, r0
   442a8:	ldr	r1, [r1]
   442ac:	ldr	r0, [r4, #4]
   442b0:	cmp	r0, #1
   442b4:	blt	442dc <fputs@plt+0x32f28>
   442b8:	mov	r6, #0
   442bc:	ldr	r1, [r1, r6, lsl #3]
   442c0:	mov	r0, r5
   442c4:	bl	13cb4 <fputs@plt+0x2900>
   442c8:	add	r6, r6, #1
   442cc:	ldr	r1, [r4]
   442d0:	ldr	r0, [r4, #4]
   442d4:	cmp	r6, r0
   442d8:	blt	442bc <fputs@plt+0x32f08>
   442dc:	mov	r0, r5
   442e0:	bl	13cb4 <fputs@plt+0x2900>
   442e4:	mov	r0, r5
   442e8:	mov	r1, r4
   442ec:	pop	{r4, r5, r6, sl, fp, lr}
   442f0:	b	13cb4 <fputs@plt+0x2900>
   442f4:	ldr	r1, [r0, #4]
   442f8:	ldr	r0, [r0, #24]
   442fc:	add	r0, r0, #8
   44300:	b	43714 <fputs@plt+0x32360>
   44304:	ldr	r0, [r0, #8]
   44308:	ldrb	ip, [r0, r1, lsr #3]
   4430c:	and	r3, r1, #7
   44310:	mov	r2, #1
   44314:	orr	r2, ip, r2, lsl r3
   44318:	strb	r2, [r0, r1, lsr #3]
   4431c:	bx	lr
   44320:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44324:	add	fp, sp, #28
   44328:	sub	sp, sp, #28
   4432c:	str	r2, [sp, #8]
   44330:	str	r3, [sp, #12]
   44334:	cmp	r3, #1
   44338:	blt	44520 <fputs@plt+0x3316c>
   4433c:	mov	r6, r1
   44340:	mov	r5, r0
   44344:	add	r9, sp, #24
   44348:	ldr	r4, [sp, #12]
   4434c:	ldr	r8, [sp, #8]
   44350:	ldr	r0, [r5, #16]
   44354:	cmp	r0, #0
   44358:	beq	44520 <fputs@plt+0x3316c>
   4435c:	cmp	r8, #0
   44360:	ble	44528 <fputs@plt+0x33174>
   44364:	mov	r0, r5
   44368:	mov	r1, r8
   4436c:	bl	44de0 <fputs@plt+0x33a2c>
   44370:	cmp	r0, #0
   44374:	bne	44520 <fputs@plt+0x3316c>
   44378:	ldr	r0, [r5, #4]
   4437c:	mov	r1, r8
   44380:	mov	r2, r9
   44384:	mov	r3, #0
   44388:	bl	172c0 <fputs@plt+0x5f0c>
   4438c:	cmp	r0, #0
   44390:	bne	44550 <fputs@plt+0x3319c>
   44394:	sub	r0, r4, #1
   44398:	str	r0, [sp, #20]
   4439c:	ldr	r7, [sp, #24]
   443a0:	mov	r0, r7
   443a4:	bl	17824 <fputs@plt+0x6470>
   443a8:	mov	sl, r0
   443ac:	cmp	r6, #0
   443b0:	beq	4442c <fputs@plt+0x33078>
   443b4:	str	r7, [sp, #16]
   443b8:	add	r0, sl, #4
   443bc:	bl	244dc <fputs@plt+0x13128>
   443c0:	mov	r9, r0
   443c4:	ldr	r0, [r5]
   443c8:	ldrb	r0, [r0, #17]
   443cc:	cmp	r0, #0
   443d0:	beq	443e8 <fputs@plt+0x33034>
   443d4:	mov	r0, r5
   443d8:	mov	r1, r8
   443dc:	mov	r2, #2
   443e0:	mov	r3, #0
   443e4:	bl	4456c <fputs@plt+0x331b8>
   443e8:	ldr	r0, [r5]
   443ec:	ldr	r0, [r0, #36]	; 0x24
   443f0:	asr	r1, r0, #31
   443f4:	add	r0, r0, r1, lsr #30
   443f8:	mvn	r1, #1
   443fc:	add	r0, r1, r0, asr #2
   44400:	cmp	r9, r0
   44404:	ble	44468 <fputs@plt+0x330b4>
   44408:	mov	r0, r5
   4440c:	movw	r1, #20609	; 0x5081
   44410:	movt	r1, #8
   44414:	mov	r2, r8
   44418:	bl	44d28 <fputs@plt+0x33974>
   4441c:	sub	r4, r4, #2
   44420:	ldr	r7, [sp, #16]
   44424:	add	r9, sp, #24
   44428:	b	444d8 <fputs@plt+0x33124>
   4442c:	cmp	r4, #2
   44430:	blt	44460 <fputs@plt+0x330ac>
   44434:	ldr	r0, [r5]
   44438:	ldrb	r0, [r0, #17]
   4443c:	cmp	r0, #0
   44440:	beq	44460 <fputs@plt+0x330ac>
   44444:	mov	r0, sl
   44448:	bl	244dc <fputs@plt+0x13128>
   4444c:	mov	r1, r0
   44450:	mov	r0, r5
   44454:	mov	r2, #4
   44458:	mov	r3, r8
   4445c:	bl	4456c <fputs@plt+0x331b8>
   44460:	ldr	r4, [sp, #20]
   44464:	b	444d8 <fputs@plt+0x33124>
   44468:	mov	r8, r6
   4446c:	cmp	r9, #1
   44470:	blt	444c4 <fputs@plt+0x33110>
   44474:	add	r4, sl, #8
   44478:	mov	r6, r9
   4447c:	mov	r0, r4
   44480:	bl	244dc <fputs@plt+0x13128>
   44484:	mov	r7, r0
   44488:	ldr	r0, [r5]
   4448c:	ldrb	r0, [r0, #17]
   44490:	cmp	r0, #0
   44494:	beq	444ac <fputs@plt+0x330f8>
   44498:	mov	r0, r5
   4449c:	mov	r1, r7
   444a0:	mov	r2, #2
   444a4:	mov	r3, #0
   444a8:	bl	4456c <fputs@plt+0x331b8>
   444ac:	mov	r0, r5
   444b0:	mov	r1, r7
   444b4:	bl	44de0 <fputs@plt+0x33a2c>
   444b8:	subs	r6, r6, #1
   444bc:	add	r4, r4, #4
   444c0:	bne	4447c <fputs@plt+0x330c8>
   444c4:	ldr	r0, [sp, #20]
   444c8:	sub	r4, r0, r9
   444cc:	mov	r6, r8
   444d0:	add	r9, sp, #24
   444d4:	ldr	r7, [sp, #16]
   444d8:	mov	r0, sl
   444dc:	bl	244dc <fputs@plt+0x13128>
   444e0:	mov	r8, r0
   444e4:	mov	r0, r7
   444e8:	bl	1782c <fputs@plt+0x6478>
   444ec:	cmp	r6, #0
   444f0:	beq	44518 <fputs@plt+0x33164>
   444f4:	cmp	r8, #0
   444f8:	mov	r0, r8
   444fc:	movwne	r0, #1
   44500:	cmp	r4, r0
   44504:	bge	44518 <fputs@plt+0x33164>
   44508:	mov	r0, r5
   4450c:	movw	r1, #20648	; 0x50a8
   44510:	movt	r1, #8
   44514:	bl	44d28 <fputs@plt+0x33974>
   44518:	cmp	r4, #0
   4451c:	bgt	44350 <fputs@plt+0x32f9c>
   44520:	sub	sp, fp, #28
   44524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44528:	ldr	r0, [sp, #8]
   4452c:	str	r0, [sp]
   44530:	movw	r1, #20530	; 0x5032
   44534:	movt	r1, #8
   44538:	mov	r0, r5
   4453c:	mov	r2, r4
   44540:	ldr	r3, [sp, #12]
   44544:	bl	44d28 <fputs@plt+0x33974>
   44548:	sub	sp, fp, #28
   4454c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44550:	movw	r1, #20587	; 0x506b
   44554:	movt	r1, #8
   44558:	mov	r0, r5
   4455c:	mov	r2, r8
   44560:	bl	44d28 <fputs@plt+0x33974>
   44564:	sub	sp, fp, #28
   44568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4456c:	push	{r4, r5, r6, r7, fp, lr}
   44570:	add	fp, sp, #16
   44574:	sub	sp, sp, #24
   44578:	mov	r7, r3
   4457c:	mov	r6, r2
   44580:	mov	r4, r1
   44584:	mov	r5, r0
   44588:	ldr	r0, [r0]
   4458c:	sub	r2, fp, #17
   44590:	add	r3, sp, #16
   44594:	bl	2e0b8 <fputs@plt+0x1cd04>
   44598:	cmp	r0, #0
   4459c:	beq	445d4 <fputs@plt+0x33220>
   445a0:	movw	r1, #3082	; 0xc0a
   445a4:	cmp	r0, r1
   445a8:	cmpne	r0, #7
   445ac:	bne	445b8 <fputs@plt+0x33204>
   445b0:	mov	r0, #1
   445b4:	str	r0, [r5, #24]
   445b8:	movw	r1, #20735	; 0x50ff
   445bc:	movt	r1, #8
   445c0:	mov	r0, r5
   445c4:	mov	r2, r4
   445c8:	bl	44d28 <fputs@plt+0x33974>
   445cc:	sub	sp, fp, #16
   445d0:	pop	{r4, r5, r6, r7, fp, pc}
   445d4:	ldr	r0, [sp, #16]
   445d8:	ldrb	r1, [fp, #-17]	; 0xffffffef
   445dc:	cmp	r1, r6
   445e0:	cmpeq	r0, r7
   445e4:	beq	4460c <fputs@plt+0x33258>
   445e8:	str	r7, [sp]
   445ec:	str	r1, [sp, #4]
   445f0:	str	r0, [sp, #8]
   445f4:	movw	r1, #20764	; 0x511c
   445f8:	movt	r1, #8
   445fc:	mov	r0, r5
   44600:	mov	r2, r4
   44604:	mov	r3, r6
   44608:	bl	44d28 <fputs@plt+0x33974>
   4460c:	sub	sp, fp, #16
   44610:	pop	{r4, r5, r6, r7, fp, pc}
   44614:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44618:	add	fp, sp, #28
   4461c:	sub	sp, sp, #156	; 0x9c
   44620:	ldr	r3, [fp, #12]
   44624:	str	r3, [fp, #-36]	; 0xffffffdc
   44628:	ldr	r3, [fp, #8]
   4462c:	str	r3, [fp, #-40]	; 0xffffffd8
   44630:	mov	r6, #0
   44634:	str	r6, [fp, #-44]	; 0xffffffd4
   44638:	cmp	r1, #0
   4463c:	beq	44718 <fputs@plt+0x33364>
   44640:	str	r2, [fp, #-84]	; 0xffffffac
   44644:	ldr	r5, [r0]
   44648:	ldr	r2, [r0, #28]
   4464c:	str	r2, [fp, #-76]	; 0xffffffb4
   44650:	mov	r4, r0
   44654:	ldr	r7, [r0, #32]
   44658:	ldr	r8, [r0, #36]	; 0x24
   4465c:	ldr	r9, [r5, #36]	; 0x24
   44660:	mov	sl, r1
   44664:	bl	44de0 <fputs@plt+0x33a2c>
   44668:	cmp	r0, #0
   4466c:	bne	44718 <fputs@plt+0x33364>
   44670:	str	r7, [fp, #-80]	; 0xffffffb0
   44674:	str	r9, [sp, #88]	; 0x58
   44678:	str	r8, [fp, #-88]	; 0xffffffa8
   4467c:	movw	r0, #20818	; 0x5152
   44680:	movt	r0, #8
   44684:	str	r0, [r4, #28]
   44688:	str	sl, [r4, #32]
   4468c:	sub	r2, fp, #44	; 0x2c
   44690:	mov	r8, #0
   44694:	mov	r0, r5
   44698:	mov	r1, sl
   4469c:	mov	r3, #0
   446a0:	bl	2bf4c <fputs@plt+0x1ab98>
   446a4:	cmp	r0, #0
   446a8:	beq	446bc <fputs@plt+0x33308>
   446ac:	mov	r2, r0
   446b0:	movw	r1, #20828	; 0x515c
   446b4:	movt	r1, #8
   446b8:	b	446e8 <fputs@plt+0x33334>
   446bc:	str	sl, [sp, #60]	; 0x3c
   446c0:	ldr	r6, [fp, #-44]	; 0xffffffd4
   446c4:	ldrb	r9, [r6]
   446c8:	strb	r8, [r6]
   446cc:	mov	r0, r6
   446d0:	bl	27b6c <fputs@plt+0x167b8>
   446d4:	cmp	r0, #0
   446d8:	beq	44724 <fputs@plt+0x33370>
   446dc:	mov	r2, r0
   446e0:	movw	r1, #20866	; 0x5182
   446e4:	movt	r1, #8
   446e8:	mov	r0, r4
   446ec:	bl	44d28 <fputs@plt+0x33974>
   446f0:	mvn	r5, #0
   446f4:	ldr	r6, [fp, #-88]	; 0xffffffa8
   446f8:	ldr	r8, [fp, #-80]	; 0xffffffb0
   446fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   44700:	bl	2c010 <fputs@plt+0x1ac5c>
   44704:	ldr	r0, [fp, #-76]	; 0xffffffb4
   44708:	str	r0, [r4, #28]
   4470c:	str	r8, [r4, #32]
   44710:	str	r6, [r4, #36]	; 0x24
   44714:	add	r6, r5, #1
   44718:	mov	r0, r6
   4471c:	sub	sp, fp, #28
   44720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44724:	ldrb	r2, [r6, #5]
   44728:	ldr	r1, [r6, #56]	; 0x38
   4472c:	movw	r0, #20904	; 0x51a8
   44730:	movt	r0, #8
   44734:	str	r0, [r4, #28]
   44738:	str	r1, [sp, #76]	; 0x4c
   4473c:	str	r2, [sp, #28]
   44740:	add	r0, r1, r2
   44744:	ldrb	ip, [r0, #3]
   44748:	ldrb	r1, [r0, #4]
   4474c:	ldrb	r2, [r0, #5]
   44750:	ldrb	r3, [r0, #6]
   44754:	orr	r2, r3, r2, lsl #8
   44758:	sub	r8, r2, #1
   4475c:	mov	r7, #1
   44760:	orr	r2, r1, ip, lsl #8
   44764:	str	r6, [sp, #80]	; 0x50
   44768:	ldrb	sl, [r6, #4]
   4476c:	cmp	sl, #0
   44770:	str	r5, [sp, #52]	; 0x34
   44774:	str	r9, [sp, #16]
   44778:	str	r0, [sp, #32]
   4477c:	str	r2, [sp, #24]
   44780:	beq	447a4 <fputs@plt+0x333f0>
   44784:	ldr	r1, [r4, #68]	; 0x44
   44788:	mov	r0, #0
   4478c:	str	r1, [sp, #44]	; 0x2c
   44790:	str	r0, [r1]
   44794:	mvn	r5, #0
   44798:	mov	r0, #1
   4479c:	str	r0, [sp, #48]	; 0x30
   447a0:	b	44814 <fputs@plt+0x33460>
   447a4:	add	r0, r0, #8
   447a8:	bl	244dc <fputs@plt+0x13128>
   447ac:	mov	r6, r0
   447b0:	ldrb	r0, [r5, #17]
   447b4:	cmp	r0, #0
   447b8:	beq	447dc <fputs@plt+0x33428>
   447bc:	movw	r0, #20930	; 0x51c2
   447c0:	movt	r0, #8
   447c4:	str	r0, [r4, #28]
   447c8:	mov	r0, r4
   447cc:	mov	r1, r6
   447d0:	mov	r2, #5
   447d4:	ldr	r3, [sp, #60]	; 0x3c
   447d8:	bl	4456c <fputs@plt+0x331b8>
   447dc:	ldr	r0, [fp, #8]
   447e0:	str	r0, [sp]
   447e4:	ldr	r0, [fp, #12]
   447e8:	str	r0, [sp, #4]
   447ec:	sub	r2, fp, #40	; 0x28
   447f0:	mov	r0, r4
   447f4:	mov	r1, r6
   447f8:	bl	44614 <fputs@plt+0x33260>
   447fc:	mov	r5, r0
   44800:	mov	r0, #0
   44804:	str	r0, [sp, #44]	; 0x2c
   44808:	mov	r0, #0
   4480c:	str	r0, [sp, #48]	; 0x30
   44810:	ldr	r2, [sp, #24]
   44814:	uxth	r0, r8
   44818:	str	r0, [sp, #72]	; 0x48
   4481c:	lsl	r1, sl, #2
   44820:	cmp	r2, #0
   44824:	ldr	r6, [fp, #-88]	; 0xffffffa8
   44828:	ldr	r9, [sp, #88]	; 0x58
   4482c:	str	r1, [sp, #12]
   44830:	beq	44b14 <fputs@plt+0x33760>
   44834:	str	r5, [sp, #56]	; 0x38
   44838:	uxtah	r0, r7, r8
   4483c:	str	r0, [sp, #68]	; 0x44
   44840:	ldr	r0, [sp, #28]
   44844:	sub	r0, r0, r1
   44848:	ldr	r1, [sp, #76]	; 0x4c
   4484c:	add	r7, r1, r0
   44850:	add	r6, r2, #5
   44854:	sub	r0, r9, #5
   44858:	str	r0, [sp, #36]	; 0x24
   4485c:	sub	r0, r9, #4
   44860:	str	r0, [sp, #92]	; 0x5c
   44864:	mov	r2, #1
   44868:	ldr	r8, [fp, #-80]	; 0xffffffb0
   4486c:	ldr	r5, [sp, #72]	; 0x48
   44870:	str	r7, [sp, #64]	; 0x40
   44874:	ldr	r0, [r4, #16]
   44878:	cmp	r0, #0
   4487c:	beq	44ae8 <fputs@plt+0x33734>
   44880:	add	r0, r7, r6, lsl #1
   44884:	sub	sl, r6, #6
   44888:	str	sl, [r4, #36]	; 0x24
   4488c:	ldrb	r1, [r0]
   44890:	ldrb	r0, [r0, #1]
   44894:	orr	r8, r0, r1, lsl #8
   44898:	cmp	r8, r5
   4489c:	bls	44900 <fputs@plt+0x3354c>
   448a0:	ldr	r0, [sp, #92]	; 0x5c
   448a4:	cmp	r8, r0
   448a8:	bhi	44900 <fputs@plt+0x3354c>
   448ac:	str	r2, [sp, #84]	; 0x54
   448b0:	mov	r7, r9
   448b4:	ldr	r0, [sp, #76]	; 0x4c
   448b8:	add	r5, r0, r8
   448bc:	ldr	r9, [sp, #80]	; 0x50
   448c0:	ldr	r3, [r9, #80]	; 0x50
   448c4:	mov	r0, r9
   448c8:	mov	r1, r5
   448cc:	sub	r2, fp, #72	; 0x48
   448d0:	blx	r3
   448d4:	ldrh	r0, [fp, #-54]	; 0xffffffca
   448d8:	add	r0, r8, r0
   448dc:	cmp	r0, r7
   448e0:	bls	44928 <fputs@plt+0x33574>
   448e4:	mov	r0, r4
   448e8:	movw	r1, #20988	; 0x51fc
   448ec:	movt	r1, #8
   448f0:	bl	44d28 <fputs@plt+0x33974>
   448f4:	mov	r2, #0
   448f8:	ldr	r9, [sp, #88]	; 0x58
   448fc:	b	44a2c <fputs@plt+0x33678>
   44900:	ldr	r0, [sp, #92]	; 0x5c
   44904:	str	r0, [sp]
   44908:	mov	r0, r4
   4490c:	movw	r1, #20958	; 0x51de
   44910:	movt	r1, #8
   44914:	mov	r2, r8
   44918:	ldr	r3, [sp, #68]	; 0x44
   4491c:	bl	44d28 <fputs@plt+0x33974>
   44920:	mov	r2, #0
   44924:	b	44a34 <fputs@plt+0x33680>
   44928:	ldrb	r0, [r9, #2]
   4492c:	cmp	r0, #0
   44930:	ldr	r7, [sp, #52]	; 0x34
   44934:	beq	4498c <fputs@plt+0x335d8>
   44938:	mov	r9, r7
   4493c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   44940:	ldr	r0, [fp, #-36]	; 0xffffffdc
   44944:	ldr	r2, [fp, #-72]	; 0xffffffb8
   44948:	ldr	r3, [fp, #-68]	; 0xffffffbc
   4494c:	ldr	r7, [sp, #48]	; 0x30
   44950:	cmp	r7, #0
   44954:	beq	44abc <fputs@plt+0x33708>
   44958:	subs	r1, r1, r2
   4495c:	sbcs	r0, r0, r3
   44960:	bge	44974 <fputs@plt+0x335c0>
   44964:	mov	r0, r4
   44968:	movw	r1, #21012	; 0x5214
   4496c:	movt	r1, #8
   44970:	bl	44d28 <fputs@plt+0x33974>
   44974:	ldr	r0, [fp, #-72]	; 0xffffffb8
   44978:	ldr	r1, [fp, #-68]	; 0xffffffbc
   4497c:	str	r1, [fp, #-36]	; 0xffffffdc
   44980:	str	r0, [fp, #-40]	; 0xffffffd8
   44984:	mov	r7, r9
   44988:	ldr	r9, [sp, #80]	; 0x50
   4498c:	ldrh	r0, [fp, #-56]	; 0xffffffc8
   44990:	ldr	r1, [fp, #-60]	; 0xffffffc4
   44994:	cmp	r1, r0
   44998:	bls	44a00 <fputs@plt+0x3364c>
   4499c:	ldr	r2, [sp, #36]	; 0x24
   449a0:	add	r1, r2, r1
   449a4:	sub	r0, r1, r0
   449a8:	ldr	r1, [sp, #92]	; 0x5c
   449ac:	udiv	r0, r0, r1
   449b0:	str	r0, [sp, #40]	; 0x28
   449b4:	ldrh	r0, [fp, #-54]	; 0xffffffca
   449b8:	add	r0, r5, r0
   449bc:	sub	r0, r0, #4
   449c0:	bl	244dc <fputs@plt+0x13128>
   449c4:	mov	r2, r0
   449c8:	ldrb	r0, [r7, #17]
   449cc:	cmp	r0, #0
   449d0:	beq	449f0 <fputs@plt+0x3363c>
   449d4:	mov	r0, r4
   449d8:	mov	r1, r2
   449dc:	str	r2, [sp, #20]
   449e0:	mov	r2, #3
   449e4:	ldr	r3, [sp, #60]	; 0x3c
   449e8:	bl	4456c <fputs@plt+0x331b8>
   449ec:	ldr	r2, [sp, #20]
   449f0:	mov	r0, r4
   449f4:	mov	r1, #0
   449f8:	ldr	r3, [sp, #40]	; 0x28
   449fc:	bl	44320 <fputs@plt+0x32f6c>
   44a00:	ldrb	r0, [r9, #4]
   44a04:	cmp	r0, #0
   44a08:	beq	44a48 <fputs@plt+0x33694>
   44a0c:	ldrh	r0, [fp, #-54]	; 0xffffffca
   44a10:	add	r0, r8, r0
   44a14:	sub	r0, r0, #1
   44a18:	orr	r1, r0, r8, lsl #16
   44a1c:	ldr	r0, [sp, #44]	; 0x2c
   44a20:	bl	44e5c <fputs@plt+0x33aa8>
   44a24:	ldr	r9, [sp, #88]	; 0x58
   44a28:	ldr	r2, [sp, #84]	; 0x54
   44a2c:	ldr	r5, [sp, #72]	; 0x48
   44a30:	ldr	r7, [sp, #64]	; 0x40
   44a34:	sub	r6, r6, #1
   44a38:	cmp	sl, #0
   44a3c:	ldr	r8, [fp, #-80]	; 0xffffffb0
   44a40:	bgt	44874 <fputs@plt+0x334c0>
   44a44:	b	44ae8 <fputs@plt+0x33734>
   44a48:	mov	r0, r5
   44a4c:	bl	244dc <fputs@plt+0x13128>
   44a50:	mov	r8, r0
   44a54:	ldrb	r0, [r7, #17]
   44a58:	cmp	r0, #0
   44a5c:	beq	44a74 <fputs@plt+0x336c0>
   44a60:	mov	r0, r4
   44a64:	mov	r1, r8
   44a68:	mov	r2, #5
   44a6c:	ldr	r3, [sp, #60]	; 0x3c
   44a70:	bl	4456c <fputs@plt+0x331b8>
   44a74:	ldr	r0, [fp, #-40]	; 0xffffffd8
   44a78:	ldr	r1, [fp, #-36]	; 0xffffffdc
   44a7c:	stm	sp, {r0, r1}
   44a80:	mov	r0, r4
   44a84:	mov	r1, r8
   44a88:	sub	r2, fp, #40	; 0x28
   44a8c:	bl	44614 <fputs@plt+0x33260>
   44a90:	mov	r8, r0
   44a94:	mov	r0, #0
   44a98:	str	r0, [sp, #48]	; 0x30
   44a9c:	ldr	r0, [sp, #56]	; 0x38
   44aa0:	cmp	r8, r0
   44aa4:	ldr	r9, [sp, #88]	; 0x58
   44aa8:	ldr	r5, [sp, #72]	; 0x48
   44aac:	ldr	r7, [sp, #64]	; 0x40
   44ab0:	bne	44acc <fputs@plt+0x33718>
   44ab4:	ldr	r2, [sp, #84]	; 0x54
   44ab8:	b	44a34 <fputs@plt+0x33680>
   44abc:	subs	r1, r2, r1
   44ac0:	sbcs	r0, r3, r0
   44ac4:	bge	44964 <fputs@plt+0x335b0>
   44ac8:	b	44974 <fputs@plt+0x335c0>
   44acc:	mov	r0, r4
   44ad0:	movw	r1, #21036	; 0x522c
   44ad4:	movt	r1, #8
   44ad8:	bl	44d28 <fputs@plt+0x33974>
   44adc:	str	r8, [sp, #56]	; 0x38
   44ae0:	ldr	r2, [sp, #84]	; 0x54
   44ae4:	b	44a34 <fputs@plt+0x33680>
   44ae8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   44aec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   44af0:	ldr	r3, [fp, #-84]	; 0xffffffac
   44af4:	strd	r0, [r3]
   44af8:	mov	r0, #0
   44afc:	str	r0, [r4, #28]
   44b00:	cmp	r2, #0
   44b04:	ldr	r5, [sp, #56]	; 0x38
   44b08:	ldr	r6, [fp, #-88]	; 0xffffffa8
   44b0c:	bne	44b34 <fputs@plt+0x33780>
   44b10:	b	44d00 <fputs@plt+0x3394c>
   44b14:	ldr	r0, [fp, #-40]	; 0xffffffd8
   44b18:	ldr	r1, [fp, #-36]	; 0xffffffdc
   44b1c:	ldr	r2, [fp, #-84]	; 0xffffffac
   44b20:	strd	r0, [r2]
   44b24:	mov	r0, #0
   44b28:	str	r0, [r4, #28]
   44b2c:	mov	r2, #1
   44b30:	ldr	r8, [fp, #-80]	; 0xffffffb0
   44b34:	ldr	r0, [r4, #16]
   44b38:	cmp	r0, #1
   44b3c:	blt	446fc <fputs@plt+0x33348>
   44b40:	ldr	r0, [sp, #80]	; 0x50
   44b44:	ldrb	r0, [r0, #4]
   44b48:	cmp	r0, #0
   44b4c:	ldr	r3, [sp, #32]
   44b50:	ldr	r9, [sp, #44]	; 0x2c
   44b54:	ldr	r7, [sp, #76]	; 0x4c
   44b58:	str	r5, [sp, #56]	; 0x38
   44b5c:	str	r2, [sp, #84]	; 0x54
   44b60:	bne	44be4 <fputs@plt+0x33830>
   44b64:	ldr	r9, [r4, #68]	; 0x44
   44b68:	mov	r0, #0
   44b6c:	str	r0, [r9]
   44b70:	ldr	r1, [sp, #24]
   44b74:	cmp	r1, #0
   44b78:	beq	44be4 <fputs@plt+0x33830>
   44b7c:	ldr	r0, [sp, #28]
   44b80:	add	r0, r0, r1, lsl #1
   44b84:	add	r0, r0, #11
   44b88:	ldr	r2, [sp, #12]
   44b8c:	sub	r0, r0, r2
   44b90:	add	r5, r7, r0
   44b94:	ldr	sl, [sp, #80]	; 0x50
   44b98:	mov	r8, r1
   44b9c:	ldrb	r0, [r5, #-1]
   44ba0:	ldrb	r1, [r5]
   44ba4:	orr	r6, r1, r0, lsl #8
   44ba8:	add	r1, r7, r6
   44bac:	ldr	r2, [sl, #76]	; 0x4c
   44bb0:	mov	r0, sl
   44bb4:	blx	r2
   44bb8:	add	r0, r6, r0
   44bbc:	sub	r0, r0, #1
   44bc0:	orr	r1, r0, r6, lsl #16
   44bc4:	mov	r0, r9
   44bc8:	bl	44e5c <fputs@plt+0x33aa8>
   44bcc:	sub	r5, r5, #2
   44bd0:	sub	r8, r8, #1
   44bd4:	cmp	r8, #0
   44bd8:	bgt	44b9c <fputs@plt+0x337e8>
   44bdc:	ldr	r8, [fp, #-80]	; 0xffffffb0
   44be0:	ldr	r3, [sp, #32]
   44be4:	ldrb	r0, [r3, #1]
   44be8:	ldrb	r1, [r3, #2]
   44bec:	b	44c1c <fputs@plt+0x33868>
   44bf0:	add	r6, r7, r5
   44bf4:	ldrb	r0, [r6, #2]
   44bf8:	ldrb	r1, [r6, #3]
   44bfc:	orr	r0, r1, r0, lsl #8
   44c00:	add	r0, r5, r0
   44c04:	sub	r0, r0, #1
   44c08:	orr	r1, r0, r5, lsl #16
   44c0c:	mov	r0, r9
   44c10:	bl	44e5c <fputs@plt+0x33aa8>
   44c14:	ldrb	r0, [r7, r5]
   44c18:	ldrb	r1, [r6, #1]
   44c1c:	orr	r5, r1, r0, lsl #8
   44c20:	cmp	r5, #0
   44c24:	bne	44bf0 <fputs@plt+0x3383c>
   44c28:	sub	r1, fp, #72	; 0x48
   44c2c:	mov	r0, r9
   44c30:	bl	44eb4 <fputs@plt+0x33b00>
   44c34:	mov	r5, #0
   44c38:	cmp	r0, #0
   44c3c:	beq	44c84 <fputs@plt+0x338d0>
   44c40:	sub	r6, fp, #72	; 0x48
   44c44:	ldr	sl, [sp, #72]	; 0x48
   44c48:	uxth	r0, sl
   44c4c:	ldr	r7, [fp, #-72]	; 0xffffffb8
   44c50:	lsr	r2, r7, #16
   44c54:	cmp	r0, r7, lsr #16
   44c58:	bcs	44c8c <fputs@plt+0x338d8>
   44c5c:	mvn	r0, r0
   44c60:	add	r0, r5, r0
   44c64:	add	r5, r0, r2
   44c68:	mov	r0, r9
   44c6c:	mov	r1, r6
   44c70:	bl	44eb4 <fputs@plt+0x33b00>
   44c74:	cmp	r0, #0
   44c78:	mov	sl, r7
   44c7c:	bne	44c48 <fputs@plt+0x33894>
   44c80:	b	44ca4 <fputs@plt+0x338f0>
   44c84:	ldr	r7, [sp, #72]	; 0x48
   44c88:	b	44ca4 <fputs@plt+0x338f0>
   44c8c:	movw	r1, #21061	; 0x5245
   44c90:	movt	r1, #8
   44c94:	mov	r0, r4
   44c98:	ldr	r3, [sp, #60]	; 0x3c
   44c9c:	bl	44d28 <fputs@plt+0x33974>
   44ca0:	mov	r7, sl
   44ca4:	ldr	r0, [r9]
   44ca8:	cmp	r0, #0
   44cac:	bne	44cec <fputs@plt+0x33938>
   44cb0:	mvn	r0, r7
   44cb4:	movt	r0, #65535	; 0xffff
   44cb8:	ldr	r1, [sp, #88]	; 0x58
   44cbc:	add	r0, r1, r0
   44cc0:	add	r2, r0, r5
   44cc4:	ldr	r0, [sp, #32]
   44cc8:	ldrb	r3, [r0, #7]
   44ccc:	cmp	r2, r3
   44cd0:	beq	44cec <fputs@plt+0x33938>
   44cd4:	ldr	r0, [sp, #60]	; 0x3c
   44cd8:	str	r0, [sp]
   44cdc:	movw	r1, #21098	; 0x526a
   44ce0:	movt	r1, #8
   44ce4:	mov	r0, r4
   44ce8:	bl	44d28 <fputs@plt+0x33974>
   44cec:	ldr	r0, [sp, #84]	; 0x54
   44cf0:	cmp	r0, #0
   44cf4:	ldr	r6, [fp, #-88]	; 0xffffffa8
   44cf8:	ldr	r5, [sp, #56]	; 0x38
   44cfc:	bne	446fc <fputs@plt+0x33348>
   44d00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   44d04:	ldr	r1, [sp, #16]
   44d08:	strb	r1, [r0]
   44d0c:	b	446fc <fputs@plt+0x33348>
   44d10:	ldr	r0, [r0, #8]
   44d14:	ldrb	r0, [r0, r1, lsr #3]
   44d18:	and	r1, r1, #7
   44d1c:	mov	r2, #1
   44d20:	and	r0, r0, r2, lsl r1
   44d24:	bx	lr
   44d28:	sub	sp, sp, #8
   44d2c:	push	{r4, r5, r6, sl, fp, lr}
   44d30:	add	fp, sp, #16
   44d34:	sub	sp, sp, #8
   44d38:	mov	r4, r0
   44d3c:	str	r3, [fp, #12]
   44d40:	str	r2, [fp, #8]
   44d44:	ldr	r0, [r0, #16]
   44d48:	cmp	r0, #0
   44d4c:	beq	44dd0 <fputs@plt+0x33a1c>
   44d50:	mov	r5, r1
   44d54:	sub	r0, r0, #1
   44d58:	str	r0, [r4, #16]
   44d5c:	ldr	r0, [r4, #20]
   44d60:	add	r0, r0, #1
   44d64:	str	r0, [r4, #20]
   44d68:	add	r0, fp, #8
   44d6c:	str	r0, [sp, #4]
   44d70:	add	r6, r4, #40	; 0x28
   44d74:	ldr	r0, [r4, #52]	; 0x34
   44d78:	cmp	r0, #0
   44d7c:	beq	44d94 <fputs@plt+0x339e0>
   44d80:	movw	r1, #58762	; 0xe58a
   44d84:	movt	r1, #7
   44d88:	mov	r0, r6
   44d8c:	mov	r2, #1
   44d90:	bl	2057c <fputs@plt+0xf1c8>
   44d94:	ldr	r1, [r4, #28]
   44d98:	cmp	r1, #0
   44d9c:	beq	44db0 <fputs@plt+0x339fc>
   44da0:	ldr	r2, [r4, #32]
   44da4:	ldr	r3, [r4, #36]	; 0x24
   44da8:	mov	r0, r6
   44dac:	bl	38928 <fputs@plt+0x27574>
   44db0:	ldr	r2, [sp, #4]
   44db4:	mov	r0, r6
   44db8:	mov	r1, r5
   44dbc:	bl	14418 <fputs@plt+0x3064>
   44dc0:	ldrb	r0, [r4, #64]	; 0x40
   44dc4:	cmp	r0, #1
   44dc8:	moveq	r0, #1
   44dcc:	streq	r0, [r4, #24]
   44dd0:	sub	sp, fp, #16
   44dd4:	pop	{r4, r5, r6, sl, fp, lr}
   44dd8:	add	sp, sp, #8
   44ddc:	bx	lr
   44de0:	push	{r4, r5, r6, sl, fp, lr}
   44de4:	add	fp, sp, #16
   44de8:	mov	r4, #1
   44dec:	cmp	r1, #0
   44df0:	beq	44e54 <fputs@plt+0x33aa0>
   44df4:	mov	r5, r1
   44df8:	mov	r6, r0
   44dfc:	ldr	r0, [r0, #12]
   44e00:	cmp	r0, r1
   44e04:	bcs	44e14 <fputs@plt+0x33a60>
   44e08:	movw	r1, #20687	; 0x50cf
   44e0c:	movt	r1, #8
   44e10:	b	44e30 <fputs@plt+0x33a7c>
   44e14:	mov	r0, r6
   44e18:	mov	r1, r5
   44e1c:	bl	44d10 <fputs@plt+0x3395c>
   44e20:	cmp	r0, #0
   44e24:	beq	44e44 <fputs@plt+0x33a90>
   44e28:	movw	r1, #20710	; 0x50e6
   44e2c:	movt	r1, #8
   44e30:	mov	r0, r6
   44e34:	mov	r2, r5
   44e38:	bl	44d28 <fputs@plt+0x33974>
   44e3c:	mov	r0, r4
   44e40:	pop	{r4, r5, r6, sl, fp, pc}
   44e44:	mov	r0, r6
   44e48:	mov	r1, r5
   44e4c:	bl	44304 <fputs@plt+0x32f50>
   44e50:	mov	r4, #0
   44e54:	mov	r0, r4
   44e58:	pop	{r4, r5, r6, sl, fp, pc}
   44e5c:	push	{fp, lr}
   44e60:	mov	fp, sp
   44e64:	ldr	r2, [r0]
   44e68:	add	lr, r2, #1
   44e6c:	str	lr, [r0]
   44e70:	str	r1, [r0, lr, lsl #2]
   44e74:	mov	ip, #0
   44e78:	cmp	ip, lr, lsr #1
   44e7c:	beq	44eb0 <fputs@plt+0x33afc>
   44e80:	lsr	r1, lr, #1
   44e84:	mov	r3, r1
   44e88:	ldr	r2, [r0, lr, lsl #2]
   44e8c:	ldr	r1, [r0, r1, lsl #2]
   44e90:	cmp	r1, r2
   44e94:	popls	{fp, pc}
   44e98:	str	r2, [r0, r3, lsl #2]
   44e9c:	str	r1, [r0, lr, lsl #2]
   44ea0:	lsr	r1, r3, #1
   44ea4:	cmp	ip, r3, lsr #1
   44ea8:	mov	lr, r3
   44eac:	bne	44e84 <fputs@plt+0x33ad0>
   44eb0:	pop	{fp, pc}
   44eb4:	push	{r4, sl, fp, lr}
   44eb8:	add	fp, sp, #8
   44ebc:	ldr	r2, [r0]
   44ec0:	cmp	r2, #0
   44ec4:	moveq	ip, #0
   44ec8:	moveq	r0, ip
   44ecc:	popeq	{r4, sl, fp, pc}
   44ed0:	ldr	r3, [r0, #4]
   44ed4:	str	r3, [r1]
   44ed8:	ldr	r1, [r0, r2, lsl #2]
   44edc:	str	r1, [r0, #4]
   44ee0:	mvn	r1, #0
   44ee4:	str	r1, [r0, r2, lsl #2]
   44ee8:	ldr	r1, [r0]
   44eec:	sub	r1, r1, #1
   44ef0:	str	r1, [r0]
   44ef4:	mov	ip, #1
   44ef8:	cmp	r1, #2
   44efc:	bcc	44f50 <fputs@plt+0x33b9c>
   44f00:	mov	ip, #1
   44f04:	mov	r1, #2
   44f08:	mov	lr, #1
   44f0c:	ldr	r2, [r0, r1, lsl #2]
   44f10:	orr	r4, r1, #1
   44f14:	ldr	r3, [r0, r4, lsl #2]
   44f18:	cmp	r2, r3
   44f1c:	mov	r3, r1
   44f20:	movhi	r3, r4
   44f24:	ldr	r2, [r0, r3, lsl #2]
   44f28:	ldr	r1, [r0, lr, lsl #2]
   44f2c:	cmp	r1, r2
   44f30:	bcc	44f50 <fputs@plt+0x33b9c>
   44f34:	str	r2, [r0, lr, lsl #2]
   44f38:	str	r1, [r0, r3, lsl #2]
   44f3c:	lsl	r1, r3, #1
   44f40:	ldr	r2, [r0]
   44f44:	cmp	r2, r3, lsl #1
   44f48:	mov	lr, r3
   44f4c:	bcs	44f0c <fputs@plt+0x33b58>
   44f50:	mov	r0, ip
   44f54:	pop	{r4, sl, fp, pc}
   44f58:	mov	ip, #0
   44f5c:	mov	r3, #1
   44f60:	strh	r3, [r1, #26]
   44f64:	str	ip, [r1, #28]
   44f68:	add	r3, r1, #32
   44f6c:	str	ip, [r1]
   44f70:	stmib	r1, {r0, ip}
   44f74:	str	ip, [r1, #12]
   44f78:	str	r3, [r1, #16]
   44f7c:	str	ip, [r1, #20]
   44f80:	add	r0, r2, #4064	; 0xfe0
   44f84:	add	r0, r0, #1044480	; 0xff000
   44f88:	lsr	r0, r0, #4
   44f8c:	strh	r0, [r1, #24]
   44f90:	mov	r0, r1
   44f94:	bx	lr
   44f98:	push	{r4, r5, fp, lr}
   44f9c:	add	fp, sp, #8
   44fa0:	mov	r4, r0
   44fa4:	ldrh	r0, [r0, #24]
   44fa8:	cmp	r0, #0
   44fac:	bne	44fe8 <fputs@plt+0x33c34>
   44fb0:	ldr	r0, [r4, #4]
   44fb4:	mov	r5, #0
   44fb8:	mov	r2, #1016	; 0x3f8
   44fbc:	mov	r3, #0
   44fc0:	bl	209ac <fputs@plt+0xf5f8>
   44fc4:	cmp	r0, #0
   44fc8:	beq	45000 <fputs@plt+0x33c4c>
   44fcc:	ldr	r1, [r4]
   44fd0:	mov	r2, r0
   44fd4:	str	r1, [r2], #8
   44fd8:	str	r2, [r4, #16]
   44fdc:	str	r0, [r4]
   44fe0:	mov	r0, #63	; 0x3f
   44fe4:	strh	r0, [r4, #24]
   44fe8:	ldrh	r0, [r4, #24]
   44fec:	sub	r0, r0, #1
   44ff0:	strh	r0, [r4, #24]
   44ff4:	ldr	r5, [r4, #16]
   44ff8:	add	r0, r5, #16
   44ffc:	str	r0, [r4, #16]
   45000:	mov	r0, r5
   45004:	pop	{r4, r5, fp, pc}
   45008:	push	{r4, sl, fp, lr}
   4500c:	add	fp, sp, #8
   45010:	mov	r4, r0
   45014:	ldrb	r0, [r0, #26]
   45018:	tst	r0, #1
   4501c:	bne	4502c <fputs@plt+0x33c78>
   45020:	ldr	r0, [r4, #8]
   45024:	bl	4503c <fputs@plt+0x33c88>
   45028:	str	r0, [r4, #8]
   4502c:	ldrh	r0, [r4, #26]
   45030:	orr	r0, r0, #2
   45034:	strh	r0, [r4, #26]
   45038:	pop	{r4, sl, fp, pc}
   4503c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   45040:	add	fp, sp, #24
   45044:	sub	sp, sp, #160	; 0xa0
   45048:	mov	r6, r0
   4504c:	mov	r8, sp
   45050:	mov	r4, #0
   45054:	mov	r0, r8
   45058:	mov	r1, #0
   4505c:	mov	r2, #160	; 0xa0
   45060:	bl	11174 <memset@plt>
   45064:	cmp	r6, #0
   45068:	beq	450b0 <fputs@plt+0x33cfc>
   4506c:	ldr	r7, [r6, #8]
   45070:	str	r4, [r6, #8]
   45074:	ldr	r0, [sp]
   45078:	mov	r5, r8
   4507c:	cmp	r0, #0
   45080:	beq	450a0 <fputs@plt+0x33cec>
   45084:	mov	r1, r6
   45088:	bl	450e0 <fputs@plt+0x33d2c>
   4508c:	mov	r6, r0
   45090:	str	r4, [r5]
   45094:	ldr	r0, [r5, #4]!
   45098:	cmp	r0, #0
   4509c:	bne	45084 <fputs@plt+0x33cd0>
   450a0:	str	r6, [r5]
   450a4:	cmp	r7, #0
   450a8:	mov	r6, r7
   450ac:	bne	4506c <fputs@plt+0x33cb8>
   450b0:	mov	r5, sp
   450b4:	mov	r6, #0
   450b8:	ldr	r1, [r5, r6, lsl #2]
   450bc:	mov	r0, r4
   450c0:	bl	450e0 <fputs@plt+0x33d2c>
   450c4:	mov	r4, r0
   450c8:	add	r6, r6, #1
   450cc:	cmp	r6, #40	; 0x28
   450d0:	bne	450b8 <fputs@plt+0x33d04>
   450d4:	mov	r0, r4
   450d8:	sub	sp, fp, #24
   450dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   450e0:	push	{r4, r5, r7, sl, fp, lr}
   450e4:	add	fp, sp, #16
   450e8:	sub	sp, sp, #16
   450ec:	cmp	r0, #0
   450f0:	mov	r3, r0
   450f4:	movwne	r3, #1
   450f8:	mov	ip, sp
   450fc:	cmpne	r1, #0
   45100:	bne	45110 <fputs@plt+0x33d5c>
   45104:	mov	r2, r0
   45108:	mov	lr, r1
   4510c:	b	45184 <fputs@plt+0x33dd0>
   45110:	mov	ip, sp
   45114:	ldm	r1, {r2, r7}
   45118:	ldrd	r4, [r0]
   4511c:	subs	r3, r4, r2
   45120:	sbcs	r3, r5, r7
   45124:	bge	4513c <fputs@plt+0x33d88>
   45128:	str	r0, [ip, #8]
   4512c:	ldr	r2, [r0, #8]
   45130:	mov	lr, r1
   45134:	mov	ip, r0
   45138:	b	45164 <fputs@plt+0x33db0>
   4513c:	subs	r2, r2, r4
   45140:	sbcs	r2, r7, r5
   45144:	bge	4515c <fputs@plt+0x33da8>
   45148:	str	r1, [ip, #8]
   4514c:	ldr	lr, [r1, #8]
   45150:	mov	r2, r0
   45154:	mov	ip, r1
   45158:	b	45164 <fputs@plt+0x33db0>
   4515c:	ldr	r2, [r0, #8]
   45160:	mov	lr, r1
   45164:	cmp	r2, #0
   45168:	mov	r3, r2
   4516c:	movwne	r3, #1
   45170:	beq	45184 <fputs@plt+0x33dd0>
   45174:	cmp	lr, #0
   45178:	mov	r1, lr
   4517c:	mov	r0, r2
   45180:	bne	45114 <fputs@plt+0x33d60>
   45184:	cmp	r3, #0
   45188:	moveq	r2, lr
   4518c:	str	r2, [ip, #8]
   45190:	ldr	r0, [sp, #8]
   45194:	sub	sp, fp, #16
   45198:	pop	{r4, r5, r7, sl, fp, pc}
   4519c:	push	{r4, r5, r6, sl, fp, lr}
   451a0:	add	fp, sp, #16
   451a4:	sub	sp, sp, #8
   451a8:	ldr	r1, [r0, #8]
   451ac:	str	r1, [sp, #4]
   451b0:	mov	r2, #0
   451b4:	str	r2, [r0, #8]
   451b8:	str	r2, [r0, #12]
   451bc:	cmp	r1, #0
   451c0:	beq	45204 <fputs@plt+0x33e50>
   451c4:	mov	r4, #1
   451c8:	add	r5, sp, #4
   451cc:	mov	r6, r1
   451d0:	ldr	r1, [r1, #8]
   451d4:	str	r1, [sp, #4]
   451d8:	str	r0, [r6, #12]
   451dc:	mov	r0, r5
   451e0:	mov	r1, r4
   451e4:	bl	45274 <fputs@plt+0x33ec0>
   451e8:	str	r0, [r6, #8]
   451ec:	add	r4, r4, #1
   451f0:	ldr	r1, [sp, #4]
   451f4:	cmp	r1, #0
   451f8:	mov	r0, r6
   451fc:	bne	451cc <fputs@plt+0x33e18>
   45200:	b	45208 <fputs@plt+0x33e54>
   45204:	mov	r6, r0
   45208:	mov	r0, r6
   4520c:	sub	sp, fp, #16
   45210:	pop	{r4, r5, r6, sl, fp, pc}
   45214:	push	{r4, r5, fp, lr}
   45218:	add	fp, sp, #8
   4521c:	sub	sp, sp, #8
   45220:	mov	r4, r2
   45224:	mov	r5, r0
   45228:	ldr	r0, [r0, #12]
   4522c:	cmp	r0, #0
   45230:	beq	45248 <fputs@plt+0x33e94>
   45234:	add	r2, sp, #4
   45238:	bl	45214 <fputs@plt+0x33e60>
   4523c:	ldr	r0, [sp, #4]
   45240:	str	r5, [r0, #8]
   45244:	b	4524c <fputs@plt+0x33e98>
   45248:	str	r5, [r1]
   4524c:	mov	r1, r5
   45250:	ldr	r0, [r1, #8]!
   45254:	cmp	r0, #0
   45258:	streq	r5, [r4]
   4525c:	subeq	sp, fp, #8
   45260:	popeq	{r4, r5, fp, pc}
   45264:	mov	r2, r4
   45268:	sub	sp, fp, #8
   4526c:	pop	{r4, r5, fp, lr}
   45270:	b	45214 <fputs@plt+0x33e60>
   45274:	push	{r4, r5, r6, sl, fp, lr}
   45278:	add	fp, sp, #16
   4527c:	mov	r4, r0
   45280:	ldr	r0, [r0]
   45284:	cmp	r0, #0
   45288:	moveq	r0, #0
   4528c:	popeq	{r4, r5, r6, sl, fp, pc}
   45290:	cmp	r1, #1
   45294:	bne	452b0 <fputs@plt+0x33efc>
   45298:	ldr	r1, [r0, #8]
   4529c:	str	r1, [r4]
   452a0:	mov	r1, #0
   452a4:	str	r1, [r0, #8]
   452a8:	str	r1, [r0, #12]
   452ac:	pop	{r4, r5, r6, sl, fp, pc}
   452b0:	sub	r5, r1, #1
   452b4:	mov	r0, r4
   452b8:	mov	r1, r5
   452bc:	bl	45274 <fputs@plt+0x33ec0>
   452c0:	ldr	r6, [r4]
   452c4:	cmp	r6, #0
   452c8:	popeq	{r4, r5, r6, sl, fp, pc}
   452cc:	str	r0, [r6, #12]
   452d0:	ldr	r0, [r6, #8]
   452d4:	str	r0, [r4]
   452d8:	mov	r0, r4
   452dc:	mov	r1, r5
   452e0:	bl	45274 <fputs@plt+0x33ec0>
   452e4:	str	r0, [r6, #8]
   452e8:	mov	r0, r6
   452ec:	pop	{r4, r5, r6, sl, fp, pc}
   452f0:	push	{r4, r5, r6, sl, fp, lr}
   452f4:	add	fp, sp, #16
   452f8:	mov	r4, r2
   452fc:	mov	r5, r1
   45300:	mov	r6, r0
   45304:	ldr	r1, [r0]
   45308:	mov	r0, r5
   4530c:	bl	13cb4 <fputs@plt+0x2900>
   45310:	mov	r0, r5
   45314:	mov	r1, r4
   45318:	bl	1945c <fputs@plt+0x80a8>
   4531c:	str	r0, [r6]
   45320:	pop	{r4, r5, r6, sl, fp, pc}
   45324:	push	{r4, r5, fp, lr}
   45328:	add	fp, sp, #8
   4532c:	sub	sp, sp, #8
   45330:	cmp	r2, #0
   45334:	moveq	r0, #7
   45338:	subeq	sp, fp, #8
   4533c:	popeq	{r4, r5, fp, pc}
   45340:	mov	r5, r1
   45344:	mov	r4, r0
   45348:	mov	r0, #0
   4534c:	str	r0, [sp]
   45350:	add	r3, sp, #4
   45354:	mov	r0, r4
   45358:	mov	r1, r2
   4535c:	mvn	r2, #0
   45360:	bl	1beec <fputs@plt+0xab38>
   45364:	cmp	r0, #0
   45368:	beq	45394 <fputs@plt+0x33fe0>
   4536c:	mov	r0, r4
   45370:	bl	1bd24 <fputs@plt+0xa970>
   45374:	mov	r2, r0
   45378:	mov	r0, r5
   4537c:	mov	r1, r4
   45380:	bl	452f0 <fputs@plt+0x33f3c>
   45384:	mov	r0, r4
   45388:	bl	1ea0c <fputs@plt+0xd658>
   4538c:	sub	sp, fp, #8
   45390:	pop	{r4, r5, fp, pc}
   45394:	ldr	r0, [sp, #4]
   45398:	bl	190c4 <fputs@plt+0x7d10>
   4539c:	ldr	r1, [sp, #4]
   453a0:	mov	r0, r4
   453a4:	mov	r2, r5
   453a8:	bl	45660 <fputs@plt+0x342ac>
   453ac:	sub	sp, fp, #8
   453b0:	pop	{r4, r5, fp, pc}
   453b4:	push	{r4, sl, fp, lr}
   453b8:	add	fp, sp, #8
   453bc:	mov	r4, r0
   453c0:	bl	16f30 <fputs@plt+0x5b7c>
   453c4:	mov	r0, r4
   453c8:	mov	r1, #0
   453cc:	bl	17d6c <fputs@plt+0x69b8>
   453d0:	cmp	r0, #0
   453d4:	popne	{r4, sl, fp, pc}
   453d8:	mov	r0, r4
   453dc:	mov	r1, #0
   453e0:	pop	{r4, sl, fp, lr}
   453e4:	b	17cf0 <fputs@plt+0x693c>
   453e8:	push	{r4, sl, fp, lr}
   453ec:	add	fp, sp, #8
   453f0:	mov	r4, r0
   453f4:	bl	16f30 <fputs@plt+0x5b7c>
   453f8:	mov	r0, r4
   453fc:	pop	{r4, sl, fp, lr}
   45400:	b	456a4 <fputs@plt+0x342f0>
   45404:	push	{r4, r5, fp, lr}
   45408:	add	fp, sp, #8
   4540c:	mov	r4, r1
   45410:	ldr	r5, [r0, #4]
   45414:	bl	16f30 <fputs@plt+0x5b7c>
   45418:	ldrb	r0, [r5, #22]
   4541c:	tst	r0, #2
   45420:	beq	45440 <fputs@plt+0x3408c>
   45424:	ldrb	r1, [r5, #17]
   45428:	uxtb	r2, r4
   4542c:	cmp	r2, #0
   45430:	movwne	r2, #1
   45434:	mov	r0, #8
   45438:	cmp	r2, r1
   4543c:	popne	{r4, r5, fp, pc}
   45440:	uxtb	r0, r4
   45444:	cmp	r0, #0
   45448:	movwne	r0, #1
   4544c:	strb	r0, [r5, #17]
   45450:	mvn	r0, #1
   45454:	uxtab	r0, r0, r4
   45458:	clz	r0, r0
   4545c:	lsr	r0, r0, #5
   45460:	strb	r0, [r5, #18]
   45464:	mov	r0, #0
   45468:	pop	{r4, r5, fp, pc}
   4546c:	push	{r4, sl, fp, lr}
   45470:	add	fp, sp, #8
   45474:	mov	r4, r0
   45478:	bl	16f30 <fputs@plt+0x5b7c>
   4547c:	ldr	r0, [r4, #4]
   45480:	ldrb	r1, [r0, #17]
   45484:	cmp	r1, #0
   45488:	moveq	r0, #0
   4548c:	popeq	{r4, sl, fp, pc}
   45490:	ldrb	r1, [r0, #18]
   45494:	mov	r0, #2
   45498:	cmp	r1, #0
   4549c:	movweq	r0, #1
   454a0:	pop	{r4, sl, fp, pc}
   454a4:	push	{r4, r5, r6, sl, fp, lr}
   454a8:	add	fp, sp, #16
   454ac:	sub	sp, sp, #8
   454b0:	mov	r4, r1
   454b4:	mov	r5, r0
   454b8:	mov	r0, #0
   454bc:	str	r0, [sp]
   454c0:	add	r3, sp, #4
   454c4:	mov	r0, r5
   454c8:	mov	r1, r2
   454cc:	mvn	r2, #0
   454d0:	bl	1beec <fputs@plt+0xab38>
   454d4:	mov	r6, r0
   454d8:	cmp	r0, #0
   454dc:	bne	45540 <fputs@plt+0x3418c>
   454e0:	ldr	r0, [sp, #4]
   454e4:	bl	190c4 <fputs@plt+0x7d10>
   454e8:	ldr	r1, [sp, #4]
   454ec:	cmp	r0, #100	; 0x64
   454f0:	bne	45530 <fputs@plt+0x3417c>
   454f4:	mov	r0, r1
   454f8:	mov	r1, #0
   454fc:	bl	1986c <fputs@plt+0x84b8>
   45500:	mov	r2, r0
   45504:	mov	r0, r5
   45508:	mov	r1, r4
   4550c:	bl	45324 <fputs@plt+0x33f70>
   45510:	cmp	r0, #0
   45514:	beq	454e0 <fputs@plt+0x3412c>
   45518:	mov	r6, r0
   4551c:	ldr	r1, [sp, #4]
   45520:	mov	r0, r5
   45524:	mov	r2, r4
   45528:	bl	45660 <fputs@plt+0x342ac>
   4552c:	b	45540 <fputs@plt+0x3418c>
   45530:	mov	r0, r5
   45534:	mov	r2, r4
   45538:	bl	45660 <fputs@plt+0x342ac>
   4553c:	mov	r6, r0
   45540:	mov	r0, r6
   45544:	sub	sp, fp, #16
   45548:	pop	{r4, r5, r6, sl, fp, pc}
   4554c:	push	{r4, r5, r6, r7, fp, lr}
   45550:	add	fp, sp, #16
   45554:	sub	sp, sp, #48	; 0x30
   45558:	mov	r5, r1
   4555c:	mov	r4, r0
   45560:	bl	16f30 <fputs@plt+0x5b7c>
   45564:	mov	r0, r5
   45568:	bl	16f30 <fputs@plt+0x5b7c>
   4556c:	mov	r0, r4
   45570:	bl	13a0c <fputs@plt+0x2658>
   45574:	bl	179f4 <fputs@plt+0x6640>
   45578:	mov	r6, r0
   4557c:	ldr	r0, [r0]
   45580:	cmp	r0, #0
   45584:	beq	455d0 <fputs@plt+0x3421c>
   45588:	mov	r0, r5
   4558c:	bl	172a4 <fputs@plt+0x5ef0>
   45590:	mov	r7, r0
   45594:	mov	r0, r5
   45598:	bl	172b8 <fputs@plt+0x5f04>
   4559c:	umull	r1, r2, r0, r7
   455a0:	str	r1, [sp]
   455a4:	asr	r1, r7, #31
   455a8:	mla	r0, r0, r1, r2
   455ac:	str	r0, [sp, #4]
   455b0:	mov	r2, sp
   455b4:	mov	r0, r6
   455b8:	mov	r1, #11
   455bc:	bl	1f97c <fputs@plt+0xe5c8>
   455c0:	subs	r6, r0, #12
   455c4:	movne	r6, r0
   455c8:	cmp	r6, #0
   455cc:	bne	45654 <fputs@plt+0x342a0>
   455d0:	mov	r6, sp
   455d4:	vmov.i32	q8, #0	; 0x00000000
   455d8:	add	r0, r6, #32
   455dc:	vst1.64	{d16-d17}, [r0]
   455e0:	add	r0, r6, #16
   455e4:	vst1.64	{d16-d17}, [r0]
   455e8:	mov	r0, #24
   455ec:	mov	r1, r6
   455f0:	vst1.64	{d16-d17}, [r1], r0
   455f4:	ldr	r0, [r5]
   455f8:	str	r5, [r1]
   455fc:	str	r4, [sp, #4]
   45600:	mov	r1, #1
   45604:	str	r1, [sp, #16]
   45608:	str	r0, [sp, #20]
   4560c:	mov	r0, r6
   45610:	mvn	r1, #-2147483648	; 0x80000000
   45614:	bl	16998 <fputs@plt+0x55e4>
   45618:	mov	r0, r6
   4561c:	bl	17de4 <fputs@plt+0x6a30>
   45620:	cmp	r0, #0
   45624:	beq	4563c <fputs@plt+0x34288>
   45628:	mov	r6, r0
   4562c:	ldr	r0, [sp, #4]
   45630:	bl	13a0c <fputs@plt+0x2658>
   45634:	bl	456b8 <fputs@plt+0x34304>
   45638:	b	45654 <fputs@plt+0x342a0>
   4563c:	ldr	r0, [r4, #4]
   45640:	ldrh	r1, [r0, #22]
   45644:	movw	r2, #65533	; 0xfffd
   45648:	and	r1, r1, r2
   4564c:	strh	r1, [r0, #22]
   45650:	mov	r6, #0
   45654:	mov	r0, r6
   45658:	sub	sp, fp, #16
   4565c:	pop	{r4, r5, r6, r7, fp, pc}
   45660:	push	{r4, r5, r6, sl, fp, lr}
   45664:	add	fp, sp, #16
   45668:	mov	r4, r2
   4566c:	mov	r6, r0
   45670:	mov	r0, r1
   45674:	bl	18300 <fputs@plt+0x6f4c>
   45678:	mov	r5, r0
   4567c:	cmp	r0, #0
   45680:	beq	4569c <fputs@plt+0x342e8>
   45684:	mov	r0, r6
   45688:	bl	1bd24 <fputs@plt+0xa970>
   4568c:	mov	r2, r0
   45690:	mov	r0, r4
   45694:	mov	r1, r6
   45698:	bl	452f0 <fputs@plt+0x33f3c>
   4569c:	mov	r0, r5
   456a0:	pop	{r4, r5, r6, sl, fp, pc}
   456a4:	ldr	r0, [r0, #4]
   456a8:	ldr	r1, [r0, #32]
   456ac:	ldr	r0, [r0, #36]	; 0x24
   456b0:	sub	r0, r1, r0
   456b4:	bx	lr
   456b8:	ldrb	r1, [r0, #16]
   456bc:	cmp	r1, #0
   456c0:	bxne	lr
   456c4:	ldrb	r1, [r0, #13]
   456c8:	cmp	r1, #0
   456cc:	beq	456d4 <fputs@plt+0x34320>
   456d0:	bx	lr
   456d4:	b	28430 <fputs@plt+0x1707c>
   456d8:	push	{r4, r5, r6, r7, fp, lr}
   456dc:	add	fp, sp, #16
   456e0:	mov	r4, r2
   456e4:	mov	r5, r1
   456e8:	mov	r6, r0
   456ec:	ldr	r7, [r0, #4]
   456f0:	ldr	r0, [r7, #72]	; 0x48
   456f4:	cmp	r0, #0
   456f8:	bne	4570c <fputs@plt+0x34358>
   456fc:	b	45724 <fputs@plt+0x34370>
   45700:	ldr	r0, [r0, #12]
   45704:	cmp	r0, #0
   45708:	beq	45724 <fputs@plt+0x34370>
   4570c:	ldr	r1, [r0, #4]
   45710:	cmp	r1, r5
   45714:	ldreq	r1, [r0]
   45718:	cmpeq	r1, r6
   4571c:	bne	45700 <fputs@plt+0x3434c>
   45720:	b	45754 <fputs@plt+0x343a0>
   45724:	mov	r0, #16
   45728:	mov	r1, #0
   4572c:	bl	167c0 <fputs@plt+0x540c>
   45730:	cmp	r0, #0
   45734:	moveq	r1, #7
   45738:	moveq	r0, r1
   4573c:	popeq	{r4, r5, r6, r7, fp, pc}
   45740:	str	r6, [r0]
   45744:	str	r5, [r0, #4]
   45748:	ldr	r1, [r7, #72]	; 0x48
   4574c:	str	r1, [r0, #12]
   45750:	str	r0, [r7, #72]	; 0x48
   45754:	ldrb	r2, [r0, #8]
   45758:	mov	r1, #0
   4575c:	cmp	r2, r4
   45760:	strbcc	r4, [r0, #8]
   45764:	mov	r0, r1
   45768:	pop	{r4, r5, r6, r7, fp, pc}
   4576c:	push	{r4, sl, fp, lr}
   45770:	add	fp, sp, #8
   45774:	mov	r4, r0
   45778:	ldr	r1, [r0, #316]	; 0x13c
   4577c:	movw	r0, #26215	; 0x6667
   45780:	movt	r0, #26214	; 0x6666
   45784:	smmul	r0, r1, r0
   45788:	asr	r2, r0, #1
   4578c:	add	r0, r2, r0, lsr #31
   45790:	add	r0, r0, r0, lsl #2
   45794:	subs	r0, r1, r0
   45798:	mov	r0, #0
   4579c:	popne	{r4, sl, fp, pc}
   457a0:	mov	r0, #20
   457a4:	add	r2, r0, r1, lsl #2
   457a8:	asr	r3, r2, #31
   457ac:	ldr	r1, [r4, #340]	; 0x154
   457b0:	mov	r0, r4
   457b4:	bl	20938 <fputs@plt+0xf584>
   457b8:	cmp	r0, #0
   457bc:	moveq	r0, #7
   457c0:	popeq	{r4, sl, fp, pc}
   457c4:	mov	r1, r0
   457c8:	ldr	r0, [r4, #316]	; 0x13c
   457cc:	vmov.i32	q8, #0	; 0x00000000
   457d0:	add	r2, r1, r0, lsl #2
   457d4:	vst1.32	{d16-d17}, [r2]!
   457d8:	mov	r0, #0
   457dc:	str	r0, [r2]
   457e0:	str	r1, [r4, #340]	; 0x154
   457e4:	pop	{r4, sl, fp, pc}
   457e8:	ldr	r2, [r0, #316]	; 0x13c
   457ec:	ldr	ip, [r0, #340]	; 0x154
   457f0:	add	r3, r2, #1
   457f4:	str	r3, [r0, #316]	; 0x13c
   457f8:	str	r1, [ip, r2, lsl #2]
   457fc:	mov	r0, r1
   45800:	b	45804 <fputs@plt+0x34450>
   45804:	ldr	r1, [r0, #12]
   45808:	add	r1, r1, #1
   4580c:	str	r1, [r0, #12]
   45810:	bx	lr
   45814:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45818:	add	fp, sp, #28
   4581c:	sub	sp, sp, #44	; 0x2c
   45820:	mov	r9, r3
   45824:	mov	sl, r2
   45828:	mov	r6, r1
   4582c:	mov	r7, r0
   45830:	ldr	r5, [r1, #48]	; 0x30
   45834:	ldr	r4, [r1, #52]	; 0x34
   45838:	mov	r0, #0
   4583c:	str	r0, [sp, #24]
   45840:	ldr	r0, [r7, #336]	; 0x150
   45844:	ldr	r8, [fp, #8]
   45848:	cmp	r0, #0
   4584c:	bne	45860 <fputs@plt+0x344ac>
   45850:	b	4588c <fputs@plt+0x344d8>
   45854:	ldr	r0, [r0, #8]
   45858:	cmp	r0, #0
   4585c:	beq	4588c <fputs@plt+0x344d8>
   45860:	ldr	r1, [r0, #4]
   45864:	cmp	r1, r6
   45868:	bne	45854 <fputs@plt+0x344a0>
   4586c:	ldr	r2, [r6]
   45870:	movw	r1, #22382	; 0x576e
   45874:	movt	r1, #8
   45878:	mov	r0, r7
   4587c:	bl	1a96c <fputs@plt+0x95b8>
   45880:	str	r0, [r8]
   45884:	mov	r8, #6
   45888:	b	45b5c <fputs@plt+0x347a8>
   4588c:	ldr	r2, [r6]
   45890:	movw	r1, #17688	; 0x4518
   45894:	movt	r1, #8
   45898:	mov	r0, r7
   4589c:	bl	1a96c <fputs@plt+0x95b8>
   458a0:	mov	r8, #7
   458a4:	cmp	r0, #0
   458a8:	beq	45b5c <fputs@plt+0x347a8>
   458ac:	str	r5, [sp, #12]
   458b0:	str	r4, [sp, #16]
   458b4:	mov	r5, r9
   458b8:	str	r0, [sp, #20]
   458bc:	mov	r4, #0
   458c0:	mov	r0, r7
   458c4:	mov	r2, #28
   458c8:	mov	r3, #0
   458cc:	bl	19680 <fputs@plt+0x82cc>
   458d0:	cmp	r0, #0
   458d4:	beq	45994 <fputs@plt+0x345e0>
   458d8:	mov	r9, r0
   458dc:	stm	r0, {r7, sl}
   458e0:	ldr	r1, [r6, #64]	; 0x40
   458e4:	mov	r0, r7
   458e8:	bl	1aa0c <fputs@plt+0x9658>
   458ec:	ldr	r1, [r7, #16]
   458f0:	ldr	r0, [r1, r0, lsl #4]
   458f4:	ldr	r1, [r6, #52]	; 0x34
   458f8:	str	r0, [r1, #4]
   458fc:	str	r9, [sp, #28]
   45900:	str	r6, [sp, #32]
   45904:	ldr	r0, [r7, #336]	; 0x150
   45908:	str	r4, [sp, #40]	; 0x28
   4590c:	str	r0, [sp, #36]	; 0x24
   45910:	add	r0, sp, #28
   45914:	str	r0, [r7, #336]	; 0x150
   45918:	ldr	r1, [sl, #8]
   4591c:	add	r0, sp, #24
   45920:	add	r4, r9, #8
   45924:	str	r4, [sp]
   45928:	str	r0, [sp, #4]
   4592c:	mov	r0, r7
   45930:	ldr	r2, [sp, #12]
   45934:	ldr	r3, [sp, #16]
   45938:	blx	r5
   4593c:	mov	r5, r0
   45940:	ldr	r0, [sp, #36]	; 0x24
   45944:	str	r7, [sp, #12]
   45948:	str	r0, [r7, #336]	; 0x150
   4594c:	cmp	r5, #0
   45950:	beq	4599c <fputs@plt+0x345e8>
   45954:	cmp	r5, #7
   45958:	ldreq	r0, [sp, #12]
   4595c:	bleq	19084 <fputs@plt+0x7cd0>
   45960:	ldr	r2, [sp, #24]
   45964:	cmp	r2, #0
   45968:	beq	45b20 <fputs@plt+0x3476c>
   4596c:	movw	r1, #17688	; 0x4518
   45970:	movt	r1, #8
   45974:	ldr	r4, [sp, #12]
   45978:	mov	r0, r4
   4597c:	bl	1a96c <fputs@plt+0x95b8>
   45980:	ldr	r1, [fp, #8]
   45984:	str	r0, [r1]
   45988:	ldr	r0, [sp, #24]
   4598c:	bl	14168 <fputs@plt+0x2db4>
   45990:	b	45b40 <fputs@plt+0x3478c>
   45994:	mov	r0, r7
   45998:	b	45b54 <fputs@plt+0x347a0>
   4599c:	ldr	r0, [r4]
   459a0:	mov	r8, #0
   459a4:	cmp	r0, #0
   459a8:	beq	45b18 <fputs@plt+0x34764>
   459ac:	str	r8, [r0]
   459b0:	str	r8, [r0, #4]
   459b4:	str	r8, [r0, #8]
   459b8:	ldr	r0, [r9, #8]
   459bc:	ldr	r1, [sl]
   459c0:	str	r1, [r0]
   459c4:	mov	r0, #1
   459c8:	str	r0, [r9, #12]
   459cc:	ldr	r0, [sp, #40]	; 0x28
   459d0:	cmp	r0, #0
   459d4:	beq	45b68 <fputs@plt+0x347b4>
   459d8:	ldr	r0, [r6, #56]	; 0x38
   459dc:	str	r0, [r9, #24]
   459e0:	str	r9, [r6, #56]	; 0x38
   459e4:	ldrsh	r0, [r6, #34]	; 0x22
   459e8:	cmp	r0, #1
   459ec:	ldr	r4, [sp, #12]
   459f0:	blt	45b50 <fputs@plt+0x3479c>
   459f4:	str	r5, [sp, #8]
   459f8:	movw	r7, #22500	; 0x57e4
   459fc:	movt	r7, #8
   45a00:	mov	r0, #0
   45a04:	str	r0, [sp, #16]
   45a08:	mov	sl, #0
   45a0c:	b	45a80 <fputs@plt+0x346cc>
   45a10:	cmp	r0, #0
   45a14:	mov	r0, #7
   45a18:	movweq	r0, #6
   45a1c:	add	r1, r0, r9
   45a20:	cmp	r1, r4
   45a24:	bgt	45a48 <fputs@plt+0x34694>
   45a28:	add	r1, r5, r0
   45a2c:	mov	r2, r9
   45a30:	ldrb	r3, [r1, r2]
   45a34:	strb	r3, [r5, r2]
   45a38:	add	r2, r2, #1
   45a3c:	add	r3, r0, r2
   45a40:	cmp	r3, r4
   45a44:	ble	45a30 <fputs@plt+0x3467c>
   45a48:	cmp	r9, #0
   45a4c:	beq	45a60 <fputs@plt+0x346ac>
   45a50:	ldrb	r0, [r8]
   45a54:	cmp	r0, #0
   45a58:	moveq	r0, #0
   45a5c:	strbeq	r0, [r8, #-1]
   45a60:	ldr	r0, [r6, #4]
   45a64:	add	r0, r0, sl, lsl #4
   45a68:	ldrb	r1, [r0, #15]
   45a6c:	orr	r1, r1, #2
   45a70:	strb	r1, [r0, #15]
   45a74:	mov	r0, #128	; 0x80
   45a78:	str	r0, [sp, #16]
   45a7c:	b	45b04 <fputs@plt+0x34750>
   45a80:	ldr	r0, [r6, #4]
   45a84:	add	r0, r0, sl, lsl #4
   45a88:	movw	r1, #58763	; 0xe58b
   45a8c:	movt	r1, #7
   45a90:	bl	1f7c4 <fputs@plt+0xe410>
   45a94:	mov	r5, r0
   45a98:	bl	1358c <fputs@plt+0x21d8>
   45a9c:	cmp	r0, #1
   45aa0:	blt	45af4 <fputs@plt+0x34740>
   45aa4:	mov	r4, r0
   45aa8:	mov	r9, #0
   45aac:	add	r8, r5, r9
   45ab0:	mov	r0, r7
   45ab4:	mov	r1, r8
   45ab8:	mov	r2, #6
   45abc:	bl	134ec <fputs@plt+0x2138>
   45ac0:	cmp	r0, #0
   45ac4:	bne	45ae8 <fputs@plt+0x34734>
   45ac8:	cmp	r9, #0
   45acc:	ldrbne	r0, [r8, #-1]
   45ad0:	cmpne	r0, #32
   45ad4:	bne	45ae8 <fputs@plt+0x34734>
   45ad8:	ldrb	r0, [r8, #6]
   45adc:	orr	r1, r0, #32
   45ae0:	cmp	r1, #32
   45ae4:	beq	45a10 <fputs@plt+0x3465c>
   45ae8:	add	r9, r9, #1
   45aec:	cmp	r9, r4
   45af0:	blt	45aac <fputs@plt+0x346f8>
   45af4:	ldrb	r0, [r6, #42]	; 0x2a
   45af8:	ldr	r1, [sp, #16]
   45afc:	orr	r0, r0, r1
   45b00:	strb	r0, [r6, #42]	; 0x2a
   45b04:	ldrsh	r0, [r6, #34]	; 0x22
   45b08:	add	sl, sl, #1
   45b0c:	cmp	sl, r0
   45b10:	blt	45a80 <fputs@plt+0x346cc>
   45b14:	ldr	r8, [sp, #8]
   45b18:	ldr	r4, [sp, #12]
   45b1c:	b	45b50 <fputs@plt+0x3479c>
   45b20:	movw	r1, #22424	; 0x5798
   45b24:	movt	r1, #8
   45b28:	ldr	r4, [sp, #12]
   45b2c:	mov	r0, r4
   45b30:	ldr	r2, [sp, #20]
   45b34:	bl	1a96c <fputs@plt+0x95b8>
   45b38:	ldr	r1, [fp, #8]
   45b3c:	str	r0, [r1]
   45b40:	mov	r0, r4
   45b44:	mov	r1, r9
   45b48:	bl	13cb4 <fputs@plt+0x2900>
   45b4c:	mov	r8, r5
   45b50:	mov	r0, r4
   45b54:	ldr	r1, [sp, #20]
   45b58:	bl	13cb4 <fputs@plt+0x2900>
   45b5c:	mov	r0, r8
   45b60:	sub	sp, fp, #28
   45b64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45b68:	ldr	r2, [r6]
   45b6c:	movw	r1, #22454	; 0x57b6
   45b70:	movt	r1, #8
   45b74:	ldr	r4, [sp, #12]
   45b78:	mov	r0, r4
   45b7c:	bl	1a96c <fputs@plt+0x95b8>
   45b80:	ldr	r1, [fp, #8]
   45b84:	str	r0, [r1]
   45b88:	mov	r0, r9
   45b8c:	bl	2f5a8 <fputs@plt+0x1e1f4>
   45b90:	mov	r8, #1
   45b94:	b	45b50 <fputs@plt+0x3479c>
   45b98:	mov	r2, r0
   45b9c:	ldr	r1, [r1, #56]	; 0x38
   45ba0:	mov	r0, #0
   45ba4:	b	45bac <fputs@plt+0x347f8>
   45ba8:	ldr	r1, [r1, #24]
   45bac:	cmp	r1, #0
   45bb0:	bxeq	lr
   45bb4:	ldr	r3, [r1]
   45bb8:	cmp	r3, r2
   45bbc:	bne	45ba8 <fputs@plt+0x347f4>
   45bc0:	mov	r0, r1
   45bc4:	bx	lr
   45bc8:	push	{r4, r5, fp, lr}
   45bcc:	add	fp, sp, #8
   45bd0:	ldr	r3, [r1, #56]	; 0x38
   45bd4:	mov	lr, #0
   45bd8:	str	lr, [r1, #56]	; 0x38
   45bdc:	cmp	r3, #0
   45be0:	beq	45c24 <fputs@plt+0x34870>
   45be4:	mov	ip, #0
   45be8:	mov	lr, #0
   45bec:	ldr	r4, [r3]
   45bf0:	ldr	r2, [r3, #24]
   45bf4:	cmp	r4, r0
   45bf8:	beq	45c0c <fputs@plt+0x34858>
   45bfc:	ldr	r5, [r4, #344]	; 0x158
   45c00:	str	r5, [r3, #24]
   45c04:	str	r3, [r4, #344]	; 0x158
   45c08:	b	45c18 <fputs@plt+0x34864>
   45c0c:	str	r3, [r1, #56]	; 0x38
   45c10:	str	ip, [r3, #24]
   45c14:	mov	lr, r3
   45c18:	cmp	r2, #0
   45c1c:	mov	r3, r2
   45c20:	bne	45bec <fputs@plt+0x34838>
   45c24:	mov	r0, lr
   45c28:	pop	{r4, r5, fp, pc}
   45c2c:	cmp	r1, #1
   45c30:	strge	r1, [r0, #164]	; 0xa4
   45c34:	ldr	r0, [r0, #164]	; 0xa4
   45c38:	bx	lr
   45c3c:	push	{r4, r5, r6, r7, fp, lr}
   45c40:	add	fp, sp, #16
   45c44:	sub	sp, sp, #8
   45c48:	mov	r6, r0
   45c4c:	mov	r4, #0
   45c50:	str	r4, [r1]
   45c54:	ldrb	r0, [r0]
   45c58:	cmp	r0, #0
   45c5c:	beq	45c9c <fputs@plt+0x348e8>
   45c60:	mov	r5, r1
   45c64:	mov	r4, #0
   45c68:	add	r7, sp, #4
   45c6c:	mov	r0, r6
   45c70:	mov	r1, r7
   45c74:	bl	45ca8 <fputs@plt+0x348f4>
   45c78:	ldr	r1, [sp, #4]
   45c7c:	cmp	r1, #135	; 0x87
   45c80:	beq	45c98 <fputs@plt+0x348e4>
   45c84:	add	r4, r0, r4
   45c88:	ldrb	r0, [r6, r0]!
   45c8c:	cmp	r0, #0
   45c90:	bne	45c6c <fputs@plt+0x348b8>
   45c94:	b	45c9c <fputs@plt+0x348e8>
   45c98:	str	r0, [r5]
   45c9c:	mov	r0, r4
   45ca0:	sub	sp, fp, #16
   45ca4:	pop	{r4, r5, r6, r7, fp, pc}
   45ca8:	push	{r4, r5, fp, lr}
   45cac:	add	fp, sp, #8
   45cb0:	mov	lr, r1
   45cb4:	ldrb	r3, [r0]
   45cb8:	movw	ip, #4886	; 0x1316
   45cbc:	movt	ip, #8
   45cc0:	ldrb	r4, [ip, r3]
   45cc4:	cmp	r4, #26
   45cc8:	bhi	45fd0 <fputs@plt+0x34c1c>
   45ccc:	mov	r1, #1
   45cd0:	add	r2, pc, #0
   45cd4:	ldr	pc, [r2, r4, lsl #2]
   45cd8:			; <UNDEFINED> instruction: 0x00045dbc
   45cdc:	andeq	r5, r4, ip, lsl #28
   45ce0:	andeq	r5, r4, r8, lsr lr
   45ce4:	andeq	r6, r4, r4, lsl #1
   45ce8:	andeq	r5, r4, r4, asr #26
   45cec:	andeq	r5, r4, r4, asr #26
   45cf0:	andeq	r5, r4, r8, ror #28
   45cf4:	muleq	r4, r0, lr
   45cf8:			; <UNDEFINED> instruction: 0x00045eb8
   45cfc:	andeq	r5, r4, r4, lsl #30
   45d00:	andeq	r5, r4, r4, lsr pc
   45d04:	andeq	r5, r4, r8, asr #30
   45d08:	andeq	r5, r4, ip, asr pc
   45d0c:	andeq	r5, r4, r0, lsl #31
   45d10:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   45d14:			; <UNDEFINED> instruction: 0x00045fbc
   45d18:	ldrdeq	r5, [r4], -r8
   45d1c:	andeq	r6, r4, r4, lsr #32
   45d20:	andeq	r6, r4, ip, lsr #32
   45d24:	andeq	r6, r4, r4, lsr r0
   45d28:	andeq	r6, r4, r4, asr #32
   45d2c:	andeq	r6, r4, ip, asr #32
   45d30:	andeq	r6, r4, r4, asr r0
   45d34:	andeq	r6, r4, ip, asr r0
   45d38:	andeq	r6, r4, r4, rrx
   45d3c:	andeq	r6, r4, ip, rrx
   45d40:	andeq	r6, r4, r4, ror r0
   45d44:	mov	r1, #135	; 0x87
   45d48:	str	r1, [lr]
   45d4c:	ldrb	r2, [r0, #1]
   45d50:	mov	r1, #1
   45d54:	cmp	r2, #0
   45d58:	beq	46318 <fputs@plt+0x34f64>
   45d5c:	mov	r3, #0
   45d60:	movw	ip, #2956	; 0xb8c
   45d64:	movt	ip, #8
   45d68:	uxtb	r2, r2
   45d6c:	ldrb	r4, [ip, r2]
   45d70:	tst	r4, #70	; 0x46
   45d74:	beq	45d84 <fputs@plt+0x349d0>
   45d78:	add	r3, r3, #1
   45d7c:	mov	r2, r1
   45d80:	b	45da8 <fputs@plt+0x349f4>
   45d84:	cmp	r3, #1
   45d88:	blt	45d94 <fputs@plt+0x349e0>
   45d8c:	cmp	r2, #40	; 0x28
   45d90:	beq	462bc <fputs@plt+0x34f08>
   45d94:	cmp	r2, #58	; 0x3a
   45d98:	addeq	r2, r1, #1
   45d9c:	ldrbeq	r4, [r0, r2]
   45da0:	cmpeq	r4, #58	; 0x3a
   45da4:	bne	46308 <fputs@plt+0x34f54>
   45da8:	add	r1, r2, #1
   45dac:	ldrb	r2, [r0, r1]
   45db0:	cmp	r2, #0
   45db4:	bne	45d68 <fputs@plt+0x349b4>
   45db8:	b	46308 <fputs@plt+0x34f54>
   45dbc:	ldrb	r2, [r0, #1]
   45dc0:	cmp	r2, #39	; 0x27
   45dc4:	bne	45e38 <fputs@plt+0x34a84>
   45dc8:	mov	r1, #134	; 0x86
   45dcc:	str	r1, [lr]
   45dd0:	mov	r1, #2
   45dd4:	movw	r2, #2956	; 0xb8c
   45dd8:	movt	r2, #8
   45ddc:	ldrb	r3, [r0, r1]
   45de0:	ldrb	r5, [r2, r3]
   45de4:	add	r1, r1, #1
   45de8:	tst	r5, #8
   45dec:	bne	45ddc <fputs@plt+0x34a28>
   45df0:	sub	r1, r1, #1
   45df4:	cmp	r3, #39	; 0x27
   45df8:	andseq	r2, r1, #1
   45dfc:	beq	46274 <fputs@plt+0x34ec0>
   45e00:	mov	r2, #161	; 0xa1
   45e04:	str	r2, [lr]
   45e08:	b	46264 <fputs@plt+0x34eb0>
   45e0c:	mov	r1, #1
   45e10:	ldrb	r3, [r0, r1]
   45e14:	ldrb	r2, [ip, r3]
   45e18:	add	r1, r1, #1
   45e1c:	cmp	r2, #2
   45e20:	bcc	45e10 <fputs@plt+0x34a5c>
   45e24:	movw	r2, #2956	; 0xb8c
   45e28:	movt	r2, #8
   45e2c:	ldrb	r2, [r2, r3]
   45e30:	tst	r2, #70	; 0x46
   45e34:	beq	461dc <fputs@plt+0x34e28>
   45e38:	movw	r2, #2956	; 0xb8c
   45e3c:	movt	r2, #8
   45e40:	ldrb	r3, [r0, r1]
   45e44:	ldrb	r3, [r2, r3]
   45e48:	add	r1, r1, #1
   45e4c:	tst	r3, #70	; 0x46
   45e50:	bne	45e40 <fputs@plt+0x34a8c>
   45e54:	mov	r0, #27
   45e58:	str	r0, [lr]
   45e5c:	sub	r1, r1, #1
   45e60:	mov	r0, r1
   45e64:	pop	{r4, r5, fp, pc}
   45e68:	mov	r1, #135	; 0x87
   45e6c:	str	r1, [lr]
   45e70:	add	r0, r0, #1
   45e74:	mov	r1, #0
   45e78:	ldrb	r2, [r0, r1]
   45e7c:	sub	r2, r2, #48	; 0x30
   45e80:	add	r1, r1, #1
   45e84:	cmp	r2, #10
   45e88:	bcc	45e78 <fputs@plt+0x34ac4>
   45e8c:	b	46310 <fputs@plt+0x34f5c>
   45e90:	add	r0, r0, #1
   45e94:	mov	r1, #0
   45e98:	movw	r2, #2956	; 0xb8c
   45e9c:	movt	r2, #8
   45ea0:	ldrb	r3, [r0, r1]
   45ea4:	ldrb	r3, [r2, r3]
   45ea8:	add	r1, r1, #1
   45eac:	tst	r3, #1
   45eb0:	bne	45ea0 <fputs@plt+0x34aec>
   45eb4:	b	461d4 <fputs@plt+0x34e20>
   45eb8:	ldrb	r2, [r0, #1]
   45ebc:	mov	r1, #1
   45ec0:	cmp	r2, #0
   45ec4:	bne	45edc <fputs@plt+0x34b28>
   45ec8:	b	46318 <fputs@plt+0x34f64>
   45ecc:	add	r1, r4, #1
   45ed0:	ldrb	r2, [r0, r1]
   45ed4:	cmp	r2, #0
   45ed8:	beq	46318 <fputs@plt+0x34f64>
   45edc:	uxtb	ip, r2
   45ee0:	cmp	ip, r3
   45ee4:	bne	45efc <fputs@plt+0x34b48>
   45ee8:	add	r4, r1, #1
   45eec:	ldrb	r2, [r0, r4]
   45ef0:	cmp	r2, r3
   45ef4:	beq	45ecc <fputs@plt+0x34b18>
   45ef8:	b	46288 <fputs@plt+0x34ed4>
   45efc:	mov	r4, r1
   45f00:	b	45ecc <fputs@plt+0x34b18>
   45f04:	mov	ip, #27
   45f08:	mov	r1, #1
   45f0c:	cmp	r3, #93	; 0x5d
   45f10:	beq	46208 <fputs@plt+0x34e54>
   45f14:	mov	r1, #1
   45f18:	ldrb	r2, [r0, r1]
   45f1c:	cmp	r2, #0
   45f20:	beq	46204 <fputs@plt+0x34e50>
   45f24:	add	r1, r1, #1
   45f28:	cmp	r2, #93	; 0x5d
   45f2c:	bne	45f18 <fputs@plt+0x34b64>
   45f30:	b	46208 <fputs@plt+0x34e54>
   45f34:	ldrb	r0, [r0, #1]
   45f38:	cmp	r0, #124	; 0x7c
   45f3c:	bne	461a8 <fputs@plt+0x34df4>
   45f40:	mov	r0, #94	; 0x5e
   45f44:	b	46218 <fputs@plt+0x34e64>
   45f48:	ldrb	r1, [r0, #1]
   45f4c:	cmp	r1, #45	; 0x2d
   45f50:	bne	461b0 <fputs@plt+0x34dfc>
   45f54:	mov	r1, #2
   45f58:	b	461c4 <fputs@plt+0x34e10>
   45f5c:	ldrb	r0, [r0, #1]
   45f60:	cmp	r0, #60	; 0x3c
   45f64:	beq	46214 <fputs@plt+0x34e60>
   45f68:	cmp	r0, #62	; 0x3e
   45f6c:	beq	45fc8 <fputs@plt+0x34c14>
   45f70:	cmp	r0, #61	; 0x3d
   45f74:	bne	46228 <fputs@plt+0x34e74>
   45f78:	mov	r0, #81	; 0x51
   45f7c:	b	46218 <fputs@plt+0x34e64>
   45f80:	ldrb	r0, [r0, #1]
   45f84:	cmp	r0, #62	; 0x3e
   45f88:	beq	461f4 <fputs@plt+0x34e40>
   45f8c:	cmp	r0, #61	; 0x3d
   45f90:	bne	461fc <fputs@plt+0x34e48>
   45f94:	mov	r0, #83	; 0x53
   45f98:	b	46218 <fputs@plt+0x34e64>
   45f9c:	mov	r1, #79	; 0x4f
   45fa0:	str	r1, [lr]
   45fa4:	ldrb	r0, [r0, #1]
   45fa8:	mov	r1, #1
   45fac:	cmp	r0, #61	; 0x3d
   45fb0:	movweq	r1, #2
   45fb4:	mov	r0, r1
   45fb8:	pop	{r4, r5, fp, pc}
   45fbc:	ldrb	r0, [r0, #1]
   45fc0:	cmp	r0, #61	; 0x3d
   45fc4:	bne	45fd0 <fputs@plt+0x34c1c>
   45fc8:	mov	r0, #78	; 0x4e
   45fcc:	b	46218 <fputs@plt+0x34e64>
   45fd0:	mov	r0, #161	; 0xa1
   45fd4:	b	4622c <fputs@plt+0x34e78>
   45fd8:	ldrb	r1, [r0, #1]
   45fdc:	cmp	r1, #42	; 0x2a
   45fe0:	bne	461a0 <fputs@plt+0x34dec>
   45fe4:	ldrb	r2, [r0, #2]
   45fe8:	cmp	r2, #0
   45fec:	beq	461a0 <fputs@plt+0x34dec>
   45ff0:	mov	r1, #3
   45ff4:	b	45ffc <fputs@plt+0x34c48>
   45ff8:	add	r1, r1, #1
   45ffc:	uxtb	r2, r2
   46000:	cmp	r2, #42	; 0x2a
   46004:	ldrbeq	r2, [r0, r1]
   46008:	cmpeq	r2, #47	; 0x2f
   4600c:	beq	462a4 <fputs@plt+0x34ef0>
   46010:	ldrb	r2, [r0, r1]
   46014:	cmp	r2, #0
   46018:	bne	45ff8 <fputs@plt+0x34c44>
   4601c:	mov	r0, #0
   46020:	b	462a8 <fputs@plt+0x34ef4>
   46024:	mov	r0, #22
   46028:	b	4622c <fputs@plt+0x34e78>
   4602c:	mov	r0, #23
   46030:	b	4622c <fputs@plt+0x34e78>
   46034:	mov	r1, #1
   46038:	str	r1, [lr]
   4603c:	mov	r0, r1
   46040:	pop	{r4, r5, fp, pc}
   46044:	mov	r0, #89	; 0x59
   46048:	b	4622c <fputs@plt+0x34e78>
   4604c:	mov	r0, #91	; 0x5b
   46050:	b	4622c <fputs@plt+0x34e78>
   46054:	mov	r0, #93	; 0x5d
   46058:	b	4622c <fputs@plt+0x34e78>
   4605c:	mov	r0, #26
   46060:	b	4622c <fputs@plt+0x34e78>
   46064:	mov	r0, #85	; 0x55
   46068:	b	4622c <fputs@plt+0x34e78>
   4606c:	mov	r0, #96	; 0x60
   46070:	b	4622c <fputs@plt+0x34e78>
   46074:	ldrb	r1, [r0, #1]
   46078:	sub	r1, r1, #48	; 0x30
   4607c:	cmp	r1, #10
   46080:	bcs	461b8 <fputs@plt+0x34e04>
   46084:	mov	r1, #132	; 0x84
   46088:	str	r1, [lr]
   4608c:	ldrb	r1, [r0]
   46090:	cmp	r1, #48	; 0x30
   46094:	bne	460c0 <fputs@plt+0x34d0c>
   46098:	ldrb	r1, [r0, #1]
   4609c:	orr	r1, r1, #32
   460a0:	cmp	r1, #120	; 0x78
   460a4:	bne	460c0 <fputs@plt+0x34d0c>
   460a8:	ldrb	r2, [r0, #2]
   460ac:	movw	r1, #2956	; 0xb8c
   460b0:	movt	r1, #8
   460b4:	ldrb	r2, [r1, r2]
   460b8:	tst	r2, #8
   460bc:	bne	4623c <fputs@plt+0x34e88>
   460c0:	mov	r1, #0
   460c4:	ldrb	r2, [r0, r1]
   460c8:	sub	r3, r2, #48	; 0x30
   460cc:	add	r1, r1, #1
   460d0:	cmp	r3, #10
   460d4:	bcc	460c4 <fputs@plt+0x34d10>
   460d8:	cmp	r2, #46	; 0x2e
   460dc:	bne	460fc <fputs@plt+0x34d48>
   460e0:	ldrb	r2, [r0, r1]
   460e4:	sub	r2, r2, #48	; 0x30
   460e8:	add	r1, r1, #1
   460ec:	cmp	r2, #10
   460f0:	bcc	460e0 <fputs@plt+0x34d2c>
   460f4:	mov	r2, #133	; 0x85
   460f8:	str	r2, [lr]
   460fc:	sub	r1, r1, #1
   46100:	ldrb	r2, [r0, r1]
   46104:	orr	r2, r2, #32
   46108:	cmp	r2, #101	; 0x65
   4610c:	bne	46164 <fputs@plt+0x34db0>
   46110:	add	r2, r0, r1
   46114:	ldrb	r3, [r2, #1]
   46118:	sub	r4, r3, #48	; 0x30
   4611c:	cmp	r4, #10
   46120:	bcc	46140 <fputs@plt+0x34d8c>
   46124:	cmp	r3, #45	; 0x2d
   46128:	cmpne	r3, #43	; 0x2b
   4612c:	bne	46164 <fputs@plt+0x34db0>
   46130:	ldrb	r2, [r2, #2]
   46134:	sub	r2, r2, #48	; 0x30
   46138:	cmp	r2, #9
   4613c:	bhi	46164 <fputs@plt+0x34db0>
   46140:	add	r1, r1, #2
   46144:	ldrb	r2, [r0, r1]
   46148:	sub	r2, r2, #48	; 0x30
   4614c:	add	r1, r1, #1
   46150:	cmp	r2, #10
   46154:	bcc	46144 <fputs@plt+0x34d90>
   46158:	mov	r2, #133	; 0x85
   4615c:	str	r2, [lr]
   46160:	sub	r1, r1, #1
   46164:	ldrb	r3, [r0, r1]
   46168:	movw	r2, #2956	; 0xb8c
   4616c:	movt	r2, #8
   46170:	ldrb	r3, [r2, r3]
   46174:	tst	r3, #70	; 0x46
   46178:	beq	46310 <fputs@plt+0x34f5c>
   4617c:	mov	r3, #161	; 0xa1
   46180:	str	r3, [lr]
   46184:	add	r4, r0, r1
   46188:	ldrb	r4, [r4, #1]
   4618c:	ldrb	r4, [r2, r4]
   46190:	add	r1, r1, #1
   46194:	tst	r4, #70	; 0x46
   46198:	bne	46180 <fputs@plt+0x34dcc>
   4619c:	b	46310 <fputs@plt+0x34f5c>
   461a0:	mov	r0, #92	; 0x5c
   461a4:	b	4622c <fputs@plt+0x34e78>
   461a8:	mov	r0, #86	; 0x56
   461ac:	b	4622c <fputs@plt+0x34e78>
   461b0:	mov	r0, #90	; 0x5a
   461b4:	b	4622c <fputs@plt+0x34e78>
   461b8:	mov	r0, #122	; 0x7a
   461bc:	b	4622c <fputs@plt+0x34e78>
   461c0:	add	r1, r1, #1
   461c4:	ldrb	r2, [r0, r1]
   461c8:	cmp	r2, #0
   461cc:	cmpne	r2, #10
   461d0:	bne	461c0 <fputs@plt+0x34e0c>
   461d4:	mov	r0, #160	; 0xa0
   461d8:	b	4631c <fputs@plt+0x34f68>
   461dc:	sub	r1, r1, #1
   461e0:	mov	r2, #27
   461e4:	str	r2, [lr]
   461e8:	mov	r2, lr
   461ec:	pop	{r4, r5, fp, lr}
   461f0:	b	46328 <fputs@plt+0x34f74>
   461f4:	mov	r0, #88	; 0x58
   461f8:	b	46218 <fputs@plt+0x34e64>
   461fc:	mov	r0, #80	; 0x50
   46200:	b	4622c <fputs@plt+0x34e78>
   46204:	mov	ip, #161	; 0xa1
   46208:	str	ip, [lr]
   4620c:	mov	r0, r1
   46210:	pop	{r4, r5, fp, pc}
   46214:	mov	r0, #87	; 0x57
   46218:	str	r0, [lr]
   4621c:	mov	r1, #2
   46220:	mov	r0, r1
   46224:	pop	{r4, r5, fp, pc}
   46228:	mov	r0, #82	; 0x52
   4622c:	str	r0, [lr]
   46230:	mov	r1, #1
   46234:	mov	r0, r1
   46238:	pop	{r4, r5, fp, pc}
   4623c:	mov	r2, #3
   46240:	ldrb	r3, [r0, r2]
   46244:	ldrb	r3, [r1, r3]
   46248:	add	r2, r2, #1
   4624c:	tst	r3, #8
   46250:	bne	46240 <fputs@plt+0x34e8c>
   46254:	sub	r1, r2, #1
   46258:	mov	r0, r1
   4625c:	pop	{r4, r5, fp, pc}
   46260:	add	r1, r1, #1
   46264:	ldrb	r2, [r0, r1]
   46268:	cmp	r2, #0
   4626c:	cmpne	r2, #39	; 0x27
   46270:	bne	46260 <fputs@plt+0x34eac>
   46274:	ldrb	r0, [r0, r1]
   46278:	cmp	r0, #0
   4627c:	addne	r1, r1, #1
   46280:	mov	r0, r1
   46284:	pop	{r4, r5, fp, pc}
   46288:	cmp	ip, #39	; 0x27
   4628c:	moveq	r0, #97	; 0x61
   46290:	movne	r0, #27
   46294:	str	r0, [lr]
   46298:	add	r1, r1, #1
   4629c:	mov	r0, r1
   462a0:	pop	{r4, r5, fp, pc}
   462a4:	mov	r0, #1
   462a8:	mov	r2, #160	; 0xa0
   462ac:	str	r2, [lr]
   462b0:	add	r1, r0, r1
   462b4:	mov	r0, r1
   462b8:	pop	{r4, r5, fp, pc}
   462bc:	add	r2, r1, #1
   462c0:	mov	r1, r2
   462c4:	ldrb	r4, [r0, r2]
   462c8:	cmp	r4, #0
   462cc:	beq	46300 <fputs@plt+0x34f4c>
   462d0:	add	r2, r1, #1
   462d4:	cmp	r4, #41	; 0x29
   462d8:	beq	462e8 <fputs@plt+0x34f34>
   462dc:	ldrb	r5, [ip, r4]
   462e0:	ands	r5, r5, #1
   462e4:	beq	462c0 <fputs@plt+0x34f0c>
   462e8:	cmp	r4, #41	; 0x29
   462ec:	bne	46300 <fputs@plt+0x34f4c>
   462f0:	mov	r1, r2
   462f4:	cmp	r3, #0
   462f8:	bne	46310 <fputs@plt+0x34f5c>
   462fc:	b	46318 <fputs@plt+0x34f64>
   46300:	mov	r0, #161	; 0xa1
   46304:	str	r0, [lr]
   46308:	cmp	r3, #0
   4630c:	beq	46318 <fputs@plt+0x34f64>
   46310:	mov	r0, r1
   46314:	pop	{r4, r5, fp, pc}
   46318:	mov	r0, #161	; 0xa1
   4631c:	str	r0, [lr]
   46320:	mov	r0, r1
   46324:	pop	{r4, r5, fp, pc}
   46328:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4632c:	add	fp, sp, #28
   46330:	cmp	r1, #2
   46334:	blt	46404 <fputs@plt+0x35050>
   46338:	mov	r3, r0
   4633c:	ldrb	r7, [r3], r1
   46340:	movw	r6, #2644	; 0xa54
   46344:	movt	r6, #8
   46348:	ldrb	r7, [r6, r7]
   4634c:	eor	r7, r1, r7, lsl #2
   46350:	ldrb	r3, [r3, #-1]
   46354:	ldrb	r3, [r6, r3]
   46358:	add	r3, r3, r3, lsl #1
   4635c:	eor	r3, r7, r3
   46360:	movw	r7, #1033	; 0x409
   46364:	movt	r7, #33026	; 0x8102
   46368:	smmla	r7, r3, r7, r3
   4636c:	asr	r6, r7, #6
   46370:	add	r7, r6, r7, lsr #31
   46374:	rsb	r7, r7, r7, lsl #7
   46378:	sub	r3, r3, r7
   4637c:	movw	r7, #5695	; 0x163f
   46380:	movt	r7, #8
   46384:	ldrb	r6, [r7, r3]
   46388:	cmp	r6, #0
   4638c:	beq	46404 <fputs@plt+0x35050>
   46390:	mvn	ip, #0
   46394:	movw	sl, #5946	; 0x173a
   46398:	movt	sl, #8
   4639c:	movw	lr, #6070	; 0x17b6
   463a0:	movt	lr, #8
   463a4:	movw	r8, #5142	; 0x1416
   463a8:	movt	r8, #8
   463ac:	movw	r9, #5822	; 0x16be
   463b0:	movt	r9, #8
   463b4:	uxtab	r6, ip, r6
   463b8:	ldrb	r4, [sl, r6]
   463bc:	cmp	r4, r1
   463c0:	bne	463f8 <fputs@plt+0x35044>
   463c4:	add	r4, lr, r6, lsl #1
   463c8:	ldrh	r4, [r4]
   463cc:	add	r7, r8, r4
   463d0:	mov	r4, #0
   463d4:	ldrb	r5, [r7, r4]
   463d8:	ldrb	r3, [r0, r4]
   463dc:	and	r3, r3, #223	; 0xdf
   463e0:	cmp	r3, r5
   463e4:	bne	463f8 <fputs@plt+0x35044>
   463e8:	add	r4, r4, #1
   463ec:	cmp	r4, r1
   463f0:	blt	463d4 <fputs@plt+0x35020>
   463f4:	b	4640c <fputs@plt+0x35058>
   463f8:	ldrb	r6, [r9, r6]
   463fc:	cmp	r6, #0
   46400:	bne	463b4 <fputs@plt+0x35000>
   46404:	mov	r0, r1
   46408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4640c:	movw	r0, #6318	; 0x18ae
   46410:	movt	r0, #8
   46414:	ldrb	r0, [r0, r6]
   46418:	str	r0, [r2]
   4641c:	mov	r0, r1
   46420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46424:	ldr	r0, [r0, #216]	; 0xd8
   46428:	b	4642c <fputs@plt+0x35078>
   4642c:	cmp	r0, #0
   46430:	movne	r1, r0
   46434:	ldrne	r0, [r0, #12]
   46438:	movne	r2, #0
   4643c:	strne	r2, [r1, #12]
   46440:	bxne	lr
   46444:	mov	r0, #0
   46448:	bx	lr
   4644c:	push	{r4, sl, fp, lr}
   46450:	add	fp, sp, #8
   46454:	mov	ip, r0
   46458:	ldr	lr, [r0, #24]
   4645c:	ldr	r0, [r0, #32]
   46460:	ldr	lr, [lr, #88]	; 0x58
   46464:	cmp	lr, r0
   46468:	ble	4649c <fputs@plt+0x350e8>
   4646c:	ldr	lr, [fp, #8]
   46470:	add	r4, r0, #1
   46474:	str	r4, [ip, #32]
   46478:	ldr	ip, [ip, #4]
   4647c:	add	r4, r0, r0, lsl #2
   46480:	strb	r1, [ip, r4, lsl #2]!
   46484:	mov	r1, #0
   46488:	strb	r1, [ip, #3]
   4648c:	stmib	ip, {r2, r3, lr}
   46490:	str	r1, [ip, #16]
   46494:	strb	r1, [ip, #1]
   46498:	pop	{r4, sl, fp, pc}
   4649c:	mov	r0, ip
   464a0:	pop	{r4, sl, fp, lr}
   464a4:	b	464a8 <fputs@plt+0x350f4>
   464a8:	push	{r4, r5, r6, r7, fp, lr}
   464ac:	add	fp, sp, #16
   464b0:	mov	r4, r3
   464b4:	mov	r5, r2
   464b8:	mov	r6, r1
   464bc:	mov	r7, r0
   464c0:	bl	464e8 <fputs@plt+0x35134>
   464c4:	cmp	r0, #0
   464c8:	movne	r0, #1
   464cc:	popne	{r4, r5, r6, r7, fp, pc}
   464d0:	mov	r0, r7
   464d4:	mov	r1, r6
   464d8:	mov	r2, r5
   464dc:	mov	r3, r4
   464e0:	pop	{r4, r5, r6, r7, fp, lr}
   464e4:	b	4644c <fputs@plt+0x35098>
   464e8:	push	{r4, r5, r6, sl, fp, lr}
   464ec:	add	fp, sp, #16
   464f0:	mov	r4, r0
   464f4:	ldr	r1, [r0, #4]
   464f8:	ldr	r6, [r0, #24]
   464fc:	ldr	r0, [r6]
   46500:	ldr	r3, [r6, #88]	; 0x58
   46504:	add	r2, r3, r3, lsl #2
   46508:	lsl	r2, r2, #3
   4650c:	cmp	r3, #0
   46510:	movweq	r2, #1020	; 0x3fc
   46514:	mov	r3, #0
   46518:	bl	20938 <fputs@plt+0xf584>
   4651c:	mov	r5, r0
   46520:	cmp	r0, #0
   46524:	beq	46550 <fputs@plt+0x3519c>
   46528:	ldr	r0, [r6]
   4652c:	mov	r1, r5
   46530:	bl	20534 <fputs@plt+0xf180>
   46534:	movw	r1, #52429	; 0xcccd
   46538:	movt	r1, #52428	; 0xcccc
   4653c:	umull	r1, r2, r0, r1
   46540:	lsr	r1, r2, #4
   46544:	str	r1, [r6, #88]	; 0x58
   46548:	str	r0, [r6, #92]	; 0x5c
   4654c:	str	r5, [r4, #4]
   46550:	mov	r0, #7
   46554:	cmp	r5, #0
   46558:	movwne	r0, #0
   4655c:	pop	{r4, r5, r6, sl, fp, pc}
   46560:	ldrb	r0, [r0, #9]
   46564:	bx	lr
   46568:	push	{r4, r5, r6, r7, fp, lr}
   4656c:	add	fp, sp, #16
   46570:	mov	r6, r3
   46574:	mov	r5, r2
   46578:	mov	r4, r1
   4657c:	mov	r7, r0
   46580:	ldrsb	r1, [r1, #1]
   46584:	cmp	r1, #0
   46588:	beq	465a4 <fputs@plt+0x351f0>
   4658c:	ldr	r2, [r4, #16]
   46590:	ldr	r0, [r7]
   46594:	bl	2f440 <fputs@plt+0x1e08c>
   46598:	mov	r0, #0
   4659c:	str	r0, [r4, #16]
   465a0:	strb	r0, [r4, #1]
   465a4:	cmn	r6, #1
   465a8:	ble	465e4 <fputs@plt+0x35230>
   465ac:	cmp	r6, #0
   465b0:	bne	465c0 <fputs@plt+0x3520c>
   465b4:	mov	r0, r5
   465b8:	bl	1358c <fputs@plt+0x21d8>
   465bc:	mov	r6, r0
   465c0:	ldr	r0, [r7]
   465c4:	asr	r3, r6, #31
   465c8:	mov	r1, r5
   465cc:	mov	r2, r6
   465d0:	bl	46610 <fputs@plt+0x3525c>
   465d4:	str	r0, [r4, #16]
   465d8:	mov	r0, #255	; 0xff
   465dc:	strb	r0, [r4, #1]
   465e0:	pop	{r4, r5, r6, r7, fp, pc}
   465e4:	ldr	r0, [r7, #4]
   465e8:	sub	r0, r4, r0
   465ec:	asr	r0, r0, #2
   465f0:	movw	r1, #52429	; 0xcccd
   465f4:	movt	r1, #52428	; 0xcccc
   465f8:	mul	r1, r0, r1
   465fc:	mov	r0, r7
   46600:	mov	r2, r5
   46604:	mov	r3, r6
   46608:	pop	{r4, r5, r6, r7, fp, lr}
   4660c:	b	1ac10 <fputs@plt+0x985c>
   46610:	push	{r4, r5, r6, r7, fp, lr}
   46614:	add	fp, sp, #16
   46618:	mov	r6, #0
   4661c:	cmp	r1, #0
   46620:	beq	4665c <fputs@plt+0x352a8>
   46624:	mov	r4, r2
   46628:	mov	r5, r1
   4662c:	adds	r2, r2, #1
   46630:	adc	r3, r3, #0
   46634:	bl	209ac <fputs@plt+0xf5f8>
   46638:	cmp	r0, #0
   4663c:	beq	4665c <fputs@plt+0x352a8>
   46640:	mov	r7, r0
   46644:	mov	r1, r5
   46648:	mov	r2, r4
   4664c:	bl	1121c <memcpy@plt>
   46650:	mov	r0, #0
   46654:	strb	r0, [r7, r4]
   46658:	mov	r6, r7
   4665c:	mov	r0, r6
   46660:	pop	{r4, r5, r6, r7, fp, pc}
   46664:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46668:	add	fp, sp, #28
   4666c:	sub	sp, sp, #4
   46670:	mov	r8, r1
   46674:	ldr	r5, [r1]
   46678:	ldr	sl, [r0, #24]
   4667c:	ldr	r2, [r0, #32]
   46680:	ldr	r1, [sl, #120]	; 0x78
   46684:	ldrb	r3, [r0, #89]	; 0x59
   46688:	and	r3, r3, #159	; 0x9f
   4668c:	orr	r3, r3, #32
   46690:	strb	r3, [r0, #89]	; 0x59
   46694:	cmp	r2, #1
   46698:	blt	4679c <fputs@plt+0x353e8>
   4669c:	add	r2, r2, #1
   466a0:	ldr	r3, [r0, #4]
   466a4:	add	r3, r3, #16
   466a8:	movw	r4, #6488	; 0x1958
   466ac:	movt	r4, #8
   466b0:	mov	r9, #237	; 0xed
   466b4:	movw	ip, #40624	; 0x9eb0
   466b8:	movt	ip, #3
   466bc:	movw	lr, #40756	; 0x9f34
   466c0:	movt	lr, #3
   466c4:	ldrb	r7, [r3, #-16]
   466c8:	cmp	r7, #12
   466cc:	bhi	46768 <fputs@plt+0x353b4>
   466d0:	add	r6, pc, #0
   466d4:	ldr	pc, [r6, r7, lsl #2]
   466d8:	andeq	r6, r4, r4, asr #14
   466dc:	andeq	r6, r4, r4, asr #14
   466e0:	andeq	r6, r4, r0, lsr r7
   466e4:	andeq	r6, r4, ip, lsl #14
   466e8:	andeq	r6, r4, r4, lsr #14
   466ec:	andeq	r6, r4, ip, lsl #14
   466f0:	andeq	r6, r4, r4, lsr #14
   466f4:	andeq	r6, r4, ip, lsl #14
   466f8:	andeq	r6, r4, r8, lsl r7
   466fc:	andeq	r6, r4, r8, lsl r7
   46700:	andeq	r6, r4, r8, lsl r7
   46704:	andeq	r6, r4, r4, asr r7
   46708:	andeq	r6, r4, ip, asr r7
   4670c:	strb	r9, [r3, #-15]
   46710:	str	ip, [r3]
   46714:	b	46768 <fputs@plt+0x353b4>
   46718:	ldrb	r6, [r0, #89]	; 0x59
   4671c:	and	r6, r6, #159	; 0x9f
   46720:	b	46748 <fputs@plt+0x35394>
   46724:	strb	r9, [r3, #-15]
   46728:	str	lr, [r3]
   4672c:	b	46768 <fputs@plt+0x353b4>
   46730:	ldr	r6, [r3, #-8]
   46734:	cmp	r6, #0
   46738:	ldrbne	r6, [r0, #89]	; 0x59
   4673c:	andne	r6, r6, #223	; 0xdf
   46740:	strbne	r6, [r0, #89]	; 0x59
   46744:	ldrb	r6, [r0, #89]	; 0x59
   46748:	orr	r6, r6, #64	; 0x40
   4674c:	strb	r6, [r0, #89]	; 0x59
   46750:	b	46768 <fputs@plt+0x353b4>
   46754:	ldr	r6, [r3, #-32]	; 0xffffffe0
   46758:	b	46760 <fputs@plt+0x353ac>
   4675c:	ldr	r6, [r3, #-8]
   46760:	cmp	r6, r5
   46764:	movgt	r5, r6
   46768:	ldrb	r6, [r4, r7]
   4676c:	strb	r6, [r3, #-14]
   46770:	tst	r6, #1
   46774:	beq	4678c <fputs@plt+0x353d8>
   46778:	ldr	r7, [r3, #-8]
   4677c:	cmn	r7, #1
   46780:	mvnle	r6, r7
   46784:	ldrle	r6, [r1, r6, lsl #2]
   46788:	strle	r6, [r3, #-8]
   4678c:	add	r3, r3, #20
   46790:	sub	r2, r2, #1
   46794:	cmp	r2, #1
   46798:	bgt	466c4 <fputs@plt+0x35310>
   4679c:	ldr	r1, [sl, #120]	; 0x78
   467a0:	ldr	r0, [r0]
   467a4:	bl	13cb4 <fputs@plt+0x2900>
   467a8:	mov	r0, #0
   467ac:	str	r0, [sl, #116]	; 0x74
   467b0:	str	r0, [sl, #120]	; 0x78
   467b4:	str	r5, [r8]
   467b8:	sub	sp, fp, #28
   467bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   467c0:	cmp	r1, #0
   467c4:	beq	467d0 <fputs@plt+0x3541c>
   467c8:	mov	r0, r1
   467cc:	bx	lr
   467d0:	ldr	r3, [r0, #4]
   467d4:	add	r1, r2, #7
   467d8:	bic	r1, r1, #7
   467dc:	cmp	r3, r1
   467e0:	bge	467fc <fputs@plt+0x35448>
   467e4:	ldr	r2, [r0, #8]
   467e8:	add	r1, r2, r1
   467ec:	str	r1, [r0, #8]
   467f0:	mov	r1, #0
   467f4:	mov	r0, r1
   467f8:	bx	lr
   467fc:	sub	r1, r3, r1
   46800:	str	r1, [r0, #4]
   46804:	ldr	r0, [r0]
   46808:	add	r1, r0, r1
   4680c:	mov	r0, r1
   46810:	bx	lr
   46814:	ldrb	r1, [r0, #64]	; 0x40
   46818:	orr	r1, r1, #16
   4681c:	strb	r1, [r0, #64]	; 0x40
   46820:	ldr	r0, [r0]
   46824:	mov	r1, #1
   46828:	strb	r1, [r0, #11]
   4682c:	bx	lr
   46830:	ldr	r0, [r0]
   46834:	b	16f30 <fputs@plt+0x5b7c>
   46838:	push	{r4, r5, fp, lr}
   4683c:	add	fp, sp, #8
   46840:	mov	r4, r0
   46844:	ldr	r0, [r0]
   46848:	ldrb	r1, [r0, #149]	; 0x95
   4684c:	mov	r5, #0
   46850:	cmp	r1, #0
   46854:	beq	46860 <fputs@plt+0x354ac>
   46858:	mov	r0, r5
   4685c:	pop	{r4, r5, fp, pc}
   46860:	add	r1, r4, #4
   46864:	bl	1f5d4 <fputs@plt+0xe220>
   46868:	cmp	r0, #0
   4686c:	strne	r0, [r4, #12]
   46870:	ldrne	r1, [r4, #68]	; 0x44
   46874:	addne	r1, r1, #1
   46878:	strne	r1, [r4, #68]	; 0x44
   4687c:	movne	r5, r0
   46880:	mov	r0, r5
   46884:	pop	{r4, r5, fp, pc}
   46888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4688c:	add	fp, sp, #28
   46890:	sub	sp, sp, #12
   46894:	mov	r5, r0
   46898:	ldr	r8, [r1]
   4689c:	mov	r0, #0
   468a0:	str	r0, [sp, #8]
   468a4:	ldr	r0, [r1, #16]
   468a8:	mov	r7, #1
   468ac:	cmp	r0, #0
   468b0:	beq	468c0 <fputs@plt+0x3550c>
   468b4:	mov	r0, r7
   468b8:	sub	sp, fp, #28
   468bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   468c0:	mov	r4, r1
   468c4:	ldr	r9, [r5]
   468c8:	ldr	r0, [r8, #4]
   468cc:	cmp	r0, #0
   468d0:	beq	468e4 <fputs@plt+0x35530>
   468d4:	ldr	r1, [r8, #8]
   468d8:	mov	r7, #0
   468dc:	cmp	r0, r1
   468e0:	bne	468b4 <fputs@plt+0x35500>
   468e4:	ldr	r0, [r4, #4]
   468e8:	bl	1358c <fputs@plt+0x21d8>
   468ec:	mov	sl, r0
   468f0:	add	r2, r0, #73	; 0x49
   468f4:	mov	r7, #0
   468f8:	mov	r0, r9
   468fc:	mov	r3, #0
   46900:	bl	19680 <fputs@plt+0x82cc>
   46904:	cmp	r0, #0
   46908:	beq	468b4 <fputs@plt+0x35500>
   4690c:	mov	r6, r0
   46910:	str	r0, [r4, #16]
   46914:	str	r5, [sp, #4]
   46918:	add	r5, r0, #72	; 0x48
   4691c:	str	r5, [r0]
   46920:	ldr	r1, [r4, #4]
   46924:	add	r2, sl, #1
   46928:	mov	r0, r5
   4692c:	bl	1121c <memcpy@plt>
   46930:	mov	r7, #1
   46934:	strh	r7, [r6, #36]	; 0x24
   46938:	ldr	r0, [r9, #16]
   4693c:	ldr	r0, [r0, #12]
   46940:	mov	r1, #0
   46944:	str	r1, [r6, #48]	; 0x30
   46948:	movw	r1, #65535	; 0xffff
   4694c:	strh	r1, [r6, #32]
   46950:	str	r0, [r6, #64]	; 0x40
   46954:	ldrb	r0, [r6, #42]	; 0x2a
   46958:	orr	r0, r0, #16
   4695c:	strb	r0, [r6, #42]	; 0x2a
   46960:	mov	r0, r9
   46964:	mov	r1, r5
   46968:	ldr	sl, [sp, #4]
   4696c:	bl	1945c <fputs@plt+0x80a8>
   46970:	mov	r2, r0
   46974:	mov	r0, r9
   46978:	mov	r1, r6
   4697c:	bl	46a08 <fputs@plt+0x35654>
   46980:	mov	r0, r9
   46984:	mov	r1, r6
   46988:	mov	r2, #0
   4698c:	bl	46a08 <fputs@plt+0x35654>
   46990:	ldr	r1, [r6]
   46994:	mov	r0, r9
   46998:	bl	1945c <fputs@plt+0x80a8>
   4699c:	mov	r2, r0
   469a0:	mov	r0, r9
   469a4:	mov	r1, r6
   469a8:	bl	46a08 <fputs@plt+0x35654>
   469ac:	ldr	r3, [r8, #8]
   469b0:	add	r0, sp, #8
   469b4:	str	r0, [sp]
   469b8:	mov	r0, r9
   469bc:	mov	r1, r6
   469c0:	mov	r2, r4
   469c4:	bl	45814 <fputs@plt+0x34460>
   469c8:	cmp	r0, #0
   469cc:	beq	468b4 <fputs@plt+0x35500>
   469d0:	ldr	r5, [sp, #8]
   469d4:	movw	r1, #17688	; 0x4518
   469d8:	movt	r1, #8
   469dc:	mov	r0, sl
   469e0:	mov	r2, r5
   469e4:	bl	1a8e8 <fputs@plt+0x9534>
   469e8:	mov	r0, r9
   469ec:	mov	r1, r5
   469f0:	bl	13cb4 <fputs@plt+0x2900>
   469f4:	mov	r0, r9
   469f8:	mov	r1, r4
   469fc:	bl	46a70 <fputs@plt+0x356bc>
   46a00:	mov	r7, #0
   46a04:	b	468b4 <fputs@plt+0x35500>
   46a08:	push	{r4, r5, r6, sl, fp, lr}
   46a0c:	add	fp, sp, #16
   46a10:	mov	r4, r2
   46a14:	mov	r5, r1
   46a18:	mov	r6, r0
   46a1c:	ldr	r0, [r1, #48]	; 0x30
   46a20:	ldr	r1, [r1, #52]	; 0x34
   46a24:	mov	r2, #8
   46a28:	add	r2, r2, r0, lsl #2
   46a2c:	asr	r3, r2, #31
   46a30:	mov	r0, r6
   46a34:	bl	20938 <fputs@plt+0xf584>
   46a38:	cmp	r0, #0
   46a3c:	beq	46a60 <fputs@plt+0x356ac>
   46a40:	ldr	r1, [r5, #48]	; 0x30
   46a44:	add	r2, r1, #1
   46a48:	str	r2, [r5, #48]	; 0x30
   46a4c:	str	r4, [r0, r1, lsl #2]
   46a50:	mov	r1, #0
   46a54:	str	r1, [r0, r2, lsl #2]
   46a58:	str	r0, [r5, #52]	; 0x34
   46a5c:	pop	{r4, r5, r6, sl, fp, pc}
   46a60:	mov	r0, r6
   46a64:	mov	r1, r4
   46a68:	pop	{r4, r5, r6, sl, fp, lr}
   46a6c:	b	13cb4 <fputs@plt+0x2900>
   46a70:	push	{r4, r5, r6, sl, fp, lr}
   46a74:	add	fp, sp, #16
   46a78:	ldr	r5, [r1, #16]
   46a7c:	cmp	r5, #0
   46a80:	popeq	{r4, r5, r6, sl, fp, pc}
   46a84:	mov	r4, r1
   46a88:	mov	r6, r0
   46a8c:	mov	r1, r5
   46a90:	bl	46ab8 <fputs@plt+0x35704>
   46a94:	mov	r0, r6
   46a98:	mov	r1, r5
   46a9c:	bl	46b2c <fputs@plt+0x35778>
   46aa0:	mov	r0, r6
   46aa4:	mov	r1, r5
   46aa8:	bl	13cb4 <fputs@plt+0x2900>
   46aac:	mov	r0, #0
   46ab0:	str	r0, [r4, #16]
   46ab4:	pop	{r4, r5, r6, sl, fp, pc}
   46ab8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   46abc:	add	fp, sp, #24
   46ac0:	ldr	r8, [r1, #4]
   46ac4:	cmp	r8, #0
   46ac8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   46acc:	mov	r5, r1
   46ad0:	mov	r4, r0
   46ad4:	ldrsh	r0, [r1, #34]	; 0x22
   46ad8:	cmp	r0, #1
   46adc:	blt	46b1c <fputs@plt+0x35768>
   46ae0:	mov	r7, #0
   46ae4:	mov	r6, r8
   46ae8:	ldr	r1, [r6, r7, lsl #4]!
   46aec:	mov	r0, r4
   46af0:	bl	13cb4 <fputs@plt+0x2900>
   46af4:	ldr	r1, [r6, #4]
   46af8:	mov	r0, r4
   46afc:	bl	43f70 <fputs@plt+0x32bbc>
   46b00:	ldr	r1, [r6, #8]
   46b04:	mov	r0, r4
   46b08:	bl	13cb4 <fputs@plt+0x2900>
   46b0c:	add	r7, r7, #1
   46b10:	ldrsh	r0, [r5, #34]	; 0x22
   46b14:	cmp	r7, r0
   46b18:	blt	46ae4 <fputs@plt+0x35730>
   46b1c:	ldr	r1, [r5, #4]
   46b20:	mov	r0, r4
   46b24:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   46b28:	b	13cb4 <fputs@plt+0x2900>
   46b2c:	push	{r4, r5, r6, sl, fp, lr}
   46b30:	add	fp, sp, #16
   46b34:	mov	r5, r1
   46b38:	mov	r4, r0
   46b3c:	cmp	r0, #0
   46b40:	ldrne	r0, [r4, #456]	; 0x1c8
   46b44:	cmpne	r0, #0
   46b48:	bne	46b58 <fputs@plt+0x357a4>
   46b4c:	mov	r0, #0
   46b50:	mov	r1, r5
   46b54:	bl	45bc8 <fputs@plt+0x34814>
   46b58:	ldr	r0, [r5, #52]	; 0x34
   46b5c:	cmp	r0, #0
   46b60:	popeq	{r4, r5, r6, sl, fp, pc}
   46b64:	ldr	r0, [r5, #48]	; 0x30
   46b68:	cmp	r0, #1
   46b6c:	blt	46b9c <fputs@plt+0x357e8>
   46b70:	mov	r6, #0
   46b74:	cmp	r6, #1
   46b78:	beq	46b8c <fputs@plt+0x357d8>
   46b7c:	ldr	r0, [r5, #52]	; 0x34
   46b80:	ldr	r1, [r0, r6, lsl #2]
   46b84:	mov	r0, r4
   46b88:	bl	13cb4 <fputs@plt+0x2900>
   46b8c:	ldr	r0, [r5, #48]	; 0x30
   46b90:	add	r6, r6, #1
   46b94:	cmp	r6, r0
   46b98:	blt	46b74 <fputs@plt+0x357c0>
   46b9c:	ldr	r1, [r5, #52]	; 0x34
   46ba0:	mov	r0, r4
   46ba4:	pop	{r4, r5, r6, sl, fp, lr}
   46ba8:	b	13cb4 <fputs@plt+0x2900>
   46bac:	push	{r4, r5, fp, lr}
   46bb0:	add	fp, sp, #8
   46bb4:	ldr	r4, [r0, #344]	; 0x158
   46bb8:	mov	r1, #0
   46bbc:	str	r1, [r0, #344]	; 0x158
   46bc0:	cmp	r4, #0
   46bc4:	popeq	{r4, r5, fp, pc}
   46bc8:	bl	1b428 <fputs@plt+0xa074>
   46bcc:	ldr	r5, [r4, #24]
   46bd0:	mov	r0, r4
   46bd4:	bl	2f5a8 <fputs@plt+0x1e1f4>
   46bd8:	cmp	r5, #0
   46bdc:	mov	r4, r5
   46be0:	bne	46bcc <fputs@plt+0x35818>
   46be4:	pop	{r4, r5, fp, pc}
   46be8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   46bec:	add	fp, sp, #24
   46bf0:	mov	r4, r0
   46bf4:	ldr	r0, [r0, #20]
   46bf8:	cmp	r0, #2
   46bfc:	ble	46c7c <fputs@plt+0x358c8>
   46c00:	mov	r5, #2
   46c04:	mov	r8, #0
   46c08:	mov	r7, #0
   46c0c:	ldr	r0, [r4, #16]
   46c10:	add	r6, r0, r7, lsl #4
   46c14:	ldr	r1, [r6, #36]	; 0x24
   46c18:	cmp	r1, #0
   46c1c:	beq	46c44 <fputs@plt+0x35890>
   46c20:	add	r1, r7, #2
   46c24:	cmp	r5, r1
   46c28:	bge	46c3c <fputs@plt+0x35888>
   46c2c:	add	r1, r6, #32
   46c30:	vld1.32	{d16-d17}, [r1]
   46c34:	add	r0, r0, r5, lsl #4
   46c38:	vst1.32	{d16-d17}, [r0]
   46c3c:	add	r5, r5, #1
   46c40:	b	46c54 <fputs@plt+0x358a0>
   46c44:	ldr	r1, [r6, #32]
   46c48:	mov	r0, r4
   46c4c:	bl	13cb4 <fputs@plt+0x2900>
   46c50:	str	r8, [r6, #32]
   46c54:	ldr	r0, [r4, #20]
   46c58:	add	r1, r7, #1
   46c5c:	add	r2, r7, #3
   46c60:	cmp	r2, r0
   46c64:	mov	r7, r1
   46c68:	blt	46c0c <fputs@plt+0x35858>
   46c6c:	str	r5, [r4, #20]
   46c70:	cmp	r5, #2
   46c74:	ble	46c84 <fputs@plt+0x358d0>
   46c78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   46c7c:	mov	r0, #2
   46c80:	str	r0, [r4, #20]
   46c84:	add	r5, r4, #392	; 0x188
   46c88:	ldr	r0, [r4, #16]
   46c8c:	cmp	r0, r5
   46c90:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   46c94:	vld1.32	{d16-d17}, [r0]!
   46c98:	vld1.32	{d18-d19}, [r0]
   46c9c:	mov	r0, r5
   46ca0:	vst1.32	{d16-d17}, [r0]!
   46ca4:	vst1.32	{d18-d19}, [r0]
   46ca8:	ldr	r1, [r4, #16]
   46cac:	mov	r0, r4
   46cb0:	bl	13cb4 <fputs@plt+0x2900>
   46cb4:	str	r5, [r4, #16]
   46cb8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   46cbc:	push	{r4, r5, r6, r7, fp, lr}
   46cc0:	add	fp, sp, #16
   46cc4:	ldr	r7, [r1, #16]
   46cc8:	cmp	r7, #0
   46ccc:	popeq	{r4, r5, r6, r7, fp, pc}
   46cd0:	mov	r4, r1
   46cd4:	mov	r5, r0
   46cd8:	mov	r6, r7
   46cdc:	cmp	r5, #0
   46ce0:	ldrne	r0, [r5, #456]	; 0x1c8
   46ce4:	cmpne	r0, #0
   46ce8:	bne	46d34 <fputs@plt+0x35980>
   46cec:	ldr	r0, [r6, #16]
   46cf0:	cmp	r0, #0
   46cf4:	beq	46d04 <fputs@plt+0x35950>
   46cf8:	ldr	r1, [r6, #12]
   46cfc:	str	r1, [r0, #12]
   46d00:	b	46d24 <fputs@plt+0x35970>
   46d04:	ldr	r2, [r6, #12]
   46d08:	cmp	r2, #0
   46d0c:	mov	r0, r2
   46d10:	moveq	r0, r6
   46d14:	ldr	r1, [r0, #8]
   46d18:	ldr	r0, [r4, #64]	; 0x40
   46d1c:	add	r0, r0, #56	; 0x38
   46d20:	bl	43c54 <fputs@plt+0x328a0>
   46d24:	ldr	r0, [r6, #12]
   46d28:	cmp	r0, #0
   46d2c:	ldrne	r1, [r6, #16]
   46d30:	strne	r1, [r0, #16]
   46d34:	ldr	r1, [r6, #28]
   46d38:	mov	r0, r5
   46d3c:	bl	46d68 <fputs@plt+0x359b4>
   46d40:	ldr	r1, [r6, #32]
   46d44:	mov	r0, r5
   46d48:	bl	46d68 <fputs@plt+0x359b4>
   46d4c:	ldr	r7, [r6, #4]
   46d50:	mov	r0, r5
   46d54:	mov	r1, r6
   46d58:	bl	13cb4 <fputs@plt+0x2900>
   46d5c:	cmp	r7, #0
   46d60:	bne	46cd8 <fputs@plt+0x35924>
   46d64:	pop	{r4, r5, r6, r7, fp, pc}
   46d68:	cmp	r1, #0
   46d6c:	bxeq	lr
   46d70:	push	{r4, r5, r6, sl, fp, lr}
   46d74:	add	fp, sp, #16
   46d78:	mov	r4, r1
   46d7c:	mov	r5, r0
   46d80:	ldr	r6, [r1, #28]
   46d84:	ldr	r1, [r6, #16]
   46d88:	bl	43f70 <fputs@plt+0x32bbc>
   46d8c:	ldr	r1, [r6, #20]
   46d90:	mov	r0, r5
   46d94:	bl	4400c <fputs@plt+0x32c58>
   46d98:	ldr	r1, [r6, #8]
   46d9c:	mov	r0, r5
   46da0:	bl	4408c <fputs@plt+0x32cd8>
   46da4:	ldr	r1, [r4, #12]
   46da8:	mov	r0, r5
   46dac:	bl	43f70 <fputs@plt+0x32bbc>
   46db0:	mov	r0, r5
   46db4:	mov	r1, r4
   46db8:	pop	{r4, r5, r6, sl, fp, lr}
   46dbc:	b	13cb4 <fputs@plt+0x2900>
   46dc0:	ldr	r1, [r0]
   46dc4:	add	r2, r1, #1
   46dc8:	str	r2, [r0]
   46dcc:	ldrb	r1, [r1]
   46dd0:	cmp	r1, #192	; 0xc0
   46dd4:	movcc	r0, r1
   46dd8:	bxcc	lr
   46ddc:	movw	r2, #3952	; 0xf70
   46de0:	movt	r2, #8
   46de4:	add	r1, r2, r1
   46de8:	ldrb	r1, [r1, #-192]	; 0xffffff40
   46dec:	ldr	r2, [r0]
   46df0:	ldrb	r3, [r2]
   46df4:	and	r3, r3, #192	; 0xc0
   46df8:	cmp	r3, #128	; 0x80
   46dfc:	bne	46e28 <fputs@plt+0x35a74>
   46e00:	add	r2, r2, #1
   46e04:	str	r2, [r0]
   46e08:	ldrb	r3, [r2, #-1]
   46e0c:	ldrb	ip, [r2]
   46e10:	and	r3, r3, #63	; 0x3f
   46e14:	orr	r1, r3, r1, lsl #6
   46e18:	add	r2, r2, #1
   46e1c:	and	r3, ip, #192	; 0xc0
   46e20:	cmp	r3, #128	; 0x80
   46e24:	beq	46e04 <fputs@plt+0x35a50>
   46e28:	mov	r0, r1
   46e2c:	bfc	r0, #0, #11
   46e30:	cmp	r0, #55296	; 0xd800
   46e34:	mov	r0, r1
   46e38:	movweq	r0, #65533	; 0xfffd
   46e3c:	cmp	r1, #128	; 0x80
   46e40:	movwcc	r0, #65533	; 0xfffd
   46e44:	movw	r2, #32767	; 0x7fff
   46e48:	cmp	r2, r1, lsr #1
   46e4c:	movweq	r0, #65533	; 0xfffd
   46e50:	bx	lr
   46e54:	mov	r2, r0
   46e58:	movw	r1, #22691	; 0x58a3
   46e5c:	movt	r1, #8
   46e60:	mov	r0, #21
   46e64:	b	158e8 <fputs@plt+0x4534>
   46e68:	ldr	r0, [r0]
   46e6c:	bx	lr
   46e70:	push	{r4, r5, r6, sl, fp, lr}
   46e74:	add	fp, sp, #16
   46e78:	sub	sp, sp, #208	; 0xd0
   46e7c:	mov	r4, r1
   46e80:	mov	r5, r0
   46e84:	mov	r6, sp
   46e88:	mov	r0, r6
   46e8c:	mov	r1, r5
   46e90:	mov	r2, #208	; 0xd0
   46e94:	bl	1121c <memcpy@plt>
   46e98:	mov	r0, r5
   46e9c:	mov	r1, r4
   46ea0:	mov	r2, #208	; 0xd0
   46ea4:	bl	1121c <memcpy@plt>
   46ea8:	mov	r0, r4
   46eac:	mov	r1, r6
   46eb0:	mov	r2, #208	; 0xd0
   46eb4:	bl	1121c <memcpy@plt>
   46eb8:	ldr	r0, [r5, #52]	; 0x34
   46ebc:	ldr	r1, [r4, #52]	; 0x34
   46ec0:	str	r1, [r5, #52]	; 0x34
   46ec4:	str	r0, [r4, #52]	; 0x34
   46ec8:	ldr	r0, [r5, #48]	; 0x30
   46ecc:	ldr	r1, [r4, #48]	; 0x30
   46ed0:	str	r1, [r5, #48]	; 0x30
   46ed4:	str	r0, [r4, #48]	; 0x30
   46ed8:	ldr	r0, [r5, #168]	; 0xa8
   46edc:	ldr	r1, [r4, #168]	; 0xa8
   46ee0:	str	r1, [r5, #168]	; 0xa8
   46ee4:	str	r0, [r4, #168]	; 0xa8
   46ee8:	ldrb	r0, [r4, #89]	; 0x59
   46eec:	and	r0, r0, #127	; 0x7f
   46ef0:	ldrb	r1, [r5, #89]	; 0x59
   46ef4:	and	r1, r1, #128	; 0x80
   46ef8:	orr	r0, r0, r1
   46efc:	strb	r0, [r4, #89]	; 0x59
   46f00:	sub	sp, fp, #16
   46f04:	pop	{r4, r5, r6, sl, fp, pc}
   46f08:	mov	r1, #0
   46f0c:	str	r1, [r0, #80]	; 0x50
   46f10:	bx	lr
   46f14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46f18:	add	fp, sp, #28
   46f1c:	sub	sp, sp, #20
   46f20:	mov	r8, r3
   46f24:	mov	sl, r2
   46f28:	mov	r9, r1
   46f2c:	mov	r4, r0
   46f30:	mov	r0, #0
   46f34:	str	r0, [sp, #16]
   46f38:	mov	r0, r4
   46f3c:	mov	r2, #544	; 0x220
   46f40:	mov	r3, #0
   46f44:	bl	19680 <fputs@plt+0x82cc>
   46f48:	mov	r5, r0
   46f4c:	cmp	r0, #0
   46f50:	beq	47000 <fputs@plt+0x35c4c>
   46f54:	ldr	r0, [fp, #8]
   46f58:	str	r0, [r5, #480]	; 0x1e0
   46f5c:	ldr	r0, [r4, #20]
   46f60:	cmp	r0, #1
   46f64:	blt	46f9c <fputs@plt+0x35be8>
   46f68:	mov	r7, #0
   46f6c:	ldr	r0, [r4, #16]
   46f70:	add	r0, r0, r7, lsl #4
   46f74:	ldr	r0, [r0, #4]
   46f78:	cmp	r0, #0
   46f7c:	beq	46f8c <fputs@plt+0x35bd8>
   46f80:	bl	47244 <fputs@plt+0x35e90>
   46f84:	cmp	r0, #0
   46f88:	bne	4701c <fputs@plt+0x35c68>
   46f8c:	ldr	r0, [r4, #20]
   46f90:	add	r7, r7, #1
   46f94:	cmp	r7, r0
   46f98:	blt	46f6c <fputs@plt+0x35bb8>
   46f9c:	mov	r0, r4
   46fa0:	bl	46bac <fputs@plt+0x357f8>
   46fa4:	mov	r0, #0
   46fa8:	str	r0, [r5, #428]	; 0x1ac
   46fac:	str	r4, [r5]
   46fb0:	cmp	sl, #0
   46fb4:	blt	47008 <fputs@plt+0x35c54>
   46fb8:	beq	46fcc <fputs@plt+0x35c18>
   46fbc:	add	r0, r9, sl
   46fc0:	ldrb	r0, [r0, #-1]
   46fc4:	cmp	r0, #0
   46fc8:	beq	47008 <fputs@plt+0x35c54>
   46fcc:	ldr	r0, [r4, #96]	; 0x60
   46fd0:	cmp	r0, sl
   46fd4:	bge	47040 <fputs@plt+0x35c8c>
   46fd8:	movw	r2, #22766	; 0x58ee
   46fdc:	movt	r2, #8
   46fe0:	mov	r0, r4
   46fe4:	mov	r1, #18
   46fe8:	bl	16724 <fputs@plt+0x5370>
   46fec:	mov	r0, r4
   46ff0:	mov	r1, #18
   46ff4:	bl	18350 <fputs@plt+0x6f9c>
   46ff8:	mov	r6, r0
   46ffc:	b	4721c <fputs@plt+0x35e68>
   47000:	mov	r6, #7
   47004:	b	4721c <fputs@plt+0x35e68>
   47008:	add	r2, sp, #16
   4700c:	mov	r0, r5
   47010:	mov	r1, r9
   47014:	bl	1c790 <fputs@plt+0xb3dc>
   47018:	b	47098 <fputs@plt+0x35ce4>
   4701c:	mov	r6, r0
   47020:	ldr	r0, [r4, #16]
   47024:	ldr	r3, [r0, r7, lsl #4]
   47028:	movw	r2, #22736	; 0x58d0
   4702c:	movt	r2, #8
   47030:	mov	r0, r4
   47034:	mov	r1, r6
   47038:	bl	16724 <fputs@plt+0x5370>
   4703c:	b	4721c <fputs@plt+0x35e68>
   47040:	asr	r3, sl, #31
   47044:	mov	r0, r4
   47048:	mov	r1, r9
   4704c:	mov	r2, sl
   47050:	bl	46610 <fputs@plt+0x3525c>
   47054:	cmp	r0, #0
   47058:	beq	47090 <fputs@plt+0x35cdc>
   4705c:	mov	r6, r0
   47060:	add	r2, sp, #16
   47064:	mov	r0, r5
   47068:	mov	r1, r6
   4706c:	bl	1c790 <fputs@plt+0xb3dc>
   47070:	ldr	r0, [r5, #484]	; 0x1e4
   47074:	sub	r0, r0, r6
   47078:	add	r0, r9, r0
   4707c:	str	r0, [r5, #484]	; 0x1e4
   47080:	mov	r0, r4
   47084:	mov	r1, r6
   47088:	bl	13cb4 <fputs@plt+0x2900>
   4708c:	b	47098 <fputs@plt+0x35ce4>
   47090:	add	r0, r9, sl
   47094:	str	r0, [r5, #484]	; 0x1e4
   47098:	ldr	r0, [r5, #12]
   4709c:	cmp	r0, #101	; 0x65
   470a0:	moveq	r0, #0
   470a4:	streq	r0, [r5, #12]
   470a8:	ldrb	r0, [r5, #17]
   470ac:	cmp	r0, #0
   470b0:	movne	r0, r5
   470b4:	blne	47268 <fputs@plt+0x35eb4>
   470b8:	ldr	r0, [fp, #16]
   470bc:	ldrb	r1, [r4, #69]	; 0x45
   470c0:	cmp	r1, #0
   470c4:	movne	r1, #7
   470c8:	strne	r1, [r5, #12]
   470cc:	str	r9, [sp, #8]
   470d0:	str	r8, [sp, #12]
   470d4:	cmp	r0, #0
   470d8:	ldrne	r1, [r5, #484]	; 0x1e4
   470dc:	strne	r1, [r0]
   470e0:	ldr	r6, [r5, #12]
   470e4:	cmp	r6, #0
   470e8:	bne	47168 <fputs@plt+0x35db4>
   470ec:	ldr	r0, [r5, #8]
   470f0:	cmp	r0, #0
   470f4:	ldrbne	r1, [r5, #453]	; 0x1c5
   470f8:	cmpne	r1, #0
   470fc:	beq	47168 <fputs@plt+0x35db4>
   47100:	cmp	r1, #2
   47104:	bne	4711c <fputs@plt+0x35d68>
   47108:	mov	r1, #4
   4710c:	bl	47354 <fputs@plt+0x35fa0>
   47110:	mov	r7, #12
   47114:	mov	r0, #8
   47118:	b	4712c <fputs@plt+0x35d78>
   4711c:	mov	r7, #8
   47120:	mov	r1, #8
   47124:	bl	47354 <fputs@plt+0x35fa0>
   47128:	mov	r0, #0
   4712c:	sub	sl, r7, r0
   47130:	movw	r1, #6652	; 0x19fc
   47134:	movt	r1, #8
   47138:	add	r8, r1, r0, lsl #2
   4713c:	mov	r9, #0
   47140:	mov	r7, #0
   47144:	ldr	r0, [r5, #8]
   47148:	str	r9, [sp]
   4714c:	ldr	r3, [r8, r7, lsl #2]
   47150:	mov	r1, r7
   47154:	mov	r2, #0
   47158:	bl	473dc <fputs@plt+0x36028>
   4715c:	add	r7, r7, #1
   47160:	cmp	sl, r7
   47164:	bne	47144 <fputs@plt+0x35d90>
   47168:	ldrb	r0, [r4, #149]	; 0x95
   4716c:	cmp	r0, #0
   47170:	bne	4718c <fputs@plt+0x35dd8>
   47174:	ldr	r0, [r5, #8]
   47178:	ldr	r2, [r5, #484]	; 0x1e4
   4717c:	ldr	r1, [sp, #8]
   47180:	sub	r2, r2, r1
   47184:	ldr	r3, [sp, #12]
   47188:	bl	47410 <fputs@plt+0x3605c>
   4718c:	ldr	r0, [r5, #8]
   47190:	cmp	r0, #0
   47194:	beq	471b4 <fputs@plt+0x35e00>
   47198:	cmp	r6, #0
   4719c:	bne	471ac <fputs@plt+0x35df8>
   471a0:	ldrb	r1, [r4, #69]	; 0x45
   471a4:	cmp	r1, #0
   471a8:	beq	471b4 <fputs@plt+0x35e00>
   471ac:	bl	18300 <fputs@plt+0x6f4c>
   471b0:	b	471c0 <fputs@plt+0x35e0c>
   471b4:	ldr	r0, [fp, #12]
   471b8:	ldr	r1, [r5, #8]
   471bc:	str	r1, [r0]
   471c0:	ldr	r7, [sp, #16]
   471c4:	cmp	r7, #0
   471c8:	beq	471f0 <fputs@plt+0x35e3c>
   471cc:	movw	r2, #17688	; 0x4518
   471d0:	movt	r2, #8
   471d4:	mov	r0, r4
   471d8:	mov	r1, r6
   471dc:	mov	r3, r7
   471e0:	bl	16724 <fputs@plt+0x5370>
   471e4:	mov	r0, r4
   471e8:	mov	r1, r7
   471ec:	b	4720c <fputs@plt+0x35e58>
   471f0:	mov	r0, r4
   471f4:	mov	r1, r6
   471f8:	bl	167f4 <fputs@plt+0x5440>
   471fc:	b	47210 <fputs@plt+0x35e5c>
   47200:	ldr	r0, [r1, #4]
   47204:	str	r0, [r5, #532]	; 0x214
   47208:	mov	r0, r4
   4720c:	bl	13cb4 <fputs@plt+0x2900>
   47210:	ldr	r1, [r5, #532]	; 0x214
   47214:	cmp	r1, #0
   47218:	bne	47200 <fputs@plt+0x35e4c>
   4721c:	mov	r0, r5
   47220:	bl	1b0a4 <fputs@plt+0x9cf0>
   47224:	mov	r0, r4
   47228:	mov	r1, r5
   4722c:	bl	13cb4 <fputs@plt+0x2900>
   47230:	mov	r0, r4
   47234:	mov	r1, r6
   47238:	bl	18350 <fputs@plt+0x6f9c>
   4723c:	sub	sp, fp, #28
   47240:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47244:	push	{r4, sl, fp, lr}
   47248:	add	fp, sp, #8
   4724c:	mov	r4, r0
   47250:	bl	16f30 <fputs@plt+0x5b7c>
   47254:	mov	r0, r4
   47258:	mov	r1, #1
   4725c:	mov	r2, #1
   47260:	pop	{r4, sl, fp, lr}
   47264:	b	2b6a4 <fputs@plt+0x1a2f0>
   47268:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4726c:	add	fp, sp, #28
   47270:	sub	sp, sp, #4
   47274:	mov	sl, r0
   47278:	ldr	r4, [r0]
   4727c:	ldr	r0, [r4, #20]
   47280:	cmp	r0, #1
   47284:	blt	4732c <fputs@plt+0x35f78>
   47288:	mov	r6, #0
   4728c:	mov	r8, sp
   47290:	mov	r9, #17
   47294:	ldr	r0, [r4, #16]
   47298:	add	r0, r0, r6, lsl #4
   4729c:	ldr	r7, [r0, #4]
   472a0:	cmp	r7, #0
   472a4:	beq	4731c <fputs@plt+0x35f68>
   472a8:	mov	r0, r7
   472ac:	bl	17294 <fputs@plt+0x5ee0>
   472b0:	mov	r5, #0
   472b4:	cmp	r0, #0
   472b8:	bne	472d4 <fputs@plt+0x35f20>
   472bc:	mov	r0, r7
   472c0:	mov	r1, #0
   472c4:	bl	16f64 <fputs@plt+0x5bb0>
   472c8:	mov	r5, #1
   472cc:	cmp	r0, #0
   472d0:	bne	47334 <fputs@plt+0x35f80>
   472d4:	mov	r0, r7
   472d8:	mov	r1, #1
   472dc:	mov	r2, r8
   472e0:	bl	1723c <fputs@plt+0x5e88>
   472e4:	ldr	r0, [r4, #16]
   472e8:	add	r0, r0, r6, lsl #4
   472ec:	ldr	r0, [r0, #12]
   472f0:	ldr	r0, [r0]
   472f4:	ldr	r1, [sp]
   472f8:	cmp	r1, r0
   472fc:	beq	47310 <fputs@plt+0x35f5c>
   47300:	mov	r0, r4
   47304:	mov	r1, r6
   47308:	bl	396b8 <fputs@plt+0x28304>
   4730c:	str	r9, [sl, #12]
   47310:	cmp	r5, #0
   47314:	movne	r0, r7
   47318:	blne	453b4 <fputs@plt+0x34000>
   4731c:	ldr	r0, [r4, #20]
   47320:	add	r6, r6, #1
   47324:	cmp	r6, r0
   47328:	blt	47294 <fputs@plt+0x35ee0>
   4732c:	sub	sp, fp, #28
   47330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47334:	movw	r1, #3082	; 0xc0a
   47338:	cmp	r0, r1
   4733c:	cmpne	r0, #7
   47340:	bne	4732c <fputs@plt+0x35f78>
   47344:	mov	r0, r4
   47348:	bl	19084 <fputs@plt+0x7cd0>
   4734c:	sub	sp, fp, #28
   47350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47354:	push	{r4, r5, r6, sl, fp, lr}
   47358:	add	fp, sp, #16
   4735c:	mov	r5, r1
   47360:	mov	r4, r0
   47364:	ldr	r6, [r0]
   47368:	ldr	r0, [r0, #16]
   4736c:	ldrh	r1, [r4, #84]	; 0x54
   47370:	lsl	r1, r1, #1
   47374:	bl	2f32c <fputs@plt+0x1df78>
   47378:	ldr	r1, [r4, #16]
   4737c:	mov	r0, r6
   47380:	bl	13cb4 <fputs@plt+0x2900>
   47384:	strh	r5, [r4, #84]	; 0x54
   47388:	add	r0, r5, r5, lsl #2
   4738c:	lsl	r2, r0, #4
   47390:	mov	r0, r6
   47394:	mov	r3, #0
   47398:	bl	19680 <fputs@plt+0x82cc>
   4739c:	str	r0, [r4, #16]
   473a0:	cmp	r0, #0
   473a4:	beq	473d8 <fputs@plt+0x36024>
   473a8:	cmp	r5, #1
   473ac:	poplt	{r4, r5, r6, sl, fp, pc}
   473b0:	mov	r1, #1
   473b4:	orr	r2, r1, r5, lsl #1
   473b8:	add	r0, r0, #32
   473bc:	ldr	r3, [r4]
   473c0:	str	r3, [r0]
   473c4:	strh	r1, [r0, #-24]	; 0xffffffe8
   473c8:	sub	r2, r2, #1
   473cc:	add	r0, r0, #40	; 0x28
   473d0:	cmp	r2, #1
   473d4:	bgt	473c0 <fputs@plt+0x3600c>
   473d8:	pop	{r4, r5, r6, sl, fp, pc}
   473dc:	ldr	ip, [r0]
   473e0:	ldrb	ip, [ip, #69]	; 0x45
   473e4:	cmp	ip, #0
   473e8:	bxne	lr
   473ec:	ldrh	ip, [r0, #84]	; 0x54
   473f0:	mla	r1, ip, r2, r1
   473f4:	add	r1, r1, r1, lsl #2
   473f8:	ldr	r0, [r0, #16]
   473fc:	add	r0, r0, r1, lsl #3
   47400:	mov	r1, r3
   47404:	mvn	r2, #0
   47408:	mov	r3, #1
   4740c:	b	18b40 <fputs@plt+0x778c>
   47410:	cmp	r0, #0
   47414:	bxeq	lr
   47418:	push	{r4, r5, fp, lr}
   4741c:	add	fp, sp, #8
   47420:	mov	r4, r3
   47424:	mov	r5, r0
   47428:	ldr	r0, [r0]
   4742c:	asr	r3, r2, #31
   47430:	bl	46610 <fputs@plt+0x3525c>
   47434:	str	r0, [r5, #168]	; 0xa8
   47438:	ldrb	r0, [r5, #89]	; 0x59
   4743c:	and	r0, r0, #127	; 0x7f
   47440:	orr	r0, r0, r4, lsl #7
   47444:	strb	r0, [r5, #89]	; 0x59
   47448:	pop	{r4, r5, fp, lr}
   4744c:	bx	lr
   47450:	mov	r2, r0
   47454:	mov	ip, r0
   47458:	ldrb	r3, [ip], r1
   4745c:	cmn	r1, #1
   47460:	mvnle	ip, #0
   47464:	mov	r0, #0
   47468:	cmp	ip, r2
   4746c:	bls	474b8 <fputs@plt+0x36104>
   47470:	cmp	r3, #0
   47474:	beq	474b8 <fputs@plt+0x36104>
   47478:	mov	r0, #0
   4747c:	uxtb	r1, r3
   47480:	cmp	r1, #192	; 0xc0
   47484:	bcc	4749c <fputs@plt+0x360e8>
   47488:	ldrb	r1, [r2, #1]!
   4748c:	and	r1, r1, #192	; 0xc0
   47490:	cmp	r1, #128	; 0x80
   47494:	beq	47488 <fputs@plt+0x360d4>
   47498:	b	474a0 <fputs@plt+0x360ec>
   4749c:	add	r2, r2, #1
   474a0:	add	r0, r0, #1
   474a4:	cmp	r2, ip
   474a8:	bxcs	lr
   474ac:	ldrb	r3, [r2]
   474b0:	cmp	r3, #0
   474b4:	bne	4747c <fputs@plt+0x360c8>
   474b8:	bx	lr
   474bc:	cmp	r1, #1
   474c0:	mov	r2, r0
   474c4:	blt	474ec <fputs@plt+0x36138>
   474c8:	mov	r2, r0
   474cc:	ldrb	r3, [r2, #1]
   474d0:	and	r3, r3, #248	; 0xf8
   474d4:	cmp	r3, #216	; 0xd8
   474d8:	mov	r3, #2
   474dc:	movweq	r3, #4
   474e0:	add	r2, r2, r3
   474e4:	subs	r1, r1, #1
   474e8:	bne	474cc <fputs@plt+0x36118>
   474ec:	sub	r0, r2, r0
   474f0:	bx	lr
   474f4:	push	{r4, r5, r6, sl, fp, lr}
   474f8:	add	fp, sp, #16
   474fc:	cmp	r1, #0
   47500:	popeq	{r4, r5, r6, sl, fp, pc}
   47504:	mov	r5, r1
   47508:	mov	r4, r0
   4750c:	ldr	r1, [r5, #16]
   47510:	ldr	r6, [r5, #28]
   47514:	mov	r0, r4
   47518:	bl	43f70 <fputs@plt+0x32bbc>
   4751c:	ldr	r1, [r5, #20]
   47520:	mov	r0, r4
   47524:	bl	4400c <fputs@plt+0x32c58>
   47528:	ldr	r1, [r5, #8]
   4752c:	mov	r0, r4
   47530:	bl	4408c <fputs@plt+0x32cd8>
   47534:	ldr	r1, [r5, #24]
   47538:	mov	r0, r4
   4753c:	bl	44290 <fputs@plt+0x32edc>
   47540:	mov	r0, r4
   47544:	mov	r1, r5
   47548:	bl	13cb4 <fputs@plt+0x2900>
   4754c:	cmp	r6, #0
   47550:	mov	r5, r6
   47554:	bne	4750c <fputs@plt+0x36158>
   47558:	pop	{r4, r5, r6, sl, fp, pc}
   4755c:	push	{fp, lr}
   47560:	mov	fp, sp
   47564:	movw	r0, #1608	; 0x648
   47568:	mov	r1, #0
   4756c:	bl	140d0 <fputs@plt+0x2d1c>
   47570:	cmp	r0, #0
   47574:	mvnne	r1, #0
   47578:	strne	r1, [r0]
   4757c:	pop	{fp, pc}
   47580:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47584:	add	fp, sp, #28
   47588:	sub	sp, sp, #20
   4758c:	mov	r9, r3
   47590:	str	r2, [sp, #4]
   47594:	mov	r7, r1
   47598:	mov	r4, r0
   4759c:	ldr	r1, [r0]
   475a0:	ldr	r0, [fp, #8]
   475a4:	cmn	r1, #1
   475a8:	bgt	475bc <fputs@plt+0x36208>
   475ac:	mov	r1, #0
   475b0:	strh	r1, [r4, #8]
   475b4:	str	r1, [r4]
   475b8:	strb	r1, [r4, #10]
   475bc:	str	r0, [r4, #4]
   475c0:	uxtb	r5, r7
   475c4:	movw	r6, #974	; 0x3ce
   475c8:	movw	sl, #1301	; 0x515
   475cc:	movw	r8, #975	; 0x3cf
   475d0:	mov	r0, r4
   475d4:	mov	r1, r5
   475d8:	bl	476ac <fputs@plt+0x362f8>
   475dc:	mov	r1, r0
   475e0:	cmp	r0, r6
   475e4:	bls	47618 <fputs@plt+0x36264>
   475e8:	cmp	r1, sl
   475ec:	bcs	47644 <fputs@plt+0x36290>
   475f0:	sub	r1, r1, r8
   475f4:	mov	r0, r4
   475f8:	bl	4781c <fputs@plt+0x36468>
   475fc:	cmp	r7, #251	; 0xfb
   47600:	beq	47610 <fputs@plt+0x3625c>
   47604:	ldr	r0, [r4]
   47608:	cmn	r0, #1
   4760c:	bgt	475d0 <fputs@plt+0x3621c>
   47610:	sub	sp, fp, #28
   47614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47618:	str	r9, [sp]
   4761c:	movw	r0, #326	; 0x146
   47620:	lsr	r2, r1, #3
   47624:	cmp	r2, #54	; 0x36
   47628:	addhi	r1, r1, r0
   4762c:	mov	r0, r4
   47630:	mov	r2, r7
   47634:	ldr	r3, [sp, #4]
   47638:	bl	477dc <fputs@plt+0x36428>
   4763c:	sub	sp, fp, #28
   47640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47644:	str	r9, [sp, #12]
   47648:	ldr	r1, [sp, #4]
   4764c:	str	r1, [sp, #8]
   47650:	mov	r0, r4
   47654:	mov	r2, r9
   47658:	bl	49ab4 <fputs@plt+0x38700>
   4765c:	add	r2, sp, #8
   47660:	mov	r0, r4
   47664:	mov	r1, r5
   47668:	bl	49aec <fputs@plt+0x38738>
   4766c:	sub	sp, fp, #28
   47670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47674:	push	{r4, sl, fp, lr}
   47678:	add	fp, sp, #8
   4767c:	mov	r4, r0
   47680:	ldr	r0, [r0]
   47684:	cmp	r0, #0
   47688:	blt	476a0 <fputs@plt+0x362ec>
   4768c:	mov	r0, r4
   47690:	bl	49d10 <fputs@plt+0x3895c>
   47694:	ldr	r0, [r4]
   47698:	cmn	r0, #1
   4769c:	bgt	4768c <fputs@plt+0x362d8>
   476a0:	mov	r0, r4
   476a4:	pop	{r4, sl, fp, lr}
   476a8:	b	14168 <fputs@plt+0x2db4>
   476ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   476b0:	add	fp, sp, #28
   476b4:	sub	sp, sp, #4
   476b8:	ldr	r2, [r0]
   476bc:	add	r0, r0, r2, lsl #4
   476c0:	ldrh	r0, [r0, #8]
   476c4:	movw	r2, #974	; 0x3ce
   476c8:	cmp	r0, r2
   476cc:	bls	476d8 <fputs@plt+0x36324>
   476d0:	sub	sp, fp, #28
   476d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   476d8:	movw	r2, #6700	; 0x1a2c
   476dc:	movt	r2, #8
   476e0:	add	r2, r2, r0, lsl #1
   476e4:	ldrh	r3, [r2]
   476e8:	movw	r2, #65464	; 0xffb8
   476ec:	cmp	r3, r2
   476f0:	bne	4770c <fputs@plt+0x36358>
   476f4:	movw	r1, #7580	; 0x1d9c
   476f8:	movt	r1, #8
   476fc:	add	r0, r1, r0, lsl #1
   47700:	ldrh	r0, [r0]
   47704:	sub	sp, fp, #28
   47708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4770c:	sxth	r2, r3
   47710:	add	r8, r2, #70	; 0x46
   47714:	movw	lr, #10030	; 0x272e
   47718:	movt	lr, #8
   4771c:	add	r7, lr, r8, lsl #1
   47720:	str	r7, [sp]
   47724:	add	r3, r3, #70	; 0x46
   47728:	uxth	r9, r3
   4772c:	movw	r6, #1498	; 0x5da
   47730:	mov	r7, #0
   47734:	cmp	r9, r6
   47738:	movwhi	r7, #1
   4773c:	movw	r3, #9959	; 0x26e7
   47740:	movt	r3, #8
   47744:	movw	sl, #8460	; 0x210c
   47748:	movt	sl, #8
   4774c:	uxtab	r5, r2, r1
   47750:	uxtb	r4, r1
   47754:	cmp	r5, r6
   47758:	bhi	47768 <fputs@plt+0x363b4>
   4775c:	ldrb	ip, [sl, r5]
   47760:	cmp	ip, r4
   47764:	beq	477d4 <fputs@plt+0x36420>
   47768:	tst	r1, #255	; 0xff
   4776c:	beq	476f4 <fputs@plt+0x36340>
   47770:	cmp	r4, #69	; 0x45
   47774:	bhi	477b4 <fputs@plt+0x36400>
   47778:	ldrb	r5, [r3, r4]
   4777c:	cmp	r5, #0
   47780:	mov	r4, r5
   47784:	movwne	r4, #1
   47788:	orrs	r4, r4, r7
   4778c:	beq	477c0 <fputs@plt+0x3640c>
   47790:	cmp	r5, #0
   47794:	movne	r1, r5
   47798:	movwne	r5, #3
   4779c:	cmp	r5, #3
   477a0:	beq	4774c <fputs@plt+0x36398>
   477a4:	cmp	r5, #0
   477a8:	beq	476f4 <fputs@plt+0x36340>
   477ac:	sub	sp, fp, #28
   477b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   477b4:	movw	r1, #1498	; 0x5da
   477b8:	cmp	r9, r1
   477bc:	bhi	476f4 <fputs@plt+0x36340>
   477c0:	ldrb	r1, [sl, r8]
   477c4:	cmp	r1, #70	; 0x46
   477c8:	bne	476f4 <fputs@plt+0x36340>
   477cc:	ldr	r0, [sp]
   477d0:	b	47700 <fputs@plt+0x3634c>
   477d4:	add	r0, lr, r5, lsl #1
   477d8:	b	47700 <fputs@plt+0x3634c>
   477dc:	push	{fp, lr}
   477e0:	mov	fp, sp
   477e4:	ldr	lr, [r0]
   477e8:	add	ip, lr, #1
   477ec:	str	ip, [r0]
   477f0:	cmp	lr, #99	; 0x63
   477f4:	blt	47800 <fputs@plt+0x3644c>
   477f8:	pop	{fp, lr}
   477fc:	b	49cc4 <fputs@plt+0x38910>
   47800:	ldr	lr, [fp, #8]
   47804:	add	r0, r0, ip, lsl #4
   47808:	strb	r2, [r0, #10]
   4780c:	strh	r1, [r0, #8]
   47810:	str	r3, [r0, #12]
   47814:	str	lr, [r0, #16]
   47818:	pop	{fp, pc}
   4781c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47820:	add	fp, sp, #28
   47824:	sub	sp, sp, #76	; 0x4c
   47828:	mov	r5, r1
   4782c:	mov	r4, r0
   47830:	movw	r6, #13028	; 0x32e4
   47834:	movt	r6, #8
   47838:	add	r0, r6, r1, lsl #1
   4783c:	ldrb	sl, [r0, #1]
   47840:	ldm	r4, {r0, r9}
   47844:	cmp	r0, #99	; 0x63
   47848:	blt	47864 <fputs@plt+0x364b0>
   4784c:	cmp	sl, #0
   47850:	bne	47864 <fputs@plt+0x364b0>
   47854:	mov	r0, r4
   47858:	sub	sp, fp, #28
   4785c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47860:	b	49cc4 <fputs@plt+0x38910>
   47864:	add	r7, r4, r0, lsl #4
   47868:	add	r8, r7, #8
   4786c:	lsr	r1, r5, #1
   47870:	cmp	r1, #134	; 0x86
   47874:	bhi	49a18 <fputs@plt+0x38664>
   47878:	add	r1, pc, #0
   4787c:	ldr	pc, [r1, r5, lsl #2]
   47880:	andeq	r7, r4, ip, lsr #28
   47884:	andeq	r7, r4, r8, lsr lr
   47888:	andeq	r7, r4, r4, asr #28
   4788c:	andeq	r7, r4, r0, asr lr
   47890:	andeq	r7, r4, r0, ror #28
   47894:	andeq	r7, r4, r4, lsl #26
   47898:	andeq	r7, r4, r4, lsl #26
   4789c:	andeq	r7, r4, r4, lsl #26
   478a0:	andeq	r7, r4, r4, lsl #27
   478a4:	andeq	r7, r4, r4, lsl #27
   478a8:	andeq	r7, r4, ip, ror #28
   478ac:	andeq	r7, r4, r8, ror lr
   478b0:	andeq	r7, r4, ip, lsl #29
   478b4:	andeq	r7, r4, r0, lsr #29
   478b8:			; <UNDEFINED> instruction: 0x00047eb4
   478bc:	andeq	r7, r4, r0, ror #29
   478c0:			; <UNDEFINED> instruction: 0x00047cb8
   478c4:	andeq	r7, r4, ip, ror #29
   478c8:	andeq	r7, r4, r8, ror #25
   478cc:			; <UNDEFINED> instruction: 0x00047cb8
   478d0:	strdeq	r7, [r4], -r8
   478d4:	andeq	r7, r4, r8, lsl pc
   478d8:			; <UNDEFINED> instruction: 0x00047cb8
   478dc:	andeq	r7, r4, r8, lsr pc
   478e0:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   478e4:	strdeq	r7, [r4], -r4
   478e8:	andeq	r7, r4, r8, lsr #31
   478ec:	andeq	r7, r4, r4, asr #31
   478f0:	andeq	r7, r4, r0, ror #31
   478f4:	muleq	r4, r0, sp
   478f8:	andeq	r7, r4, r4, lsr #27
   478fc:	strdeq	r7, [r4], -ip
   47900:	andeq	r7, r4, r4, lsr #27
   47904:	andeq	r8, r4, r4
   47908:	andeq	r8, r4, r4, asr #32
   4790c:	andeq	r8, r4, r4, ror r0
   47910:	andeq	r8, r4, r4, lsl #1
   47914:	andeq	r8, r4, r4, lsr #1
   47918:	andeq	r8, r4, r4, asr #1
   4791c:	andeq	r8, r4, ip, asr #1
   47920:	andeq	r8, r4, r0, lsr #4
   47924:	andeq	r8, r4, ip, ror #1
   47928:			; <UNDEFINED> instruction: 0x00047cb8
   4792c:	andeq	r7, r4, r8, ror #25
   47930:			; <UNDEFINED> instruction: 0x00047cb8
   47934:	strdeq	r8, [r4], -ip
   47938:	andeq	r8, r4, r8, lsl r1
   4793c:	andeq	r8, r4, r8, lsr #2
   47940:	andeq	r8, r4, r8, lsr r1
   47944:	andeq	r8, r4, r4, asr #2
   47948:	andeq	r8, r4, r4, asr r1
   4794c:	andeq	r8, r4, r0, ror #2
   47950:	andeq	r8, r4, ip, ror #2
   47954:	andeq	r8, r4, r8, ror r1
   47958:	andeq	r7, r4, ip, lsr #27
   4795c:	andeq	r8, r4, r4, lsl #3
   47960:	andeq	r7, r4, r4, asr #25
   47964:			; <UNDEFINED> instruction: 0x00047cb8
   47968:	andeq	r7, r4, r0, lsl sp
   4796c:	andeq	r7, r4, ip, lsr #27
   47970:	strdeq	r7, [r4], -r4
   47974:	muleq	r4, r0, r1
   47978:	muleq	r4, r0, sp
   4797c:	muleq	r4, ip, r1
   47980:			; <UNDEFINED> instruction: 0x000481bc
   47984:	strdeq	r8, [r4], -r4
   47988:	andeq	r8, r4, r4, lsl #4
   4798c:			; <UNDEFINED> instruction: 0x00047cb8
   47990:			; <UNDEFINED> instruction: 0x00047db8
   47994:	andeq	r7, r4, ip, lsl sp
   47998:			; <UNDEFINED> instruction: 0x00047db8
   4799c:	andeq	r7, r4, r4, asr #25
   479a0:	andeq	r8, r4, r0, lsr r2
   479a4:	andeq	r7, r4, r4, asr #27
   479a8:	andeq	r8, r4, ip, lsr r2
   479ac:	andeq	r7, r4, r0, lsl sp
   479b0:			; <UNDEFINED> instruction: 0x00047cb8
   479b4:	andeq	r8, r4, r4, asr r2
   479b8:	andeq	r8, r4, r4, lsl #5
   479bc:	muleq	r4, ip, r2
   479c0:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   479c4:	andeq	r8, r4, r0, lsl #6
   479c8:	andeq	r7, r4, r4, lsl #26
   479cc:	andeq	r8, r4, r4, ror #7
   479d0:	andeq	r7, r4, r4, lsl #26
   479d4:	strdeq	r8, [r4], -r0
   479d8:	andeq	r8, r4, r0, asr r4
   479dc:	andeq	r8, r4, ip, lsl #9
   479e0:	andeq	r7, r4, r8, ror #25
   479e4:	andeq	r7, r4, ip, lsr sp
   479e8:			; <UNDEFINED> instruction: 0x00047cb8
   479ec:			; <UNDEFINED> instruction: 0x00047cb8
   479f0:	strdeq	r8, [r4], -r0
   479f4:	andeq	r8, r4, r0, asr #10
   479f8:	andeq	r8, r4, r8, ror #10
   479fc:	andeq	r7, r4, r8, lsr #26
   47a00:	strdeq	r7, [r4], -r4
   47a04:	ldrdeq	r8, [r4], -r4
   47a08:	andeq	r8, r4, ip, ror #11
   47a0c:	strdeq	r8, [r4], -ip
   47a10:			; <UNDEFINED> instruction: 0x00047cb8
   47a14:	andeq	r8, r4, r4, lsr #12
   47a18:	andeq	r8, r4, r0, ror r6
   47a1c:			; <UNDEFINED> instruction: 0x000486bc
   47a20:	andeq	r8, r4, r0, ror #13
   47a24:	strdeq	r7, [r4], -r4
   47a28:	andeq	r7, r4, r8, lsr #26
   47a2c:	muleq	r4, ip, r7
   47a30:	andeq	r7, r4, r8, ror #25
   47a34:			; <UNDEFINED> instruction: 0x000487b8
   47a38:	ldrdeq	r8, [r4], -r4
   47a3c:	strdeq	r8, [r4], -r0
   47a40:	andeq	r7, r4, r4, asr #25
   47a44:			; <UNDEFINED> instruction: 0x00047cb8
   47a48:	strdeq	r7, [r4], -r4
   47a4c:	andeq	r8, r4, ip, lsl #16
   47a50:	andeq	r8, r4, r8, lsl r8
   47a54:	andeq	r8, r4, ip, lsr #16
   47a58:			; <UNDEFINED> instruction: 0x00047cb8
   47a5c:			; <UNDEFINED> instruction: 0x00047cb8
   47a60:	andeq	r7, r4, ip, lsl sp
   47a64:	andeq	r8, r4, r8, lsr r8
   47a68:	andeq	r8, r4, r0, asr r8
   47a6c:	andeq	r7, r4, r8, asr #26
   47a70:	andeq	r7, r4, r8, ror #25
   47a74:	andeq	r8, r4, r0, ror r8
   47a78:			; <UNDEFINED> instruction: 0x00047cb8
   47a7c:	andeq	r7, r4, ip, lsl sp
   47a80:			; <UNDEFINED> instruction: 0x00047cb8
   47a84:	andeq	r7, r4, r4, asr #25
   47a88:	strdeq	r7, [r4], -r4
   47a8c:	andeq	r8, r4, ip, ror r8
   47a90:	muleq	r4, r0, r8
   47a94:	andeq	r8, r4, r4, lsr #17
   47a98:			; <UNDEFINED> instruction: 0x000488b8
   47a9c:			; <UNDEFINED> instruction: 0x00047cb8
   47aa0:	andeq	r7, r4, r4, asr #25
   47aa4:	andeq	r8, r4, ip, ror #17
   47aa8:	andeq	r8, r4, r0, asr #18
   47aac:	andeq	r8, r4, ip, ror #18
   47ab0:	andeq	r8, r4, r0, lsr #19
   47ab4:	ldrdeq	r8, [r4], -r0
   47ab8:	andeq	r7, r4, r4, asr #25
   47abc:	andeq	r7, r4, r4, asr #27
   47ac0:			; <UNDEFINED> instruction: 0x00047cb8
   47ac4:	andeq	r8, r4, r0, asr #20
   47ac8:	andeq	r8, r4, r0, lsl #20
   47acc:	andeq	r8, r4, r8, lsl sl
   47ad0:	andeq	r8, r4, r0, lsr sl
   47ad4:	andeq	r7, r4, r4, asr sp
   47ad8:	ldrdeq	r7, [r4], -r0
   47adc:	ldrdeq	r7, [r4], -r0
   47ae0:	andeq	r8, r4, ip, asr #20
   47ae4:	ldrdeq	r8, [r4], -r0
   47ae8:	andeq	r7, r4, r4, asr sp
   47aec:	andeq	r7, r4, r4, asr sp
   47af0:	muleq	r4, r0, fp
   47af4:	andeq	r8, r4, ip, lsr #24
   47af8:	andeq	r8, r4, r8, asr ip
   47afc:	andeq	r8, r4, ip, lsl #25
   47b00:	andeq	r8, r4, ip, lsr #26
   47b04:	andeq	r8, r4, r8, ror sp
   47b08:	ldrdeq	r7, [r4], -r0
   47b0c:	ldrdeq	r7, [r4], -r0
   47b10:	ldrdeq	r7, [r4], -r0
   47b14:	ldrdeq	r7, [r4], -r0
   47b18:	ldrdeq	r7, [r4], -r0
   47b1c:	ldrdeq	r7, [r4], -r0
   47b20:	ldrdeq	r7, [r4], -r0
   47b24:	ldrdeq	r7, [r4], -r0
   47b28:	andeq	r8, r4, r4, asr #27
   47b2c:	ldrdeq	r8, [r4], -r0
   47b30:	andeq	r8, r4, r4, ror #27
   47b34:	andeq	r8, r4, r4, lsl #28
   47b38:	andeq	r8, r4, r8, lsl #29
   47b3c:	andeq	r8, r4, r0, lsr #29
   47b40:			; <UNDEFINED> instruction: 0x00048eb8
   47b44:	andeq	r8, r4, r4, ror #29
   47b48:	strdeq	r7, [r4], -r0
   47b4c:	strdeq	r7, [r4], -r0
   47b50:	andeq	r8, r4, r0, lsl pc
   47b54:	andeq	r8, r4, ip, lsr #30
   47b58:	andeq	r7, r4, r8, asr #26
   47b5c:	andeq	r7, r4, r0, lsl sp
   47b60:	andeq	r8, r4, r8, asr #30
   47b64:	andeq	r7, r4, r8, asr #26
   47b68:	andeq	r7, r4, r0, lsl sp
   47b6c:	andeq	r8, r4, r4, lsr #31
   47b70:	andeq	r9, r4, r8, lsr #32
   47b74:	andeq	r9, r4, r4, lsl #1
   47b78:	ldrdeq	r9, [r4], -ip
   47b7c:	andeq	r9, r4, r0, lsl #3
   47b80:	ldrdeq	r9, [r4], -r8
   47b84:	andeq	r9, r4, r8, asr #4
   47b88:	andeq	r9, r4, r4, ror r2
   47b8c:	andeq	r7, r4, r4, asr #25
   47b90:			; <UNDEFINED> instruction: 0x00047cb8
   47b94:	andeq	r9, r4, r8, lsl sl
   47b98:			; <UNDEFINED> instruction: 0x00047cb8
   47b9c:			; <UNDEFINED> instruction: 0x00047cb8
   47ba0:	andeq	r9, r4, r0, lsr #5
   47ba4:			; <UNDEFINED> instruction: 0x000492b8
   47ba8:	ldrdeq	r9, [r4], -r0
   47bac:	andeq	r7, r4, ip, lsr sp
   47bb0:			; <UNDEFINED> instruction: 0x00047cb8
   47bb4:			; <UNDEFINED> instruction: 0x00047cb8
   47bb8:	andeq	r8, r4, r0, asr #20
   47bbc:	andeq	r9, r4, r4, lsr r3
   47bc0:	andeq	r9, r4, r8, asr r3
   47bc4:			; <UNDEFINED> instruction: 0x00047cb8
   47bc8:	andeq	r7, r4, r0, lsl sp
   47bcc:	andeq	r9, r4, ip, ror r3
   47bd0:	andeq	r7, r4, ip, lsl #28
   47bd4:	andeq	r7, r4, ip, lsl #28
   47bd8:	muleq	r4, r0, r3
   47bdc:			; <UNDEFINED> instruction: 0x000493b0
   47be0:			; <UNDEFINED> instruction: 0x000493b8
   47be4:	andeq	r9, r4, r0, asr #7
   47be8:	ldrdeq	r9, [r4], -r8
   47bec:	andeq	r7, r4, r8, lsr #26
   47bf0:	andeq	r7, r4, r8, lsr #26
   47bf4:	strdeq	r9, [r4], -r8
   47bf8:	andeq	r9, r4, r8, lsr #8
   47bfc:	andeq	r9, r4, r8, lsl #9
   47c00:	muleq	r4, r4, r4
   47c04:	andeq	r9, r4, r0, lsr #9
   47c08:	andeq	r9, r4, ip, lsr #9
   47c0c:	andeq	r7, r4, r8, lsl lr
   47c10:	andeq	r7, r4, r8, lsl lr
   47c14:			; <UNDEFINED> instruction: 0x000494b8
   47c18:			; <UNDEFINED> instruction: 0x00047cb8
   47c1c:	andeq	r7, r4, r4, asr #25
   47c20:	andeq	r9, r4, ip, asr #9
   47c24:	andeq	r9, r4, ip, ror #9
   47c28:	strdeq	r9, [r4], -r8
   47c2c:	andeq	r9, r4, r4, lsl r5
   47c30:	andeq	r9, r4, r0, lsr #10
   47c34:	andeq	r9, r4, r4, lsr r5
   47c38:	andeq	r9, r4, r8, asr r5
   47c3c:	andeq	r9, r4, ip, ror r5
   47c40:	muleq	r4, r4, r5
   47c44:	andeq	r9, r4, r8, lsr #11
   47c48:	andeq	r9, r4, r8, ror #11
   47c4c:	andeq	r7, r4, r8, ror #25
   47c50:	andeq	r7, r4, ip, lsr sp
   47c54:	andeq	r9, r4, r8, lsr #12
   47c58:	andeq	r9, r4, r4, lsr r6
   47c5c:	andeq	r9, r4, r8, asr #12
   47c60:	andeq	r9, r4, r0, ror #12
   47c64:			; <UNDEFINED> instruction: 0x00047cb8
   47c68:	andeq	r7, r4, r4, asr #25
   47c6c:	andeq	r9, r4, r0, ror r6
   47c70:	andeq	r9, r4, r4, lsl #13
   47c74:	muleq	r4, r8, r6
   47c78:	andeq	r9, r4, ip, lsr #13
   47c7c:	andeq	r9, r4, r0, asr #13
   47c80:	ldrdeq	r9, [r4], -r4
   47c84:	strdeq	r9, [r4], -ip
   47c88:	andeq	r9, r4, r4, lsl r7
   47c8c:	andeq	r9, r4, r4, lsr #14
   47c90:	andeq	r9, r4, r4, lsr r7
   47c94:	andeq	r9, r4, r4, asr r7
   47c98:	andeq	r7, r4, r4, ror sp
   47c9c:	andeq	r7, r4, r4, ror sp
   47ca0:	andeq	r7, r4, r4, ror sp
   47ca4:			; <UNDEFINED> instruction: 0x00047cb8
   47ca8:	andeq	r7, r4, r4, asr #25
   47cac:	andeq	r7, r4, ip, lsl sp
   47cb0:	andeq	r9, r4, r0, ror #14
   47cb4:	andeq	r9, r4, r4, lsl #15
   47cb8:	mov	r0, #0
   47cbc:	str	r0, [r8, #20]
   47cc0:	b	49a18 <fputs@plt+0x38664>
   47cc4:	ldr	r0, [r7, #12]
   47cc8:	str	r0, [r8, #-12]
   47ccc:	b	49a18 <fputs@plt+0x38664>
   47cd0:	add	r3, r7, #12
   47cd4:	ldrb	r1, [r8, #-14]
   47cd8:	sub	r2, r8, #28
   47cdc:	mov	r0, r9
   47ce0:	bl	51a08 <fputs@plt+0x40654>
   47ce4:	b	49a18 <fputs@plt+0x38664>
   47ce8:	mov	r0, #1
   47cec:	str	r0, [r7, #12]
   47cf0:	b	49a18 <fputs@plt+0x38664>
   47cf4:	mov	r0, #0
   47cf8:	str	r0, [r8, #20]
   47cfc:	str	r0, [r8, #24]
   47d00:	b	49a18 <fputs@plt+0x38664>
   47d04:	ldrb	r0, [r7, #10]
   47d08:	str	r0, [r7, #12]
   47d0c:	b	49a18 <fputs@plt+0x38664>
   47d10:	mov	r0, #1
   47d14:	str	r0, [r8, #-12]
   47d18:	b	49a18 <fputs@plt+0x38664>
   47d1c:	ldr	r0, [r7, #12]
   47d20:	str	r0, [r8, #-28]	; 0xffffffe4
   47d24:	b	49a18 <fputs@plt+0x38664>
   47d28:	ldr	r0, [r7, #12]
   47d2c:	ldr	r1, [r7, #16]
   47d30:	str	r0, [r8, #-12]
   47d34:	str	r1, [r8, #-8]
   47d38:	b	49a18 <fputs@plt+0x38664>
   47d3c:	mov	r0, #2
   47d40:	str	r0, [r7, #12]
   47d44:	b	49a18 <fputs@plt+0x38664>
   47d48:	mov	r0, #0
   47d4c:	str	r0, [r7, #12]
   47d50:	b	49a18 <fputs@plt+0x38664>
   47d54:	ldr	r3, [r7, #12]!
   47d58:	ldrb	r2, [r7, #-2]
   47d5c:	ldr	r0, [r7, #4]
   47d60:	str	r0, [sp]
   47d64:	mov	r0, r7
   47d68:	mov	r1, r9
   47d6c:	bl	4aea4 <fputs@plt+0x39af0>
   47d70:	b	49a18 <fputs@plt+0x38664>
   47d74:	add	r1, r7, #12
   47d78:	mov	r0, r9
   47d7c:	bl	55e58 <fputs@plt+0x44aa4>
   47d80:	b	49a18 <fputs@plt+0x38664>
   47d84:	mov	r0, r9
   47d88:	bl	4a054 <fputs@plt+0x38ca0>
   47d8c:	b	49a18 <fputs@plt+0x38664>
   47d90:	ldr	r0, [r7, #12]
   47d94:	ldr	r1, [r7, #16]
   47d98:	str	r0, [r9, #328]	; 0x148
   47d9c:	str	r1, [r9, #332]	; 0x14c
   47da0:	b	49a18 <fputs@plt+0x38664>
   47da4:	add	r1, r7, #12
   47da8:	b	48038 <fputs@plt+0x36c84>
   47dac:	mov	r0, #0
   47db0:	str	r0, [r8, #-12]
   47db4:	b	49a18 <fputs@plt+0x38664>
   47db8:	mov	r0, #10
   47dbc:	str	r0, [r8, #20]
   47dc0:	b	49a18 <fputs@plt+0x38664>
   47dc4:	mov	r0, #5
   47dc8:	str	r0, [r7, #12]
   47dcc:	b	49a18 <fputs@plt+0x38664>
   47dd0:	ldr	r3, [r7, #12]!
   47dd4:	ldr	r0, [r7, #4]
   47dd8:	str	r0, [sp]
   47ddc:	mov	r0, r7
   47de0:	mov	r1, r9
   47de4:	mov	r2, #27
   47de8:	bl	4aea4 <fputs@plt+0x39af0>
   47dec:	b	49a18 <fputs@plt+0x38664>
   47df0:	ldrb	r2, [r8, #-14]
   47df4:	sub	r0, r8, #12
   47df8:	str	r0, [sp]
   47dfc:	add	r3, r7, #12
   47e00:	mov	r1, r9
   47e04:	bl	51b08 <fputs@plt+0x40754>
   47e08:	b	49a18 <fputs@plt+0x38664>
   47e0c:	mov	r0, r9
   47e10:	bl	51df4 <fputs@plt+0x40a40>
   47e14:	b	49a18 <fputs@plt+0x38664>
   47e18:	mov	r0, #0
   47e1c:	ldrb	r1, [r7, #10]
   47e20:	str	r1, [r7, #12]
   47e24:	str	r0, [r7, #16]
   47e28:	b	49a18 <fputs@plt+0x38664>
   47e2c:	mov	r0, #1
   47e30:	strb	r0, [r9, #453]	; 0x1c5
   47e34:	b	49a18 <fputs@plt+0x38664>
   47e38:	mov	r0, #2
   47e3c:	strb	r0, [r9, #453]	; 0x1c5
   47e40:	b	49a18 <fputs@plt+0x38664>
   47e44:	mov	r0, r9
   47e48:	bl	49d2c <fputs@plt+0x38978>
   47e4c:	b	49a18 <fputs@plt+0x38664>
   47e50:	ldr	r1, [r8, #-12]
   47e54:	mov	r0, r9
   47e58:	bl	49f90 <fputs@plt+0x38bdc>
   47e5c:	b	49a18 <fputs@plt+0x38664>
   47e60:	mov	r0, #7
   47e64:	str	r0, [r8, #20]
   47e68:	b	49a18 <fputs@plt+0x38664>
   47e6c:	mov	r0, r9
   47e70:	bl	4a0b8 <fputs@plt+0x38d04>
   47e74:	b	49a18 <fputs@plt+0x38664>
   47e78:	add	r2, r7, #12
   47e7c:	mov	r0, r9
   47e80:	mov	r1, #0
   47e84:	bl	4a120 <fputs@plt+0x38d6c>
   47e88:	b	49a18 <fputs@plt+0x38664>
   47e8c:	add	r2, r7, #12
   47e90:	mov	r0, r9
   47e94:	mov	r1, #1
   47e98:	bl	4a120 <fputs@plt+0x38d6c>
   47e9c:	b	49a18 <fputs@plt+0x38664>
   47ea0:	add	r2, r7, #12
   47ea4:	mov	r0, r9
   47ea8:	mov	r1, #2
   47eac:	bl	4a120 <fputs@plt+0x38d6c>
   47eb0:	b	49a18 <fputs@plt+0x38664>
   47eb4:	ldr	r3, [r8, #-60]	; 0xffffffc4
   47eb8:	ldr	r0, [r8, #-28]	; 0xffffffe4
   47ebc:	mov	r1, #0
   47ec0:	str	r1, [sp]
   47ec4:	str	r1, [sp, #4]
   47ec8:	str	r0, [sp, #8]
   47ecc:	add	r2, r7, #12
   47ed0:	sub	r1, r8, #12
   47ed4:	mov	r0, r9
   47ed8:	bl	4a1cc <fputs@plt+0x38e18>
   47edc:	b	49a18 <fputs@plt+0x38664>
   47ee0:	mov	r0, r9
   47ee4:	bl	4a64c <fputs@plt+0x39298>
   47ee8:	b	49a18 <fputs@plt+0x38664>
   47eec:	mov	r0, #1
   47ef0:	str	r0, [r8, #-28]	; 0xffffffe4
   47ef4:	b	49a18 <fputs@plt+0x38664>
   47ef8:	ldrb	r3, [r7, #12]
   47efc:	mov	r0, #0
   47f00:	str	r0, [sp]
   47f04:	sub	r1, r8, #28
   47f08:	sub	r2, r8, #12
   47f0c:	mov	r0, r9
   47f10:	bl	4a66c <fputs@plt+0x392b8>
   47f14:	b	49a18 <fputs@plt+0x38664>
   47f18:	ldr	r0, [r7, #12]
   47f1c:	str	r0, [sp]
   47f20:	mov	r0, r9
   47f24:	mov	r1, #0
   47f28:	mov	r2, #0
   47f2c:	mov	r3, #0
   47f30:	bl	4a66c <fputs@plt+0x392b8>
   47f34:	b	482c8 <fputs@plt+0x36f14>
   47f38:	str	r8, [sp, #36]	; 0x24
   47f3c:	add	r8, r7, #12
   47f40:	ldr	r7, [r7, #16]
   47f44:	cmp	r7, #5
   47f48:	bne	47f68 <fputs@plt+0x36bb4>
   47f4c:	ldr	r0, [r8]
   47f50:	movw	r1, #20152	; 0x4eb8
   47f54:	movt	r1, #8
   47f58:	mov	r2, #5
   47f5c:	bl	134ec <fputs@plt+0x2138>
   47f60:	cmp	r0, #0
   47f64:	beq	499d4 <fputs@plt+0x38620>
   47f68:	mov	r0, #0
   47f6c:	ldr	r1, [sp, #36]	; 0x24
   47f70:	str	r0, [r1, #-12]
   47f74:	ldr	r3, [r8]
   47f78:	mov	r8, r1
   47f7c:	movw	r1, #22953	; 0x59a9
   47f80:	movt	r1, #8
   47f84:	mov	r0, r9
   47f88:	mov	r2, r7
   47f8c:	bl	1a8e8 <fputs@plt+0x9534>
   47f90:	b	49a18 <fputs@plt+0x38664>
   47f94:	add	r2, r7, #12
   47f98:	sub	r1, r8, #12
   47f9c:	mov	r0, r9
   47fa0:	bl	4ab50 <fputs@plt+0x3979c>
   47fa4:	b	49a18 <fputs@plt+0x38664>
   47fa8:	ldr	r0, [r7, #12]
   47fac:	ldr	r1, [r7, #16]
   47fb0:	add	r0, r0, r1
   47fb4:	ldr	r1, [r8, #-44]	; 0xffffffd4
   47fb8:	sub	r0, r0, r1
   47fbc:	str	r0, [r8, #-40]	; 0xffffffd8
   47fc0:	b	49a18 <fputs@plt+0x38664>
   47fc4:	ldr	r0, [r7, #12]
   47fc8:	ldr	r1, [r7, #16]
   47fcc:	add	r0, r0, r1
   47fd0:	ldr	r1, [r8, #-76]	; 0xffffffb4
   47fd4:	sub	r0, r0, r1
   47fd8:	str	r0, [r8, #-72]	; 0xffffffb8
   47fdc:	b	49a18 <fputs@plt+0x38664>
   47fe0:	ldr	r1, [r7, #12]
   47fe4:	ldr	r2, [r7, #16]
   47fe8:	add	r1, r1, r2
   47fec:	ldr	r2, [r8, #-12]
   47ff0:	sub	r1, r1, r2
   47ff4:	str	r1, [r4, r0, lsl #4]
   47ff8:	b	49a18 <fputs@plt+0x38664>
   47ffc:	sub	r1, r8, #12
   48000:	b	48038 <fputs@plt+0x36c84>
   48004:	ldr	r2, [r7, #12]
   48008:	mov	r0, #0
   4800c:	str	r0, [sp]
   48010:	mov	r0, r9
   48014:	mov	r1, #155	; 0x9b
   48018:	mov	r3, #0
   4801c:	bl	4ae18 <fputs@plt+0x39a64>
   48020:	str	r0, [sp, #40]	; 0x28
   48024:	ldr	r0, [r8, #-12]
   48028:	str	r0, [sp, #44]	; 0x2c
   4802c:	ldr	r0, [r7, #20]
   48030:	str	r0, [sp, #48]	; 0x30
   48034:	add	r1, sp, #40	; 0x28
   48038:	mov	r0, r9
   4803c:	bl	4ad20 <fputs@plt+0x3996c>
   48040:	b	49a18 <fputs@plt+0x38664>
   48044:	ldr	r3, [r7, #12]
   48048:	ldr	r0, [r7, #16]
   4804c:	str	r0, [sp]
   48050:	add	r7, sp, #40	; 0x28
   48054:	mov	r0, r7
   48058:	mov	r1, r9
   4805c:	mov	r2, #97	; 0x61
   48060:	bl	4aea4 <fputs@plt+0x39af0>
   48064:	mov	r0, r9
   48068:	mov	r1, r7
   4806c:	bl	4ad20 <fputs@plt+0x3996c>
   48070:	b	49a18 <fputs@plt+0x38664>
   48074:	ldr	r1, [r7, #12]
   48078:	mov	r0, r9
   4807c:	bl	4aef4 <fputs@plt+0x39b40>
   48080:	b	49a18 <fputs@plt+0x38664>
   48084:	ldr	r3, [r7, #12]
   48088:	ldr	r0, [r8, #-28]	; 0xffffffe4
   4808c:	ldr	r2, [r8, #-12]
   48090:	str	r0, [sp]
   48094:	mov	r0, r9
   48098:	mov	r1, #0
   4809c:	bl	4af18 <fputs@plt+0x39b64>
   480a0:	b	49a18 <fputs@plt+0x38664>
   480a4:	ldr	r0, [r7, #12]
   480a8:	mov	r1, #0
   480ac:	str	r1, [sp]
   480b0:	stmib	sp, {r0, r1}
   480b4:	str	r1, [sp, #12]
   480b8:	str	r1, [sp, #16]
   480bc:	str	r1, [sp, #20]
   480c0:	b	481dc <fputs@plt+0x36e28>
   480c4:	ldr	r1, [r8, #-12]
   480c8:	b	481f8 <fputs@plt+0x36e44>
   480cc:	ldr	r0, [r7, #12]
   480d0:	ldr	r3, [r8, #-12]
   480d4:	str	r0, [sp]
   480d8:	sub	r2, r8, #28
   480dc:	mov	r0, r9
   480e0:	mov	r1, #0
   480e4:	bl	4bfe0 <fputs@plt+0x3ac2c>
   480e8:	b	49a18 <fputs@plt+0x38664>
   480ec:	add	r1, r7, #12
   480f0:	mov	r0, r9
   480f4:	bl	4c3d4 <fputs@plt+0x3b020>
   480f8:	b	49a18 <fputs@plt+0x38664>
   480fc:	ldr	r0, [r7, #12]
   48100:	ldr	r1, [r7, #16]
   48104:	ldr	r2, [r8, #-12]
   48108:	bic	r1, r2, r1
   4810c:	orr	r0, r1, r0
   48110:	str	r0, [r8, #-12]
   48114:	b	49a18 <fputs@plt+0x38664>
   48118:	mov	r0, #0
   4811c:	str	r0, [r8, #-12]
   48120:	str	r0, [r8, #-8]
   48124:	b	49a18 <fputs@plt+0x38664>
   48128:	mov	r0, #0
   4812c:	str	r0, [r8, #-28]	; 0xffffffe4
   48130:	str	r0, [r8, #-24]	; 0xffffffe8
   48134:	b	49a18 <fputs@plt+0x38664>
   48138:	ldr	r0, [r7, #12]
   4813c:	mov	r1, #255	; 0xff
   48140:	b	494c0 <fputs@plt+0x3810c>
   48144:	ldr	r0, [r7, #12]
   48148:	mov	r1, #65280	; 0xff00
   4814c:	lsl	r0, r0, #8
   48150:	b	494c0 <fputs@plt+0x3810c>
   48154:	mov	r0, #7
   48158:	str	r0, [r8, #-12]
   4815c:	b	49a18 <fputs@plt+0x38664>
   48160:	mov	r0, #8
   48164:	str	r0, [r8, #-12]
   48168:	b	49a18 <fputs@plt+0x38664>
   4816c:	mov	r0, #9
   48170:	str	r0, [r7, #12]
   48174:	b	49a18 <fputs@plt+0x38664>
   48178:	mov	r0, #6
   4817c:	str	r0, [r7, #12]
   48180:	b	49a18 <fputs@plt+0x38664>
   48184:	mov	r0, #0
   48188:	str	r0, [r8, #-28]	; 0xffffffe4
   4818c:	b	49a18 <fputs@plt+0x38664>
   48190:	mov	r0, #0
   48194:	str	r0, [r9, #332]	; 0x14c
   48198:	b	49a18 <fputs@plt+0x38664>
   4819c:	ldr	r2, [r7, #12]
   481a0:	ldr	r1, [r8, #-44]	; 0xffffffd4
   481a4:	ldr	r3, [r8, #-28]	; 0xffffffe4
   481a8:	mov	r0, #0
   481ac:	str	r0, [sp]
   481b0:	mov	r0, r9
   481b4:	bl	4af18 <fputs@plt+0x39b64>
   481b8:	b	49a18 <fputs@plt+0x38664>
   481bc:	ldr	r0, [r7, #12]
   481c0:	ldr	r1, [r8, #-28]	; 0xffffffe4
   481c4:	mov	r2, #0
   481c8:	str	r1, [sp]
   481cc:	stmib	sp, {r0, r2}
   481d0:	str	r2, [sp, #12]
   481d4:	str	r2, [sp, #16]
   481d8:	str	r2, [sp, #20]
   481dc:	mov	r0, r9
   481e0:	mov	r1, #0
   481e4:	mov	r2, #0
   481e8:	mov	r3, #0
   481ec:	bl	4b164 <fputs@plt+0x39db0>
   481f0:	b	49a18 <fputs@plt+0x38664>
   481f4:	ldr	r1, [r8, #-28]	; 0xffffffe4
   481f8:	mov	r0, r9
   481fc:	bl	4bf50 <fputs@plt+0x3ab9c>
   48200:	b	49a18 <fputs@plt+0x38664>
   48204:	ldr	r1, [r8, #-92]	; 0xffffffa4
   48208:	ldr	r3, [r8, #-28]	; 0xffffffe4
   4820c:	ldr	r0, [r8, #-12]
   48210:	str	r0, [sp]
   48214:	sub	r2, r8, #44	; 0x2c
   48218:	mov	r0, r9
   4821c:	bl	4bfe0 <fputs@plt+0x3ac2c>
   48220:	ldr	r1, [r7, #12]
   48224:	mov	r0, r9
   48228:	bl	4c3bc <fputs@plt+0x3b008>
   4822c:	b	49a18 <fputs@plt+0x38664>
   48230:	mov	r0, #4
   48234:	str	r0, [r7, #12]
   48238:	b	49a18 <fputs@plt+0x38664>
   4823c:	ldr	r1, [r7, #12]
   48240:	ldr	r3, [r8, #-12]
   48244:	mov	r0, r9
   48248:	mov	r2, #0
   4824c:	bl	4c490 <fputs@plt+0x3b0dc>
   48250:	b	49a18 <fputs@plt+0x38664>
   48254:	ldr	r0, [r7, #12]
   48258:	ldr	r1, [r8, #-108]	; 0xffffff94
   4825c:	ldr	r2, [r8, #-76]	; 0xffffffb4
   48260:	ldr	r3, [r8, #-28]	; 0xffffffe4
   48264:	str	r3, [sp]
   48268:	stmib	sp, {r0, r1, r2}
   4826c:	sub	r1, r8, #124	; 0x7c
   48270:	sub	r2, r8, #60	; 0x3c
   48274:	sub	r3, r8, #44	; 0x2c
   48278:	mov	r0, r9
   4827c:	bl	4c72c <fputs@plt+0x3b378>
   48280:	b	49a18 <fputs@plt+0x38664>
   48284:	ldr	r1, [r7, #12]
   48288:	ldr	r3, [r8, #-12]
   4828c:	mov	r0, r9
   48290:	mov	r2, #1
   48294:	bl	4c490 <fputs@plt+0x3b0dc>
   48298:	b	49a18 <fputs@plt+0x38664>
   4829c:	movw	r0, #13680	; 0x3570
   482a0:	movt	r0, #8
   482a4:	vld1.64	{d16-d17}, [r0]!
   482a8:	add	r2, sp, #40	; 0x28
   482ac:	mov	r1, r2
   482b0:	vst1.64	{d16-d17}, [r1]!
   482b4:	ldr	r0, [r0]
   482b8:	str	r0, [r1]
   482bc:	ldr	r1, [r7, #12]
   482c0:	mov	r0, r9
   482c4:	bl	4c8d4 <fputs@plt+0x3b520>
   482c8:	ldr	r1, [r7, #12]
   482cc:	ldr	r0, [r9]
   482d0:	bl	4408c <fputs@plt+0x32cd8>
   482d4:	b	49a18 <fputs@plt+0x38664>
   482d8:	ldr	r7, [r7, #12]
   482dc:	cmp	r7, #0
   482e0:	beq	49864 <fputs@plt+0x384b0>
   482e4:	ldr	r0, [r8, #-12]
   482e8:	str	r0, [r7, #64]	; 0x40
   482ec:	mov	r0, r9
   482f0:	mov	r1, r7
   482f4:	bl	4dd4c <fputs@plt+0x3c998>
   482f8:	str	r7, [r8, #-12]
   482fc:	b	49a18 <fputs@plt+0x38664>
   48300:	ldr	r7, [r7, #12]
   48304:	ldr	r1, [r8, #-28]	; 0xffffffe4
   48308:	cmp	r7, #0
   4830c:	beq	497e4 <fputs@plt+0x38430>
   48310:	ldr	r0, [r7, #48]	; 0x30
   48314:	cmp	r0, #0
   48318:	beq	483a0 <fputs@plt+0x36fec>
   4831c:	mov	r6, r8
   48320:	mov	r8, #0
   48324:	str	r8, [sp, #44]	; 0x2c
   48328:	mov	r0, r9
   4832c:	str	r1, [sp, #36]	; 0x24
   48330:	mov	r1, r7
   48334:	bl	4dd4c <fputs@plt+0x3c998>
   48338:	add	r0, sp, #40	; 0x28
   4833c:	stm	sp, {r0, r7, r8}
   48340:	str	r8, [sp, #12]
   48344:	mov	r0, r9
   48348:	mov	r1, #0
   4834c:	mov	r2, #0
   48350:	mov	r3, #0
   48354:	bl	4ddc8 <fputs@plt+0x3ca14>
   48358:	mov	r2, r0
   4835c:	str	r8, [sp]
   48360:	str	r8, [sp, #4]
   48364:	str	r8, [sp, #8]
   48368:	str	r8, [sp, #12]
   4836c:	str	r8, [sp, #16]
   48370:	str	r8, [sp, #20]
   48374:	mov	r8, r6
   48378:	movw	r6, #13028	; 0x32e4
   4837c:	movt	r6, #8
   48380:	mov	r0, r9
   48384:	mov	r1, #0
   48388:	mov	r3, #0
   4838c:	bl	4deb0 <fputs@plt+0x3cafc>
   48390:	ldr	r1, [sp, #36]	; 0x24
   48394:	mov	r7, r0
   48398:	cmp	r0, #0
   4839c:	beq	497e4 <fputs@plt+0x38430>
   483a0:	ldr	r0, [r8, #-12]
   483a4:	str	r1, [r7, #48]	; 0x30
   483a8:	strb	r0, [r7, #4]
   483ac:	cmp	r1, #0
   483b0:	ldrne	r0, [r1, #8]
   483b4:	bicne	r0, r0, #512	; 0x200
   483b8:	strne	r0, [r1, #8]
   483bc:	ldr	r0, [r7, #8]
   483c0:	bic	r0, r0, #512	; 0x200
   483c4:	str	r0, [r7, #8]
   483c8:	ldr	r0, [r8, #-12]
   483cc:	cmp	r0, #116	; 0x74
   483d0:	beq	497f0 <fputs@plt+0x3843c>
   483d4:	mov	r0, #1
   483d8:	strb	r0, [r9, #22]
   483dc:	str	r7, [r8, #-28]	; 0xffffffe4
   483e0:	b	49a18 <fputs@plt+0x38664>
   483e4:	mov	r0, #116	; 0x74
   483e8:	str	r0, [r8, #-12]
   483ec:	b	49a18 <fputs@plt+0x38664>
   483f0:	ldr	r0, [r7, #12]
   483f4:	str	r0, [sp, #36]	; 0x24
   483f8:	ldr	r0, [r7, #16]
   483fc:	str	r0, [sp, #32]
   48400:	ldr	r0, [r8, #-44]	; 0xffffffd4
   48404:	ldr	r7, [r8, #-28]	; 0xffffffe4
   48408:	ldr	r2, [r8, #-12]
   4840c:	ldr	r1, [r8, #-108]	; 0xffffff94
   48410:	ldr	ip, [r8, #-92]	; 0xffffffa4
   48414:	ldr	lr, [r8, #-76]	; 0xffffffb4
   48418:	ldr	r3, [r8, #-60]	; 0xffffffc4
   4841c:	stm	sp, {r0, r7}
   48420:	str	r2, [sp, #8]
   48424:	str	r1, [sp, #12]
   48428:	ldr	r0, [sp, #36]	; 0x24
   4842c:	str	r0, [sp, #16]
   48430:	ldr	r0, [sp, #32]
   48434:	str	r0, [sp, #20]
   48438:	mov	r0, r9
   4843c:	mov	r1, ip
   48440:	mov	r2, lr
   48444:	bl	4deb0 <fputs@plt+0x3cafc>
   48448:	str	r0, [r8, #-124]	; 0xffffff84
   4844c:	b	49a18 <fputs@plt+0x38664>
   48450:	ldr	r1, [r8, #-12]
   48454:	mov	r0, #0
   48458:	mov	r2, #256	; 0x100
   4845c:	str	r0, [sp]
   48460:	str	r0, [sp, #4]
   48464:	str	r0, [sp, #8]
   48468:	str	r2, [sp, #12]
   4846c:	str	r0, [sp, #16]
   48470:	str	r0, [sp, #20]
   48474:	mov	r0, r9
   48478:	mov	r2, #0
   4847c:	mov	r3, #0
   48480:	bl	4deb0 <fputs@plt+0x3cafc>
   48484:	str	r0, [r8, #-44]	; 0xffffffd4
   48488:	b	49a18 <fputs@plt+0x38664>
   4848c:	ldr	r7, [r8, #-60]	; 0xffffffc4
   48490:	ldr	r1, [r8, #-12]
   48494:	mov	r0, #0
   48498:	mov	r2, #768	; 0x300
   4849c:	str	r0, [sp]
   484a0:	str	r0, [sp, #4]
   484a4:	str	r0, [sp, #8]
   484a8:	str	r2, [sp, #12]
   484ac:	str	r0, [sp, #16]
   484b0:	str	r0, [sp, #20]
   484b4:	mov	r0, r9
   484b8:	mov	r2, #0
   484bc:	mov	r3, #0
   484c0:	bl	4deb0 <fputs@plt+0x3cafc>
   484c4:	cmp	r7, #0
   484c8:	ldrne	r1, [r7, #8]
   484cc:	bicne	r1, r1, #512	; 0x200
   484d0:	strne	r1, [r7, #8]
   484d4:	cmp	r0, #0
   484d8:	beq	49878 <fputs@plt+0x384c4>
   484dc:	str	r7, [r0, #48]	; 0x30
   484e0:	mov	r1, #116	; 0x74
   484e4:	strb	r1, [r0, #4]
   484e8:	str	r0, [r8, #-60]	; 0xffffffc4
   484ec:	b	49a18 <fputs@plt+0x38664>
   484f0:	mov	r6, r8
   484f4:	ldr	r2, [r8, #-12]!
   484f8:	ldr	r1, [r8, #-16]
   484fc:	mov	r0, r9
   48500:	bl	4e008 <fputs@plt+0x3cc54>
   48504:	mov	r1, r0
   48508:	str	r0, [r8, #-16]
   4850c:	ldr	r0, [r7, #16]
   48510:	cmp	r0, #0
   48514:	beq	48528 <fputs@plt+0x37174>
   48518:	add	r2, r7, #12
   4851c:	mov	r0, r9
   48520:	mov	r3, #1
   48524:	bl	4e0e8 <fputs@plt+0x3cd34>
   48528:	ldr	r1, [r6, #-28]	; 0xffffffe4
   4852c:	mov	r0, r9
   48530:	mov	r2, r8
   48534:	mov	r8, r6
   48538:	bl	4e134 <fputs@plt+0x3cd80>
   4853c:	b	49918 <fputs@plt+0x38564>
   48540:	ldr	r0, [r9]
   48544:	mov	r1, #158	; 0x9e
   48548:	mov	r2, #0
   4854c:	bl	4e188 <fputs@plt+0x3cdd4>
   48550:	mov	r2, r0
   48554:	ldr	r1, [r8, #-12]
   48558:	mov	r0, r9
   4855c:	bl	4e008 <fputs@plt+0x3cc54>
   48560:	str	r0, [r8, #-12]
   48564:	b	49a18 <fputs@plt+0x38664>
   48568:	add	r0, r7, #12
   4856c:	str	r0, [sp]
   48570:	mov	r6, #0
   48574:	mov	r0, r9
   48578:	mov	r1, #158	; 0x9e
   4857c:	mov	r2, #0
   48580:	mov	r3, #0
   48584:	bl	4ae18 <fputs@plt+0x39a64>
   48588:	mov	r7, r0
   4858c:	sub	r0, r8, #28
   48590:	str	r0, [sp]
   48594:	mov	r0, r9
   48598:	mov	r1, #27
   4859c:	mov	r2, #0
   485a0:	mov	r3, #0
   485a4:	bl	4ae18 <fputs@plt+0x39a64>
   485a8:	mov	r2, r0
   485ac:	str	r6, [sp]
   485b0:	movw	r6, #13028	; 0x32e4
   485b4:	movt	r6, #8
   485b8:	mov	r0, r9
   485bc:	mov	r1, #122	; 0x7a
   485c0:	mov	r3, r7
   485c4:	bl	4ae18 <fputs@plt+0x39a64>
   485c8:	mov	r2, r0
   485cc:	ldr	r1, [r8, #-44]	; 0xffffffd4
   485d0:	b	49290 <fputs@plt+0x37edc>
   485d4:	ldr	r0, [r9]
   485d8:	mov	r2, #80	; 0x50
   485dc:	mov	r3, #0
   485e0:	bl	19680 <fputs@plt+0x82cc>
   485e4:	str	r0, [r8, #20]
   485e8:	b	49a18 <fputs@plt+0x38664>
   485ec:	ldr	r0, [r7, #12]
   485f0:	str	r0, [r8, #-12]
   485f4:	bl	4e1d8 <fputs@plt+0x3ce24>
   485f8:	b	49a18 <fputs@plt+0x38664>
   485fc:	ldr	r0, [r8, #-12]
   48600:	cmp	r0, #0
   48604:	beq	49a18 <fputs@plt+0x38664>
   48608:	ldr	r1, [r0]
   4860c:	cmp	r1, #1
   48610:	addge	r1, r1, r1, lsl #3
   48614:	addge	r0, r0, r1, lsl #3
   48618:	ldrge	r1, [r7, #12]
   4861c:	strbge	r1, [r0, #-28]	; 0xffffffe4
   48620:	b	49a18 <fputs@plt+0x38664>
   48624:	ldr	r0, [r7, #12]
   48628:	ldr	r1, [r8, #-92]	; 0xffffffa4
   4862c:	ldr	r2, [r8, #-12]
   48630:	mov	r3, #0
   48634:	sub	r7, r8, #44	; 0x2c
   48638:	str	r7, [sp]
   4863c:	str	r3, [sp, #4]
   48640:	str	r2, [sp, #8]
   48644:	str	r0, [sp, #12]
   48648:	sub	r2, r8, #76	; 0x4c
   4864c:	sub	r3, r8, #60	; 0x3c
   48650:	mov	r0, r9
   48654:	bl	4ddc8 <fputs@plt+0x3ca14>
   48658:	mov	r1, r0
   4865c:	str	r0, [r8, #-92]	; 0xffffffa4
   48660:	sub	r2, r8, #28
   48664:	mov	r0, r9
   48668:	bl	4e220 <fputs@plt+0x3ce6c>
   4866c:	b	49a18 <fputs@plt+0x38664>
   48670:	ldr	r0, [r7, #12]
   48674:	ldr	r1, [r8, #-124]	; 0xffffff84
   48678:	ldr	r2, [r8, #-12]
   4867c:	mov	r3, #0
   48680:	sub	r7, r8, #28
   48684:	str	r7, [sp]
   48688:	str	r3, [sp, #4]
   4868c:	str	r2, [sp, #8]
   48690:	str	r0, [sp, #12]
   48694:	sub	r2, r8, #108	; 0x6c
   48698:	sub	r3, r8, #92	; 0x5c
   4869c:	mov	r0, r9
   486a0:	bl	4ddc8 <fputs@plt+0x3ca14>
   486a4:	mov	r1, r0
   486a8:	str	r0, [r8, #-124]	; 0xffffff84
   486ac:	ldr	r2, [r8, #-60]	; 0xffffffc4
   486b0:	mov	r0, r9
   486b4:	bl	4e2a4 <fputs@plt+0x3cef0>
   486b8:	b	49a18 <fputs@plt+0x38664>
   486bc:	ldr	r0, [r7, #12]
   486c0:	ldr	r1, [r8, #-92]	; 0xffffffa4
   486c4:	ldr	r2, [r8, #-60]	; 0xffffffc4
   486c8:	ldr	r3, [r8, #-12]
   486cc:	sub	r7, r8, #28
   486d0:	str	r7, [sp]
   486d4:	stmib	sp, {r2, r3}
   486d8:	str	r0, [sp, #12]
   486dc:	b	4984c <fputs@plt+0x38498>
   486e0:	ldr	r1, [r8, #-92]	; 0xffffffa4
   486e4:	cmp	r1, #0
   486e8:	bne	48710 <fputs@plt+0x3735c>
   486ec:	ldr	r0, [r8, #-24]	; 0xffffffe8
   486f0:	cmp	r0, #0
   486f4:	bne	48710 <fputs@plt+0x3735c>
   486f8:	ldr	r0, [r8, #-12]
   486fc:	cmp	r0, #0
   48700:	bne	48710 <fputs@plt+0x3735c>
   48704:	ldr	r0, [r7, #12]
   48708:	cmp	r0, #0
   4870c:	beq	49aa8 <fputs@plt+0x386f4>
   48710:	ldr	r0, [r8, #-60]	; 0xffffffc4
   48714:	ldr	r2, [r0]
   48718:	cmp	r2, #1
   4871c:	bne	497f8 <fputs@plt+0x38444>
   48720:	ldr	r0, [r7, #12]
   48724:	ldr	r2, [r8, #-12]
   48728:	mov	r7, #0
   4872c:	sub	r3, r8, #28
   48730:	stm	sp, {r3, r7}
   48734:	str	r2, [sp, #8]
   48738:	str	r0, [sp, #12]
   4873c:	mov	r0, r9
   48740:	mov	r2, #0
   48744:	mov	r3, #0
   48748:	bl	4ddc8 <fputs@plt+0x3ca14>
   4874c:	str	r0, [r8, #-92]	; 0xffffffa4
   48750:	cmp	r0, #0
   48754:	beq	4878c <fputs@plt+0x373d8>
   48758:	ldr	r1, [r0]
   4875c:	add	r1, r1, r1, lsl #3
   48760:	add	r0, r0, r1, lsl #3
   48764:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48768:	ldr	r2, [r1, #16]
   4876c:	str	r2, [r0, #-56]	; 0xffffffc8
   48770:	ldr	r2, [r1, #12]
   48774:	str	r2, [r0, #-60]	; 0xffffffc4
   48778:	ldr	r2, [r1, #28]
   4877c:	str	r2, [r0, #-44]	; 0xffffffd4
   48780:	str	r7, [r1, #12]
   48784:	str	r7, [r1, #16]
   48788:	str	r7, [r1, #28]
   4878c:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48790:	ldr	r0, [r9]
   48794:	bl	4414c <fputs@plt+0x32d98>
   48798:	b	49a18 <fputs@plt+0x38664>
   4879c:	add	r3, r7, #12
   487a0:	ldr	r0, [r9]
   487a4:	sub	r2, r8, #12
   487a8:	mov	r1, #0
   487ac:	bl	4e2d4 <fputs@plt+0x3cf20>
   487b0:	str	r0, [r8, #-12]
   487b4:	b	49a18 <fputs@plt+0x38664>
   487b8:	sub	r1, r8, #12
   487bc:	mov	r0, r9
   487c0:	mov	r2, #0
   487c4:	mov	r3, #0
   487c8:	bl	4e3b8 <fputs@plt+0x3d004>
   487cc:	str	r0, [r8, #-12]
   487d0:	b	49a18 <fputs@plt+0x38664>
   487d4:	sub	r1, r8, #28
   487d8:	sub	r2, r8, #12
   487dc:	mov	r0, r9
   487e0:	mov	r3, #0
   487e4:	bl	4e3b8 <fputs@plt+0x3d004>
   487e8:	str	r0, [r8, #-28]	; 0xffffffe4
   487ec:	b	49a18 <fputs@plt+0x38664>
   487f0:	sub	r1, r8, #44	; 0x2c
   487f4:	sub	r2, r8, #28
   487f8:	sub	r3, r8, #12
   487fc:	mov	r0, r9
   48800:	bl	4e3b8 <fputs@plt+0x3d004>
   48804:	str	r0, [r8, #-44]	; 0xffffffd4
   48808:	b	49a18 <fputs@plt+0x38664>
   4880c:	ldr	r0, [r7, #12]
   48810:	ldr	r1, [r7, #16]
   48814:	b	494c0 <fputs@plt+0x3810c>
   48818:	mov	r0, #1
   4881c:	mov	r1, #0
   48820:	str	r1, [r8, #-12]
   48824:	str	r0, [r8, #-8]
   48828:	b	49a18 <fputs@plt+0x38664>
   4882c:	ldr	r0, [r8, #-12]
   48830:	str	r0, [r8, #-44]	; 0xffffffd4
   48834:	b	49a18 <fputs@plt+0x38664>
   48838:	ldr	r1, [r8, #-44]	; 0xffffffd4
   4883c:	ldr	r2, [r8, #-12]
   48840:	mov	r0, r9
   48844:	bl	4e008 <fputs@plt+0x3cc54>
   48848:	str	r0, [r8, #-44]	; 0xffffffd4
   4884c:	b	48864 <fputs@plt+0x374b0>
   48850:	ldr	r2, [r8, #-12]
   48854:	mov	r0, r9
   48858:	mov	r1, #0
   4885c:	bl	4e008 <fputs@plt+0x3cc54>
   48860:	str	r0, [r8, #-12]
   48864:	ldr	r1, [r7, #12]
   48868:	bl	4e4ec <fputs@plt+0x3d138>
   4886c:	b	49a18 <fputs@plt+0x38664>
   48870:	mvn	r0, #0
   48874:	str	r0, [r8, #20]
   48878:	b	49a18 <fputs@plt+0x38664>
   4887c:	ldr	r1, [r7, #12]
   48880:	str	r1, [r8, #-12]
   48884:	mov	r1, #0
   48888:	str	r1, [r4, r0, lsl #4]
   4888c:	b	49a18 <fputs@plt+0x38664>
   48890:	ldr	r0, [r8, #-28]	; 0xffffffe4
   48894:	ldr	r1, [r7, #12]
   48898:	str	r0, [r8, #-44]	; 0xffffffd4
   4889c:	str	r1, [r8, #-40]	; 0xffffffd8
   488a0:	b	49a18 <fputs@plt+0x38664>
   488a4:	ldr	r0, [r8, #-28]	; 0xffffffe4
   488a8:	ldr	r1, [r7, #12]
   488ac:	str	r1, [r8, #-44]	; 0xffffffd4
   488b0:	str	r0, [r8, #-40]	; 0xffffffd8
   488b4:	b	49a18 <fputs@plt+0x38664>
   488b8:	ldr	r1, [r8, #-76]	; 0xffffffb4
   488bc:	mov	r0, r9
   488c0:	mov	r2, #1
   488c4:	bl	4e510 <fputs@plt+0x3d15c>
   488c8:	ldr	r1, [r8, #-28]	; 0xffffffe4
   488cc:	sub	r2, r8, #12
   488d0:	mov	r0, r9
   488d4:	bl	4e220 <fputs@plt+0x3ce6c>
   488d8:	ldr	r2, [r7, #12]
   488dc:	ldr	r1, [r8, #-28]	; 0xffffffe4
   488e0:	mov	r0, r9
   488e4:	bl	4e530 <fputs@plt+0x3d17c>
   488e8:	b	49a18 <fputs@plt+0x38664>
   488ec:	ldr	r1, [r8, #-108]	; 0xffffff94
   488f0:	mov	r0, r9
   488f4:	mov	r2, #1
   488f8:	bl	4e510 <fputs@plt+0x3d15c>
   488fc:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48900:	sub	r2, r8, #44	; 0x2c
   48904:	mov	r0, r9
   48908:	bl	4e220 <fputs@plt+0x3ce6c>
   4890c:	ldr	r1, [r8, #-12]
   48910:	movw	r2, #22980	; 0x59c4
   48914:	movt	r2, #8
   48918:	mov	r0, r9
   4891c:	bl	4efb0 <fputs@plt+0x3dbfc>
   48920:	ldr	r3, [r7, #12]
   48924:	ldr	r0, [r8, #-76]	; 0xffffffb4
   48928:	ldr	r1, [r8, #-60]	; 0xffffffc4
   4892c:	ldr	r2, [r8, #-12]
   48930:	str	r0, [sp]
   48934:	mov	r0, r9
   48938:	bl	4efdc <fputs@plt+0x3dc28>
   4893c:	b	49a18 <fputs@plt+0x38664>
   48940:	ldr	r2, [r7, #12]
   48944:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48948:	mov	r0, r9
   4894c:	bl	4e008 <fputs@plt+0x3cc54>
   48950:	mov	r1, r0
   48954:	str	r0, [r8, #-60]	; 0xffffffc4
   48958:	sub	r2, r8, #28
   4895c:	mov	r0, r9
   48960:	mov	r3, #1
   48964:	bl	4e0e8 <fputs@plt+0x3cd34>
   48968:	b	49a18 <fputs@plt+0x38664>
   4896c:	ldr	r2, [r7, #12]
   48970:	mov	r0, r9
   48974:	mov	r1, #0
   48978:	bl	4e008 <fputs@plt+0x3cc54>
   4897c:	mov	r7, r0
   48980:	str	r0, [fp, #-40]	; 0xffffffd8
   48984:	sub	r2, r8, #28
   48988:	mov	r0, r9
   4898c:	mov	r1, r7
   48990:	mov	r3, #1
   48994:	bl	4e0e8 <fputs@plt+0x3cd34>
   48998:	str	r7, [r8, #-28]	; 0xffffffe4
   4899c:	b	49a18 <fputs@plt+0x38664>
   489a0:	ldr	r1, [r8, #-76]	; 0xffffffb4
   489a4:	mov	r0, r9
   489a8:	mov	r2, #1
   489ac:	bl	4e510 <fputs@plt+0x3d15c>
   489b0:	ldr	r2, [r7, #12]
   489b4:	ldr	r0, [r8, #-60]	; 0xffffffc4
   489b8:	ldr	r1, [r8, #-28]	; 0xffffffe4
   489bc:	ldr	r3, [r8, #-12]
   489c0:	str	r0, [sp]
   489c4:	mov	r0, r9
   489c8:	bl	50398 <fputs@plt+0x3efe4>
   489cc:	b	49a18 <fputs@plt+0x38664>
   489d0:	ldr	r1, [r8, #-92]	; 0xffffffa4
   489d4:	mov	r0, r9
   489d8:	mov	r2, #1
   489dc:	bl	4e510 <fputs@plt+0x3d15c>
   489e0:	ldr	r0, [r8, #-76]	; 0xffffffb4
   489e4:	ldr	r1, [r8, #-44]	; 0xffffffd4
   489e8:	ldr	r3, [r8, #-28]	; 0xffffffe4
   489ec:	str	r0, [sp]
   489f0:	mov	r0, r9
   489f4:	mov	r2, #0
   489f8:	bl	50398 <fputs@plt+0x3efe4>
   489fc:	b	49a18 <fputs@plt+0x38664>
   48a00:	add	r2, r7, #12
   48a04:	ldr	r1, [r8, #-28]	; 0xffffffe4
   48a08:	ldr	r0, [r9]
   48a0c:	bl	51668 <fputs@plt+0x402b4>
   48a10:	str	r0, [r8, #-28]	; 0xffffffe4
   48a14:	b	49a18 <fputs@plt+0x38664>
   48a18:	add	r2, r7, #12
   48a1c:	ldr	r0, [r9]
   48a20:	mov	r1, #0
   48a24:	bl	51668 <fputs@plt+0x402b4>
   48a28:	str	r0, [r7, #12]
   48a2c:	b	49a18 <fputs@plt+0x38664>
   48a30:	add	r2, r7, #12
   48a34:	sub	r0, r8, #28
   48a38:	mov	r1, r0
   48a3c:	bl	51708 <fputs@plt+0x40354>
   48a40:	ldr	r0, [r8, #-12]
   48a44:	str	r0, [r8, #-28]	; 0xffffffe4
   48a48:	b	49a18 <fputs@plt+0x38664>
   48a4c:	mov	r6, r8
   48a50:	sub	r8, r8, #28
   48a54:	str	r8, [sp]
   48a58:	mov	r0, r9
   48a5c:	mov	r1, #27
   48a60:	mov	r2, #0
   48a64:	mov	r3, #0
   48a68:	bl	4ae18 <fputs@plt+0x39a64>
   48a6c:	str	r0, [sp, #36]	; 0x24
   48a70:	add	r7, r7, #12
   48a74:	str	r7, [sp]
   48a78:	mov	r0, r9
   48a7c:	mov	r1, #27
   48a80:	mov	r2, #0
   48a84:	mov	r3, #0
   48a88:	bl	4ae18 <fputs@plt+0x39a64>
   48a8c:	str	r0, [sp, #32]
   48a90:	mov	r0, r8
   48a94:	mov	r1, r8
   48a98:	mov	r8, r6
   48a9c:	movw	r6, #13028	; 0x32e4
   48aa0:	movt	r6, #8
   48aa4:	mov	r2, r7
   48aa8:	bl	51708 <fputs@plt+0x40354>
   48aac:	mov	r0, #0
   48ab0:	str	r0, [sp]
   48ab4:	mov	r0, r9
   48ab8:	mov	r1, #122	; 0x7a
   48abc:	ldr	r2, [sp, #36]	; 0x24
   48ac0:	ldr	r3, [sp, #32]
   48ac4:	bl	4ae18 <fputs@plt+0x39a64>
   48ac8:	str	r0, [r8, #-28]	; 0xffffffe4
   48acc:	b	49a18 <fputs@plt+0x38664>
   48ad0:	mov	r6, r8
   48ad4:	sub	r8, r8, #60	; 0x3c
   48ad8:	str	r8, [sp]
   48adc:	mov	r0, r9
   48ae0:	mov	r1, #27
   48ae4:	mov	r2, #0
   48ae8:	mov	r3, #0
   48aec:	bl	4ae18 <fputs@plt+0x39a64>
   48af0:	str	r0, [sp, #36]	; 0x24
   48af4:	sub	r0, r6, #28
   48af8:	str	r0, [sp]
   48afc:	mov	r0, r9
   48b00:	mov	r1, #27
   48b04:	mov	r2, #0
   48b08:	mov	r3, #0
   48b0c:	bl	4ae18 <fputs@plt+0x39a64>
   48b10:	str	r0, [sp, #32]
   48b14:	add	r7, r7, #12
   48b18:	str	r7, [sp]
   48b1c:	mov	r0, r9
   48b20:	mov	r1, #27
   48b24:	mov	r2, #0
   48b28:	mov	r3, #0
   48b2c:	bl	4ae18 <fputs@plt+0x39a64>
   48b30:	mov	r3, r0
   48b34:	mov	r0, #0
   48b38:	str	r0, [sp]
   48b3c:	mov	r0, r9
   48b40:	mov	r1, #122	; 0x7a
   48b44:	ldr	r2, [sp, #32]
   48b48:	bl	4ae18 <fputs@plt+0x39a64>
   48b4c:	str	r0, [sp, #32]
   48b50:	mov	r0, r8
   48b54:	mov	r1, r8
   48b58:	mov	r8, r6
   48b5c:	movw	r6, #13028	; 0x32e4
   48b60:	movt	r6, #8
   48b64:	mov	r2, r7
   48b68:	bl	51708 <fputs@plt+0x40354>
   48b6c:	mov	r0, #0
   48b70:	str	r0, [sp]
   48b74:	mov	r0, r9
   48b78:	mov	r1, #122	; 0x7a
   48b7c:	ldr	r2, [sp, #36]	; 0x24
   48b80:	ldr	r3, [sp, #32]
   48b84:	bl	4ae18 <fputs@plt+0x39a64>
   48b88:	str	r0, [r8, #-60]	; 0xffffffc4
   48b8c:	b	49a18 <fputs@plt+0x38664>
   48b90:	ldr	r0, [r7, #12]!
   48b94:	ldr	r1, [r7, #4]
   48b98:	str	r1, [sp, #44]	; 0x2c
   48b9c:	str	r0, [sp, #40]	; 0x28
   48ba0:	ldr	r0, [sp, #44]	; 0x2c
   48ba4:	cmp	r0, #2
   48ba8:	bcc	497a8 <fputs@plt+0x383f4>
   48bac:	ldr	r0, [sp, #40]	; 0x28
   48bb0:	ldrb	r1, [r0]
   48bb4:	cmp	r1, #35	; 0x23
   48bb8:	bne	497a8 <fputs@plt+0x383f4>
   48bbc:	ldrb	r0, [r0, #1]
   48bc0:	sub	r0, r0, #48	; 0x30
   48bc4:	cmp	r0, #9
   48bc8:	bhi	497a8 <fputs@plt+0x383f4>
   48bcc:	str	r8, [sp, #36]	; 0x24
   48bd0:	add	r8, sp, #40	; 0x28
   48bd4:	mov	r0, r7
   48bd8:	mov	r1, r8
   48bdc:	mov	r2, r8
   48be0:	bl	51708 <fputs@plt+0x40354>
   48be4:	ldrb	r0, [r9, #18]
   48be8:	cmp	r0, #0
   48bec:	beq	49a84 <fputs@plt+0x386d0>
   48bf0:	str	r8, [sp]
   48bf4:	mov	r0, r9
   48bf8:	mov	r1, #157	; 0x9d
   48bfc:	mov	r2, #0
   48c00:	mov	r3, #0
   48c04:	bl	4ae18 <fputs@plt+0x39a64>
   48c08:	str	r0, [r7]
   48c0c:	cmp	r0, #0
   48c10:	ldr	r8, [sp, #36]	; 0x24
   48c14:	beq	49a18 <fputs@plt+0x38664>
   48c18:	ldr	r2, [sp, #40]	; 0x28
   48c1c:	add	r1, r0, #28
   48c20:	add	r0, r2, #1
   48c24:	bl	4359c <fputs@plt+0x321e8>
   48c28:	b	49a18 <fputs@plt+0x38664>
   48c2c:	add	r2, r7, #12
   48c30:	ldr	r1, [r8, #-28]	; 0xffffffe4
   48c34:	mov	r0, r9
   48c38:	mov	r3, #1
   48c3c:	bl	51968 <fputs@plt+0x405b4>
   48c40:	str	r0, [r8, #-28]	; 0xffffffe4
   48c44:	ldr	r0, [r7, #12]
   48c48:	ldr	r1, [r7, #16]
   48c4c:	add	r0, r0, r1
   48c50:	str	r0, [r8, #-20]	; 0xffffffec
   48c54:	b	49a18 <fputs@plt+0x38664>
   48c58:	add	r2, r7, #12
   48c5c:	sub	r0, r8, #76	; 0x4c
   48c60:	mov	r1, r0
   48c64:	bl	51708 <fputs@plt+0x40354>
   48c68:	ldr	r2, [r8, #-44]	; 0xffffffd4
   48c6c:	sub	r0, r8, #12
   48c70:	str	r0, [sp]
   48c74:	mov	r0, r9
   48c78:	mov	r1, #38	; 0x26
   48c7c:	mov	r3, #0
   48c80:	bl	4ae18 <fputs@plt+0x39a64>
   48c84:	str	r0, [r8, #-76]	; 0xffffffb4
   48c88:	b	49a18 <fputs@plt+0x38664>
   48c8c:	ldr	r0, [r8, #-12]
   48c90:	cmp	r0, #0
   48c94:	beq	48cc0 <fputs@plt+0x3790c>
   48c98:	ldr	r0, [r0]
   48c9c:	ldr	r1, [r9]
   48ca0:	ldr	r1, [r1, #116]	; 0x74
   48ca4:	cmp	r0, r1
   48ca8:	ble	48cc0 <fputs@plt+0x3790c>
   48cac:	sub	r2, r8, #60	; 0x3c
   48cb0:	movw	r1, #23013	; 0x59e5
   48cb4:	movt	r1, #8
   48cb8:	mov	r0, r9
   48cbc:	bl	1a8e8 <fputs@plt+0x9534>
   48cc0:	ldr	r1, [r8, #-12]
   48cc4:	sub	r6, r8, #60	; 0x3c
   48cc8:	mov	r0, r9
   48ccc:	mov	r2, r6
   48cd0:	bl	519ac <fputs@plt+0x405f8>
   48cd4:	str	r0, [fp, #-40]	; 0xffffffd8
   48cd8:	add	r2, r7, #12
   48cdc:	sub	r0, fp, #40	; 0x28
   48ce0:	mov	r1, r6
   48ce4:	bl	51708 <fputs@plt+0x40354>
   48ce8:	mov	r2, r8
   48cec:	ldr	r0, [r8, #-28]	; 0xffffffe4
   48cf0:	cmp	r0, #1
   48cf4:	bne	48d0c <fputs@plt+0x37958>
   48cf8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   48cfc:	cmp	r0, #0
   48d00:	ldrne	r1, [r0, #4]
   48d04:	orrne	r1, r1, #16
   48d08:	strne	r1, [r0, #4]
   48d0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   48d10:	vldr	d16, [fp, #-40]	; 0xffffffd8
   48d14:	str	r0, [r6, #8]
   48d18:	vstr	d16, [r6]
   48d1c:	movw	r6, #13028	; 0x32e4
   48d20:	movt	r6, #8
   48d24:	mov	r8, r2
   48d28:	b	49a18 <fputs@plt+0x38664>
   48d2c:	mov	r6, r8
   48d30:	sub	r8, r8, #44	; 0x2c
   48d34:	mov	r0, r9
   48d38:	mov	r1, #0
   48d3c:	mov	r2, r8
   48d40:	bl	519ac <fputs@plt+0x405f8>
   48d44:	str	r0, [fp, #-40]	; 0xffffffd8
   48d48:	add	r2, r7, #12
   48d4c:	sub	r0, fp, #40	; 0x28
   48d50:	mov	r1, r8
   48d54:	mov	r8, r6
   48d58:	movw	r6, #13028	; 0x32e4
   48d5c:	movt	r6, #8
   48d60:	bl	51708 <fputs@plt+0x40354>
   48d64:	vldr	d16, [fp, #-40]	; 0xffffffd8
   48d68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   48d6c:	str	r0, [r8, #-36]	; 0xffffffdc
   48d70:	vstr	d16, [r8, #-44]	; 0xffffffd4
   48d74:	b	49a18 <fputs@plt+0x38664>
   48d78:	mov	r6, r8
   48d7c:	add	r8, r7, #12
   48d80:	mov	r0, r9
   48d84:	mov	r1, #0
   48d88:	mov	r2, r8
   48d8c:	bl	519ac <fputs@plt+0x405f8>
   48d90:	str	r0, [fp, #-40]	; 0xffffffd8
   48d94:	sub	r0, fp, #40	; 0x28
   48d98:	mov	r1, r8
   48d9c:	mov	r2, r8
   48da0:	mov	r8, r6
   48da4:	movw	r6, #13028	; 0x32e4
   48da8:	movt	r6, #8
   48dac:	bl	51708 <fputs@plt+0x40354>
   48db0:	vldr	d16, [fp, #-40]	; 0xffffffd8
   48db4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   48db8:	str	r0, [r7, #20]
   48dbc:	vstr	d16, [r7, #12]
   48dc0:	b	49a18 <fputs@plt+0x38664>
   48dc4:	mov	r0, #0
   48dc8:	str	r0, [r7, #20]
   48dcc:	b	49a18 <fputs@plt+0x38664>
   48dd0:	ldr	r0, [r7, #12]
   48dd4:	ldr	r1, [r7, #16]
   48dd8:	mov	r2, #1
   48ddc:	stmdb	r8, {r0, r1, r2}
   48de0:	b	49a18 <fputs@plt+0x38664>
   48de4:	ldr	r2, [r7, #12]
   48de8:	mov	r0, r9
   48dec:	mov	r1, #0
   48df0:	bl	4e008 <fputs@plt+0x3cc54>
   48df4:	mov	r1, r0
   48df8:	mov	r6, r8
   48dfc:	ldr	r2, [r8, #-28]!	; 0xffffffe4
   48e00:	b	48e30 <fputs@plt+0x37a7c>
   48e04:	ldr	r2, [r8, #-28]	; 0xffffffe4
   48e08:	mov	r0, r9
   48e0c:	mov	r1, #0
   48e10:	bl	4e008 <fputs@plt+0x3cc54>
   48e14:	mov	r1, r0
   48e18:	mov	r6, r8
   48e1c:	ldr	r2, [r8, #-60]!	; 0xffffffc4
   48e20:	mov	r0, r9
   48e24:	bl	4e008 <fputs@plt+0x3cc54>
   48e28:	mov	r1, r0
   48e2c:	ldr	r2, [r7, #12]
   48e30:	mov	r0, r9
   48e34:	bl	4e008 <fputs@plt+0x3cc54>
   48e38:	mov	r1, r0
   48e3c:	add	r2, r8, #16
   48e40:	mov	r0, r9
   48e44:	bl	519ac <fputs@plt+0x405f8>
   48e48:	str	r0, [r8]
   48e4c:	ldr	r1, [r8, #24]
   48e50:	mov	r0, r9
   48e54:	mov	r2, r8
   48e58:	bl	51a44 <fputs@plt+0x40690>
   48e5c:	ldr	r0, [r7, #20]
   48e60:	str	r0, [r8, #8]
   48e64:	ldr	r0, [r8]
   48e68:	mov	r8, r6
   48e6c:	movw	r6, #13028	; 0x32e4
   48e70:	movt	r6, #8
   48e74:	cmp	r0, #0
   48e78:	ldrne	r1, [r0, #4]
   48e7c:	orrne	r1, r1, #128	; 0x80
   48e80:	strne	r1, [r0, #4]
   48e84:	b	49a18 <fputs@plt+0x38664>
   48e88:	ldrb	r1, [r7, #10]
   48e8c:	add	r3, r7, #12
   48e90:	sub	r2, r8, #12
   48e94:	mov	r0, r9
   48e98:	bl	51a84 <fputs@plt+0x406d0>
   48e9c:	b	49a18 <fputs@plt+0x38664>
   48ea0:	add	r3, r7, #12
   48ea4:	sub	r2, r8, #28
   48ea8:	mov	r0, r9
   48eac:	mov	r1, #77	; 0x4d
   48eb0:	bl	51a84 <fputs@plt+0x406d0>
   48eb4:	b	49a18 <fputs@plt+0x38664>
   48eb8:	add	r3, r7, #12
   48ebc:	sub	r2, r8, #28
   48ec0:	mov	r0, r9
   48ec4:	mov	r1, #73	; 0x49
   48ec8:	bl	51a08 <fputs@plt+0x40654>
   48ecc:	ldr	r1, [r7, #12]
   48ed0:	ldr	r2, [r8, #-28]	; 0xffffffe4
   48ed4:	mov	r0, r9
   48ed8:	mov	r3, #76	; 0x4c
   48edc:	bl	51ac4 <fputs@plt+0x40710>
   48ee0:	b	49a18 <fputs@plt+0x38664>
   48ee4:	add	r3, r7, #12
   48ee8:	sub	r2, r8, #44	; 0x2c
   48eec:	mov	r0, r9
   48ef0:	mov	r1, #148	; 0x94
   48ef4:	bl	51a08 <fputs@plt+0x40654>
   48ef8:	ldr	r1, [r7, #12]
   48efc:	ldr	r2, [r8, #-44]	; 0xffffffd4
   48f00:	mov	r0, r9
   48f04:	mov	r3, #77	; 0x4d
   48f08:	bl	51ac4 <fputs@plt+0x40710>
   48f0c:	b	49a18 <fputs@plt+0x38664>
   48f10:	sub	r0, r8, #12
   48f14:	str	r0, [sp]
   48f18:	add	r3, r7, #12
   48f1c:	mov	r1, r9
   48f20:	mov	r2, #155	; 0x9b
   48f24:	bl	51b08 <fputs@plt+0x40754>
   48f28:	b	49a18 <fputs@plt+0x38664>
   48f2c:	sub	r0, r8, #12
   48f30:	str	r0, [sp]
   48f34:	add	r3, r7, #12
   48f38:	mov	r1, r9
   48f3c:	mov	r2, #156	; 0x9c
   48f40:	bl	51b08 <fputs@plt+0x40754>
   48f44:	b	49a18 <fputs@plt+0x38664>
   48f48:	ldr	r2, [r8, #-28]	; 0xffffffe4
   48f4c:	mov	r0, r9
   48f50:	mov	r1, #0
   48f54:	bl	4e008 <fputs@plt+0x3cc54>
   48f58:	mov	r1, r0
   48f5c:	ldr	r2, [r7, #12]
   48f60:	mov	r0, r9
   48f64:	bl	4e008 <fputs@plt+0x3cc54>
   48f68:	str	r0, [sp, #36]	; 0x24
   48f6c:	mov	r6, r8
   48f70:	ldr	r2, [r8, #-60]!	; 0xffffffc4
   48f74:	mov	r0, #0
   48f78:	str	r0, [sp]
   48f7c:	mov	r0, r9
   48f80:	mov	r1, #74	; 0x4a
   48f84:	mov	r3, #0
   48f88:	bl	4ae18 <fputs@plt+0x39a64>
   48f8c:	str	r0, [r8]
   48f90:	cmp	r0, #0
   48f94:	beq	49884 <fputs@plt+0x384d0>
   48f98:	ldr	r1, [sp, #36]	; 0x24
   48f9c:	str	r1, [r0, #20]
   48fa0:	b	49890 <fputs@plt+0x384dc>
   48fa4:	ldr	r0, [r8, #-12]
   48fa8:	cmp	r0, #0
   48fac:	beq	498b0 <fputs@plt+0x384fc>
   48fb0:	ldr	r1, [r0]
   48fb4:	cmp	r1, #1
   48fb8:	bne	49990 <fputs@plt+0x385dc>
   48fbc:	ldr	r0, [r0, #4]
   48fc0:	mov	r1, r8
   48fc4:	ldr	r8, [r0]
   48fc8:	mov	r2, #0
   48fcc:	str	r2, [r0]
   48fd0:	mov	r6, r1
   48fd4:	ldr	r1, [r1, #-12]
   48fd8:	ldr	r0, [r9]
   48fdc:	bl	4400c <fputs@plt+0x32c58>
   48fe0:	cmp	r8, #0
   48fe4:	ldrne	r0, [r8, #4]
   48fe8:	movne	r1, #2
   48fec:	bfine	r0, r1, #8, #2
   48ff0:	strne	r0, [r8, #4]
   48ff4:	ldr	r2, [r6, #-60]	; 0xffffffc4
   48ff8:	ldr	r0, [r6, #-44]	; 0xffffffd4
   48ffc:	mov	r1, #0
   49000:	str	r1, [sp]
   49004:	mov	r1, #78	; 0x4e
   49008:	cmp	r0, #0
   4900c:	movweq	r1, #79	; 0x4f
   49010:	mov	r0, r9
   49014:	mov	r3, r8
   49018:	mov	r8, r6
   4901c:	bl	4ae18 <fputs@plt+0x39a64>
   49020:	str	r0, [r6, #-60]	; 0xffffffc4
   49024:	b	49a00 <fputs@plt+0x3864c>
   49028:	add	r2, r7, #12
   4902c:	sub	r0, r8, #28
   49030:	mov	r1, r0
   49034:	bl	51708 <fputs@plt+0x40354>
   49038:	mov	r0, #0
   4903c:	str	r0, [sp]
   49040:	mov	r0, r9
   49044:	mov	r1, #119	; 0x77
   49048:	mov	r2, #0
   4904c:	mov	r3, #0
   49050:	bl	4ae18 <fputs@plt+0x39a64>
   49054:	str	r0, [r8, #-28]	; 0xffffffe4
   49058:	cmp	r0, #0
   4905c:	beq	497d4 <fputs@plt+0x38420>
   49060:	ldr	r1, [r8, #-12]
   49064:	str	r1, [r0, #20]
   49068:	ldr	r0, [r8, #-28]	; 0xffffffe4
   4906c:	ldr	r1, [r0, #4]
   49070:	orr	r1, r1, #2048	; 0x800
   49074:	orr	r1, r1, #2097152	; 0x200000
   49078:	str	r1, [r0, #4]
   4907c:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49080:	b	4923c <fputs@plt+0x37e88>
   49084:	mov	r6, r8
   49088:	ldr	r2, [r6, #-60]!	; 0xffffffc4
   4908c:	mov	r0, #0
   49090:	str	r0, [sp]
   49094:	mov	r0, r9
   49098:	mov	r1, #75	; 0x4b
   4909c:	mov	r3, #0
   490a0:	bl	4ae18 <fputs@plt+0x39a64>
   490a4:	str	r0, [r6]
   490a8:	cmp	r0, #0
   490ac:	beq	498ec <fputs@plt+0x38538>
   490b0:	ldr	r1, [r8, #-12]
   490b4:	str	r1, [r0, #20]
   490b8:	ldr	r0, [r8, #-60]	; 0xffffffc4
   490bc:	ldr	r1, [r0, #4]
   490c0:	orr	r1, r1, #2048	; 0x800
   490c4:	orr	r1, r1, #2097152	; 0x200000
   490c8:	str	r1, [r0, #4]
   490cc:	ldr	r1, [r8, #-60]	; 0xffffffc4
   490d0:	mov	r0, r9
   490d4:	bl	51b5c <fputs@plt+0x407a8>
   490d8:	b	498f8 <fputs@plt+0x38544>
   490dc:	add	r3, r7, #12
   490e0:	ldr	r0, [r9]
   490e4:	sub	r2, r8, #12
   490e8:	mov	r1, #0
   490ec:	str	r3, [sp, #32]
   490f0:	bl	4e2d4 <fputs@plt+0x3cf20>
   490f4:	str	r0, [sp, #28]
   490f8:	str	r8, [sp, #36]	; 0x24
   490fc:	mov	r6, r8
   49100:	mov	r8, #0
   49104:	ldr	r2, [r6, #-44]!	; 0xffffffd4
   49108:	str	r8, [sp]
   4910c:	mov	r0, r9
   49110:	mov	r1, #75	; 0x4b
   49114:	mov	r3, #0
   49118:	bl	4ae18 <fputs@plt+0x39a64>
   4911c:	str	r0, [r6]
   49120:	cmp	r0, #0
   49124:	beq	49924 <fputs@plt+0x38570>
   49128:	str	r8, [sp]
   4912c:	str	r8, [sp, #4]
   49130:	str	r8, [sp, #8]
   49134:	str	r8, [sp, #12]
   49138:	str	r8, [sp, #16]
   4913c:	str	r8, [sp, #20]
   49140:	mov	r0, r9
   49144:	mov	r1, #0
   49148:	ldr	r2, [sp, #28]
   4914c:	mov	r3, #0
   49150:	bl	4deb0 <fputs@plt+0x3cafc>
   49154:	ldr	r1, [r6]
   49158:	str	r0, [r1, #20]
   4915c:	ldr	r0, [r6]
   49160:	ldr	r1, [r0, #4]
   49164:	orr	r1, r1, #2048	; 0x800
   49168:	orr	r1, r1, #2097152	; 0x200000
   4916c:	str	r1, [r0, #4]
   49170:	ldr	r1, [r6]
   49174:	mov	r0, r9
   49178:	bl	51b5c <fputs@plt+0x407a8>
   4917c:	b	49930 <fputs@plt+0x3857c>
   49180:	add	r2, r7, #12
   49184:	sub	r0, r8, #44	; 0x2c
   49188:	mov	r1, r0
   4918c:	bl	51708 <fputs@plt+0x40354>
   49190:	mov	r0, #0
   49194:	str	r0, [sp]
   49198:	mov	r0, r9
   4919c:	mov	r1, #20
   491a0:	mov	r2, #0
   491a4:	mov	r3, #0
   491a8:	bl	4ae18 <fputs@plt+0x39a64>
   491ac:	str	r0, [r8, #-44]	; 0xffffffd4
   491b0:	cmp	r0, #0
   491b4:	beq	497d4 <fputs@plt+0x38420>
   491b8:	mov	r1, r0
   491bc:	ldr	r0, [r8, #-12]
   491c0:	str	r0, [r1, #20]
   491c4:	ldr	r0, [r1, #4]
   491c8:	orr	r0, r0, #2048	; 0x800
   491cc:	orr	r0, r0, #2097152	; 0x200000
   491d0:	str	r0, [r1, #4]
   491d4:	b	4923c <fputs@plt+0x37e88>
   491d8:	add	r2, r7, #12
   491dc:	sub	r7, r8, #60	; 0x3c
   491e0:	mov	r0, r7
   491e4:	mov	r1, r7
   491e8:	bl	51708 <fputs@plt+0x40354>
   491ec:	ldr	r2, [r8, #-44]	; 0xffffffd4
   491f0:	mov	r0, #0
   491f4:	str	r0, [sp]
   491f8:	mov	r0, r9
   491fc:	mov	r1, #136	; 0x88
   49200:	mov	r3, #0
   49204:	bl	4ae18 <fputs@plt+0x39a64>
   49208:	str	r0, [r8, #-60]	; 0xffffffc4
   4920c:	cmp	r0, #0
   49210:	beq	49974 <fputs@plt+0x385c0>
   49214:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49218:	ldr	r2, [r8, #-12]
   4921c:	cmp	r2, #0
   49220:	beq	49230 <fputs@plt+0x37e7c>
   49224:	mov	r0, r9
   49228:	bl	4e008 <fputs@plt+0x3cc54>
   4922c:	mov	r1, r0
   49230:	ldr	r0, [r7]
   49234:	str	r1, [r0, #20]
   49238:	ldr	r1, [r7]
   4923c:	mov	r0, r9
   49240:	bl	51b5c <fputs@plt+0x407a8>
   49244:	b	49a18 <fputs@plt+0x38664>
   49248:	ldr	r1, [r8, #-60]	; 0xffffffc4
   4924c:	ldr	r2, [r8, #-28]	; 0xffffffe4
   49250:	mov	r0, r9
   49254:	bl	4e008 <fputs@plt+0x3cc54>
   49258:	mov	r1, r0
   4925c:	str	r0, [r8, #-60]	; 0xffffffc4
   49260:	ldr	r2, [r7, #12]
   49264:	mov	r0, r9
   49268:	bl	4e008 <fputs@plt+0x3cc54>
   4926c:	str	r0, [r8, #-60]	; 0xffffffc4
   49270:	b	49a18 <fputs@plt+0x38664>
   49274:	ldr	r2, [r8, #-28]	; 0xffffffe4
   49278:	mov	r0, r9
   4927c:	mov	r1, #0
   49280:	bl	4e008 <fputs@plt+0x3cc54>
   49284:	mov	r1, r0
   49288:	str	r0, [r8, #-44]	; 0xffffffd4
   4928c:	ldr	r2, [r7, #12]
   49290:	mov	r0, r9
   49294:	bl	4e008 <fputs@plt+0x3cc54>
   49298:	str	r0, [r8, #-44]	; 0xffffffd4
   4929c:	b	49a18 <fputs@plt+0x38664>
   492a0:	ldr	r2, [r7, #12]
   492a4:	ldr	r1, [r8, #-28]	; 0xffffffe4
   492a8:	mov	r0, r9
   492ac:	bl	4e008 <fputs@plt+0x3cc54>
   492b0:	str	r0, [r8, #-28]	; 0xffffffe4
   492b4:	b	49a18 <fputs@plt+0x38664>
   492b8:	ldr	r2, [r7, #12]
   492bc:	mov	r0, r9
   492c0:	mov	r1, #0
   492c4:	bl	4e008 <fputs@plt+0x3cc54>
   492c8:	str	r0, [r7, #12]
   492cc:	b	49a18 <fputs@plt+0x38664>
   492d0:	ldr	r0, [r9]
   492d4:	sub	r2, r8, #60	; 0x3c
   492d8:	mov	r6, #0
   492dc:	mov	r1, #0
   492e0:	mov	r3, #0
   492e4:	bl	4e2d4 <fputs@plt+0x3cf20>
   492e8:	mov	ip, r0
   492ec:	ldr	r0, [r7, #12]
   492f0:	ldr	r1, [r8, #-156]	; 0xffffff64
   492f4:	ldr	r2, [r8, #-124]	; 0xffffff84
   492f8:	ldr	r7, [r8, #-28]	; 0xffffffe4
   492fc:	sub	r3, r8, #172	; 0xac
   49300:	str	r7, [sp]
   49304:	stmib	sp, {r1, r3}
   49308:	str	r0, [sp, #12]
   4930c:	str	r6, [sp, #16]
   49310:	movw	r6, #13028	; 0x32e4
   49314:	movt	r6, #8
   49318:	str	r2, [sp, #20]
   4931c:	sub	r1, r8, #108	; 0x6c
   49320:	sub	r2, r8, #92	; 0x5c
   49324:	mov	r0, r9
   49328:	mov	r3, ip
   4932c:	bl	4b164 <fputs@plt+0x39db0>
   49330:	b	49a18 <fputs@plt+0x38664>
   49334:	ldr	r0, [r7, #12]
   49338:	ldr	r1, [r8, #-60]	; 0xffffffc4
   4933c:	ldr	r3, [r8, #-12]
   49340:	str	r0, [sp]
   49344:	sub	r2, r8, #28
   49348:	mov	r0, r9
   4934c:	bl	51b90 <fputs@plt+0x407dc>
   49350:	str	r0, [r8, #-60]	; 0xffffffc4
   49354:	b	49a18 <fputs@plt+0x38664>
   49358:	ldr	r0, [r7, #12]
   4935c:	ldr	r3, [r8, #-12]
   49360:	str	r0, [sp]
   49364:	sub	r2, r8, #28
   49368:	mov	r0, r9
   4936c:	mov	r1, #0
   49370:	bl	51b90 <fputs@plt+0x407dc>
   49374:	str	r0, [r8, #-28]	; 0xffffffe4
   49378:	b	49a18 <fputs@plt+0x38664>
   4937c:	ldr	r1, [r7, #12]
   49380:	ldr	r2, [r8, #-12]
   49384:	mov	r0, r9
   49388:	bl	51c04 <fputs@plt+0x40850>
   4938c:	b	49a18 <fputs@plt+0x38664>
   49390:	mov	r0, #0
   49394:	str	r0, [sp]
   49398:	add	r2, r7, #12
   4939c:	sub	r1, r8, #12
   493a0:	mov	r0, r9
   493a4:	mov	r3, #0
   493a8:	bl	51e2c <fputs@plt+0x40a78>
   493ac:	b	49a18 <fputs@plt+0x38664>
   493b0:	mov	r0, #0
   493b4:	b	493c4 <fputs@plt+0x38010>
   493b8:	mov	r0, #0
   493bc:	b	493dc <fputs@plt+0x38028>
   493c0:	mov	r0, #1
   493c4:	str	r0, [sp]
   493c8:	add	r3, r7, #12
   493cc:	sub	r1, r8, #44	; 0x2c
   493d0:	sub	r2, r8, #28
   493d4:	b	493ec <fputs@plt+0x38038>
   493d8:	mov	r0, #1
   493dc:	str	r0, [sp]
   493e0:	sub	r1, r8, #60	; 0x3c
   493e4:	sub	r2, r8, #44	; 0x2c
   493e8:	sub	r3, r8, #12
   493ec:	mov	r0, r9
   493f0:	bl	51e2c <fputs@plt+0x40a78>
   493f4:	b	49a18 <fputs@plt+0x38664>
   493f8:	ldr	r0, [r8, #-44]	; 0xffffffd4
   493fc:	str	r0, [sp, #40]	; 0x28
   49400:	ldr	r1, [r7, #12]
   49404:	ldr	r2, [r7, #16]
   49408:	sub	r0, r1, r0
   4940c:	add	r0, r0, r2
   49410:	str	r0, [sp, #44]	; 0x2c
   49414:	ldr	r1, [r8, #-12]
   49418:	add	r2, sp, #40	; 0x28
   4941c:	mov	r0, r9
   49420:	bl	545ec <fputs@plt+0x43238>
   49424:	b	49a18 <fputs@plt+0x38664>
   49428:	ldr	ip, [r7, #12]
   4942c:	str	r8, [sp, #36]	; 0x24
   49430:	ldr	lr, [r8, #-156]!	; 0xffffff64
   49434:	ldr	r2, [r8, #128]	; 0x80
   49438:	ldr	r7, [r8, #32]
   4943c:	ldr	r3, [r8, #80]	; 0x50
   49440:	ldr	r0, [r8, #96]	; 0x60
   49444:	ldr	r1, [r8, #100]	; 0x64
   49448:	stm	sp, {r0, r1, r2, ip, lr}
   4944c:	str	r7, [sp, #20]
   49450:	add	r1, r8, #48	; 0x30
   49454:	add	r7, r8, #64	; 0x40
   49458:	mov	r0, r9
   4945c:	mov	r9, r1
   49460:	mov	r2, r7
   49464:	bl	5480c <fputs@plt+0x43458>
   49468:	ldr	r0, [r8, #68]	; 0x44
   4946c:	cmp	r0, #0
   49470:	ldmeq	r9, {r0, r1}
   49474:	ldmne	r7, {r0, r1}
   49478:	str	r0, [r8]
   4947c:	str	r1, [r8, #4]
   49480:	ldr	r8, [sp, #36]	; 0x24
   49484:	b	49a18 <fputs@plt+0x38664>
   49488:	mov	r0, #35	; 0x23
   4948c:	str	r0, [r7, #12]
   49490:	b	49a18 <fputs@plt+0x38664>
   49494:	mov	r0, #31
   49498:	str	r0, [r7, #12]
   4949c:	b	49a18 <fputs@plt+0x38664>
   494a0:	mov	r0, #49	; 0x31
   494a4:	str	r0, [r8, #-12]
   494a8:	b	49a18 <fputs@plt+0x38664>
   494ac:	mov	r0, #35	; 0x23
   494b0:	str	r0, [r8, #20]
   494b4:	b	49a18 <fputs@plt+0x38664>
   494b8:	mov	r0, #110	; 0x6e
   494bc:	ldr	r1, [r7, #12]
   494c0:	str	r0, [r8, #-28]	; 0xffffffe4
   494c4:	str	r1, [r8, #-24]	; 0xffffffe8
   494c8:	b	49a18 <fputs@plt+0x38664>
   494cc:	ldr	r0, [r8, #-28]	; 0xffffffe4
   494d0:	ldr	r1, [r8, #-12]
   494d4:	ldr	r0, [r0, #32]
   494d8:	str	r1, [r0, #28]
   494dc:	ldr	r0, [r8, #-28]	; 0xffffffe4
   494e0:	ldr	r1, [r8, #-12]
   494e4:	str	r1, [r0, #32]
   494e8:	b	49a18 <fputs@plt+0x38664>
   494ec:	ldr	r0, [r8, #-12]
   494f0:	str	r0, [r0, #32]
   494f4:	b	49a18 <fputs@plt+0x38664>
   494f8:	ldr	r0, [r7, #12]
   494fc:	ldr	r1, [r7, #16]
   49500:	str	r0, [r8, #-28]	; 0xffffffe4
   49504:	str	r1, [r8, #-24]	; 0xffffffe8
   49508:	movw	r1, #23047	; 0x5a07
   4950c:	movt	r1, #8
   49510:	b	49528 <fputs@plt+0x38174>
   49514:	movw	r1, #23142	; 0x5a66
   49518:	movt	r1, #8
   4951c:	b	49528 <fputs@plt+0x38174>
   49520:	movw	r1, #23226	; 0x5aba
   49524:	movt	r1, #8
   49528:	mov	r0, r9
   4952c:	bl	1a8e8 <fputs@plt+0x9534>
   49530:	b	49a18 <fputs@plt+0x38664>
   49534:	ldr	r3, [r7, #12]
   49538:	ldr	r2, [r8, #-12]
   4953c:	ldr	r0, [r9]
   49540:	ldrb	r1, [r8, #-76]	; 0xffffffb4
   49544:	str	r1, [sp]
   49548:	sub	r1, r8, #60	; 0x3c
   4954c:	bl	54cac <fputs@plt+0x438f8>
   49550:	str	r0, [r8, #-92]	; 0xffffffa4
   49554:	b	49a18 <fputs@plt+0x38664>
   49558:	ldr	r3, [r7, #12]
   4955c:	ldr	r2, [r8, #-12]
   49560:	ldr	r0, [r9]
   49564:	ldrb	r1, [r8, #-60]	; 0xffffffc4
   49568:	str	r1, [sp]
   4956c:	sub	r1, r8, #28
   49570:	bl	54d28 <fputs@plt+0x43974>
   49574:	str	r0, [r8, #-60]	; 0xffffffc4
   49578:	b	49a18 <fputs@plt+0x38664>
   4957c:	ldr	r2, [r7, #12]
   49580:	ldr	r0, [r9]
   49584:	sub	r1, r8, #28
   49588:	bl	54d98 <fputs@plt+0x439e4>
   4958c:	str	r0, [r8, #-60]	; 0xffffffc4
   49590:	b	49a18 <fputs@plt+0x38664>
   49594:	ldr	r1, [r7, #12]
   49598:	ldr	r0, [r9]
   4959c:	bl	54df0 <fputs@plt+0x43a3c>
   495a0:	str	r0, [r7, #12]
   495a4:	b	49a18 <fputs@plt+0x38664>
   495a8:	add	r2, r7, #12
   495ac:	sub	r0, r8, #44	; 0x2c
   495b0:	mov	r1, r0
   495b4:	bl	51708 <fputs@plt+0x40354>
   495b8:	mov	r0, #0
   495bc:	str	r0, [sp]
   495c0:	mov	r0, r9
   495c4:	mov	r1, #57	; 0x39
   495c8:	mov	r2, #0
   495cc:	mov	r3, #0
   495d0:	bl	4ae18 <fputs@plt+0x39a64>
   495d4:	str	r0, [r8, #-44]	; 0xffffffd4
   495d8:	cmp	r0, #0
   495dc:	movne	r1, #4
   495e0:	strbne	r1, [r0, #1]
   495e4:	b	49a18 <fputs@plt+0x38664>
   495e8:	add	r2, r7, #12
   495ec:	sub	r0, r8, #76	; 0x4c
   495f0:	mov	r1, r0
   495f4:	bl	51708 <fputs@plt+0x40354>
   495f8:	sub	r0, r8, #12
   495fc:	str	r0, [sp]
   49600:	mov	r0, r9
   49604:	mov	r1, #57	; 0x39
   49608:	mov	r2, #0
   4960c:	mov	r3, #0
   49610:	bl	4ae18 <fputs@plt+0x39a64>
   49614:	str	r0, [r8, #-76]	; 0xffffffb4
   49618:	cmp	r0, #0
   4961c:	ldrne	r1, [r8, #-44]	; 0xffffffd4
   49620:	strbne	r1, [r0, #1]
   49624:	b	49a18 <fputs@plt+0x38664>
   49628:	mov	r0, #3
   4962c:	str	r0, [r7, #12]
   49630:	b	49a18 <fputs@plt+0x38664>
   49634:	ldr	r1, [r7, #12]
   49638:	ldr	r2, [r8, #-12]
   4963c:	mov	r0, r9
   49640:	bl	54e38 <fputs@plt+0x43a84>
   49644:	b	49a18 <fputs@plt+0x38664>
   49648:	ldr	r3, [r7, #12]
   4964c:	ldr	r1, [r8, #-44]	; 0xffffffd4
   49650:	ldr	r2, [r8, #-12]
   49654:	mov	r0, r9
   49658:	bl	54f5c <fputs@plt+0x43ba8>
   4965c:	b	49a18 <fputs@plt+0x38664>
   49660:	ldr	r1, [r7, #12]
   49664:	mov	r0, r9
   49668:	bl	54f8c <fputs@plt+0x43bd8>
   4966c:	b	49a18 <fputs@plt+0x38664>
   49670:	mov	r0, r9
   49674:	mov	r1, #0
   49678:	mov	r2, #0
   4967c:	bl	54fc0 <fputs@plt+0x43c0c>
   49680:	b	49a18 <fputs@plt+0x38664>
   49684:	add	r2, r7, #12
   49688:	sub	r1, r8, #12
   4968c:	mov	r0, r9
   49690:	bl	54fc0 <fputs@plt+0x43c0c>
   49694:	b	49a18 <fputs@plt+0x38664>
   49698:	mov	r0, r9
   4969c:	mov	r1, #0
   496a0:	mov	r2, #0
   496a4:	bl	55158 <fputs@plt+0x43da4>
   496a8:	b	49a18 <fputs@plt+0x38664>
   496ac:	add	r2, r7, #12
   496b0:	sub	r1, r8, #12
   496b4:	mov	r0, r9
   496b8:	bl	55158 <fputs@plt+0x43da4>
   496bc:	b	49a18 <fputs@plt+0x38664>
   496c0:	add	r2, r7, #12
   496c4:	ldr	r1, [r8, #-44]	; 0xffffffd4
   496c8:	mov	r0, r9
   496cc:	bl	552f4 <fputs@plt+0x43f40>
   496d0:	b	49a18 <fputs@plt+0x38664>
   496d4:	mov	r1, r8
   496d8:	ldr	r0, [r1, #-12]!
   496dc:	ldr	r2, [r9, #508]	; 0x1fc
   496e0:	ldr	r3, [r9, #512]	; 0x200
   496e4:	sub	r0, r2, r0
   496e8:	add	r0, r0, r3
   496ec:	str	r0, [r1, #4]
   496f0:	mov	r0, r9
   496f4:	bl	556dc <fputs@plt+0x44328>
   496f8:	b	49a18 <fputs@plt+0x38664>
   496fc:	mov	r0, r9
   49700:	bl	4a64c <fputs@plt+0x39298>
   49704:	ldr	r1, [r7, #12]
   49708:	mov	r0, r9
   4970c:	bl	559cc <fputs@plt+0x44618>
   49710:	b	49a18 <fputs@plt+0x38664>
   49714:	mov	r0, r9
   49718:	mov	r1, #0
   4971c:	bl	55ba0 <fputs@plt+0x447ec>
   49720:	b	49a18 <fputs@plt+0x38664>
   49724:	add	r1, r7, #12
   49728:	mov	r0, r9
   4972c:	bl	55ba0 <fputs@plt+0x447ec>
   49730:	b	49a18 <fputs@plt+0x38664>
   49734:	ldr	r0, [r8, #-60]	; 0xffffffc4
   49738:	str	r0, [sp]
   4973c:	add	r3, r7, #12
   49740:	sub	r1, r8, #44	; 0x2c
   49744:	sub	r2, r8, #28
   49748:	mov	r0, r9
   4974c:	bl	55d3c <fputs@plt+0x44988>
   49750:	b	49a18 <fputs@plt+0x38664>
   49754:	mov	r0, r9
   49758:	bl	55e38 <fputs@plt+0x44a84>
   4975c:	b	49a18 <fputs@plt+0x38664>
   49760:	ldr	r3, [r8, #-60]	; 0xffffffc4
   49764:	ldr	r0, [r8, #-12]
   49768:	str	r0, [sp]
   4976c:	sub	r2, r8, #76	; 0x4c
   49770:	mov	r0, r9
   49774:	mov	r1, #0
   49778:	bl	55e88 <fputs@plt+0x44ad4>
   4977c:	str	r0, [r8, #-76]	; 0xffffffb4
   49780:	b	49a18 <fputs@plt+0x38664>
   49784:	ldr	r1, [r8, #-108]	; 0xffffff94
   49788:	ldr	r3, [r8, #-60]	; 0xffffffc4
   4978c:	ldr	r0, [r8, #-12]
   49790:	str	r0, [sp]
   49794:	sub	r2, r8, #76	; 0x4c
   49798:	mov	r0, r9
   4979c:	bl	55e88 <fputs@plt+0x44ad4>
   497a0:	str	r0, [r8, #-108]	; 0xffffff94
   497a4:	b	49a18 <fputs@plt+0x38664>
   497a8:	ldr	r3, [sp, #40]	; 0x28
   497ac:	ldr	r0, [sp, #44]	; 0x2c
   497b0:	str	r0, [sp]
   497b4:	mov	r0, r7
   497b8:	mov	r1, r9
   497bc:	mov	r2, #135	; 0x87
   497c0:	bl	4aea4 <fputs@plt+0x39af0>
   497c4:	ldr	r1, [r7]
   497c8:	mov	r0, r9
   497cc:	bl	51720 <fputs@plt+0x4036c>
   497d0:	b	49a18 <fputs@plt+0x38664>
   497d4:	ldr	r1, [r8, #-12]
   497d8:	ldr	r0, [r9]
   497dc:	bl	4408c <fputs@plt+0x32cd8>
   497e0:	b	49a18 <fputs@plt+0x38664>
   497e4:	ldr	r0, [r9]
   497e8:	bl	4408c <fputs@plt+0x32cd8>
   497ec:	mov	r7, #0
   497f0:	str	r7, [r8, #-28]	; 0xffffffe4
   497f4:	b	49a18 <fputs@plt+0x38664>
   497f8:	bl	4e1d8 <fputs@plt+0x3ce24>
   497fc:	ldr	r2, [r8, #-60]	; 0xffffffc4
   49800:	mov	r0, #0
   49804:	mov	r1, #1024	; 0x400
   49808:	str	r0, [sp]
   4980c:	str	r0, [sp, #4]
   49810:	str	r0, [sp, #8]
   49814:	str	r1, [sp, #12]
   49818:	str	r0, [sp, #16]
   4981c:	str	r0, [sp, #20]
   49820:	mov	r0, r9
   49824:	mov	r1, #0
   49828:	mov	r3, #0
   4982c:	bl	4deb0 <fputs@plt+0x3cafc>
   49830:	ldr	r2, [r7, #12]
   49834:	ldr	r1, [r8, #-92]	; 0xffffffa4
   49838:	ldr	r3, [r8, #-12]
   4983c:	sub	r7, r8, #28
   49840:	str	r7, [sp]
   49844:	stmib	sp, {r0, r3}
   49848:	str	r2, [sp, #12]
   4984c:	mov	r0, r9
   49850:	mov	r2, #0
   49854:	mov	r3, #0
   49858:	bl	4ddc8 <fputs@plt+0x3ca14>
   4985c:	str	r0, [r8, #-92]	; 0xffffffa4
   49860:	b	49a18 <fputs@plt+0x38664>
   49864:	ldr	r1, [r8, #-12]
   49868:	ldr	r0, [r9]
   4986c:	bl	44220 <fputs@plt+0x32e6c>
   49870:	str	r7, [r8, #-12]
   49874:	b	49a18 <fputs@plt+0x38664>
   49878:	mov	r0, r7
   4987c:	str	r7, [r8, #-60]	; 0xffffffc4
   49880:	b	49a18 <fputs@plt+0x38664>
   49884:	ldr	r0, [r9]
   49888:	ldr	r1, [sp, #36]	; 0x24
   4988c:	bl	4400c <fputs@plt+0x32c58>
   49890:	ldr	r1, [r6, #-44]	; 0xffffffd4
   49894:	mov	r0, r9
   49898:	mov	r2, r8
   4989c:	mov	r8, r6
   498a0:	bl	51a44 <fputs@plt+0x40690>
   498a4:	ldr	r0, [r7, #20]
   498a8:	str	r0, [r6, #-52]	; 0xffffffcc
   498ac:	b	49918 <fputs@plt+0x38564>
   498b0:	ldr	r1, [r8, #-60]	; 0xffffffc4
   498b4:	ldr	r0, [r9]
   498b8:	bl	43f70 <fputs@plt+0x32bbc>
   498bc:	ldr	r0, [r8, #-44]	; 0xffffffd4
   498c0:	movw	r1, #13700	; 0x3584
   498c4:	movt	r1, #8
   498c8:	add	r0, r1, r0, lsl #3
   498cc:	str	r0, [sp]
   498d0:	mov	r0, r9
   498d4:	mov	r1, #132	; 0x84
   498d8:	mov	r2, #0
   498dc:	mov	r3, #0
   498e0:	bl	4ae18 <fputs@plt+0x39a64>
   498e4:	str	r0, [r8, #-60]	; 0xffffffc4
   498e8:	b	49a08 <fputs@plt+0x38654>
   498ec:	ldr	r1, [r8, #-12]
   498f0:	ldr	r0, [r9]
   498f4:	bl	4408c <fputs@plt+0x32cd8>
   498f8:	ldr	r1, [r8, #-44]	; 0xffffffd4
   498fc:	mov	r0, r9
   49900:	mov	r2, r6
   49904:	bl	51a44 <fputs@plt+0x40690>
   49908:	ldr	r0, [r7, #12]
   4990c:	ldr	r1, [r7, #16]
   49910:	add	r0, r0, r1
   49914:	str	r0, [r8, #-52]	; 0xffffffcc
   49918:	movw	r6, #13028	; 0x32e4
   4991c:	movt	r6, #8
   49920:	b	49a18 <fputs@plt+0x38664>
   49924:	ldr	r0, [r9]
   49928:	ldr	r1, [sp, #28]
   4992c:	bl	4414c <fputs@plt+0x32d98>
   49930:	ldr	r8, [sp, #36]	; 0x24
   49934:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49938:	mov	r0, r9
   4993c:	mov	r2, r6
   49940:	bl	51a44 <fputs@plt+0x40690>
   49944:	ldr	r0, [sp, #32]
   49948:	ldr	r0, [r0]
   4994c:	cmp	r0, #0
   49950:	subeq	r1, r8, #8
   49954:	ldreq	r0, [r8, #-12]
   49958:	addne	r1, r7, #16
   4995c:	movw	r6, #13028	; 0x32e4
   49960:	movt	r6, #8
   49964:	ldr	r1, [r1]
   49968:	add	r0, r0, r1
   4996c:	str	r0, [r8, #-36]	; 0xffffffdc
   49970:	b	49a18 <fputs@plt+0x38664>
   49974:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49978:	ldr	r0, [r9]
   4997c:	bl	4400c <fputs@plt+0x32c58>
   49980:	ldr	r1, [r8, #-12]
   49984:	ldr	r0, [r9]
   49988:	bl	43f70 <fputs@plt+0x32bbc>
   4998c:	b	49a18 <fputs@plt+0x38664>
   49990:	mov	r6, r8
   49994:	ldr	r2, [r6, #-60]!	; 0xffffffc4
   49998:	mov	r0, #0
   4999c:	str	r0, [sp]
   499a0:	mov	r0, r9
   499a4:	mov	r1, #75	; 0x4b
   499a8:	mov	r3, #0
   499ac:	bl	4ae18 <fputs@plt+0x39a64>
   499b0:	str	r0, [r6]
   499b4:	cmp	r0, #0
   499b8:	beq	499e4 <fputs@plt+0x38630>
   499bc:	ldr	r1, [r8, #-12]
   499c0:	str	r1, [r0, #20]
   499c4:	ldr	r1, [r8, #-60]	; 0xffffffc4
   499c8:	mov	r0, r9
   499cc:	bl	51b5c <fputs@plt+0x407a8>
   499d0:	b	499f0 <fputs@plt+0x3863c>
   499d4:	mov	r0, #96	; 0x60
   499d8:	ldr	r8, [sp, #36]	; 0x24
   499dc:	str	r0, [r8, #-12]
   499e0:	b	49a18 <fputs@plt+0x38664>
   499e4:	ldr	r1, [r8, #-12]
   499e8:	ldr	r0, [r9]
   499ec:	bl	4400c <fputs@plt+0x32c58>
   499f0:	ldr	r1, [r8, #-44]	; 0xffffffd4
   499f4:	mov	r0, r9
   499f8:	mov	r2, r6
   499fc:	bl	51a44 <fputs@plt+0x40690>
   49a00:	movw	r6, #13028	; 0x32e4
   49a04:	movt	r6, #8
   49a08:	ldr	r0, [r7, #12]
   49a0c:	ldr	r1, [r7, #16]
   49a10:	add	r0, r0, r1
   49a14:	str	r0, [r8, #-52]	; 0xffffffcc
   49a18:	ldrb	r5, [r6, r5, lsl #1]
   49a1c:	lsl	r0, sl, #4
   49a20:	ldrh	r0, [r8, -r0]
   49a24:	mov	r1, r5
   49a28:	bl	55fb8 <fputs@plt+0x44c04>
   49a2c:	movw	r1, #974	; 0x3ce
   49a30:	cmp	r0, r1
   49a34:	bgt	49a68 <fputs@plt+0x386b4>
   49a38:	ldr	r1, [r4]
   49a3c:	rsb	r2, sl, #1
   49a40:	add	r1, r2, r1
   49a44:	str	r1, [r4]
   49a48:	movw	r1, #326	; 0x146
   49a4c:	cmp	r0, #440	; 0x1b8
   49a50:	addge	r0, r0, r1
   49a54:	lsl	r1, r2, #4
   49a58:	strh	r0, [r8, r1]!
   49a5c:	strb	r5, [r8, #2]
   49a60:	sub	sp, fp, #28
   49a64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49a68:	ldr	r0, [r4]
   49a6c:	sub	r0, r0, sl
   49a70:	str	r0, [r4]
   49a74:	mov	r0, r4
   49a78:	bl	55fe0 <fputs@plt+0x44c2c>
   49a7c:	sub	sp, fp, #28
   49a80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49a84:	movw	r1, #22989	; 0x59cd
   49a88:	movt	r1, #8
   49a8c:	add	r2, sp, #40	; 0x28
   49a90:	mov	r0, r9
   49a94:	bl	1a8e8 <fputs@plt+0x9534>
   49a98:	mov	r0, #0
   49a9c:	str	r0, [r7]
   49aa0:	ldr	r8, [sp, #36]	; 0x24
   49aa4:	b	49a18 <fputs@plt+0x38664>
   49aa8:	ldr	r0, [r8, #-60]	; 0xffffffc4
   49aac:	str	r0, [r8, #-92]	; 0xffffffa4
   49ab0:	b	49a18 <fputs@plt+0x38664>
   49ab4:	push	{r4, r5, fp, lr}
   49ab8:	add	fp, sp, #8
   49abc:	sub	sp, sp, #8
   49ac0:	mov	r4, r0
   49ac4:	stm	sp, {r1, r2}
   49ac8:	ldr	r5, [r0, #4]
   49acc:	movw	r1, #22989	; 0x59cd
   49ad0:	movt	r1, #8
   49ad4:	mov	r2, sp
   49ad8:	mov	r0, r5
   49adc:	bl	1a8e8 <fputs@plt+0x9534>
   49ae0:	str	r5, [r4, #4]
   49ae4:	sub	sp, fp, #8
   49ae8:	pop	{r4, r5, fp, pc}
   49aec:	sub	r1, r1, #163	; 0xa3
   49af0:	cmp	r1, #86	; 0x56
   49af4:	bxhi	lr
   49af8:	ldr	r0, [r0, #4]
   49afc:	add	r3, pc, #0
   49b00:	ldr	pc, [r3, r1, lsl #2]
   49b04:	andeq	r9, r4, r8, ror ip
   49b08:	andeq	r9, r4, r0, asr #25
   49b0c:	andeq	r9, r4, r0, asr #25
   49b10:	andeq	r9, r4, r0, asr #25
   49b14:	andeq	r9, r4, r0, asr #25
   49b18:	andeq	r9, r4, r0, asr #25
   49b1c:	andeq	r9, r4, r0, asr #25
   49b20:	andeq	r9, r4, r0, asr #25
   49b24:	andeq	r9, r4, r0, asr #25
   49b28:	andeq	r9, r4, ip, ror #24
   49b2c:	andeq	r9, r4, ip, ror #24
   49b30:	andeq	r9, r4, r0, asr #25
   49b34:	andeq	r9, r4, r0, asr #25
   49b38:	andeq	r9, r4, r0, asr #25
   49b3c:	andeq	r9, r4, r0, ror #24
   49b40:	andeq	r9, r4, r0, asr #25
   49b44:	andeq	r9, r4, r0, asr #25
   49b48:	andeq	r9, r4, r0, asr #25
   49b4c:	andeq	r9, r4, r0, asr #25
   49b50:	andeq	r9, r4, r0, asr #25
   49b54:	andeq	r9, r4, r0, asr #25
   49b58:	andeq	r9, r4, r0, asr #25
   49b5c:	andeq	r9, r4, r0, asr #25
   49b60:	andeq	r9, r4, r0, ror #24
   49b64:	andeq	r9, r4, r0, ror #24
   49b68:	andeq	r9, r4, r0, asr #25
   49b6c:	andeq	r9, r4, r0, asr #25
   49b70:	andeq	r9, r4, r0, asr #25
   49b74:	andeq	r9, r4, r0, asr #25
   49b78:	andeq	r9, r4, r0, asr #25
   49b7c:	andeq	r9, r4, r4, lsl #25
   49b80:	andeq	r9, r4, r8, ror ip
   49b84:	andeq	r9, r4, r8, ror ip
   49b88:	muleq	r4, ip, ip
   49b8c:	andeq	r9, r4, r0, asr #25
   49b90:	andeq	r9, r4, r0, asr #25
   49b94:	andeq	r9, r4, r0, ror #24
   49b98:	andeq	r9, r4, r4, lsl #25
   49b9c:	andeq	r9, r4, ip, ror #24
   49ba0:	andeq	r9, r4, r0, ror #24
   49ba4:	andeq	r9, r4, ip, ror #24
   49ba8:	andeq	r9, r4, r0, ror #24
   49bac:	andeq	r9, r4, r0, asr #25
   49bb0:	andeq	r9, r4, r8, ror ip
   49bb4:	andeq	r9, r4, r0, ror #24
   49bb8:	andeq	r9, r4, r0, ror #24
   49bbc:	andeq	r9, r4, r0, ror #24
   49bc0:	andeq	r9, r4, r0, asr #25
   49bc4:	andeq	r9, r4, r4, lsl #25
   49bc8:	andeq	r9, r4, r4, lsl #25
   49bcc:	andeq	r9, r4, r0, asr #25
   49bd0:	andeq	r9, r4, r0, asr #25
   49bd4:	andeq	r9, r4, ip, ror #24
   49bd8:	muleq	r4, r0, ip
   49bdc:	muleq	r4, r0, ip
   49be0:	andeq	r9, r4, r0, ror #24
   49be4:	andeq	r9, r4, r0, asr #25
   49be8:	muleq	r4, r0, ip
   49bec:	andeq	r9, r4, r0, asr #25
   49bf0:	andeq	r9, r4, r0, asr #25
   49bf4:	andeq	r9, r4, r0, asr #25
   49bf8:	andeq	r9, r4, ip, ror #24
   49bfc:	andeq	r9, r4, r0, ror #24
   49c00:	andeq	r9, r4, ip, ror #24
   49c04:	andeq	r9, r4, r0, asr #25
   49c08:	andeq	r9, r4, r0, asr #25
   49c0c:	andeq	r9, r4, r0, asr #25
   49c10:	andeq	r9, r4, r0, asr #25
   49c14:	andeq	r9, r4, r8, lsr #25
   49c18:	andeq	r9, r4, r0, asr #25
   49c1c:			; <UNDEFINED> instruction: 0x00049cb4
   49c20:	andeq	r9, r4, r0, asr #25
   49c24:	andeq	r9, r4, ip, ror #24
   49c28:	andeq	r9, r4, r8, lsr #25
   49c2c:	andeq	r9, r4, r0, asr #25
   49c30:	andeq	r9, r4, r0, asr #25
   49c34:	andeq	r9, r4, r0, asr #25
   49c38:	andeq	r9, r4, ip, ror #24
   49c3c:	andeq	r9, r4, r0, asr #25
   49c40:	andeq	r9, r4, r0, asr #25
   49c44:	andeq	r9, r4, r0, asr #25
   49c48:	andeq	r9, r4, r0, asr #25
   49c4c:	andeq	r9, r4, r0, asr #25
   49c50:	andeq	r9, r4, r0, asr #25
   49c54:	andeq	r9, r4, r0, asr #25
   49c58:	andeq	r9, r4, r0, asr #25
   49c5c:	muleq	r4, ip, ip
   49c60:	ldr	r1, [r2]
   49c64:	ldr	r0, [r0]
   49c68:	b	4400c <fputs@plt+0x32c58>
   49c6c:	ldr	r1, [r2]
   49c70:	ldr	r0, [r0]
   49c74:	b	43f70 <fputs@plt+0x32bbc>
   49c78:	ldr	r1, [r2]
   49c7c:	ldr	r0, [r0]
   49c80:	b	4408c <fputs@plt+0x32cd8>
   49c84:	ldr	r1, [r2]
   49c88:	ldr	r0, [r0]
   49c8c:	b	4414c <fputs@plt+0x32d98>
   49c90:	ldr	r1, [r2]
   49c94:	ldr	r0, [r0]
   49c98:	b	44290 <fputs@plt+0x32edc>
   49c9c:	ldr	r1, [r2]
   49ca0:	ldr	r0, [r0]
   49ca4:	b	44220 <fputs@plt+0x32e6c>
   49ca8:	ldr	r1, [r2]
   49cac:	ldr	r0, [r0]
   49cb0:	b	474f4 <fputs@plt+0x36140>
   49cb4:	ldr	r1, [r2, #4]
   49cb8:	ldr	r0, [r0]
   49cbc:	b	44290 <fputs@plt+0x32edc>
   49cc0:	bx	lr
   49cc4:	push	{r4, r5, fp, lr}
   49cc8:	add	fp, sp, #8
   49ccc:	mov	r4, r0
   49cd0:	ldr	r0, [r0]
   49cd4:	ldr	r5, [r4, #4]
   49cd8:	subs	r0, r0, #1
   49cdc:	str	r0, [r4]
   49ce0:	blt	49cf8 <fputs@plt+0x38944>
   49ce4:	mov	r0, r4
   49ce8:	bl	49d10 <fputs@plt+0x3895c>
   49cec:	ldr	r0, [r4]
   49cf0:	cmn	r0, #1
   49cf4:	bgt	49ce4 <fputs@plt+0x38930>
   49cf8:	movw	r1, #22931	; 0x5993
   49cfc:	movt	r1, #8
   49d00:	mov	r0, r5
   49d04:	bl	1a8e8 <fputs@plt+0x9534>
   49d08:	str	r5, [r4, #4]
   49d0c:	pop	{r4, r5, fp, pc}
   49d10:	ldr	r1, [r0]
   49d14:	sub	r2, r1, #1
   49d18:	mov	r3, r0
   49d1c:	str	r2, [r3], r1, lsl #4
   49d20:	ldrb	r1, [r3, #10]
   49d24:	add	r2, r3, #12
   49d28:	b	49aec <fputs@plt+0x38738>
   49d2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49d30:	add	fp, sp, #28
   49d34:	sub	sp, sp, #12
   49d38:	mov	r4, r0
   49d3c:	ldrb	r0, [r0, #18]
   49d40:	cmp	r0, #0
   49d44:	bne	49d70 <fputs@plt+0x389bc>
   49d48:	ldr	sl, [r4]
   49d4c:	ldrb	r0, [sl, #69]	; 0x45
   49d50:	cmp	r0, #0
   49d54:	bne	49d64 <fputs@plt+0x389b0>
   49d58:	ldr	r0, [r4, #68]	; 0x44
   49d5c:	cmp	r0, #0
   49d60:	beq	49d78 <fputs@plt+0x389c4>
   49d64:	ldr	r0, [r4, #12]
   49d68:	cmp	r0, #0
   49d6c:	beq	49f50 <fputs@plt+0x38b9c>
   49d70:	sub	sp, fp, #28
   49d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49d78:	mov	r0, r4
   49d7c:	bl	56018 <fputs@plt+0x44c64>
   49d80:	cmp	r0, #0
   49d84:	beq	49f50 <fputs@plt+0x38b9c>
   49d88:	mov	r5, r0
   49d8c:	mov	r0, r5
   49d90:	mov	r1, #61	; 0x3d
   49d94:	bl	56080 <fputs@plt+0x44ccc>
   49d98:	cmp	r0, #0
   49d9c:	bne	49d8c <fputs@plt+0x389d8>
   49da0:	mov	r0, r5
   49da4:	mov	r1, #21
   49da8:	bl	560bc <fputs@plt+0x44d08>
   49dac:	ldrb	r0, [sl, #69]	; 0x45
   49db0:	cmp	r0, #0
   49db4:	bne	49f30 <fputs@plt+0x38b7c>
   49db8:	ldr	r0, [r4, #340]	; 0x154
   49dbc:	cmp	r0, #0
   49dc0:	bne	49dd0 <fputs@plt+0x38a1c>
   49dc4:	ldr	r0, [r4, #324]	; 0x144
   49dc8:	cmp	r0, #0
   49dcc:	beq	49f30 <fputs@plt+0x38b7c>
   49dd0:	mov	r7, #0
   49dd4:	mov	r0, r5
   49dd8:	mov	r1, #0
   49ddc:	bl	560e4 <fputs@plt+0x44d30>
   49de0:	ldr	r0, [sl, #20]
   49de4:	cmp	r0, #1
   49de8:	blt	49e6c <fputs@plt+0x38ab8>
   49dec:	add	r8, r4, #344	; 0x158
   49df0:	mov	r9, #1
   49df4:	ldr	r0, [r4, #340]	; 0x154
   49df8:	tst	r0, r9, lsl r7
   49dfc:	beq	49e5c <fputs@plt+0x38aa8>
   49e00:	lsl	r6, r9, r7
   49e04:	mov	r0, r5
   49e08:	mov	r1, r7
   49e0c:	bl	1abbc <fputs@plt+0x9808>
   49e10:	ldr	r0, [r8, r7, lsl #2]
   49e14:	ldr	r1, [sl, #16]
   49e18:	add	r1, r1, r7, lsl #4
   49e1c:	ldr	r1, [r1, #12]
   49e20:	ldr	r1, [r1, #4]
   49e24:	ldr	r2, [r4, #336]	; 0x150
   49e28:	stm	sp, {r0, r1}
   49e2c:	ands	r3, r2, r6
   49e30:	movwne	r3, #1
   49e34:	mov	r0, r5
   49e38:	mov	r1, #2
   49e3c:	mov	r2, r7
   49e40:	bl	1aa5c <fputs@plt+0x96a8>
   49e44:	ldrb	r0, [sl, #149]	; 0x95
   49e48:	cmp	r0, #0
   49e4c:	bne	49e5c <fputs@plt+0x38aa8>
   49e50:	mov	r0, r5
   49e54:	mov	r1, #1
   49e58:	bl	1aaa0 <fputs@plt+0x96ec>
   49e5c:	ldr	r0, [sl, #20]
   49e60:	add	r7, r7, #1
   49e64:	cmp	r7, r0
   49e68:	blt	49df4 <fputs@plt+0x38a40>
   49e6c:	ldr	r0, [r4, #456]	; 0x1c8
   49e70:	cmp	r0, #1
   49e74:	blt	49ec0 <fputs@plt+0x38b0c>
   49e78:	mov	r8, #0
   49e7c:	mvn	r9, #9
   49e80:	mov	r7, #0
   49e84:	ldr	r0, [r4, #524]	; 0x20c
   49e88:	ldr	r1, [r0, r7, lsl #2]
   49e8c:	mov	r0, sl
   49e90:	bl	45b98 <fputs@plt+0x347e4>
   49e94:	str	r8, [sp]
   49e98:	stmib	sp, {r0, r9}
   49e9c:	mov	r0, r5
   49ea0:	mov	r1, #149	; 0x95
   49ea4:	mov	r2, #0
   49ea8:	mov	r3, #0
   49eac:	bl	560f8 <fputs@plt+0x44d44>
   49eb0:	add	r7, r7, #1
   49eb4:	ldr	r0, [r4, #456]	; 0x1c8
   49eb8:	cmp	r7, r0
   49ebc:	blt	49e84 <fputs@plt+0x38ad0>
   49ec0:	mov	r6, #0
   49ec4:	str	r6, [r4, #456]	; 0x1c8
   49ec8:	mov	r0, r4
   49ecc:	bl	5613c <fputs@plt+0x44d88>
   49ed0:	mov	r0, r4
   49ed4:	bl	561a8 <fputs@plt+0x44df4>
   49ed8:	ldr	r8, [r4, #324]	; 0x144
   49edc:	cmp	r8, #0
   49ee0:	beq	49f24 <fputs@plt+0x38b70>
   49ee4:	strb	r6, [r4, #23]
   49ee8:	ldr	r0, [r8]
   49eec:	cmp	r0, #1
   49ef0:	blt	49f24 <fputs@plt+0x38b70>
   49ef4:	mov	r7, #0
   49ef8:	mov	r6, #0
   49efc:	ldr	r0, [r8, #4]
   49f00:	ldr	r1, [r0, r7]!
   49f04:	ldr	r2, [r0, #16]
   49f08:	mov	r0, r4
   49f0c:	bl	5626c <fputs@plt+0x44eb8>
   49f10:	add	r7, r7, #20
   49f14:	add	r6, r6, #1
   49f18:	ldr	r0, [r8]
   49f1c:	cmp	r6, r0
   49f20:	blt	49efc <fputs@plt+0x38b48>
   49f24:	mov	r0, r5
   49f28:	mov	r1, #1
   49f2c:	bl	562d8 <fputs@plt+0x44f24>
   49f30:	cmp	r5, #0
   49f34:	beq	49f50 <fputs@plt+0x38b9c>
   49f38:	ldr	r0, [r4, #68]	; 0x44
   49f3c:	cmp	r0, #0
   49f40:	bne	49f50 <fputs@plt+0x38b9c>
   49f44:	ldrb	r0, [sl, #69]	; 0x45
   49f48:	cmp	r0, #0
   49f4c:	beq	49f60 <fputs@plt+0x38bac>
   49f50:	mov	r0, #1
   49f54:	str	r0, [r4, #12]
   49f58:	sub	sp, fp, #28
   49f5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49f60:	ldr	r0, [r4, #412]	; 0x19c
   49f64:	cmp	r0, #0
   49f68:	beq	49f7c <fputs@plt+0x38bc8>
   49f6c:	ldr	r0, [r4, #72]	; 0x48
   49f70:	cmp	r0, #0
   49f74:	moveq	r0, #1
   49f78:	streq	r0, [r4, #72]	; 0x48
   49f7c:	mov	r0, r5
   49f80:	mov	r1, r4
   49f84:	bl	1acb4 <fputs@plt+0x9900>
   49f88:	mov	r0, #101	; 0x65
   49f8c:	b	49f54 <fputs@plt+0x38ba0>
   49f90:	push	{r4, r5, r6, r7, fp, lr}
   49f94:	add	fp, sp, #16
   49f98:	sub	sp, sp, #8
   49f9c:	mov	r5, r1
   49fa0:	mov	r4, r0
   49fa4:	ldr	r7, [r0]
   49fa8:	mov	r0, #0
   49fac:	str	r0, [sp]
   49fb0:	movw	r2, #23517	; 0x5bdd
   49fb4:	movt	r2, #8
   49fb8:	mov	r0, r4
   49fbc:	mov	r1, #22
   49fc0:	mov	r3, #0
   49fc4:	bl	5bb94 <fputs@plt+0x4a7e0>
   49fc8:	cmp	r0, #0
   49fcc:	beq	49fd8 <fputs@plt+0x38c24>
   49fd0:	sub	sp, fp, #16
   49fd4:	pop	{r4, r5, r6, r7, fp, pc}
   49fd8:	mov	r0, r4
   49fdc:	bl	56018 <fputs@plt+0x44c64>
   49fe0:	cmp	r0, #0
   49fe4:	beq	49fd0 <fputs@plt+0x38c1c>
   49fe8:	mov	r4, r0
   49fec:	cmp	r5, #7
   49ff0:	beq	4a040 <fputs@plt+0x38c8c>
   49ff4:	ldr	r0, [r7, #20]
   49ff8:	cmp	r0, #1
   49ffc:	blt	4a040 <fputs@plt+0x38c8c>
   4a000:	mov	r6, #1
   4a004:	cmp	r5, #9
   4a008:	movweq	r6, #2
   4a00c:	mov	r5, #0
   4a010:	mov	r0, r4
   4a014:	mov	r1, #2
   4a018:	mov	r2, r5
   4a01c:	mov	r3, r6
   4a020:	bl	56a58 <fputs@plt+0x456a4>
   4a024:	mov	r0, r4
   4a028:	mov	r1, r5
   4a02c:	bl	1abbc <fputs@plt+0x9808>
   4a030:	add	r5, r5, #1
   4a034:	ldr	r0, [r7, #20]
   4a038:	cmp	r5, r0
   4a03c:	blt	4a010 <fputs@plt+0x38c5c>
   4a040:	mov	r0, r4
   4a044:	mov	r1, #1
   4a048:	sub	sp, fp, #16
   4a04c:	pop	{r4, r5, r6, r7, fp, lr}
   4a050:	b	560bc <fputs@plt+0x44d08>
   4a054:	push	{r4, sl, fp, lr}
   4a058:	add	fp, sp, #8
   4a05c:	sub	sp, sp, #8
   4a060:	mov	r4, r0
   4a064:	mov	r0, #0
   4a068:	str	r0, [sp]
   4a06c:	movw	r2, #23561	; 0x5c09
   4a070:	movt	r2, #8
   4a074:	mov	r0, r4
   4a078:	mov	r1, #22
   4a07c:	mov	r3, #0
   4a080:	bl	5bb94 <fputs@plt+0x4a7e0>
   4a084:	cmp	r0, #0
   4a088:	beq	4a094 <fputs@plt+0x38ce0>
   4a08c:	sub	sp, fp, #8
   4a090:	pop	{r4, sl, fp, pc}
   4a094:	mov	r0, r4
   4a098:	bl	56018 <fputs@plt+0x44c64>
   4a09c:	cmp	r0, #0
   4a0a0:	beq	4a08c <fputs@plt+0x38cd8>
   4a0a4:	mov	r1, #1
   4a0a8:	mov	r2, #1
   4a0ac:	sub	sp, fp, #8
   4a0b0:	pop	{r4, sl, fp, lr}
   4a0b4:	b	57fcc <fputs@plt+0x46c18>
   4a0b8:	push	{r4, sl, fp, lr}
   4a0bc:	add	fp, sp, #8
   4a0c0:	sub	sp, sp, #8
   4a0c4:	mov	r4, r0
   4a0c8:	mov	r0, #0
   4a0cc:	str	r0, [sp]
   4a0d0:	movw	r2, #33888	; 0x8460
   4a0d4:	movt	r2, #8
   4a0d8:	mov	r0, r4
   4a0dc:	mov	r1, #22
   4a0e0:	mov	r3, #0
   4a0e4:	bl	5bb94 <fputs@plt+0x4a7e0>
   4a0e8:	cmp	r0, #0
   4a0ec:	beq	4a0f8 <fputs@plt+0x38d44>
   4a0f0:	sub	sp, fp, #8
   4a0f4:	pop	{r4, sl, fp, pc}
   4a0f8:	mov	r0, r4
   4a0fc:	bl	56018 <fputs@plt+0x44c64>
   4a100:	cmp	r0, #0
   4a104:	beq	4a0f0 <fputs@plt+0x38d3c>
   4a108:	mov	r1, #1
   4a10c:	mov	r2, #1
   4a110:	mov	r3, #1
   4a114:	sub	sp, fp, #8
   4a118:	pop	{r4, sl, fp, lr}
   4a11c:	b	56a58 <fputs@plt+0x456a4>
   4a120:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a124:	add	fp, sp, #24
   4a128:	sub	sp, sp, #16
   4a12c:	mov	r4, r1
   4a130:	mov	r6, r0
   4a134:	ldr	r0, [r0]
   4a138:	mov	r1, r2
   4a13c:	bl	5bc50 <fputs@plt+0x4a89c>
   4a140:	cmp	r0, #0
   4a144:	beq	4a1c4 <fputs@plt+0x38e10>
   4a148:	mov	r5, r0
   4a14c:	mov	r0, r6
   4a150:	bl	56018 <fputs@plt+0x44c64>
   4a154:	cmp	r0, #0
   4a158:	beq	4a18c <fputs@plt+0x38dd8>
   4a15c:	mov	r7, r0
   4a160:	mov	r8, #0
   4a164:	str	r8, [sp]
   4a168:	movw	r0, #13760	; 0x35c0
   4a16c:	movt	r0, #8
   4a170:	ldr	r2, [r0, r4, lsl #2]
   4a174:	mov	r0, r6
   4a178:	mov	r1, #32
   4a17c:	mov	r3, r5
   4a180:	bl	5bb94 <fputs@plt+0x4a7e0>
   4a184:	cmp	r0, #0
   4a188:	beq	4a1a0 <fputs@plt+0x38dec>
   4a18c:	ldr	r0, [r6]
   4a190:	mov	r1, r5
   4a194:	sub	sp, fp, #24
   4a198:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a19c:	b	13cb4 <fputs@plt+0x2900>
   4a1a0:	mvn	r0, #0
   4a1a4:	str	r8, [sp]
   4a1a8:	str	r5, [sp, #4]
   4a1ac:	str	r0, [sp, #8]
   4a1b0:	mov	r0, r7
   4a1b4:	mov	r1, #0
   4a1b8:	mov	r2, r4
   4a1bc:	mov	r3, #0
   4a1c0:	bl	560f8 <fputs@plt+0x44d44>
   4a1c4:	sub	sp, fp, #24
   4a1c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a1cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a1d0:	add	fp, sp, #28
   4a1d4:	sub	sp, sp, #28
   4a1d8:	mov	r6, r3
   4a1dc:	mov	r7, r2
   4a1e0:	mov	r5, r1
   4a1e4:	mov	r4, r0
   4a1e8:	ldr	r9, [r0]
   4a1ec:	ldrb	r0, [r9, #149]	; 0x95
   4a1f0:	cmp	r0, #0
   4a1f4:	beq	4a234 <fputs@plt+0x38e80>
   4a1f8:	ldr	r0, [r9, #144]	; 0x90
   4a1fc:	cmp	r0, #1
   4a200:	bne	4a234 <fputs@plt+0x38e80>
   4a204:	ldrb	r8, [r9, #148]	; 0x94
   4a208:	movw	r0, #20061	; 0x4e5d
   4a20c:	movt	r0, #8
   4a210:	movw	r1, #20080	; 0x4e70
   4a214:	movt	r1, #8
   4a218:	cmp	r8, #1
   4a21c:	moveq	r1, r0
   4a220:	mov	r0, r9
   4a224:	bl	1945c <fputs@plt+0x80a8>
   4a228:	mov	r7, r0
   4a22c:	str	r5, [sp, #24]
   4a230:	b	4a278 <fputs@plt+0x38ec4>
   4a234:	add	r3, sp, #24
   4a238:	mov	r0, r4
   4a23c:	mov	r1, r5
   4a240:	mov	r2, r7
   4a244:	bl	5bd14 <fputs@plt+0x4a960>
   4a248:	cmp	r0, #0
   4a24c:	blt	4a2fc <fputs@plt+0x38f48>
   4a250:	mov	r8, r0
   4a254:	cmp	r6, #0
   4a258:	cmpne	r8, #1
   4a25c:	bne	4a304 <fputs@plt+0x38f50>
   4a260:	cmp	r6, #0
   4a264:	movwne	r8, #1
   4a268:	ldr	r1, [sp, #24]
   4a26c:	mov	r0, r9
   4a270:	bl	5bc50 <fputs@plt+0x4a89c>
   4a274:	mov	r7, r0
   4a278:	ldr	r0, [sp, #24]
   4a27c:	ldr	r1, [r0]
   4a280:	ldr	r0, [r0, #4]
   4a284:	str	r1, [r4, #500]	; 0x1f4
   4a288:	str	r0, [r4, #504]	; 0x1f8
   4a28c:	cmp	r7, #0
   4a290:	beq	4a2fc <fputs@plt+0x38f48>
   4a294:	mov	r0, r4
   4a298:	mov	r1, r7
   4a29c:	bl	5bd94 <fputs@plt+0x4a9e0>
   4a2a0:	cmp	r0, #0
   4a2a4:	bne	4a2f0 <fputs@plt+0x38f3c>
   4a2a8:	ldr	r0, [r9, #16]
   4a2ac:	ldr	r5, [r0, r8, lsl #4]
   4a2b0:	ldrb	r0, [r9, #148]	; 0x94
   4a2b4:	str	r5, [sp]
   4a2b8:	cmp	r0, #1
   4a2bc:	moveq	r6, r0
   4a2c0:	movw	r0, #20061	; 0x4e5d
   4a2c4:	movt	r0, #8
   4a2c8:	movw	r2, #20080	; 0x4e70
   4a2cc:	movt	r2, #8
   4a2d0:	cmp	r6, #1
   4a2d4:	moveq	r2, r0
   4a2d8:	mov	r0, r4
   4a2dc:	mov	r1, #18
   4a2e0:	mov	r3, #0
   4a2e4:	bl	5bb94 <fputs@plt+0x4a7e0>
   4a2e8:	cmp	r0, #0
   4a2ec:	beq	4a328 <fputs@plt+0x38f74>
   4a2f0:	mov	r0, r9
   4a2f4:	mov	r1, r7
   4a2f8:	bl	13cb4 <fputs@plt+0x2900>
   4a2fc:	sub	sp, fp, #28
   4a300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a304:	ldr	r0, [r7, #4]
   4a308:	cmp	r0, #0
   4a30c:	beq	4a260 <fputs@plt+0x38eac>
   4a310:	movw	r1, #23576	; 0x5c18
   4a314:	movt	r1, #8
   4a318:	mov	r0, r4
   4a31c:	bl	1a8e8 <fputs@plt+0x9534>
   4a320:	sub	sp, fp, #28
   4a324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a328:	ldr	sl, [fp, #12]
   4a32c:	cmp	sl, #0
   4a330:	beq	4a4c8 <fputs@plt+0x39114>
   4a334:	ldrb	r0, [r4, #454]	; 0x1c6
   4a338:	cmp	r0, #0
   4a33c:	beq	4a4fc <fputs@plt+0x39148>
   4a340:	mov	r0, r9
   4a344:	mov	r2, #72	; 0x48
   4a348:	mov	r3, #0
   4a34c:	bl	19680 <fputs@plt+0x82cc>
   4a350:	cmp	r0, #0
   4a354:	beq	4a548 <fputs@plt+0x39194>
   4a358:	mov	r6, r0
   4a35c:	movw	r0, #65535	; 0xffff
   4a360:	strh	r0, [r6, #32]
   4a364:	str	r7, [r6]
   4a368:	ldr	r0, [r9, #16]
   4a36c:	add	r0, r0, r8, lsl #4
   4a370:	ldr	r0, [r0, #12]
   4a374:	movw	r1, #1
   4a378:	movt	r1, #200	; 0xc8
   4a37c:	str	r1, [r6, #36]	; 0x24
   4a380:	str	r0, [r6, #64]	; 0x40
   4a384:	str	r6, [r4, #488]	; 0x1e8
   4a388:	ldrb	r0, [r4, #18]
   4a38c:	cmp	r0, #0
   4a390:	bne	4a3b0 <fputs@plt+0x38ffc>
   4a394:	movw	r1, #23676	; 0x5c7c
   4a398:	movt	r1, #8
   4a39c:	mov	r0, r7
   4a3a0:	bl	11390 <strcmp@plt>
   4a3a4:	cmp	r0, #0
   4a3a8:	ldreq	r0, [r6, #64]	; 0x40
   4a3ac:	streq	r6, [r0, #72]	; 0x48
   4a3b0:	ldrb	r0, [r9, #149]	; 0x95
   4a3b4:	cmp	r0, #0
   4a3b8:	bne	4a2fc <fputs@plt+0x38f48>
   4a3bc:	mov	r0, r4
   4a3c0:	bl	56018 <fputs@plt+0x44c64>
   4a3c4:	cmp	r0, #0
   4a3c8:	beq	4a2fc <fputs@plt+0x38f48>
   4a3cc:	mov	r7, r0
   4a3d0:	mov	r5, #1
   4a3d4:	mov	r0, r4
   4a3d8:	mov	r1, #1
   4a3dc:	mov	r2, r8
   4a3e0:	bl	5be0c <fputs@plt+0x4aa58>
   4a3e4:	cmp	sl, #0
   4a3e8:	beq	4a3f8 <fputs@plt+0x39044>
   4a3ec:	mov	r0, r7
   4a3f0:	mov	r1, #149	; 0x95
   4a3f4:	bl	560bc <fputs@plt+0x44d08>
   4a3f8:	ldr	r0, [r4, #76]	; 0x4c
   4a3fc:	add	r1, r0, #1
   4a400:	add	r2, r0, #2
   4a404:	str	r1, [sp, #20]
   4a408:	str	r1, [r4, #392]	; 0x188
   4a40c:	str	r2, [sp, #16]
   4a410:	str	r2, [r4, #396]	; 0x18c
   4a414:	add	r6, r0, #3
   4a418:	str	r6, [r4, #76]	; 0x4c
   4a41c:	mov	r0, #2
   4a420:	str	r0, [sp]
   4a424:	mov	r0, r7
   4a428:	mov	r1, #51	; 0x33
   4a42c:	mov	r2, r8
   4a430:	mov	r3, r6
   4a434:	bl	4644c <fputs@plt+0x35098>
   4a438:	mov	r0, r7
   4a43c:	mov	r1, r8
   4a440:	bl	1abbc <fputs@plt+0x9808>
   4a444:	mov	r0, r7
   4a448:	mov	r1, #45	; 0x2d
   4a44c:	mov	r2, r6
   4a450:	bl	57fcc <fputs@plt+0x46c18>
   4a454:	str	r0, [sp, #12]
   4a458:	ldr	r0, [r9, #24]
   4a45c:	tst	r0, #32768	; 0x8000
   4a460:	movweq	r5, #4
   4a464:	str	r5, [sp]
   4a468:	mov	r0, r7
   4a46c:	mov	r1, #52	; 0x34
   4a470:	mov	r2, r8
   4a474:	mov	r3, #2
   4a478:	bl	4644c <fputs@plt+0x35098>
   4a47c:	ldrb	r0, [r9, #66]	; 0x42
   4a480:	str	r0, [sp]
   4a484:	mov	r0, r7
   4a488:	mov	r1, #52	; 0x34
   4a48c:	mov	r2, r8
   4a490:	mov	r3, #5
   4a494:	bl	4644c <fputs@plt+0x35098>
   4a498:	mov	r0, r7
   4a49c:	ldr	r1, [sp, #12]
   4a4a0:	bl	560e4 <fputs@plt+0x44d30>
   4a4a4:	ldr	r0, [fp, #8]
   4a4a8:	orrs	r0, sl, r0
   4a4ac:	beq	4a590 <fputs@plt+0x391dc>
   4a4b0:	mov	r0, r7
   4a4b4:	mov	r1, #22
   4a4b8:	mov	r2, #0
   4a4bc:	ldr	r3, [sp, #16]
   4a4c0:	bl	56a58 <fputs@plt+0x456a4>
   4a4c4:	b	4a5a8 <fputs@plt+0x391f4>
   4a4c8:	str	r5, [sp]
   4a4cc:	ldr	r0, [fp, #8]
   4a4d0:	add	r0, r6, r0, lsl #1
   4a4d4:	movw	r1, #34440	; 0x8688
   4a4d8:	movt	r1, #8
   4a4dc:	ldrb	r1, [r1, r0]
   4a4e0:	mov	r0, r4
   4a4e4:	mov	r2, r7
   4a4e8:	mov	r3, #0
   4a4ec:	bl	5bb94 <fputs@plt+0x4a7e0>
   4a4f0:	cmp	r0, #0
   4a4f4:	bne	4a2f0 <fputs@plt+0x38f3c>
   4a4f8:	b	4a334 <fputs@plt+0x38f80>
   4a4fc:	ldr	r0, [r9, #16]
   4a500:	ldr	r5, [r0, r8, lsl #4]
   4a504:	mov	r0, r4
   4a508:	bl	46838 <fputs@plt+0x35484>
   4a50c:	cmp	r0, #0
   4a510:	bne	4a2f0 <fputs@plt+0x38f3c>
   4a514:	mov	r0, r9
   4a518:	mov	r1, r7
   4a51c:	mov	r2, r5
   4a520:	bl	1f6d0 <fputs@plt+0xe31c>
   4a524:	cmp	r0, #0
   4a528:	beq	4a560 <fputs@plt+0x391ac>
   4a52c:	ldr	r0, [fp, #16]
   4a530:	cmp	r0, #0
   4a534:	beq	4a634 <fputs@plt+0x39280>
   4a538:	mov	r0, r4
   4a53c:	mov	r1, r8
   4a540:	bl	5b4f8 <fputs@plt+0x4a144>
   4a544:	b	4a2f0 <fputs@plt+0x38f3c>
   4a548:	mov	r0, #7
   4a54c:	str	r0, [r4, #12]
   4a550:	ldr	r0, [r4, #68]	; 0x44
   4a554:	add	r0, r0, #1
   4a558:	str	r0, [r4, #68]	; 0x44
   4a55c:	b	4a2f0 <fputs@plt+0x38f3c>
   4a560:	mov	r0, r9
   4a564:	mov	r1, r7
   4a568:	mov	r2, r5
   4a56c:	bl	43508 <fputs@plt+0x32154>
   4a570:	cmp	r0, #0
   4a574:	beq	4a340 <fputs@plt+0x38f8c>
   4a578:	movw	r1, #23641	; 0x5c59
   4a57c:	movt	r1, #8
   4a580:	mov	r0, r4
   4a584:	mov	r2, r7
   4a588:	bl	1a8e8 <fputs@plt+0x9534>
   4a58c:	b	4a2f0 <fputs@plt+0x38f3c>
   4a590:	mov	r0, r7
   4a594:	mov	r1, #122	; 0x7a
   4a598:	mov	r2, r8
   4a59c:	ldr	r3, [sp, #16]
   4a5a0:	bl	56a58 <fputs@plt+0x456a4>
   4a5a4:	str	r0, [r4, #424]	; 0x1a8
   4a5a8:	mov	r0, r4
   4a5ac:	mov	r1, r8
   4a5b0:	bl	5be54 <fputs@plt+0x4aaa0>
   4a5b4:	mov	r4, #0
   4a5b8:	mov	r0, r7
   4a5bc:	mov	r1, #74	; 0x4a
   4a5c0:	mov	r2, #0
   4a5c4:	ldr	r5, [sp, #20]
   4a5c8:	mov	r3, r5
   4a5cc:	bl	56a58 <fputs@plt+0x456a4>
   4a5d0:	mvn	r0, #1
   4a5d4:	movw	r1, #13772	; 0x35cc
   4a5d8:	movt	r1, #8
   4a5dc:	str	r4, [sp]
   4a5e0:	str	r1, [sp, #4]
   4a5e4:	str	r0, [sp, #8]
   4a5e8:	mov	r0, r7
   4a5ec:	mov	r1, #27
   4a5f0:	mov	r2, #6
   4a5f4:	mov	r3, r6
   4a5f8:	bl	560f8 <fputs@plt+0x44d44>
   4a5fc:	str	r5, [sp]
   4a600:	mov	r0, r7
   4a604:	mov	r1, #75	; 0x4b
   4a608:	mov	r2, #0
   4a60c:	mov	r3, r6
   4a610:	bl	4644c <fputs@plt+0x35098>
   4a614:	mov	r0, r7
   4a618:	mov	r1, #8
   4a61c:	bl	1aaa0 <fputs@plt+0x96ec>
   4a620:	mov	r0, r7
   4a624:	mov	r1, #61	; 0x3d
   4a628:	bl	560bc <fputs@plt+0x44d08>
   4a62c:	sub	sp, fp, #28
   4a630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a634:	ldr	r2, [sp, #24]
   4a638:	movw	r1, #23617	; 0x5c41
   4a63c:	movt	r1, #8
   4a640:	mov	r0, r4
   4a644:	bl	1a8e8 <fputs@plt+0x9534>
   4a648:	b	4a2f0 <fputs@plt+0x38f3c>
   4a64c:	ldrb	r1, [r0, #24]
   4a650:	add	r1, r1, #1
   4a654:	strb	r1, [r0, #24]
   4a658:	ldr	r0, [r0]
   4a65c:	ldr	r1, [r0, #256]	; 0x100
   4a660:	add	r1, r1, #1
   4a664:	str	r1, [r0, #256]	; 0x100
   4a668:	bx	lr
   4a66c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a670:	add	fp, sp, #28
   4a674:	sub	sp, sp, #76	; 0x4c
   4a678:	mov	sl, r3
   4a67c:	mov	r5, r1
   4a680:	mov	r4, r0
   4a684:	ldr	r6, [r0]
   4a688:	ldr	r9, [fp, #8]
   4a68c:	str	r2, [sp, #52]	; 0x34
   4a690:	cmp	r2, #0
   4a694:	cmpeq	r9, #0
   4a698:	beq	4ab48 <fputs@plt+0x39794>
   4a69c:	ldr	r7, [r4, #488]	; 0x1e8
   4a6a0:	cmp	r7, #0
   4a6a4:	beq	4ab48 <fputs@plt+0x39794>
   4a6a8:	ldrb	r0, [r6, #149]	; 0x95
   4a6ac:	cmp	r0, #0
   4a6b0:	beq	4a6cc <fputs@plt+0x39318>
   4a6b4:	ldr	r0, [r6, #144]	; 0x90
   4a6b8:	str	r0, [r7, #28]
   4a6bc:	cmp	r0, #1
   4a6c0:	ldrbeq	r0, [r7, #42]	; 0x2a
   4a6c4:	orreq	r0, r0, #1
   4a6c8:	strbeq	r0, [r7, #42]	; 0x2a
   4a6cc:	tst	sl, #32
   4a6d0:	beq	4a72c <fputs@plt+0x39378>
   4a6d4:	ldrb	r0, [r7, #42]	; 0x2a
   4a6d8:	tst	r0, #8
   4a6dc:	bne	4a700 <fputs@plt+0x3934c>
   4a6e0:	tst	r0, #4
   4a6e4:	bne	4a718 <fputs@plt+0x39364>
   4a6e8:	ldr	r2, [r7]
   4a6ec:	movw	r1, #23829	; 0x5d15
   4a6f0:	movt	r1, #8
   4a6f4:	mov	r0, r4
   4a6f8:	bl	1a8e8 <fputs@plt+0x9534>
   4a6fc:	b	4a72c <fputs@plt+0x39378>
   4a700:	movw	r1, #23779	; 0x5ce3
   4a704:	movt	r1, #8
   4a708:	mov	r0, r4
   4a70c:	sub	sp, fp, #28
   4a710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a714:	b	1a8e8 <fputs@plt+0x9534>
   4a718:	orr	r0, r0, #96	; 0x60
   4a71c:	strb	r0, [r7, #42]	; 0x2a
   4a720:	mov	r0, r4
   4a724:	mov	r1, r7
   4a728:	bl	5bf14 <fputs@plt+0x4ab60>
   4a72c:	str	r5, [sp, #48]	; 0x30
   4a730:	ldr	r1, [r7, #64]	; 0x40
   4a734:	mov	r0, r6
   4a738:	bl	1aa0c <fputs@plt+0x9658>
   4a73c:	str	r0, [sp, #44]	; 0x2c
   4a740:	ldr	r0, [r7, #24]
   4a744:	cmp	r0, #0
   4a748:	beq	4a764 <fputs@plt+0x393b0>
   4a74c:	str	r0, [sp]
   4a750:	mov	r0, r4
   4a754:	mov	r1, r7
   4a758:	mov	r2, #4
   4a75c:	mov	r3, #0
   4a760:	bl	5c2bc <fputs@plt+0x4af08>
   4a764:	mov	r0, r7
   4a768:	bl	5c36c <fputs@plt+0x4afb8>
   4a76c:	ldr	r8, [r7, #8]
   4a770:	cmp	r8, #0
   4a774:	beq	4a78c <fputs@plt+0x393d8>
   4a778:	mov	r0, r8
   4a77c:	bl	5c3cc <fputs@plt+0x4b018>
   4a780:	ldr	r8, [r8, #20]
   4a784:	cmp	r8, #0
   4a788:	bne	4a778 <fputs@plt+0x393c4>
   4a78c:	ldrb	r0, [r6, #149]	; 0x95
   4a790:	cmp	r0, #0
   4a794:	ldr	r5, [sp, #48]	; 0x30
   4a798:	beq	4a7c8 <fputs@plt+0x39414>
   4a79c:	ldr	r1, [r7]
   4a7a0:	ldr	r0, [r7, #64]	; 0x40
   4a7a4:	add	r0, r0, #8
   4a7a8:	mov	r2, r7
   4a7ac:	bl	43c54 <fputs@plt+0x328a0>
   4a7b0:	cmp	r0, #0
   4a7b4:	beq	4a9dc <fputs@plt+0x39628>
   4a7b8:	mov	r0, r6
   4a7bc:	bl	19084 <fputs@plt+0x7cd0>
   4a7c0:	sub	sp, fp, #28
   4a7c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a7c8:	mov	r0, r4
   4a7cc:	bl	56018 <fputs@plt+0x44c64>
   4a7d0:	cmp	r0, #0
   4a7d4:	beq	4ab48 <fputs@plt+0x39794>
   4a7d8:	mov	r8, r0
   4a7dc:	mov	r1, #61	; 0x3d
   4a7e0:	mov	r2, #0
   4a7e4:	bl	57fcc <fputs@plt+0x46c18>
   4a7e8:	ldr	r0, [r7, #12]
   4a7ec:	movw	r1, #26526	; 0x679e
   4a7f0:	movt	r1, #8
   4a7f4:	movw	r5, #32263	; 0x7e07
   4a7f8:	movt	r5, #8
   4a7fc:	cmp	r0, #0
   4a800:	moveq	r5, r1
   4a804:	movw	r0, #23861	; 0x5d35
   4a808:	movt	r0, #8
   4a80c:	movw	r2, #23867	; 0x5d3b
   4a810:	movt	r2, #8
   4a814:	moveq	r2, r0
   4a818:	cmp	r9, #0
   4a81c:	str	r8, [sp, #40]	; 0x28
   4a820:	beq	4aa2c <fputs@plt+0x39678>
   4a824:	str	r5, [sp, #36]	; 0x24
   4a828:	ldr	r5, [r4, #76]	; 0x4c
   4a82c:	add	r0, r5, #3
   4a830:	str	r0, [sp, #32]
   4a834:	str	r0, [r4, #76]	; 0x4c
   4a838:	mov	r0, r4
   4a83c:	bl	59434 <fputs@plt+0x48080>
   4a840:	ldr	r3, [r4, #396]	; 0x18c
   4a844:	ldr	r0, [sp, #44]	; 0x2c
   4a848:	str	r0, [sp]
   4a84c:	mov	r0, r8
   4a850:	mov	r1, #55	; 0x37
   4a854:	mov	r2, #1
   4a858:	bl	4644c <fputs@plt+0x35098>
   4a85c:	mov	r0, r8
   4a860:	mov	r1, #16
   4a864:	bl	1aaa0 <fputs@plt+0x96ec>
   4a868:	mov	r0, #2
   4a86c:	str	r0, [r4, #72]	; 0x48
   4a870:	mov	r0, r8
   4a874:	bl	5afb8 <fputs@plt+0x49c04>
   4a878:	mov	sl, r0
   4a87c:	add	r0, r0, #1
   4a880:	str	r0, [sp]
   4a884:	str	r5, [sp, #28]
   4a888:	add	r5, r5, #1
   4a88c:	mov	r0, r8
   4a890:	mov	r1, #16
   4a894:	mov	r2, r5
   4a898:	mov	r3, #0
   4a89c:	bl	4644c <fputs@plt+0x35098>
   4a8a0:	sub	r0, fp, #48	; 0x30
   4a8a4:	mov	r1, #13
   4a8a8:	mov	r2, r5
   4a8ac:	bl	5af14 <fputs@plt+0x49b60>
   4a8b0:	mov	r0, r4
   4a8b4:	mov	r1, r9
   4a8b8:	sub	r2, fp, #48	; 0x30
   4a8bc:	bl	4c8d4 <fputs@plt+0x3b520>
   4a8c0:	mov	r0, r8
   4a8c4:	mov	r1, r5
   4a8c8:	bl	5c440 <fputs@plt+0x4b08c>
   4a8cc:	mov	r0, r8
   4a8d0:	mov	r1, sl
   4a8d4:	bl	560e4 <fputs@plt+0x44d30>
   4a8d8:	ldr	r0, [r4, #68]	; 0x44
   4a8dc:	cmp	r0, #0
   4a8e0:	bne	4ab48 <fputs@plt+0x39794>
   4a8e4:	mov	r0, r4
   4a8e8:	mov	r1, r9
   4a8ec:	bl	5c46c <fputs@plt+0x4b0b8>
   4a8f0:	cmp	r0, #0
   4a8f4:	beq	4ab48 <fputs@plt+0x39794>
   4a8f8:	mov	r1, r0
   4a8fc:	ldr	r0, [sp, #28]
   4a900:	add	sl, r0, #2
   4a904:	ldrh	r0, [r1, #34]	; 0x22
   4a908:	strh	r0, [r7, #34]	; 0x22
   4a90c:	ldr	r0, [r1, #4]
   4a910:	str	r0, [r7, #4]
   4a914:	mov	r0, #0
   4a918:	str	r0, [r1, #4]
   4a91c:	strh	r0, [r1, #34]	; 0x22
   4a920:	mov	r0, r6
   4a924:	bl	13ae8 <fputs@plt+0x2734>
   4a928:	ldr	r2, [fp, #-44]	; 0xffffffd4
   4a92c:	ldr	r5, [sp, #40]	; 0x28
   4a930:	mov	r0, r5
   4a934:	mov	r1, #18
   4a938:	bl	57fcc <fputs@plt+0x46c18>
   4a93c:	mov	r9, r0
   4a940:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4a944:	ldr	r3, [fp, #-36]	; 0xffffffdc
   4a948:	str	sl, [sp]
   4a94c:	mov	r0, r5
   4a950:	mov	r1, #49	; 0x31
   4a954:	bl	4644c <fputs@plt+0x35098>
   4a958:	mov	r0, r5
   4a95c:	mov	r1, r7
   4a960:	mov	r2, #0
   4a964:	bl	5c544 <fputs@plt+0x4b190>
   4a968:	mov	r0, r5
   4a96c:	mov	r1, #74	; 0x4a
   4a970:	mov	r2, #1
   4a974:	ldr	r8, [sp, #32]
   4a978:	mov	r3, r8
   4a97c:	bl	56a58 <fputs@plt+0x456a4>
   4a980:	str	r8, [sp]
   4a984:	mov	r0, r5
   4a988:	mov	r1, #75	; 0x4b
   4a98c:	mov	r2, #1
   4a990:	mov	r3, sl
   4a994:	bl	4644c <fputs@plt+0x35098>
   4a998:	mov	r0, r5
   4a99c:	mov	r1, r9
   4a9a0:	bl	562d8 <fputs@plt+0x44f24>
   4a9a4:	mov	r0, r5
   4a9a8:	mov	r1, r9
   4a9ac:	bl	560e4 <fputs@plt+0x44d30>
   4a9b0:	mov	r0, r5
   4a9b4:	mov	r1, #61	; 0x3d
   4a9b8:	mov	r2, #1
   4a9bc:	bl	57fcc <fputs@plt+0x46c18>
   4a9c0:	mov	r0, r6
   4a9c4:	mov	r1, r7
   4a9c8:	bl	5c65c <fputs@plt+0x4b2a8>
   4a9cc:	mov	r9, r0
   4a9d0:	ldr	r5, [sp, #44]	; 0x2c
   4a9d4:	ldr	r8, [sp, #36]	; 0x24
   4a9d8:	b	4aa74 <fputs@plt+0x396c0>
   4a9dc:	mov	r0, #0
   4a9e0:	str	r0, [r4, #488]	; 0x1e8
   4a9e4:	ldr	r0, [r6, #24]
   4a9e8:	orr	r0, r0, #2
   4a9ec:	str	r0, [r6, #24]
   4a9f0:	ldr	r0, [r7, #12]
   4a9f4:	cmp	r0, #0
   4a9f8:	bne	4ab48 <fputs@plt+0x39794>
   4a9fc:	ldr	r0, [r5]
   4aa00:	cmp	r0, #0
   4aa04:	ldr	r0, [sp, #52]	; 0x34
   4aa08:	movne	r0, r5
   4aa0c:	ldr	r1, [r0]
   4aa10:	ldr	r0, [r4, #500]	; 0x1f4
   4aa14:	sub	r1, r1, r0
   4aa18:	bl	47450 <fputs@plt+0x3609c>
   4aa1c:	add	r0, r0, #13
   4aa20:	str	r0, [r7, #44]	; 0x2c
   4aa24:	sub	sp, fp, #28
   4aa28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aa2c:	cmp	sl, #0
   4aa30:	ldr	r0, [sp, #52]	; 0x34
   4aa34:	addne	r0, r4, #508	; 0x1fc
   4aa38:	ldr	r3, [r0]
   4aa3c:	ldr	r1, [r4, #500]	; 0x1f4
   4aa40:	ldrb	r1, [r3], -r1
   4aa44:	mov	r8, r5
   4aa48:	cmp	r1, #59	; 0x3b
   4aa4c:	ldrne	r0, [r0, #4]
   4aa50:	addne	r3, r0, r3
   4aa54:	ldr	r5, [sp, #44]	; 0x2c
   4aa58:	ldr	r0, [r4, #500]	; 0x1f4
   4aa5c:	str	r0, [sp]
   4aa60:	movw	r1, #23872	; 0x5d40
   4aa64:	movt	r1, #8
   4aa68:	mov	r0, r6
   4aa6c:	bl	1a96c <fputs@plt+0x95b8>
   4aa70:	mov	r9, r0
   4aa74:	ldr	r0, [r6, #16]
   4aa78:	ldr	r2, [r0, r5, lsl #4]
   4aa7c:	ldr	r0, [r7]
   4aa80:	ldr	r1, [r4, #392]	; 0x188
   4aa84:	ldr	r3, [r4, #396]	; 0x18c
   4aa88:	str	r8, [sp]
   4aa8c:	str	r0, [sp, #4]
   4aa90:	add	ip, sp, #8
   4aa94:	stm	ip, {r0, r3, r9}
   4aa98:	str	r1, [sp, #20]
   4aa9c:	movw	r0, #20061	; 0x4e5d
   4aaa0:	movt	r0, #8
   4aaa4:	movw	r3, #20080	; 0x4e70
   4aaa8:	movt	r3, #8
   4aaac:	cmp	r5, #1
   4aab0:	moveq	r3, r0
   4aab4:	movw	r1, #23887	; 0x5d4f
   4aab8:	movt	r1, #8
   4aabc:	mov	r0, r4
   4aac0:	bl	5c860 <fputs@plt+0x4b4ac>
   4aac4:	mov	r0, r6
   4aac8:	mov	r1, r9
   4aacc:	bl	13cb4 <fputs@plt+0x2900>
   4aad0:	mov	r0, r4
   4aad4:	mov	r1, r5
   4aad8:	bl	5c960 <fputs@plt+0x4b5ac>
   4aadc:	ldrb	r0, [r7, #42]	; 0x2a
   4aae0:	tst	r0, #8
   4aae4:	beq	4ab14 <fputs@plt+0x39760>
   4aae8:	ldr	r0, [r6, #16]
   4aaec:	add	r1, r0, r5, lsl #4
   4aaf0:	ldr	r1, [r1, #12]
   4aaf4:	ldr	r1, [r1, #72]	; 0x48
   4aaf8:	cmp	r1, #0
   4aafc:	bne	4ab14 <fputs@plt+0x39760>
   4ab00:	ldr	r2, [r0, r5, lsl #4]
   4ab04:	movw	r1, #23974	; 0x5da6
   4ab08:	movt	r1, #8
   4ab0c:	mov	r0, r4
   4ab10:	bl	5c860 <fputs@plt+0x4b4ac>
   4ab14:	ldr	r2, [r7]
   4ab18:	movw	r1, #24016	; 0x5dd0
   4ab1c:	movt	r1, #8
   4ab20:	mov	r0, r6
   4ab24:	bl	1a96c <fputs@plt+0x95b8>
   4ab28:	mov	r2, r0
   4ab2c:	ldr	r0, [sp, #40]	; 0x28
   4ab30:	mov	r1, r5
   4ab34:	bl	5c9a4 <fputs@plt+0x4b5f0>
   4ab38:	ldrb	r0, [r6, #149]	; 0x95
   4ab3c:	cmp	r0, #0
   4ab40:	ldr	r5, [sp, #48]	; 0x30
   4ab44:	bne	4a79c <fputs@plt+0x393e8>
   4ab48:	sub	sp, fp, #28
   4ab4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ab50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ab54:	add	fp, sp, #28
   4ab58:	sub	sp, sp, #4
   4ab5c:	ldr	r7, [r0, #488]	; 0x1e8
   4ab60:	cmp	r7, #0
   4ab64:	beq	4ad18 <fputs@plt+0x39964>
   4ab68:	mov	r5, r1
   4ab6c:	mov	sl, r0
   4ab70:	ldr	r9, [r0]
   4ab74:	ldrsh	r0, [r7, #34]	; 0x22
   4ab78:	ldr	r1, [r9, #100]	; 0x64
   4ab7c:	cmp	r1, r0
   4ab80:	ble	4acb4 <fputs@plt+0x39900>
   4ab84:	mov	r8, r2
   4ab88:	ldr	r0, [r2, #4]
   4ab8c:	ldr	r1, [r5, #4]
   4ab90:	add	r0, r1, r0
   4ab94:	add	r2, r0, #2
   4ab98:	mov	r4, #0
   4ab9c:	mov	r0, r9
   4aba0:	mov	r3, #0
   4aba4:	bl	1a7c8 <fputs@plt+0x9414>
   4aba8:	cmp	r0, #0
   4abac:	beq	4ad18 <fputs@plt+0x39964>
   4abb0:	mov	r6, r0
   4abb4:	ldm	r5, {r1, r2}
   4abb8:	bl	1121c <memcpy@plt>
   4abbc:	ldr	r0, [r5, #4]
   4abc0:	strb	r4, [r6, r0]
   4abc4:	mov	r0, r6
   4abc8:	bl	5bc8c <fputs@plt+0x4a8d8>
   4abcc:	ldrsh	r0, [r7, #34]	; 0x22
   4abd0:	cmp	r0, #1
   4abd4:	blt	4ac08 <fputs@plt+0x39854>
   4abd8:	ldr	r5, [r7, #4]
   4abdc:	mov	r4, #0
   4abe0:	ldr	r1, [r5, r4, lsl #4]
   4abe4:	mov	r0, r6
   4abe8:	bl	15ae4 <fputs@plt+0x4730>
   4abec:	cmp	r0, #0
   4abf0:	beq	4acd0 <fputs@plt+0x3991c>
   4abf4:	add	r4, r4, #1
   4abf8:	ldrsh	r0, [r7, #34]	; 0x22
   4abfc:	cmp	r4, r0
   4ac00:	blt	4abe0 <fputs@plt+0x3982c>
   4ac04:	uxth	r0, r0
   4ac08:	sxth	r0, r0
   4ac0c:	tst	r0, #7
   4ac10:	bne	4ac38 <fputs@plt+0x39884>
   4ac14:	mov	r1, #128	; 0x80
   4ac18:	add	r2, r1, r0, lsl #4
   4ac1c:	ldr	r1, [r7, #4]
   4ac20:	mov	r0, r9
   4ac24:	mov	r3, #0
   4ac28:	bl	20938 <fputs@plt+0xf584>
   4ac2c:	cmp	r0, #0
   4ac30:	beq	4ace4 <fputs@plt+0x39930>
   4ac34:	str	r0, [r7, #4]
   4ac38:	ldrsh	r9, [r7, #34]	; 0x22
   4ac3c:	ldr	r4, [r7, #4]
   4ac40:	mov	r0, r4
   4ac44:	str	r6, [r0, r9, lsl #4]!
   4ac48:	mov	r1, #0
   4ac4c:	str	r1, [r0, #4]
   4ac50:	str	r1, [r0, #8]
   4ac54:	str	r1, [r0, #12]
   4ac58:	ldr	r5, [r8, #4]
   4ac5c:	cmp	r5, #0
   4ac60:	beq	4acf8 <fputs@plt+0x39944>
   4ac64:	mov	r0, r6
   4ac68:	bl	1358c <fputs@plt+0x21d8>
   4ac6c:	add	r0, r6, r0
   4ac70:	add	r6, r0, #1
   4ac74:	ldr	r1, [r8]
   4ac78:	mov	r0, r6
   4ac7c:	mov	r2, r5
   4ac80:	bl	1121c <memcpy@plt>
   4ac84:	ldr	r0, [r8, #4]
   4ac88:	mov	r1, #0
   4ac8c:	strb	r1, [r6, r0]
   4ac90:	add	r4, r4, r9, lsl #4
   4ac94:	add	r1, r4, #14
   4ac98:	mov	r0, r6
   4ac9c:	bl	57c28 <fputs@plt+0x46874>
   4aca0:	strb	r0, [r4, #13]
   4aca4:	ldrb	r0, [r4, #15]
   4aca8:	orr	r0, r0, #4
   4acac:	strb	r0, [r4, #15]
   4acb0:	b	4ad04 <fputs@plt+0x39950>
   4acb4:	ldr	r2, [r7]
   4acb8:	movw	r1, #25666	; 0x6442
   4acbc:	movt	r1, #8
   4acc0:	mov	r0, sl
   4acc4:	sub	sp, fp, #28
   4acc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4accc:	b	1a8e8 <fputs@plt+0x9534>
   4acd0:	movw	r1, #25689	; 0x6459
   4acd4:	movt	r1, #8
   4acd8:	mov	r0, sl
   4acdc:	mov	r2, r6
   4ace0:	bl	1a8e8 <fputs@plt+0x9534>
   4ace4:	mov	r0, r9
   4ace8:	mov	r1, r6
   4acec:	sub	sp, fp, #28
   4acf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4acf4:	b	13cb4 <fputs@plt+0x2900>
   4acf8:	add	r0, r4, r9, lsl #4
   4acfc:	movw	r1, #321	; 0x141
   4ad00:	strh	r1, [r0, #13]
   4ad04:	ldrh	r0, [r7, #34]	; 0x22
   4ad08:	add	r0, r0, #1
   4ad0c:	strh	r0, [r7, #34]	; 0x22
   4ad10:	mov	r0, #0
   4ad14:	str	r0, [sl, #332]	; 0x14c
   4ad18:	sub	sp, fp, #28
   4ad1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ad20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4ad24:	add	fp, sp, #24
   4ad28:	sub	sp, sp, #48	; 0x30
   4ad2c:	mov	r5, r1
   4ad30:	mov	r6, r0
   4ad34:	ldr	r4, [r0]
   4ad38:	ldr	r0, [r0, #488]	; 0x1e8
   4ad3c:	cmp	r0, #0
   4ad40:	beq	4ae04 <fputs@plt+0x39a50>
   4ad44:	ldr	r8, [r0, #4]
   4ad48:	ldrsh	r7, [r0, #34]	; 0x22
   4ad4c:	ldrb	r1, [r4, #149]	; 0x95
   4ad50:	ldr	r0, [r5]
   4ad54:	bl	611e4 <fputs@plt+0x4fe30>
   4ad58:	sub	r1, r7, #1
   4ad5c:	cmp	r0, #0
   4ad60:	beq	4adf0 <fputs@plt+0x39a3c>
   4ad64:	add	r8, r8, r1, lsl #4
   4ad68:	ldr	r1, [r8, #4]
   4ad6c:	mov	r0, r4
   4ad70:	bl	43f70 <fputs@plt+0x32bbc>
   4ad74:	mov	r7, sp
   4ad78:	vmov.i32	q8, #0	; 0x00000000
   4ad7c:	add	r0, r7, #32
   4ad80:	vst1.64	{d16-d17}, [r0]
   4ad84:	add	r0, r7, #16
   4ad88:	vst1.64	{d16-d17}, [r0]
   4ad8c:	mov	r0, #12
   4ad90:	mov	r6, r7
   4ad94:	vst1.64	{d16-d17}, [r6], r0
   4ad98:	mov	r0, #159	; 0x9f
   4ad9c:	strb	r0, [sp]
   4ada0:	ldr	r1, [r5, #4]
   4ada4:	ldr	r0, [r5, #8]
   4ada8:	sub	r2, r0, r1
   4adac:	asr	r3, r2, #31
   4adb0:	mov	r0, r4
   4adb4:	bl	46610 <fputs@plt+0x3525c>
   4adb8:	str	r0, [sp, #8]
   4adbc:	ldr	r0, [r5]
   4adc0:	str	r0, [r6]
   4adc4:	mov	r0, #4096	; 0x1000
   4adc8:	str	r0, [sp, #4]
   4adcc:	mov	r0, r4
   4add0:	mov	r1, r7
   4add4:	mov	r2, #1
   4add8:	bl	5a3c8 <fputs@plt+0x49014>
   4addc:	str	r0, [r8, #4]
   4ade0:	ldr	r1, [sp, #8]
   4ade4:	mov	r0, r4
   4ade8:	bl	13cb4 <fputs@plt+0x2900>
   4adec:	b	4ae04 <fputs@plt+0x39a50>
   4adf0:	ldr	r2, [r8, r1, lsl #4]
   4adf4:	movw	r1, #25715	; 0x6473
   4adf8:	movt	r1, #8
   4adfc:	mov	r0, r6
   4ae00:	bl	1a8e8 <fputs@plt+0x9534>
   4ae04:	ldr	r1, [r5]
   4ae08:	mov	r0, r4
   4ae0c:	bl	43f70 <fputs@plt+0x32bbc>
   4ae10:	sub	sp, fp, #24
   4ae14:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4ae18:	push	{r4, r5, r6, r7, fp, lr}
   4ae1c:	add	fp, sp, #16
   4ae20:	mov	r5, r3
   4ae24:	mov	r6, r2
   4ae28:	mov	r4, r0
   4ae2c:	cmp	r1, #72	; 0x48
   4ae30:	ldreq	r0, [r4, #68]	; 0x44
   4ae34:	cmpeq	r0, #0
   4ae38:	beq	4ae84 <fputs@plt+0x39ad0>
   4ae3c:	ldr	r2, [fp, #8]
   4ae40:	ldr	r0, [r4]
   4ae44:	uxtb	r1, r1
   4ae48:	mov	r3, #1
   4ae4c:	bl	5ca50 <fputs@plt+0x4b69c>
   4ae50:	mov	r7, r0
   4ae54:	ldr	r0, [r4]
   4ae58:	mov	r1, r7
   4ae5c:	mov	r2, r6
   4ae60:	mov	r3, r5
   4ae64:	bl	608a0 <fputs@plt+0x4f4ec>
   4ae68:	cmp	r7, #0
   4ae6c:	beq	4ae7c <fputs@plt+0x39ac8>
   4ae70:	ldr	r1, [r7, #24]
   4ae74:	mov	r0, r4
   4ae78:	bl	5ce00 <fputs@plt+0x4ba4c>
   4ae7c:	mov	r0, r7
   4ae80:	pop	{r4, r5, r6, r7, fp, pc}
   4ae84:	ldr	r0, [r4]
   4ae88:	mov	r1, r6
   4ae8c:	mov	r2, r5
   4ae90:	bl	606e8 <fputs@plt+0x4f334>
   4ae94:	mov	r7, r0
   4ae98:	cmp	r7, #0
   4ae9c:	bne	4ae70 <fputs@plt+0x39abc>
   4aea0:	b	4ae7c <fputs@plt+0x39ac8>
   4aea4:	push	{r4, sl, fp, lr}
   4aea8:	add	fp, sp, #8
   4aeac:	sub	sp, sp, #16
   4aeb0:	mov	r4, r0
   4aeb4:	str	r3, [sp, #8]
   4aeb8:	ldr	r0, [fp, #8]
   4aebc:	str	r0, [sp, #12]
   4aec0:	add	r0, sp, #8
   4aec4:	str	r0, [sp]
   4aec8:	mov	r0, r1
   4aecc:	mov	r1, r2
   4aed0:	mov	r2, #0
   4aed4:	mov	r3, #0
   4aed8:	bl	4ae18 <fputs@plt+0x39a64>
   4aedc:	ldr	r1, [sp, #8]
   4aee0:	ldr	r2, [sp, #12]
   4aee4:	add	r2, r1, r2
   4aee8:	stm	r4, {r0, r1, r2}
   4aeec:	sub	sp, fp, #8
   4aef0:	pop	{r4, sl, fp, pc}
   4aef4:	ldr	r0, [r0, #488]	; 0x1e8
   4aef8:	cmp	r0, #0
   4aefc:	bxeq	lr
   4af00:	ldrsh	r2, [r0, #34]	; 0x22
   4af04:	cmp	r2, #1
   4af08:	ldrge	r0, [r0, #4]
   4af0c:	addge	r0, r0, r2, lsl #4
   4af10:	strbge	r1, [r0, #-4]
   4af14:	bx	lr
   4af18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4af1c:	add	fp, sp, #28
   4af20:	sub	sp, sp, #52	; 0x34
   4af24:	mov	r5, r1
   4af28:	mov	r4, r0
   4af2c:	ldr	r7, [r0, #488]	; 0x1e8
   4af30:	cmp	r7, #0
   4af34:	beq	4b0fc <fputs@plt+0x39d48>
   4af38:	ldrb	r0, [r4, #454]	; 0x1c6
   4af3c:	cmp	r0, #0
   4af40:	bne	4b0fc <fputs@plt+0x39d48>
   4af44:	ldrb	r0, [r7, #42]	; 0x2a
   4af48:	tst	r0, #4
   4af4c:	bne	4b050 <fputs@plt+0x39c9c>
   4af50:	mov	r6, r3
   4af54:	mov	r9, r2
   4af58:	ldr	sl, [fp, #8]
   4af5c:	orr	r0, r0, #4
   4af60:	strb	r0, [r7, #42]	; 0x2a
   4af64:	cmp	r5, #0
   4af68:	beq	4b068 <fputs@plt+0x39cb4>
   4af6c:	ldr	r0, [r5]
   4af70:	str	r0, [fp, #-32]	; 0xffffffe0
   4af74:	cmp	r0, #1
   4af78:	blt	4b09c <fputs@plt+0x39ce8>
   4af7c:	str	r4, [sp, #28]
   4af80:	str	sl, [sp, #32]
   4af84:	str	r6, [sp, #36]	; 0x24
   4af88:	str	r9, [sp, #40]	; 0x28
   4af8c:	mov	r0, #0
   4af90:	str	r0, [fp, #-36]	; 0xffffffdc
   4af94:	mvn	r8, #0
   4af98:	mov	sl, #0
   4af9c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   4afa0:	ldr	r0, [r5, #4]
   4afa4:	add	r1, sl, sl, lsl #2
   4afa8:	ldr	r0, [r0, r1, lsl #2]
   4afac:	bl	59c40 <fputs@plt+0x4888c>
   4afb0:	mov	r6, r0
   4afb4:	bl	611f0 <fputs@plt+0x4fe3c>
   4afb8:	ldrb	r0, [r6]
   4afbc:	cmp	r0, #27
   4afc0:	bne	4b024 <fputs@plt+0x39c70>
   4afc4:	ldrsh	r0, [r7, #34]	; 0x22
   4afc8:	cmp	r0, #1
   4afcc:	blt	4b008 <fputs@plt+0x39c54>
   4afd0:	ldr	r6, [r6, #8]
   4afd4:	ldr	r9, [r7, #4]
   4afd8:	mov	r8, #0
   4afdc:	ldr	r1, [r9]
   4afe0:	mov	r0, r6
   4afe4:	bl	15b10 <fputs@plt+0x475c>
   4afe8:	cmp	r0, #0
   4afec:	beq	4b010 <fputs@plt+0x39c5c>
   4aff0:	add	r9, r9, #16
   4aff4:	add	r8, r8, #1
   4aff8:	ldrsh	r0, [r7, #34]	; 0x22
   4affc:	cmp	r8, r0
   4b000:	blt	4afdc <fputs@plt+0x39c28>
   4b004:	b	4b020 <fputs@plt+0x39c6c>
   4b008:	mov	r8, #0
   4b00c:	b	4b024 <fputs@plt+0x39c70>
   4b010:	ldrb	r0, [r9, #15]
   4b014:	orr	r0, r0, #1
   4b018:	strb	r0, [r9, #15]
   4b01c:	str	r9, [fp, #-36]	; 0xffffffdc
   4b020:	ldr	r4, [fp, #-32]	; 0xffffffe0
   4b024:	add	sl, sl, #1
   4b028:	cmp	sl, r4
   4b02c:	bne	4afa0 <fputs@plt+0x39bec>
   4b030:	sub	r0, r4, #1
   4b034:	clz	r0, r0
   4b038:	lsr	r0, r0, #5
   4b03c:	ldr	r9, [sp, #40]	; 0x28
   4b040:	ldr	r6, [sp, #36]	; 0x24
   4b044:	ldr	sl, [sp, #32]
   4b048:	ldr	r4, [sp, #28]
   4b04c:	b	4b08c <fputs@plt+0x39cd8>
   4b050:	ldr	r2, [r7]
   4b054:	movw	r1, #25760	; 0x64a0
   4b058:	movt	r1, #8
   4b05c:	mov	r0, r4
   4b060:	bl	1a8e8 <fputs@plt+0x9534>
   4b064:	b	4b0fc <fputs@plt+0x39d48>
   4b068:	ldr	r0, [r7, #4]
   4b06c:	ldrsh	r1, [r7, #34]	; 0x22
   4b070:	sub	r8, r1, #1
   4b074:	add	r1, r0, r8, lsl #4
   4b078:	ldrb	r0, [r1, #15]
   4b07c:	orr	r0, r0, #1
   4b080:	str	r1, [fp, #-36]	; 0xffffffdc
   4b084:	strb	r0, [r1, #15]
   4b088:	mov	r0, #1
   4b08c:	cmp	r0, #0
   4b090:	ldr	r0, [fp, #-36]	; 0xffffffdc
   4b094:	cmpne	r0, #0
   4b098:	bne	4b110 <fputs@plt+0x39d5c>
   4b09c:	cmp	r6, #0
   4b0a0:	beq	4b0b8 <fputs@plt+0x39d04>
   4b0a4:	movw	r1, #25801	; 0x64c9
   4b0a8:	movt	r1, #8
   4b0ac:	mov	r0, r4
   4b0b0:	bl	1a8e8 <fputs@plt+0x9534>
   4b0b4:	b	4b0fc <fputs@plt+0x39d48>
   4b0b8:	mov	r0, #0
   4b0bc:	stm	sp, {r5, r9}
   4b0c0:	str	r0, [sp, #8]
   4b0c4:	str	r0, [sp, #12]
   4b0c8:	str	sl, [sp, #16]
   4b0cc:	str	r0, [sp, #20]
   4b0d0:	mov	r0, r4
   4b0d4:	mov	r1, #0
   4b0d8:	mov	r2, #0
   4b0dc:	mov	r3, #0
   4b0e0:	bl	4b164 <fputs@plt+0x39db0>
   4b0e4:	cmp	r0, #0
   4b0e8:	ldrbne	r1, [r0, #55]	; 0x37
   4b0ec:	andne	r1, r1, #252	; 0xfc
   4b0f0:	orrne	r1, r1, #2
   4b0f4:	strbne	r1, [r0, #55]	; 0x37
   4b0f8:	mov	r5, #0
   4b0fc:	ldr	r0, [r4]
   4b100:	mov	r1, r5
   4b104:	sub	sp, fp, #28
   4b108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b10c:	b	4400c <fputs@plt+0x32c58>
   4b110:	movw	r1, #58763	; 0xe58b
   4b114:	movt	r1, #7
   4b118:	bl	1f7c4 <fputs@plt+0xe410>
   4b11c:	movw	r1, #58278	; 0xe3a6
   4b120:	movt	r1, #7
   4b124:	bl	15b10 <fputs@plt+0x475c>
   4b128:	cmp	sl, #1
   4b12c:	beq	4b09c <fputs@plt+0x39ce8>
   4b130:	cmp	r0, #0
   4b134:	bne	4b09c <fputs@plt+0x39ce8>
   4b138:	strb	r9, [r7, #43]	; 0x2b
   4b13c:	strh	r8, [r7, #32]
   4b140:	ldrb	r0, [r7, #42]	; 0x2a
   4b144:	orr	r0, r0, r6, lsl #3
   4b148:	strb	r0, [r7, #42]	; 0x2a
   4b14c:	cmp	r5, #0
   4b150:	beq	4b0f8 <fputs@plt+0x39d44>
   4b154:	ldr	r0, [r5, #4]
   4b158:	ldrb	r0, [r0, #12]
   4b15c:	strb	r0, [r4, #452]	; 0x1c4
   4b160:	b	4b0fc <fputs@plt+0x39d48>
   4b164:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b168:	add	fp, sp, #28
   4b16c:	sub	sp, sp, #116	; 0x74
   4b170:	str	r3, [sp, #72]	; 0x48
   4b174:	mov	r5, r0
   4b178:	ldr	r4, [r0]
   4b17c:	mov	r9, #0
   4b180:	str	r9, [fp, #-56]	; 0xffffffc8
   4b184:	str	r9, [fp, #-60]	; 0xffffffc4
   4b188:	ldrb	r0, [r4, #69]	; 0x45
   4b18c:	ldr	sl, [fp, #20]
   4b190:	ldr	r6, [fp, #8]
   4b194:	cmp	r0, #0
   4b198:	bne	4b410 <fputs@plt+0x3a05c>
   4b19c:	ldrb	r0, [r5, #454]	; 0x1c6
   4b1a0:	mov	r9, #0
   4b1a4:	cmp	r0, #0
   4b1a8:	bne	4b410 <fputs@plt+0x3a05c>
   4b1ac:	ldr	r0, [r5, #68]	; 0x44
   4b1b0:	mov	r9, #0
   4b1b4:	cmp	r0, #0
   4b1b8:	bgt	4b410 <fputs@plt+0x3a05c>
   4b1bc:	mov	r7, r2
   4b1c0:	mov	r8, r1
   4b1c4:	mov	r0, r5
   4b1c8:	bl	46838 <fputs@plt+0x35484>
   4b1cc:	mov	r9, #0
   4b1d0:	cmp	r0, #0
   4b1d4:	bne	4b410 <fputs@plt+0x3a05c>
   4b1d8:	ldr	r0, [sp, #72]	; 0x48
   4b1dc:	cmp	r0, #0
   4b1e0:	beq	4b2d8 <fputs@plt+0x39f24>
   4b1e4:	sub	r3, fp, #56	; 0x38
   4b1e8:	mov	r0, r5
   4b1ec:	mov	r1, r8
   4b1f0:	mov	r2, r7
   4b1f4:	bl	5bd14 <fputs@plt+0x4a960>
   4b1f8:	cmp	r0, #0
   4b1fc:	blt	4b40c <fputs@plt+0x3a058>
   4b200:	mov	r8, r0
   4b204:	ldrb	r0, [r4, #149]	; 0x95
   4b208:	cmp	r0, #0
   4b20c:	bne	4b244 <fputs@plt+0x39e90>
   4b210:	mov	r0, r5
   4b214:	ldr	r1, [sp, #72]	; 0x48
   4b218:	bl	61210 <fputs@plt+0x4fe5c>
   4b21c:	cmp	r0, #0
   4b220:	beq	4b244 <fputs@plt+0x39e90>
   4b224:	ldr	r1, [r7, #4]
   4b228:	cmp	r1, #0
   4b22c:	bne	4b244 <fputs@plt+0x39e90>
   4b230:	ldr	r0, [r0, #64]	; 0x40
   4b234:	ldr	r1, [r4, #16]
   4b238:	ldr	r1, [r1, #28]
   4b23c:	cmp	r0, r1
   4b240:	movweq	r8, #1
   4b244:	ldr	r0, [fp, #-56]	; 0xffffffc8
   4b248:	str	r0, [sp]
   4b24c:	sub	r7, fp, #52	; 0x34
   4b250:	movw	r3, #27478	; 0x6b56
   4b254:	movt	r3, #8
   4b258:	mov	r0, r7
   4b25c:	mov	r1, r5
   4b260:	mov	r2, r8
   4b264:	bl	61274 <fputs@plt+0x4fec0>
   4b268:	mov	r0, r7
   4b26c:	ldr	r7, [sp, #72]	; 0x48
   4b270:	mov	r1, r7
   4b274:	bl	612ac <fputs@plt+0x4fef8>
   4b278:	add	r2, r7, #8
   4b27c:	mov	r7, r8
   4b280:	mov	r9, #0
   4b284:	mov	r0, r5
   4b288:	mov	r1, #0
   4b28c:	bl	5fe5c <fputs@plt+0x4eaa8>
   4b290:	cmp	r0, #0
   4b294:	beq	4b410 <fputs@plt+0x3a05c>
   4b298:	mov	r8, r0
   4b29c:	cmp	r7, #1
   4b2a0:	mov	r9, r7
   4b2a4:	bne	4b2f8 <fputs@plt+0x39f44>
   4b2a8:	ldr	r0, [r4, #16]
   4b2ac:	add	r0, r0, r9, lsl #4
   4b2b0:	ldr	r0, [r0, #12]
   4b2b4:	ldr	r1, [r8, #64]	; 0x40
   4b2b8:	cmp	r0, r1
   4b2bc:	beq	4b2f8 <fputs@plt+0x39f44>
   4b2c0:	ldr	r2, [r8]
   4b2c4:	movw	r1, #25857	; 0x6501
   4b2c8:	movt	r1, #8
   4b2cc:	mov	r0, r5
   4b2d0:	bl	1a8e8 <fputs@plt+0x9534>
   4b2d4:	b	4b40c <fputs@plt+0x3a058>
   4b2d8:	ldr	r8, [r5, #488]	; 0x1e8
   4b2dc:	cmp	r8, #0
   4b2e0:	beq	4b40c <fputs@plt+0x3a058>
   4b2e4:	ldr	r1, [r8, #64]	; 0x40
   4b2e8:	mov	r0, r4
   4b2ec:	bl	1aa0c <fputs@plt+0x9658>
   4b2f0:	mov	r9, r0
   4b2f4:	b	4b304 <fputs@plt+0x39f50>
   4b2f8:	ldrb	r0, [r8, #42]	; 0x2a
   4b2fc:	tst	r0, #32
   4b300:	bne	4b30c <fputs@plt+0x39f58>
   4b304:	mov	r0, #0
   4b308:	b	4b314 <fputs@plt+0x39f60>
   4b30c:	mov	r0, r8
   4b310:	bl	439a8 <fputs@plt+0x325f4>
   4b314:	str	r0, [sp, #64]	; 0x40
   4b318:	ldr	r0, [r4, #16]
   4b31c:	str	r0, [sp, #68]	; 0x44
   4b320:	ldr	r7, [r8]
   4b324:	movw	r1, #23729	; 0x5cb1
   4b328:	movt	r1, #8
   4b32c:	mov	r0, r7
   4b330:	mov	r2, #7
   4b334:	bl	134ec <fputs@plt+0x2138>
   4b338:	cmp	r0, #0
   4b33c:	bne	4b34c <fputs@plt+0x39f98>
   4b340:	ldrb	r0, [r4, #149]	; 0x95
   4b344:	cmp	r0, #0
   4b348:	beq	4b450 <fputs@plt+0x3a09c>
   4b34c:	ldr	r0, [r8, #12]
   4b350:	cmp	r0, #0
   4b354:	beq	4b364 <fputs@plt+0x39fb0>
   4b358:	movw	r1, #25945	; 0x6559
   4b35c:	movt	r1, #8
   4b360:	b	4b404 <fputs@plt+0x3a050>
   4b364:	ldrb	r0, [r8, #42]	; 0x2a
   4b368:	tst	r0, #16
   4b36c:	bne	4b3fc <fputs@plt+0x3a048>
   4b370:	ldr	r1, [fp, #-56]	; 0xffffffc8
   4b374:	cmp	r1, #0
   4b378:	str	r1, [sp, #60]	; 0x3c
   4b37c:	beq	4b484 <fputs@plt+0x3a0d0>
   4b380:	mov	r0, r4
   4b384:	bl	5bc50 <fputs@plt+0x4a89c>
   4b388:	cmp	r0, #0
   4b38c:	beq	4b40c <fputs@plt+0x3a058>
   4b390:	mov	r7, r0
   4b394:	str	r9, [sp, #56]	; 0x38
   4b398:	mov	r0, r5
   4b39c:	mov	r1, r7
   4b3a0:	bl	5bd94 <fputs@plt+0x4a9e0>
   4b3a4:	mov	r9, #0
   4b3a8:	cmp	r0, #0
   4b3ac:	bne	4b414 <fputs@plt+0x3a060>
   4b3b0:	ldrb	r0, [r4, #149]	; 0x95
   4b3b4:	cmp	r0, #0
   4b3b8:	beq	4b560 <fputs@plt+0x3a1ac>
   4b3bc:	ldr	r9, [sp, #56]	; 0x38
   4b3c0:	ldr	r0, [sp, #68]	; 0x44
   4b3c4:	ldr	r2, [r0, r9, lsl #4]
   4b3c8:	mov	r0, r4
   4b3cc:	mov	r1, r7
   4b3d0:	bl	43508 <fputs@plt+0x32154>
   4b3d4:	cmp	r0, #0
   4b3d8:	beq	4b4c4 <fputs@plt+0x3a110>
   4b3dc:	ldr	r0, [fp, #28]
   4b3e0:	cmp	r0, #0
   4b3e4:	beq	4b594 <fputs@plt+0x3a1e0>
   4b3e8:	mov	r0, r5
   4b3ec:	mov	r1, r9
   4b3f0:	bl	5b4f8 <fputs@plt+0x4a144>
   4b3f4:	mov	r9, #0
   4b3f8:	b	4b414 <fputs@plt+0x3a060>
   4b3fc:	movw	r1, #25970	; 0x6572
   4b400:	movt	r1, #8
   4b404:	mov	r0, r5
   4b408:	bl	1a8e8 <fputs@plt+0x9534>
   4b40c:	mov	r9, #0
   4b410:	mov	r7, #0
   4b414:	mov	r0, r4
   4b418:	mov	r1, sl
   4b41c:	bl	43f70 <fputs@plt+0x32bbc>
   4b420:	mov	r0, r4
   4b424:	mov	r1, r6
   4b428:	bl	4400c <fputs@plt+0x32c58>
   4b42c:	mov	r0, r4
   4b430:	ldr	r1, [sp, #72]	; 0x48
   4b434:	bl	4414c <fputs@plt+0x32d98>
   4b438:	mov	r0, r4
   4b43c:	mov	r1, r7
   4b440:	bl	13cb4 <fputs@plt+0x2900>
   4b444:	mov	r0, r9
   4b448:	sub	sp, fp, #28
   4b44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b450:	add	r0, r7, #7
   4b454:	movw	r1, #25907	; 0x6533
   4b458:	movt	r1, #8
   4b45c:	mov	r2, #9
   4b460:	bl	134ec <fputs@plt+0x2138>
   4b464:	cmp	r0, #0
   4b468:	beq	4b34c <fputs@plt+0x39f98>
   4b46c:	movw	r1, #25917	; 0x653d
   4b470:	movt	r1, #8
   4b474:	mov	r0, r5
   4b478:	mov	r2, r7
   4b47c:	bl	1a8e8 <fputs@plt+0x9534>
   4b480:	b	4b40c <fputs@plt+0x3a058>
   4b484:	ldr	r0, [r8, #8]
   4b488:	mov	r3, #1
   4b48c:	cmp	r0, #0
   4b490:	beq	4b4a4 <fputs@plt+0x3a0f0>
   4b494:	add	r3, r3, #1
   4b498:	ldr	r0, [r0, #20]
   4b49c:	cmp	r0, #0
   4b4a0:	bne	4b494 <fputs@plt+0x3a0e0>
   4b4a4:	movw	r1, #26062	; 0x65ce
   4b4a8:	movt	r1, #8
   4b4ac:	mov	r0, r4
   4b4b0:	mov	r2, r7
   4b4b4:	bl	1a96c <fputs@plt+0x95b8>
   4b4b8:	mov	r7, r0
   4b4bc:	cmp	r0, #0
   4b4c0:	beq	4b40c <fputs@plt+0x3a058>
   4b4c4:	str	r9, [sp, #56]	; 0x38
   4b4c8:	str	r8, [sp, #44]	; 0x2c
   4b4cc:	ldr	r0, [sp, #68]	; 0x44
   4b4d0:	ldr	r8, [r0, r9, lsl #4]
   4b4d4:	str	r8, [sp]
   4b4d8:	movw	r0, #20061	; 0x4e5d
   4b4dc:	movt	r0, #8
   4b4e0:	movw	r2, #20080	; 0x4e70
   4b4e4:	movt	r2, #8
   4b4e8:	cmp	r9, #1
   4b4ec:	moveq	r2, r0
   4b4f0:	mov	r9, #0
   4b4f4:	mov	r0, r5
   4b4f8:	mov	r1, #18
   4b4fc:	str	r2, [sp, #40]	; 0x28
   4b500:	mov	r3, #0
   4b504:	bl	5bb94 <fputs@plt+0x4a7e0>
   4b508:	cmp	r0, #0
   4b50c:	bne	4b414 <fputs@plt+0x3a060>
   4b510:	ldr	r0, [sp, #44]	; 0x2c
   4b514:	ldr	r3, [r0]
   4b518:	str	r8, [sp]
   4b51c:	mov	r1, #1
   4b520:	ldr	r0, [sp, #56]	; 0x38
   4b524:	cmp	r0, #1
   4b528:	movweq	r1, #3
   4b52c:	mov	r0, r5
   4b530:	mov	r2, r7
   4b534:	bl	5bb94 <fputs@plt+0x4a7e0>
   4b538:	cmp	r0, #0
   4b53c:	bne	4b414 <fputs@plt+0x3a060>
   4b540:	cmp	r6, #0
   4b544:	beq	4b5b0 <fputs@plt+0x3a1fc>
   4b548:	movw	r2, #27478	; 0x6b56
   4b54c:	movt	r2, #8
   4b550:	mov	r0, r5
   4b554:	mov	r1, r6
   4b558:	bl	4efb0 <fputs@plt+0x3dbfc>
   4b55c:	b	4b60c <fputs@plt+0x3a258>
   4b560:	mov	r9, #0
   4b564:	mov	r0, r4
   4b568:	mov	r1, r7
   4b56c:	mov	r2, #0
   4b570:	bl	1f6d0 <fputs@plt+0xe31c>
   4b574:	cmp	r0, #0
   4b578:	beq	4b3bc <fputs@plt+0x3a008>
   4b57c:	movw	r1, #26004	; 0x6594
   4b580:	movt	r1, #8
   4b584:	mov	r0, r5
   4b588:	mov	r2, r7
   4b58c:	bl	1a8e8 <fputs@plt+0x9534>
   4b590:	b	4b414 <fputs@plt+0x3a060>
   4b594:	movw	r1, #26038	; 0x65b6
   4b598:	movt	r1, #8
   4b59c:	mov	r0, r5
   4b5a0:	mov	r2, r7
   4b5a4:	bl	1a8e8 <fputs@plt+0x9534>
   4b5a8:	mov	r9, #0
   4b5ac:	b	4b414 <fputs@plt+0x3a060>
   4b5b0:	ldr	r1, [sp, #44]	; 0x2c
   4b5b4:	ldrsh	r0, [r1, #34]	; 0x22
   4b5b8:	ldr	r1, [r1, #4]
   4b5bc:	add	r0, r1, r0, lsl #4
   4b5c0:	ldr	r1, [r0, #-16]
   4b5c4:	sub	r6, fp, #68	; 0x44
   4b5c8:	mov	r0, r6
   4b5cc:	bl	5ca30 <fputs@plt+0x4b67c>
   4b5d0:	mov	r9, #0
   4b5d4:	mov	r0, r4
   4b5d8:	mov	r1, #27
   4b5dc:	mov	r2, r6
   4b5e0:	mov	r3, #0
   4b5e4:	bl	5ca50 <fputs@plt+0x4b69c>
   4b5e8:	mov	r2, r0
   4b5ec:	mov	r0, r5
   4b5f0:	mov	r1, #0
   4b5f4:	bl	4e008 <fputs@plt+0x3cc54>
   4b5f8:	cmp	r0, #0
   4b5fc:	beq	4b9dc <fputs@plt+0x3a628>
   4b600:	mov	r6, r0
   4b604:	ldr	r1, [fp, #24]
   4b608:	bl	4e4ec <fputs@plt+0x3d138>
   4b60c:	ldr	r0, [r6]
   4b610:	str	r0, [sp, #52]	; 0x34
   4b614:	cmp	r0, #1
   4b618:	blt	4b674 <fputs@plt+0x3a2c0>
   4b61c:	ldr	r0, [r6]
   4b620:	str	r0, [sp, #52]	; 0x34
   4b624:	ldr	r9, [r6, #4]
   4b628:	mov	r8, #0
   4b62c:	mov	r0, #0
   4b630:	str	r0, [sp, #48]	; 0x30
   4b634:	ldr	r0, [r9]
   4b638:	ldrb	r1, [r0]
   4b63c:	cmp	r1, #95	; 0x5f
   4b640:	bne	4b65c <fputs@plt+0x3a2a8>
   4b644:	ldr	r0, [r0, #8]
   4b648:	bl	1358c <fputs@plt+0x21d8>
   4b64c:	ldr	r1, [sp, #48]	; 0x30
   4b650:	add	r0, r1, r0
   4b654:	add	r0, r0, #1
   4b658:	str	r0, [sp, #48]	; 0x30
   4b65c:	add	r9, r9, #20
   4b660:	add	r8, r8, #1
   4b664:	ldr	r0, [sp, #52]	; 0x34
   4b668:	cmp	r8, r0
   4b66c:	blt	4b634 <fputs@plt+0x3a280>
   4b670:	b	4b67c <fputs@plt+0x3a2c8>
   4b674:	mov	r0, #0
   4b678:	str	r0, [sp, #48]	; 0x30
   4b67c:	mov	r0, r7
   4b680:	bl	1358c <fputs@plt+0x21d8>
   4b684:	str	r0, [sp, #36]	; 0x24
   4b688:	ldr	r0, [sp, #64]	; 0x40
   4b68c:	cmp	r0, #0
   4b690:	ldrne	r0, [sp, #64]	; 0x40
   4b694:	ldrhne	r0, [r0, #50]	; 0x32
   4b698:	moveq	r0, #1
   4b69c:	ldr	r1, [sp, #52]	; 0x34
   4b6a0:	add	r0, r0, r1
   4b6a4:	sxth	r1, r0
   4b6a8:	ldr	r0, [sp, #48]	; 0x30
   4b6ac:	ldr	r2, [sp, #36]	; 0x24
   4b6b0:	add	r0, r0, r2
   4b6b4:	add	r2, r0, #1
   4b6b8:	sub	r3, fp, #60	; 0x3c
   4b6bc:	mov	r0, r4
   4b6c0:	bl	613a4 <fputs@plt+0x4fff0>
   4b6c4:	str	r0, [sp, #52]	; 0x34
   4b6c8:	ldrb	r0, [r4, #69]	; 0x45
   4b6cc:	cmp	r0, #0
   4b6d0:	beq	4b6e8 <fputs@plt+0x3a334>
   4b6d4:	mov	r9, #0
   4b6d8:	ldr	r0, [sp, #52]	; 0x34
   4b6dc:	cmp	r0, #0
   4b6e0:	bne	4bc98 <fputs@plt+0x3a8e4>
   4b6e4:	b	4b414 <fputs@plt+0x3a060>
   4b6e8:	ldr	r9, [fp, #12]
   4b6ec:	ldr	r0, [fp, #-60]	; 0xffffffc4
   4b6f0:	ldr	r8, [sp, #52]	; 0x34
   4b6f4:	str	r0, [r8]
   4b6f8:	ldr	r1, [sp, #36]	; 0x24
   4b6fc:	add	r2, r1, #1
   4b700:	add	r1, r0, r2
   4b704:	str	r1, [fp, #-60]	; 0xffffffc4
   4b708:	mov	r1, r7
   4b70c:	bl	1121c <memcpy@plt>
   4b710:	ldr	r0, [sp, #44]	; 0x2c
   4b714:	str	r0, [r8, #12]
   4b718:	strb	r9, [r8, #54]	; 0x36
   4b71c:	cmp	r9, #0
   4b720:	mov	r0, r9
   4b724:	movwne	r0, #1
   4b728:	ldr	r1, [sp, #60]	; 0x3c
   4b72c:	clz	r1, r1
   4b730:	lsr	r1, r1, #5
   4b734:	orr	r0, r1, r0, lsl #3
   4b738:	ldrb	r1, [r8, #55]	; 0x37
   4b73c:	and	r1, r1, #244	; 0xf4
   4b740:	orr	r0, r0, r1
   4b744:	strb	r0, [r8, #55]	; 0x37
   4b748:	ldr	r0, [r4, #16]
   4b74c:	ldr	r1, [sp, #56]	; 0x38
   4b750:	add	r0, r0, r1, lsl #4
   4b754:	ldr	r0, [r0, #12]
   4b758:	str	r0, [r8, #24]
   4b75c:	ldr	r0, [r6]
   4b760:	strh	r0, [r8, #50]	; 0x32
   4b764:	cmp	sl, #0
   4b768:	beq	4b790 <fputs@plt+0x3a3dc>
   4b76c:	mov	r0, #0
   4b770:	str	r0, [sp]
   4b774:	mov	r0, r5
   4b778:	ldr	r1, [sp, #44]	; 0x2c
   4b77c:	mov	r2, #16
   4b780:	mov	r3, sl
   4b784:	bl	5c2bc <fputs@plt+0x4af08>
   4b788:	ldr	r0, [sp, #52]	; 0x34
   4b78c:	str	sl, [r0, #36]	; 0x24
   4b790:	ldr	r0, [r6]
   4b794:	cmp	r0, #1
   4b798:	blt	4b9e4 <fputs@plt+0x3a630>
   4b79c:	ldr	r0, [sp, #56]	; 0x38
   4b7a0:	ldr	r1, [sp, #68]	; 0x44
   4b7a4:	add	r0, r1, r0, lsl #4
   4b7a8:	ldr	r0, [r0, #12]
   4b7ac:	ldrb	r0, [r0, #76]	; 0x4c
   4b7b0:	str	r0, [sp, #32]
   4b7b4:	ldr	r9, [r6, #4]
   4b7b8:	mov	sl, #0
   4b7bc:	movw	r0, #65535	; 0xffff
   4b7c0:	sub	r0, r0, #1
   4b7c4:	str	r0, [sp, #20]
   4b7c8:	mov	r0, #0
   4b7cc:	str	r0, [sp, #36]	; 0x24
   4b7d0:	mov	r0, #0
   4b7d4:	str	r0, [sp, #68]	; 0x44
   4b7d8:	mov	r0, #0
   4b7dc:	str	r0, [sp, #48]	; 0x30
   4b7e0:	ldr	r0, [r9]
   4b7e4:	bl	611f0 <fputs@plt+0x4fe3c>
   4b7e8:	ldr	r3, [r9]
   4b7ec:	str	sl, [sp]
   4b7f0:	mov	r0, r5
   4b7f4:	ldr	r8, [sp, #44]	; 0x2c
   4b7f8:	mov	r1, r8
   4b7fc:	mov	r2, #32
   4b800:	bl	5c2bc <fputs@plt+0x4af08>
   4b804:	ldr	r0, [r5, #68]	; 0x44
   4b808:	cmp	r0, #0
   4b80c:	bne	4bc94 <fputs@plt+0x3a8e0>
   4b810:	ldr	r0, [r9]
   4b814:	bl	59c40 <fputs@plt+0x4888c>
   4b818:	ldrb	r1, [r0]
   4b81c:	cmp	r1, #152	; 0x98
   4b820:	bne	4b85c <fputs@plt+0x3a4a8>
   4b824:	ldrsh	r0, [r0, #32]
   4b828:	cmn	r0, #1
   4b82c:	ble	4b8d0 <fputs@plt+0x3a51c>
   4b830:	ldr	r1, [sp, #44]	; 0x2c
   4b834:	ldr	r1, [r1, #4]
   4b838:	add	r1, r1, r0, lsl #4
   4b83c:	ldrb	r1, [r1, #12]
   4b840:	cmp	r1, #0
   4b844:	bne	4b8d8 <fputs@plt+0x3a524>
   4b848:	ldr	r2, [sp, #52]	; 0x34
   4b84c:	ldrb	r1, [r2, #55]	; 0x37
   4b850:	and	r1, r1, #247	; 0xf7
   4b854:	strb	r1, [r2, #55]	; 0x37
   4b858:	b	4b8d8 <fputs@plt+0x3a524>
   4b85c:	ldr	r0, [r5, #488]	; 0x1e8
   4b860:	cmp	r8, r0
   4b864:	beq	4bb70 <fputs@plt+0x3a7bc>
   4b868:	ldr	r0, [sp, #52]	; 0x34
   4b86c:	ldr	r0, [r0, #40]	; 0x28
   4b870:	cmp	r0, #0
   4b874:	bne	4b8a4 <fputs@plt+0x3a4f0>
   4b878:	mov	r0, r4
   4b87c:	mov	r1, r6
   4b880:	mov	r2, #0
   4b884:	bl	5a820 <fputs@plt+0x4946c>
   4b888:	ldr	r1, [sp, #52]	; 0x34
   4b88c:	str	r0, [r1, #40]	; 0x28
   4b890:	ldrb	r1, [r4, #69]	; 0x45
   4b894:	cmp	r1, #0
   4b898:	ldreq	r0, [r0, #4]
   4b89c:	ldreq	r1, [sp, #36]	; 0x24
   4b8a0:	addeq	r9, r0, r1
   4b8a4:	ldr	r1, [sp, #52]	; 0x34
   4b8a8:	ldr	r0, [r1, #4]
   4b8ac:	ldr	r2, [sp, #68]	; 0x44
   4b8b0:	add	r0, r0, r2
   4b8b4:	ldr	r2, [sp, #20]
   4b8b8:	strh	r2, [r0]
   4b8bc:	ldrb	r0, [r1, #55]	; 0x37
   4b8c0:	and	r0, r0, #247	; 0xf7
   4b8c4:	strb	r0, [r1, #55]	; 0x37
   4b8c8:	mvn	r0, #1
   4b8cc:	b	4b8ec <fputs@plt+0x3a538>
   4b8d0:	ldr	r0, [sp, #44]	; 0x2c
   4b8d4:	ldrsh	r0, [r0, #32]
   4b8d8:	ldr	r1, [sp, #52]	; 0x34
   4b8dc:	ldr	r1, [r1, #4]
   4b8e0:	ldr	r2, [sp, #68]	; 0x44
   4b8e4:	add	r1, r1, r2
   4b8e8:	strh	r0, [r1]
   4b8ec:	ldr	r1, [r9]
   4b8f0:	ldrb	r2, [r1]
   4b8f4:	cmp	r2, #95	; 0x5f
   4b8f8:	bne	4b930 <fputs@plt+0x3a57c>
   4b8fc:	ldr	r0, [r1, #8]
   4b900:	str	r0, [sp, #28]
   4b904:	bl	1358c <fputs@plt+0x21d8>
   4b908:	ldr	r8, [fp, #-60]	; 0xffffffc4
   4b90c:	add	r2, r0, #1
   4b910:	str	r2, [sp, #24]
   4b914:	mov	r0, r8
   4b918:	ldr	r1, [sp, #28]
   4b91c:	bl	1121c <memcpy@plt>
   4b920:	ldr	r0, [sp, #24]
   4b924:	add	r0, r8, r0
   4b928:	str	r0, [fp, #-60]	; 0xffffffc4
   4b92c:	b	4b950 <fputs@plt+0x3a59c>
   4b930:	cmp	r0, #0
   4b934:	blt	4b94c <fputs@plt+0x3a598>
   4b938:	ldr	r1, [sp, #44]	; 0x2c
   4b93c:	ldr	r1, [r1, #4]
   4b940:	add	r0, r1, r0, lsl #4
   4b944:	ldr	r8, [r0, #8]
   4b948:	b	4b950 <fputs@plt+0x3a59c>
   4b94c:	mov	r8, #0
   4b950:	cmp	r8, #0
   4b954:	movw	r0, #3417	; 0xd59
   4b958:	movt	r0, #8
   4b95c:	moveq	r8, r0
   4b960:	ldrb	r0, [r4, #149]	; 0x95
   4b964:	cmp	r0, #0
   4b968:	bne	4b980 <fputs@plt+0x3a5cc>
   4b96c:	mov	r0, r5
   4b970:	mov	r1, r8
   4b974:	bl	566f0 <fputs@plt+0x4533c>
   4b978:	cmp	r0, #0
   4b97c:	beq	4bc90 <fputs@plt+0x3a8dc>
   4b980:	ldr	r1, [sp, #52]	; 0x34
   4b984:	ldr	r0, [r1, #32]
   4b988:	ldr	r2, [sp, #48]	; 0x30
   4b98c:	str	r8, [r0, r2, lsl #2]
   4b990:	ldrb	r0, [r9, #12]
   4b994:	ldr	r3, [sp, #32]
   4b998:	cmp	r3, #3
   4b99c:	movls	r0, sl
   4b9a0:	ldr	r1, [r1, #28]
   4b9a4:	strb	r0, [r1, r2]
   4b9a8:	ldr	r0, [sp, #36]	; 0x24
   4b9ac:	add	r0, r0, #20
   4b9b0:	str	r0, [sp, #36]	; 0x24
   4b9b4:	ldr	r0, [sp, #68]	; 0x44
   4b9b8:	add	r0, r0, #2
   4b9bc:	str	r0, [sp, #68]	; 0x44
   4b9c0:	add	r9, r9, #20
   4b9c4:	add	r2, r2, #1
   4b9c8:	ldr	r0, [r6]
   4b9cc:	str	r2, [sp, #48]	; 0x30
   4b9d0:	cmp	r2, r0
   4b9d4:	blt	4b7e0 <fputs@plt+0x3a42c>
   4b9d8:	b	4b9ec <fputs@plt+0x3a638>
   4b9dc:	mov	r6, #0
   4b9e0:	b	4b414 <fputs@plt+0x3a060>
   4b9e4:	mov	r0, #0
   4b9e8:	str	r0, [sp, #48]	; 0x30
   4b9ec:	ldr	r0, [sp, #64]	; 0x40
   4b9f0:	cmp	r0, #0
   4b9f4:	beq	4baa0 <fputs@plt+0x3a6ec>
   4b9f8:	ldr	r3, [sp, #64]	; 0x40
   4b9fc:	ldrh	r0, [r3, #50]	; 0x32
   4ba00:	cmp	r0, #0
   4ba04:	ldr	r9, [sp, #52]	; 0x34
   4ba08:	beq	4bac8 <fputs@plt+0x3a714>
   4ba0c:	mov	sl, #0
   4ba10:	ldr	r0, [r3, #4]
   4ba14:	add	r0, r0, sl, lsl #1
   4ba18:	ldrsh	r2, [r0]
   4ba1c:	ldrh	r1, [r9, #50]	; 0x32
   4ba20:	ldr	r8, [r9, #4]
   4ba24:	mov	r0, r8
   4ba28:	str	r2, [sp, #68]	; 0x44
   4ba2c:	bl	5cbac <fputs@plt+0x4b7f8>
   4ba30:	cmp	r0, #0
   4ba34:	beq	4ba4c <fputs@plt+0x3a698>
   4ba38:	ldrh	r0, [r9, #52]	; 0x34
   4ba3c:	sub	r0, r0, #1
   4ba40:	strh	r0, [r9, #52]	; 0x34
   4ba44:	ldr	r3, [sp, #64]	; 0x40
   4ba48:	b	4ba8c <fputs@plt+0x3a6d8>
   4ba4c:	ldr	r0, [sp, #68]	; 0x44
   4ba50:	uxth	r0, r0
   4ba54:	ldr	r2, [sp, #48]	; 0x30
   4ba58:	add	r1, r8, r2, lsl #1
   4ba5c:	strh	r0, [r1]
   4ba60:	ldr	r3, [sp, #64]	; 0x40
   4ba64:	ldr	r0, [r3, #32]
   4ba68:	ldr	r0, [r0, sl, lsl #2]
   4ba6c:	ldr	r1, [r9, #32]
   4ba70:	str	r0, [r1, r2, lsl #2]
   4ba74:	ldr	r0, [r3, #28]
   4ba78:	ldrb	r0, [r0, sl]
   4ba7c:	ldr	r1, [r9, #28]
   4ba80:	strb	r0, [r1, r2]
   4ba84:	add	r2, r2, #1
   4ba88:	str	r2, [sp, #48]	; 0x30
   4ba8c:	ldrh	r0, [r3, #50]	; 0x32
   4ba90:	add	sl, sl, #1
   4ba94:	cmp	sl, r0
   4ba98:	bcc	4ba10 <fputs@plt+0x3a65c>
   4ba9c:	b	4bac8 <fputs@plt+0x3a714>
   4baa0:	ldr	r9, [sp, #52]	; 0x34
   4baa4:	ldr	r0, [r9, #4]
   4baa8:	ldr	r3, [sp, #48]	; 0x30
   4baac:	add	r0, r0, r3, lsl #1
   4bab0:	movw	r1, #65535	; 0xffff
   4bab4:	strh	r1, [r0]
   4bab8:	ldr	r0, [r9, #32]
   4babc:	movw	r1, #3417	; 0xd59
   4bac0:	movt	r1, #8
   4bac4:	str	r1, [r0, r3, lsl #2]
   4bac8:	mov	r0, r9
   4bacc:	bl	43820 <fputs@plt+0x3246c>
   4bad0:	ldr	r0, [r5, #488]	; 0x1e8
   4bad4:	cmp	r0, #0
   4bad8:	bne	4bae4 <fputs@plt+0x3a730>
   4badc:	ldr	r0, [sp, #52]	; 0x34
   4bae0:	bl	5c3cc <fputs@plt+0x4b018>
   4bae4:	ldr	r0, [sp, #72]	; 0x48
   4bae8:	cmp	r0, #0
   4baec:	beq	4bb94 <fputs@plt+0x3a7e0>
   4baf0:	ldr	r0, [sp, #44]	; 0x2c
   4baf4:	ldrsh	r0, [r0, #34]	; 0x22
   4baf8:	ldr	r1, [sp, #52]	; 0x34
   4bafc:	ldrh	r1, [r1, #52]	; 0x34
   4bb00:	cmp	r1, r0
   4bb04:	blt	4bb94 <fputs@plt+0x3a7e0>
   4bb08:	ldr	r1, [sp, #52]	; 0x34
   4bb0c:	ldrb	r0, [r1, #55]	; 0x37
   4bb10:	str	r0, [sp, #68]	; 0x44
   4bb14:	orr	r0, r0, #32
   4bb18:	strb	r0, [r1, #55]	; 0x37
   4bb1c:	ldr	r0, [sp, #44]	; 0x2c
   4bb20:	ldrsh	r0, [r0, #34]	; 0x22
   4bb24:	cmp	r0, #1
   4bb28:	blt	4bb94 <fputs@plt+0x3a7e0>
   4bb2c:	ldr	r0, [sp, #44]	; 0x2c
   4bb30:	ldrsh	r9, [r0, #32]
   4bb34:	mov	sl, #0
   4bb38:	mvn	r8, #0
   4bb3c:	cmp	r9, sl
   4bb40:	beq	4bb58 <fputs@plt+0x3a7a4>
   4bb44:	sxth	r1, sl
   4bb48:	ldr	r0, [sp, #52]	; 0x34
   4bb4c:	bl	59688 <fputs@plt+0x482d4>
   4bb50:	cmp	r0, r8
   4bb54:	ble	4bb84 <fputs@plt+0x3a7d0>
   4bb58:	ldr	r0, [sp, #44]	; 0x2c
   4bb5c:	ldrsh	r0, [r0, #34]	; 0x22
   4bb60:	add	sl, sl, #1
   4bb64:	cmp	sl, r0
   4bb68:	blt	4bb3c <fputs@plt+0x3a788>
   4bb6c:	b	4bb94 <fputs@plt+0x3a7e0>
   4bb70:	movw	r1, #26085	; 0x65e5
   4bb74:	movt	r1, #8
   4bb78:	mov	r0, r5
   4bb7c:	bl	1a8e8 <fputs@plt+0x9534>
   4bb80:	b	4bd8c <fputs@plt+0x3a9d8>
   4bb84:	ldr	r0, [sp, #68]	; 0x44
   4bb88:	and	r0, r0, #223	; 0xdf
   4bb8c:	ldr	r1, [sp, #52]	; 0x34
   4bb90:	strb	r0, [r1, #55]	; 0x37
   4bb94:	ldr	r0, [r5, #488]	; 0x1e8
   4bb98:	ldr	r1, [sp, #44]	; 0x2c
   4bb9c:	cmp	r1, r0
   4bba0:	bne	4bc60 <fputs@plt+0x3a8ac>
   4bba4:	ldr	r0, [sp, #44]	; 0x2c
   4bba8:	ldr	r9, [r0, #8]
   4bbac:	cmp	r9, #0
   4bbb0:	beq	4bc60 <fputs@plt+0x3a8ac>
   4bbb4:	ldr	r0, [sp, #52]	; 0x34
   4bbb8:	ldrh	r0, [r0, #50]	; 0x32
   4bbbc:	str	r0, [sp, #48]	; 0x30
   4bbc0:	ldrh	r1, [r9, #50]	; 0x32
   4bbc4:	ldr	r0, [sp, #48]	; 0x30
   4bbc8:	str	r1, [sp, #64]	; 0x40
   4bbcc:	cmp	r1, r0
   4bbd0:	bne	4bc54 <fputs@plt+0x3a8a0>
   4bbd4:	ldr	r0, [sp, #64]	; 0x40
   4bbd8:	cmp	r0, #0
   4bbdc:	beq	4bc44 <fputs@plt+0x3a890>
   4bbe0:	ldr	r2, [sp, #52]	; 0x34
   4bbe4:	ldr	r1, [r2, #4]
   4bbe8:	ldr	sl, [r9, #4]
   4bbec:	mov	r8, #0
   4bbf0:	str	r1, [sp, #68]	; 0x44
   4bbf4:	ldrh	r0, [r1]
   4bbf8:	ldrh	r1, [sl]
   4bbfc:	cmp	r1, r0
   4bc00:	bne	4bc48 <fputs@plt+0x3a894>
   4bc04:	ldr	r0, [r2, #32]
   4bc08:	ldr	r1, [r0, r8, lsl #2]
   4bc0c:	ldr	r0, [r9, #32]
   4bc10:	ldr	r0, [r0, r8, lsl #2]
   4bc14:	bl	15b10 <fputs@plt+0x475c>
   4bc18:	cmp	r0, #0
   4bc1c:	bne	4bc48 <fputs@plt+0x3a894>
   4bc20:	ldr	r1, [sp, #68]	; 0x44
   4bc24:	add	r1, r1, #2
   4bc28:	add	sl, sl, #2
   4bc2c:	add	r8, r8, #1
   4bc30:	ldr	r0, [sp, #64]	; 0x40
   4bc34:	cmp	r8, r0
   4bc38:	ldr	r2, [sp, #52]	; 0x34
   4bc3c:	bcc	4bbf0 <fputs@plt+0x3a83c>
   4bc40:	b	4bc48 <fputs@plt+0x3a894>
   4bc44:	mov	r8, #0
   4bc48:	ldr	r0, [sp, #64]	; 0x40
   4bc4c:	cmp	r8, r0
   4bc50:	beq	4bdbc <fputs@plt+0x3aa08>
   4bc54:	ldr	r9, [r9, #20]
   4bc58:	cmp	r9, #0
   4bc5c:	bne	4bbc0 <fputs@plt+0x3a80c>
   4bc60:	ldrb	r0, [r4, #149]	; 0x95
   4bc64:	cmp	r0, #0
   4bc68:	beq	4bca8 <fputs@plt+0x3a8f4>
   4bc6c:	ldr	r2, [sp, #52]	; 0x34
   4bc70:	ldr	r1, [r2]
   4bc74:	ldr	r0, [r2, #24]
   4bc78:	add	r0, r0, #24
   4bc7c:	bl	43c54 <fputs@plt+0x328a0>
   4bc80:	cmp	r0, #0
   4bc84:	beq	4bd94 <fputs@plt+0x3a9e0>
   4bc88:	mov	r0, r4
   4bc8c:	bl	19084 <fputs@plt+0x7cd0>
   4bc90:	mov	sl, #0
   4bc94:	mov	r9, #0
   4bc98:	mov	r0, r4
   4bc9c:	ldr	r1, [sp, #52]	; 0x34
   4bca0:	bl	43f18 <fputs@plt+0x32b64>
   4bca4:	b	4b414 <fputs@plt+0x3a060>
   4bca8:	ldr	r0, [sp, #72]	; 0x48
   4bcac:	cmp	r0, #0
   4bcb0:	bne	4bcc4 <fputs@plt+0x3a910>
   4bcb4:	ldr	r0, [sp, #44]	; 0x2c
   4bcb8:	ldrb	r0, [r0, #42]	; 0x2a
   4bcbc:	ands	r0, r0, #32
   4bcc0:	bne	4bee8 <fputs@plt+0x3ab34>
   4bcc4:	ldr	r0, [r5, #76]	; 0x4c
   4bcc8:	add	sl, r0, #1
   4bccc:	str	sl, [r5, #76]	; 0x4c
   4bcd0:	mov	r0, r5
   4bcd4:	bl	56018 <fputs@plt+0x44c64>
   4bcd8:	cmp	r0, #0
   4bcdc:	beq	4bd8c <fputs@plt+0x3a9d8>
   4bce0:	mov	r9, r0
   4bce4:	mov	r0, r5
   4bce8:	mov	r1, #1
   4bcec:	ldr	r8, [sp, #56]	; 0x38
   4bcf0:	mov	r2, r8
   4bcf4:	bl	5be0c <fputs@plt+0x4aa58>
   4bcf8:	mov	r0, r9
   4bcfc:	mov	r1, #160	; 0xa0
   4bd00:	bl	560bc <fputs@plt+0x44d08>
   4bd04:	ldr	r1, [sp, #52]	; 0x34
   4bd08:	str	r0, [r1, #44]	; 0x2c
   4bd0c:	mov	r0, r9
   4bd10:	mov	r1, #121	; 0x79
   4bd14:	mov	r2, r8
   4bd18:	mov	r3, sl
   4bd1c:	bl	56a58 <fputs@plt+0x456a4>
   4bd20:	ldr	r0, [fp, #16]
   4bd24:	cmp	r0, #0
   4bd28:	beq	4be0c <fputs@plt+0x3aa58>
   4bd2c:	ldr	r0, [sp, #60]	; 0x3c
   4bd30:	ldr	r0, [r0]
   4bd34:	ldr	r1, [r5, #508]	; 0x1fc
   4bd38:	ldr	r2, [r5, #512]	; 0x200
   4bd3c:	sub	r1, r1, r0
   4bd40:	add	r3, r1, r2
   4bd44:	sub	r1, r3, #1
   4bd48:	ldrb	r2, [r0, r1]
   4bd4c:	str	r0, [sp]
   4bd50:	cmp	r2, #59	; 0x3b
   4bd54:	moveq	r3, r1
   4bd58:	movw	r0, #58763	; 0xe58b
   4bd5c:	movt	r0, #7
   4bd60:	movw	r2, #26208	; 0x6660
   4bd64:	movt	r2, #8
   4bd68:	ldr	r1, [fp, #12]
   4bd6c:	cmp	r1, #0
   4bd70:	moveq	r2, r0
   4bd74:	movw	r1, #26188	; 0x664c
   4bd78:	movt	r1, #8
   4bd7c:	mov	r0, r4
   4bd80:	bl	1a96c <fputs@plt+0x95b8>
   4bd84:	mov	r8, r0
   4bd88:	b	4be10 <fputs@plt+0x3aa5c>
   4bd8c:	mov	sl, #0
   4bd90:	b	4b6d4 <fputs@plt+0x3a320>
   4bd94:	ldr	r0, [r4, #24]
   4bd98:	orr	r0, r0, #2
   4bd9c:	str	r0, [r4, #24]
   4bda0:	ldr	r0, [sp, #72]	; 0x48
   4bda4:	cmp	r0, #0
   4bda8:	beq	4bee8 <fputs@plt+0x3ab34>
   4bdac:	ldr	r0, [r4, #144]	; 0x90
   4bdb0:	ldr	r1, [sp, #52]	; 0x34
   4bdb4:	str	r0, [r1, #44]	; 0x2c
   4bdb8:	b	4bec8 <fputs@plt+0x3ab14>
   4bdbc:	ldr	r0, [sp, #52]	; 0x34
   4bdc0:	ldrb	r0, [r0, #54]	; 0x36
   4bdc4:	ldrb	r1, [r9, #54]	; 0x36
   4bdc8:	mov	sl, #0
   4bdcc:	cmp	r1, r0
   4bdd0:	beq	4bc98 <fputs@plt+0x3a8e4>
   4bdd4:	cmp	r1, #10
   4bdd8:	cmpne	r0, #10
   4bddc:	beq	4bdf4 <fputs@plt+0x3aa40>
   4bde0:	movw	r1, #26146	; 0x6622
   4bde4:	movt	r1, #8
   4bde8:	mov	r0, r5
   4bdec:	mov	r2, #0
   4bdf0:	bl	1a8e8 <fputs@plt+0x9534>
   4bdf4:	ldrb	r0, [r9, #54]	; 0x36
   4bdf8:	cmp	r0, #10
   4bdfc:	ldreq	r0, [sp, #52]	; 0x34
   4be00:	ldrbeq	r0, [r0, #54]	; 0x36
   4be04:	strbeq	r0, [r9, #54]	; 0x36
   4be08:	b	4bc98 <fputs@plt+0x3a8e4>
   4be0c:	mov	r8, #0
   4be10:	ldr	r0, [r4, #16]
   4be14:	ldr	r1, [sp, #56]	; 0x38
   4be18:	ldr	r2, [r0, r1, lsl #4]
   4be1c:	ldr	r0, [sp, #52]	; 0x34
   4be20:	ldr	r0, [r0]
   4be24:	ldr	r1, [sp, #44]	; 0x2c
   4be28:	ldr	r1, [r1]
   4be2c:	stm	sp, {r0, r1, sl}
   4be30:	str	r8, [sp, #12]
   4be34:	movw	r1, #26216	; 0x6668
   4be38:	movt	r1, #8
   4be3c:	mov	r0, r5
   4be40:	ldr	r3, [sp, #40]	; 0x28
   4be44:	bl	5c860 <fputs@plt+0x4b4ac>
   4be48:	mov	r0, r4
   4be4c:	mov	r1, r8
   4be50:	bl	13cb4 <fputs@plt+0x2900>
   4be54:	ldr	r0, [sp, #72]	; 0x48
   4be58:	cmp	r0, #0
   4be5c:	beq	4beb8 <fputs@plt+0x3ab04>
   4be60:	mov	r0, r5
   4be64:	ldr	r8, [sp, #52]	; 0x34
   4be68:	mov	r1, r8
   4be6c:	mov	r2, sl
   4be70:	bl	61430 <fputs@plt+0x5007c>
   4be74:	mov	r0, r5
   4be78:	ldr	r5, [sp, #56]	; 0x38
   4be7c:	mov	r1, r5
   4be80:	bl	5c960 <fputs@plt+0x4b5ac>
   4be84:	ldr	r2, [r8]
   4be88:	movw	r1, #26264	; 0x6698
   4be8c:	movt	r1, #8
   4be90:	mov	r0, r4
   4be94:	bl	1a96c <fputs@plt+0x95b8>
   4be98:	mov	r2, r0
   4be9c:	mov	r0, r9
   4bea0:	mov	r1, r5
   4bea4:	bl	5c9a4 <fputs@plt+0x4b5f0>
   4bea8:	mov	r0, r9
   4beac:	mov	r1, #147	; 0x93
   4beb0:	mov	r2, #0
   4beb4:	bl	57fcc <fputs@plt+0x46c18>
   4beb8:	ldr	r0, [sp, #52]	; 0x34
   4bebc:	ldr	r1, [r0, #44]	; 0x2c
   4bec0:	mov	r0, r9
   4bec4:	bl	560e4 <fputs@plt+0x44d30>
   4bec8:	ldr	r0, [sp, #72]	; 0x48
   4becc:	cmp	r0, #0
   4bed0:	beq	4bee8 <fputs@plt+0x3ab34>
   4bed4:	ldrb	r0, [r4, #149]	; 0x95
   4bed8:	mov	sl, #0
   4bedc:	cmp	r0, #0
   4bee0:	mov	r9, #0
   4bee4:	beq	4bc98 <fputs@plt+0x3a8e4>
   4bee8:	ldr	r0, [fp, #12]
   4beec:	cmp	r0, #5
   4bef0:	bne	4bf0c <fputs@plt+0x3ab58>
   4bef4:	ldr	r0, [sp, #44]	; 0x2c
   4bef8:	ldr	r0, [r0, #8]
   4befc:	cmp	r0, #0
   4bf00:	ldrbne	r1, [r0, #54]	; 0x36
   4bf04:	cmpne	r1, #5
   4bf08:	bne	4bf28 <fputs@plt+0x3ab74>
   4bf0c:	ldr	r1, [sp, #44]	; 0x2c
   4bf10:	ldr	r0, [r1, #8]
   4bf14:	ldr	r9, [sp, #52]	; 0x34
   4bf18:	str	r0, [r9, #20]
   4bf1c:	str	r9, [r1, #8]
   4bf20:	mov	sl, #0
   4bf24:	b	4b414 <fputs@plt+0x3a060>
   4bf28:	mov	r1, r0
   4bf2c:	ldr	r0, [r0, #20]
   4bf30:	cmp	r0, #0
   4bf34:	ldrbne	r2, [r0, #54]	; 0x36
   4bf38:	cmpne	r2, #5
   4bf3c:	bne	4bf28 <fputs@plt+0x3ab74>
   4bf40:	ldr	r9, [sp, #52]	; 0x34
   4bf44:	str	r0, [r9, #20]
   4bf48:	str	r9, [r1, #20]
   4bf4c:	b	4bf20 <fputs@plt+0x3ab6c>
   4bf50:	push	{r4, r5, r6, r7, fp, lr}
   4bf54:	add	fp, sp, #16
   4bf58:	mov	r5, r1
   4bf5c:	ldr	r6, [r0]
   4bf60:	ldr	r7, [r0, #488]	; 0x1e8
   4bf64:	cmp	r7, #0
   4bf68:	beq	4bf98 <fputs@plt+0x3abe4>
   4bf6c:	mov	r4, r0
   4bf70:	ldrb	r0, [r0, #454]	; 0x1c6
   4bf74:	cmp	r0, #0
   4bf78:	bne	4bf98 <fputs@plt+0x3abe4>
   4bf7c:	ldrb	r0, [r6, #148]	; 0x94
   4bf80:	ldr	r1, [r6, #16]
   4bf84:	add	r0, r1, r0, lsl #4
   4bf88:	ldr	r0, [r0, #4]
   4bf8c:	bl	203f0 <fputs@plt+0xf03c>
   4bf90:	cmp	r0, #0
   4bf94:	beq	4bfa8 <fputs@plt+0x3abf4>
   4bf98:	mov	r0, r6
   4bf9c:	mov	r1, r5
   4bfa0:	pop	{r4, r5, r6, r7, fp, lr}
   4bfa4:	b	43f70 <fputs@plt+0x32bbc>
   4bfa8:	ldr	r1, [r7, #24]
   4bfac:	mov	r0, r4
   4bfb0:	mov	r2, r5
   4bfb4:	bl	4e008 <fputs@plt+0x3cc54>
   4bfb8:	mov	r1, r0
   4bfbc:	str	r0, [r7, #24]
   4bfc0:	ldr	r0, [r4, #332]	; 0x14c
   4bfc4:	cmp	r0, #0
   4bfc8:	popeq	{r4, r5, r6, r7, fp, pc}
   4bfcc:	add	r2, r4, #328	; 0x148
   4bfd0:	mov	r0, r4
   4bfd4:	mov	r3, #1
   4bfd8:	pop	{r4, r5, r6, r7, fp, lr}
   4bfdc:	b	4e0e8 <fputs@plt+0x3cd34>
   4bfe0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bfe4:	add	fp, sp, #28
   4bfe8:	sub	sp, sp, #44	; 0x2c
   4bfec:	mov	r6, r3
   4bff0:	mov	r8, r1
   4bff4:	ldr	r5, [r0]
   4bff8:	ldr	r7, [r0, #488]	; 0x1e8
   4bffc:	mov	r1, #0
   4c000:	cmp	r7, #0
   4c004:	beq	4c018 <fputs@plt+0x3ac64>
   4c008:	mov	r9, r0
   4c00c:	ldrb	r0, [r0, #454]	; 0x1c6
   4c010:	cmp	r0, #0
   4c014:	beq	4c040 <fputs@plt+0x3ac8c>
   4c018:	mov	r0, r5
   4c01c:	bl	13cb4 <fputs@plt+0x2900>
   4c020:	mov	r0, r5
   4c024:	mov	r1, r8
   4c028:	bl	4400c <fputs@plt+0x32c58>
   4c02c:	mov	r0, r5
   4c030:	mov	r1, r6
   4c034:	sub	sp, fp, #28
   4c038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c03c:	b	4400c <fputs@plt+0x32c58>
   4c040:	mov	r3, r2
   4c044:	ldr	r2, [fp, #8]
   4c048:	cmp	r8, #0
   4c04c:	str	r3, [fp, #-32]	; 0xffffffe0
   4c050:	beq	4c08c <fputs@plt+0x3acd8>
   4c054:	cmp	r6, #0
   4c058:	beq	4c06c <fputs@plt+0x3acb8>
   4c05c:	ldr	r0, [r8]
   4c060:	ldr	r1, [r6]
   4c064:	cmp	r1, r0
   4c068:	bne	4c118 <fputs@plt+0x3ad64>
   4c06c:	ldr	sl, [r8]
   4c070:	ldr	r0, [r3, #4]
   4c074:	add	r0, r0, sl, lsl #3
   4c078:	add	r4, r0, #37	; 0x25
   4c07c:	cmp	r6, #0
   4c080:	bne	4c0b8 <fputs@plt+0x3ad04>
   4c084:	str	r2, [sp, #20]
   4c088:	b	4c13c <fputs@plt+0x3ad88>
   4c08c:	ldrsh	r0, [r7, #34]	; 0x22
   4c090:	subs	r0, r0, #1
   4c094:	blt	4c018 <fputs@plt+0x3ac64>
   4c098:	cmp	r6, #0
   4c09c:	beq	4c12c <fputs@plt+0x3ad78>
   4c0a0:	ldr	r1, [r6]
   4c0a4:	cmp	r1, #1
   4c0a8:	bne	4c39c <fputs@plt+0x3afe8>
   4c0ac:	ldr	r0, [r3, #4]
   4c0b0:	add	r4, r0, #45	; 0x2d
   4c0b4:	mov	sl, #1
   4c0b8:	ldr	r0, [r6]
   4c0bc:	cmp	r0, #1
   4c0c0:	str	r2, [sp, #20]
   4c0c4:	mov	r0, #1
   4c0c8:	blt	4c140 <fputs@plt+0x3ad8c>
   4c0cc:	str	r0, [sp, #12]
   4c0d0:	str	r8, [sp, #36]	; 0x24
   4c0d4:	str	r5, [sp, #32]
   4c0d8:	ldr	r5, [r6]
   4c0dc:	str	r6, [sp, #28]
   4c0e0:	ldr	r0, [r6, #4]
   4c0e4:	add	r6, r0, #4
   4c0e8:	mov	r8, #0
   4c0ec:	ldr	r0, [r6], #20
   4c0f0:	bl	1358c <fputs@plt+0x21d8>
   4c0f4:	add	r0, r4, r0
   4c0f8:	add	r4, r0, #1
   4c0fc:	add	r8, r8, #1
   4c100:	cmp	r8, r5
   4c104:	blt	4c0ec <fputs@plt+0x3ad38>
   4c108:	ldr	r6, [sp, #28]
   4c10c:	ldr	r5, [sp, #32]
   4c110:	ldr	r8, [sp, #36]	; 0x24
   4c114:	b	4c144 <fputs@plt+0x3ad90>
   4c118:	movw	r1, #26438	; 0x6746
   4c11c:	movt	r1, #8
   4c120:	mov	r0, r9
   4c124:	bl	1a8e8 <fputs@plt+0x9534>
   4c128:	b	4c3b4 <fputs@plt+0x3b000>
   4c12c:	str	r2, [sp, #20]
   4c130:	ldr	r0, [r3, #4]
   4c134:	add	r4, r0, #45	; 0x2d
   4c138:	mov	sl, #1
   4c13c:	mov	r0, #0
   4c140:	str	r0, [sp, #12]
   4c144:	asr	r3, r4, #31
   4c148:	mov	r0, r5
   4c14c:	mov	r2, r4
   4c150:	bl	19680 <fputs@plt+0x82cc>
   4c154:	cmp	r0, #0
   4c158:	mov	r1, #0
   4c15c:	beq	4c018 <fputs@plt+0x3ac64>
   4c160:	mov	r4, r0
   4c164:	str	r7, [r0]
   4c168:	add	r1, r0, #36	; 0x24
   4c16c:	mov	r0, r7
   4c170:	str	r1, [sp, #8]
   4c174:	add	r7, r1, sl, lsl #3
   4c178:	str	r0, [sp, #24]
   4c17c:	ldr	r0, [r0, #16]
   4c180:	stmib	r4, {r0, r7}
   4c184:	ldr	r0, [fp, #-32]	; 0xffffffe0
   4c188:	ldm	r0, {r1, r2}
   4c18c:	mov	r0, r7
   4c190:	bl	1121c <memcpy@plt>
   4c194:	ldr	r0, [fp, #-32]	; 0xffffffe0
   4c198:	ldr	r0, [r0, #4]
   4c19c:	mov	r1, #0
   4c1a0:	strb	r1, [r7, r0]
   4c1a4:	str	r7, [sp, #4]
   4c1a8:	mov	r0, r7
   4c1ac:	bl	5bc8c <fputs@plt+0x4a8d8>
   4c1b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   4c1b4:	ldr	r2, [r0, #4]
   4c1b8:	str	sl, [r4, #20]
   4c1bc:	cmp	r8, #0
   4c1c0:	str	r5, [sp, #32]
   4c1c4:	str	r8, [sp, #36]	; 0x24
   4c1c8:	str	r4, [sp, #16]
   4c1cc:	beq	4c258 <fputs@plt+0x3aea4>
   4c1d0:	cmp	sl, #1
   4c1d4:	mov	r1, r6
   4c1d8:	blt	4c2f0 <fputs@plt+0x3af3c>
   4c1dc:	str	r1, [sp, #28]
   4c1e0:	mov	r8, #0
   4c1e4:	ldr	r7, [sp, #24]
   4c1e8:	str	r2, [fp, #-32]	; 0xffffffe0
   4c1ec:	ldrsh	r0, [r7, #34]	; 0x22
   4c1f0:	cmp	r0, #1
   4c1f4:	blt	4c34c <fputs@plt+0x3af98>
   4c1f8:	ldr	r0, [sp, #36]	; 0x24
   4c1fc:	ldr	r0, [r0, #4]
   4c200:	add	r1, r8, r8, lsl #2
   4c204:	add	r0, r0, r1, lsl #2
   4c208:	ldr	r6, [r0, #4]
   4c20c:	ldr	r4, [r7, #4]
   4c210:	mov	r5, #0
   4c214:	ldr	r0, [r4, r5, lsl #4]
   4c218:	mov	r1, r6
   4c21c:	bl	15b10 <fputs@plt+0x475c>
   4c220:	cmp	r0, #0
   4c224:	beq	4c23c <fputs@plt+0x3ae88>
   4c228:	ldrsh	r0, [r7, #34]	; 0x22
   4c22c:	add	r5, r5, #1
   4c230:	cmp	r5, r0
   4c234:	blt	4c214 <fputs@plt+0x3ae60>
   4c238:	b	4c34c <fputs@plt+0x3af98>
   4c23c:	ldr	r0, [sp, #8]
   4c240:	str	r5, [r0, r8, lsl #3]
   4c244:	add	r8, r8, #1
   4c248:	cmp	r8, sl
   4c24c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4c250:	blt	4c1ec <fputs@plt+0x3ae38>
   4c254:	b	4c270 <fputs@plt+0x3aebc>
   4c258:	str	r6, [sp, #28]
   4c25c:	ldr	r7, [sp, #24]
   4c260:	ldrsh	r0, [r7, #34]	; 0x22
   4c264:	sub	r0, r0, #1
   4c268:	ldr	r1, [sp, #8]
   4c26c:	str	r0, [r1]
   4c270:	cmp	sl, #1
   4c274:	mov	r0, #0
   4c278:	movwlt	r0, #1
   4c27c:	ldr	r1, [sp, #12]
   4c280:	eor	r1, r1, #1
   4c284:	orrs	r0, r1, r0
   4c288:	ldr	r1, [sp, #28]
   4c28c:	bne	4c2f0 <fputs@plt+0x3af3c>
   4c290:	ldr	r0, [sp, #4]
   4c294:	add	r0, r0, r2
   4c298:	add	r6, r0, #1
   4c29c:	ldr	r0, [sp, #16]
   4c2a0:	add	r8, r0, #40	; 0x28
   4c2a4:	mov	r5, #4
   4c2a8:	ldr	r0, [r1, #4]
   4c2ac:	ldr	r7, [r0, r5]
   4c2b0:	mov	r0, r7
   4c2b4:	mov	r9, r1
   4c2b8:	bl	1358c <fputs@plt+0x21d8>
   4c2bc:	mov	r4, r0
   4c2c0:	str	r6, [r8], #8
   4c2c4:	mov	r0, r6
   4c2c8:	mov	r1, r7
   4c2cc:	mov	r2, r4
   4c2d0:	bl	1121c <memcpy@plt>
   4c2d4:	mov	r1, r9
   4c2d8:	mov	r0, #0
   4c2dc:	strb	r0, [r6, r4]!
   4c2e0:	add	r6, r6, #1
   4c2e4:	add	r5, r5, #20
   4c2e8:	subs	sl, sl, #1
   4c2ec:	bne	4c2a8 <fputs@plt+0x3aef4>
   4c2f0:	mov	r6, r1
   4c2f4:	ldr	r1, [sp, #20]
   4c2f8:	ldr	r4, [sp, #16]
   4c2fc:	strb	r1, [r4, #25]
   4c300:	mov	r0, #0
   4c304:	strb	r0, [r4, #24]
   4c308:	lsr	r0, r1, #8
   4c30c:	strb	r0, [r4, #26]
   4c310:	ldr	r1, [r4, #8]
   4c314:	ldr	r7, [sp, #24]
   4c318:	ldr	r0, [r7, #64]	; 0x40
   4c31c:	add	r0, r0, #56	; 0x38
   4c320:	mov	r2, r4
   4c324:	bl	43c54 <fputs@plt+0x328a0>
   4c328:	cmp	r0, r4
   4c32c:	beq	4c384 <fputs@plt+0x3afd0>
   4c330:	cmp	r0, #0
   4c334:	ldr	r5, [sp, #32]
   4c338:	ldr	r8, [sp, #36]	; 0x24
   4c33c:	strne	r0, [r4, #12]
   4c340:	strne	r4, [r0, #16]
   4c344:	str	r4, [r7, #16]
   4c348:	b	4c3b4 <fputs@plt+0x3b000>
   4c34c:	ldr	r2, [sp, #36]	; 0x24
   4c350:	ldr	r0, [r2, #4]
   4c354:	add	r1, r8, r8, lsl #2
   4c358:	mov	r8, r2
   4c35c:	add	r0, r0, r1, lsl #2
   4c360:	ldr	r2, [r0, #4]
   4c364:	movw	r1, #26532	; 0x67a4
   4c368:	movt	r1, #8
   4c36c:	mov	r0, r9
   4c370:	bl	1a8e8 <fputs@plt+0x9534>
   4c374:	ldr	r1, [sp, #16]
   4c378:	ldr	r6, [sp, #28]
   4c37c:	ldr	r5, [sp, #32]
   4c380:	b	4c018 <fputs@plt+0x3ac64>
   4c384:	ldr	r5, [sp, #32]
   4c388:	mov	r0, r5
   4c38c:	bl	19084 <fputs@plt+0x7cd0>
   4c390:	mov	r1, r4
   4c394:	ldr	r8, [sp, #36]	; 0x24
   4c398:	b	4c018 <fputs@plt+0x3ac64>
   4c39c:	ldr	r1, [r7, #4]
   4c3a0:	ldr	r2, [r1, r0, lsl #4]
   4c3a4:	movw	r1, #26375	; 0x6707
   4c3a8:	movt	r1, #8
   4c3ac:	mov	r0, r9
   4c3b0:	bl	1a8e8 <fputs@plt+0x9534>
   4c3b4:	mov	r1, #0
   4c3b8:	b	4c018 <fputs@plt+0x3ac64>
   4c3bc:	ldr	r0, [r0, #488]	; 0x1e8
   4c3c0:	cmp	r0, #0
   4c3c4:	ldrne	r0, [r0, #16]
   4c3c8:	cmpne	r0, #0
   4c3cc:	strbne	r1, [r0, #24]
   4c3d0:	bx	lr
   4c3d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4c3d8:	add	fp, sp, #24
   4c3dc:	ldr	r7, [r0, #488]	; 0x1e8
   4c3e0:	cmp	r7, #0
   4c3e4:	beq	4c47c <fputs@plt+0x3b0c8>
   4c3e8:	mov	r6, r0
   4c3ec:	ldrsh	r8, [r7, #34]	; 0x22
   4c3f0:	ldr	r5, [r0]
   4c3f4:	mov	r0, r5
   4c3f8:	bl	5bc50 <fputs@plt+0x4a89c>
   4c3fc:	cmp	r0, #0
   4c400:	beq	4c47c <fputs@plt+0x3b0c8>
   4c404:	mov	r4, r0
   4c408:	mov	r0, r6
   4c40c:	mov	r1, r4
   4c410:	bl	566f0 <fputs@plt+0x4533c>
   4c414:	cmp	r0, #0
   4c418:	beq	4c480 <fputs@plt+0x3b0cc>
   4c41c:	sub	r6, r8, #1
   4c420:	ldr	r0, [r7, #4]
   4c424:	add	r0, r0, r6, lsl #4
   4c428:	ldr	r1, [r0, #8]
   4c42c:	mov	r0, r5
   4c430:	bl	13cb4 <fputs@plt+0x2900>
   4c434:	ldr	r0, [r7, #4]
   4c438:	add	r0, r0, r6, lsl #4
   4c43c:	str	r4, [r0, #8]
   4c440:	ldr	r0, [r7, #8]
   4c444:	b	4c44c <fputs@plt+0x3b098>
   4c448:	ldr	r0, [r0, #20]
   4c44c:	cmp	r0, #0
   4c450:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   4c454:	ldr	r1, [r0, #4]
   4c458:	ldrsh	r1, [r1]
   4c45c:	cmp	r6, r1
   4c460:	bne	4c448 <fputs@plt+0x3b094>
   4c464:	ldr	r1, [r7, #4]
   4c468:	add	r1, r1, r6, lsl #4
   4c46c:	ldr	r1, [r1, #8]
   4c470:	ldr	r2, [r0, #32]
   4c474:	str	r1, [r2]
   4c478:	b	4c448 <fputs@plt+0x3b094>
   4c47c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4c480:	mov	r0, r5
   4c484:	mov	r1, r4
   4c488:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   4c48c:	b	13cb4 <fputs@plt+0x2900>
   4c490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c494:	add	fp, sp, #28
   4c498:	sub	sp, sp, #4
   4c49c:	mov	r4, r1
   4c4a0:	mov	r6, r0
   4c4a4:	ldr	r5, [r0]
   4c4a8:	ldrb	r0, [r5, #69]	; 0x45
   4c4ac:	cmp	r0, #0
   4c4b0:	bne	4c4cc <fputs@plt+0x3b118>
   4c4b4:	mov	r7, r3
   4c4b8:	mov	sl, r2
   4c4bc:	mov	r0, r6
   4c4c0:	bl	46838 <fputs@plt+0x35484>
   4c4c4:	cmp	r0, #0
   4c4c8:	beq	4c4e0 <fputs@plt+0x3b12c>
   4c4cc:	mov	r0, r5
   4c4d0:	mov	r1, r4
   4c4d4:	sub	sp, fp, #28
   4c4d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c4dc:	b	4414c <fputs@plt+0x32d98>
   4c4e0:	cmp	r7, #0
   4c4e4:	beq	4c5a0 <fputs@plt+0x3b1ec>
   4c4e8:	ldrb	r0, [r5, #73]	; 0x49
   4c4ec:	add	r0, r0, #1
   4c4f0:	strb	r0, [r5, #73]	; 0x49
   4c4f4:	add	r2, r4, #8
   4c4f8:	mov	r0, r6
   4c4fc:	mov	r1, sl
   4c500:	bl	5fe5c <fputs@plt+0x4eaa8>
   4c504:	mov	r8, r0
   4c508:	ldrb	r0, [r5, #73]	; 0x49
   4c50c:	sub	r0, r0, #1
   4c510:	strb	r0, [r5, #73]	; 0x49
   4c514:	cmp	r8, #0
   4c518:	beq	4c5bc <fputs@plt+0x3b208>
   4c51c:	ldr	r1, [r8, #64]	; 0x40
   4c520:	mov	r0, r5
   4c524:	bl	1aa0c <fputs@plt+0x9658>
   4c528:	mov	r9, r0
   4c52c:	ldrb	r0, [r8, #42]	; 0x2a
   4c530:	tst	r0, #16
   4c534:	beq	4c54c <fputs@plt+0x3b198>
   4c538:	mov	r0, r6
   4c53c:	mov	r1, r8
   4c540:	bl	5fee8 <fputs@plt+0x4eb34>
   4c544:	cmp	r0, #0
   4c548:	bne	4c4cc <fputs@plt+0x3b118>
   4c54c:	ldr	r0, [r5, #16]
   4c550:	ldr	r7, [r0, r9, lsl #4]
   4c554:	str	r7, [sp]
   4c558:	movw	r0, #20061	; 0x4e5d
   4c55c:	movt	r0, #8
   4c560:	movw	r2, #20080	; 0x4e70
   4c564:	movt	r2, #8
   4c568:	cmp	r9, #1
   4c56c:	moveq	r2, r0
   4c570:	mov	r0, r6
   4c574:	mov	r1, #9
   4c578:	mov	r3, #0
   4c57c:	bl	5bb94 <fputs@plt+0x4a7e0>
   4c580:	cmp	r0, #0
   4c584:	bne	4c4cc <fputs@plt+0x3b118>
   4c588:	cmp	sl, #0
   4c58c:	beq	4c5d4 <fputs@plt+0x3b220>
   4c590:	mov	r1, #17
   4c594:	cmp	r9, #1
   4c598:	movweq	r1, #15
   4c59c:	b	4c5ec <fputs@plt+0x3b238>
   4c5a0:	add	r2, r4, #8
   4c5a4:	mov	r0, r6
   4c5a8:	mov	r1, sl
   4c5ac:	bl	5fe5c <fputs@plt+0x4eaa8>
   4c5b0:	mov	r8, r0
   4c5b4:	cmp	r8, #0
   4c5b8:	bne	4c51c <fputs@plt+0x3b168>
   4c5bc:	cmp	r7, #0
   4c5c0:	beq	4c4cc <fputs@plt+0x3b118>
   4c5c4:	ldr	r1, [r4, #12]
   4c5c8:	mov	r0, r6
   4c5cc:	bl	61da0 <fputs@plt+0x509ec>
   4c5d0:	b	4c4cc <fputs@plt+0x3b118>
   4c5d4:	ldrb	r0, [r8, #42]	; 0x2a
   4c5d8:	tst	r0, #16
   4c5dc:	bne	4c668 <fputs@plt+0x3b2b4>
   4c5e0:	mov	r1, #11
   4c5e4:	cmp	r9, #1
   4c5e8:	movweq	r1, #13
   4c5ec:	mov	r3, #0
   4c5f0:	ldr	r2, [r8]
   4c5f4:	str	r7, [sp]
   4c5f8:	mov	r0, r6
   4c5fc:	bl	5bb94 <fputs@plt+0x4a7e0>
   4c600:	cmp	r0, #0
   4c604:	bne	4c4cc <fputs@plt+0x3b118>
   4c608:	ldr	r2, [r8]
   4c60c:	str	r7, [sp]
   4c610:	mov	r0, r6
   4c614:	mov	r1, #9
   4c618:	mov	r3, #0
   4c61c:	bl	5bb94 <fputs@plt+0x4a7e0>
   4c620:	cmp	r0, #0
   4c624:	bne	4c4cc <fputs@plt+0x3b118>
   4c628:	ldr	r7, [r8]
   4c62c:	movw	r1, #23729	; 0x5cb1
   4c630:	movt	r1, #8
   4c634:	mov	r0, r7
   4c638:	mov	r2, #7
   4c63c:	bl	134ec <fputs@plt+0x2138>
   4c640:	cmp	r0, #0
   4c644:	beq	4c684 <fputs@plt+0x3b2d0>
   4c648:	ldr	r0, [r8, #12]
   4c64c:	cmp	sl, #0
   4c650:	beq	4c6ac <fputs@plt+0x3b2f8>
   4c654:	cmp	r0, #0
   4c658:	bne	4c6cc <fputs@plt+0x3b318>
   4c65c:	movw	r1, #26618	; 0x67fa
   4c660:	movt	r1, #8
   4c664:	b	4c6bc <fputs@plt+0x3b308>
   4c668:	mov	r0, r5
   4c66c:	mov	r1, r8
   4c670:	bl	45b98 <fputs@plt+0x347e4>
   4c674:	ldr	r0, [r0, #4]
   4c678:	ldr	r3, [r0, #4]
   4c67c:	mov	r1, #30
   4c680:	b	4c5f0 <fputs@plt+0x3b23c>
   4c684:	movw	r1, #26578	; 0x67d2
   4c688:	movt	r1, #8
   4c68c:	mov	r0, r7
   4c690:	mov	r2, #11
   4c694:	bl	134ec <fputs@plt+0x2138>
   4c698:	cmp	r0, #0
   4c69c:	beq	4c648 <fputs@plt+0x3b294>
   4c6a0:	movw	r1, #26590	; 0x67de
   4c6a4:	movt	r1, #8
   4c6a8:	b	4c6bc <fputs@plt+0x3b308>
   4c6ac:	cmp	r0, #0
   4c6b0:	beq	4c6cc <fputs@plt+0x3b318>
   4c6b4:	movw	r1, #26652	; 0x681c
   4c6b8:	movt	r1, #8
   4c6bc:	mov	r0, r6
   4c6c0:	mov	r2, r7
   4c6c4:	bl	1a8e8 <fputs@plt+0x9534>
   4c6c8:	b	4c4cc <fputs@plt+0x3b118>
   4c6cc:	mov	r0, r6
   4c6d0:	bl	56018 <fputs@plt+0x44c64>
   4c6d4:	cmp	r0, #0
   4c6d8:	beq	4c4cc <fputs@plt+0x3b118>
   4c6dc:	mov	r0, r6
   4c6e0:	mov	r1, #1
   4c6e4:	mov	r2, r9
   4c6e8:	bl	5be0c <fputs@plt+0x4aa58>
   4c6ec:	ldr	r3, [r8]
   4c6f0:	movw	r2, #26684	; 0x683c
   4c6f4:	movt	r2, #8
   4c6f8:	mov	r0, r6
   4c6fc:	mov	r1, r9
   4c700:	bl	61e14 <fputs@plt+0x50a60>
   4c704:	mov	r0, r6
   4c708:	mov	r1, r4
   4c70c:	mov	r2, r8
   4c710:	bl	61eac <fputs@plt+0x50af8>
   4c714:	mov	r0, r6
   4c718:	mov	r1, r8
   4c71c:	mov	r2, r9
   4c720:	mov	r3, sl
   4c724:	bl	61ff8 <fputs@plt+0x50c44>
   4c728:	b	4c4cc <fputs@plt+0x3b118>
   4c72c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c730:	add	fp, sp, #28
   4c734:	sub	sp, sp, #52	; 0x34
   4c738:	mov	r7, r0
   4c73c:	mov	r0, #0
   4c740:	str	r0, [sp, #12]
   4c744:	mov	r1, r7
   4c748:	ldr	r4, [r1], #444	; 0x1bc
   4c74c:	ldrsh	r1, [r1]
   4c750:	ldr	r9, [fp, #12]
   4c754:	ldr	r8, [fp, #8]
   4c758:	cmp	r1, #1
   4c75c:	blt	4c790 <fputs@plt+0x3b3dc>
   4c760:	movw	r1, #26940	; 0x693c
   4c764:	movt	r1, #8
   4c768:	mov	r0, r7
   4c76c:	bl	1a8e8 <fputs@plt+0x9534>
   4c770:	mov	r0, r4
   4c774:	mov	r1, r9
   4c778:	bl	4408c <fputs@plt+0x32cd8>
   4c77c:	mov	r0, r4
   4c780:	mov	r1, r8
   4c784:	bl	4400c <fputs@plt+0x32c58>
   4c788:	sub	sp, fp, #28
   4c78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c790:	mov	r5, r3
   4c794:	mov	r6, r2
   4c798:	ldr	r1, [fp, #20]
   4c79c:	ldr	r3, [fp, #16]
   4c7a0:	mov	r2, #1
   4c7a4:	str	r2, [sp]
   4c7a8:	stmib	sp, {r0, r1}
   4c7ac:	mov	r0, r7
   4c7b0:	mov	r1, r6
   4c7b4:	mov	r2, r5
   4c7b8:	bl	4a1cc <fputs@plt+0x38e18>
   4c7bc:	ldr	sl, [r7, #488]	; 0x1e8
   4c7c0:	cmp	sl, #0
   4c7c4:	beq	4c770 <fputs@plt+0x3b3bc>
   4c7c8:	ldr	r0, [r7, #68]	; 0x44
   4c7cc:	cmp	r0, #0
   4c7d0:	bne	4c770 <fputs@plt+0x3b3bc>
   4c7d4:	add	r3, sp, #12
   4c7d8:	mov	r0, r7
   4c7dc:	mov	r1, r6
   4c7e0:	mov	r2, r5
   4c7e4:	bl	5bd14 <fputs@plt+0x4a960>
   4c7e8:	ldr	r1, [sl, #64]	; 0x40
   4c7ec:	mov	r0, r4
   4c7f0:	bl	1aa0c <fputs@plt+0x9658>
   4c7f4:	mov	r2, r0
   4c7f8:	ldr	r0, [sp, #12]
   4c7fc:	str	r0, [sp]
   4c800:	add	r5, sp, #16
   4c804:	movw	r3, #32263	; 0x7e07
   4c808:	movt	r3, #8
   4c80c:	mov	r0, r5
   4c810:	mov	r1, r7
   4c814:	bl	61274 <fputs@plt+0x4fec0>
   4c818:	mov	r0, r5
   4c81c:	mov	r1, r9
   4c820:	bl	617bc <fputs@plt+0x50408>
   4c824:	cmp	r0, #0
   4c828:	bne	4c770 <fputs@plt+0x3b3bc>
   4c82c:	mov	r0, r4
   4c830:	mov	r1, r9
   4c834:	mov	r2, #1
   4c838:	bl	5a6d0 <fputs@plt+0x4931c>
   4c83c:	str	r0, [sl, #12]
   4c840:	mov	r0, r4
   4c844:	mov	r1, r8
   4c848:	mov	r2, #1
   4c84c:	bl	5a820 <fputs@plt+0x4946c>
   4c850:	str	r0, [sl, #24]
   4c854:	ldrb	r0, [r4, #69]	; 0x45
   4c858:	cmp	r0, #0
   4c85c:	bne	4c770 <fputs@plt+0x3b3bc>
   4c860:	ldr	r0, [r7, #508]	; 0x1fc
   4c864:	ldr	r1, [r7, #512]	; 0x200
   4c868:	str	r1, [sp, #44]	; 0x2c
   4c86c:	str	r0, [sp, #40]	; 0x28
   4c870:	ldrb	r1, [r0]
   4c874:	cmp	r1, #59	; 0x3b
   4c878:	ldrne	r1, [sp, #44]	; 0x2c
   4c87c:	addne	r0, r0, r1
   4c880:	strne	r0, [sp, #40]	; 0x28
   4c884:	mov	r0, #0
   4c888:	str	r0, [sp, #44]	; 0x2c
   4c88c:	ldr	r0, [sp, #40]	; 0x28
   4c890:	movw	r1, #2956	; 0xb8c
   4c894:	movt	r1, #8
   4c898:	ldrb	r2, [r0, #-1]!
   4c89c:	ldrb	r2, [r1, r2]
   4c8a0:	tst	r2, #1
   4c8a4:	bne	4c898 <fputs@plt+0x3b4e4>
   4c8a8:	mov	r1, #1
   4c8ac:	str	r1, [sp, #44]	; 0x2c
   4c8b0:	str	r0, [sp, #40]	; 0x28
   4c8b4:	mov	r0, #0
   4c8b8:	str	r0, [sp]
   4c8bc:	add	r2, sp, #40	; 0x28
   4c8c0:	mov	r0, r7
   4c8c4:	mov	r1, #0
   4c8c8:	mov	r3, #0
   4c8cc:	bl	4a66c <fputs@plt+0x392b8>
   4c8d0:	b	4c770 <fputs@plt+0x3b3bc>
   4c8d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c8d8:	add	fp, sp, #28
   4c8dc:	sub	sp, sp, #4
   4c8e0:	vpush	{d8-d9}
   4c8e4:	sub	sp, sp, #240	; 0xf0
   4c8e8:	mov	r7, r1
   4c8ec:	mov	r5, r0
   4c8f0:	ldr	r4, [r0]
   4c8f4:	ldr	r8, [r0, #468]	; 0x1d4
   4c8f8:	ldr	r0, [r0, #472]	; 0x1d8
   4c8fc:	add	r1, r0, #1
   4c900:	str	r0, [r5, #468]	; 0x1d4
   4c904:	str	r1, [r5, #472]	; 0x1d8
   4c908:	mov	r6, #1
   4c90c:	cmp	r7, #0
   4c910:	beq	4ca2c <fputs@plt+0x3b678>
   4c914:	ldrb	r0, [r4, #69]	; 0x45
   4c918:	cmp	r0, #0
   4c91c:	bne	4ca2c <fputs@plt+0x3b678>
   4c920:	ldr	r0, [r5, #68]	; 0x44
   4c924:	cmp	r0, #0
   4c928:	bne	4ca2c <fputs@plt+0x3b678>
   4c92c:	mov	sl, r2
   4c930:	mov	r0, #0
   4c934:	str	r0, [sp]
   4c938:	mov	r0, r5
   4c93c:	mov	r1, #21
   4c940:	mov	r2, #0
   4c944:	mov	r3, #0
   4c948:	bl	5bb94 <fputs@plt+0x4a7e0>
   4c94c:	cmp	r0, #0
   4c950:	bne	4ca2c <fputs@plt+0x3b678>
   4c954:	vmov.i32	q4, #0	; 0x00000000
   4c958:	mov	r0, #32
   4c95c:	add	r2, sp, #144	; 0x90
   4c960:	mov	r1, r2
   4c964:	vst1.64	{d8-d9}, [r1], r0
   4c968:	vst1.64	{d8-d9}, [r1]
   4c96c:	add	r0, r2, #16
   4c970:	vst1.64	{d8-d9}, [r0]
   4c974:	ldrb	r0, [sl]
   4c978:	cmp	r0, #8
   4c97c:	bhi	4c9a0 <fputs@plt+0x3b5ec>
   4c980:	ldr	r1, [r7, #44]	; 0x2c
   4c984:	mov	r0, r4
   4c988:	bl	4400c <fputs@plt+0x32c58>
   4c98c:	mov	r0, #0
   4c990:	str	r0, [r7, #44]	; 0x2c
   4c994:	ldr	r0, [r7, #8]
   4c998:	bic	r0, r0, #1
   4c99c:	str	r0, [r7, #8]
   4c9a0:	mov	r0, r5
   4c9a4:	mov	r1, r7
   4c9a8:	mov	r2, #0
   4c9ac:	bl	5e830 <fputs@plt+0x4d47c>
   4c9b0:	sub	r1, fp, #96	; 0x60
   4c9b4:	add	r0, r1, #16
   4c9b8:	vst1.32	{d8-d9}, [r0]
   4c9bc:	add	r0, r1, #4
   4c9c0:	vst1.32	{d8-d9}, [r0]
   4c9c4:	ldr	r0, [r7, #44]	; 0x2c
   4c9c8:	str	r0, [fp, #-96]	; 0xffffffa0
   4c9cc:	ldr	r0, [r5, #68]	; 0x44
   4c9d0:	cmp	r0, #0
   4c9d4:	bne	4ca0c <fputs@plt+0x3b658>
   4c9d8:	ldrb	r0, [r4, #69]	; 0x45
   4c9dc:	cmp	r0, #0
   4c9e0:	bne	4ca0c <fputs@plt+0x3b658>
   4c9e4:	ldr	r0, [r7, #28]
   4c9e8:	str	r0, [sp, #104]	; 0x68
   4c9ec:	ldr	r0, [r7]
   4c9f0:	ldr	r6, [r7, #8]
   4c9f4:	ldr	r2, [r0]
   4c9f8:	mov	r0, r5
   4c9fc:	mov	r1, sl
   4ca00:	bl	624e4 <fputs@plt+0x51130>
   4ca04:	cmp	r0, #0
   4ca08:	beq	4ca40 <fputs@plt+0x3b68c>
   4ca0c:	str	r8, [r5, #468]	; 0x1d4
   4ca10:	mov	r6, #1
   4ca14:	ldr	r1, [sp, #172]	; 0xac
   4ca18:	mov	r0, r4
   4ca1c:	bl	13cb4 <fputs@plt+0x2900>
   4ca20:	ldr	r1, [sp, #184]	; 0xb8
   4ca24:	mov	r0, r4
   4ca28:	bl	13cb4 <fputs@plt+0x2900>
   4ca2c:	mov	r0, r6
   4ca30:	sub	sp, fp, #48	; 0x30
   4ca34:	vpop	{d8-d9}
   4ca38:	add	sp, sp, #4
   4ca3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ca40:	ldr	r0, [r7, #48]	; 0x30
   4ca44:	ubfx	r1, r6, #3, #1
   4ca48:	str	r1, [sp, #100]	; 0x64
   4ca4c:	cmp	r0, #0
   4ca50:	beq	4ca94 <fputs@plt+0x3b6e0>
   4ca54:	ldr	r2, [sp, #104]	; 0x68
   4ca58:	str	r2, [sp, #104]	; 0x68
   4ca5c:	mov	r0, r5
   4ca60:	bl	56018 <fputs@plt+0x44c64>
   4ca64:	cmp	r0, #0
   4ca68:	beq	4ca0c <fputs@plt+0x3b658>
   4ca6c:	ldr	r1, [r7, #48]	; 0x30
   4ca70:	cmp	r1, #0
   4ca74:	beq	4cb50 <fputs@plt+0x3b79c>
   4ca78:	mov	r0, r5
   4ca7c:	mov	r1, r7
   4ca80:	mov	r2, sl
   4ca84:	bl	62c7c <fputs@plt+0x518c8>
   4ca88:	mov	r6, r0
   4ca8c:	str	r8, [r5, #468]	; 0x1d4
   4ca90:	b	4ca2c <fputs@plt+0x3b678>
   4ca94:	mov	r9, #0
   4ca98:	ldr	r2, [sp, #104]	; 0x68
   4ca9c:	ldr	r0, [r2]
   4caa0:	cmp	r9, r0
   4caa4:	bge	4ca58 <fputs@plt+0x3b6a4>
   4caa8:	add	r0, r9, r9, lsl #3
   4caac:	add	r1, r2, r0, lsl #3
   4cab0:	ldr	r0, [r1, #28]
   4cab4:	cmp	r0, #0
   4cab8:	beq	4cb3c <fputs@plt+0x3b788>
   4cabc:	ldr	r1, [r1, #24]
   4cac0:	ldrsh	r2, [r1, #34]	; 0x22
   4cac4:	ldr	r3, [r0]
   4cac8:	ldr	r6, [r3]
   4cacc:	cmp	r6, r2
   4cad0:	bne	4cb70 <fputs@plt+0x3b7bc>
   4cad4:	ldr	r6, [r0, #8]
   4cad8:	ubfx	r0, r6, #3, #1
   4cadc:	str	r0, [sp]
   4cae0:	mov	r0, r5
   4cae4:	mov	r1, r7
   4cae8:	mov	r2, r9
   4caec:	ldr	r3, [sp, #100]	; 0x64
   4caf0:	bl	62528 <fputs@plt+0x51174>
   4caf4:	cmp	r0, #0
   4caf8:	beq	4cb1c <fputs@plt+0x3b768>
   4cafc:	ands	r0, r6, #8
   4cb00:	mvn	r9, #0
   4cb04:	beq	4cb1c <fputs@plt+0x3b768>
   4cb08:	ldr	r0, [r7, #8]
   4cb0c:	orr	r0, r0, #8
   4cb10:	str	r0, [r7, #8]
   4cb14:	mov	r0, #1
   4cb18:	str	r0, [sp, #100]	; 0x64
   4cb1c:	ldrb	r0, [r4, #69]	; 0x45
   4cb20:	cmp	r0, #0
   4cb24:	bne	4ca0c <fputs@plt+0x3b658>
   4cb28:	ldr	r2, [r7, #28]
   4cb2c:	ldrb	r0, [sl]
   4cb30:	cmp	r0, #9
   4cb34:	ldrcs	r0, [r7, #44]	; 0x2c
   4cb38:	strcs	r0, [fp, #-96]	; 0xffffffa0
   4cb3c:	ldr	r0, [r7, #48]	; 0x30
   4cb40:	add	r9, r9, #1
   4cb44:	cmp	r0, #0
   4cb48:	beq	4ca9c <fputs@plt+0x3b6e8>
   4cb4c:	b	4ca58 <fputs@plt+0x3b6a4>
   4cb50:	str	r0, [sp, #96]	; 0x60
   4cb54:	ldr	r1, [sp, #104]	; 0x68
   4cb58:	ldr	r0, [r1]
   4cb5c:	cmp	r0, #1
   4cb60:	blt	4cdfc <fputs@plt+0x3ba48>
   4cb64:	mov	r6, #0
   4cb68:	mov	r2, #0
   4cb6c:	b	4cc38 <fputs@plt+0x3b884>
   4cb70:	ldr	r3, [r1]
   4cb74:	str	r6, [sp]
   4cb78:	movw	r1, #26976	; 0x6960
   4cb7c:	movt	r1, #8
   4cb80:	mov	r0, r5
   4cb84:	bl	1a8e8 <fputs@plt+0x9534>
   4cb88:	b	4ca0c <fputs@plt+0x3b658>
   4cb8c:	ldr	r0, [sp, #96]	; 0x60
   4cb90:	bl	5afb8 <fputs@plt+0x49c04>
   4cb94:	str	r0, [sp, #84]	; 0x54
   4cb98:	ldr	r1, [r5, #76]	; 0x4c
   4cb9c:	add	r2, r1, #1
   4cba0:	str	r2, [r5, #76]	; 0x4c
   4cba4:	str	r2, [r9, #36]	; 0x24
   4cba8:	add	r0, r0, #1
   4cbac:	str	r0, [sp, #80]	; 0x50
   4cbb0:	str	r0, [sp]
   4cbb4:	ldr	r0, [sp, #96]	; 0x60
   4cbb8:	mov	r1, #16
   4cbbc:	mov	r3, #0
   4cbc0:	bl	4644c <fputs@plt+0x35098>
   4cbc4:	ldr	r0, [sp, #80]	; 0x50
   4cbc8:	str	r0, [r9, #32]
   4cbcc:	ldr	r2, [r9, #36]	; 0x24
   4cbd0:	add	r0, sp, #112	; 0x70
   4cbd4:	mov	r1, #13
   4cbd8:	bl	5af14 <fputs@plt+0x49b60>
   4cbdc:	ldr	r0, [r5, #472]	; 0x1d8
   4cbe0:	strb	r0, [r9, #48]	; 0x30
   4cbe4:	mov	r0, r5
   4cbe8:	ldr	r1, [sp, #88]	; 0x58
   4cbec:	add	r2, sp, #112	; 0x70
   4cbf0:	bl	4c8d4 <fputs@plt+0x3b520>
   4cbf4:	ldr	r0, [r9, #24]
   4cbf8:	ldr	r1, [sp, #88]	; 0x58
   4cbfc:	ldrh	r1, [r1, #6]
   4cc00:	strh	r1, [r0, #38]	; 0x26
   4cc04:	ldrb	r0, [r9, #45]	; 0x2d
   4cc08:	orr	r0, r0, #16
   4cc0c:	strb	r0, [r9, #45]	; 0x2d
   4cc10:	ldr	r0, [sp, #120]	; 0x78
   4cc14:	str	r0, [r9, #40]	; 0x28
   4cc18:	ldr	r1, [r9, #36]	; 0x24
   4cc1c:	ldr	r9, [sp, #96]	; 0x60
   4cc20:	mov	r0, r9
   4cc24:	bl	5c440 <fputs@plt+0x4b08c>
   4cc28:	mov	r0, r9
   4cc2c:	ldr	r1, [sp, #84]	; 0x54
   4cc30:	bl	560e4 <fputs@plt+0x44d30>
   4cc34:	b	4cdb8 <fputs@plt+0x3ba04>
   4cc38:	add	r9, r1, r6
   4cc3c:	ldr	r0, [r9, #28]
   4cc40:	cmp	r0, #0
   4cc44:	beq	4cde8 <fputs@plt+0x3ba34>
   4cc48:	ldr	r3, [r9, #32]
   4cc4c:	cmp	r3, #0
   4cc50:	beq	4cc80 <fputs@plt+0x3b8cc>
   4cc54:	ldrb	r0, [r9, #45]	; 0x2d
   4cc58:	tst	r0, #16
   4cc5c:	bne	4cde8 <fputs@plt+0x3ba34>
   4cc60:	str	r2, [sp, #92]	; 0x5c
   4cc64:	ldr	r2, [r9, #36]	; 0x24
   4cc68:	ldr	r0, [sp, #96]	; 0x60
   4cc6c:	mov	r1, #14
   4cc70:	bl	56a58 <fputs@plt+0x456a4>
   4cc74:	ldr	r2, [sp, #92]	; 0x5c
   4cc78:	ldr	r1, [sp, #104]	; 0x68
   4cc7c:	b	4cde8 <fputs@plt+0x3ba34>
   4cc80:	str	r0, [sp, #88]	; 0x58
   4cc84:	str	r2, [sp, #92]	; 0x5c
   4cc88:	mov	r0, r7
   4cc8c:	bl	63564 <fputs@plt+0x521b0>
   4cc90:	ldr	r1, [r5, #464]	; 0x1d0
   4cc94:	add	r0, r1, r0
   4cc98:	str	r0, [r5, #464]	; 0x1d0
   4cc9c:	ldrb	r0, [r9, #44]	; 0x2c
   4cca0:	tst	r0, #32
   4cca4:	bne	4ccbc <fputs@plt+0x3b908>
   4cca8:	ldr	r3, [r9, #52]	; 0x34
   4ccac:	ldr	r2, [r7, #32]
   4ccb0:	mov	r0, r4
   4ccb4:	ldr	r1, [sp, #88]	; 0x58
   4ccb8:	bl	6358c <fputs@plt+0x521d8>
   4ccbc:	cmp	r6, #0
   4ccc0:	bne	4ccf8 <fputs@plt+0x3b944>
   4ccc4:	ldr	r0, [sp, #104]	; 0x68
   4ccc8:	ldr	r0, [r0]
   4cccc:	cmp	r0, #1
   4ccd0:	beq	4cce4 <fputs@plt+0x3b930>
   4ccd4:	ldr	r0, [sp, #104]	; 0x68
   4ccd8:	ldrb	r0, [r0, #116]	; 0x74
   4ccdc:	tst	r0, #10
   4cce0:	beq	4ccf8 <fputs@plt+0x3b944>
   4cce4:	ldrb	r0, [r7, #8]
   4cce8:	tst	r0, #2
   4ccec:	ldrbeq	r0, [r4, #65]	; 0x41
   4ccf0:	tsteq	r0, #1
   4ccf4:	beq	4cb8c <fputs@plt+0x3b7d8>
   4ccf8:	ldr	r0, [r5, #76]	; 0x4c
   4ccfc:	add	r3, r0, #1
   4cd00:	str	r3, [r5, #76]	; 0x4c
   4cd04:	str	r3, [r9, #36]	; 0x24
   4cd08:	mov	r0, #0
   4cd0c:	str	r0, [sp, #84]	; 0x54
   4cd10:	ldr	r0, [sp, #96]	; 0x60
   4cd14:	mov	r1, #22
   4cd18:	mov	r2, #0
   4cd1c:	bl	56a58 <fputs@plt+0x456a4>
   4cd20:	str	r0, [sp, #80]	; 0x50
   4cd24:	add	r0, r0, #1
   4cd28:	str	r0, [r9, #32]
   4cd2c:	ldrb	r0, [r9, #45]	; 0x2d
   4cd30:	tst	r0, #8
   4cd34:	bne	4cd44 <fputs@plt+0x3b990>
   4cd38:	mov	r0, r5
   4cd3c:	bl	5aeec <fputs@plt+0x49b38>
   4cd40:	str	r0, [sp, #84]	; 0x54
   4cd44:	ldr	r2, [r9, #52]	; 0x34
   4cd48:	add	r0, sp, #112	; 0x70
   4cd4c:	mov	r1, #12
   4cd50:	bl	5af14 <fputs@plt+0x49b60>
   4cd54:	ldr	r0, [r5, #472]	; 0x1d8
   4cd58:	strb	r0, [r9, #48]	; 0x30
   4cd5c:	mov	r0, r5
   4cd60:	ldr	r1, [sp, #88]	; 0x58
   4cd64:	add	r2, sp, #112	; 0x70
   4cd68:	bl	4c8d4 <fputs@plt+0x3b520>
   4cd6c:	ldr	r0, [r9, #24]
   4cd70:	ldr	r1, [sp, #88]	; 0x58
   4cd74:	ldrh	r1, [r1, #6]
   4cd78:	strh	r1, [r0, #38]	; 0x26
   4cd7c:	ldr	r1, [sp, #84]	; 0x54
   4cd80:	cmp	r1, #0
   4cd84:	ldr	r0, [sp, #96]	; 0x60
   4cd88:	beq	4cd98 <fputs@plt+0x3b9e4>
   4cd8c:	ldr	r0, [sp, #96]	; 0x60
   4cd90:	bl	560e4 <fputs@plt+0x44d30>
   4cd94:	ldr	r0, [sp, #96]	; 0x60
   4cd98:	ldr	r2, [r9, #36]	; 0x24
   4cd9c:	mov	r9, r0
   4cda0:	mov	r1, #15
   4cda4:	bl	57fcc <fputs@plt+0x46c18>
   4cda8:	mov	r2, r0
   4cdac:	mov	r0, r9
   4cdb0:	ldr	r1, [sp, #80]	; 0x50
   4cdb4:	bl	63694 <fputs@plt+0x522e0>
   4cdb8:	mov	r0, r5
   4cdbc:	bl	63684 <fputs@plt+0x522d0>
   4cdc0:	ldrb	r0, [r4, #69]	; 0x45
   4cdc4:	cmp	r0, #0
   4cdc8:	bne	4ca0c <fputs@plt+0x3b658>
   4cdcc:	mov	r0, r7
   4cdd0:	bl	63564 <fputs@plt+0x521b0>
   4cdd4:	ldr	r1, [r5, #464]	; 0x1d0
   4cdd8:	sub	r0, r1, r0
   4cddc:	str	r0, [r5, #464]	; 0x1d0
   4cde0:	ldr	r1, [sp, #104]	; 0x68
   4cde4:	ldr	r2, [sp, #92]	; 0x5c
   4cde8:	add	r6, r6, #72	; 0x48
   4cdec:	add	r2, r2, #1
   4cdf0:	ldr	r0, [r1]
   4cdf4:	cmp	r2, r0
   4cdf8:	blt	4cc38 <fputs@plt+0x3b884>
   4cdfc:	ldr	r0, [r7, #32]
   4ce00:	str	r0, [sp, #80]	; 0x50
   4ce04:	ldr	r2, [r7, #36]	; 0x24
   4ce08:	ldr	r0, [r7, #40]	; 0x28
   4ce0c:	str	r0, [sp, #84]	; 0x54
   4ce10:	ldr	r1, [r7]
   4ce14:	ldr	r6, [r7, #8]
   4ce18:	and	r0, r6, #1
   4ce1c:	strb	r0, [fp, #-64]	; 0xffffffc0
   4ce20:	and	r0, r6, #9
   4ce24:	cmp	r0, #1
   4ce28:	str	r1, [sp, #88]	; 0x58
   4ce2c:	bne	4ce78 <fputs@plt+0x3bac4>
   4ce30:	str	r2, [sp, #92]	; 0x5c
   4ce34:	ldr	r9, [fp, #-96]	; 0xffffffa0
   4ce38:	mov	r0, r9
   4ce3c:	ldr	r1, [sp, #88]	; 0x58
   4ce40:	mvn	r2, #0
   4ce44:	bl	5a324 <fputs@plt+0x48f70>
   4ce48:	ldr	r1, [sp, #88]	; 0x58
   4ce4c:	cmp	r0, #0
   4ce50:	bne	4ce80 <fputs@plt+0x3bacc>
   4ce54:	bic	r0, r6, #1
   4ce58:	str	r0, [r7, #8]
   4ce5c:	mov	r0, r4
   4ce60:	ldr	r1, [sp, #88]	; 0x58
   4ce64:	mov	r2, #0
   4ce68:	bl	5a820 <fputs@plt+0x4946c>
   4ce6c:	ldr	r1, [sp, #88]	; 0x58
   4ce70:	mov	r2, r0
   4ce74:	str	r0, [r7, #36]	; 0x24
   4ce78:	str	r2, [sp, #92]	; 0x5c
   4ce7c:	ldr	r9, [fp, #-96]	; 0xffffffa0
   4ce80:	cmp	r9, #0
   4ce84:	beq	4cee8 <fputs@plt+0x3bb34>
   4ce88:	ldr	r3, [r1]
   4ce8c:	mov	r0, r5
   4ce90:	mov	r6, r1
   4ce94:	mov	r1, r9
   4ce98:	mov	r2, #0
   4ce9c:	bl	636ac <fputs@plt+0x522f8>
   4cea0:	ldr	r2, [r5, #72]	; 0x48
   4cea4:	add	r1, r2, #1
   4cea8:	str	r1, [r5, #72]	; 0x48
   4ceac:	str	r2, [fp, #-88]	; 0xffffffa8
   4ceb0:	ldr	r1, [r6]
   4ceb4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   4ceb8:	ldr	r3, [r3]
   4cebc:	mvn	ip, #5
   4cec0:	mov	r6, #0
   4cec4:	str	r6, [sp]
   4cec8:	stmib	sp, {r0, ip}
   4cecc:	add	r0, r3, r1
   4ced0:	add	r3, r0, #1
   4ced4:	ldr	r6, [sp, #96]	; 0x60
   4ced8:	mov	r0, r6
   4cedc:	mov	r1, #57	; 0x39
   4cee0:	bl	560f8 <fputs@plt+0x44d44>
   4cee4:	b	4cef0 <fputs@plt+0x3bb3c>
   4cee8:	mvn	r0, #0
   4ceec:	ldr	r6, [sp, #96]	; 0x60
   4cef0:	str	r0, [fp, #-76]	; 0xffffffb4
   4cef4:	ldrb	r0, [sl]
   4cef8:	cmp	r0, #12
   4cefc:	bne	4cf18 <fputs@plt+0x3bb64>
   4cf00:	ldr	r0, [sp, #88]	; 0x58
   4cf04:	ldr	r3, [r0]
   4cf08:	ldr	r2, [sl, #4]
   4cf0c:	mov	r0, r6
   4cf10:	mov	r1, #57	; 0x39
   4cf14:	bl	56a58 <fputs@plt+0x456a4>
   4cf18:	mov	r0, r6
   4cf1c:	bl	57ff0 <fputs@plt+0x46c3c>
   4cf20:	mov	r2, r0
   4cf24:	mov	r0, #320	; 0x140
   4cf28:	strh	r0, [r7, #6]
   4cf2c:	mov	r0, r5
   4cf30:	mov	r1, r7
   4cf34:	str	r2, [sp, #76]	; 0x4c
   4cf38:	bl	63748 <fputs@plt+0x52394>
   4cf3c:	ldr	r0, [r7, #12]
   4cf40:	cmp	r0, #0
   4cf44:	bne	4cf6c <fputs@plt+0x3bbb8>
   4cf48:	ldr	r1, [fp, #-76]	; 0xffffffb4
   4cf4c:	cmp	r1, #0
   4cf50:	blt	4cf6c <fputs@plt+0x3bbb8>
   4cf54:	mov	r0, r6
   4cf58:	mov	r2, #58	; 0x3a
   4cf5c:	bl	5ca18 <fputs@plt+0x4b664>
   4cf60:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   4cf64:	orr	r0, r0, #1
   4cf68:	strb	r0, [fp, #-68]	; 0xffffffbc
   4cf6c:	ldrb	r1, [r7, #8]
   4cf70:	mov	r0, #0
   4cf74:	tst	r1, #1
   4cf78:	beq	4cfdc <fputs@plt+0x3bc28>
   4cf7c:	ldr	r9, [r5, #72]	; 0x48
   4cf80:	add	r0, r9, #1
   4cf84:	str	r0, [r5, #72]	; 0x48
   4cf88:	str	r9, [fp, #-60]	; 0xffffffc4
   4cf8c:	ldr	r1, [r7]
   4cf90:	mov	r6, #0
   4cf94:	mov	r0, r5
   4cf98:	mov	r2, #0
   4cf9c:	mov	r3, #0
   4cfa0:	bl	636ac <fputs@plt+0x522f8>
   4cfa4:	mvn	r1, #5
   4cfa8:	str	r6, [sp]
   4cfac:	ldr	r6, [sp, #96]	; 0x60
   4cfb0:	stmib	sp, {r0, r1}
   4cfb4:	mov	r0, r6
   4cfb8:	mov	r1, #57	; 0x39
   4cfbc:	mov	r2, r9
   4cfc0:	mov	r3, #0
   4cfc4:	bl	560f8 <fputs@plt+0x44d44>
   4cfc8:	str	r0, [fp, #-56]	; 0xffffffc8
   4cfcc:	mov	r0, r6
   4cfd0:	mov	r1, #8
   4cfd4:	bl	1aaa0 <fputs@plt+0x96ec>
   4cfd8:	mov	r0, #3
   4cfdc:	strb	r0, [fp, #-63]	; 0xffffffc1
   4cfe0:	ldr	r0, [sp, #100]	; 0x64
   4cfe4:	cmp	r0, #0
   4cfe8:	ldr	r0, [sp, #92]	; 0x5c
   4cfec:	cmpeq	r0, #0
   4cff0:	beq	4d074 <fputs@plt+0x3bcc0>
   4cff4:	cmp	r0, #0
   4cff8:	beq	4d170 <fputs@plt+0x3bdbc>
   4cffc:	ldr	r1, [r7]
   4d000:	ldr	r2, [r1]
   4d004:	cmp	r2, #1
   4d008:	blt	4d02c <fputs@plt+0x3bc78>
   4d00c:	add	r3, r2, #1
   4d010:	ldr	r1, [r1, #4]
   4d014:	add	r1, r1, #18
   4d018:	mov	r2, #0
   4d01c:	strh	r2, [r1], #20
   4d020:	sub	r3, r3, #1
   4d024:	cmp	r3, #1
   4d028:	bgt	4d01c <fputs@plt+0x3bc68>
   4d02c:	ldr	r1, [r0]
   4d030:	cmp	r1, #1
   4d034:	blt	4d058 <fputs@plt+0x3bca4>
   4d038:	add	r3, r1, #1
   4d03c:	ldr	r1, [r0, #4]
   4d040:	add	r1, r1, #18
   4d044:	mov	r2, #0
   4d048:	strh	r2, [r1], #20
   4d04c:	sub	r3, r3, #1
   4d050:	cmp	r3, #1
   4d054:	bgt	4d048 <fputs@plt+0x3bc94>
   4d058:	ldrsh	r1, [r7, #6]
   4d05c:	mov	r2, #66	; 0x42
   4d060:	cmp	r1, #67	; 0x43
   4d064:	ldr	r6, [sp, #96]	; 0x60
   4d068:	add	r9, sp, #144	; 0x90
   4d06c:	strhge	r2, [r7, #6]
   4d070:	b	4d17c <fputs@plt+0x3bdc8>
   4d074:	ldr	r0, [r7]
   4d078:	ldr	r1, [r7, #8]
   4d07c:	ldrsh	r2, [r7, #6]
   4d080:	ldr	r3, [fp, #-96]	; 0xffffffa0
   4d084:	ldrb	r6, [fp, #-64]	; 0xffffffc0
   4d088:	and	r1, r1, #16384	; 0x4000
   4d08c:	cmp	r6, #0
   4d090:	orrne	r1, r1, #1024	; 0x400
   4d094:	stm	sp, {r0, r1, r2}
   4d098:	mov	r0, r5
   4d09c:	ldr	r1, [sp, #104]	; 0x68
   4d0a0:	ldr	r2, [sp, #80]	; 0x50
   4d0a4:	bl	638a8 <fputs@plt+0x524f4>
   4d0a8:	cmp	r0, #0
   4d0ac:	beq	4ca0c <fputs@plt+0x3b658>
   4d0b0:	mov	r9, r0
   4d0b4:	bl	642c8 <fputs@plt+0x52f14>
   4d0b8:	ldrsh	r1, [r7, #6]
   4d0bc:	cmp	r0, r1
   4d0c0:	strhlt	r0, [r7, #6]
   4d0c4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   4d0c8:	cmp	r0, #0
   4d0cc:	beq	4d0e0 <fputs@plt+0x3bd2c>
   4d0d0:	mov	r0, r9
   4d0d4:	bl	642d0 <fputs@plt+0x52f1c>
   4d0d8:	cmp	r0, #0
   4d0dc:	strbne	r0, [fp, #-63]	; 0xffffffc1
   4d0e0:	ldr	r6, [fp, #-96]	; 0xffffffa0
   4d0e4:	cmp	r6, #0
   4d0e8:	beq	4d108 <fputs@plt+0x3bd54>
   4d0ec:	mov	r0, r9
   4d0f0:	bl	642d8 <fputs@plt+0x52f24>
   4d0f4:	str	r0, [fp, #-92]	; 0xffffffa4
   4d0f8:	ldr	r1, [r6]
   4d0fc:	cmp	r0, r1
   4d100:	moveq	r0, #0
   4d104:	streq	r0, [fp, #-96]	; 0xffffffa0
   4d108:	ldr	r1, [fp, #-76]	; 0xffffffb4
   4d10c:	cmp	r1, #0
   4d110:	blt	4d124 <fputs@plt+0x3bd70>
   4d114:	ldr	r0, [fp, #-96]	; 0xffffffa0
   4d118:	cmp	r0, #0
   4d11c:	ldreq	r0, [sp, #96]	; 0x60
   4d120:	bleq	56304 <fputs@plt+0x44f50>
   4d124:	mov	r0, r9
   4d128:	bl	64b30 <fputs@plt+0x5377c>
   4d12c:	mov	r6, r0
   4d130:	mov	r0, r9
   4d134:	bl	64b38 <fputs@plt+0x53784>
   4d138:	sub	r1, fp, #64	; 0x40
   4d13c:	sub	r2, fp, #96	; 0x60
   4d140:	str	r2, [sp]
   4d144:	stmib	sp, {r1, sl}
   4d148:	str	r6, [sp, #12]
   4d14c:	str	r0, [sp, #16]
   4d150:	mov	r0, r5
   4d154:	mov	r1, r7
   4d158:	ldr	r2, [sp, #88]	; 0x58
   4d15c:	mvn	r3, #0
   4d160:	bl	642e0 <fputs@plt+0x52f2c>
   4d164:	mov	r0, r9
   4d168:	bl	64b40 <fputs@plt+0x5378c>
   4d16c:	b	4dc1c <fputs@plt+0x3c868>
   4d170:	mov	r2, #0
   4d174:	add	r9, sp, #144	; 0x90
   4d178:	strh	r2, [r7, #6]
   4d17c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   4d180:	mvn	r2, #0
   4d184:	bl	5a324 <fputs@plt+0x48f70>
   4d188:	str	r0, [sp, #64]	; 0x40
   4d18c:	mov	r0, r6
   4d190:	bl	57ff0 <fputs@plt+0x46c3c>
   4d194:	ldr	r2, [sp, #92]	; 0x5c
   4d198:	str	r0, [sp, #68]	; 0x44
   4d19c:	add	r0, sp, #112	; 0x70
   4d1a0:	vmov.i32	q8, #0	; 0x00000000
   4d1a4:	add	r0, r0, #8
   4d1a8:	vst1.64	{d16-d17}, [r0]
   4d1ac:	mov	r0, #0
   4d1b0:	str	r0, [sp, #140]	; 0x8c
   4d1b4:	str	r0, [sp, #136]	; 0x88
   4d1b8:	str	r5, [sp, #112]	; 0x70
   4d1bc:	ldr	r1, [sp, #104]	; 0x68
   4d1c0:	str	r1, [sp, #116]	; 0x74
   4d1c4:	str	r9, [sp, #124]	; 0x7c
   4d1c8:	ldr	r1, [r5, #76]	; 0x4c
   4d1cc:	add	r1, r1, #1
   4d1d0:	str	r1, [sp, #160]	; 0xa0
   4d1d4:	cmp	r2, #0
   4d1d8:	ldrne	r0, [r2]
   4d1dc:	str	r2, [sp, #168]	; 0xa8
   4d1e0:	str	r0, [sp, #156]	; 0x9c
   4d1e4:	add	r6, sp, #112	; 0x70
   4d1e8:	mov	r0, r6
   4d1ec:	ldr	r1, [sp, #88]	; 0x58
   4d1f0:	bl	64fd8 <fputs@plt+0x53c24>
   4d1f4:	ldr	r1, [fp, #-96]	; 0xffffffa0
   4d1f8:	mov	r0, r6
   4d1fc:	bl	64fd8 <fputs@plt+0x53c24>
   4d200:	ldr	r0, [sp, #84]	; 0x54
   4d204:	cmp	r0, #0
   4d208:	beq	4d218 <fputs@plt+0x3be64>
   4d20c:	add	r0, sp, #112	; 0x70
   4d210:	ldr	r1, [sp, #84]	; 0x54
   4d214:	bl	65024 <fputs@plt+0x53c70>
   4d218:	ldr	r0, [sp, #176]	; 0xb0
   4d21c:	ldr	r1, [sp, #188]	; 0xbc
   4d220:	str	r0, [sp, #180]	; 0xb4
   4d224:	cmp	r1, #1
   4d228:	blt	4d270 <fputs@plt+0x3bebc>
   4d22c:	mov	r6, #0
   4d230:	movw	r9, #65527	; 0xfff7
   4d234:	ldrh	r0, [sp, #140]	; 0x8c
   4d238:	orr	r0, r0, #8
   4d23c:	strh	r0, [sp, #140]	; 0x8c
   4d240:	ldr	r0, [sp, #184]	; 0xb8
   4d244:	ldr	r0, [r0, r6, lsl #4]
   4d248:	ldr	r1, [r0, #20]
   4d24c:	add	r0, sp, #112	; 0x70
   4d250:	bl	64fd8 <fputs@plt+0x53c24>
   4d254:	ldrh	r0, [sp, #140]	; 0x8c
   4d258:	and	r0, r0, r9
   4d25c:	strh	r0, [sp, #140]	; 0x8c
   4d260:	add	r6, r6, #1
   4d264:	ldr	r0, [sp, #188]	; 0xbc
   4d268:	cmp	r6, r0
   4d26c:	blt	4d234 <fputs@plt+0x3be80>
   4d270:	ldr	r0, [r5, #76]	; 0x4c
   4d274:	str	r0, [sp, #164]	; 0xa4
   4d278:	ldrb	r0, [r4, #69]	; 0x45
   4d27c:	cmp	r0, #0
   4d280:	bne	4ca0c <fputs@plt+0x3b658>
   4d284:	ldr	r0, [sp, #92]	; 0x5c
   4d288:	cmp	r0, #0
   4d28c:	beq	4d444 <fputs@plt+0x3c090>
   4d290:	ldr	r0, [r5, #72]	; 0x48
   4d294:	add	r1, r0, #1
   4d298:	str	r1, [r5, #72]	; 0x48
   4d29c:	str	r0, [sp, #148]	; 0x94
   4d2a0:	ldr	r3, [sp, #176]	; 0xb0
   4d2a4:	mov	r6, #0
   4d2a8:	mov	r0, r5
   4d2ac:	ldr	r1, [sp, #92]	; 0x5c
   4d2b0:	mov	r2, #0
   4d2b4:	bl	636ac <fputs@plt+0x522f8>
   4d2b8:	ldr	r2, [sp, #148]	; 0x94
   4d2bc:	ldr	r3, [sp, #156]	; 0x9c
   4d2c0:	mvn	r1, #5
   4d2c4:	str	r6, [sp]
   4d2c8:	str	r0, [sp, #28]
   4d2cc:	stmib	sp, {r0, r1}
   4d2d0:	ldr	r9, [sp, #96]	; 0x60
   4d2d4:	mov	r0, r9
   4d2d8:	mov	r1, #58	; 0x3a
   4d2dc:	bl	560f8 <fputs@plt+0x44d44>
   4d2e0:	str	r0, [sp, #20]
   4d2e4:	ldr	r6, [r5, #76]	; 0x4c
   4d2e8:	add	r0, r6, #3
   4d2ec:	str	r0, [sp, #52]	; 0x34
   4d2f0:	str	r0, [r5, #76]	; 0x4c
   4d2f4:	mov	r0, r9
   4d2f8:	bl	57ff0 <fputs@plt+0x46c3c>
   4d2fc:	str	r0, [sp, #48]	; 0x30
   4d300:	ldr	r0, [r5, #76]	; 0x4c
   4d304:	add	r0, r0, #1
   4d308:	str	r0, [sp, #60]	; 0x3c
   4d30c:	str	r0, [r5, #76]	; 0x4c
   4d310:	mov	r0, r9
   4d314:	bl	57ff0 <fputs@plt+0x46c3c>
   4d318:	str	r0, [sp, #56]	; 0x38
   4d31c:	ldr	r2, [r5, #76]	; 0x4c
   4d320:	str	r2, [sp, #100]	; 0x64
   4d324:	ldr	r0, [sp, #92]	; 0x5c
   4d328:	ldr	r0, [r0]
   4d32c:	add	r1, r0, r2
   4d330:	str	r1, [sp, #24]
   4d334:	add	r0, r1, r0
   4d338:	str	r0, [r5, #76]	; 0x4c
   4d33c:	add	r3, r6, #2
   4d340:	mov	r0, r9
   4d344:	mov	r1, #22
   4d348:	mov	r2, #0
   4d34c:	str	r3, [sp, #40]	; 0x28
   4d350:	bl	56a58 <fputs@plt+0x456a4>
   4d354:	add	r3, r6, #1
   4d358:	mov	r0, r9
   4d35c:	mov	r1, #22
   4d360:	mov	r2, #0
   4d364:	str	r3, [sp, #44]	; 0x2c
   4d368:	bl	56a58 <fputs@plt+0x456a4>
   4d36c:	ldr	r0, [sp, #92]	; 0x5c
   4d370:	ldr	r0, [r0]
   4d374:	ldr	r1, [sp, #100]	; 0x64
   4d378:	add	r0, r0, r1
   4d37c:	str	r0, [sp]
   4d380:	add	r3, r1, #1
   4d384:	mov	r0, r9
   4d388:	mov	r1, #25
   4d38c:	mov	r2, #0
   4d390:	str	r3, [sp, #36]	; 0x24
   4d394:	bl	4644c <fputs@plt+0x35098>
   4d398:	mov	r0, r9
   4d39c:	mov	r1, #14
   4d3a0:	ldr	r2, [sp, #60]	; 0x3c
   4d3a4:	ldr	r3, [sp, #56]	; 0x38
   4d3a8:	bl	56a58 <fputs@plt+0x456a4>
   4d3ac:	mov	r0, #256	; 0x100
   4d3b0:	ldr	r1, [sp, #64]	; 0x40
   4d3b4:	cmp	r1, #0
   4d3b8:	movweq	r0, #2304	; 0x900
   4d3bc:	mov	r1, #0
   4d3c0:	str	r1, [sp]
   4d3c4:	str	r0, [sp, #4]
   4d3c8:	mov	r6, #0
   4d3cc:	str	r1, [sp, #8]
   4d3d0:	mov	r0, r5
   4d3d4:	ldr	r1, [sp, #104]	; 0x68
   4d3d8:	ldr	r2, [sp, #80]	; 0x50
   4d3dc:	ldr	r3, [sp, #92]	; 0x5c
   4d3e0:	bl	638a8 <fputs@plt+0x524f4>
   4d3e4:	str	r0, [sp, #32]
   4d3e8:	cmp	r0, #0
   4d3ec:	beq	4ca0c <fputs@plt+0x3b658>
   4d3f0:	ldr	r0, [sp, #32]
   4d3f4:	bl	642d8 <fputs@plt+0x52f24>
   4d3f8:	ldr	r1, [sp, #92]	; 0x5c
   4d3fc:	ldr	r1, [r1]
   4d400:	cmp	r0, r1
   4d404:	mov	r0, #0
   4d408:	str	r0, [sp, #72]	; 0x48
   4d40c:	mov	r0, #0
   4d410:	str	r0, [sp, #100]	; 0x64
   4d414:	beq	4d8cc <fputs@plt+0x3c518>
   4d418:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   4d41c:	cmp	r0, #0
   4d420:	beq	4d6fc <fputs@plt+0x3c348>
   4d424:	ldrb	r0, [r7, #8]
   4d428:	movw	r2, #27016	; 0x6988
   4d42c:	movt	r2, #8
   4d430:	movw	r1, #27025	; 0x6991
   4d434:	movt	r1, #8
   4d438:	tst	r0, #1
   4d43c:	moveq	r1, r2
   4d440:	b	4d704 <fputs@plt+0x3c350>
   4d444:	add	r1, sp, #144	; 0x90
   4d448:	mov	r0, r7
   4d44c:	bl	655d4 <fputs@plt+0x54220>
   4d450:	cmp	r0, #0
   4d454:	beq	4d5a4 <fputs@plt+0x3c1f0>
   4d458:	mov	r6, r0
   4d45c:	ldr	r1, [r0, #64]	; 0x40
   4d460:	ldr	r0, [r5]
   4d464:	bl	1aa0c <fputs@plt+0x9658>
   4d468:	mov	r9, r0
   4d46c:	ldr	r0, [r5, #72]	; 0x48
   4d470:	str	r0, [sp, #92]	; 0x5c
   4d474:	add	r0, r0, #1
   4d478:	str	r0, [r5, #72]	; 0x48
   4d47c:	ldr	r0, [r6, #28]
   4d480:	str	r0, [sp, #72]	; 0x48
   4d484:	mov	r0, r5
   4d488:	mov	r1, r9
   4d48c:	bl	5b4f8 <fputs@plt+0x4a144>
   4d490:	ldr	r0, [r6]
   4d494:	ldr	r2, [r6, #28]
   4d498:	str	r0, [sp]
   4d49c:	mov	r0, #0
   4d4a0:	str	r0, [sp, #100]	; 0x64
   4d4a4:	mov	r0, r5
   4d4a8:	str	r9, [sp, #80]	; 0x50
   4d4ac:	mov	r1, r9
   4d4b0:	mov	r3, #0
   4d4b4:	bl	56498 <fputs@plt+0x450e4>
   4d4b8:	ldrb	r0, [r6, #42]	; 0x2a
   4d4bc:	tst	r0, #32
   4d4c0:	beq	4d4d0 <fputs@plt+0x3c11c>
   4d4c4:	mov	r0, r6
   4d4c8:	bl	439a8 <fputs@plt+0x325f4>
   4d4cc:	str	r0, [sp, #100]	; 0x64
   4d4d0:	ldr	r0, [r6, #8]
   4d4d4:	cmp	r0, #0
   4d4d8:	bne	4d4ec <fputs@plt+0x3c138>
   4d4dc:	b	4d53c <fputs@plt+0x3c188>
   4d4e0:	ldr	r0, [r0, #20]
   4d4e4:	cmp	r0, #0
   4d4e8:	beq	4d53c <fputs@plt+0x3c188>
   4d4ec:	ldrb	r1, [r0, #55]	; 0x37
   4d4f0:	tst	r1, #4
   4d4f4:	bne	4d4e0 <fputs@plt+0x3c12c>
   4d4f8:	ldrsh	r1, [r0, #48]	; 0x30
   4d4fc:	ldrsh	r2, [r6, #40]	; 0x28
   4d500:	cmp	r1, r2
   4d504:	bge	4d4e0 <fputs@plt+0x3c12c>
   4d508:	ldr	r2, [r0, #36]	; 0x24
   4d50c:	cmp	r2, #0
   4d510:	bne	4d4e0 <fputs@plt+0x3c12c>
   4d514:	ldr	r2, [sp, #100]	; 0x64
   4d518:	cmp	r2, #0
   4d51c:	beq	4d534 <fputs@plt+0x3c180>
   4d520:	ldr	r2, [sp, #100]	; 0x64
   4d524:	ldrsh	r2, [r2, #48]	; 0x30
   4d528:	cmp	r1, r2
   4d52c:	strlt	r0, [sp, #100]	; 0x64
   4d530:	b	4d4e0 <fputs@plt+0x3c12c>
   4d534:	str	r0, [sp, #100]	; 0x64
   4d538:	b	4d4e0 <fputs@plt+0x3c12c>
   4d53c:	ldr	r0, [sp, #100]	; 0x64
   4d540:	cmp	r0, #0
   4d544:	beq	4d640 <fputs@plt+0x3c28c>
   4d548:	ldr	r1, [sp, #100]	; 0x64
   4d54c:	ldr	r0, [r1, #44]	; 0x2c
   4d550:	str	r0, [sp, #72]	; 0x48
   4d554:	mov	r0, r5
   4d558:	bl	56590 <fputs@plt+0x451dc>
   4d55c:	mov	r9, r0
   4d560:	mov	r0, #1
   4d564:	ldr	r1, [sp, #80]	; 0x50
   4d568:	str	r1, [sp]
   4d56c:	str	r0, [sp, #4]
   4d570:	ldr	r0, [sp, #96]	; 0x60
   4d574:	mov	r1, #54	; 0x36
   4d578:	ldr	r2, [sp, #92]	; 0x5c
   4d57c:	ldr	r3, [sp, #72]	; 0x48
   4d580:	bl	1aa5c <fputs@plt+0x96a8>
   4d584:	cmp	r9, #0
   4d588:	beq	4d664 <fputs@plt+0x3c2b0>
   4d58c:	ldr	r0, [sp, #96]	; 0x60
   4d590:	mvn	r1, #0
   4d594:	mov	r2, r9
   4d598:	mvn	r3, #5
   4d59c:	bl	1ac10 <fputs@plt+0x985c>
   4d5a0:	b	4d664 <fputs@plt+0x3c2b0>
   4d5a4:	mov	r9, #0
   4d5a8:	str	r9, [sp, #108]	; 0x6c
   4d5ac:	ldr	r0, [r7, #40]	; 0x28
   4d5b0:	cmp	r0, #0
   4d5b4:	mov	r6, #0
   4d5b8:	mov	r0, #0
   4d5bc:	str	r0, [sp, #100]	; 0x64
   4d5c0:	beq	4dccc <fputs@plt+0x3c918>
   4d5c4:	add	r1, sp, #144	; 0x90
   4d5c8:	mov	r0, r5
   4d5cc:	bl	654e4 <fputs@plt+0x54130>
   4d5d0:	ldr	r3, [sp, #108]	; 0x6c
   4d5d4:	str	r9, [sp]
   4d5d8:	stmib	sp, {r6, r9}
   4d5dc:	mov	r0, r5
   4d5e0:	ldr	r1, [sp, #104]	; 0x68
   4d5e4:	ldr	r2, [sp, #80]	; 0x50
   4d5e8:	bl	638a8 <fputs@plt+0x524f4>
   4d5ec:	cmp	r0, #0
   4d5f0:	beq	4dd2c <fputs@plt+0x3c978>
   4d5f4:	mov	r6, r0
   4d5f8:	add	r1, sp, #144	; 0x90
   4d5fc:	mov	r0, r5
   4d600:	bl	651c4 <fputs@plt+0x53e10>
   4d604:	mov	r0, r6
   4d608:	bl	642d8 <fputs@plt+0x52f24>
   4d60c:	cmp	r0, #1
   4d610:	blt	4d628 <fputs@plt+0x3c274>
   4d614:	mov	r0, r6
   4d618:	bl	64b38 <fputs@plt+0x53784>
   4d61c:	mov	r1, r0
   4d620:	ldr	r0, [sp, #96]	; 0x60
   4d624:	bl	562d8 <fputs@plt+0x44f24>
   4d628:	mov	r0, r6
   4d62c:	bl	64b40 <fputs@plt+0x5378c>
   4d630:	add	r1, sp, #144	; 0x90
   4d634:	mov	r0, r5
   4d638:	bl	65468 <fputs@plt+0x540b4>
   4d63c:	b	4d6a8 <fputs@plt+0x3c2f4>
   4d640:	mov	r0, #1
   4d644:	ldr	r1, [sp, #80]	; 0x50
   4d648:	str	r1, [sp]
   4d64c:	str	r0, [sp, #4]
   4d650:	ldr	r0, [sp, #96]	; 0x60
   4d654:	mov	r1, #54	; 0x36
   4d658:	ldr	r2, [sp, #92]	; 0x5c
   4d65c:	ldr	r3, [sp, #72]	; 0x48
   4d660:	bl	1aa5c <fputs@plt+0x96a8>
   4d664:	ldr	r0, [sp, #184]	; 0xb8
   4d668:	ldr	r3, [r0, #8]
   4d66c:	ldr	r9, [sp, #96]	; 0x60
   4d670:	mov	r0, r9
   4d674:	mov	r1, #50	; 0x32
   4d678:	ldr	r2, [sp, #92]	; 0x5c
   4d67c:	bl	56a58 <fputs@plt+0x456a4>
   4d680:	mov	r0, r9
   4d684:	mov	r1, #61	; 0x3d
   4d688:	ldr	r2, [sp, #92]	; 0x5c
   4d68c:	bl	57fcc <fputs@plt+0x46c18>
   4d690:	mov	r0, r5
   4d694:	mov	r1, r6
   4d698:	ldr	r2, [sp, #100]	; 0x64
   4d69c:	bl	6566c <fputs@plt+0x542b8>
   4d6a0:	mov	r0, #0
   4d6a4:	str	r0, [sp, #100]	; 0x64
   4d6a8:	mov	r6, #0
   4d6ac:	str	r6, [fp, #-96]	; 0xffffffa0
   4d6b0:	mov	r0, r5
   4d6b4:	ldr	r1, [sp, #84]	; 0x54
   4d6b8:	ldr	r9, [sp, #68]	; 0x44
   4d6bc:	mov	r2, r9
   4d6c0:	mov	r3, #16
   4d6c4:	bl	58fc8 <fputs@plt+0x47c14>
   4d6c8:	ldr	r2, [r7]
   4d6cc:	str	r6, [sp]
   4d6d0:	stmib	sp, {r6, sl}
   4d6d4:	str	r9, [sp, #12]
   4d6d8:	str	r9, [sp, #16]
   4d6dc:	mov	r0, r5
   4d6e0:	mov	r1, r7
   4d6e4:	mvn	r3, #0
   4d6e8:	bl	642e0 <fputs@plt+0x52f2c>
   4d6ec:	mov	r0, r4
   4d6f0:	ldr	r1, [sp, #100]	; 0x64
   4d6f4:	bl	4400c <fputs@plt+0x32c58>
   4d6f8:	b	4dc10 <fputs@plt+0x3c85c>
   4d6fc:	movw	r1, #27025	; 0x6991
   4d700:	movt	r1, #8
   4d704:	mov	r0, r5
   4d708:	bl	6507c <fputs@plt+0x53cc8>
   4d70c:	ldr	r0, [sp, #92]	; 0x5c
   4d710:	ldr	r1, [r0]
   4d714:	ldr	r0, [sp, #176]	; 0xb0
   4d718:	cmp	r0, #1
   4d71c:	str	r1, [sp, #100]	; 0x64
   4d720:	blt	4d760 <fputs@plt+0x3c3ac>
   4d724:	ldr	r1, [sp, #172]	; 0xac
   4d728:	ldr	ip, [sp, #176]	; 0xb0
   4d72c:	add	r0, r1, #12
   4d730:	mov	r2, #0
   4d734:	ldr	r1, [sp, #100]	; 0x64
   4d738:	mov	r3, r1
   4d73c:	ldr	r6, [r0], #24
   4d740:	cmp	r6, r3
   4d744:	mov	r6, #0
   4d748:	movwge	r6, #1
   4d74c:	add	r3, r3, r6
   4d750:	add	r1, r1, r6
   4d754:	add	r2, r2, #1
   4d758:	cmp	r2, ip
   4d75c:	blt	4d73c <fputs@plt+0x3c388>
   4d760:	mov	r0, r5
   4d764:	str	r1, [sp, #72]	; 0x48
   4d768:	bl	58308 <fputs@plt+0x46f54>
   4d76c:	mov	r6, r0
   4d770:	mov	r0, r5
   4d774:	bl	650dc <fputs@plt+0x53d28>
   4d778:	mov	r9, #0
   4d77c:	str	r9, [sp]
   4d780:	mov	r0, r5
   4d784:	ldr	r1, [sp, #92]	; 0x5c
   4d788:	str	r6, [sp, #80]	; 0x50
   4d78c:	mov	r2, r6
   4d790:	mov	r3, #0
   4d794:	bl	58348 <fputs@plt+0x46f94>
   4d798:	ldr	r0, [sp, #176]	; 0xb0
   4d79c:	cmp	r0, #1
   4d7a0:	ldr	ip, [sp, #100]	; 0x64
   4d7a4:	blt	4d800 <fputs@plt+0x3c44c>
   4d7a8:	mov	r6, #0
   4d7ac:	ldr	r0, [sp, #172]	; 0xac
   4d7b0:	add	r1, r0, r9
   4d7b4:	ldr	r1, [r1, #12]
   4d7b8:	cmp	r1, ip
   4d7bc:	blt	4d7ec <fputs@plt+0x3c438>
   4d7c0:	ldr	r1, [r0, r9]!
   4d7c4:	ldr	r3, [r0, #4]
   4d7c8:	ldr	r2, [r0, #8]
   4d7cc:	ldr	r0, [sp, #80]	; 0x50
   4d7d0:	add	r0, ip, r0
   4d7d4:	str	r0, [sp]
   4d7d8:	mov	r0, r5
   4d7dc:	str	ip, [sp, #100]	; 0x64
   4d7e0:	bl	65124 <fputs@plt+0x53d70>
   4d7e4:	ldr	ip, [sp, #100]	; 0x64
   4d7e8:	add	ip, ip, #1
   4d7ec:	add	r9, r9, #24
   4d7f0:	add	r6, r6, #1
   4d7f4:	ldr	r0, [sp, #176]	; 0xb0
   4d7f8:	cmp	r6, r0
   4d7fc:	blt	4d7ac <fputs@plt+0x3c3f8>
   4d800:	mov	r0, r5
   4d804:	bl	58f08 <fputs@plt+0x47b54>
   4d808:	mov	r9, r0
   4d80c:	str	r0, [sp]
   4d810:	ldr	r6, [sp, #96]	; 0x60
   4d814:	mov	r0, r6
   4d818:	mov	r1, #49	; 0x31
   4d81c:	ldr	r2, [sp, #80]	; 0x50
   4d820:	ldr	r3, [sp, #72]	; 0x48
   4d824:	bl	4644c <fputs@plt+0x35098>
   4d828:	ldr	r2, [sp, #148]	; 0x94
   4d82c:	mov	r0, r6
   4d830:	mov	r1, #109	; 0x6d
   4d834:	mov	r3, r9
   4d838:	bl	56a58 <fputs@plt+0x456a4>
   4d83c:	mov	r0, r5
   4d840:	mov	r1, r9
   4d844:	bl	58f44 <fputs@plt+0x47b90>
   4d848:	mov	r0, r5
   4d84c:	ldr	r1, [sp, #80]	; 0x50
   4d850:	ldr	r9, [sp, #72]	; 0x48
   4d854:	mov	r2, r9
   4d858:	bl	58648 <fputs@plt+0x47294>
   4d85c:	ldr	r0, [sp, #32]
   4d860:	bl	64b40 <fputs@plt+0x5378c>
   4d864:	ldr	r6, [r5, #72]	; 0x48
   4d868:	add	r0, r6, #1
   4d86c:	str	r0, [r5, #72]	; 0x48
   4d870:	str	r6, [sp, #152]	; 0x98
   4d874:	mov	r0, r5
   4d878:	bl	58f08 <fputs@plt+0x47b54>
   4d87c:	mov	r3, r0
   4d880:	str	r9, [sp]
   4d884:	ldr	r9, [sp, #96]	; 0x60
   4d888:	mov	r0, r9
   4d88c:	mov	r1, #60	; 0x3c
   4d890:	str	r6, [sp, #72]	; 0x48
   4d894:	mov	r2, r6
   4d898:	mov	r6, r3
   4d89c:	bl	4644c <fputs@plt+0x35098>
   4d8a0:	ldr	r2, [sp, #148]	; 0x94
   4d8a4:	mov	r0, r9
   4d8a8:	mov	r1, #106	; 0x6a
   4d8ac:	ldr	r3, [sp, #68]	; 0x44
   4d8b0:	bl	56a58 <fputs@plt+0x456a4>
   4d8b4:	mov	r1, #1
   4d8b8:	mov	r0, #1
   4d8bc:	str	r0, [sp, #100]	; 0x64
   4d8c0:	strb	r1, [sp, #145]	; 0x91
   4d8c4:	mov	r0, r5
   4d8c8:	bl	650dc <fputs@plt+0x53d28>
   4d8cc:	ldr	r0, [sp, #64]	; 0x40
   4d8d0:	cmp	r0, #0
   4d8d4:	bne	4d914 <fputs@plt+0x3c560>
   4d8d8:	ldrb	r0, [r4, #64]	; 0x40
   4d8dc:	tst	r0, #4
   4d8e0:	bne	4d914 <fputs@plt+0x3c560>
   4d8e4:	ldr	r0, [sp, #100]	; 0x64
   4d8e8:	cmp	r0, #0
   4d8ec:	bne	4d900 <fputs@plt+0x3c54c>
   4d8f0:	ldr	r0, [sp, #32]
   4d8f4:	bl	65174 <fputs@plt+0x53dc0>
   4d8f8:	cmp	r0, #0
   4d8fc:	beq	4d914 <fputs@plt+0x3c560>
   4d900:	mov	r0, #0
   4d904:	str	r0, [fp, #-96]	; 0xffffffa0
   4d908:	ldr	r1, [fp, #-76]	; 0xffffffb4
   4d90c:	ldr	r0, [sp, #96]	; 0x60
   4d910:	bl	56304 <fputs@plt+0x44f50>
   4d914:	ldr	r0, [sp, #96]	; 0x60
   4d918:	bl	5afb8 <fputs@plt+0x49c04>
   4d91c:	str	r0, [sp, #64]	; 0x40
   4d920:	mov	r0, r5
   4d924:	bl	650dc <fputs@plt+0x53d28>
   4d928:	ldr	r0, [sp, #100]	; 0x64
   4d92c:	cmp	r0, #0
   4d930:	beq	4d950 <fputs@plt+0x3c59c>
   4d934:	ldr	r2, [sp, #148]	; 0x94
   4d938:	ldr	r0, [sp, #72]	; 0x48
   4d93c:	str	r0, [sp]
   4d940:	ldr	r0, [sp, #96]	; 0x60
   4d944:	mov	r1, #100	; 0x64
   4d948:	mov	r3, r6
   4d94c:	bl	4644c <fputs@plt+0x35098>
   4d950:	ldr	r0, [sp, #24]
   4d954:	add	r0, r0, #1
   4d958:	str	r0, [sp, #80]	; 0x50
   4d95c:	ldr	r1, [sp, #92]	; 0x5c
   4d960:	ldr	r0, [r1]
   4d964:	cmp	r0, #1
   4d968:	blt	4d9dc <fputs@plt+0x3c628>
   4d96c:	mov	r9, #0
   4d970:	mov	r6, #0
   4d974:	ldr	r0, [sp, #100]	; 0x64
   4d978:	cmp	r0, #0
   4d97c:	beq	4d9a4 <fputs@plt+0x3c5f0>
   4d980:	ldr	r0, [sp, #80]	; 0x50
   4d984:	add	r0, r0, r6
   4d988:	str	r0, [sp]
   4d98c:	ldr	r0, [sp, #96]	; 0x60
   4d990:	mov	r1, #47	; 0x2f
   4d994:	ldr	r2, [sp, #72]	; 0x48
   4d998:	mov	r3, r6
   4d99c:	bl	4644c <fputs@plt+0x35098>
   4d9a0:	b	4d9c4 <fputs@plt+0x3c610>
   4d9a4:	mov	r0, #1
   4d9a8:	strb	r0, [sp, #144]	; 0x90
   4d9ac:	ldr	r0, [r1, #4]
   4d9b0:	ldr	r1, [r0, r9]
   4d9b4:	ldr	r0, [sp, #80]	; 0x50
   4d9b8:	add	r2, r0, r6
   4d9bc:	mov	r0, r5
   4d9c0:	bl	5626c <fputs@plt+0x44eb8>
   4d9c4:	add	r9, r9, #20
   4d9c8:	add	r6, r6, #1
   4d9cc:	ldr	r1, [sp, #92]	; 0x5c
   4d9d0:	ldr	r0, [r1]
   4d9d4:	cmp	r6, r0
   4d9d8:	blt	4d974 <fputs@plt+0x3c5c0>
   4d9dc:	mov	r6, r0
   4d9e0:	ldr	r0, [sp, #28]
   4d9e4:	bl	619bc <fputs@plt+0x50608>
   4d9e8:	mvn	r1, #5
   4d9ec:	str	r6, [sp]
   4d9f0:	stmib	sp, {r0, r1}
   4d9f4:	ldr	r6, [sp, #96]	; 0x60
   4d9f8:	mov	r0, r6
   4d9fc:	mov	r1, #42	; 0x2a
   4da00:	ldr	r2, [sp, #36]	; 0x24
   4da04:	ldr	r9, [sp, #80]	; 0x50
   4da08:	mov	r3, r9
   4da0c:	bl	560f8 <fputs@plt+0x44d44>
   4da10:	mov	r0, r6
   4da14:	bl	5afb8 <fputs@plt+0x49c04>
   4da18:	str	r0, [sp, #72]	; 0x48
   4da1c:	add	r2, r0, #1
   4da20:	str	r2, [sp]
   4da24:	mov	r0, r6
   4da28:	mov	r1, #43	; 0x2b
   4da2c:	mov	r3, #0
   4da30:	bl	4644c <fputs@plt+0x35098>
   4da34:	ldr	r0, [sp, #92]	; 0x5c
   4da38:	ldr	r3, [r0]
   4da3c:	mov	r0, r5
   4da40:	mov	r1, r9
   4da44:	ldr	r2, [sp, #36]	; 0x24
   4da48:	bl	6517c <fputs@plt+0x53dc8>
   4da4c:	mov	r0, r6
   4da50:	mov	r1, #14
   4da54:	ldr	r2, [sp, #52]	; 0x34
   4da58:	ldr	r3, [sp, #48]	; 0x30
   4da5c:	bl	56a58 <fputs@plt+0x456a4>
   4da60:	mov	r0, r6
   4da64:	mov	r1, #138	; 0x8a
   4da68:	ldr	r2, [sp, #40]	; 0x28
   4da6c:	ldr	r3, [sp, #68]	; 0x44
   4da70:	bl	56a58 <fputs@plt+0x456a4>
   4da74:	mov	r0, r6
   4da78:	mov	r1, #14
   4da7c:	ldr	r2, [sp, #60]	; 0x3c
   4da80:	ldr	r3, [sp, #56]	; 0x38
   4da84:	bl	56a58 <fputs@plt+0x456a4>
   4da88:	mov	r0, r6
   4da8c:	ldr	r1, [sp, #72]	; 0x48
   4da90:	bl	560e4 <fputs@plt+0x44d30>
   4da94:	add	r1, sp, #144	; 0x90
   4da98:	mov	r0, r5
   4da9c:	bl	651c4 <fputs@plt+0x53e10>
   4daa0:	mov	r0, r6
   4daa4:	mov	r1, #22
   4daa8:	mov	r2, #1
   4daac:	ldr	r3, [sp, #44]	; 0x2c
   4dab0:	bl	56a58 <fputs@plt+0x456a4>
   4dab4:	ldr	r0, [sp, #100]	; 0x64
   4dab8:	cmp	r0, #0
   4dabc:	beq	4dad8 <fputs@plt+0x3c724>
   4dac0:	ldr	r2, [sp, #148]	; 0x94
   4dac4:	ldr	r0, [sp, #96]	; 0x60
   4dac8:	mov	r1, #3
   4dacc:	ldr	r3, [sp, #64]	; 0x40
   4dad0:	bl	56a58 <fputs@plt+0x456a4>
   4dad4:	b	4daec <fputs@plt+0x3c738>
   4dad8:	ldr	r0, [sp, #32]
   4dadc:	bl	64b40 <fputs@plt+0x5378c>
   4dae0:	ldr	r0, [sp, #96]	; 0x60
   4dae4:	ldr	r1, [sp, #20]
   4dae8:	bl	56304 <fputs@plt+0x44f50>
   4daec:	ldr	r9, [sp, #96]	; 0x60
   4daf0:	mov	r0, r9
   4daf4:	mov	r1, #14
   4daf8:	ldr	r6, [sp, #52]	; 0x34
   4dafc:	mov	r2, r6
   4db00:	ldr	r3, [sp, #48]	; 0x30
   4db04:	bl	56a58 <fputs@plt+0x456a4>
   4db08:	mov	r0, r9
   4db0c:	ldr	r1, [sp, #68]	; 0x44
   4db10:	bl	562d8 <fputs@plt+0x44f24>
   4db14:	mov	r0, r9
   4db18:	bl	5afb8 <fputs@plt+0x49c04>
   4db1c:	str	r0, [sp, #100]	; 0x64
   4db20:	mov	r0, r9
   4db24:	mov	r1, #22
   4db28:	mov	r2, #1
   4db2c:	ldr	r3, [sp, #40]	; 0x28
   4db30:	bl	56a58 <fputs@plt+0x456a4>
   4db34:	mov	r0, r9
   4db38:	mov	r1, #15
   4db3c:	mov	r2, r6
   4db40:	bl	57fcc <fputs@plt+0x46c18>
   4db44:	mov	r0, r9
   4db48:	ldr	r1, [sp, #48]	; 0x30
   4db4c:	bl	58114 <fputs@plt+0x46d60>
   4db50:	mov	r0, r9
   4db54:	bl	5afb8 <fputs@plt+0x49c04>
   4db58:	str	r0, [sp, #92]	; 0x5c
   4db5c:	add	r3, r0, #2
   4db60:	mov	r0, r9
   4db64:	mov	r1, #138	; 0x8a
   4db68:	ldr	r2, [sp, #44]	; 0x2c
   4db6c:	bl	56a58 <fputs@plt+0x456a4>
   4db70:	mov	r0, r9
   4db74:	mov	r1, #15
   4db78:	mov	r2, r6
   4db7c:	bl	57fcc <fputs@plt+0x46c18>
   4db80:	add	r1, sp, #144	; 0x90
   4db84:	mov	r0, r5
   4db88:	bl	65468 <fputs@plt+0x540b4>
   4db8c:	ldr	r0, [sp, #92]	; 0x5c
   4db90:	add	r6, r0, #1
   4db94:	mov	r0, r5
   4db98:	ldr	r1, [sp, #84]	; 0x54
   4db9c:	mov	r2, r6
   4dba0:	mov	r3, #16
   4dba4:	bl	58fc8 <fputs@plt+0x47c14>
   4dba8:	ldr	r2, [r7]
   4dbac:	sub	r0, fp, #64	; 0x40
   4dbb0:	sub	r1, fp, #96	; 0x60
   4dbb4:	str	r1, [sp]
   4dbb8:	stmib	sp, {r0, sl}
   4dbbc:	str	r6, [sp, #12]
   4dbc0:	ldr	r0, [sp, #100]	; 0x64
   4dbc4:	str	r0, [sp, #16]
   4dbc8:	mov	r0, r5
   4dbcc:	mov	r1, r7
   4dbd0:	mvn	r3, #0
   4dbd4:	bl	642e0 <fputs@plt+0x52f2c>
   4dbd8:	mov	r0, r9
   4dbdc:	mov	r1, #15
   4dbe0:	ldr	r2, [sp, #52]	; 0x34
   4dbe4:	bl	57fcc <fputs@plt+0x46c18>
   4dbe8:	mov	r0, r9
   4dbec:	ldr	r1, [sp, #56]	; 0x38
   4dbf0:	bl	58114 <fputs@plt+0x46d60>
   4dbf4:	mov	r0, r5
   4dbf8:	add	r1, sp, #144	; 0x90
   4dbfc:	bl	654e4 <fputs@plt+0x54130>
   4dc00:	mov	r0, r9
   4dc04:	mov	r1, #15
   4dc08:	ldr	r2, [sp, #60]	; 0x3c
   4dc0c:	bl	57fcc <fputs@plt+0x46c18>
   4dc10:	ldr	r0, [sp, #96]	; 0x60
   4dc14:	ldr	r1, [sp, #68]	; 0x44
   4dc18:	bl	58114 <fputs@plt+0x46d60>
   4dc1c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   4dc20:	cmp	r0, #3
   4dc24:	ldr	r6, [sp, #96]	; 0x60
   4dc28:	bne	4dc3c <fputs@plt+0x3c888>
   4dc2c:	movw	r1, #27016	; 0x6988
   4dc30:	movt	r1, #8
   4dc34:	mov	r0, r5
   4dc38:	bl	6507c <fputs@plt+0x53cc8>
   4dc3c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   4dc40:	cmp	r0, #0
   4dc44:	beq	4dc88 <fputs@plt+0x3c8d4>
   4dc48:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4dc4c:	movw	r2, #27034	; 0x699a
   4dc50:	movt	r2, #8
   4dc54:	movw	r1, #27048	; 0x69a8
   4dc58:	movt	r1, #8
   4dc5c:	cmp	r0, #0
   4dc60:	movgt	r1, r2
   4dc64:	mov	r0, r5
   4dc68:	bl	6507c <fputs@plt+0x53cc8>
   4dc6c:	ldr	r0, [sp, #88]	; 0x58
   4dc70:	ldr	r3, [r0]
   4dc74:	str	sl, [sp]
   4dc78:	sub	r2, fp, #96	; 0x60
   4dc7c:	mov	r0, r5
   4dc80:	mov	r1, r7
   4dc84:	bl	657d0 <fputs@plt+0x5441c>
   4dc88:	mov	r0, r6
   4dc8c:	ldr	r1, [sp, #76]	; 0x4c
   4dc90:	bl	58114 <fputs@plt+0x46d60>
   4dc94:	str	r8, [r5, #468]	; 0x1d4
   4dc98:	ldr	r0, [r5, #68]	; 0x44
   4dc9c:	mov	r6, #1
   4dca0:	cmp	r0, #0
   4dca4:	bgt	4ca14 <fputs@plt+0x3b660>
   4dca8:	ldrb	r0, [sl]
   4dcac:	mov	r6, #0
   4dcb0:	cmp	r0, #9
   4dcb4:	bne	4ca14 <fputs@plt+0x3b660>
   4dcb8:	mov	r0, r5
   4dcbc:	ldr	r1, [sp, #104]	; 0x68
   4dcc0:	ldr	r2, [sp, #88]	; 0x58
   4dcc4:	bl	65bcc <fputs@plt+0x54818>
   4dcc8:	b	4ca14 <fputs@plt+0x3b660>
   4dccc:	add	r0, sp, #144	; 0x90
   4dcd0:	add	r1, sp, #108	; 0x6c
   4dcd4:	bl	6572c <fputs@plt+0x54378>
   4dcd8:	cmp	r0, #0
   4dcdc:	beq	4dd3c <fputs@plt+0x3c988>
   4dce0:	mov	r6, r0
   4dce4:	ldr	r1, [sp, #108]	; 0x6c
   4dce8:	mov	r0, r4
   4dcec:	mov	r2, #0
   4dcf0:	bl	5a820 <fputs@plt+0x4946c>
   4dcf4:	str	r0, [sp, #100]	; 0x64
   4dcf8:	str	r0, [sp, #108]	; 0x6c
   4dcfc:	ldrb	r0, [r4, #69]	; 0x45
   4dd00:	cmp	r0, #0
   4dd04:	bne	4d5c4 <fputs@plt+0x3c210>
   4dd08:	subs	r0, r6, #1
   4dd0c:	movwne	r0, #1
   4dd10:	ldr	r1, [sp, #100]	; 0x64
   4dd14:	ldr	r1, [r1, #4]
   4dd18:	strb	r0, [r1, #12]
   4dd1c:	ldr	r0, [r1]
   4dd20:	mov	r1, #152	; 0x98
   4dd24:	strb	r1, [r0]
   4dd28:	b	4d5c4 <fputs@plt+0x3c210>
   4dd2c:	mov	r0, r4
   4dd30:	ldr	r1, [sp, #100]	; 0x64
   4dd34:	bl	4400c <fputs@plt+0x32c58>
   4dd38:	b	4ca0c <fputs@plt+0x3b658>
   4dd3c:	mov	r6, #0
   4dd40:	mov	r0, #0
   4dd44:	str	r0, [sp, #100]	; 0x64
   4dd48:	b	4d5c4 <fputs@plt+0x3c210>
   4dd4c:	ldr	r2, [r1, #48]	; 0x30
   4dd50:	cmp	r2, #0
   4dd54:	bxeq	lr
   4dd58:	push	{fp, lr}
   4dd5c:	mov	fp, sp
   4dd60:	mov	r2, #0
   4dd64:	mvn	ip, #0
   4dd68:	mov	r3, r1
   4dd6c:	str	r2, [r3, #52]	; 0x34
   4dd70:	ldr	r2, [r3, #8]
   4dd74:	ldr	lr, [r3, #48]	; 0x30
   4dd78:	orr	r2, r2, #128	; 0x80
   4dd7c:	str	r2, [r3, #8]
   4dd80:	add	ip, ip, #1
   4dd84:	cmp	lr, #0
   4dd88:	mov	r2, r3
   4dd8c:	mov	r3, lr
   4dd90:	bne	4dd6c <fputs@plt+0x3c9b8>
   4dd94:	ldrb	r1, [r1, #9]
   4dd98:	tst	r1, #2
   4dd9c:	pop	{fp, lr}
   4dda0:	bne	4ddb8 <fputs@plt+0x3ca04>
   4dda4:	ldr	r1, [r0]
   4dda8:	ldr	r1, [r1, #108]	; 0x6c
   4ddac:	cmp	r1, #1
   4ddb0:	cmpge	ip, r1
   4ddb4:	bge	4ddbc <fputs@plt+0x3ca08>
   4ddb8:	bx	lr
   4ddbc:	movw	r1, #27829	; 0x6cb5
   4ddc0:	movt	r1, #8
   4ddc4:	b	1a8e8 <fputs@plt+0x9534>
   4ddc8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4ddcc:	add	fp, sp, #24
   4ddd0:	ldr	r5, [r0]
   4ddd4:	ldr	r7, [fp, #20]
   4ddd8:	ldr	r8, [fp, #16]
   4dddc:	ldr	r9, [fp, #12]
   4dde0:	cmp	r1, #0
   4dde4:	bne	4de1c <fputs@plt+0x3ca68>
   4dde8:	cmp	r8, #0
   4ddec:	cmpeq	r7, #0
   4ddf0:	beq	4de1c <fputs@plt+0x3ca68>
   4ddf4:	movw	r1, #25522	; 0x63b2
   4ddf8:	movt	r1, #8
   4ddfc:	movw	r2, #27899	; 0x6cfb
   4de00:	movt	r2, #8
   4de04:	cmp	r8, #0
   4de08:	movne	r2, r1
   4de0c:	movw	r1, #27863	; 0x6cd7
   4de10:	movt	r1, #8
   4de14:	bl	1a8e8 <fputs@plt+0x9534>
   4de18:	b	4de80 <fputs@plt+0x3cacc>
   4de1c:	mov	r0, r5
   4de20:	bl	4e2d4 <fputs@plt+0x3cf20>
   4de24:	cmp	r0, #0
   4de28:	beq	4de80 <fputs@plt+0x3cacc>
   4de2c:	mov	r6, r0
   4de30:	ldr	r0, [r0]
   4de34:	cmp	r0, #0
   4de38:	beq	4de80 <fputs@plt+0x3cacc>
   4de3c:	ldr	r1, [fp, #8]
   4de40:	ldr	r2, [r1, #4]
   4de44:	sub	r4, r0, #1
   4de48:	cmp	r2, #0
   4de4c:	beq	4de64 <fputs@plt+0x3cab0>
   4de50:	mov	r0, r5
   4de54:	bl	5bc50 <fputs@plt+0x4a89c>
   4de58:	add	r1, r4, r4, lsl #3
   4de5c:	add	r1, r6, r1, lsl #3
   4de60:	str	r0, [r1, #20]
   4de64:	add	r0, r4, r4, lsl #3
   4de68:	add	r0, r6, r0, lsl #3
   4de6c:	str	r9, [r0, #28]
   4de70:	str	r8, [r0, #56]	; 0x38
   4de74:	str	r7, [r0, #60]	; 0x3c
   4de78:	mov	r0, r6
   4de7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4de80:	mov	r0, r5
   4de84:	mov	r1, r8
   4de88:	bl	43f70 <fputs@plt+0x32bbc>
   4de8c:	mov	r0, r5
   4de90:	mov	r1, r7
   4de94:	bl	44290 <fputs@plt+0x32edc>
   4de98:	mov	r0, r5
   4de9c:	mov	r1, r9
   4dea0:	bl	4408c <fputs@plt+0x32cd8>
   4dea4:	mov	r6, #0
   4dea8:	mov	r0, r6
   4deac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4deb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4deb4:	add	fp, sp, #28
   4deb8:	sub	sp, sp, #76	; 0x4c
   4debc:	str	r3, [sp, #4]
   4dec0:	mov	r9, r2
   4dec4:	mov	r6, r1
   4dec8:	mov	r7, r0
   4decc:	ldr	r8, [r0]
   4ded0:	mov	sl, #0
   4ded4:	mov	r0, r8
   4ded8:	mov	r2, #68	; 0x44
   4dedc:	mov	r3, #0
   4dee0:	bl	209ac <fputs@plt+0xf5f8>
   4dee4:	mov	r5, r0
   4dee8:	add	ip, sp, #8
   4deec:	cmp	r0, #0
   4def0:	moveq	r5, ip
   4def4:	ldr	r4, [fp, #20]
   4def8:	cmp	r6, #0
   4defc:	bne	4df2c <fputs@plt+0x3cb78>
   4df00:	mov	r0, r8
   4df04:	mov	r6, ip
   4df08:	mov	r1, #158	; 0x9e
   4df0c:	mov	r2, #0
   4df10:	bl	4e188 <fputs@plt+0x3cdd4>
   4df14:	mov	r2, r0
   4df18:	mov	r0, r7
   4df1c:	mov	r1, #0
   4df20:	bl	4e008 <fputs@plt+0x3cc54>
   4df24:	mov	ip, r6
   4df28:	mov	r6, r0
   4df2c:	ldr	r2, [fp, #28]
   4df30:	ldr	r3, [fp, #24]
   4df34:	ldr	r7, [fp, #16]
   4df38:	ldr	lr, [fp, #12]
   4df3c:	ldr	r1, [fp, #8]
   4df40:	mov	r0, #119	; 0x77
   4df44:	strb	r0, [r5, #4]
   4df48:	str	r6, [r5]
   4df4c:	mvn	r0, #0
   4df50:	str	r4, [r5, #8]
   4df54:	str	sl, [r5, #12]
   4df58:	str	sl, [r5, #16]
   4df5c:	str	r0, [r5, #20]
   4df60:	str	r0, [r5, #24]
   4df64:	strh	sl, [r5, #6]
   4df68:	cmp	r9, #0
   4df6c:	bne	4dfa8 <fputs@plt+0x3cbf4>
   4df70:	mov	r0, r8
   4df74:	mov	r2, #80	; 0x50
   4df78:	mov	sl, r3
   4df7c:	mov	r3, #0
   4df80:	mov	r6, ip
   4df84:	mov	r4, lr
   4df88:	mov	r9, r1
   4df8c:	bl	19680 <fputs@plt+0x82cc>
   4df90:	mov	r1, r9
   4df94:	mov	lr, r4
   4df98:	mov	r3, sl
   4df9c:	ldr	r2, [fp, #28]
   4dfa0:	mov	ip, r6
   4dfa4:	mov	r9, r0
   4dfa8:	mov	r6, #0
   4dfac:	str	r9, [r5, #28]
   4dfb0:	ldr	r0, [sp, #4]
   4dfb4:	add	r4, r5, #32
   4dfb8:	stm	r4, {r0, r1, lr}
   4dfbc:	str	r7, [r5, #44]	; 0x2c
   4dfc0:	str	r6, [r5, #48]	; 0x30
   4dfc4:	str	r6, [r5, #52]	; 0x34
   4dfc8:	str	r3, [r5, #56]	; 0x38
   4dfcc:	str	r2, [r5, #60]	; 0x3c
   4dfd0:	str	r6, [r5, #64]	; 0x40
   4dfd4:	ldrb	r0, [r8, #69]	; 0x45
   4dfd8:	cmp	r0, #0
   4dfdc:	beq	4dff8 <fputs@plt+0x3cc44>
   4dfe0:	subs	r2, r5, ip
   4dfe4:	movwne	r2, #1
   4dfe8:	mov	r0, r8
   4dfec:	mov	r1, r5
   4dff0:	bl	44094 <fputs@plt+0x32ce0>
   4dff4:	b	4dffc <fputs@plt+0x3cc48>
   4dff8:	mov	r6, r5
   4dffc:	mov	r0, r6
   4e000:	sub	sp, fp, #28
   4e004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e008:	push	{r4, r5, r6, r7, fp, lr}
   4e00c:	add	fp, sp, #16
   4e010:	mov	r5, r2
   4e014:	ldr	r6, [r0]
   4e018:	cmp	r1, #0
   4e01c:	beq	4e05c <fputs@plt+0x3cca8>
   4e020:	mov	r4, r1
   4e024:	ldr	r0, [r1]
   4e028:	sub	r1, r0, #1
   4e02c:	tst	r1, r0
   4e030:	bne	4e09c <fputs@plt+0x3cce8>
   4e034:	ldr	r1, [r4, #4]
   4e038:	add	r0, r0, r0, lsl #2
   4e03c:	lsl	r2, r0, #3
   4e040:	mov	r0, r6
   4e044:	mov	r3, #0
   4e048:	bl	20938 <fputs@plt+0xf584>
   4e04c:	cmp	r0, #0
   4e050:	beq	4e0c4 <fputs@plt+0x3cd10>
   4e054:	str	r0, [r4, #4]
   4e058:	b	4e09c <fputs@plt+0x3cce8>
   4e05c:	mov	r7, #0
   4e060:	mov	r0, r6
   4e064:	mov	r2, #8
   4e068:	mov	r3, #0
   4e06c:	bl	209ac <fputs@plt+0xf5f8>
   4e070:	mov	r4, r0
   4e074:	cmp	r0, #0
   4e078:	beq	4e0c4 <fputs@plt+0x3cd10>
   4e07c:	str	r7, [r4]
   4e080:	mov	r0, r6
   4e084:	mov	r2, #20
   4e088:	mov	r3, #0
   4e08c:	bl	209ac <fputs@plt+0xf5f8>
   4e090:	str	r0, [r4, #4]
   4e094:	cmp	r0, #0
   4e098:	beq	4e0c4 <fputs@plt+0x3cd10>
   4e09c:	ldm	r4, {r0, r1}
   4e0a0:	add	r2, r0, #1
   4e0a4:	str	r2, [r4]
   4e0a8:	add	r0, r0, r0, lsl #2
   4e0ac:	str	r5, [r1, r0, lsl #2]!
   4e0b0:	vmov.i32	q8, #0	; 0x00000000
   4e0b4:	add	r0, r1, #4
   4e0b8:	vst1.32	{d16-d17}, [r0]
   4e0bc:	mov	r0, r4
   4e0c0:	pop	{r4, r5, r6, r7, fp, pc}
   4e0c4:	mov	r0, r6
   4e0c8:	mov	r1, r5
   4e0cc:	bl	43f70 <fputs@plt+0x32bbc>
   4e0d0:	mov	r0, r6
   4e0d4:	mov	r1, r4
   4e0d8:	bl	4400c <fputs@plt+0x32c58>
   4e0dc:	mov	r4, #0
   4e0e0:	mov	r0, r4
   4e0e4:	pop	{r4, r5, r6, r7, fp, pc}
   4e0e8:	cmp	r1, #0
   4e0ec:	bxeq	lr
   4e0f0:	push	{r4, r5, r6, sl, fp, lr}
   4e0f4:	add	fp, sp, #16
   4e0f8:	mov	r4, r3
   4e0fc:	ldm	r1, {r5, r6}
   4e100:	ldm	r2, {r1, r2}
   4e104:	ldr	r0, [r0]
   4e108:	mov	r3, #0
   4e10c:	bl	46610 <fputs@plt+0x3525c>
   4e110:	add	r1, r5, r5, lsl #2
   4e114:	add	r1, r6, r1, lsl #2
   4e118:	str	r0, [r1, #-16]
   4e11c:	cmp	r4, #0
   4e120:	pop	{r4, r5, r6, sl, fp, lr}
   4e124:	cmpne	r0, #0
   4e128:	bne	4e130 <fputs@plt+0x3cd7c>
   4e12c:	bx	lr
   4e130:	b	5bc8c <fputs@plt+0x4a8d8>
   4e134:	cmp	r1, #0
   4e138:	bxeq	lr
   4e13c:	push	{r4, r5, r6, sl, fp, lr}
   4e140:	add	fp, sp, #16
   4e144:	mov	r4, r2
   4e148:	ldr	r5, [r0]
   4e14c:	ldm	r1, {r0, r1}
   4e150:	add	r0, r0, r0, lsl #2
   4e154:	add	r6, r1, r0, lsl #2
   4e158:	ldr	r1, [r6, #-12]
   4e15c:	mov	r0, r5
   4e160:	bl	13cb4 <fputs@plt+0x2900>
   4e164:	ldr	r1, [r4, #4]
   4e168:	ldr	r0, [r4, #8]
   4e16c:	sub	r2, r0, r1
   4e170:	asr	r3, r2, #31
   4e174:	mov	r0, r5
   4e178:	bl	46610 <fputs@plt+0x3525c>
   4e17c:	str	r0, [r6, #-12]
   4e180:	pop	{r4, r5, r6, sl, fp, lr}
   4e184:	bx	lr
   4e188:	push	{r4, r5, fp, lr}
   4e18c:	add	fp, sp, #8
   4e190:	sub	sp, sp, #8
   4e194:	mov	r4, r1
   4e198:	mov	r5, r0
   4e19c:	str	r2, [sp]
   4e1a0:	cmp	r2, #0
   4e1a4:	beq	4e1b4 <fputs@plt+0x3ce00>
   4e1a8:	mov	r0, r2
   4e1ac:	bl	1358c <fputs@plt+0x21d8>
   4e1b0:	b	4e1b8 <fputs@plt+0x3ce04>
   4e1b4:	mov	r0, #0
   4e1b8:	str	r0, [sp, #4]
   4e1bc:	mov	r2, sp
   4e1c0:	mov	r0, r5
   4e1c4:	mov	r1, r4
   4e1c8:	mov	r3, #0
   4e1cc:	bl	5ca50 <fputs@plt+0x4b69c>
   4e1d0:	sub	sp, fp, #8
   4e1d4:	pop	{r4, r5, fp, pc}
   4e1d8:	cmp	r0, #0
   4e1dc:	bxeq	lr
   4e1e0:	ldr	r2, [r0]
   4e1e4:	cmp	r2, #2
   4e1e8:	blt	4e214 <fputs@plt+0x3ce60>
   4e1ec:	add	r1, r2, r2, lsl #3
   4e1f0:	add	r1, r0, r1, lsl #3
   4e1f4:	sub	r1, r1, #100	; 0x64
   4e1f8:	add	r2, r2, #1
   4e1fc:	ldrb	r3, [r1]
   4e200:	strb	r3, [r1, #72]	; 0x48
   4e204:	sub	r2, r2, #1
   4e208:	sub	r1, r1, #72	; 0x48
   4e20c:	cmp	r2, #2
   4e210:	bgt	4e1fc <fputs@plt+0x3ce48>
   4e214:	mov	r1, #0
   4e218:	strb	r1, [r0, #44]	; 0x2c
   4e21c:	bx	lr
   4e220:	push	{r4, r5, fp, lr}
   4e224:	add	fp, sp, #8
   4e228:	cmp	r1, #0
   4e22c:	popeq	{r4, r5, fp, pc}
   4e230:	mov	r4, r1
   4e234:	ldr	r1, [r1]
   4e238:	cmp	r1, #1
   4e23c:	blt	4e288 <fputs@plt+0x3ced4>
   4e240:	ldr	r3, [r2, #4]
   4e244:	sub	r5, r1, #1
   4e248:	cmp	r3, #1
   4e24c:	ldreq	r1, [r2]
   4e250:	cmpeq	r1, #0
   4e254:	beq	4e28c <fputs@plt+0x3ced8>
   4e258:	ldr	r0, [r0]
   4e25c:	mov	r1, r2
   4e260:	bl	5bc50 <fputs@plt+0x4a89c>
   4e264:	add	r1, r5, r5, lsl #3
   4e268:	add	r1, r4, r1, lsl #3
   4e26c:	str	r0, [r1, #72]	; 0x48
   4e270:	cmp	r0, #0
   4e274:	movwne	r0, #1
   4e278:	ldrb	r2, [r1, #45]	; 0x2d
   4e27c:	and	r2, r2, #253	; 0xfd
   4e280:	orr	r0, r2, r0, lsl #1
   4e284:	strb	r0, [r1, #45]	; 0x2d
   4e288:	pop	{r4, r5, fp, pc}
   4e28c:	add	r0, r5, r5, lsl #3
   4e290:	add	r0, r4, r0, lsl #3
   4e294:	ldrb	r1, [r0, #45]	; 0x2d
   4e298:	orr	r1, r1, #1
   4e29c:	strb	r1, [r0, #45]	; 0x2d
   4e2a0:	pop	{r4, r5, fp, pc}
   4e2a4:	cmp	r1, #0
   4e2a8:	beq	4e2c8 <fputs@plt+0x3cf14>
   4e2ac:	ldr	r0, [r1]
   4e2b0:	add	r0, r0, r0, lsl #3
   4e2b4:	str	r2, [r1, r0, lsl #3]!
   4e2b8:	ldrb	r0, [r1, #-27]	; 0xffffffe5
   4e2bc:	orr	r0, r0, #4
   4e2c0:	strb	r0, [r1, #-27]	; 0xffffffe5
   4e2c4:	bx	lr
   4e2c8:	ldr	r0, [r0]
   4e2cc:	mov	r1, r2
   4e2d0:	b	4400c <fputs@plt+0x32c58>
   4e2d4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4e2d8:	add	fp, sp, #24
   4e2dc:	mov	r7, r3
   4e2e0:	mov	r8, r2
   4e2e4:	mov	r4, r0
   4e2e8:	cmp	r1, #0
   4e2ec:	bne	4e31c <fputs@plt+0x3cf68>
   4e2f0:	mov	r6, #0
   4e2f4:	mov	r0, r4
   4e2f8:	mov	r2, #80	; 0x50
   4e2fc:	mov	r3, #0
   4e300:	bl	209ac <fputs@plt+0xf5f8>
   4e304:	cmp	r0, #0
   4e308:	beq	4e3b0 <fputs@plt+0x3cffc>
   4e30c:	mov	r1, r0
   4e310:	mov	r0, #0
   4e314:	mov	r3, #1
   4e318:	stm	r1, {r0, r3}
   4e31c:	ldr	r3, [r1]
   4e320:	mov	r0, r4
   4e324:	mov	r2, #1
   4e328:	bl	65db8 <fputs@plt+0x54a04>
   4e32c:	mov	r6, r0
   4e330:	ldrb	r0, [r4, #69]	; 0x45
   4e334:	cmp	r0, #0
   4e338:	beq	4e354 <fputs@plt+0x3cfa0>
   4e33c:	mov	r0, r4
   4e340:	mov	r1, r6
   4e344:	bl	4414c <fputs@plt+0x32d98>
   4e348:	mov	r6, #0
   4e34c:	mov	r0, r6
   4e350:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4e354:	ldr	r0, [r6]
   4e358:	sub	r9, r0, #1
   4e35c:	cmp	r7, #0
   4e360:	beq	4e374 <fputs@plt+0x3cfc0>
   4e364:	ldr	r5, [r7]
   4e368:	cmp	r5, #0
   4e36c:	movne	r5, r7
   4e370:	b	4e378 <fputs@plt+0x3cfc4>
   4e374:	mov	r5, #0
   4e378:	cmp	r5, #0
   4e37c:	mov	r1, r5
   4e380:	moveq	r1, r8
   4e384:	mov	r0, r4
   4e388:	bl	5bc50 <fputs@plt+0x4a89c>
   4e38c:	add	r1, r9, r9, lsl #3
   4e390:	add	r7, r6, r1, lsl #3
   4e394:	str	r0, [r7, #16]
   4e398:	cmp	r5, #0
   4e39c:	movne	r5, r8
   4e3a0:	mov	r0, r4
   4e3a4:	mov	r1, r5
   4e3a8:	bl	5bc50 <fputs@plt+0x4a89c>
   4e3ac:	str	r0, [r7, #12]
   4e3b0:	mov	r0, r6
   4e3b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4e3b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e3bc:	add	fp, sp, #28
   4e3c0:	sub	sp, sp, #44	; 0x2c
   4e3c4:	str	r0, [sp, #24]
   4e3c8:	str	r2, [sp, #20]
   4e3cc:	str	r1, [sp, #16]
   4e3d0:	str	r3, [sp, #12]
   4e3d4:	add	r0, sp, #32
   4e3d8:	stm	r0, {r1, r2, r3}
   4e3dc:	mov	r0, #0
   4e3e0:	add	r1, sp, #32
   4e3e4:	movw	r8, #13874	; 0x3632
   4e3e8:	movt	r8, #8
   4e3ec:	movw	r9, #13840	; 0x3610
   4e3f0:	movt	r9, #8
   4e3f4:	mov	r4, #0
   4e3f8:	ldr	sl, [r1, r0, lsl #2]
   4e3fc:	cmp	sl, #0
   4e400:	beq	4e474 <fputs@plt+0x3d0c0>
   4e404:	str	r0, [sp, #28]
   4e408:	ldr	r5, [sl, #4]
   4e40c:	mov	r7, #0
   4e410:	add	r0, r7, r7, lsl #1
   4e414:	add	r6, r8, r0
   4e418:	ldrb	r1, [r6, #1]
   4e41c:	cmp	r5, r1
   4e420:	bne	4e440 <fputs@plt+0x3d08c>
   4e424:	ldrb	r0, [r8, r0]
   4e428:	add	r1, r9, r0
   4e42c:	ldr	r0, [sl]
   4e430:	mov	r2, r5
   4e434:	bl	134ec <fputs@plt+0x2138>
   4e438:	cmp	r0, #0
   4e43c:	beq	4e450 <fputs@plt+0x3d09c>
   4e440:	add	r7, r7, #1
   4e444:	cmp	r7, #7
   4e448:	bcc	4e410 <fputs@plt+0x3d05c>
   4e44c:	b	4e470 <fputs@plt+0x3d0bc>
   4e450:	ldrb	r0, [r6, #2]
   4e454:	orr	r4, r4, r0
   4e458:	ldr	r0, [sp, #28]
   4e45c:	add	r0, r0, #1
   4e460:	cmp	r0, #3
   4e464:	add	r1, sp, #32
   4e468:	bcc	4e3f8 <fputs@plt+0x3d044>
   4e46c:	b	4e474 <fputs@plt+0x3d0c0>
   4e470:	orr	r4, r4, #64	; 0x40
   4e474:	and	r0, r4, #33	; 0x21
   4e478:	cmp	r0, #33	; 0x21
   4e47c:	beq	4e4ac <fputs@plt+0x3d0f8>
   4e480:	ands	r0, r4, #64	; 0x40
   4e484:	bne	4e4ac <fputs@plt+0x3d0f8>
   4e488:	tst	r4, #32
   4e48c:	andne	r0, r4, #24
   4e490:	cmpne	r0, #8
   4e494:	beq	4e4e0 <fputs@plt+0x3d12c>
   4e498:	movw	r1, #27949	; 0x6d2d
   4e49c:	movt	r1, #8
   4e4a0:	ldr	r0, [sp, #24]
   4e4a4:	bl	1a8e8 <fputs@plt+0x9534>
   4e4a8:	b	4e4dc <fputs@plt+0x3d128>
   4e4ac:	movw	r0, #25625	; 0x6419
   4e4b0:	movt	r0, #8
   4e4b4:	ldr	r1, [sp, #12]
   4e4b8:	cmp	r1, #0
   4e4bc:	addeq	r0, r0, #1
   4e4c0:	stm	sp, {r0, r1}
   4e4c4:	movw	r1, #27905	; 0x6d01
   4e4c8:	movt	r1, #8
   4e4cc:	ldr	r0, [sp, #24]
   4e4d0:	ldr	r2, [sp, #16]
   4e4d4:	ldr	r3, [sp, #20]
   4e4d8:	bl	1a8e8 <fputs@plt+0x9534>
   4e4dc:	mov	r4, #1
   4e4e0:	mov	r0, r4
   4e4e4:	sub	sp, fp, #28
   4e4e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e4ec:	cmp	r0, #0
   4e4f0:	bxeq	lr
   4e4f4:	cmp	r1, #0
   4e4f8:	ldrge	r2, [r0]
   4e4fc:	ldrge	r0, [r0, #4]
   4e500:	addge	r2, r2, r2, lsl #2
   4e504:	addge	r0, r0, r2, lsl #2
   4e508:	strbge	r1, [r0, #-8]
   4e50c:	bx	lr
   4e510:	cmp	r1, #0
   4e514:	bxeq	lr
   4e518:	ldr	r3, [r0, #536]	; 0x218
   4e51c:	str	r3, [r1, #4]
   4e520:	str	r1, [r0, #536]	; 0x218
   4e524:	cmp	r2, #0
   4e528:	strne	r1, [r0, #540]	; 0x21c
   4e52c:	bx	lr
   4e530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e534:	add	fp, sp, #28
   4e538:	sub	sp, sp, #156	; 0x9c
   4e53c:	str	r2, [sp, #92]	; 0x5c
   4e540:	mov	r8, r1
   4e544:	mov	r7, r0
   4e548:	mov	r9, #0
   4e54c:	str	r9, [fp, #-32]	; 0xffffffe0
   4e550:	str	r9, [fp, #-36]	; 0xffffffdc
   4e554:	str	r9, [fp, #-44]	; 0xffffffd4
   4e558:	str	r9, [fp, #-48]	; 0xffffffd0
   4e55c:	ldr	r5, [r0]
   4e560:	ldr	r0, [r0, #68]	; 0x44
   4e564:	cmp	r0, #0
   4e568:	bne	4e578 <fputs@plt+0x3d1c4>
   4e56c:	ldrb	r0, [r5, #69]	; 0x45
   4e570:	cmp	r0, #0
   4e574:	beq	4e5ac <fputs@plt+0x3d1f8>
   4e578:	sub	r0, fp, #48	; 0x30
   4e57c:	bl	71804 <fputs@plt+0x60450>
   4e580:	mov	r0, r5
   4e584:	mov	r1, r8
   4e588:	bl	4414c <fputs@plt+0x32d98>
   4e58c:	mov	r0, r5
   4e590:	ldr	r1, [sp, #92]	; 0x5c
   4e594:	bl	43f70 <fputs@plt+0x32bbc>
   4e598:	mov	r0, r5
   4e59c:	mov	r1, r9
   4e5a0:	bl	13cb4 <fputs@plt+0x2900>
   4e5a4:	sub	sp, fp, #28
   4e5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e5ac:	mov	r0, r7
   4e5b0:	mov	r1, r8
   4e5b4:	bl	61210 <fputs@plt+0x4fe5c>
   4e5b8:	cmp	r0, #0
   4e5bc:	beq	4e578 <fputs@plt+0x3d1c4>
   4e5c0:	mov	r6, r0
   4e5c4:	mov	r9, #0
   4e5c8:	str	r9, [sp]
   4e5cc:	mov	r0, r7
   4e5d0:	mov	r1, r6
   4e5d4:	mov	r2, #109	; 0x6d
   4e5d8:	mov	r3, #0
   4e5dc:	bl	70f14 <fputs@plt+0x5fb60>
   4e5e0:	mov	r4, r0
   4e5e4:	ldr	sl, [r6, #12]
   4e5e8:	mov	r0, #1
   4e5ec:	cmp	r4, #0
   4e5f0:	bne	4e610 <fputs@plt+0x3d25c>
   4e5f4:	mov	r0, r7
   4e5f8:	mov	r1, r6
   4e5fc:	mov	r2, #0
   4e600:	mov	r3, #0
   4e604:	bl	70fac <fputs@plt+0x5fbf8>
   4e608:	cmp	r0, #0
   4e60c:	movwne	r0, #1
   4e610:	str	r0, [sp, #88]	; 0x58
   4e614:	mov	r0, r7
   4e618:	mov	r1, r6
   4e61c:	bl	5fee8 <fputs@plt+0x4eb34>
   4e620:	cmp	r0, #0
   4e624:	bne	4e578 <fputs@plt+0x3d1c4>
   4e628:	str	sl, [sp, #84]	; 0x54
   4e62c:	cmp	r4, #0
   4e630:	str	r4, [sp, #80]	; 0x50
   4e634:	movwne	r4, #1
   4e638:	mov	r0, r7
   4e63c:	mov	r1, r6
   4e640:	mov	r2, r4
   4e644:	bl	71088 <fputs@plt+0x5fcd4>
   4e648:	cmp	r0, #0
   4e64c:	bne	4e578 <fputs@plt+0x3d1c4>
   4e650:	ldr	r1, [r6, #64]	; 0x40
   4e654:	mov	r0, r5
   4e658:	bl	1aa0c <fputs@plt+0x9658>
   4e65c:	mov	r4, r0
   4e660:	ldr	r0, [r5, #16]
   4e664:	ldr	r0, [r0, r4, lsl #4]
   4e668:	ldr	r2, [r6]
   4e66c:	str	r0, [sp]
   4e670:	mov	r9, #0
   4e674:	mov	r0, r7
   4e678:	mov	r1, #9
   4e67c:	mov	r3, #0
   4e680:	bl	5bb94 <fputs@plt+0x4a7e0>
   4e684:	cmp	r0, #1
   4e688:	beq	4e578 <fputs@plt+0x3d1c4>
   4e68c:	str	r0, [sp, #60]	; 0x3c
   4e690:	str	r4, [sp, #68]	; 0x44
   4e694:	ldr	r4, [r7, #72]	; 0x48
   4e698:	add	r9, r4, #1
   4e69c:	str	r9, [r7, #72]	; 0x48
   4e6a0:	str	r4, [r8, #52]	; 0x34
   4e6a4:	str	r6, [sp, #76]	; 0x4c
   4e6a8:	ldr	r0, [r6, #8]
   4e6ac:	cmp	r0, #0
   4e6b0:	beq	4e6d8 <fputs@plt+0x3d324>
   4e6b4:	ldr	r1, [r7, #72]	; 0x48
   4e6b8:	mov	sl, #0
   4e6bc:	add	sl, sl, #1
   4e6c0:	ldr	r0, [r0, #20]
   4e6c4:	cmp	r0, #0
   4e6c8:	bne	4e6bc <fputs@plt+0x3d308>
   4e6cc:	add	r0, r1, sl
   4e6d0:	str	r0, [r7, #72]	; 0x48
   4e6d4:	b	4e6dc <fputs@plt+0x3d328>
   4e6d8:	mov	sl, #0
   4e6dc:	ldr	r0, [sp, #84]	; 0x54
   4e6e0:	cmp	r0, #0
   4e6e4:	beq	4e6fc <fputs@plt+0x3d348>
   4e6e8:	ldr	r0, [sp, #76]	; 0x4c
   4e6ec:	ldr	r2, [r0]
   4e6f0:	sub	r1, fp, #48	; 0x30
   4e6f4:	mov	r0, r7
   4e6f8:	bl	71130 <fputs@plt+0x5fd7c>
   4e6fc:	mov	r0, r7
   4e700:	bl	56018 <fputs@plt+0x44c64>
   4e704:	str	r0, [sp, #72]	; 0x48
   4e708:	cmp	r0, #0
   4e70c:	beq	4e894 <fputs@plt+0x3d4e0>
   4e710:	ldrb	r0, [r7, #18]
   4e714:	cmp	r0, #0
   4e718:	bne	4e724 <fputs@plt+0x3d370>
   4e71c:	ldr	r0, [sp, #72]	; 0x48
   4e720:	bl	71144 <fputs@plt+0x5fd90>
   4e724:	str	r9, [sp, #56]	; 0x38
   4e728:	mov	r0, r7
   4e72c:	mov	r1, #1
   4e730:	ldr	r2, [sp, #68]	; 0x44
   4e734:	bl	5be0c <fputs@plt+0x4aa58>
   4e738:	ldr	r0, [sp, #84]	; 0x54
   4e73c:	cmp	r0, #0
   4e740:	ldr	r6, [sp, #92]	; 0x5c
   4e744:	beq	4e764 <fputs@plt+0x3d3b0>
   4e748:	mov	r0, r7
   4e74c:	ldr	r1, [sp, #76]	; 0x4c
   4e750:	mov	r2, r6
   4e754:	mov	r3, r4
   4e758:	bl	71154 <fputs@plt+0x5fda0>
   4e75c:	str	r4, [fp, #-32]	; 0xffffffe0
   4e760:	str	r4, [fp, #-36]	; 0xffffffdc
   4e764:	str	r4, [sp, #64]	; 0x40
   4e768:	sub	r0, fp, #80	; 0x50
   4e76c:	vmov.i32	q8, #0	; 0x00000000
   4e770:	add	r1, r0, #8
   4e774:	vst1.64	{d16-d17}, [r1]
   4e778:	mov	r9, #0
   4e77c:	str	r9, [fp, #-52]	; 0xffffffcc
   4e780:	str	r9, [fp, #-56]	; 0xffffffc8
   4e784:	str	r7, [fp, #-80]	; 0xffffffb0
   4e788:	str	r8, [fp, #-76]	; 0xffffffb4
   4e78c:	mov	r1, r6
   4e790:	bl	5cc74 <fputs@plt+0x4b8c0>
   4e794:	cmp	r0, #0
   4e798:	ldr	r4, [sp, #68]	; 0x44
   4e79c:	ldr	r1, [sp, #60]	; 0x3c
   4e7a0:	bne	4e578 <fputs@plt+0x3d1c4>
   4e7a4:	ldrb	r0, [r5, #24]
   4e7a8:	mvn	r6, #0
   4e7ac:	tst	r0, #128	; 0x80
   4e7b0:	beq	4e7d8 <fputs@plt+0x3d424>
   4e7b4:	ldr	r0, [r7, #76]	; 0x4c
   4e7b8:	add	r6, r0, #1
   4e7bc:	str	r6, [r7, #76]	; 0x4c
   4e7c0:	ldr	r0, [sp, #72]	; 0x48
   4e7c4:	mov	r1, #22
   4e7c8:	mov	r2, #0
   4e7cc:	mov	r3, r6
   4e7d0:	bl	56a58 <fputs@plt+0x456a4>
   4e7d4:	ldr	r1, [sp, #60]	; 0x3c
   4e7d8:	str	r6, [sp, #52]	; 0x34
   4e7dc:	ldr	r6, [sp, #92]	; 0x5c
   4e7e0:	orrs	r0, r6, r1
   4e7e4:	movwne	r0, #1
   4e7e8:	ldr	r1, [sp, #88]	; 0x58
   4e7ec:	orrs	r0, r1, r0
   4e7f0:	bne	4e89c <fputs@plt+0x3d4e8>
   4e7f4:	ldr	r0, [sp, #76]	; 0x4c
   4e7f8:	ldrb	r0, [r0, #42]	; 0x2a
   4e7fc:	tst	r0, #16
   4e800:	bne	4e89c <fputs@plt+0x3d4e8>
   4e804:	mov	r1, r4
   4e808:	ldr	r4, [sp, #76]	; 0x4c
   4e80c:	ldr	r0, [r4]
   4e810:	ldr	r2, [r4, #28]
   4e814:	str	r0, [sp]
   4e818:	mov	r0, r7
   4e81c:	mov	r3, #1
   4e820:	bl	56498 <fputs@plt+0x450e4>
   4e824:	ldrb	r0, [r4, #42]	; 0x2a
   4e828:	tst	r0, #32
   4e82c:	ldr	sl, [sp, #72]	; 0x48
   4e830:	bne	4e85c <fputs@plt+0x3d4a8>
   4e834:	ldr	r0, [r4]
   4e838:	ldr	r2, [r4, #28]
   4e83c:	mvn	r1, #1
   4e840:	ldr	r3, [sp, #52]	; 0x34
   4e844:	str	r3, [sp]
   4e848:	stmib	sp, {r0, r1}
   4e84c:	mov	r0, sl
   4e850:	mov	r1, #119	; 0x77
   4e854:	ldr	r3, [sp, #68]	; 0x44
   4e858:	bl	560f8 <fputs@plt+0x44d44>
   4e85c:	ldr	r4, [r4, #8]
   4e860:	mov	r9, #0
   4e864:	cmp	r4, #0
   4e868:	beq	4ef1c <fputs@plt+0x3db68>
   4e86c:	ldr	r6, [sp, #68]	; 0x44
   4e870:	ldr	r2, [r4, #44]	; 0x2c
   4e874:	mov	r0, sl
   4e878:	mov	r1, #119	; 0x77
   4e87c:	mov	r3, r6
   4e880:	bl	56a58 <fputs@plt+0x456a4>
   4e884:	ldr	r4, [r4, #20]
   4e888:	cmp	r4, #0
   4e88c:	bne	4e870 <fputs@plt+0x3d4bc>
   4e890:	b	4ef1c <fputs@plt+0x3db68>
   4e894:	mov	r9, #0
   4e898:	b	4e578 <fputs@plt+0x3d1c4>
   4e89c:	movw	r0, #8204	; 0x200c
   4e8a0:	cmp	r1, #0
   4e8a4:	movwne	r0, #12
   4e8a8:	str	r0, [sp, #44]	; 0x2c
   4e8ac:	ldr	r9, [sp, #76]	; 0x4c
   4e8b0:	ldrb	r0, [r9, #42]	; 0x2a
   4e8b4:	tst	r0, #32
   4e8b8:	bne	4e908 <fputs@plt+0x3d554>
   4e8bc:	ldr	r0, [r7, #76]	; 0x4c
   4e8c0:	add	r4, r0, #1
   4e8c4:	str	r4, [r7, #76]	; 0x4c
   4e8c8:	mov	r0, #0
   4e8cc:	str	r0, [sp, #68]	; 0x44
   4e8d0:	ldr	r0, [sp, #72]	; 0x48
   4e8d4:	mov	r1, #25
   4e8d8:	mov	r2, #0
   4e8dc:	mov	r3, r4
   4e8e0:	bl	56a58 <fputs@plt+0x456a4>
   4e8e4:	mov	r0, #1
   4e8e8:	str	r0, [sp, #48]	; 0x30
   4e8ec:	mov	r0, #0
   4e8f0:	str	r0, [sp, #60]	; 0x3c
   4e8f4:	mov	r0, #0
   4e8f8:	str	r0, [sp, #40]	; 0x28
   4e8fc:	mov	r0, #0
   4e900:	str	r0, [sp, #32]
   4e904:	b	4e96c <fputs@plt+0x3d5b8>
   4e908:	mov	r0, r9
   4e90c:	bl	439a8 <fputs@plt+0x325f4>
   4e910:	mov	r6, r0
   4e914:	ldrh	r3, [r0, #50]	; 0x32
   4e918:	ldr	r2, [r7, #72]	; 0x48
   4e91c:	ldr	r4, [r7, #76]	; 0x4c
   4e920:	sxtah	r0, r4, r3
   4e924:	add	r1, r2, #1
   4e928:	str	r1, [r7, #72]	; 0x48
   4e92c:	str	r0, [r7, #76]	; 0x4c
   4e930:	str	r3, [sp, #48]	; 0x30
   4e934:	sxth	r3, r3
   4e938:	ldr	r0, [sp, #72]	; 0x48
   4e93c:	mov	r1, #57	; 0x39
   4e940:	str	r2, [sp, #40]	; 0x28
   4e944:	bl	56a58 <fputs@plt+0x456a4>
   4e948:	str	r0, [sp, #32]
   4e94c:	mov	r0, r7
   4e950:	str	r6, [sp, #68]	; 0x44
   4e954:	mov	r1, r6
   4e958:	ldr	r6, [sp, #92]	; 0x5c
   4e95c:	bl	56568 <fputs@plt+0x451b4>
   4e960:	add	r0, r4, #1
   4e964:	str	r0, [sp, #60]	; 0x3c
   4e968:	mov	r4, #0
   4e96c:	mov	r9, #0
   4e970:	str	r9, [sp]
   4e974:	ldr	r0, [sp, #44]	; 0x2c
   4e978:	str	r0, [sp, #4]
   4e97c:	ldr	r0, [sp, #56]	; 0x38
   4e980:	str	r0, [sp, #8]
   4e984:	mov	r0, r7
   4e988:	mov	r1, r8
   4e98c:	mov	r2, r6
   4e990:	mov	r3, #0
   4e994:	bl	638a8 <fputs@plt+0x524f4>
   4e998:	cmp	r0, #0
   4e99c:	beq	4e578 <fputs@plt+0x3d1c4>
   4e9a0:	str	r4, [sp, #28]
   4e9a4:	sub	r1, fp, #88	; 0x58
   4e9a8:	str	r0, [sp, #36]	; 0x24
   4e9ac:	bl	7124c <fputs@plt+0x5fe98>
   4e9b0:	mov	r4, r0
   4e9b4:	ldrb	r0, [r5, #24]
   4e9b8:	tst	r0, #128	; 0x80
   4e9bc:	ldr	r6, [sp, #52]	; 0x34
   4e9c0:	beq	4e9d8 <fputs@plt+0x3d624>
   4e9c4:	ldr	r0, [sp, #72]	; 0x48
   4e9c8:	mov	r1, #37	; 0x25
   4e9cc:	mov	r2, r6
   4e9d0:	mov	r3, #1
   4e9d4:	bl	56a58 <fputs@plt+0x456a4>
   4e9d8:	ldr	r0, [sp, #68]	; 0x44
   4e9dc:	cmp	r0, #0
   4e9e0:	ldr	r9, [sp, #64]	; 0x40
   4e9e4:	str	r4, [sp, #56]	; 0x38
   4e9e8:	beq	4eac0 <fputs@plt+0x3d70c>
   4e9ec:	ldr	r0, [sp, #48]	; 0x30
   4e9f0:	sxth	r6, r0
   4e9f4:	cmp	r6, #1
   4e9f8:	ldr	r1, [sp, #60]	; 0x3c
   4e9fc:	mov	r3, r1
   4ea00:	blt	4eaf4 <fputs@plt+0x3d740>
   4ea04:	mov	r9, #0
   4ea08:	mov	r4, #0
   4ea0c:	ldr	r0, [sp, #68]	; 0x44
   4ea10:	ldr	r0, [r0, #4]
   4ea14:	add	r0, r0, r9
   4ea18:	ldrsh	r3, [r0]
   4ea1c:	add	r0, r1, r4
   4ea20:	str	r0, [sp]
   4ea24:	ldr	r0, [sp, #72]	; 0x48
   4ea28:	ldr	r1, [sp, #76]	; 0x4c
   4ea2c:	ldr	r2, [sp, #64]	; 0x40
   4ea30:	bl	594e8 <fputs@plt+0x48134>
   4ea34:	ldr	r1, [sp, #60]	; 0x3c
   4ea38:	add	r9, r9, #2
   4ea3c:	add	r4, r4, #1
   4ea40:	cmp	r6, r4
   4ea44:	bne	4ea0c <fputs@plt+0x3d658>
   4ea48:	mov	r3, r1
   4ea4c:	ldr	r9, [sp, #64]	; 0x40
   4ea50:	ldr	r4, [sp, #56]	; 0x38
   4ea54:	cmp	r4, #0
   4ea58:	bne	4eafc <fputs@plt+0x3d748>
   4ea5c:	ldr	r1, [sp, #68]	; 0x44
   4ea60:	cmp	r1, #0
   4ea64:	beq	4eba0 <fputs@plt+0x3d7ec>
   4ea68:	ldr	r0, [r7]
   4ea6c:	ldr	r2, [r7, #76]	; 0x4c
   4ea70:	add	r6, r2, #1
   4ea74:	str	r6, [r7, #76]	; 0x4c
   4ea78:	bl	704f4 <fputs@plt+0x5f140>
   4ea7c:	ldr	r1, [sp, #48]	; 0x30
   4ea80:	sxth	r3, r1
   4ea84:	str	r6, [sp]
   4ea88:	stmib	sp, {r0, r3}
   4ea8c:	ldr	sl, [sp, #72]	; 0x48
   4ea90:	mov	r0, sl
   4ea94:	mov	r1, #49	; 0x31
   4ea98:	ldr	r2, [sp, #60]	; 0x3c
   4ea9c:	bl	560f8 <fputs@plt+0x44d44>
   4eaa0:	mov	r0, sl
   4eaa4:	mov	r1, #110	; 0x6e
   4eaa8:	ldr	r2, [sp, #40]	; 0x28
   4eaac:	str	r6, [sp, #44]	; 0x2c
   4eab0:	mov	r3, r6
   4eab4:	bl	56a58 <fputs@plt+0x456a4>
   4eab8:	mov	r0, #0
   4eabc:	b	4ebbc <fputs@plt+0x3d808>
   4eac0:	ldr	r0, [r7, #76]	; 0x4c
   4eac4:	mov	r1, #0
   4eac8:	add	r0, r0, #1
   4eacc:	stm	sp, {r0, r1}
   4ead0:	mov	r0, r7
   4ead4:	ldr	r1, [sp, #76]	; 0x4c
   4ead8:	mvn	r2, #0
   4eadc:	mov	r3, r9
   4eae0:	bl	57930 <fputs@plt+0x4657c>
   4eae4:	mov	r3, r0
   4eae8:	ldr	r0, [r7, #76]	; 0x4c
   4eaec:	cmp	r3, r0
   4eaf0:	strgt	r3, [r7, #76]	; 0x4c
   4eaf4:	cmp	r4, #0
   4eaf8:	beq	4ea5c <fputs@plt+0x3d6a8>
   4eafc:	str	r3, [sp, #44]	; 0x2c
   4eb00:	add	r2, sl, #2
   4eb04:	mov	r9, #0
   4eb08:	mov	r0, r5
   4eb0c:	mov	r3, #0
   4eb10:	bl	209ac <fputs@plt+0xf5f8>
   4eb14:	cmp	r0, #0
   4eb18:	beq	4eb94 <fputs@plt+0x3d7e0>
   4eb1c:	mov	r4, r0
   4eb20:	add	r6, sl, #1
   4eb24:	mov	r1, #1
   4eb28:	mov	r2, r6
   4eb2c:	bl	11174 <memset@plt>
   4eb30:	str	r4, [sp, #60]	; 0x3c
   4eb34:	strb	r9, [r4, r6]
   4eb38:	ldr	r0, [fp, #-88]	; 0xffffffa8
   4eb3c:	cmp	r0, #0
   4eb40:	ldr	r9, [sp, #64]	; 0x40
   4eb44:	subge	r0, r0, r9
   4eb48:	movge	r1, #0
   4eb4c:	ldrge	r2, [sp, #60]	; 0x3c
   4eb50:	strbge	r1, [r2, r0]
   4eb54:	ldr	r0, [fp, #-84]	; 0xffffffac
   4eb58:	cmp	r0, #0
   4eb5c:	ldr	sl, [sp, #72]	; 0x48
   4eb60:	ldr	r4, [sp, #56]	; 0x38
   4eb64:	subge	r0, r0, r9
   4eb68:	movge	r1, #0
   4eb6c:	ldrge	r2, [sp, #60]	; 0x3c
   4eb70:	strbge	r1, [r2, r0]
   4eb74:	ldr	r1, [sp, #32]
   4eb78:	cmp	r1, #0
   4eb7c:	movne	r0, sl
   4eb80:	blne	56304 <fputs@plt+0x44f50>
   4eb84:	mov	r0, sl
   4eb88:	bl	57ff0 <fputs@plt+0x46c3c>
   4eb8c:	mov	r6, r0
   4eb90:	b	4ebd4 <fputs@plt+0x3d820>
   4eb94:	ldr	r0, [sp, #36]	; 0x24
   4eb98:	bl	64b40 <fputs@plt+0x5378c>
   4eb9c:	b	4e578 <fputs@plt+0x3d1c4>
   4eba0:	ldr	sl, [sp, #72]	; 0x48
   4eba4:	mov	r0, sl
   4eba8:	mov	r1, #129	; 0x81
   4ebac:	ldr	r2, [sp, #28]
   4ebb0:	str	r3, [sp, #44]	; 0x2c
   4ebb4:	bl	56a58 <fputs@plt+0x456a4>
   4ebb8:	mov	r0, #1
   4ebbc:	str	r0, [sp, #48]	; 0x30
   4ebc0:	ldr	r0, [sp, #36]	; 0x24
   4ebc4:	bl	64b40 <fputs@plt+0x5378c>
   4ebc8:	mov	r0, #0
   4ebcc:	str	r0, [sp, #60]	; 0x3c
   4ebd0:	mov	r6, #0
   4ebd4:	ldr	r0, [sp, #84]	; 0x54
   4ebd8:	cmp	r0, #0
   4ebdc:	bne	4ec70 <fputs@plt+0x3d8bc>
   4ebe0:	cmp	r4, #2
   4ebe4:	bne	4ec40 <fputs@plt+0x3d88c>
   4ebe8:	mov	r0, r7
   4ebec:	bl	5aeec <fputs@plt+0x49b38>
   4ebf0:	mov	r9, r0
   4ebf4:	sub	r0, fp, #36	; 0x24
   4ebf8:	sub	r1, fp, #32
   4ebfc:	ldr	r2, [sp, #64]	; 0x40
   4ec00:	str	r2, [sp]
   4ec04:	ldr	r2, [sp, #60]	; 0x3c
   4ec08:	str	r2, [sp, #4]
   4ec0c:	str	r1, [sp, #8]
   4ec10:	str	r0, [sp, #12]
   4ec14:	mov	r0, r7
   4ec18:	ldr	r1, [sp, #76]	; 0x4c
   4ec1c:	mov	r2, #55	; 0x37
   4ec20:	mov	r3, #8
   4ec24:	bl	71260 <fputs@plt+0x5feac>
   4ec28:	mov	r0, sl
   4ec2c:	mov	r1, r9
   4ec30:	ldr	r4, [sp, #56]	; 0x38
   4ec34:	ldr	r9, [sp, #64]	; 0x40
   4ec38:	bl	560e4 <fputs@plt+0x44d30>
   4ec3c:	b	4ec70 <fputs@plt+0x3d8bc>
   4ec40:	sub	r0, fp, #36	; 0x24
   4ec44:	sub	r1, fp, #32
   4ec48:	str	r9, [sp]
   4ec4c:	ldr	r2, [sp, #60]	; 0x3c
   4ec50:	str	r2, [sp, #4]
   4ec54:	str	r1, [sp, #8]
   4ec58:	str	r0, [sp, #12]
   4ec5c:	mov	r0, r7
   4ec60:	ldr	r1, [sp, #76]	; 0x4c
   4ec64:	mov	r2, #55	; 0x37
   4ec68:	mov	r3, #8
   4ec6c:	bl	71260 <fputs@plt+0x5feac>
   4ec70:	cmp	r4, #0
   4ec74:	str	r6, [sp, #32]
   4ec78:	beq	4ecd4 <fputs@plt+0x3d920>
   4ec7c:	ldr	r0, [sp, #76]	; 0x4c
   4ec80:	ldrb	r0, [r0, #42]	; 0x2a
   4ec84:	mov	r1, #0
   4ec88:	str	r1, [sp, #28]
   4ec8c:	tst	r0, #16
   4ec90:	bne	4ed30 <fputs@plt+0x3d97c>
   4ec94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4ec98:	sub	r0, r2, r9
   4ec9c:	ldr	r1, [sp, #60]	; 0x3c
   4eca0:	ldrb	r0, [r1, r0]
   4eca4:	cmp	r0, #0
   4eca8:	beq	4ed30 <fputs@plt+0x3d97c>
   4ecac:	ldr	r0, [sp, #48]	; 0x30
   4ecb0:	sxth	r0, r0
   4ecb4:	ldr	r1, [sp, #44]	; 0x2c
   4ecb8:	str	r1, [sp]
   4ecbc:	str	r0, [sp, #4]
   4ecc0:	mov	r0, sl
   4ecc4:	mov	r1, #68	; 0x44
   4ecc8:	mov	r3, r6
   4eccc:	bl	1aa5c <fputs@plt+0x96a8>
   4ecd0:	b	4ed30 <fputs@plt+0x3d97c>
   4ecd4:	ldr	r0, [sp, #68]	; 0x44
   4ecd8:	cmp	r0, #0
   4ecdc:	beq	4ed10 <fputs@plt+0x3d95c>
   4ece0:	mov	r0, sl
   4ece4:	mov	r1, #108	; 0x6c
   4ece8:	ldr	r6, [sp, #40]	; 0x28
   4ecec:	mov	r2, r6
   4ecf0:	bl	57fcc <fputs@plt+0x46c18>
   4ecf4:	str	r0, [sp, #28]
   4ecf8:	mov	r0, sl
   4ecfc:	mov	r1, #101	; 0x65
   4ed00:	mov	r2, r6
   4ed04:	ldr	r3, [sp, #44]	; 0x2c
   4ed08:	bl	56a58 <fputs@plt+0x456a4>
   4ed0c:	b	4ed30 <fputs@plt+0x3d97c>
   4ed10:	ldr	r0, [sp, #44]	; 0x2c
   4ed14:	str	r0, [sp]
   4ed18:	mov	r0, sl
   4ed1c:	mov	r1, #130	; 0x82
   4ed20:	ldr	r2, [sp, #28]
   4ed24:	mov	r3, #0
   4ed28:	bl	4644c <fputs@plt+0x35098>
   4ed2c:	str	r0, [sp, #28]
   4ed30:	ldr	r6, [sp, #52]	; 0x34
   4ed34:	ldr	r9, [sp, #76]	; 0x4c
   4ed38:	ldrb	r0, [r9, #42]	; 0x2a
   4ed3c:	tst	r0, #16
   4ed40:	bne	4edf8 <fputs@plt+0x3da44>
   4ed44:	mov	lr, r9
   4ed48:	ldrb	ip, [r7, #18]
   4ed4c:	mvn	r0, #0
   4ed50:	ldr	r1, [sp, #88]	; 0x58
   4ed54:	cmp	r1, #0
   4ed58:	bne	4ed6c <fputs@plt+0x3d9b8>
   4ed5c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4ed60:	ldr	r0, [fp, #-84]	; 0xffffffac
   4ed64:	cmp	r0, r2
   4ed68:	mvneq	r0, #0
   4ed6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   4ed70:	ldr	sl, [fp, #-36]	; 0xffffffdc
   4ed74:	ldr	r4, [sp, #56]	; 0x38
   4ed78:	uxtb	r9, r4
   4ed7c:	clz	r1, ip
   4ed80:	lsr	r1, r1, #5
   4ed84:	ldr	r2, [sp, #48]	; 0x30
   4ed88:	sxth	r2, r2
   4ed8c:	str	sl, [sp]
   4ed90:	ldr	r6, [sp, #44]	; 0x2c
   4ed94:	str	r6, [sp, #4]
   4ed98:	str	r2, [sp, #8]
   4ed9c:	str	r1, [sp, #12]
   4eda0:	mov	r1, #10
   4eda4:	str	r1, [sp, #16]
   4eda8:	str	r9, [sp, #20]
   4edac:	str	r0, [sp, #24]
   4edb0:	mov	r0, r7
   4edb4:	mov	r1, lr
   4edb8:	ldr	r2, [sp, #80]	; 0x50
   4edbc:	bl	714b0 <fputs@plt+0x600fc>
   4edc0:	ldr	sl, [sp, #72]	; 0x48
   4edc4:	ldr	r6, [sp, #52]	; 0x34
   4edc8:	cmp	r4, #0
   4edcc:	bne	4ee74 <fputs@plt+0x3dac0>
   4edd0:	ldr	r0, [sp, #68]	; 0x44
   4edd4:	cmp	r0, #0
   4edd8:	beq	4ee8c <fputs@plt+0x3dad8>
   4eddc:	ldr	r4, [sp, #28]
   4ede0:	add	r3, r4, #1
   4ede4:	mov	r0, sl
   4ede8:	mov	r1, #7
   4edec:	ldr	r2, [sp, #40]	; 0x28
   4edf0:	bl	56a58 <fputs@plt+0x456a4>
   4edf4:	b	4ee9c <fputs@plt+0x3dae8>
   4edf8:	mov	r0, r5
   4edfc:	mov	r1, r9
   4ee00:	bl	45b98 <fputs@plt+0x347e4>
   4ee04:	mov	r1, r9
   4ee08:	mov	sl, r0
   4ee0c:	mov	r0, r7
   4ee10:	bl	71428 <fputs@plt+0x60074>
   4ee14:	mvn	r0, #9
   4ee18:	ldr	r1, [sp, #44]	; 0x2c
   4ee1c:	stm	sp, {r1, sl}
   4ee20:	ldr	sl, [sp, #72]	; 0x48
   4ee24:	str	r0, [sp, #8]
   4ee28:	mov	r0, sl
   4ee2c:	mov	r1, #12
   4ee30:	mov	r2, #0
   4ee34:	mov	r3, #1
   4ee38:	bl	560f8 <fputs@plt+0x44d44>
   4ee3c:	mov	r0, sl
   4ee40:	mov	r1, #2
   4ee44:	bl	1aaa0 <fputs@plt+0x96ec>
   4ee48:	mov	r0, r7
   4ee4c:	bl	59434 <fputs@plt+0x48080>
   4ee50:	ldr	r4, [sp, #56]	; 0x38
   4ee54:	cmp	r4, #1
   4ee58:	bne	4ee6c <fputs@plt+0x3dab8>
   4ee5c:	ldr	r0, [r7, #416]	; 0x1a0
   4ee60:	cmp	r0, #0
   4ee64:	moveq	r0, #0
   4ee68:	strbeq	r0, [r7, #20]
   4ee6c:	cmp	r4, #0
   4ee70:	beq	4edd0 <fputs@plt+0x3da1c>
   4ee74:	mov	r0, sl
   4ee78:	ldr	r1, [sp, #32]
   4ee7c:	bl	58114 <fputs@plt+0x46d60>
   4ee80:	ldr	r0, [sp, #36]	; 0x24
   4ee84:	bl	64b40 <fputs@plt+0x5378c>
   4ee88:	b	4eea8 <fputs@plt+0x3daf4>
   4ee8c:	mov	r0, sl
   4ee90:	ldr	r4, [sp, #28]
   4ee94:	mov	r1, r4
   4ee98:	bl	562d8 <fputs@plt+0x44f24>
   4ee9c:	mov	r0, sl
   4eea0:	mov	r1, r4
   4eea4:	bl	560e4 <fputs@plt+0x44d30>
   4eea8:	ldr	r0, [sp, #84]	; 0x54
   4eeac:	cmp	r0, #0
   4eeb0:	bne	4ef24 <fputs@plt+0x3db70>
   4eeb4:	ldr	r0, [sp, #76]	; 0x4c
   4eeb8:	ldrb	r0, [r0, #42]	; 0x2a
   4eebc:	tst	r0, #16
   4eec0:	bne	4ef24 <fputs@plt+0x3db70>
   4eec4:	ldr	r0, [sp, #68]	; 0x44
   4eec8:	cmp	r0, #0
   4eecc:	bne	4eee0 <fputs@plt+0x3db2c>
   4eed0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4eed4:	mov	r0, sl
   4eed8:	mov	r1, #61	; 0x3d
   4eedc:	bl	57fcc <fputs@plt+0x46c18>
   4eee0:	ldr	r0, [sp, #76]	; 0x4c
   4eee4:	ldr	r4, [r0, #8]
   4eee8:	cmp	r4, #0
   4eeec:	beq	4ef18 <fputs@plt+0x3db64>
   4eef0:	mov	r9, #0
   4eef4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   4eef8:	add	r2, r9, r0
   4eefc:	mov	r0, sl
   4ef00:	mov	r1, #61	; 0x3d
   4ef04:	bl	57fcc <fputs@plt+0x46c18>
   4ef08:	add	r9, r9, #1
   4ef0c:	ldr	r4, [r4, #20]
   4ef10:	cmp	r4, #0
   4ef14:	bne	4eef4 <fputs@plt+0x3db40>
   4ef18:	ldr	r9, [sp, #60]	; 0x3c
   4ef1c:	ldr	r6, [sp, #52]	; 0x34
   4ef20:	b	4ef28 <fputs@plt+0x3db74>
   4ef24:	ldr	r9, [sp, #60]	; 0x3c
   4ef28:	ldrb	r0, [r7, #18]
   4ef2c:	cmp	r0, #0
   4ef30:	bne	4ef48 <fputs@plt+0x3db94>
   4ef34:	ldr	r0, [r7, #420]	; 0x1a4
   4ef38:	cmp	r0, #0
   4ef3c:	bne	4ef48 <fputs@plt+0x3db94>
   4ef40:	mov	r0, r7
   4ef44:	bl	717f4 <fputs@plt+0x60440>
   4ef48:	ldrb	r0, [r5, #24]
   4ef4c:	tst	r0, #128	; 0x80
   4ef50:	beq	4e578 <fputs@plt+0x3d1c4>
   4ef54:	ldrb	r0, [r7, #18]
   4ef58:	cmp	r0, #0
   4ef5c:	bne	4e578 <fputs@plt+0x3d1c4>
   4ef60:	ldr	r0, [r7, #420]	; 0x1a4
   4ef64:	cmp	r0, #0
   4ef68:	bne	4e578 <fputs@plt+0x3d1c4>
   4ef6c:	mov	r0, sl
   4ef70:	mov	r1, #33	; 0x21
   4ef74:	mov	r2, r6
   4ef78:	mov	r3, #1
   4ef7c:	bl	56a58 <fputs@plt+0x456a4>
   4ef80:	mov	r0, sl
   4ef84:	mov	r1, #1
   4ef88:	bl	47354 <fputs@plt+0x35fa0>
   4ef8c:	mov	r0, #0
   4ef90:	str	r0, [sp]
   4ef94:	movw	r3, #28004	; 0x6d64
   4ef98:	movt	r3, #8
   4ef9c:	mov	r0, sl
   4efa0:	mov	r1, #0
   4efa4:	mov	r2, #0
   4efa8:	bl	473dc <fputs@plt+0x36028>
   4efac:	b	4e578 <fputs@plt+0x3d1c4>
   4efb0:	cmp	r1, #0
   4efb4:	bxeq	lr
   4efb8:	ldr	r1, [r1]
   4efbc:	ldr	r3, [r0]
   4efc0:	ldr	r3, [r3, #100]	; 0x64
   4efc4:	cmp	r1, r3
   4efc8:	ble	4efd8 <fputs@plt+0x3dc24>
   4efcc:	movw	r1, #28143	; 0x6def
   4efd0:	movt	r1, #8
   4efd4:	b	1a8e8 <fputs@plt+0x9534>
   4efd8:	bx	lr
   4efdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4efe0:	add	fp, sp, #28
   4efe4:	sub	sp, sp, #244	; 0xf4
   4efe8:	mov	r7, r3
   4efec:	mov	r4, r2
   4eff0:	mov	r8, r1
   4eff4:	mov	r6, r0
   4eff8:	mov	r9, #0
   4effc:	str	r9, [fp, #-36]	; 0xffffffdc
   4f000:	str	r9, [fp, #-40]	; 0xffffffd8
   4f004:	ldr	r1, [r0]
   4f008:	ldr	r0, [r0, #68]	; 0x44
   4f00c:	cmp	r0, #0
   4f010:	str	r1, [fp, #-92]	; 0xffffffa4
   4f014:	bne	4f024 <fputs@plt+0x3dc70>
   4f018:	ldrb	r0, [r1, #69]	; 0x45
   4f01c:	cmp	r0, #0
   4f020:	beq	4f06c <fputs@plt+0x3dcb8>
   4f024:	mov	sl, r4
   4f028:	sub	r0, fp, #40	; 0x28
   4f02c:	bl	71804 <fputs@plt+0x60450>
   4f030:	ldr	r4, [fp, #-92]	; 0xffffffa4
   4f034:	mov	r0, r4
   4f038:	mov	r1, r9
   4f03c:	bl	13cb4 <fputs@plt+0x2900>
   4f040:	mov	r0, r4
   4f044:	mov	r1, r8
   4f048:	bl	4414c <fputs@plt+0x32d98>
   4f04c:	mov	r0, r4
   4f050:	mov	r1, sl
   4f054:	bl	4400c <fputs@plt+0x32c58>
   4f058:	mov	r0, r4
   4f05c:	mov	r1, r7
   4f060:	bl	43f70 <fputs@plt+0x32bbc>
   4f064:	sub	sp, fp, #28
   4f068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f06c:	mov	r0, r6
   4f070:	mov	r1, r8
   4f074:	bl	61210 <fputs@plt+0x4fe5c>
   4f078:	cmp	r0, #0
   4f07c:	beq	4f024 <fputs@plt+0x3dc70>
   4f080:	mov	r5, r0
   4f084:	str	r7, [fp, #-96]	; 0xffffffa0
   4f088:	ldr	r1, [r0, #64]	; 0x40
   4f08c:	ldr	r0, [r6]
   4f090:	bl	1aa0c <fputs@plt+0x9658>
   4f094:	str	r0, [fp, #-100]	; 0xffffff9c
   4f098:	sub	r0, fp, #76	; 0x4c
   4f09c:	str	r0, [sp]
   4f0a0:	mov	r0, r6
   4f0a4:	mov	r1, r5
   4f0a8:	mov	r2, #110	; 0x6e
   4f0ac:	mov	sl, r4
   4f0b0:	mov	r3, r4
   4f0b4:	bl	70f14 <fputs@plt+0x5fb60>
   4f0b8:	mov	r4, r0
   4f0bc:	ldr	r7, [r5, #12]
   4f0c0:	mov	r0, r6
   4f0c4:	mov	r1, r5
   4f0c8:	bl	5fee8 <fputs@plt+0x4eb34>
   4f0cc:	cmp	r0, #0
   4f0d0:	beq	4f0dc <fputs@plt+0x3dd28>
   4f0d4:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f0d8:	b	4f028 <fputs@plt+0x3dc74>
   4f0dc:	str	r7, [fp, #-132]	; 0xffffff7c
   4f0e0:	str	r4, [sp, #136]	; 0x88
   4f0e4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   4f0e8:	mov	r0, r6
   4f0ec:	mov	r1, r5
   4f0f0:	bl	71088 <fputs@plt+0x5fcd4>
   4f0f4:	cmp	r0, #0
   4f0f8:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f0fc:	bne	4f028 <fputs@plt+0x3dc74>
   4f100:	ldr	r9, [r6, #72]	; 0x48
   4f104:	add	r0, r9, #1
   4f108:	str	r0, [sp, #120]	; 0x78
   4f10c:	str	r0, [r6, #72]	; 0x48
   4f110:	str	r9, [r8, #52]	; 0x34
   4f114:	ldrb	r0, [r5, #42]	; 0x2a
   4f118:	mov	r3, #0
   4f11c:	tst	r0, #32
   4f120:	mov	r4, #0
   4f124:	beq	4f138 <fputs@plt+0x3dd84>
   4f128:	mov	r0, r5
   4f12c:	bl	439a8 <fputs@plt+0x325f4>
   4f130:	mov	r3, #0
   4f134:	mov	r4, r0
   4f138:	str	r5, [fp, #-104]	; 0xffffff98
   4f13c:	ldr	r0, [r5, #8]
   4f140:	cmp	r0, #0
   4f144:	mov	r2, r9
   4f148:	beq	4f18c <fputs@plt+0x3ddd8>
   4f14c:	mov	r3, #0
   4f150:	mov	r2, r9
   4f154:	cmp	r4, #0
   4f158:	beq	4f170 <fputs@plt+0x3ddbc>
   4f15c:	ldrb	r1, [r0, #55]	; 0x37
   4f160:	and	r1, r1, #3
   4f164:	cmp	r1, #2
   4f168:	ldreq	r2, [r6, #72]	; 0x48
   4f16c:	streq	r2, [r8, #52]	; 0x34
   4f170:	ldr	r1, [r6, #72]	; 0x48
   4f174:	add	r1, r1, #1
   4f178:	str	r1, [r6, #72]	; 0x48
   4f17c:	add	r3, r3, #1
   4f180:	ldr	r0, [r0, #20]
   4f184:	cmp	r0, #0
   4f188:	bne	4f154 <fputs@plt+0x3dda0>
   4f18c:	str	r2, [sp, #124]	; 0x7c
   4f190:	str	r9, [sp, #116]	; 0x74
   4f194:	ldr	r0, [fp, #-104]	; 0xffffff98
   4f198:	ldrsh	r0, [r0, #34]	; 0x22
   4f19c:	add	r0, r3, r0
   4f1a0:	add	r0, r3, r0, lsl #2
   4f1a4:	add	r2, r0, #2
   4f1a8:	mov	r9, #0
   4f1ac:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4f1b0:	mov	r5, r3
   4f1b4:	mov	r3, #0
   4f1b8:	bl	209ac <fputs@plt+0xf5f8>
   4f1bc:	cmp	r0, #0
   4f1c0:	beq	4f028 <fputs@plt+0x3dc74>
   4f1c4:	mov	r1, r0
   4f1c8:	ldr	r9, [fp, #-104]	; 0xffffff98
   4f1cc:	ldrsh	r0, [r9, #34]	; 0x22
   4f1d0:	str	r0, [sp, #96]	; 0x60
   4f1d4:	add	r0, r1, r0, lsl #2
   4f1d8:	str	r0, [sp, #108]	; 0x6c
   4f1dc:	add	r7, r0, r5, lsl #2
   4f1e0:	str	r5, [sp, #100]	; 0x64
   4f1e4:	add	r5, r5, #1
   4f1e8:	mov	r0, r7
   4f1ec:	str	r1, [fp, #-116]	; 0xffffff8c
   4f1f0:	mov	r1, #1
   4f1f4:	mov	r2, r5
   4f1f8:	bl	11174 <memset@plt>
   4f1fc:	mov	r0, r7
   4f200:	str	r7, [sp, #112]	; 0x70
   4f204:	mov	r7, #0
   4f208:	str	r5, [sp, #92]	; 0x5c
   4f20c:	strb	r7, [r0, r5]
   4f210:	ldrsh	r0, [r9, #34]	; 0x22
   4f214:	cmp	r0, #1
   4f218:	ldr	r3, [fp, #-116]	; 0xffffff8c
   4f21c:	blt	4f244 <fputs@plt+0x3de90>
   4f220:	ldr	r0, [fp, #-104]	; 0xffffff98
   4f224:	ldrsh	r0, [r0, #34]	; 0x22
   4f228:	cmp	r0, #1
   4f22c:	mov	r1, #1
   4f230:	movgt	r1, r0
   4f234:	lsl	r2, r1, #2
   4f238:	mov	r0, r3
   4f23c:	mov	r1, #255	; 0xff
   4f240:	bl	11174 <memset@plt>
   4f244:	str	r4, [fp, #-124]	; 0xffffff84
   4f248:	sub	r0, fp, #72	; 0x48
   4f24c:	vmov.i32	q8, #0	; 0x00000000
   4f250:	add	r0, r0, #8
   4f254:	vst1.64	{d16-d17}, [r0]
   4f258:	str	r7, [fp, #-44]	; 0xffffffd4
   4f25c:	str	r7, [fp, #-48]	; 0xffffffd0
   4f260:	str	r6, [fp, #-72]	; 0xffffffb8
   4f264:	str	r8, [fp, #-68]	; 0xffffffbc
   4f268:	ldr	r0, [sl]
   4f26c:	cmp	r0, #1
   4f270:	str	sl, [fp, #-112]	; 0xffffff90
   4f274:	str	r8, [fp, #-120]	; 0xffffff88
   4f278:	str	r6, [fp, #-108]	; 0xffffff94
   4f27c:	blt	4f414 <fputs@plt+0x3e060>
   4f280:	mov	r9, #0
   4f284:	mov	r0, #0
   4f288:	str	r0, [sp, #128]	; 0x80
   4f28c:	mov	r0, #0
   4f290:	str	r0, [fp, #-128]	; 0xffffff80
   4f294:	mov	r7, #0
   4f298:	ldr	r4, [fp, #-104]	; 0xffffff98
   4f29c:	ldr	r0, [sl, #4]
   4f2a0:	add	r6, r9, r9, lsl #2
   4f2a4:	ldr	r1, [r0, r6, lsl #2]
   4f2a8:	sub	r0, fp, #72	; 0x48
   4f2ac:	bl	5cc74 <fputs@plt+0x4b8c0>
   4f2b0:	cmp	r0, #0
   4f2b4:	bne	4f5d8 <fputs@plt+0x3e224>
   4f2b8:	ldrsh	r0, [r4, #34]	; 0x22
   4f2bc:	cmp	r0, #1
   4f2c0:	blt	4f308 <fputs@plt+0x3df54>
   4f2c4:	mov	sl, r7
   4f2c8:	ldr	r0, [fp, #-112]	; 0xffffff90
   4f2cc:	ldr	r0, [r0, #4]
   4f2d0:	str	r0, [sp, #132]	; 0x84
   4f2d4:	add	r0, r0, r6, lsl #2
   4f2d8:	ldr	r5, [r0, #4]
   4f2dc:	ldr	r7, [r4, #4]
   4f2e0:	mov	r8, #0
   4f2e4:	ldr	r0, [r7, r8, lsl #4]
   4f2e8:	mov	r1, r5
   4f2ec:	bl	15b10 <fputs@plt+0x475c>
   4f2f0:	cmp	r0, #0
   4f2f4:	beq	4f354 <fputs@plt+0x3dfa0>
   4f2f8:	ldrsh	r0, [r4, #34]	; 0x22
   4f2fc:	add	r8, r8, #1
   4f300:	cmp	r8, r0
   4f304:	blt	4f2e4 <fputs@plt+0x3df30>
   4f308:	ldr	r0, [fp, #-124]	; 0xffffff84
   4f30c:	cmp	r0, #0
   4f310:	ldr	r7, [fp, #-112]	; 0xffffff90
   4f314:	bne	4f5e4 <fputs@plt+0x3e230>
   4f318:	ldr	r5, [r7, #4]
   4f31c:	add	r0, r5, r6, lsl #2
   4f320:	ldr	r0, [r0, #4]
   4f324:	bl	1f768 <fputs@plt+0xe3b4>
   4f328:	cmp	r0, #0
   4f32c:	beq	4f5e4 <fputs@plt+0x3e230>
   4f330:	mov	sl, r7
   4f334:	ldr	r7, [r5, r6, lsl #2]
   4f338:	mov	r0, #1
   4f33c:	str	r0, [fp, #-128]	; 0xffffff80
   4f340:	mvn	r8, #0
   4f344:	movw	r3, #24464	; 0x5f90
   4f348:	movt	r3, #8
   4f34c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   4f350:	b	4f3b4 <fputs@plt+0x3e000>
   4f354:	ldrsh	r0, [r4, #32]
   4f358:	cmp	r0, r8
   4f35c:	bne	4f374 <fputs@plt+0x3dfc0>
   4f360:	ldr	r0, [sp, #132]	; 0x84
   4f364:	ldr	r7, [r0, r6, lsl #2]
   4f368:	mov	r0, #1
   4f36c:	str	r0, [fp, #-128]	; 0xffffff80
   4f370:	b	4f39c <fputs@plt+0x3dfe8>
   4f374:	ldr	r0, [fp, #-124]	; 0xffffff84
   4f378:	cmp	r0, #0
   4f37c:	beq	4f398 <fputs@plt+0x3dfe4>
   4f380:	add	r0, r7, r8, lsl #4
   4f384:	ldrb	r0, [r0, #15]
   4f388:	tst	r0, #1
   4f38c:	ldr	r0, [sp, #128]	; 0x80
   4f390:	movne	r0, #1
   4f394:	str	r0, [sp, #128]	; 0x80
   4f398:	mov	r7, sl
   4f39c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   4f3a0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4f3a4:	str	r9, [r0, r8, lsl #2]
   4f3a8:	ldr	r0, [r4, #4]
   4f3ac:	ldr	r3, [r0, r8, lsl #4]
   4f3b0:	ldr	sl, [fp, #-112]	; 0xffffff90
   4f3b4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4f3b8:	ldr	r0, [r0, #16]
   4f3bc:	ldr	r0, [r0, r1, lsl #4]
   4f3c0:	ldr	r2, [r4]
   4f3c4:	str	r0, [sp]
   4f3c8:	ldr	r0, [fp, #-108]	; 0xffffff94
   4f3cc:	mov	r1, #23
   4f3d0:	bl	5bb94 <fputs@plt+0x4a7e0>
   4f3d4:	cmp	r0, #2
   4f3d8:	beq	4f3ec <fputs@plt+0x3e038>
   4f3dc:	cmp	r0, #1
   4f3e0:	ldr	r8, [fp, #-120]	; 0xffffff88
   4f3e4:	bne	4f3fc <fputs@plt+0x3e048>
   4f3e8:	b	4f5d8 <fputs@plt+0x3e224>
   4f3ec:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4f3f0:	mvn	r1, #0
   4f3f4:	str	r1, [r0, r8, lsl #2]
   4f3f8:	ldr	r8, [fp, #-120]	; 0xffffff88
   4f3fc:	ldr	r0, [sl]
   4f400:	add	r9, r9, #1
   4f404:	cmp	r9, r0
   4f408:	ldr	r6, [fp, #-108]	; 0xffffff94
   4f40c:	blt	4f29c <fputs@plt+0x3dee8>
   4f410:	b	4f424 <fputs@plt+0x3e070>
   4f414:	mov	r0, #0
   4f418:	str	r0, [fp, #-128]	; 0xffffff80
   4f41c:	mov	r0, #0
   4f420:	str	r0, [sp, #128]	; 0x80
   4f424:	str	r7, [sp, #80]	; 0x50
   4f428:	ldr	r5, [fp, #-104]	; 0xffffff98
   4f42c:	ldrb	r0, [r5, #42]	; 0x2a
   4f430:	lsl	r0, r0, #3
   4f434:	sxtb	r0, r0
   4f438:	asr	r0, r0, #7
   4f43c:	str	r0, [r8, #64]	; 0x40
   4f440:	str	r0, [r8, #68]	; 0x44
   4f444:	ldr	r0, [fp, #-128]	; 0xffffff80
   4f448:	ldr	r1, [sp, #128]	; 0x80
   4f44c:	add	sl, r1, r0
   4f450:	uxtb	r3, sl
   4f454:	mov	r0, r6
   4f458:	mov	r1, r5
   4f45c:	ldr	r9, [fp, #-116]	; 0xffffff8c
   4f460:	mov	r2, r9
   4f464:	str	r3, [sp, #88]	; 0x58
   4f468:	bl	70fac <fputs@plt+0x5fbf8>
   4f46c:	str	r0, [sp, #104]	; 0x68
   4f470:	ldr	r0, [r5, #8]
   4f474:	cmp	r0, #0
   4f478:	ldr	r4, [fp, #-124]	; 0xffffff84
   4f47c:	ldr	ip, [sp, #108]	; 0x6c
   4f480:	ldr	lr, [sp, #112]	; 0x70
   4f484:	beq	4f530 <fputs@plt+0x3e17c>
   4f488:	ldr	r1, [sp, #88]	; 0x58
   4f48c:	ldr	r2, [sp, #104]	; 0x68
   4f490:	orrs	r1, r1, r2
   4f494:	movwne	r1, #1
   4f498:	mov	r2, #0
   4f49c:	cmp	r1, #0
   4f4a0:	bne	4f4fc <fputs@plt+0x3e148>
   4f4a4:	cmp	r0, r4
   4f4a8:	beq	4f4fc <fputs@plt+0x3e148>
   4f4ac:	ldr	r3, [r0, #36]	; 0x24
   4f4b0:	cmp	r3, #0
   4f4b4:	bne	4f4fc <fputs@plt+0x3e148>
   4f4b8:	ldrh	r3, [r0, #50]	; 0x32
   4f4bc:	cmp	r3, #0
   4f4c0:	beq	4f510 <fputs@plt+0x3e15c>
   4f4c4:	ldr	r3, [r0, #4]
   4f4c8:	mov	r7, #0
   4f4cc:	ldrsh	r5, [r3]
   4f4d0:	cmp	r5, #0
   4f4d4:	blt	4f4fc <fputs@plt+0x3e148>
   4f4d8:	ldr	r5, [r9, r5, lsl #2]
   4f4dc:	cmp	r5, #0
   4f4e0:	bge	4f4fc <fputs@plt+0x3e148>
   4f4e4:	add	r7, r7, #1
   4f4e8:	add	r3, r3, #2
   4f4ec:	ldrh	r5, [r0, #50]	; 0x32
   4f4f0:	cmp	r7, r5
   4f4f4:	bcc	4f4cc <fputs@plt+0x3e118>
   4f4f8:	b	4f510 <fputs@plt+0x3e15c>
   4f4fc:	ldr	r3, [r6, #76]	; 0x4c
   4f500:	add	r3, r3, #1
   4f504:	str	r3, [r6, #76]	; 0x4c
   4f508:	cmp	r3, #0
   4f50c:	bne	4f51c <fputs@plt+0x3e168>
   4f510:	add	r7, lr, r2
   4f514:	mov	r3, #0
   4f518:	strb	r3, [r7, #1]
   4f51c:	str	r3, [ip, r2, lsl #2]
   4f520:	add	r2, r2, #1
   4f524:	ldr	r0, [r0, #20]
   4f528:	cmp	r0, #0
   4f52c:	bne	4f49c <fputs@plt+0x3e0e8>
   4f530:	mov	r0, r6
   4f534:	bl	56018 <fputs@plt+0x44c64>
   4f538:	cmp	r0, #0
   4f53c:	beq	4f91c <fputs@plt+0x3e568>
   4f540:	mov	r5, r0
   4f544:	str	sl, [sp, #76]	; 0x4c
   4f548:	ldrb	r0, [r6, #18]
   4f54c:	cmp	r0, #0
   4f550:	ldr	sl, [fp, #-112]	; 0xffffff90
   4f554:	bne	4f560 <fputs@plt+0x3e1ac>
   4f558:	mov	r0, r5
   4f55c:	bl	71144 <fputs@plt+0x5fd90>
   4f560:	mov	r0, r6
   4f564:	mov	r1, #1
   4f568:	ldr	r2, [fp, #-100]	; 0xffffff9c
   4f56c:	bl	5be0c <fputs@plt+0x4aa58>
   4f570:	ldr	r0, [fp, #-104]	; 0xffffff98
   4f574:	ldrb	r0, [r0, #42]	; 0x2a
   4f578:	mov	r4, #0
   4f57c:	tst	r0, #16
   4f580:	mov	r2, #0
   4f584:	mov	r0, #0
   4f588:	str	r0, [sp, #84]	; 0x54
   4f58c:	mov	r0, #0
   4f590:	str	r0, [fp, #-100]	; 0xffffff9c
   4f594:	mov	r3, #0
   4f598:	bne	4f684 <fputs@plt+0x3e2d0>
   4f59c:	ldr	r0, [r6, #76]	; 0x4c
   4f5a0:	add	r4, r0, #2
   4f5a4:	str	r4, [r6, #76]	; 0x4c
   4f5a8:	ldr	r2, [sp, #136]	; 0x88
   4f5ac:	cmp	r2, #0
   4f5b0:	ldreq	r1, [sp, #128]	; 0x80
   4f5b4:	tsteq	r1, #255	; 0xff
   4f5b8:	beq	4f620 <fputs@plt+0x3e26c>
   4f5bc:	ldr	r1, [fp, #-104]	; 0xffffff98
   4f5c0:	ldrsh	r1, [r1, #34]	; 0x22
   4f5c4:	add	r1, r4, r1
   4f5c8:	str	r1, [r6, #76]	; 0x4c
   4f5cc:	add	r1, r0, #3
   4f5d0:	str	r1, [fp, #-100]	; 0xffffff9c
   4f5d4:	b	4f634 <fputs@plt+0x3e280>
   4f5d8:	ldr	r9, [fp, #-116]	; 0xffffff8c
   4f5dc:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f5e0:	b	4f028 <fputs@plt+0x3dc74>
   4f5e4:	mov	sl, r7
   4f5e8:	ldr	r0, [r7, #4]
   4f5ec:	add	r0, r0, r6, lsl #2
   4f5f0:	ldr	r2, [r0, #4]
   4f5f4:	movw	r1, #28166	; 0x6e06
   4f5f8:	movt	r1, #8
   4f5fc:	ldr	r4, [fp, #-108]	; 0xffffff94
   4f600:	mov	r0, r4
   4f604:	bl	1a8e8 <fputs@plt+0x9534>
   4f608:	mov	r0, #1
   4f60c:	strb	r0, [r4, #17]
   4f610:	ldr	r9, [fp, #-116]	; 0xffffff8c
   4f614:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f618:	ldr	r8, [fp, #-120]	; 0xffffff88
   4f61c:	b	4f028 <fputs@plt+0x3dc74>
   4f620:	mov	r1, #0
   4f624:	str	r1, [fp, #-100]	; 0xffffff9c
   4f628:	ldr	r1, [sp, #104]	; 0x68
   4f62c:	cmp	r1, #0
   4f630:	bne	4f5bc <fputs@plt+0x3e208>
   4f634:	cmp	r2, #0
   4f638:	ldreq	r1, [sp, #76]	; 0x4c
   4f63c:	tsteq	r1, #255	; 0xff
   4f640:	beq	4f654 <fputs@plt+0x3e2a0>
   4f644:	ldr	r1, [r6, #76]	; 0x4c
   4f648:	add	r2, r1, #1
   4f64c:	str	r2, [r6, #76]	; 0x4c
   4f650:	b	4f664 <fputs@plt+0x3e2b0>
   4f654:	ldr	r1, [sp, #104]	; 0x68
   4f658:	cmp	r1, #0
   4f65c:	mov	r2, r4
   4f660:	bne	4f644 <fputs@plt+0x3e290>
   4f664:	add	r3, r0, #1
   4f668:	ldr	r0, [fp, #-104]	; 0xffffff98
   4f66c:	ldrsh	r0, [r0, #34]	; 0x22
   4f670:	ldr	r1, [r6, #76]	; 0x4c
   4f674:	add	r0, r1, r0
   4f678:	str	r0, [r6, #76]	; 0x4c
   4f67c:	add	r0, r1, #1
   4f680:	str	r0, [sp, #84]	; 0x54
   4f684:	str	r3, [sp, #68]	; 0x44
   4f688:	str	r2, [sp, #72]	; 0x48
   4f68c:	str	r5, [sp, #132]	; 0x84
   4f690:	ldr	r0, [fp, #-132]	; 0xffffff7c
   4f694:	cmp	r0, #0
   4f698:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f69c:	beq	4f6c8 <fputs@plt+0x3e314>
   4f6a0:	ldr	r5, [fp, #-104]	; 0xffffff98
   4f6a4:	ldr	r2, [r5]
   4f6a8:	sub	r1, fp, #40	; 0x28
   4f6ac:	mov	r0, r6
   4f6b0:	bl	71130 <fputs@plt+0x5fd7c>
   4f6b4:	mov	r0, r6
   4f6b8:	mov	r1, r5
   4f6bc:	mov	r2, r7
   4f6c0:	ldr	r3, [sp, #124]	; 0x7c
   4f6c4:	bl	71154 <fputs@plt+0x5fda0>
   4f6c8:	sub	r0, fp, #72	; 0x48
   4f6cc:	mov	r1, r7
   4f6d0:	bl	5cc74 <fputs@plt+0x4b8c0>
   4f6d4:	cmp	r0, #0
   4f6d8:	bne	4f0d4 <fputs@plt+0x3dd20>
   4f6dc:	ldr	r1, [fp, #8]
   4f6e0:	ldr	r2, [fp, #-104]	; 0xffffff98
   4f6e4:	ldrb	r0, [r2, #42]	; 0x2a
   4f6e8:	tst	r0, #16
   4f6ec:	bne	4f7c4 <fputs@plt+0x3e410>
   4f6f0:	tst	r0, #32
   4f6f4:	bne	4f7ec <fputs@plt+0x3e438>
   4f6f8:	str	r4, [sp]
   4f6fc:	mov	r5, #0
   4f700:	ldr	r7, [sp, #132]	; 0x84
   4f704:	mov	r0, r7
   4f708:	mov	r1, #25
   4f70c:	mov	r2, #0
   4f710:	ldr	r3, [sp, #68]	; 0x44
   4f714:	bl	4644c <fputs@plt+0x35098>
   4f718:	mov	r0, #4
   4f71c:	str	r5, [sp]
   4f720:	str	r0, [sp, #4]
   4f724:	ldr	r0, [sp, #120]	; 0x78
   4f728:	str	r0, [sp, #8]
   4f72c:	mov	r0, r6
   4f730:	mov	r1, r8
   4f734:	ldr	r2, [fp, #-96]	; 0xffffffa0
   4f738:	mov	r3, #0
   4f73c:	bl	638a8 <fputs@plt+0x524f4>
   4f740:	cmp	r0, #0
   4f744:	beq	4f0d4 <fputs@plt+0x3dd20>
   4f748:	mov	r5, r0
   4f74c:	sub	r1, fp, #84	; 0x54
   4f750:	bl	7124c <fputs@plt+0x5fe98>
   4f754:	mov	r9, r0
   4f758:	mov	r0, r7
   4f75c:	mov	r1, #103	; 0x67
   4f760:	ldr	r2, [sp, #124]	; 0x7c
   4f764:	str	r4, [sp, #64]	; 0x40
   4f768:	mov	r3, r4
   4f76c:	bl	56a58 <fputs@plt+0x456a4>
   4f770:	cmp	r9, #0
   4f774:	mov	r8, sl
   4f778:	bne	4f790 <fputs@plt+0x3e3dc>
   4f77c:	ldr	r0, [sp, #132]	; 0x84
   4f780:	mov	r1, #129	; 0x81
   4f784:	ldr	r2, [sp, #68]	; 0x44
   4f788:	ldr	r3, [sp, #64]	; 0x40
   4f78c:	bl	56a58 <fputs@plt+0x456a4>
   4f790:	mov	r0, r5
   4f794:	bl	64b40 <fputs@plt+0x5378c>
   4f798:	mov	r0, #0
   4f79c:	str	r0, [sp, #44]	; 0x2c
   4f7a0:	mov	r0, #0
   4f7a4:	str	r0, [sp, #52]	; 0x34
   4f7a8:	mov	r0, #0
   4f7ac:	str	r0, [sp, #56]	; 0x38
   4f7b0:	ldr	r4, [fp, #-104]	; 0xffffff98
   4f7b4:	ldr	r7, [sp, #116]	; 0x74
   4f7b8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4f7bc:	ldr	sl, [sp, #84]	; 0x54
   4f7c0:	b	4f994 <fputs@plt+0x3e5e0>
   4f7c4:	ldr	r0, [sp, #80]	; 0x50
   4f7c8:	stm	sp, {r0, r9}
   4f7cc:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f7d0:	str	r7, [sp, #8]
   4f7d4:	str	r1, [sp, #12]
   4f7d8:	mov	r0, r6
   4f7dc:	mov	r1, r8
   4f7e0:	mov	r3, sl
   4f7e4:	bl	73d14 <fputs@plt+0x62960>
   4f7e8:	b	4f028 <fputs@plt+0x3dc74>
   4f7ec:	str	r4, [sp, #64]	; 0x40
   4f7f0:	ldr	sl, [fp, #-124]	; 0xffffff84
   4f7f4:	ldrsh	r5, [sl, #50]	; 0x32
   4f7f8:	ldr	r4, [r6, #72]	; 0x48
   4f7fc:	ldr	r1, [r6, #76]	; 0x4c
   4f800:	add	r0, r4, #1
   4f804:	str	r1, [sp, #40]	; 0x28
   4f808:	add	r3, r1, #1
   4f80c:	add	r1, r3, r5
   4f810:	str	r0, [r6, #72]	; 0x48
   4f814:	str	r1, [sp, #32]
   4f818:	str	r1, [r6, #76]	; 0x4c
   4f81c:	ldr	r7, [sp, #132]	; 0x84
   4f820:	mov	r0, r7
   4f824:	mov	r1, #25
   4f828:	mov	r2, #0
   4f82c:	str	r3, [sp, #56]	; 0x38
   4f830:	bl	56a58 <fputs@plt+0x456a4>
   4f834:	mov	r0, r7
   4f838:	mov	r1, #57	; 0x39
   4f83c:	str	r4, [sp, #44]	; 0x2c
   4f840:	mov	r2, r4
   4f844:	mov	r3, r5
   4f848:	bl	56a58 <fputs@plt+0x456a4>
   4f84c:	str	r0, [sp, #48]	; 0x30
   4f850:	mov	r0, r6
   4f854:	mov	r1, sl
   4f858:	bl	56568 <fputs@plt+0x451b4>
   4f85c:	mov	r0, #4
   4f860:	mov	r1, #0
   4f864:	str	r1, [sp]
   4f868:	str	r0, [sp, #4]
   4f86c:	ldr	r0, [sp, #120]	; 0x78
   4f870:	str	r0, [sp, #8]
   4f874:	mov	r0, r6
   4f878:	mov	r1, r8
   4f87c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   4f880:	mov	r3, #0
   4f884:	bl	638a8 <fputs@plt+0x524f4>
   4f888:	cmp	r0, #0
   4f88c:	beq	4f91c <fputs@plt+0x3e568>
   4f890:	sub	r1, fp, #84	; 0x54
   4f894:	str	r0, [sp, #36]	; 0x24
   4f898:	bl	7124c <fputs@plt+0x5fe98>
   4f89c:	str	r0, [sp, #60]	; 0x3c
   4f8a0:	str	r5, [sp, #52]	; 0x34
   4f8a4:	cmp	r5, #1
   4f8a8:	ldr	r9, [fp, #-104]	; 0xffffff98
   4f8ac:	ldr	r6, [sp, #124]	; 0x7c
   4f8b0:	ldr	r8, [sp, #132]	; 0x84
   4f8b4:	ldr	sl, [fp, #-124]	; 0xffffff84
   4f8b8:	blt	4f8fc <fputs@plt+0x3e548>
   4f8bc:	ldr	r0, [sp, #40]	; 0x28
   4f8c0:	add	r5, r0, #1
   4f8c4:	mov	r7, #0
   4f8c8:	ldr	r4, [sp, #52]	; 0x34
   4f8cc:	ldr	r0, [sl, #4]
   4f8d0:	add	r0, r0, r7
   4f8d4:	ldrsh	r3, [r0]
   4f8d8:	str	r5, [sp]
   4f8dc:	mov	r0, r8
   4f8e0:	mov	r1, r9
   4f8e4:	mov	r2, r6
   4f8e8:	bl	594e8 <fputs@plt+0x48134>
   4f8ec:	add	r5, r5, #1
   4f8f0:	subs	r4, r4, #1
   4f8f4:	add	r7, r7, #2
   4f8f8:	bne	4f8cc <fputs@plt+0x3e518>
   4f8fc:	ldr	r9, [sp, #60]	; 0x3c
   4f900:	cmp	r9, #0
   4f904:	ldr	r7, [sp, #116]	; 0x74
   4f908:	beq	4f924 <fputs@plt+0x3e570>
   4f90c:	ldr	r0, [sp, #132]	; 0x84
   4f910:	ldr	r1, [sp, #48]	; 0x30
   4f914:	bl	56304 <fputs@plt+0x44f50>
   4f918:	b	4f978 <fputs@plt+0x3e5c4>
   4f91c:	ldr	sl, [fp, #-112]	; 0xffffff90
   4f920:	b	4f0d4 <fputs@plt+0x3dd20>
   4f924:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4f928:	ldr	r1, [fp, #-124]	; 0xffffff84
   4f92c:	bl	704f4 <fputs@plt+0x5f140>
   4f930:	ldr	r5, [sp, #32]
   4f934:	str	r5, [sp]
   4f938:	str	r0, [sp, #4]
   4f93c:	ldr	r3, [sp, #52]	; 0x34
   4f940:	str	r3, [sp, #8]
   4f944:	ldr	r4, [sp, #132]	; 0x84
   4f948:	mov	r0, r4
   4f94c:	mov	r1, #49	; 0x31
   4f950:	ldr	r2, [sp, #56]	; 0x38
   4f954:	bl	560f8 <fputs@plt+0x44d44>
   4f958:	mov	r0, r4
   4f95c:	mov	r1, #110	; 0x6e
   4f960:	ldr	r2, [sp, #44]	; 0x2c
   4f964:	mov	r3, r5
   4f968:	bl	56a58 <fputs@plt+0x456a4>
   4f96c:	mov	r0, #0
   4f970:	str	r0, [sp, #52]	; 0x34
   4f974:	str	r5, [sp, #56]	; 0x38
   4f978:	ldr	r8, [fp, #-112]	; 0xffffff90
   4f97c:	ldr	r4, [fp, #-104]	; 0xffffff98
   4f980:	ldr	sl, [sp, #84]	; 0x54
   4f984:	ldr	r0, [sp, #36]	; 0x24
   4f988:	bl	64b40 <fputs@plt+0x5378c>
   4f98c:	ldr	r6, [fp, #-108]	; 0xffffff94
   4f990:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4f994:	ldrb	r0, [r0, #24]
   4f998:	mov	r1, #0
   4f99c:	str	r1, [sp, #40]	; 0x28
   4f9a0:	tst	r0, #128	; 0x80
   4f9a4:	beq	4f9d4 <fputs@plt+0x3e620>
   4f9a8:	ldr	r0, [r6, #420]	; 0x1a4
   4f9ac:	cmp	r0, #0
   4f9b0:	bne	4f9d4 <fputs@plt+0x3e620>
   4f9b4:	ldr	r0, [r6, #76]	; 0x4c
   4f9b8:	add	r3, r0, #1
   4f9bc:	str	r3, [r6, #76]	; 0x4c
   4f9c0:	ldr	r0, [sp, #132]	; 0x84
   4f9c4:	mov	r1, #22
   4f9c8:	mov	r2, #0
   4f9cc:	str	r3, [sp, #40]	; 0x28
   4f9d0:	bl	56a58 <fputs@plt+0x456a4>
   4f9d4:	ldr	r0, [sp, #132]	; 0x84
   4f9d8:	bl	57ff0 <fputs@plt+0x46c3c>
   4f9dc:	mov	r5, r0
   4f9e0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   4f9e4:	cmp	r0, #0
   4f9e8:	str	r9, [sp, #60]	; 0x3c
   4f9ec:	str	r5, [sp, #48]	; 0x30
   4f9f0:	bne	4fab4 <fputs@plt+0x3e700>
   4f9f4:	ldr	r0, [fp, #8]
   4f9f8:	cmp	r0, #5
   4f9fc:	beq	4fa28 <fputs@plt+0x3e674>
   4fa00:	ldr	r0, [r4, #8]
   4fa04:	cmp	r0, #0
   4fa08:	beq	4fa38 <fputs@plt+0x3e684>
   4fa0c:	ldrb	r1, [r0, #54]	; 0x36
   4fa10:	cmp	r1, #5
   4fa14:	beq	4fa28 <fputs@plt+0x3e674>
   4fa18:	ldr	r0, [r0, #20]
   4fa1c:	cmp	r0, #0
   4fa20:	bne	4fa0c <fputs@plt+0x3e658>
   4fa24:	b	4fa38 <fputs@plt+0x3e684>
   4fa28:	ldr	r0, [sp, #112]	; 0x70
   4fa2c:	mov	r1, #1
   4fa30:	ldr	r2, [sp, #92]	; 0x5c
   4fa34:	bl	11174 <memset@plt>
   4fa38:	ldr	r9, [sp, #60]	; 0x3c
   4fa3c:	cmp	r9, #0
   4fa40:	ldr	r7, [sp, #116]	; 0x74
   4fa44:	ldr	r2, [sp, #112]	; 0x70
   4fa48:	beq	4fa74 <fputs@plt+0x3e6c0>
   4fa4c:	ldr	r0, [fp, #-84]	; 0xffffffac
   4fa50:	cmp	r0, #0
   4fa54:	subge	r0, r0, r7
   4fa58:	movge	r1, #0
   4fa5c:	strbge	r1, [r2, r0]
   4fa60:	ldr	r0, [fp, #-80]	; 0xffffffb0
   4fa64:	cmp	r0, #0
   4fa68:	subge	r0, r0, r7
   4fa6c:	movge	r1, #0
   4fa70:	strbge	r1, [r2, r0]
   4fa74:	mov	r0, #0
   4fa78:	str	r7, [sp]
   4fa7c:	str	r2, [sp, #4]
   4fa80:	str	r0, [sp, #8]
   4fa84:	str	r0, [sp, #12]
   4fa88:	ldr	r6, [fp, #-108]	; 0xffffff94
   4fa8c:	mov	r0, r6
   4fa90:	ldr	r4, [fp, #-104]	; 0xffffff98
   4fa94:	mov	r1, r4
   4fa98:	mov	r2, #55	; 0x37
   4fa9c:	mov	r3, #0
   4faa0:	bl	71260 <fputs@plt+0x5feac>
   4faa4:	ldr	r8, [fp, #-112]	; 0xffffff90
   4faa8:	ldr	r0, [fp, #-132]	; 0xffffff7c
   4faac:	ldr	sl, [sp, #84]	; 0x54
   4fab0:	ldr	r5, [sp, #48]	; 0x30
   4fab4:	cmp	r9, #0
   4fab8:	ldr	r1, [fp, #-124]	; 0xffffff84
   4fabc:	ldr	r2, [sp, #112]	; 0x70
   4fac0:	beq	4fb40 <fputs@plt+0x3e78c>
   4fac4:	cmp	r0, #0
   4fac8:	ldr	r9, [sp, #104]	; 0x68
   4facc:	bne	4fb0c <fputs@plt+0x3e758>
   4fad0:	ldr	r0, [sp, #124]	; 0x7c
   4fad4:	sub	r0, r0, r7
   4fad8:	ldrb	r0, [r2, r0]
   4fadc:	cmp	r0, #0
   4fae0:	beq	4fb0c <fputs@plt+0x3e758>
   4fae4:	ldr	r0, [sp, #56]	; 0x38
   4fae8:	str	r0, [sp]
   4faec:	ldr	r0, [sp, #52]	; 0x34
   4faf0:	str	r0, [sp, #4]
   4faf4:	ldr	r0, [sp, #132]	; 0x84
   4faf8:	mov	r1, #68	; 0x44
   4fafc:	ldr	r2, [sp, #124]	; 0x7c
   4fb00:	mov	r3, r5
   4fb04:	bl	1aa5c <fputs@plt+0x96a8>
   4fb08:	ldr	r1, [fp, #-124]	; 0xffffff84
   4fb0c:	cmp	r1, #0
   4fb10:	ldr	r2, [sp, #56]	; 0x38
   4fb14:	ldr	r0, [sp, #64]	; 0x40
   4fb18:	moveq	r2, r0
   4fb1c:	ldr	r7, [sp, #132]	; 0x84
   4fb20:	mov	r0, r7
   4fb24:	mov	r1, #76	; 0x4c
   4fb28:	mov	r3, r5
   4fb2c:	bl	56a58 <fputs@plt+0x456a4>
   4fb30:	mov	r0, #0
   4fb34:	str	r0, [sp, #92]	; 0x5c
   4fb38:	str	r5, [sp, #112]	; 0x70
   4fb3c:	b	4fbf8 <fputs@plt+0x3e844>
   4fb40:	cmp	r1, #0
   4fb44:	beq	4fbb0 <fputs@plt+0x3e7fc>
   4fb48:	ldr	r7, [sp, #132]	; 0x84
   4fb4c:	mov	r0, r7
   4fb50:	bl	57ff0 <fputs@plt+0x46c3c>
   4fb54:	str	r0, [sp, #112]	; 0x70
   4fb58:	mov	r0, r7
   4fb5c:	mov	r1, #108	; 0x6c
   4fb60:	ldr	r9, [sp, #44]	; 0x2c
   4fb64:	mov	r2, r9
   4fb68:	mov	r3, r5
   4fb6c:	bl	56a58 <fputs@plt+0x456a4>
   4fb70:	mov	r0, r7
   4fb74:	mov	r1, #101	; 0x65
   4fb78:	mov	r2, r9
   4fb7c:	ldr	r5, [sp, #56]	; 0x38
   4fb80:	mov	r3, r5
   4fb84:	bl	56a58 <fputs@plt+0x456a4>
   4fb88:	str	r0, [sp, #92]	; 0x5c
   4fb8c:	mov	r0, #0
   4fb90:	str	r5, [sp]
   4fb94:	str	r0, [sp, #4]
   4fb98:	mov	r0, r7
   4fb9c:	mov	r1, #68	; 0x44
   4fba0:	ldr	r2, [sp, #124]	; 0x7c
   4fba4:	ldr	r3, [sp, #112]	; 0x70
   4fba8:	bl	1aa5c <fputs@plt+0x96a8>
   4fbac:	b	4fbf4 <fputs@plt+0x3e840>
   4fbb0:	ldr	r9, [sp, #64]	; 0x40
   4fbb4:	str	r9, [sp]
   4fbb8:	ldr	r7, [sp, #132]	; 0x84
   4fbbc:	mov	r0, r7
   4fbc0:	mov	r1, #130	; 0x82
   4fbc4:	ldr	r2, [sp, #68]	; 0x44
   4fbc8:	mov	r3, r5
   4fbcc:	bl	4644c <fputs@plt+0x35098>
   4fbd0:	mov	r3, r0
   4fbd4:	str	r9, [sp]
   4fbd8:	mov	r0, r7
   4fbdc:	mov	r1, #70	; 0x46
   4fbe0:	ldr	r2, [sp, #124]	; 0x7c
   4fbe4:	str	r3, [sp, #112]	; 0x70
   4fbe8:	bl	4644c <fputs@plt+0x35098>
   4fbec:	mov	r0, #0
   4fbf0:	str	r0, [sp, #92]	; 0x5c
   4fbf4:	ldr	r9, [sp, #104]	; 0x68
   4fbf8:	ldr	r0, [fp, #-128]	; 0xffffff80
   4fbfc:	tst	r0, #255	; 0xff
   4fc00:	beq	4fc28 <fputs@plt+0x3e874>
   4fc04:	mov	r0, r6
   4fc08:	ldr	r1, [sp, #80]	; 0x50
   4fc0c:	ldr	r5, [sp, #72]	; 0x48
   4fc10:	mov	r2, r5
   4fc14:	bl	5626c <fputs@plt+0x44eb8>
   4fc18:	mov	r0, r7
   4fc1c:	mov	r1, #38	; 0x26
   4fc20:	mov	r2, r5
   4fc24:	bl	57fcc <fputs@plt+0x46c18>
   4fc28:	ldr	r1, [sp, #136]	; 0x88
   4fc2c:	cmp	r1, #0
   4fc30:	ldreq	r0, [sp, #128]	; 0x80
   4fc34:	tsteq	r0, #255	; 0xff
   4fc38:	beq	4fc58 <fputs@plt+0x3e8a4>
   4fc3c:	cmp	r9, #0
   4fc40:	beq	4fc64 <fputs@plt+0x3e8b0>
   4fc44:	mov	r0, r6
   4fc48:	mov	r1, r4
   4fc4c:	bl	71a7c <fputs@plt+0x606c8>
   4fc50:	mov	r5, r0
   4fc54:	b	4fc68 <fputs@plt+0x3e8b4>
   4fc58:	cmp	r9, #0
   4fc5c:	beq	4fd60 <fputs@plt+0x3e9ac>
   4fc60:	b	4fc3c <fputs@plt+0x3e888>
   4fc64:	mov	r5, #0
   4fc68:	ldr	r1, [fp, #8]
   4fc6c:	mov	r0, #3
   4fc70:	stm	sp, {r0, r4}
   4fc74:	str	r1, [sp, #8]
   4fc78:	mov	r9, #0
   4fc7c:	mov	r0, r6
   4fc80:	ldr	r1, [sp, #136]	; 0x88
   4fc84:	mov	r2, r8
   4fc88:	mov	r3, #0
   4fc8c:	bl	719d4 <fputs@plt+0x60620>
   4fc90:	ldrsh	r1, [r4, #34]	; 0x22
   4fc94:	cmp	r1, #1
   4fc98:	blt	4fd28 <fputs@plt+0x3e974>
   4fc9c:	orr	r5, r0, r5
   4fca0:	mov	r4, #1
   4fca4:	cmn	r5, #1
   4fca8:	beq	4fcf4 <fputs@plt+0x3e940>
   4fcac:	cmp	r9, #31
   4fcb0:	bhi	4fcbc <fputs@plt+0x3e908>
   4fcb4:	tst	r5, r4, lsl r9
   4fcb8:	bne	4fcf4 <fputs@plt+0x3e940>
   4fcbc:	ldr	r0, [fp, #-104]	; 0xffffff98
   4fcc0:	ldr	r0, [r0, #4]
   4fcc4:	add	r0, r0, r9, lsl #4
   4fcc8:	ldrb	r0, [r0, #15]
   4fccc:	tst	r0, #1
   4fcd0:	bne	4fcf4 <fputs@plt+0x3e940>
   4fcd4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   4fcd8:	add	r3, r0, r9
   4fcdc:	mov	r0, r7
   4fce0:	mov	r1, #25
   4fce4:	mov	r2, #0
   4fce8:	bl	56a58 <fputs@plt+0x456a4>
   4fcec:	ldr	r6, [fp, #-104]	; 0xffffff98
   4fcf0:	b	4fd18 <fputs@plt+0x3e964>
   4fcf4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   4fcf8:	add	r0, r0, r9
   4fcfc:	str	r0, [sp]
   4fd00:	mov	r0, r7
   4fd04:	ldr	r6, [fp, #-104]	; 0xffffff98
   4fd08:	mov	r1, r6
   4fd0c:	ldr	r2, [sp, #124]	; 0x7c
   4fd10:	mov	r3, r9
   4fd14:	bl	594e8 <fputs@plt+0x48134>
   4fd18:	ldrsh	r0, [r6, #34]	; 0x22
   4fd1c:	add	r9, r9, #1
   4fd20:	cmp	r9, r0
   4fd24:	blt	4fca4 <fputs@plt+0x3e8f0>
   4fd28:	ldr	r0, [fp, #-124]	; 0xffffff84
   4fd2c:	cmp	r0, #0
   4fd30:	ldr	r6, [fp, #-108]	; 0xffffff94
   4fd34:	ldr	r4, [fp, #-104]	; 0xffffff98
   4fd38:	ldr	r1, [sp, #136]	; 0x88
   4fd3c:	ldreq	r0, [fp, #-128]	; 0xffffff80
   4fd40:	tsteq	r0, #255	; 0xff
   4fd44:	bne	4fd60 <fputs@plt+0x3e9ac>
   4fd48:	mov	r0, r7
   4fd4c:	mov	r1, #30
   4fd50:	ldr	r2, [sp, #64]	; 0x40
   4fd54:	ldr	r3, [sp, #72]	; 0x48
   4fd58:	bl	56a58 <fputs@plt+0x456a4>
   4fd5c:	ldr	r1, [sp, #136]	; 0x88
   4fd60:	mov	r5, #1
   4fd64:	str	r5, [sp]
   4fd68:	str	r4, [sp, #4]
   4fd6c:	ldr	r0, [fp, #8]
   4fd70:	str	r0, [sp, #8]
   4fd74:	mov	r0, r6
   4fd78:	mov	r2, r8
   4fd7c:	mov	r3, #1
   4fd80:	bl	719d4 <fputs@plt+0x60620>
   4fd84:	str	r0, [fp, #-100]	; 0xffffff9c
   4fd88:	ldrsh	r0, [r4, #34]	; 0x22
   4fd8c:	cmp	r0, #1
   4fd90:	blt	4fe34 <fputs@plt+0x3ea80>
   4fd94:	mov	r9, #0
   4fd98:	ldrsh	r0, [r4, #32]
   4fd9c:	cmp	r9, r0
   4fda0:	bne	4fdbc <fputs@plt+0x3ea08>
   4fda4:	add	r3, sl, r9
   4fda8:	mov	r0, r7
   4fdac:	mov	r1, #25
   4fdb0:	mov	r2, #0
   4fdb4:	bl	56a58 <fputs@plt+0x456a4>
   4fdb8:	b	4fe24 <fputs@plt+0x3ea70>
   4fdbc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4fdc0:	ldr	r0, [r0, r9, lsl #2]
   4fdc4:	cmp	r0, #0
   4fdc8:	blt	4fde8 <fputs@plt+0x3ea34>
   4fdcc:	ldr	r1, [r8, #4]
   4fdd0:	add	r0, r0, r0, lsl #2
   4fdd4:	ldr	r1, [r1, r0, lsl #2]
   4fdd8:	add	r2, sl, r9
   4fddc:	mov	r0, r6
   4fde0:	bl	5626c <fputs@plt+0x44eb8>
   4fde4:	b	4fe24 <fputs@plt+0x3ea70>
   4fde8:	cmp	r9, #31
   4fdec:	bhi	4fe08 <fputs@plt+0x3ea54>
   4fdf0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   4fdf4:	ands	r0, r0, #1
   4fdf8:	beq	4fe08 <fputs@plt+0x3ea54>
   4fdfc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   4fe00:	tst	r0, r5, lsl r9
   4fe04:	beq	4fda4 <fputs@plt+0x3e9f0>
   4fe08:	add	r0, sl, r9
   4fe0c:	str	r0, [sp]
   4fe10:	mov	r0, r6
   4fe14:	mov	r1, r4
   4fe18:	mov	r2, r9
   4fe1c:	ldr	r3, [sp, #124]	; 0x7c
   4fe20:	bl	65124 <fputs@plt+0x53d70>
   4fe24:	ldrsh	r0, [r4, #34]	; 0x22
   4fe28:	add	r9, r9, #1
   4fe2c:	cmp	r9, r0
   4fe30:	blt	4fd98 <fputs@plt+0x3e9e4>
   4fe34:	ldrb	r0, [fp, #-76]	; 0xffffffb4
   4fe38:	tst	r0, #1
   4fe3c:	ldr	sl, [sp, #124]	; 0x7c
   4fe40:	ldr	r2, [sp, #136]	; 0x88
   4fe44:	ldr	r5, [fp, #8]
   4fe48:	beq	4ff54 <fputs@plt+0x3eba0>
   4fe4c:	ldr	r7, [sp, #132]	; 0x84
   4fe50:	mov	r0, r7
   4fe54:	mov	r1, r4
   4fe58:	mov	r9, r8
   4fe5c:	mov	r8, r2
   4fe60:	ldr	r2, [sp, #84]	; 0x54
   4fe64:	bl	5c544 <fputs@plt+0x4b190>
   4fe68:	mov	r0, #1
   4fe6c:	stm	sp, {r0, r4}
   4fe70:	ldr	r0, [sp, #64]	; 0x40
   4fe74:	str	r0, [sp, #8]
   4fe78:	str	r5, [sp, #12]
   4fe7c:	ldr	r5, [sp, #112]	; 0x70
   4fe80:	str	r5, [sp, #16]
   4fe84:	mov	r0, r6
   4fe88:	mov	r1, r8
   4fe8c:	mov	r8, r9
   4fe90:	mov	r2, #110	; 0x6e
   4fe94:	mov	r3, r9
   4fe98:	bl	71b8c <fputs@plt+0x607d8>
   4fe9c:	ldr	r0, [fp, #-124]	; 0xffffff84
   4fea0:	cmp	r0, #0
   4fea4:	beq	4fed0 <fputs@plt+0x3eb1c>
   4fea8:	ldr	r0, [sp, #56]	; 0x38
   4feac:	str	r0, [sp]
   4feb0:	ldr	r0, [sp, #52]	; 0x34
   4feb4:	str	r0, [sp, #4]
   4feb8:	mov	r0, r7
   4febc:	mov	r1, #68	; 0x44
   4fec0:	mov	r2, sl
   4fec4:	mov	r3, r5
   4fec8:	bl	1aa5c <fputs@plt+0x96a8>
   4fecc:	b	4feec <fputs@plt+0x3eb38>
   4fed0:	ldr	r0, [sp, #64]	; 0x40
   4fed4:	str	r0, [sp]
   4fed8:	mov	r0, r7
   4fedc:	mov	r1, #70	; 0x46
   4fee0:	mov	r2, sl
   4fee4:	mov	r3, r5
   4fee8:	bl	4644c <fputs@plt+0x35098>
   4feec:	ldrsh	r0, [r4, #34]	; 0x22
   4fef0:	cmp	r0, #1
   4fef4:	ldr	r2, [sp, #136]	; 0x88
   4fef8:	ldr	r5, [fp, #8]
   4fefc:	blt	4ff54 <fputs@plt+0x3eba0>
   4ff00:	mov	r9, #0
   4ff04:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4ff08:	ldr	r0, [r0, r9, lsl #2]
   4ff0c:	cmn	r0, #1
   4ff10:	bgt	4ff44 <fputs@plt+0x3eb90>
   4ff14:	ldrsh	r0, [r4, #32]
   4ff18:	cmp	r9, r0
   4ff1c:	beq	4ff44 <fputs@plt+0x3eb90>
   4ff20:	ldr	r0, [sp, #84]	; 0x54
   4ff24:	add	r0, r0, r9
   4ff28:	str	r0, [sp]
   4ff2c:	ldr	r0, [sp, #132]	; 0x84
   4ff30:	mov	r1, r4
   4ff34:	mov	r2, sl
   4ff38:	mov	r3, r9
   4ff3c:	bl	594e8 <fputs@plt+0x48134>
   4ff40:	ldr	r2, [sp, #136]	; 0x88
   4ff44:	ldrsh	r0, [r4, #34]	; 0x22
   4ff48:	add	r9, r9, #1
   4ff4c:	cmp	r9, r0
   4ff50:	blt	4ff04 <fputs@plt+0x3eb50>
   4ff54:	ldr	r0, [fp, #-132]	; 0xffffff7c
   4ff58:	cmp	r0, #0
   4ff5c:	bne	501ac <fputs@plt+0x3edf8>
   4ff60:	mov	r9, #0
   4ff64:	str	r9, [fp, #-88]	; 0xffffffa8
   4ff68:	sub	r0, fp, #88	; 0x58
   4ff6c:	uxtb	r1, r5
   4ff70:	ldr	r2, [sp, #120]	; 0x78
   4ff74:	str	r2, [sp]
   4ff78:	ldr	r2, [sp, #72]	; 0x48
   4ff7c:	str	r2, [sp, #4]
   4ff80:	ldr	r2, [sp, #64]	; 0x40
   4ff84:	str	r2, [sp, #8]
   4ff88:	ldr	r5, [sp, #88]	; 0x58
   4ff8c:	str	r5, [sp, #12]
   4ff90:	str	r1, [sp, #16]
   4ff94:	ldr	r1, [sp, #112]	; 0x70
   4ff98:	str	r1, [sp, #20]
   4ff9c:	str	r0, [sp, #24]
   4ffa0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4ffa4:	str	r0, [sp, #28]
   4ffa8:	mov	r0, r6
   4ffac:	mov	r1, r4
   4ffb0:	ldr	r2, [sp, #108]	; 0x6c
   4ffb4:	mov	r3, sl
   4ffb8:	bl	7404c <fputs@plt+0x62c98>
   4ffbc:	ldr	r0, [sp, #104]	; 0x68
   4ffc0:	cmp	r0, #0
   4ffc4:	beq	4ffe4 <fputs@plt+0x3ec30>
   4ffc8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4ffcc:	stm	sp, {r0, r5}
   4ffd0:	mov	r0, r6
   4ffd4:	mov	r1, r4
   4ffd8:	ldr	r2, [sp, #64]	; 0x40
   4ffdc:	mov	r3, #0
   4ffe0:	bl	71c24 <fputs@plt+0x60870>
   4ffe4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   4ffe8:	mov	r8, r5
   4ffec:	orrs	r0, r5, r0
   4fff0:	clz	r5, r0
   4fff4:	ldr	r7, [sp, #132]	; 0x84
   4fff8:	beq	50060 <fputs@plt+0x3ecac>
   4fffc:	ldr	r0, [fp, #-124]	; 0xffffff84
   50000:	cmp	r0, #0
   50004:	beq	50034 <fputs@plt+0x3ec80>
   50008:	ldr	r0, [sp, #56]	; 0x38
   5000c:	str	r0, [sp]
   50010:	ldr	r0, [sp, #52]	; 0x34
   50014:	str	r0, [sp, #4]
   50018:	ldr	r7, [sp, #132]	; 0x84
   5001c:	mov	r0, r7
   50020:	mov	r1, #68	; 0x44
   50024:	ldr	r2, [sp, #124]	; 0x7c
   50028:	mov	r3, #0
   5002c:	bl	1aa5c <fputs@plt+0x96a8>
   50030:	b	50054 <fputs@plt+0x3eca0>
   50034:	ldr	r0, [sp, #64]	; 0x40
   50038:	str	r0, [sp]
   5003c:	ldr	r7, [sp, #132]	; 0x84
   50040:	mov	r0, r7
   50044:	mov	r1, #70	; 0x46
   50048:	ldr	r2, [sp, #124]	; 0x7c
   5004c:	mov	r3, #0
   50050:	bl	4644c <fputs@plt+0x35098>
   50054:	mov	r9, r0
   50058:	ldr	r6, [fp, #-108]	; 0xffffff94
   5005c:	ldr	r4, [fp, #-104]	; 0xffffff98
   50060:	lsr	r5, r5, #5
   50064:	mvn	r0, #0
   50068:	ldr	r1, [sp, #108]	; 0x6c
   5006c:	str	r1, [sp]
   50070:	str	r0, [sp, #4]
   50074:	mov	r0, r6
   50078:	mov	r1, r4
   5007c:	ldr	r2, [sp, #124]	; 0x7c
   50080:	ldr	r3, [sp, #120]	; 0x78
   50084:	bl	72184 <fputs@plt+0x60dd0>
   50088:	ldr	r0, [sp, #104]	; 0x68
   5008c:	cmp	r0, #0
   50090:	bne	500a8 <fputs@plt+0x3ecf4>
   50094:	ldr	r0, [fp, #-124]	; 0xffffff84
   50098:	cmp	r0, #0
   5009c:	ldreq	r0, [sp, #76]	; 0x4c
   500a0:	tsteq	r0, #255	; 0xff
   500a4:	beq	500bc <fputs@plt+0x3ed08>
   500a8:	mov	r0, r7
   500ac:	mov	r1, #95	; 0x5f
   500b0:	ldr	r2, [sp, #124]	; 0x7c
   500b4:	mov	r3, #0
   500b8:	bl	56a58 <fputs@plt+0x456a4>
   500bc:	cmp	r5, #0
   500c0:	bne	500d0 <fputs@plt+0x3ed1c>
   500c4:	mov	r0, r7
   500c8:	mov	r1, r9
   500cc:	bl	560e4 <fputs@plt+0x44d30>
   500d0:	ldr	r0, [sp, #104]	; 0x68
   500d4:	cmp	r0, #0
   500d8:	beq	50160 <fputs@plt+0x3edac>
   500dc:	ldr	r4, [fp, #-116]	; 0xffffff8c
   500e0:	stm	sp, {r4, r8}
   500e4:	mov	r9, #0
   500e8:	ldr	r6, [fp, #-108]	; 0xffffff94
   500ec:	mov	r0, r6
   500f0:	ldr	r7, [fp, #-104]	; 0xffffff98
   500f4:	mov	r1, r7
   500f8:	mov	r2, #0
   500fc:	ldr	r5, [sp, #72]	; 0x48
   50100:	mov	r3, r5
   50104:	bl	71c24 <fputs@plt+0x60870>
   50108:	mov	r0, #1
   5010c:	str	r5, [sp]
   50110:	ldr	r1, [sp, #108]	; 0x6c
   50114:	str	r1, [sp, #4]
   50118:	str	r0, [sp, #8]
   5011c:	str	r9, [sp, #12]
   50120:	str	r9, [sp, #16]
   50124:	mov	r0, r6
   50128:	mov	r1, r7
   5012c:	ldr	r2, [sp, #124]	; 0x7c
   50130:	ldr	r3, [sp, #120]	; 0x78
   50134:	bl	74c14 <fputs@plt+0x63860>
   50138:	str	r4, [sp]
   5013c:	mov	r4, r7
   50140:	str	r8, [sp, #4]
   50144:	mov	r0, r6
   50148:	mov	r1, r7
   5014c:	ldr	r8, [fp, #-112]	; 0xffffff90
   50150:	mov	r2, r8
   50154:	ldr	r3, [sp, #64]	; 0x40
   50158:	bl	722a8 <fputs@plt+0x60ef4>
   5015c:	b	501a4 <fputs@plt+0x3edf0>
   50160:	mov	r0, #0
   50164:	mov	r1, #1
   50168:	ldr	r2, [sp, #72]	; 0x48
   5016c:	str	r2, [sp]
   50170:	ldr	r2, [sp, #108]	; 0x6c
   50174:	str	r2, [sp, #4]
   50178:	str	r1, [sp, #8]
   5017c:	str	r0, [sp, #12]
   50180:	str	r0, [sp, #16]
   50184:	ldr	r6, [fp, #-108]	; 0xffffff94
   50188:	mov	r0, r6
   5018c:	ldr	r4, [fp, #-104]	; 0xffffff98
   50190:	mov	r1, r4
   50194:	ldr	r2, [sp, #124]	; 0x7c
   50198:	ldr	r3, [sp, #120]	; 0x78
   5019c:	bl	74c14 <fputs@plt+0x63860>
   501a0:	ldr	r8, [fp, #-112]	; 0xffffff90
   501a4:	ldr	r2, [sp, #136]	; 0x88
   501a8:	ldr	r5, [fp, #8]
   501ac:	ldr	r0, [fp, #-92]	; 0xffffffa4
   501b0:	ldrb	r0, [r0, #24]
   501b4:	tst	r0, #128	; 0x80
   501b8:	ldr	r9, [fp, #-116]	; 0xffffff8c
   501bc:	beq	501e4 <fputs@plt+0x3ee30>
   501c0:	ldr	r0, [r6, #420]	; 0x1a4
   501c4:	cmp	r0, #0
   501c8:	bne	501e4 <fputs@plt+0x3ee30>
   501cc:	ldr	r0, [sp, #132]	; 0x84
   501d0:	mov	r1, #37	; 0x25
   501d4:	ldr	r2, [sp, #40]	; 0x28
   501d8:	mov	r3, #1
   501dc:	bl	56a58 <fputs@plt+0x456a4>
   501e0:	ldr	r2, [sp, #136]	; 0x88
   501e4:	mov	r0, #2
   501e8:	stm	sp, {r0, r4}
   501ec:	ldr	r0, [sp, #64]	; 0x40
   501f0:	str	r0, [sp, #8]
   501f4:	str	r5, [sp, #12]
   501f8:	ldr	r5, [sp, #112]	; 0x70
   501fc:	str	r5, [sp, #16]
   50200:	mov	r0, r6
   50204:	mov	r1, r2
   50208:	mov	r2, #110	; 0x6e
   5020c:	mov	r3, r8
   50210:	bl	71b8c <fputs@plt+0x607d8>
   50214:	ldr	r0, [sp, #60]	; 0x3c
   50218:	cmp	r0, #0
   5021c:	ldr	r6, [sp, #120]	; 0x78
   50220:	ldr	sl, [sp, #48]	; 0x30
   50224:	ldr	r7, [sp, #132]	; 0x84
   50228:	bne	50268 <fputs@plt+0x3eeb4>
   5022c:	ldr	r0, [fp, #-124]	; 0xffffff84
   50230:	cmp	r0, #0
   50234:	beq	5025c <fputs@plt+0x3eea8>
   50238:	mov	r0, r7
   5023c:	mov	r1, r5
   50240:	bl	58114 <fputs@plt+0x46d60>
   50244:	mov	r0, r7
   50248:	mov	r1, #7
   5024c:	ldr	r2, [sp, #44]	; 0x2c
   50250:	ldr	r3, [sp, #92]	; 0x5c
   50254:	bl	56a58 <fputs@plt+0x456a4>
   50258:	b	50268 <fputs@plt+0x3eeb4>
   5025c:	mov	r0, r7
   50260:	mov	r1, r5
   50264:	bl	562d8 <fputs@plt+0x44f24>
   50268:	mov	r0, r7
   5026c:	mov	r1, sl
   50270:	bl	58114 <fputs@plt+0x46d60>
   50274:	ldr	r4, [r4, #8]
   50278:	cmp	r4, #0
   5027c:	ldr	r7, [fp, #-96]	; 0xffffffa0
   50280:	beq	502d0 <fputs@plt+0x3ef1c>
   50284:	ldr	r0, [sp, #100]	; 0x64
   50288:	lsl	r0, r0, #2
   5028c:	ldr	r1, [sp, #96]	; 0x60
   50290:	add	r0, r0, r1, lsl #2
   50294:	add	r0, r9, r0
   50298:	add	r5, r0, #1
   5029c:	ldrb	r0, [r5]
   502a0:	cmp	r0, #0
   502a4:	beq	502bc <fputs@plt+0x3ef08>
   502a8:	ldr	r0, [sp, #132]	; 0x84
   502ac:	mov	r1, #61	; 0x3d
   502b0:	mov	r2, r6
   502b4:	mov	r3, #0
   502b8:	bl	56a58 <fputs@plt+0x456a4>
   502bc:	add	r6, r6, #1
   502c0:	add	r5, r5, #1
   502c4:	ldr	r4, [r4, #20]
   502c8:	cmp	r4, #0
   502cc:	bne	5029c <fputs@plt+0x3eee8>
   502d0:	ldr	r0, [sp, #116]	; 0x74
   502d4:	ldr	r2, [sp, #124]	; 0x7c
   502d8:	cmp	r2, r0
   502dc:	bgt	502f0 <fputs@plt+0x3ef3c>
   502e0:	ldr	r0, [sp, #132]	; 0x84
   502e4:	mov	r1, #61	; 0x3d
   502e8:	mov	r3, #0
   502ec:	bl	56a58 <fputs@plt+0x456a4>
   502f0:	mov	sl, r8
   502f4:	ldr	r5, [fp, #-108]	; 0xffffff94
   502f8:	ldrb	r0, [r5, #18]
   502fc:	cmp	r0, #0
   50300:	ldr	r8, [fp, #-120]	; 0xffffff88
   50304:	bne	5031c <fputs@plt+0x3ef68>
   50308:	ldr	r0, [r5, #420]	; 0x1a4
   5030c:	cmp	r0, #0
   50310:	bne	5031c <fputs@plt+0x3ef68>
   50314:	mov	r0, r5
   50318:	bl	717f4 <fputs@plt+0x60440>
   5031c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   50320:	ldrb	r0, [r0, #24]
   50324:	tst	r0, #128	; 0x80
   50328:	beq	4f028 <fputs@plt+0x3dc74>
   5032c:	ldr	r0, [r5, #420]	; 0x1a4
   50330:	cmp	r0, #0
   50334:	bne	4f028 <fputs@plt+0x3dc74>
   50338:	ldrb	r0, [r5, #18]
   5033c:	cmp	r0, #0
   50340:	bne	50388 <fputs@plt+0x3efd4>
   50344:	ldr	r4, [sp, #132]	; 0x84
   50348:	mov	r0, r4
   5034c:	mov	r1, #33	; 0x21
   50350:	ldr	r2, [sp, #40]	; 0x28
   50354:	mov	r3, #1
   50358:	bl	56a58 <fputs@plt+0x456a4>
   5035c:	mov	r0, r4
   50360:	mov	r1, #1
   50364:	bl	47354 <fputs@plt+0x35fa0>
   50368:	mov	r0, #0
   5036c:	str	r0, [sp]
   50370:	movw	r3, #28185	; 0x6e19
   50374:	movt	r3, #8
   50378:	mov	r0, r4
   5037c:	mov	r1, #0
   50380:	mov	r2, #0
   50384:	bl	473dc <fputs@plt+0x36028>
   50388:	ldr	r9, [fp, #-116]	; 0xffffff8c
   5038c:	ldr	r7, [fp, #-96]	; 0xffffffa0
   50390:	ldr	sl, [fp, #-112]	; 0xffffff90
   50394:	b	4f618 <fputs@plt+0x3e264>
   50398:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5039c:	add	fp, sp, #28
   503a0:	sub	sp, sp, #212	; 0xd4
   503a4:	mov	r9, r3
   503a8:	mov	r4, r1
   503ac:	mov	r8, #0
   503b0:	str	r8, [fp, #-36]	; 0xffffffdc
   503b4:	str	r8, [fp, #-40]	; 0xffffffd8
   503b8:	vmov.i32	q8, #0	; 0x00000000
   503bc:	ldr	r5, [r0]
   503c0:	sub	r1, fp, #64	; 0x40
   503c4:	vst1.64	{d16-d17}, [r1]!
   503c8:	str	r8, [r1]
   503cc:	ldr	r1, [r0, #68]	; 0x44
   503d0:	cmp	r1, #0
   503d4:	bne	503e8 <fputs@plt+0x3f034>
   503d8:	ldrb	r1, [r5, #69]	; 0x45
   503dc:	mov	r8, #0
   503e0:	cmp	r1, #0
   503e4:	beq	50434 <fputs@plt+0x3f080>
   503e8:	mov	r7, #0
   503ec:	mov	r6, r2
   503f0:	mov	r0, r5
   503f4:	mov	r1, r4
   503f8:	bl	4414c <fputs@plt+0x32d98>
   503fc:	mov	r0, r5
   50400:	mov	r1, r8
   50404:	bl	4400c <fputs@plt+0x32c58>
   50408:	mov	r0, r5
   5040c:	mov	r1, r6
   50410:	bl	4408c <fputs@plt+0x32cd8>
   50414:	mov	r0, r5
   50418:	mov	r1, r9
   5041c:	bl	44290 <fputs@plt+0x32edc>
   50420:	mov	r0, r5
   50424:	mov	r1, r7
   50428:	bl	13cb4 <fputs@plt+0x2900>
   5042c:	sub	sp, fp, #28
   50430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50434:	str	r0, [fp, #-104]	; 0xffffff98
   50438:	mov	r7, #0
   5043c:	cmp	r2, #0
   50440:	beq	50468 <fputs@plt+0x3f0b4>
   50444:	ldrb	r0, [r2, #9]
   50448:	mov	r8, #0
   5044c:	tst	r0, #1
   50450:	beq	50460 <fputs@plt+0x3f0ac>
   50454:	ldr	r0, [r2, #48]	; 0x30
   50458:	cmp	r0, #0
   5045c:	beq	50474 <fputs@plt+0x3f0c0>
   50460:	mov	r6, r2
   50464:	b	5048c <fputs@plt+0x3f0d8>
   50468:	mov	r8, #0
   5046c:	mov	r6, #0
   50470:	b	5048c <fputs@plt+0x3f0d8>
   50474:	ldr	r8, [r2]
   50478:	mov	r6, #0
   5047c:	str	r6, [r2]
   50480:	mov	r0, r5
   50484:	mov	r1, r2
   50488:	bl	4408c <fputs@plt+0x32cd8>
   5048c:	ldr	r0, [r4, #16]
   50490:	cmp	r0, #0
   50494:	beq	503f0 <fputs@plt+0x3f03c>
   50498:	ldr	r7, [fp, #-104]	; 0xffffff98
   5049c:	mov	r0, r7
   504a0:	mov	r1, r4
   504a4:	bl	61210 <fputs@plt+0x4fe5c>
   504a8:	cmp	r0, #0
   504ac:	beq	504f8 <fputs@plt+0x3f144>
   504b0:	mov	sl, r0
   504b4:	ldr	r1, [r0, #64]	; 0x40
   504b8:	mov	r0, r5
   504bc:	bl	1aa0c <fputs@plt+0x9658>
   504c0:	mov	r1, r7
   504c4:	mov	r7, r0
   504c8:	ldr	r0, [r5, #16]
   504cc:	ldr	r0, [r0, r7, lsl #4]
   504d0:	str	sl, [fp, #-108]	; 0xffffff94
   504d4:	ldr	r2, [sl]
   504d8:	mov	sl, r1
   504dc:	str	r0, [sp]
   504e0:	mov	r0, r1
   504e4:	mov	r1, #18
   504e8:	mov	r3, #0
   504ec:	bl	5bb94 <fputs@plt+0x4a7e0>
   504f0:	cmp	r0, #0
   504f4:	beq	50500 <fputs@plt+0x3f14c>
   504f8:	mov	r7, #0
   504fc:	b	503f0 <fputs@plt+0x3f03c>
   50500:	str	r7, [sp, #112]	; 0x70
   50504:	str	r6, [sp, #116]	; 0x74
   50508:	ldr	r7, [fp, #-108]	; 0xffffff94
   5050c:	ldrb	r6, [r7, #42]	; 0x2a
   50510:	sub	r0, fp, #68	; 0x44
   50514:	str	r0, [sp]
   50518:	mov	r0, sl
   5051c:	mov	r1, r7
   50520:	mov	r2, #108	; 0x6c
   50524:	mov	r3, #0
   50528:	bl	70f14 <fputs@plt+0x5fb60>
   5052c:	str	r0, [sp, #108]	; 0x6c
   50530:	ldr	r0, [r7, #12]
   50534:	str	r0, [sp, #104]	; 0x68
   50538:	mov	r0, sl
   5053c:	mov	r1, r7
   50540:	bl	5fee8 <fputs@plt+0x4eb34>
   50544:	ubfx	r1, r6, #5, #1
   50548:	cmp	r0, #0
   5054c:	beq	5055c <fputs@plt+0x3f1a8>
   50550:	ldr	r6, [sp, #116]	; 0x74
   50554:	mov	r7, #0
   50558:	b	503f0 <fputs@plt+0x3f03c>
   5055c:	str	r1, [sp, #100]	; 0x64
   50560:	ldr	r2, [fp, #-68]	; 0xffffffbc
   50564:	mov	r0, sl
   50568:	ldr	r1, [fp, #-108]	; 0xffffff94
   5056c:	bl	71088 <fputs@plt+0x5fcd4>
   50570:	cmp	r0, #0
   50574:	ldr	r6, [sp, #116]	; 0x74
   50578:	bne	504f8 <fputs@plt+0x3f144>
   5057c:	mov	r0, sl
   50580:	bl	56018 <fputs@plt+0x44c64>
   50584:	str	r0, [sp, #84]	; 0x54
   50588:	cmp	r0, #0
   5058c:	beq	504f8 <fputs@plt+0x3f144>
   50590:	ldrb	r0, [sl, #18]
   50594:	cmp	r0, #0
   50598:	bne	505a4 <fputs@plt+0x3f1f0>
   5059c:	ldr	r0, [sp, #84]	; 0x54
   505a0:	bl	71144 <fputs@plt+0x5fd90>
   505a4:	ldr	r0, [sp, #108]	; 0x6c
   505a8:	orrs	r1, r6, r0
   505ac:	movwne	r1, #1
   505b0:	mov	r0, sl
   505b4:	ldr	r2, [sp, #112]	; 0x70
   505b8:	bl	5be0c <fputs@plt+0x4aa58>
   505bc:	cmp	r9, #0
   505c0:	beq	50998 <fputs@plt+0x3f5e4>
   505c4:	mov	r0, sl
   505c8:	ldr	r1, [sp, #112]	; 0x70
   505cc:	ldr	r6, [fp, #-108]	; 0xffffff94
   505d0:	mov	r2, r6
   505d4:	bl	75894 <fputs@plt+0x644e0>
   505d8:	mov	r1, r6
   505dc:	str	r0, [sp, #72]	; 0x48
   505e0:	ldrsh	r0, [r6, #34]	; 0x22
   505e4:	ldr	r3, [sl, #76]	; 0x4c
   505e8:	add	r7, r3, #1
   505ec:	str	r0, [fp, #-116]	; 0xffffff8c
   505f0:	add	r2, r7, r0
   505f4:	str	r2, [sl, #76]	; 0x4c
   505f8:	ldrb	r0, [r6, #42]	; 0x2a
   505fc:	tst	r0, #16
   50600:	str	r7, [sp, #76]	; 0x4c
   50604:	str	r7, [sp, #80]	; 0x50
   50608:	beq	50620 <fputs@plt+0x3f26c>
   5060c:	add	r2, r2, #1
   50610:	ldr	r7, [fp, #-104]	; 0xffffff98
   50614:	str	r2, [r7, #76]	; 0x4c
   50618:	add	r2, r3, #2
   5061c:	str	r2, [sp, #80]	; 0x50
   50620:	mov	r2, #1
   50624:	eor	r7, r2, r0, lsr #7
   50628:	mvn	lr, #0
   5062c:	cmp	r9, #0
   50630:	str	r9, [sp, #120]	; 0x78
   50634:	beq	50774 <fputs@plt+0x3f3c0>
   50638:	ldr	r0, [r9, #4]
   5063c:	cmp	r0, #1
   50640:	blt	50774 <fputs@plt+0x3f3c0>
   50644:	ldm	r9, {r0, r6}
   50648:	add	r0, r0, #4
   5064c:	mov	r3, #0
   50650:	mvn	r2, #0
   50654:	str	r2, [r0, r3, lsl #3]
   50658:	add	r3, r3, #1
   5065c:	cmp	r3, r6
   50660:	blt	50654 <fputs@plt+0x3f2a0>
   50664:	mvn	lr, #0
   50668:	cmp	r6, #1
   5066c:	blt	50774 <fputs@plt+0x3f3c0>
   50670:	mov	r3, #0
   50674:	str	r6, [sp, #88]	; 0x58
   50678:	str	r3, [fp, #-112]	; 0xffffff90
   5067c:	str	r7, [sp, #96]	; 0x60
   50680:	ldr	sl, [r9]
   50684:	ldr	r6, [sl, r3, lsl #3]
   50688:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5068c:	cmp	r0, #1
   50690:	blt	50738 <fputs@plt+0x3f384>
   50694:	str	lr, [sp, #92]	; 0x5c
   50698:	ldr	r0, [r1, #4]
   5069c:	mov	r7, r0
   506a0:	ldr	r1, [r0]
   506a4:	mov	r0, r6
   506a8:	bl	15b10 <fputs@plt+0x475c>
   506ac:	cmp	r0, #0
   506b0:	beq	506fc <fputs@plt+0x3f348>
   506b4:	mov	r9, #1
   506b8:	ldr	r3, [fp, #-112]	; 0xffffff90
   506bc:	ldr	r0, [sp, #120]	; 0x78
   506c0:	ldr	sl, [r0]
   506c4:	ldr	r6, [sl, r3, lsl #3]
   506c8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   506cc:	cmp	r9, r0
   506d0:	bge	50734 <fputs@plt+0x3f380>
   506d4:	ldr	r1, [r7, r9, lsl #4]
   506d8:	mov	r0, r6
   506dc:	bl	15b10 <fputs@plt+0x475c>
   506e0:	ldr	r3, [fp, #-112]	; 0xffffff90
   506e4:	add	r9, r9, #1
   506e8:	cmp	r0, #0
   506ec:	bne	506bc <fputs@plt+0x3f308>
   506f0:	sub	r0, r9, #1
   506f4:	ldr	r9, [sp, #120]	; 0x78
   506f8:	b	50704 <fputs@plt+0x3f350>
   506fc:	mov	r0, #0
   50700:	ldr	r3, [fp, #-112]	; 0xffffff90
   50704:	add	r1, sl, r3, lsl #3
   50708:	str	r0, [r1, #4]
   5070c:	cmp	r3, r0
   50710:	ldr	r7, [sp, #96]	; 0x60
   50714:	mov	r1, #0
   50718:	movne	r7, r1
   5071c:	ldr	r1, [fp, #-108]	; 0xffffff94
   50720:	ldrsh	r2, [r1, #32]
   50724:	cmp	r0, r2
   50728:	ldr	lr, [sp, #92]	; 0x5c
   5072c:	moveq	lr, r3
   50730:	b	50764 <fputs@plt+0x3f3b0>
   50734:	ldr	r9, [sp, #120]	; 0x78
   50738:	mov	r0, r6
   5073c:	bl	1f768 <fputs@plt+0xe3b4>
   50740:	ldr	r1, [sp, #100]	; 0x64
   50744:	cmp	r1, #0
   50748:	ldr	r1, [fp, #-108]	; 0xffffff94
   5074c:	ldr	r3, [fp, #-112]	; 0xffffff90
   50750:	bne	50aa0 <fputs@plt+0x3f6ec>
   50754:	mov	r7, #0
   50758:	cmp	r0, #0
   5075c:	mov	lr, r3
   50760:	beq	50aa0 <fputs@plt+0x3f6ec>
   50764:	add	r3, r3, #1
   50768:	ldr	r6, [sp, #88]	; 0x58
   5076c:	cmp	r3, r6
   50770:	blt	50678 <fputs@plt+0x3f2c4>
   50774:	ldr	r0, [sp, #80]	; 0x50
   50778:	add	r0, r0, #1
   5077c:	ldr	r6, [sp, #116]	; 0x74
   50780:	cmp	r6, #0
   50784:	str	r0, [fp, #-112]	; 0xffffff90
   50788:	beq	509c8 <fputs@plt+0x3f614>
   5078c:	str	lr, [sp, #92]	; 0x5c
   50790:	str	r7, [sp, #96]	; 0x60
   50794:	ldr	sl, [fp, #-104]	; 0xffffff98
   50798:	ldr	r0, [sl, #76]	; 0x4c
   5079c:	add	r7, r0, #1
   507a0:	str	r7, [sl, #76]	; 0x4c
   507a4:	ldr	r0, [sp, #84]	; 0x54
   507a8:	bl	5afb8 <fputs@plt+0x49c04>
   507ac:	str	r0, [fp, #-116]	; 0xffffff8c
   507b0:	add	r0, r0, #1
   507b4:	str	r0, [sp]
   507b8:	ldr	r0, [sp, #84]	; 0x54
   507bc:	mov	r1, #16
   507c0:	mov	r2, r7
   507c4:	mov	r3, #0
   507c8:	bl	4644c <fputs@plt+0x35098>
   507cc:	sub	r0, fp, #64	; 0x40
   507d0:	mov	r1, #13
   507d4:	mov	r2, r7
   507d8:	bl	5af14 <fputs@plt+0x49b60>
   507dc:	ldr	r0, [sp, #96]	; 0x60
   507e0:	uxtb	r0, r0
   507e4:	cmp	r0, #0
   507e8:	ldr	r1, [fp, #-112]	; 0xffffff90
   507ec:	movne	r0, r1
   507f0:	str	r0, [fp, #-56]	; 0xffffffc8
   507f4:	ldr	r0, [fp, #-108]	; 0xffffff94
   507f8:	ldrsh	r0, [r0, #34]	; 0x22
   507fc:	str	r0, [fp, #-52]	; 0xffffffcc
   50800:	mov	r0, sl
   50804:	mov	r1, r6
   50808:	sub	r2, fp, #64	; 0x40
   5080c:	bl	4c8d4 <fputs@plt+0x3b520>
   50810:	cmp	r0, #0
   50814:	bne	50550 <fputs@plt+0x3f19c>
   50818:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5081c:	ldrb	r0, [r5, #69]	; 0x45
   50820:	cmp	r0, #0
   50824:	bne	50550 <fputs@plt+0x3f19c>
   50828:	ldr	r0, [fp, #-104]	; 0xffffff98
   5082c:	ldr	r0, [r0, #68]	; 0x44
   50830:	cmp	r0, #0
   50834:	bne	50550 <fputs@plt+0x3f19c>
   50838:	str	r4, [sp, #52]	; 0x34
   5083c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   50840:	str	r0, [sp, #64]	; 0x40
   50844:	ldr	r4, [sp, #84]	; 0x54
   50848:	mov	r0, r4
   5084c:	mov	r1, r7
   50850:	bl	5c440 <fputs@plt+0x4b08c>
   50854:	mov	r0, r4
   50858:	mov	r1, r6
   5085c:	bl	560e4 <fputs@plt+0x44d30>
   50860:	ldr	r0, [sp, #116]	; 0x74
   50864:	ldr	r0, [r0]
   50868:	ldr	r0, [r0]
   5086c:	str	r0, [sp, #96]	; 0x60
   50870:	ldr	r0, [sp, #108]	; 0x6c
   50874:	cmp	r0, #0
   50878:	bne	50894 <fputs@plt+0x3f4e0>
   5087c:	ldr	r0, [fp, #-104]	; 0xffffff98
   50880:	ldr	r1, [sp, #112]	; 0x70
   50884:	ldr	r2, [fp, #-108]	; 0xffffff94
   50888:	bl	7593c <fputs@plt+0x64588>
   5088c:	cmp	r0, #0
   50890:	beq	515e8 <fputs@plt+0x40234>
   50894:	ldr	r4, [fp, #-104]	; 0xffffff98
   50898:	ldr	r9, [r4, #72]	; 0x48
   5089c:	add	r0, r9, #1
   508a0:	str	r0, [r4, #72]	; 0x48
   508a4:	mov	r0, r4
   508a8:	bl	58f08 <fputs@plt+0x47b54>
   508ac:	mov	r7, r0
   508b0:	str	r0, [sp, #88]	; 0x58
   508b4:	mov	r0, r4
   508b8:	bl	58f08 <fputs@plt+0x47b54>
   508bc:	str	r0, [fp, #-116]	; 0xffffff8c
   508c0:	ldr	r6, [sp, #84]	; 0x54
   508c4:	mov	r0, r6
   508c8:	mov	r1, #57	; 0x39
   508cc:	mov	r2, r9
   508d0:	ldr	sl, [sp, #96]	; 0x60
   508d4:	mov	r3, sl
   508d8:	bl	56a58 <fputs@plt+0x456a4>
   508dc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   508e0:	mov	r0, r6
   508e4:	mov	r1, #18
   508e8:	bl	57fcc <fputs@plt+0x46c18>
   508ec:	str	r0, [sp, #112]	; 0x70
   508f0:	str	r7, [sp]
   508f4:	mov	r0, r6
   508f8:	mov	r1, #49	; 0x31
   508fc:	ldr	r2, [sp, #64]	; 0x40
   50900:	mov	r3, sl
   50904:	bl	4644c <fputs@plt+0x35098>
   50908:	mov	r0, r6
   5090c:	mov	r1, #74	; 0x4a
   50910:	mov	r2, r9
   50914:	ldr	sl, [fp, #-116]	; 0xffffff8c
   50918:	mov	r3, sl
   5091c:	bl	56a58 <fputs@plt+0x456a4>
   50920:	str	sl, [sp]
   50924:	mov	r0, r6
   50928:	mov	r1, #75	; 0x4b
   5092c:	str	r9, [sp, #68]	; 0x44
   50930:	mov	r2, r9
   50934:	ldr	r9, [sp, #88]	; 0x58
   50938:	mov	r3, r9
   5093c:	bl	4644c <fputs@plt+0x35098>
   50940:	mov	r0, r6
   50944:	ldr	r7, [sp, #112]	; 0x70
   50948:	mov	r1, r7
   5094c:	bl	562d8 <fputs@plt+0x44f24>
   50950:	mov	r0, r6
   50954:	mov	r1, r7
   50958:	bl	560e4 <fputs@plt+0x44d30>
   5095c:	mov	r0, r4
   50960:	mov	r1, r9
   50964:	bl	58f44 <fputs@plt+0x47b90>
   50968:	mov	r0, r4
   5096c:	mov	r1, sl
   50970:	bl	58f44 <fputs@plt+0x47b90>
   50974:	mov	r7, #1
   50978:	ldr	r9, [sp, #120]	; 0x78
   5097c:	ldr	r4, [sp, #52]	; 0x34
   50980:	ldr	r6, [sp, #116]	; 0x74
   50984:	ldr	r1, [fp, #-108]	; 0xffffff94
   50988:	ldr	lr, [sp, #92]	; 0x5c
   5098c:	cmp	r9, #0
   50990:	beq	50a44 <fputs@plt+0x3f690>
   50994:	b	50a50 <fputs@plt+0x3f69c>
   50998:	ldr	r0, [sp, #112]	; 0x70
   5099c:	str	r0, [sp]
   509a0:	mov	r0, sl
   509a4:	ldr	r1, [fp, #-108]	; 0xffffff94
   509a8:	mov	r2, r6
   509ac:	ldr	r3, [fp, #8]
   509b0:	bl	74f54 <fputs@plt+0x63ba0>
   509b4:	mov	r2, #0
   509b8:	cmp	r0, #0
   509bc:	mov	r7, #0
   509c0:	bne	514f4 <fputs@plt+0x40140>
   509c4:	b	505c4 <fputs@plt+0x3f210>
   509c8:	sub	r0, fp, #100	; 0x64
   509cc:	vmov.i32	q8, #0	; 0x00000000
   509d0:	add	r2, r0, #16
   509d4:	vst1.32	{d16-d17}, [r2]
   509d8:	add	r0, r0, #4
   509dc:	vst1.32	{d16-d17}, [r0]
   509e0:	ldr	r0, [fp, #-104]	; 0xffffff98
   509e4:	str	r0, [fp, #-100]	; 0xffffff9c
   509e8:	mov	r0, #0
   509ec:	str	r0, [sp, #64]	; 0x40
   509f0:	cmp	r8, #0
   509f4:	mov	sl, #0
   509f8:	beq	50a2c <fputs@plt+0x3f678>
   509fc:	ldr	sl, [r8]
   50a00:	sub	r0, fp, #100	; 0x64
   50a04:	mov	r1, r8
   50a08:	mov	r7, lr
   50a0c:	bl	5cd94 <fputs@plt+0x4b9e0>
   50a10:	mov	lr, r7
   50a14:	ldr	r1, [fp, #-108]	; 0xffffff94
   50a18:	cmp	r0, #0
   50a1c:	beq	50a2c <fputs@plt+0x3f678>
   50a20:	mov	r7, #0
   50a24:	mov	r6, #0
   50a28:	b	503f0 <fputs@plt+0x3f03c>
   50a2c:	str	sl, [sp, #96]	; 0x60
   50a30:	mvn	r0, #0
   50a34:	str	r0, [sp, #68]	; 0x44
   50a38:	mov	r7, #0
   50a3c:	cmp	r9, #0
   50a40:	bne	50a50 <fputs@plt+0x3f69c>
   50a44:	ldr	r0, [sp, #96]	; 0x60
   50a48:	cmp	r0, #1
   50a4c:	ldrshge	lr, [r1, #32]
   50a50:	ldrsh	ip, [r1, #34]	; 0x22
   50a54:	cmp	ip, #1
   50a58:	str	lr, [sp, #92]	; 0x5c
   50a5c:	blt	50ad4 <fputs@plt+0x3f720>
   50a60:	ldr	r0, [r1, #4]
   50a64:	add	lr, r0, #15
   50a68:	ldrsh	r3, [r1, #34]	; 0x22
   50a6c:	uxth	ip, r3
   50a70:	mov	r6, #0
   50a74:	mov	r2, #0
   50a78:	ldrb	r0, [lr, r6, lsl #4]
   50a7c:	ubfx	r0, r0, #1, #1
   50a80:	add	r2, r2, r0
   50a84:	add	r6, r6, #1
   50a88:	cmp	r6, r3
   50a8c:	blt	50a78 <fputs@plt+0x3f6c4>
   50a90:	ldr	r6, [sp, #116]	; 0x74
   50a94:	cmp	r9, #0
   50a98:	beq	50ae0 <fputs@plt+0x3f72c>
   50a9c:	b	50b00 <fputs@plt+0x3f74c>
   50aa0:	str	r6, [sp]
   50aa4:	movw	r1, #28207	; 0x6e2f
   50aa8:	movt	r1, #8
   50aac:	ldr	r6, [fp, #-104]	; 0xffffff98
   50ab0:	mov	r7, #0
   50ab4:	mov	r0, r6
   50ab8:	mov	r2, r4
   50abc:	mov	r3, #0
   50ac0:	bl	1a8e8 <fputs@plt+0x9534>
   50ac4:	mov	r0, #1
   50ac8:	strb	r0, [r6, #17]
   50acc:	ldr	r6, [sp, #116]	; 0x74
   50ad0:	b	503f0 <fputs@plt+0x3f03c>
   50ad4:	mov	r2, #0
   50ad8:	cmp	r9, #0
   50adc:	bne	50b00 <fputs@plt+0x3f74c>
   50ae0:	ldr	r0, [sp, #96]	; 0x60
   50ae4:	cmp	r0, #0
   50ae8:	beq	50b00 <fputs@plt+0x3f74c>
   50aec:	sxth	r0, ip
   50af0:	sub	r0, r0, r2
   50af4:	ldr	r2, [sp, #96]	; 0x60
   50af8:	cmp	r2, r0
   50afc:	bne	50c2c <fputs@plt+0x3f878>
   50b00:	str	r7, [sp, #88]	; 0x58
   50b04:	cmp	r9, #0
   50b08:	beq	50b1c <fputs@plt+0x3f768>
   50b0c:	ldr	r3, [r9, #4]
   50b10:	ldr	r0, [sp, #96]	; 0x60
   50b14:	cmp	r0, r3
   50b18:	bne	50c58 <fputs@plt+0x3f8a4>
   50b1c:	ldrb	r0, [r5, #24]
   50b20:	mov	sl, #0
   50b24:	tst	r0, #128	; 0x80
   50b28:	mov	r0, #0
   50b2c:	str	r0, [sp, #56]	; 0x38
   50b30:	beq	50b5c <fputs@plt+0x3f7a8>
   50b34:	ldr	r1, [fp, #-104]	; 0xffffff98
   50b38:	ldr	r0, [r1, #76]	; 0x4c
   50b3c:	add	r3, r0, #1
   50b40:	str	r3, [r1, #76]	; 0x4c
   50b44:	ldr	r0, [sp, #84]	; 0x54
   50b48:	mov	r1, #22
   50b4c:	mov	r2, #0
   50b50:	str	r3, [sp, #56]	; 0x38
   50b54:	bl	56a58 <fputs@plt+0x456a4>
   50b58:	ldr	r1, [fp, #-108]	; 0xffffff94
   50b5c:	ldr	r9, [sp, #104]	; 0x68
   50b60:	cmp	r9, #0
   50b64:	ldr	r2, [sp, #68]	; 0x44
   50b68:	bne	50bf4 <fputs@plt+0x3f840>
   50b6c:	sub	r0, fp, #40	; 0x28
   50b70:	sub	r6, fp, #36	; 0x24
   50b74:	mov	r2, #0
   50b78:	mvn	r3, #0
   50b7c:	str	r3, [sp]
   50b80:	stmib	sp, {r2, r6}
   50b84:	str	r0, [sp, #12]
   50b88:	ldr	r0, [fp, #-104]	; 0xffffff98
   50b8c:	mov	r2, #55	; 0x37
   50b90:	mov	r3, #0
   50b94:	bl	71260 <fputs@plt+0x5feac>
   50b98:	mov	r6, r0
   50b9c:	mov	r0, #4
   50ba0:	add	r2, r0, r6, lsl #2
   50ba4:	mov	r0, r5
   50ba8:	mov	r3, #0
   50bac:	bl	209ac <fputs@plt+0xf5f8>
   50bb0:	cmp	r0, #0
   50bb4:	beq	50c9c <fputs@plt+0x3f8e8>
   50bb8:	mov	sl, r0
   50bbc:	cmp	r6, #1
   50bc0:	blt	50be8 <fputs@plt+0x3f834>
   50bc4:	mov	r0, #0
   50bc8:	ldr	r2, [fp, #-104]	; 0xffffff98
   50bcc:	ldr	r1, [r2, #76]	; 0x4c
   50bd0:	add	r1, r1, #1
   50bd4:	str	r1, [r2, #76]	; 0x4c
   50bd8:	str	r1, [sl, r0, lsl #2]
   50bdc:	add	r0, r0, #1
   50be0:	cmp	r6, r0
   50be4:	bne	50bcc <fputs@plt+0x3f818>
   50be8:	ldr	r6, [sp, #116]	; 0x74
   50bec:	ldr	r9, [sp, #104]	; 0x68
   50bf0:	ldr	r2, [sp, #68]	; 0x44
   50bf4:	ldr	r0, [sp, #88]	; 0x58
   50bf8:	cmp	r0, #0
   50bfc:	str	r4, [sp, #52]	; 0x34
   50c00:	str	sl, [sp, #44]	; 0x2c
   50c04:	beq	50c74 <fputs@plt+0x3f8c0>
   50c08:	ldr	r4, [sp, #84]	; 0x54
   50c0c:	mov	r0, r4
   50c10:	mov	r1, #108	; 0x6c
   50c14:	bl	57fcc <fputs@plt+0x46c18>
   50c18:	str	r0, [sp, #40]	; 0x28
   50c1c:	mov	r0, r4
   50c20:	bl	5afb8 <fputs@plt+0x49c04>
   50c24:	str	r0, [sp, #36]	; 0x24
   50c28:	b	50cc4 <fputs@plt+0x3f910>
   50c2c:	str	r0, [sp]
   50c30:	ldr	r0, [sp, #96]	; 0x60
   50c34:	str	r0, [sp, #4]
   50c38:	movw	r1, #28239	; 0x6e4f
   50c3c:	movt	r1, #8
   50c40:	mov	r7, #0
   50c44:	ldr	r0, [fp, #-104]	; 0xffffff98
   50c48:	mov	r2, r4
   50c4c:	mov	r3, #0
   50c50:	bl	1a8e8 <fputs@plt+0x9534>
   50c54:	b	503f0 <fputs@plt+0x3f03c>
   50c58:	movw	r1, #24932	; 0x6164
   50c5c:	movt	r1, #8
   50c60:	ldr	r0, [fp, #-104]	; 0xffffff98
   50c64:	ldr	r2, [sp, #96]	; 0x60
   50c68:	bl	1a8e8 <fputs@plt+0x9534>
   50c6c:	mov	r7, #0
   50c70:	b	503f0 <fputs@plt+0x3f03c>
   50c74:	cmp	r6, #0
   50c78:	beq	50cac <fputs@plt+0x3f8f8>
   50c7c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   50c80:	ldr	r4, [sp, #84]	; 0x54
   50c84:	mov	r0, r4
   50c88:	mov	r1, #18
   50c8c:	bl	57fcc <fputs@plt+0x46c18>
   50c90:	str	r0, [sp, #36]	; 0x24
   50c94:	str	r0, [sp, #40]	; 0x28
   50c98:	b	50cc0 <fputs@plt+0x3f90c>
   50c9c:	mov	r7, #0
   50ca0:	ldr	r9, [sp, #120]	; 0x78
   50ca4:	ldr	r6, [sp, #116]	; 0x74
   50ca8:	b	503f0 <fputs@plt+0x3f03c>
   50cac:	mov	r0, #0
   50cb0:	str	r0, [sp, #36]	; 0x24
   50cb4:	mov	r0, #0
   50cb8:	str	r0, [sp, #40]	; 0x28
   50cbc:	ldr	r4, [sp, #84]	; 0x54
   50cc0:	ldr	r9, [sp, #104]	; 0x68
   50cc4:	mov	r0, r4
   50cc8:	bl	57ff0 <fputs@plt+0x46c3c>
   50ccc:	str	r0, [sp, #60]	; 0x3c
   50cd0:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   50cd4:	tst	r0, #1
   50cd8:	ldr	r7, [sp, #88]	; 0x58
   50cdc:	beq	50f74 <fputs@plt+0x3fbc0>
   50ce0:	ldr	r0, [fp, #-108]	; 0xffffff94
   50ce4:	ldrsh	r0, [r0, #34]	; 0x22
   50ce8:	add	r1, r0, #1
   50cec:	ldr	r0, [fp, #-104]	; 0xffffff98
   50cf0:	bl	58308 <fputs@plt+0x46f54>
   50cf4:	str	r0, [sp, #48]	; 0x30
   50cf8:	ldr	r0, [sp, #92]	; 0x5c
   50cfc:	cmn	r0, #1
   50d00:	ble	50d30 <fputs@plt+0x3f97c>
   50d04:	ldr	r0, [sp, #88]	; 0x58
   50d08:	cmp	r0, #0
   50d0c:	beq	50d48 <fputs@plt+0x3f994>
   50d10:	ldr	r0, [sp, #48]	; 0x30
   50d14:	str	r0, [sp]
   50d18:	ldr	r0, [sp, #84]	; 0x54
   50d1c:	mov	r1, #47	; 0x2f
   50d20:	ldr	r2, [sp, #68]	; 0x44
   50d24:	ldr	r3, [sp, #92]	; 0x5c
   50d28:	bl	4644c <fputs@plt+0x35098>
   50d2c:	b	50d64 <fputs@plt+0x3f9b0>
   50d30:	ldr	r0, [sp, #84]	; 0x54
   50d34:	mov	r1, #22
   50d38:	mvn	r2, #0
   50d3c:	ldr	r3, [sp, #48]	; 0x30
   50d40:	bl	56a58 <fputs@plt+0x456a4>
   50d44:	b	50db0 <fputs@plt+0x3f9fc>
   50d48:	ldr	r0, [r8, #4]
   50d4c:	ldr	r1, [sp, #92]	; 0x5c
   50d50:	add	r1, r1, r1, lsl #2
   50d54:	ldr	r1, [r0, r1, lsl #2]
   50d58:	ldr	r0, [fp, #-104]	; 0xffffff98
   50d5c:	ldr	r2, [sp, #48]	; 0x30
   50d60:	bl	5626c <fputs@plt+0x44eb8>
   50d64:	ldr	r4, [sp, #84]	; 0x54
   50d68:	mov	r0, r4
   50d6c:	mov	r1, #77	; 0x4d
   50d70:	ldr	r7, [sp, #48]	; 0x30
   50d74:	mov	r2, r7
   50d78:	bl	57fcc <fputs@plt+0x46c18>
   50d7c:	mov	r6, r0
   50d80:	mov	r0, r4
   50d84:	mov	r1, #22
   50d88:	mvn	r2, #0
   50d8c:	mov	r3, r7
   50d90:	bl	56a58 <fputs@plt+0x456a4>
   50d94:	mov	r0, r4
   50d98:	mov	r1, r6
   50d9c:	bl	560e4 <fputs@plt+0x44d30>
   50da0:	mov	r0, r4
   50da4:	mov	r1, #38	; 0x26
   50da8:	mov	r2, r7
   50dac:	bl	57fcc <fputs@plt+0x46c18>
   50db0:	ldr	ip, [fp, #-108]	; 0xffffff94
   50db4:	ldrsh	r0, [ip, #34]	; 0x22
   50db8:	cmp	r0, #1
   50dbc:	ldr	r9, [sp, #120]	; 0x78
   50dc0:	blt	50eec <fputs@plt+0x3fb38>
   50dc4:	ldr	r0, [sp, #88]	; 0x58
   50dc8:	orrs	sl, r8, r0
   50dcc:	movwne	sl, #1
   50dd0:	ldr	r0, [sp, #48]	; 0x30
   50dd4:	add	r0, r0, #1
   50dd8:	str	r0, [sp, #112]	; 0x70
   50ddc:	clz	r0, r9
   50de0:	lsr	r0, r0, #5
   50de4:	str	r0, [fp, #-116]	; 0xffffff8c
   50de8:	mov	r6, #0
   50dec:	mov	r3, #0
   50df0:	cmp	r9, #0
   50df4:	beq	50e34 <fputs@plt+0x3fa80>
   50df8:	ldr	r0, [r9, #4]
   50dfc:	cmp	r0, #1
   50e00:	blt	50e30 <fputs@plt+0x3fa7c>
   50e04:	ldr	r0, [r9]
   50e08:	add	r0, r0, #4
   50e0c:	mov	r3, #0
   50e10:	ldr	r1, [r0, r3, lsl #3]
   50e14:	cmp	r1, r6
   50e18:	beq	50e34 <fputs@plt+0x3fa80>
   50e1c:	ldr	r1, [r9, #4]
   50e20:	add	r3, r3, #1
   50e24:	cmp	r3, r1
   50e28:	blt	50e10 <fputs@plt+0x3fa5c>
   50e2c:	b	50e34 <fputs@plt+0x3fa80>
   50e30:	mov	r3, #0
   50e34:	cmp	sl, #0
   50e38:	beq	50e80 <fputs@plt+0x3facc>
   50e3c:	cmp	r9, #0
   50e40:	beq	50e50 <fputs@plt+0x3fa9c>
   50e44:	ldr	r0, [r9, #4]
   50e48:	cmp	r3, r0
   50e4c:	bge	50e80 <fputs@plt+0x3facc>
   50e50:	ldr	r0, [sp, #88]	; 0x58
   50e54:	cmp	r0, #0
   50e58:	beq	50ea8 <fputs@plt+0x3faf4>
   50e5c:	ldr	r0, [sp, #112]	; 0x70
   50e60:	add	r0, r0, r6
   50e64:	str	r0, [sp]
   50e68:	ldr	r0, [sp, #84]	; 0x54
   50e6c:	mov	r1, #47	; 0x2f
   50e70:	ldr	r2, [sp, #68]	; 0x44
   50e74:	mov	r7, r3
   50e78:	bl	4644c <fputs@plt+0x35098>
   50e7c:	b	50ec8 <fputs@plt+0x3fb14>
   50e80:	mov	r7, r3
   50e84:	ldr	r0, [sp, #112]	; 0x70
   50e88:	add	r2, r0, r6
   50e8c:	ldr	r0, [ip, #4]
   50e90:	add	r0, r0, r6, lsl #4
   50e94:	ldr	r1, [r0, #4]
   50e98:	ldr	r0, [fp, #-104]	; 0xffffff98
   50e9c:	mov	r4, ip
   50ea0:	bl	5626c <fputs@plt+0x44eb8>
   50ea4:	b	50ecc <fputs@plt+0x3fb18>
   50ea8:	ldr	r0, [r8, #4]
   50eac:	mov	r7, r3
   50eb0:	add	r1, r3, r3, lsl #2
   50eb4:	ldr	r1, [r0, r1, lsl #2]
   50eb8:	ldr	r0, [sp, #112]	; 0x70
   50ebc:	add	r2, r0, r6
   50ec0:	ldr	r0, [fp, #-104]	; 0xffffff98
   50ec4:	bl	75a28 <fputs@plt+0x64674>
   50ec8:	ldr	r4, [fp, #-108]	; 0xffffff94
   50ecc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   50ed0:	mov	r3, r7
   50ed4:	add	r3, r7, r0
   50ed8:	add	r6, r6, #1
   50edc:	ldrsh	r0, [r4, #34]	; 0x22
   50ee0:	cmp	r6, r0
   50ee4:	mov	ip, r4
   50ee8:	blt	50df0 <fputs@plt+0x3fa3c>
   50eec:	ldr	r9, [sp, #104]	; 0x68
   50ef0:	cmp	r9, #0
   50ef4:	ldr	r4, [sp, #84]	; 0x54
   50ef8:	bne	50f14 <fputs@plt+0x3fb60>
   50efc:	ldr	r0, [sp, #48]	; 0x30
   50f00:	add	r2, r0, #1
   50f04:	mov	r0, r4
   50f08:	mov	r1, ip
   50f0c:	bl	5c544 <fputs@plt+0x4b190>
   50f10:	ldr	ip, [fp, #-108]	; 0xffffff94
   50f14:	ldrsh	r0, [ip, #34]	; 0x22
   50f18:	mov	r1, #1
   50f1c:	mvn	r0, r0
   50f20:	ldr	sl, [sp, #48]	; 0x30
   50f24:	add	r0, sl, r0
   50f28:	stm	sp, {r1, ip}
   50f2c:	str	r0, [sp, #8]
   50f30:	ldr	r0, [fp, #8]
   50f34:	str	r0, [sp, #12]
   50f38:	ldr	r0, [sp, #60]	; 0x3c
   50f3c:	str	r0, [sp, #16]
   50f40:	ldr	r7, [fp, #-104]	; 0xffffff98
   50f44:	mov	r0, r7
   50f48:	ldr	r1, [sp, #108]	; 0x6c
   50f4c:	mov	r2, #108	; 0x6c
   50f50:	mov	r3, #0
   50f54:	mov	r6, ip
   50f58:	bl	71b8c <fputs@plt+0x607d8>
   50f5c:	ldrsh	r0, [r6, #34]	; 0x22
   50f60:	add	r2, r0, #1
   50f64:	mov	r0, r7
   50f68:	mov	r1, sl
   50f6c:	bl	58648 <fputs@plt+0x47294>
   50f70:	ldr	r7, [sp, #88]	; 0x58
   50f74:	cmp	r9, #0
   50f78:	bne	513e8 <fputs@plt+0x40034>
   50f7c:	ldr	r0, [fp, #-108]	; 0xffffff94
   50f80:	ldrb	r0, [r0, #42]	; 0x2a
   50f84:	tst	r0, #16
   50f88:	beq	50fa0 <fputs@plt+0x3fbec>
   50f8c:	ldr	r0, [sp, #84]	; 0x54
   50f90:	mov	r1, #25
   50f94:	mov	r2, #0
   50f98:	ldr	r3, [sp, #76]	; 0x4c
   50f9c:	bl	56a58 <fputs@plt+0x456a4>
   50fa0:	ldr	r0, [sp, #92]	; 0x5c
   50fa4:	cmp	r0, #0
   50fa8:	blt	50fd8 <fputs@plt+0x3fc24>
   50fac:	ldr	r0, [sp, #88]	; 0x58
   50fb0:	cmp	r0, #0
   50fb4:	beq	51010 <fputs@plt+0x3fc5c>
   50fb8:	ldr	r0, [sp, #80]	; 0x50
   50fbc:	str	r0, [sp]
   50fc0:	ldr	r0, [sp, #84]	; 0x54
   50fc4:	mov	r1, #47	; 0x2f
   50fc8:	ldr	r2, [sp, #68]	; 0x44
   50fcc:	ldr	r3, [sp, #92]	; 0x5c
   50fd0:	bl	4644c <fputs@plt+0x35098>
   50fd4:	b	51038 <fputs@plt+0x3fc84>
   50fd8:	ldr	r0, [fp, #-108]	; 0xffffff94
   50fdc:	ldrb	r0, [r0, #42]	; 0x2a
   50fe0:	and	r0, r0, #16
   50fe4:	ldr	r1, [sp, #100]	; 0x64
   50fe8:	orrs	r0, r0, r1
   50fec:	beq	510c8 <fputs@plt+0x3fd14>
   50ff0:	mov	r0, #0
   50ff4:	str	r0, [sp, #112]	; 0x70
   50ff8:	ldr	r0, [sp, #84]	; 0x54
   50ffc:	mov	r1, #25
   51000:	mov	r2, #0
   51004:	ldr	r3, [sp, #80]	; 0x50
   51008:	bl	56a58 <fputs@plt+0x456a4>
   5100c:	b	510ec <fputs@plt+0x3fd38>
   51010:	ldr	r0, [sp, #116]	; 0x74
   51014:	cmp	r0, #0
   51018:	beq	515f8 <fputs@plt+0x40244>
   5101c:	ldr	r0, [sp, #92]	; 0x5c
   51020:	ldr	r1, [sp, #64]	; 0x40
   51024:	add	r2, r0, r1
   51028:	ldr	r0, [sp, #84]	; 0x54
   5102c:	mov	r1, #30
   51030:	ldr	r3, [sp, #80]	; 0x50
   51034:	bl	56a58 <fputs@plt+0x456a4>
   51038:	ldr	r0, [fp, #-108]	; 0xffffff94
   5103c:	ldrb	r0, [r0, #42]	; 0x2a
   51040:	tst	r0, #16
   51044:	bne	51090 <fputs@plt+0x3fcdc>
   51048:	ldr	r4, [sp, #84]	; 0x54
   5104c:	mov	r0, r4
   51050:	mov	r1, #77	; 0x4d
   51054:	ldr	r6, [sp, #80]	; 0x50
   51058:	mov	r2, r6
   5105c:	bl	57fcc <fputs@plt+0x46c18>
   51060:	mov	r9, r0
   51064:	ldr	r2, [fp, #-36]	; 0xffffffdc
   51068:	ldr	r0, [sp, #72]	; 0x48
   5106c:	str	r0, [sp]
   51070:	mov	r0, r4
   51074:	mov	r1, #74	; 0x4a
   51078:	mov	r3, r6
   5107c:	bl	4644c <fputs@plt+0x35098>
   51080:	mov	r0, r4
   51084:	mov	r1, r9
   51088:	bl	560e4 <fputs@plt+0x44d30>
   5108c:	b	510b0 <fputs@plt+0x3fcfc>
   51090:	ldr	r4, [sp, #84]	; 0x54
   51094:	mov	r0, r4
   51098:	bl	5afb8 <fputs@plt+0x49c04>
   5109c:	add	r3, r0, #2
   510a0:	mov	r0, r4
   510a4:	mov	r1, #76	; 0x4c
   510a8:	ldr	r2, [sp, #80]	; 0x50
   510ac:	bl	56a58 <fputs@plt+0x456a4>
   510b0:	ldr	r0, [sp, #84]	; 0x54
   510b4:	mov	r1, #38	; 0x26
   510b8:	ldr	r2, [sp, #80]	; 0x50
   510bc:	bl	57fcc <fputs@plt+0x46c18>
   510c0:	mov	r0, #0
   510c4:	b	510e8 <fputs@plt+0x3fd34>
   510c8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   510cc:	ldr	r0, [sp, #72]	; 0x48
   510d0:	str	r0, [sp]
   510d4:	ldr	r0, [sp, #84]	; 0x54
   510d8:	mov	r1, #74	; 0x4a
   510dc:	ldr	r3, [sp, #80]	; 0x50
   510e0:	bl	4644c <fputs@plt+0x35098>
   510e4:	mov	r0, #1
   510e8:	str	r0, [sp, #112]	; 0x70
   510ec:	ldr	sl, [fp, #-104]	; 0xffffff98
   510f0:	mov	r0, sl
   510f4:	ldr	r1, [sp, #72]	; 0x48
   510f8:	ldr	r2, [sp, #80]	; 0x50
   510fc:	bl	75a74 <fputs@plt+0x646c0>
   51100:	ldr	r2, [fp, #-108]	; 0xffffff94
   51104:	ldrsh	r0, [r2, #34]	; 0x22
   51108:	cmp	r0, #1
   5110c:	ldr	r4, [sp, #120]	; 0x78
   51110:	ldr	r9, [sp, #88]	; 0x58
   51114:	ldr	r7, [sp, #96]	; 0x60
   51118:	blt	512a8 <fputs@plt+0x3fef4>
   5111c:	mov	r6, #0
   51120:	mov	r0, #0
   51124:	str	r0, [fp, #-116]	; 0xffffff8c
   51128:	b	51198 <fputs@plt+0x3fde4>
   5112c:	ldr	r0, [sp, #116]	; 0x74
   51130:	cmp	r0, #0
   51134:	beq	5116c <fputs@plt+0x3fdb8>
   51138:	ldr	r0, [fp, #-112]	; 0xffffff90
   5113c:	ldr	r1, [sp, #64]	; 0x40
   51140:	cmp	r1, r0
   51144:	beq	51160 <fputs@plt+0x3fdac>
   51148:	ldr	r0, [sp, #64]	; 0x40
   5114c:	add	r2, r3, r0
   51150:	ldr	r0, [sp, #84]	; 0x54
   51154:	mov	r1, #31
   51158:	mov	r3, ip
   5115c:	bl	56a58 <fputs@plt+0x456a4>
   51160:	ldr	r4, [sp, #120]	; 0x78
   51164:	ldr	sl, [fp, #-104]	; 0xffffff98
   51168:	b	5118c <fputs@plt+0x3fdd8>
   5116c:	ldr	r0, [r8, #4]
   51170:	add	r1, r3, r3, lsl #2
   51174:	ldr	r1, [r0, r1, lsl #2]
   51178:	ldr	sl, [fp, #-104]	; 0xffffff98
   5117c:	mov	r0, sl
   51180:	mov	r2, ip
   51184:	bl	5626c <fputs@plt+0x44eb8>
   51188:	ldr	r4, [sp, #120]	; 0x78
   5118c:	ldr	r9, [sp, #88]	; 0x58
   51190:	ldr	r7, [sp, #96]	; 0x60
   51194:	b	51294 <fputs@plt+0x3fee0>
   51198:	ldr	r0, [fp, #-112]	; 0xffffff90
   5119c:	add	ip, r6, r0
   511a0:	ldrsh	r0, [r2, #32]
   511a4:	cmp	r6, r0
   511a8:	bne	511c0 <fputs@plt+0x3fe0c>
   511ac:	ldr	r0, [sp, #84]	; 0x54
   511b0:	mov	r1, #26
   511b4:	mov	r2, ip
   511b8:	bl	57fcc <fputs@plt+0x46c18>
   511bc:	b	51294 <fputs@plt+0x3fee0>
   511c0:	cmp	r4, #0
   511c4:	beq	51200 <fputs@plt+0x3fe4c>
   511c8:	ldr	r0, [r4, #4]
   511cc:	cmp	r0, #1
   511d0:	blt	51228 <fputs@plt+0x3fe74>
   511d4:	ldr	r0, [r4]
   511d8:	add	r0, r0, #4
   511dc:	mov	r3, #0
   511e0:	ldr	r1, [r0, r3, lsl #3]
   511e4:	cmp	r1, r6
   511e8:	beq	5122c <fputs@plt+0x3fe78>
   511ec:	ldr	r1, [r4, #4]
   511f0:	add	r3, r3, #1
   511f4:	cmp	r3, r1
   511f8:	blt	511e0 <fputs@plt+0x3fe2c>
   511fc:	b	5122c <fputs@plt+0x3fe78>
   51200:	ldr	r0, [r2, #4]
   51204:	add	r0, r0, r6, lsl #4
   51208:	ldrb	r0, [r0, #15]
   5120c:	tst	r0, #2
   51210:	bne	51270 <fputs@plt+0x3febc>
   51214:	ldr	r0, [fp, #-116]	; 0xffffff8c
   51218:	sub	r3, r6, r0
   5121c:	cmp	r7, #0
   51220:	bne	51234 <fputs@plt+0x3fe80>
   51224:	b	5127c <fputs@plt+0x3fec8>
   51228:	mov	r3, #0
   5122c:	cmp	r7, #0
   51230:	beq	5127c <fputs@plt+0x3fec8>
   51234:	cmp	r3, #0
   51238:	blt	5127c <fputs@plt+0x3fec8>
   5123c:	cmp	r4, #0
   51240:	beq	51250 <fputs@plt+0x3fe9c>
   51244:	ldr	r0, [r4, #4]
   51248:	cmp	r3, r0
   5124c:	bge	5127c <fputs@plt+0x3fec8>
   51250:	cmp	r9, #0
   51254:	beq	5112c <fputs@plt+0x3fd78>
   51258:	str	ip, [sp]
   5125c:	ldr	r0, [sp, #84]	; 0x54
   51260:	mov	r1, #47	; 0x2f
   51264:	ldr	r2, [sp, #68]	; 0x44
   51268:	bl	4644c <fputs@plt+0x35098>
   5126c:	b	51294 <fputs@plt+0x3fee0>
   51270:	ldr	r0, [fp, #-116]	; 0xffffff8c
   51274:	add	r0, r0, #1
   51278:	str	r0, [fp, #-116]	; 0xffffff8c
   5127c:	ldr	r0, [r2, #4]
   51280:	add	r0, r0, r6, lsl #4
   51284:	ldr	r1, [r0, #4]
   51288:	mov	r0, sl
   5128c:	mov	r2, ip
   51290:	bl	75a90 <fputs@plt+0x646dc>
   51294:	ldr	r2, [fp, #-108]	; 0xffffff94
   51298:	ldrsh	r0, [r2, #34]	; 0x22
   5129c:	add	r6, r6, #1
   512a0:	cmp	r6, r0
   512a4:	blt	51198 <fputs@plt+0x3fde4>
   512a8:	ldrb	r0, [r2, #42]	; 0x2a
   512ac:	tst	r0, #16
   512b0:	bne	51370 <fputs@plt+0x3ffbc>
   512b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   512b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   512bc:	mov	sl, #0
   512c0:	sub	ip, fp, #100	; 0x64
   512c4:	ldr	r1, [fp, #8]
   512c8:	uxtb	r2, r1
   512cc:	mov	r1, #1
   512d0:	ldr	r7, [sp, #92]	; 0x5c
   512d4:	eor	r1, r1, r7, lsr #31
   512d8:	str	r0, [sp]
   512dc:	ldr	r9, [sp, #76]	; 0x4c
   512e0:	stmib	sp, {r9, sl}
   512e4:	str	r1, [sp, #12]
   512e8:	str	r2, [sp, #16]
   512ec:	ldr	r0, [sp, #60]	; 0x3c
   512f0:	str	r0, [sp, #20]
   512f4:	str	ip, [sp, #24]
   512f8:	str	sl, [sp, #28]
   512fc:	ldr	r6, [fp, #-104]	; 0xffffff98
   51300:	mov	r0, r6
   51304:	ldr	r4, [fp, #-108]	; 0xffffff94
   51308:	mov	r1, r4
   5130c:	ldr	r7, [sp, #44]	; 0x2c
   51310:	mov	r2, r7
   51314:	bl	7404c <fputs@plt+0x62c98>
   51318:	str	sl, [sp]
   5131c:	str	sl, [sp, #4]
   51320:	mov	r0, r6
   51324:	mov	r1, r4
   51328:	mov	r2, #0
   5132c:	mov	r3, r9
   51330:	bl	71c24 <fputs@plt+0x60870>
   51334:	ldr	r3, [fp, #-40]	; 0xffffffd8
   51338:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5133c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   51340:	clz	r0, r0
   51344:	lsr	r0, r0, #5
   51348:	str	r9, [sp]
   5134c:	stmib	sp, {r7, sl}
   51350:	ldr	r1, [sp, #112]	; 0x70
   51354:	str	r1, [sp, #12]
   51358:	str	r0, [sp, #16]
   5135c:	mov	r0, r6
   51360:	mov	r1, r4
   51364:	bl	74c14 <fputs@plt+0x63860>
   51368:	ldr	r4, [sp, #84]	; 0x54
   5136c:	b	513e0 <fputs@plt+0x4002c>
   51370:	mov	r0, r5
   51374:	ldr	r4, [fp, #-108]	; 0xffffff94
   51378:	mov	r1, r4
   5137c:	bl	45b98 <fputs@plt+0x347e4>
   51380:	mov	r6, r0
   51384:	ldr	r7, [fp, #-104]	; 0xffffff98
   51388:	mov	r0, r7
   5138c:	mov	r1, r4
   51390:	bl	71428 <fputs@plt+0x60074>
   51394:	ldrsh	r0, [r4, #34]	; 0x22
   51398:	mvn	r1, #9
   5139c:	ldr	r2, [sp, #76]	; 0x4c
   513a0:	stm	sp, {r2, r6}
   513a4:	str	r1, [sp, #8]
   513a8:	add	r3, r0, #2
   513ac:	ldr	r4, [sp, #84]	; 0x54
   513b0:	mov	r0, r4
   513b4:	mov	r1, #12
   513b8:	mov	r2, #1
   513bc:	bl	560f8 <fputs@plt+0x44d44>
   513c0:	ldr	r0, [fp, #8]
   513c4:	cmp	r0, #10
   513c8:	movweq	r0, #2
   513cc:	uxtb	r1, r0
   513d0:	mov	r0, r4
   513d4:	bl	1aaa0 <fputs@plt+0x96ec>
   513d8:	mov	r0, r7
   513dc:	bl	59434 <fputs@plt+0x48080>
   513e0:	ldr	r9, [sp, #104]	; 0x68
   513e4:	ldr	r7, [sp, #88]	; 0x58
   513e8:	ldrb	r0, [r5, #24]
   513ec:	tst	r0, #128	; 0x80
   513f0:	beq	51408 <fputs@plt+0x40054>
   513f4:	mov	r0, r4
   513f8:	mov	r1, #37	; 0x25
   513fc:	ldr	r2, [sp, #56]	; 0x38
   51400:	mov	r3, #1
   51404:	bl	56a58 <fputs@plt+0x456a4>
   51408:	ldr	r1, [sp, #108]	; 0x6c
   5140c:	cmp	r1, #0
   51410:	beq	51458 <fputs@plt+0x400a4>
   51414:	ldr	r2, [fp, #-108]	; 0xffffff94
   51418:	ldrsh	r0, [r2, #34]	; 0x22
   5141c:	mov	r3, #2
   51420:	mvn	r0, r0
   51424:	ldr	r6, [sp, #80]	; 0x50
   51428:	add	r0, r6, r0
   5142c:	str	r3, [sp]
   51430:	str	r2, [sp, #4]
   51434:	str	r0, [sp, #8]
   51438:	ldr	r0, [fp, #8]
   5143c:	str	r0, [sp, #12]
   51440:	ldr	r0, [sp, #60]	; 0x3c
   51444:	str	r0, [sp, #16]
   51448:	ldr	r0, [fp, #-104]	; 0xffffff98
   5144c:	mov	r2, #108	; 0x6c
   51450:	mov	r3, #0
   51454:	bl	71b8c <fputs@plt+0x607d8>
   51458:	mov	r0, r4
   5145c:	ldr	r1, [sp, #60]	; 0x3c
   51460:	bl	58114 <fputs@plt+0x46d60>
   51464:	cmp	r7, #0
   51468:	beq	514a4 <fputs@plt+0x400f0>
   5146c:	mov	r0, r4
   51470:	mov	r1, #7
   51474:	ldr	r6, [sp, #68]	; 0x44
   51478:	mov	r2, r6
   5147c:	ldr	r3, [sp, #36]	; 0x24
   51480:	bl	56a58 <fputs@plt+0x456a4>
   51484:	mov	r0, r4
   51488:	ldr	r1, [sp, #40]	; 0x28
   5148c:	bl	560e4 <fputs@plt+0x44d30>
   51490:	mov	r0, r4
   51494:	mov	r1, #61	; 0x3d
   51498:	mov	r2, r6
   5149c:	bl	57fcc <fputs@plt+0x46c18>
   514a0:	b	514c8 <fputs@plt+0x40114>
   514a4:	ldr	r0, [sp, #116]	; 0x74
   514a8:	cmp	r0, #0
   514ac:	beq	514c8 <fputs@plt+0x40114>
   514b0:	mov	r0, r4
   514b4:	ldr	r1, [sp, #36]	; 0x24
   514b8:	bl	562d8 <fputs@plt+0x44f24>
   514bc:	mov	r0, r4
   514c0:	ldr	r1, [sp, #40]	; 0x28
   514c4:	bl	560e4 <fputs@plt+0x44d30>
   514c8:	cmp	r9, #0
   514cc:	ldreq	r0, [fp, #-108]	; 0xffffff94
   514d0:	ldrbeq	r0, [r0, #42]	; 0x2a
   514d4:	andseq	r0, r0, #16
   514d8:	beq	5158c <fputs@plt+0x401d8>
   514dc:	ldr	r9, [sp, #120]	; 0x78
   514e0:	ldr	r4, [sp, #52]	; 0x34
   514e4:	ldr	r6, [sp, #116]	; 0x74
   514e8:	ldr	r7, [sp, #44]	; 0x2c
   514ec:	ldr	sl, [fp, #-104]	; 0xffffff98
   514f0:	ldr	r2, [sp, #56]	; 0x38
   514f4:	ldrb	r0, [sl, #18]
   514f8:	cmp	r0, #0
   514fc:	bne	51520 <fputs@plt+0x4016c>
   51500:	ldr	r0, [fp, #-104]	; 0xffffff98
   51504:	ldr	r0, [r0, #420]	; 0x1a4
   51508:	cmp	r0, #0
   5150c:	bne	51520 <fputs@plt+0x4016c>
   51510:	ldr	r0, [fp, #-104]	; 0xffffff98
   51514:	mov	sl, r2
   51518:	bl	717f4 <fputs@plt+0x60440>
   5151c:	mov	r2, sl
   51520:	ldrb	r0, [r5, #24]
   51524:	tst	r0, #128	; 0x80
   51528:	beq	503f0 <fputs@plt+0x3f03c>
   5152c:	ldr	r1, [fp, #-104]	; 0xffffff98
   51530:	ldrb	r0, [r1, #18]
   51534:	cmp	r0, #0
   51538:	bne	503f0 <fputs@plt+0x3f03c>
   5153c:	ldr	r0, [r1, #420]	; 0x1a4
   51540:	cmp	r0, #0
   51544:	bne	503f0 <fputs@plt+0x3f03c>
   51548:	ldr	sl, [sp, #84]	; 0x54
   5154c:	mov	r0, sl
   51550:	mov	r1, #33	; 0x21
   51554:	mov	r3, #1
   51558:	bl	56a58 <fputs@plt+0x456a4>
   5155c:	mov	r0, sl
   51560:	mov	r1, #1
   51564:	bl	47354 <fputs@plt+0x35fa0>
   51568:	mov	r0, #0
   5156c:	str	r0, [sp]
   51570:	movw	r3, #28291	; 0x6e83
   51574:	movt	r3, #8
   51578:	mov	r0, sl
   5157c:	mov	r1, #0
   51580:	mov	r2, #0
   51584:	bl	473dc <fputs@plt+0x36028>
   51588:	b	503f0 <fputs@plt+0x3f03c>
   5158c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   51590:	ldr	r0, [fp, #-40]	; 0xffffffd8
   51594:	cmp	r2, r0
   51598:	bge	515a8 <fputs@plt+0x401f4>
   5159c:	ldr	r0, [sp, #84]	; 0x54
   515a0:	mov	r1, #61	; 0x3d
   515a4:	bl	57fcc <fputs@plt+0x46c18>
   515a8:	ldr	r0, [fp, #-108]	; 0xffffff94
   515ac:	ldr	r9, [r0, #8]
   515b0:	cmp	r9, #0
   515b4:	beq	514dc <fputs@plt+0x40128>
   515b8:	mov	r6, #0
   515bc:	ldr	r4, [sp, #84]	; 0x54
   515c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   515c4:	add	r2, r6, r0
   515c8:	mov	r0, r4
   515cc:	mov	r1, #61	; 0x3d
   515d0:	bl	57fcc <fputs@plt+0x46c18>
   515d4:	add	r6, r6, #1
   515d8:	ldr	r9, [r9, #20]
   515dc:	cmp	r9, #0
   515e0:	bne	515c0 <fputs@plt+0x4020c>
   515e4:	b	514dc <fputs@plt+0x40128>
   515e8:	mov	r7, #0
   515ec:	mov	r0, #0
   515f0:	str	r0, [sp, #68]	; 0x44
   515f4:	b	50978 <fputs@plt+0x3f5c4>
   515f8:	ldr	r0, [r8, #4]
   515fc:	ldr	r1, [sp, #92]	; 0x5c
   51600:	add	r1, r1, r1, lsl #2
   51604:	ldr	r1, [r0, r1, lsl #2]
   51608:	ldr	r0, [fp, #-104]	; 0xffffff98
   5160c:	ldr	r2, [sp, #80]	; 0x50
   51610:	bl	5626c <fputs@plt+0x44eb8>
   51614:	ldr	r0, [sp, #84]	; 0x54
   51618:	mvn	r1, #0
   5161c:	bl	5637c <fputs@plt+0x44fc8>
   51620:	cmp	r0, #0
   51624:	beq	51038 <fputs@plt+0x3fc84>
   51628:	ldrb	r1, [r0]
   5162c:	cmp	r1, #25
   51630:	bne	51038 <fputs@plt+0x3fc84>
   51634:	ldr	r1, [fp, #-108]	; 0xffffff94
   51638:	ldrb	r1, [r1, #42]	; 0x2a
   5163c:	tst	r1, #16
   51640:	bne	51038 <fputs@plt+0x3fc84>
   51644:	mov	r1, #74	; 0x4a
   51648:	strb	r1, [r0]
   5164c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   51650:	str	r1, [r0, #4]
   51654:	ldr	r1, [sp, #80]	; 0x50
   51658:	str	r1, [r0, #8]
   5165c:	ldr	r1, [sp, #72]	; 0x48
   51660:	str	r1, [r0, #12]
   51664:	b	510e4 <fputs@plt+0x3fd30>
   51668:	push	{r4, r5, r6, r7, fp, lr}
   5166c:	add	fp, sp, #16
   51670:	sub	sp, sp, #8
   51674:	mov	r4, r2
   51678:	mov	r6, r1
   5167c:	mov	r5, r0
   51680:	cmp	r1, #0
   51684:	bne	516a8 <fputs@plt+0x402f4>
   51688:	mov	r7, #0
   5168c:	mov	r0, r5
   51690:	mov	r2, #8
   51694:	mov	r3, #0
   51698:	bl	19680 <fputs@plt+0x82cc>
   5169c:	mov	r6, r0
   516a0:	cmp	r0, #0
   516a4:	beq	516fc <fputs@plt+0x40348>
   516a8:	mov	r3, r6
   516ac:	ldr	r1, [r3], #4
   516b0:	add	r0, sp, #4
   516b4:	str	r0, [sp]
   516b8:	mov	r0, r5
   516bc:	mov	r2, #8
   516c0:	bl	70e04 <fputs@plt+0x5fa50>
   516c4:	str	r0, [r6]
   516c8:	ldr	r7, [sp, #4]
   516cc:	mov	r0, r5
   516d0:	cmn	r7, #1
   516d4:	ble	516f0 <fputs@plt+0x4033c>
   516d8:	mov	r1, r4
   516dc:	bl	5bc50 <fputs@plt+0x4a89c>
   516e0:	ldr	r1, [r6]
   516e4:	str	r0, [r1, r7, lsl #3]
   516e8:	mov	r7, r6
   516ec:	b	516fc <fputs@plt+0x40348>
   516f0:	mov	r1, r6
   516f4:	bl	44290 <fputs@plt+0x32edc>
   516f8:	mov	r7, #0
   516fc:	mov	r0, r7
   51700:	sub	sp, fp, #16
   51704:	pop	{r4, r5, r6, r7, fp, pc}
   51708:	ldr	r1, [r1]
   5170c:	str	r1, [r0, #4]
   51710:	ldm	r2, {r1, r2}
   51714:	add	r1, r1, r2
   51718:	str	r1, [r0, #8]
   5171c:	bx	lr
   51720:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51724:	add	fp, sp, #28
   51728:	sub	sp, sp, #12
   5172c:	cmp	r1, #0
   51730:	beq	51960 <fputs@plt+0x405ac>
   51734:	mov	r7, r1
   51738:	mov	r4, r0
   5173c:	ldr	r9, [r0]
   51740:	ldr	r8, [r1, #8]
   51744:	mov	r6, r8
   51748:	ldrb	r0, [r6, #1]!
   5174c:	cmp	r0, #0
   51750:	beq	517ec <fputs@plt+0x40438>
   51754:	mov	r0, r8
   51758:	bl	1358c <fputs@plt+0x21d8>
   5175c:	mov	sl, r0
   51760:	ldrb	r0, [r8]
   51764:	cmp	r0, #63	; 0x3f
   51768:	bne	51808 <fputs@plt+0x40454>
   5176c:	mov	r5, sl
   51770:	sub	r2, sl, #1
   51774:	mov	r1, sp
   51778:	mov	r0, r6
   5177c:	mov	r3, #1
   51780:	bl	320e0 <fputs@plt+0x20d2c>
   51784:	ldm	sp, {r6, sl}
   51788:	strh	r6, [r7, #32]
   5178c:	cmp	r0, #0
   51790:	bne	517b4 <fputs@plt+0x40400>
   51794:	subs	r0, r6, #1
   51798:	sbcs	r0, sl, #0
   5179c:	blt	517b4 <fputs@plt+0x40400>
   517a0:	ldr	r0, [r9, #128]	; 0x80
   517a4:	subs	r1, r0, r6
   517a8:	rscs	r0, sl, r0, asr #31
   517ac:	mov	r0, r6
   517b0:	bge	517cc <fputs@plt+0x40418>
   517b4:	ldr	r2, [r9, #128]	; 0x80
   517b8:	movw	r1, #28305	; 0x6e91
   517bc:	movt	r1, #8
   517c0:	mov	r0, r4
   517c4:	bl	1a8e8 <fputs@plt+0x9534>
   517c8:	mov	r0, #0
   517cc:	mov	r2, #444	; 0x1bc
   517d0:	mov	r1, r4
   517d4:	ldrsh	r2, [r1, r2]!	; <UNPREDICTABLE>
   517d8:	subs	r3, r2, r6
   517dc:	rscs	r2, sl, r2, asr #31
   517e0:	strhlt	r6, [r1]
   517e4:	mov	sl, r5
   517e8:	b	51880 <fputs@plt+0x404cc>
   517ec:	mov	r0, #444	; 0x1bc
   517f0:	mov	r1, r4
   517f4:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   517f8:	add	r0, r0, #1
   517fc:	strh	r0, [r1]
   51800:	strh	r0, [r7, #32]
   51804:	b	51928 <fputs@plt+0x40574>
   51808:	ldr	r0, [r4, #448]	; 0x1c0
   5180c:	cmp	r0, #1
   51810:	blt	51868 <fputs@plt+0x404b4>
   51814:	ldr	r6, [r4, #476]	; 0x1dc
   51818:	mov	r0, #0
   5181c:	mov	r5, #0
   51820:	ldr	r0, [r6, r0, lsl #2]
   51824:	cmp	r0, #0
   51828:	beq	5183c <fputs@plt+0x40488>
   5182c:	mov	r1, r8
   51830:	bl	11390 <strcmp@plt>
   51834:	cmp	r0, #0
   51838:	beq	51854 <fputs@plt+0x404a0>
   5183c:	ldr	r1, [r4, #448]	; 0x1c0
   51840:	add	r5, r5, #1
   51844:	sxth	r0, r5
   51848:	cmp	r1, r0
   5184c:	bgt	51820 <fputs@plt+0x4046c>
   51850:	b	51868 <fputs@plt+0x404b4>
   51854:	add	r0, r5, #1
   51858:	strh	r0, [r7, #32]
   5185c:	movw	r1, #65535	; 0xffff
   51860:	tst	r0, r1
   51864:	bne	51880 <fputs@plt+0x404cc>
   51868:	mov	r0, #444	; 0x1bc
   5186c:	mov	r1, r4
   51870:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   51874:	add	r0, r0, #1
   51878:	strh	r0, [r1]
   5187c:	strh	r0, [r7, #32]
   51880:	sxth	r6, r0
   51884:	cmp	r6, #1
   51888:	blt	51928 <fputs@plt+0x40574>
   5188c:	ldr	r0, [r4, #448]	; 0x1c0
   51890:	cmp	r0, r6
   51894:	bge	518d4 <fputs@plt+0x40520>
   51898:	ldr	r1, [r4, #476]	; 0x1dc
   5189c:	lsl	r2, r6, #2
   518a0:	mov	r0, r9
   518a4:	mov	r3, #0
   518a8:	bl	20938 <fputs@plt+0xf584>
   518ac:	cmp	r0, #0
   518b0:	beq	51960 <fputs@plt+0x405ac>
   518b4:	str	r0, [r4, #476]	; 0x1dc
   518b8:	ldr	r1, [r4, #448]	; 0x1c0
   518bc:	add	r0, r0, r1, lsl #2
   518c0:	sub	r1, r6, r1
   518c4:	lsl	r2, r1, #2
   518c8:	mov	r1, #0
   518cc:	bl	11174 <memset@plt>
   518d0:	str	r6, [r4, #448]	; 0x1c0
   518d4:	ldrb	r0, [r8]
   518d8:	cmp	r0, #63	; 0x3f
   518dc:	bne	518f4 <fputs@plt+0x40540>
   518e0:	ldr	r0, [r4, #476]	; 0x1dc
   518e4:	add	r0, r0, r6, lsl #2
   518e8:	ldr	r0, [r0, #-4]
   518ec:	cmp	r0, #0
   518f0:	bne	51928 <fputs@plt+0x40574>
   518f4:	mvn	r0, #3
   518f8:	add	r5, r0, r6, lsl #2
   518fc:	ldr	r0, [r4, #476]	; 0x1dc
   51900:	ldr	r1, [r0, r5]
   51904:	mov	r0, r9
   51908:	bl	13cb4 <fputs@plt+0x2900>
   5190c:	mov	r0, r9
   51910:	mov	r1, r8
   51914:	mov	r2, sl
   51918:	mov	r3, #0
   5191c:	bl	46610 <fputs@plt+0x3525c>
   51920:	ldr	r1, [r4, #476]	; 0x1dc
   51924:	str	r0, [r1, r5]
   51928:	ldr	r0, [r4, #68]	; 0x44
   5192c:	cmp	r0, #0
   51930:	bne	51960 <fputs@plt+0x405ac>
   51934:	mov	r0, #444	; 0x1bc
   51938:	ldrsh	r0, [r4, r0]
   5193c:	ldr	r1, [r9, #128]	; 0x80
   51940:	cmp	r1, r0
   51944:	bge	51960 <fputs@plt+0x405ac>
   51948:	movw	r1, #28348	; 0x6ebc
   5194c:	movt	r1, #8
   51950:	mov	r0, r4
   51954:	sub	sp, fp, #28
   51958:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5195c:	b	1a8e8 <fputs@plt+0x9534>
   51960:	sub	sp, fp, #28
   51964:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51968:	push	{r4, sl, fp, lr}
   5196c:	add	fp, sp, #8
   51970:	mov	r4, r1
   51974:	ldr	r1, [r2, #4]
   51978:	cmp	r1, #0
   5197c:	beq	519a4 <fputs@plt+0x405f0>
   51980:	ldr	r0, [r0]
   51984:	mov	r1, #95	; 0x5f
   51988:	bl	5ca50 <fputs@plt+0x4b69c>
   5198c:	cmp	r0, #0
   51990:	strne	r4, [r0, #12]
   51994:	ldrne	r1, [r0, #4]
   51998:	orrne	r1, r1, #4352	; 0x1100
   5199c:	strne	r1, [r0, #4]
   519a0:	popne	{r4, sl, fp, pc}
   519a4:	mov	r0, r4
   519a8:	pop	{r4, sl, fp, pc}
   519ac:	push	{r4, r5, r6, r7, fp, lr}
   519b0:	add	fp, sp, #16
   519b4:	mov	r4, r1
   519b8:	mov	r6, r0
   519bc:	ldr	r7, [r0]
   519c0:	mov	r0, r7
   519c4:	mov	r1, #151	; 0x97
   519c8:	mov	r3, #1
   519cc:	bl	5ca50 <fputs@plt+0x4b69c>
   519d0:	mov	r5, r0
   519d4:	cmp	r0, #0
   519d8:	beq	519f4 <fputs@plt+0x40640>
   519dc:	str	r4, [r5, #20]
   519e0:	mov	r0, r6
   519e4:	mov	r1, r5
   519e8:	bl	51b5c <fputs@plt+0x407a8>
   519ec:	mov	r0, r5
   519f0:	pop	{r4, r5, r6, r7, fp, pc}
   519f4:	mov	r0, r7
   519f8:	mov	r1, r4
   519fc:	bl	4400c <fputs@plt+0x32c58>
   51a00:	mov	r0, r5
   51a04:	pop	{r4, r5, r6, r7, fp, pc}
   51a08:	push	{r4, r5, r6, sl, fp, lr}
   51a0c:	add	fp, sp, #16
   51a10:	sub	sp, sp, #8
   51a14:	mov	r6, r3
   51a18:	mov	r5, r2
   51a1c:	ldr	r3, [r3]
   51a20:	ldr	r2, [r2]
   51a24:	mov	r4, #0
   51a28:	str	r4, [sp]
   51a2c:	bl	4ae18 <fputs@plt+0x39a64>
   51a30:	str	r0, [r5]
   51a34:	ldr	r0, [r6, #8]
   51a38:	str	r0, [r5, #8]
   51a3c:	sub	sp, fp, #16
   51a40:	pop	{r4, r5, r6, sl, fp, pc}
   51a44:	cmp	r1, #0
   51a48:	bxeq	lr
   51a4c:	push	{r4, sl, fp, lr}
   51a50:	add	fp, sp, #8
   51a54:	sub	sp, sp, #8
   51a58:	mov	r4, r2
   51a5c:	ldr	r2, [r2]
   51a60:	mov	r1, #0
   51a64:	str	r1, [sp]
   51a68:	mov	r1, #19
   51a6c:	mov	r3, #0
   51a70:	bl	4ae18 <fputs@plt+0x39a64>
   51a74:	str	r0, [r4]
   51a78:	sub	sp, fp, #8
   51a7c:	pop	{r4, sl, fp, lr}
   51a80:	bx	lr
   51a84:	push	{r4, r5, fp, lr}
   51a88:	add	fp, sp, #8
   51a8c:	sub	sp, sp, #8
   51a90:	mov	r4, r3
   51a94:	mov	r5, r2
   51a98:	ldr	r2, [r2]
   51a9c:	mov	r3, #0
   51aa0:	str	r3, [sp]
   51aa4:	mov	r3, #0
   51aa8:	bl	4ae18 <fputs@plt+0x39a64>
   51aac:	str	r0, [r5]
   51ab0:	ldm	r4, {r0, r1}
   51ab4:	add	r0, r0, r1
   51ab8:	str	r0, [r5, #8]
   51abc:	sub	sp, fp, #8
   51ac0:	pop	{r4, r5, fp, pc}
   51ac4:	push	{r4, sl, fp, lr}
   51ac8:	add	fp, sp, #8
   51acc:	cmp	r1, #0
   51ad0:	movne	r4, r2
   51ad4:	cmpne	r2, #0
   51ad8:	bne	51ae0 <fputs@plt+0x4072c>
   51adc:	pop	{r4, sl, fp, pc}
   51ae0:	ldrb	r1, [r1]
   51ae4:	cmp	r1, #101	; 0x65
   51ae8:	popne	{r4, sl, fp, pc}
   51aec:	ldr	r0, [r0]
   51af0:	strb	r3, [r4]
   51af4:	ldr	r1, [r4, #16]
   51af8:	bl	43f70 <fputs@plt+0x32bbc>
   51afc:	mov	r0, #0
   51b00:	str	r0, [r4, #16]
   51b04:	pop	{r4, sl, fp, pc}
   51b08:	push	{r4, r5, fp, lr}
   51b0c:	add	fp, sp, #8
   51b10:	sub	sp, sp, #8
   51b14:	mov	r4, r3
   51b18:	mov	r3, r2
   51b1c:	mov	r5, r0
   51b20:	ldr	r0, [fp, #8]
   51b24:	ldr	r0, [r0]
   51b28:	str	r0, [r5, #4]
   51b2c:	ldr	r2, [r4]
   51b30:	mov	r0, #0
   51b34:	str	r0, [sp]
   51b38:	mov	r0, r1
   51b3c:	mov	r1, r3
   51b40:	mov	r3, #0
   51b44:	bl	4ae18 <fputs@plt+0x39a64>
   51b48:	str	r0, [r5]
   51b4c:	ldr	r0, [r4, #8]
   51b50:	str	r0, [r5, #8]
   51b54:	sub	sp, fp, #8
   51b58:	pop	{r4, r5, fp, pc}
   51b5c:	push	{r4, r5, fp, lr}
   51b60:	add	fp, sp, #8
   51b64:	mov	r4, r0
   51b68:	ldr	r0, [r0, #68]	; 0x44
   51b6c:	cmp	r0, #0
   51b70:	popne	{r4, r5, fp, pc}
   51b74:	mov	r5, r1
   51b78:	mov	r0, r1
   51b7c:	bl	60924 <fputs@plt+0x4f570>
   51b80:	ldr	r1, [r5, #24]
   51b84:	mov	r0, r4
   51b88:	pop	{r4, r5, fp, lr}
   51b8c:	b	5ce00 <fputs@plt+0x4ba4c>
   51b90:	push	{r4, r5, r6, r7, fp, lr}
   51b94:	add	fp, sp, #16
   51b98:	mov	r7, r3
   51b9c:	mov	r4, r2
   51ba0:	mov	r5, r0
   51ba4:	mov	r2, #0
   51ba8:	bl	4e008 <fputs@plt+0x3cc54>
   51bac:	mov	r6, r0
   51bb0:	cmp	r7, #0
   51bb4:	ldreq	r0, [fp, #8]
   51bb8:	cmneq	r0, #1
   51bbc:	beq	51be8 <fputs@plt+0x40834>
   51bc0:	ldr	r0, [r5]
   51bc4:	ldrb	r0, [r0, #149]	; 0x95
   51bc8:	cmp	r0, #0
   51bcc:	bne	51be8 <fputs@plt+0x40834>
   51bd0:	ldr	r3, [r4]
   51bd4:	ldr	r2, [r4, #4]
   51bd8:	movw	r1, #28371	; 0x6ed3
   51bdc:	movt	r1, #8
   51be0:	mov	r0, r5
   51be4:	bl	1a8e8 <fputs@plt+0x9534>
   51be8:	mov	r0, r5
   51bec:	mov	r1, r6
   51bf0:	mov	r2, r4
   51bf4:	mov	r3, #1
   51bf8:	bl	4e0e8 <fputs@plt+0x3cd34>
   51bfc:	mov	r0, r6
   51c00:	pop	{r4, r5, r6, r7, fp, pc}
   51c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51c08:	add	fp, sp, #28
   51c0c:	sub	sp, sp, #20
   51c10:	mov	r4, r1
   51c14:	mov	r6, r0
   51c18:	ldr	r5, [r0]
   51c1c:	ldrb	r0, [r5, #69]	; 0x45
   51c20:	cmp	r0, #0
   51c24:	bne	51c3c <fputs@plt+0x40888>
   51c28:	mov	r7, r2
   51c2c:	mov	r0, r6
   51c30:	bl	46838 <fputs@plt+0x35484>
   51c34:	cmp	r0, #0
   51c38:	beq	51c50 <fputs@plt+0x4089c>
   51c3c:	mov	r0, r5
   51c40:	mov	r1, r4
   51c44:	sub	sp, fp, #28
   51c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51c4c:	b	4414c <fputs@plt+0x32d98>
   51c50:	ldr	r2, [r4, #12]
   51c54:	ldr	r1, [r4, #16]
   51c58:	mov	r0, r5
   51c5c:	bl	43508 <fputs@plt+0x32154>
   51c60:	cmp	r0, #0
   51c64:	beq	51c90 <fputs@plt+0x408dc>
   51c68:	mov	sl, r0
   51c6c:	ldrb	r0, [r0, #55]	; 0x37
   51c70:	tst	r0, #3
   51c74:	beq	51ca8 <fputs@plt+0x408f4>
   51c78:	movw	r1, #28427	; 0x6f0b
   51c7c:	movt	r1, #8
   51c80:	mov	r0, r6
   51c84:	mov	r2, #0
   51c88:	bl	1a8e8 <fputs@plt+0x9534>
   51c8c:	b	51c3c <fputs@plt+0x40888>
   51c90:	cmp	r7, #0
   51c94:	beq	51dd0 <fputs@plt+0x40a1c>
   51c98:	ldr	r1, [r4, #12]
   51c9c:	mov	r0, r6
   51ca0:	bl	61da0 <fputs@plt+0x509ec>
   51ca4:	b	51de8 <fputs@plt+0x40a34>
   51ca8:	ldr	r1, [sl, #24]
   51cac:	mov	r0, r5
   51cb0:	bl	1aa0c <fputs@plt+0x9658>
   51cb4:	mov	r8, r0
   51cb8:	ldr	r0, [r5, #16]
   51cbc:	ldr	r7, [r0, r8, lsl #4]
   51cc0:	ldr	r0, [sl, #12]
   51cc4:	str	r0, [sp, #16]
   51cc8:	str	r7, [sp]
   51ccc:	movw	r0, #20061	; 0x4e5d
   51cd0:	movt	r0, #8
   51cd4:	movw	r9, #20080	; 0x4e70
   51cd8:	movt	r9, #8
   51cdc:	cmp	r8, #1
   51ce0:	moveq	r9, r0
   51ce4:	mov	r0, r6
   51ce8:	mov	r1, #9
   51cec:	mov	r2, r9
   51cf0:	mov	r3, #0
   51cf4:	bl	5bb94 <fputs@plt+0x4a7e0>
   51cf8:	cmp	r0, #0
   51cfc:	bne	51c3c <fputs@plt+0x40888>
   51d00:	ldr	r0, [sp, #16]
   51d04:	ldr	r3, [r0]
   51d08:	ldr	r2, [sl]
   51d0c:	str	r7, [sp]
   51d10:	mov	r1, #12
   51d14:	cmp	r8, #0
   51d18:	movweq	r1, #10
   51d1c:	mov	r0, r6
   51d20:	bl	5bb94 <fputs@plt+0x4a7e0>
   51d24:	cmp	r0, #0
   51d28:	bne	51c3c <fputs@plt+0x40888>
   51d2c:	mov	r0, r6
   51d30:	bl	56018 <fputs@plt+0x44c64>
   51d34:	cmp	r0, #0
   51d38:	beq	51c3c <fputs@plt+0x40888>
   51d3c:	mov	r7, r0
   51d40:	mov	r0, r6
   51d44:	mov	r1, #1
   51d48:	mov	r2, r8
   51d4c:	bl	5be0c <fputs@plt+0x4aa58>
   51d50:	ldr	r0, [r5, #16]
   51d54:	ldr	r2, [r0, r8, lsl #4]
   51d58:	ldr	r0, [sl]
   51d5c:	str	r0, [sp]
   51d60:	movw	r1, #28500	; 0x6f54
   51d64:	movt	r1, #8
   51d68:	mov	r0, r6
   51d6c:	mov	r3, r9
   51d70:	bl	5c860 <fputs@plt+0x4b4ac>
   51d74:	ldr	r3, [sl]
   51d78:	movw	r2, #28549	; 0x6f85
   51d7c:	movt	r2, #8
   51d80:	mov	r0, r6
   51d84:	mov	r1, r8
   51d88:	bl	61e14 <fputs@plt+0x50a60>
   51d8c:	mov	r0, r6
   51d90:	mov	r1, r8
   51d94:	bl	5c960 <fputs@plt+0x4b5ac>
   51d98:	ldr	r1, [sl, #44]	; 0x2c
   51d9c:	mov	r0, r6
   51da0:	mov	r2, r8
   51da4:	bl	62444 <fputs@plt+0x51090>
   51da8:	ldr	r0, [sl]
   51dac:	mov	r1, #0
   51db0:	str	r1, [sp]
   51db4:	stmib	sp, {r0, r1}
   51db8:	mov	r0, r7
   51dbc:	mov	r1, #126	; 0x7e
   51dc0:	mov	r2, r8
   51dc4:	mov	r3, #0
   51dc8:	bl	560f8 <fputs@plt+0x44d44>
   51dcc:	b	51c3c <fputs@plt+0x40888>
   51dd0:	movw	r1, #28409	; 0x6ef9
   51dd4:	movt	r1, #8
   51dd8:	mov	r0, r6
   51ddc:	mov	r2, r4
   51de0:	mov	r3, #0
   51de4:	bl	1a8e8 <fputs@plt+0x9534>
   51de8:	mov	r0, #1
   51dec:	strb	r0, [r6, #17]
   51df0:	b	51c3c <fputs@plt+0x40888>
   51df4:	push	{r4, sl, fp, lr}
   51df8:	add	fp, sp, #8
   51dfc:	bl	56018 <fputs@plt+0x44c64>
   51e00:	cmp	r0, #0
   51e04:	popeq	{r4, sl, fp, pc}
   51e08:	mov	r4, r0
   51e0c:	mov	r1, #10
   51e10:	mov	r2, #0
   51e14:	mov	r3, #0
   51e18:	bl	56a58 <fputs@plt+0x456a4>
   51e1c:	mov	r0, r4
   51e20:	mov	r1, #0
   51e24:	pop	{r4, sl, fp, lr}
   51e28:	b	1abbc <fputs@plt+0x9808>
   51e2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51e30:	add	fp, sp, #28
   51e34:	sub	sp, sp, #148	; 0x94
   51e38:	mov	r9, r3
   51e3c:	mov	r8, r2
   51e40:	mov	r5, r1
   51e44:	mov	r6, r0
   51e48:	ldr	r7, [r0]
   51e4c:	bl	56018 <fputs@plt+0x44c64>
   51e50:	cmp	r0, #0
   51e54:	beq	51f50 <fputs@plt+0x40b9c>
   51e58:	mov	r4, r0
   51e5c:	bl	75bf8 <fputs@plt+0x64844>
   51e60:	mov	r0, #2
   51e64:	str	r0, [r6, #76]	; 0x4c
   51e68:	sub	r3, fp, #32
   51e6c:	mov	r0, r6
   51e70:	mov	r1, r5
   51e74:	mov	r2, r8
   51e78:	bl	5bd14 <fputs@plt+0x4a960>
   51e7c:	cmp	r0, #0
   51e80:	blt	51f50 <fputs@plt+0x40b9c>
   51e84:	mov	r5, r0
   51e88:	ldr	sl, [r7, #16]
   51e8c:	cmp	r0, #1
   51e90:	bne	51ea4 <fputs@plt+0x40af0>
   51e94:	mov	r0, r6
   51e98:	bl	237a0 <fputs@plt+0x123ec>
   51e9c:	cmp	r0, #0
   51ea0:	bne	51f50 <fputs@plt+0x40b9c>
   51ea4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   51ea8:	mov	r0, r7
   51eac:	bl	5bc50 <fputs@plt+0x4a89c>
   51eb0:	str	r0, [fp, #-76]	; 0xffffffb4
   51eb4:	cmp	r0, #0
   51eb8:	beq	51f50 <fputs@plt+0x40b9c>
   51ebc:	ldr	r0, [fp, #8]
   51ec0:	cmp	r0, #0
   51ec4:	beq	51ee0 <fputs@plt+0x40b2c>
   51ec8:	movw	r1, #28553	; 0x6f89
   51ecc:	movt	r1, #8
   51ed0:	mov	r0, r7
   51ed4:	mov	r2, r9
   51ed8:	bl	1a96c <fputs@plt+0x95b8>
   51edc:	b	51eec <fputs@plt+0x40b38>
   51ee0:	mov	r0, r7
   51ee4:	mov	r1, r9
   51ee8:	bl	5bc50 <fputs@plt+0x4a89c>
   51eec:	mov	r3, r0
   51ef0:	ldr	r0, [r8, #4]
   51ef4:	cmp	r0, #0
   51ef8:	str	r7, [sp, #88]	; 0x58
   51efc:	str	r4, [fp, #-72]	; 0xffffffb8
   51f00:	str	r5, [sp, #72]	; 0x48
   51f04:	str	sl, [fp, #-80]	; 0xffffffb0
   51f08:	ldrne	r4, [sl, r5, lsl #4]
   51f0c:	moveq	r4, #0
   51f10:	str	r4, [sp]
   51f14:	str	r6, [fp, #-84]	; 0xffffffac
   51f18:	mov	r0, r6
   51f1c:	mov	r1, #19
   51f20:	ldr	r2, [fp, #-76]	; 0xffffffb4
   51f24:	str	r3, [sp, #84]	; 0x54
   51f28:	bl	5bb94 <fputs@plt+0x4a7e0>
   51f2c:	cmp	r0, #0
   51f30:	beq	51f58 <fputs@plt+0x40ba4>
   51f34:	ldr	r4, [sp, #88]	; 0x58
   51f38:	mov	r0, r4
   51f3c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   51f40:	bl	13cb4 <fputs@plt+0x2900>
   51f44:	mov	r0, r4
   51f48:	ldr	r1, [sp, #84]	; 0x54
   51f4c:	bl	13cb4 <fputs@plt+0x2900>
   51f50:	sub	sp, fp, #28
   51f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51f58:	ldr	r0, [fp, #-76]	; 0xffffffb4
   51f5c:	str	r0, [fp, #-44]	; 0xffffffd4
   51f60:	mov	r1, #0
   51f64:	str	r1, [fp, #-48]	; 0xffffffd0
   51f68:	ldr	r0, [sp, #84]	; 0x54
   51f6c:	str	r0, [fp, #-40]	; 0xffffffd8
   51f70:	str	r1, [fp, #-36]	; 0xffffffdc
   51f74:	ldr	r0, [sp, #88]	; 0x58
   51f78:	str	r1, [r0, #388]	; 0x184
   51f7c:	sub	r3, fp, #48	; 0x30
   51f80:	mov	r1, r4
   51f84:	mov	r2, #14
   51f88:	bl	1f860 <fputs@plt+0xe4ac>
   51f8c:	cmp	r0, #0
   51f90:	beq	51fec <fputs@plt+0x40c38>
   51f94:	mov	r6, r0
   51f98:	cmp	r0, #12
   51f9c:	bne	5200c <fputs@plt+0x40c58>
   51fa0:	mov	r7, #57	; 0x39
   51fa4:	mov	sl, #0
   51fa8:	movw	r6, #13932	; 0x366c
   51fac:	movt	r6, #8
   51fb0:	add	r0, sl, r7
   51fb4:	add	r0, r0, r0, lsr #31
   51fb8:	asr	r5, r0, #1
   51fbc:	add	r9, r5, r5, lsl #1
   51fc0:	ldr	r1, [r6, r9, lsl #2]
   51fc4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   51fc8:	bl	15ae4 <fputs@plt+0x4730>
   51fcc:	cmp	r0, #0
   51fd0:	beq	52048 <fputs@plt+0x40c94>
   51fd4:	addge	sl, r5, #1
   51fd8:	cmp	r0, #0
   51fdc:	sublt	r7, r5, #1
   51fe0:	cmp	sl, r7
   51fe4:	ble	51fb0 <fputs@plt+0x40bfc>
   51fe8:	b	51f34 <fputs@plt+0x40b80>
   51fec:	ldr	r2, [fp, #-48]	; 0xffffffd0
   51ff0:	movw	r1, #28557	; 0x6f8d
   51ff4:	movt	r1, #8
   51ff8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   51ffc:	bl	75c08 <fputs@plt+0x64854>
   52000:	ldr	r0, [fp, #-48]	; 0xffffffd0
   52004:	bl	14168 <fputs@plt+0x2db4>
   52008:	b	51f34 <fputs@plt+0x40b80>
   5200c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   52010:	cmp	r2, #0
   52014:	ldr	r4, [fp, #-84]	; 0xffffffac
   52018:	beq	52034 <fputs@plt+0x40c80>
   5201c:	movw	r1, #17688	; 0x4518
   52020:	movt	r1, #8
   52024:	mov	r0, r4
   52028:	bl	1a8e8 <fputs@plt+0x9534>
   5202c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   52030:	bl	14168 <fputs@plt+0x2db4>
   52034:	str	r6, [r4, #12]
   52038:	ldr	r0, [r4, #68]	; 0x44
   5203c:	add	r0, r0, #1
   52040:	str	r0, [r4, #68]	; 0x44
   52044:	b	51f34 <fputs@plt+0x40b80>
   52048:	add	r7, r6, r9, lsl #2
   5204c:	ldrb	r0, [r7, #5]
   52050:	tst	r0, #1
   52054:	beq	52068 <fputs@plt+0x40cb4>
   52058:	ldr	r0, [fp, #-84]	; 0xffffffac
   5205c:	bl	46838 <fputs@plt+0x35484>
   52060:	cmp	r0, #0
   52064:	bne	51f34 <fputs@plt+0x40b80>
   52068:	ldrb	r0, [r7, #4]
   5206c:	cmp	r0, #36	; 0x24
   52070:	bhi	530f4 <fputs@plt+0x41d40>
   52074:	add	r1, pc, #0
   52078:	ldr	pc, [r1, r0, lsl #2]
   5207c:	andeq	r2, r5, r0, lsl r1
   52080:	muleq	r5, r4, r1
   52084:	andeq	r2, r5, ip, lsr #4
   52088:	strdeq	r3, [r5], -r4
   5208c:	andeq	r3, r5, r8, lsr #2
   52090:	andeq	r2, r5, r0, ror r2
   52094:	andeq	r3, r5, ip, asr r1
   52098:	andeq	r3, r5, r4, lsl #3
   5209c:	andeq	r3, r5, ip, lsl #4
   520a0:	strdeq	r3, [r5], -r4
   520a4:	andeq	r2, r5, r8, ror #5
   520a8:	andeq	r3, r5, r4, lsl #5
   520ac:	andeq	r2, r5, ip, lsl #7
   520b0:	andeq	r2, r5, r8, lsl #8
   520b4:	andeq	r2, r5, r8, asr #18
   520b8:	andeq	r2, r5, r8, lsl #21
   520bc:	strdeq	r3, [r5], -r8
   520c0:	andeq	r3, r5, r4, lsr #8
   520c4:	andeq	r3, r5, r8, lsl r5
   520c8:	ldrdeq	r3, [r5], -r0
   520cc:	andeq	r2, r5, r0, asr #22
   520d0:	strdeq	r3, [r5], -r4
   520d4:			; <UNDEFINED> instruction: 0x00052bbc
   520d8:	andeq	r3, r5, ip, ror #31
   520dc:	andeq	r2, r5, r8, asr #24
   520e0:	andeq	r2, r5, r4, lsr sp
   520e4:	andeq	r2, r5, r4, lsl #27
   520e8:	andeq	r4, r5, ip, lsr r0
   520ec:	strdeq	r2, [r5], -r8
   520f0:	andeq	r4, r5, r8, asr #32
   520f4:	andeq	r4, r5, ip, asr #2
   520f8:	andeq	r2, r5, r0, asr #28
   520fc:			; <UNDEFINED> instruction: 0x00052fb4
   52100:	muleq	r5, ip, r1
   52104:	andeq	r2, r5, ip, asr #31
   52108:	andeq	r3, r5, r8, lsr r0
   5210c:	andeq	r3, r5, r8, lsl #1
   52110:	ldr	r4, [fp, #-72]	; 0xffffffb8
   52114:	mov	r0, r4
   52118:	ldr	r6, [sp, #72]	; 0x48
   5211c:	mov	r1, r6
   52120:	bl	1abbc <fputs@plt+0x9808>
   52124:	ldr	r7, [r7, #8]
   52128:	ldr	r0, [sp, #84]	; 0x54
   5212c:	cmp	r0, #0
   52130:	beq	52140 <fputs@plt+0x40d8c>
   52134:	cmp	r5, #12
   52138:	cmpne	r5, #21
   5213c:	bne	54540 <fputs@plt+0x4318c>
   52140:	movw	r2, #14792	; 0x39c8
   52144:	movt	r2, #8
   52148:	mov	r0, r4
   5214c:	mov	r1, #3
   52150:	bl	1aac8 <fputs@plt+0x9714>
   52154:	str	r6, [r0, #4]
   52158:	str	r6, [r0, #24]
   5215c:	str	r7, [r0, #32]
   52160:	mov	r0, r4
   52164:	mov	r1, #1
   52168:	bl	47354 <fputs@plt+0x35fa0>
   5216c:	mvn	r0, #0
   52170:	str	r0, [sp]
   52174:	mov	r0, r4
   52178:	mov	r1, #0
   5217c:	mov	r2, #0
   52180:	ldr	r3, [fp, #-76]	; 0xffffffb4
   52184:	bl	473dc <fputs@plt+0x36028>
   52188:	mov	r0, r4
   5218c:	bl	762f4 <fputs@plt+0x64f40>
   52190:	b	51f34 <fputs@plt+0x40b80>
   52194:	ldr	r0, [sp, #72]	; 0x48
   52198:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5219c:	add	r0, r1, r0, lsl #4
   521a0:	ldr	r4, [r0, #4]
   521a4:	ldr	r0, [sp, #84]	; 0x54
   521a8:	cmp	r0, #0
   521ac:	beq	54294 <fputs@plt+0x42ee0>
   521b0:	bl	75e1c <fputs@plt+0x64a68>
   521b4:	mov	r5, r0
   521b8:	ldr	r0, [sp, #88]	; 0x58
   521bc:	strb	r5, [r0, #72]	; 0x48
   521c0:	mov	r0, r4
   521c4:	mov	r1, r5
   521c8:	bl	45404 <fputs@plt+0x34050>
   521cc:	sub	r5, r5, #1
   521d0:	cmp	r5, #1
   521d4:	bhi	51f34 <fputs@plt+0x40b80>
   521d8:	cmp	r0, #0
   521dc:	bne	51f34 <fputs@plt+0x40b80>
   521e0:	ldr	r6, [fp, #-72]	; 0xffffffb8
   521e4:	mov	r0, r6
   521e8:	bl	5afb8 <fputs@plt+0x49c04>
   521ec:	mov	r4, r0
   521f0:	movw	r2, #14664	; 0x3948
   521f4:	movt	r2, #8
   521f8:	mov	r0, r6
   521fc:	mov	r1, #5
   52200:	bl	1aac8 <fputs@plt+0x9714>
   52204:	ldr	r1, [sp, #72]	; 0x48
   52208:	str	r1, [r0, #4]
   5220c:	str	r1, [r0, #24]
   52210:	add	r2, r4, #4
   52214:	str	r2, [r0, #48]	; 0x30
   52218:	str	r1, [r0, #84]	; 0x54
   5221c:	str	r5, [r0, #92]	; 0x5c
   52220:	mov	r0, r6
   52224:	bl	1abbc <fputs@plt+0x9808>
   52228:	b	51f34 <fputs@plt+0x40b80>
   5222c:	ldr	r0, [sp, #84]	; 0x54
   52230:	cmp	r0, #0
   52234:	beq	542b0 <fputs@plt+0x42efc>
   52238:	ldr	r4, [r7, #8]
   5223c:	ldr	r5, [sp, #88]	; 0x58
   52240:	ldrb	r1, [r5, #67]	; 0x43
   52244:	cmp	r1, #0
   52248:	biceq	r4, r4, #524288	; 0x80000
   5224c:	mov	r1, #0
   52250:	bl	2021c <fputs@plt+0xee68>
   52254:	cmp	r0, #0
   52258:	beq	544b4 <fputs@plt+0x43100>
   5225c:	ldr	r0, [r5, #24]
   52260:	orr	r0, r0, r4
   52264:	str	r0, [r5, #24]
   52268:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5226c:	b	544d4 <fputs@plt+0x43120>
   52270:	ldr	r5, [sp, #84]	; 0x54
   52274:	cmp	r5, #0
   52278:	beq	542cc <fputs@plt+0x42f18>
   5227c:	mov	r0, #1
   52280:	str	r0, [fp, #-56]	; 0xffffffc8
   52284:	sub	r1, fp, #56	; 0x38
   52288:	mov	r0, r5
   5228c:	bl	4359c <fputs@plt+0x321e8>
   52290:	cmp	r0, #0
   52294:	ldr	r4, [sp, #88]	; 0x58
   52298:	beq	522b4 <fputs@plt+0x40f00>
   5229c:	ldr	r0, [sp, #72]	; 0x48
   522a0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   522a4:	add	r0, r1, r0, lsl #4
   522a8:	ldr	r0, [r0, #4]
   522ac:	ldr	r1, [fp, #-56]	; 0xffffffc8
   522b0:	bl	75e94 <fputs@plt+0x64ae0>
   522b4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   522b8:	cmp	r1, #0
   522bc:	movwne	r1, #1
   522c0:	mov	r0, r5
   522c4:	bl	2021c <fputs@plt+0xee68>
   522c8:	ldr	r1, [r4, #24]
   522cc:	orr	r2, r1, #32
   522d0:	cmp	r0, #0
   522d4:	biceq	r2, r1, #32
   522d8:	str	r2, [r4, #24]
   522dc:	mov	r0, r4
   522e0:	bl	75eb8 <fputs@plt+0x64b04>
   522e4:	b	51f34 <fputs@plt+0x40b80>
   522e8:	mov	r0, #3
   522ec:	ldr	r1, [fp, #-84]	; 0xffffffac
   522f0:	str	r0, [r1, #76]	; 0x4c
   522f4:	movw	r2, #38248	; 0x9568
   522f8:	movt	r2, #9
   522fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   52300:	mov	r1, #3
   52304:	bl	760cc <fputs@plt+0x64d18>
   52308:	ldr	r0, [sp, #88]	; 0x58
   5230c:	ldr	r0, [r0, #20]
   52310:	cmp	r0, #1
   52314:	blt	51f34 <fputs@plt+0x40b80>
   52318:	mov	r4, #0
   5231c:	movw	r5, #28914	; 0x70f2
   52320:	movt	r5, #8
   52324:	ldr	r7, [sp, #88]	; 0x58
   52328:	ldr	r1, [r7, #16]
   5232c:	add	r0, r1, r4, lsl #4
   52330:	ldr	r0, [r0, #4]
   52334:	cmp	r0, #0
   52338:	beq	52378 <fputs@plt+0x40fc4>
   5233c:	ldr	r6, [r1, r4, lsl #4]
   52340:	bl	203c0 <fputs@plt+0xf00c>
   52344:	str	r6, [sp]
   52348:	str	r0, [sp, #4]
   5234c:	ldr	r6, [fp, #-72]	; 0xffffffb8
   52350:	mov	r0, r6
   52354:	mov	r1, #1
   52358:	mov	r2, r5
   5235c:	mov	r3, r4
   52360:	bl	76124 <fputs@plt+0x64d70>
   52364:	mov	r0, r6
   52368:	mov	r1, #33	; 0x21
   5236c:	mov	r2, #1
   52370:	mov	r3, #3
   52374:	bl	56a58 <fputs@plt+0x456a4>
   52378:	ldr	r0, [r7, #20]
   5237c:	add	r4, r4, #1
   52380:	cmp	r4, r0
   52384:	blt	52328 <fputs@plt+0x40f74>
   52388:	b	51f34 <fputs@plt+0x40b80>
   5238c:	ldr	r0, [sp, #84]	; 0x54
   52390:	cmp	r0, #0
   52394:	beq	54310 <fputs@plt+0x42f5c>
   52398:	ldr	r0, [sp, #88]	; 0x58
   5239c:	ldr	r0, [r0, #16]
   523a0:	ldr	r4, [r0, #12]
   523a4:	ldrh	r0, [r4, #78]	; 0x4e
   523a8:	and	r0, r0, #5
   523ac:	cmp	r0, #1
   523b0:	beq	51f34 <fputs@plt+0x40b80>
   523b4:	movw	r0, #14712	; 0x3978
   523b8:	movt	r0, #8
   523bc:	add	r5, r0, #4
   523c0:	movw	r1, #29102	; 0x71ae
   523c4:	movt	r1, #8
   523c8:	ldr	r6, [sp, #84]	; 0x54
   523cc:	mov	r0, r6
   523d0:	bl	15b10 <fputs@plt+0x475c>
   523d4:	cmp	r0, #0
   523d8:	beq	54518 <fputs@plt+0x43164>
   523dc:	add	r0, r5, #8
   523e0:	ldr	r1, [r5, #4]
   523e4:	cmp	r1, #0
   523e8:	mov	r5, r0
   523ec:	bne	523cc <fputs@plt+0x41018>
   523f0:	movw	r1, #29169	; 0x71f1
   523f4:	movt	r1, #8
   523f8:	ldr	r0, [fp, #-84]	; 0xffffffac
   523fc:	mov	r2, r6
   52400:	bl	1a8e8 <fputs@plt+0x9534>
   52404:	b	51f34 <fputs@plt+0x40b80>
   52408:	str	r4, [sp, #76]	; 0x4c
   5240c:	ldr	r7, [fp, #-84]	; 0xffffffac
   52410:	ldr	r4, [r7, #76]	; 0x4c
   52414:	add	r0, r4, #6
   52418:	str	r0, [sp, #68]	; 0x44
   5241c:	str	r0, [r7, #76]	; 0x4c
   52420:	mov	r0, r7
   52424:	bl	56018 <fputs@plt+0x44c64>
   52428:	movw	r2, #38300	; 0x959c
   5242c:	movt	r2, #9
   52430:	str	r0, [sp, #40]	; 0x28
   52434:	mov	r1, #4
   52438:	bl	760cc <fputs@plt+0x64d18>
   5243c:	mov	r0, r7
   52440:	ldr	r9, [sp, #72]	; 0x48
   52444:	mov	r1, r9
   52448:	bl	5b4f8 <fputs@plt+0x4a144>
   5244c:	ldr	r0, [sp, #88]	; 0x58
   52450:	mov	sl, r0
   52454:	ldr	r0, [r0, #16]
   52458:	add	r0, r0, r9, lsl #4
   5245c:	ldr	r0, [r0, #12]
   52460:	ldr	r1, [r0, #16]
   52464:	cmp	r1, #0
   52468:	beq	51f34 <fputs@plt+0x40b80>
   5246c:	mov	r0, r1
   52470:	add	r1, r4, #5
   52474:	str	r1, [sp, #36]	; 0x24
   52478:	add	r1, r4, #1
   5247c:	str	r1, [sp, #56]	; 0x38
   52480:	add	r1, r4, #3
   52484:	str	r1, [sp, #52]	; 0x34
   52488:	add	r1, r4, #2
   5248c:	str	r1, [sp, #48]	; 0x30
   52490:	ldr	r2, [sp, #84]	; 0x54
   52494:	cmp	r2, #0
   52498:	beq	524b8 <fputs@plt+0x41104>
   5249c:	mov	r6, #0
   524a0:	mov	r0, r7
   524a4:	mov	r1, #0
   524a8:	ldr	r3, [sp, #76]	; 0x4c
   524ac:	bl	1a7e0 <fputs@plt+0x942c>
   524b0:	mov	r5, r0
   524b4:	b	524c8 <fputs@plt+0x41114>
   524b8:	mov	r1, r0
   524bc:	ldr	r0, [r0]
   524c0:	ldr	r5, [r1, #8]
   524c4:	mov	r6, r0
   524c8:	cmp	r5, #0
   524cc:	ldrne	r0, [r5, #16]
   524d0:	cmpne	r0, #0
   524d4:	beq	52938 <fputs@plt+0x41584>
   524d8:	ldr	r0, [r5]
   524dc:	ldr	r2, [r5, #28]
   524e0:	str	r0, [sp]
   524e4:	mov	r0, r7
   524e8:	mov	r1, r9
   524ec:	mov	r3, #0
   524f0:	bl	56498 <fputs@plt+0x450e4>
   524f4:	ldrsh	r0, [r5, #34]	; 0x22
   524f8:	ldr	r1, [sp, #68]	; 0x44
   524fc:	add	r0, r1, r0
   52500:	ldr	r1, [r7, #76]	; 0x4c
   52504:	cmp	r0, r1
   52508:	strgt	r0, [r7, #76]	; 0x4c
   5250c:	str	r6, [sp, #32]
   52510:	mov	r0, #54	; 0x36
   52514:	str	r0, [sp]
   52518:	mov	r0, r7
   5251c:	mov	r1, #0
   52520:	mov	r2, r9
   52524:	mov	r3, r5
   52528:	bl	563b0 <fputs@plt+0x44ffc>
   5252c:	ldr	r2, [r5]
   52530:	ldr	r0, [sp, #40]	; 0x28
   52534:	ldr	r1, [sp, #56]	; 0x38
   52538:	bl	56468 <fputs@plt+0x450b4>
   5253c:	str	r5, [sp, #60]	; 0x3c
   52540:	ldr	r6, [r5, #16]
   52544:	cmp	r6, #0
   52548:	ldr	r2, [sp, #76]	; 0x4c
   5254c:	mov	r8, #1
   52550:	beq	52614 <fputs@plt+0x41260>
   52554:	ldr	r1, [r6, #8]
   52558:	mov	r0, sl
   5255c:	bl	1f6d0 <fputs@plt+0xe31c>
   52560:	cmp	r0, #0
   52564:	beq	52600 <fputs@plt+0x4124c>
   52568:	mov	r4, r0
   5256c:	mov	r5, #0
   52570:	str	r5, [fp, #-56]	; 0xffffffc8
   52574:	ldr	r0, [r0]
   52578:	ldr	r2, [r4, #28]
   5257c:	str	r0, [sp]
   52580:	mov	r0, r7
   52584:	mov	r1, r9
   52588:	mov	r3, #0
   5258c:	bl	56498 <fputs@plt+0x450e4>
   52590:	str	r5, [sp]
   52594:	mov	r0, r7
   52598:	mov	r1, r4
   5259c:	mov	r2, r6
   525a0:	sub	r3, fp, #56	; 0x38
   525a4:	bl	72918 <fputs@plt+0x61564>
   525a8:	cmp	r0, #0
   525ac:	bne	51f34 <fputs@plt+0x40b80>
   525b0:	ldr	r5, [fp, #-56]	; 0xffffffc8
   525b4:	cmp	r5, #0
   525b8:	beq	525e4 <fputs@plt+0x41230>
   525bc:	ldr	r3, [r5, #44]	; 0x2c
   525c0:	str	r9, [sp]
   525c4:	ldr	r0, [sp, #40]	; 0x28
   525c8:	mov	r1, #54	; 0x36
   525cc:	mov	r2, r8
   525d0:	bl	4644c <fputs@plt+0x35098>
   525d4:	mov	r0, r7
   525d8:	mov	r1, r5
   525dc:	bl	56568 <fputs@plt+0x451b4>
   525e0:	b	52600 <fputs@plt+0x4124c>
   525e4:	mov	r0, #54	; 0x36
   525e8:	str	r0, [sp]
   525ec:	mov	r0, r7
   525f0:	mov	r1, r8
   525f4:	mov	r2, r9
   525f8:	mov	r3, r4
   525fc:	bl	563b0 <fputs@plt+0x44ffc>
   52600:	add	r8, r8, #1
   52604:	ldr	r6, [r6, #4]
   52608:	cmp	r6, #0
   5260c:	ldr	r2, [sp, #76]	; 0x4c
   52610:	bne	52554 <fputs@plt+0x411a0>
   52614:	mov	r4, r7
   52618:	ldr	r0, [r7, #72]	; 0x48
   5261c:	cmp	r0, r8
   52620:	strlt	r8, [r4, #72]	; 0x48
   52624:	ldr	r6, [sp, #40]	; 0x28
   52628:	mov	r0, r6
   5262c:	mov	r1, #108	; 0x6c
   52630:	mov	r2, #0
   52634:	bl	57fcc <fputs@plt+0x46c18>
   52638:	str	r0, [sp, #28]
   5263c:	ldr	r0, [sp, #60]	; 0x3c
   52640:	ldr	r5, [r0, #16]
   52644:	cmp	r5, #0
   52648:	beq	5290c <fputs@plt+0x41558>
   5264c:	mov	r0, #1
   52650:	str	r0, [sp, #80]	; 0x50
   52654:	ldr	r1, [r5, #8]
   52658:	mov	r0, sl
   5265c:	ldr	r2, [sp, #76]	; 0x4c
   52660:	bl	1f6d0 <fputs@plt+0xe31c>
   52664:	mov	r7, r0
   52668:	mov	r0, #0
   5266c:	str	r0, [fp, #-56]	; 0xffffffc8
   52670:	str	r0, [fp, #-60]	; 0xffffffc4
   52674:	cmp	r7, #0
   52678:	beq	52698 <fputs@plt+0x412e4>
   5267c:	sub	r0, fp, #60	; 0x3c
   52680:	str	r0, [sp]
   52684:	mov	r0, r4
   52688:	mov	r1, r7
   5268c:	mov	r2, r5
   52690:	sub	r3, fp, #56	; 0x38
   52694:	bl	72918 <fputs@plt+0x61564>
   52698:	mov	r0, r6
   5269c:	bl	57ff0 <fputs@plt+0x46c3c>
   526a0:	mov	r8, r0
   526a4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   526a8:	str	r7, [sp, #64]	; 0x40
   526ac:	cmp	r7, #0
   526b0:	str	r5, [fp, #-72]	; 0xffffffb8
   526b4:	beq	526ec <fputs@plt+0x41338>
   526b8:	cmp	r0, #0
   526bc:	bne	526ec <fputs@plt+0x41338>
   526c0:	ldr	r3, [sp, #68]	; 0x44
   526c4:	ldr	r5, [r5, #36]	; 0x24
   526c8:	ldr	r4, [sp, #60]	; 0x3c
   526cc:	ldrsh	r0, [r4, #32]
   526d0:	cmp	r5, r0
   526d4:	ldr	r7, [sp, #80]	; 0x50
   526d8:	bne	527ec <fputs@plt+0x41438>
   526dc:	mov	r0, r6
   526e0:	mov	r1, #103	; 0x67
   526e4:	mov	r2, #0
   526e8:	b	52848 <fputs@plt+0x41494>
   526ec:	str	r0, [sp, #44]	; 0x2c
   526f0:	ldr	r9, [r5, #20]
   526f4:	cmp	r9, #1
   526f8:	ldr	r4, [sp, #68]	; 0x44
   526fc:	mov	sl, r6
   52700:	ldr	r1, [sp, #60]	; 0x3c
   52704:	str	r8, [fp, #-80]	; 0xffffffb0
   52708:	blt	52778 <fputs@plt+0x413c4>
   5270c:	add	r6, r5, #36	; 0x24
   52710:	mov	r7, #0
   52714:	mov	r8, #0
   52718:	ldr	r0, [fp, #-60]	; 0xffffffc4
   5271c:	cmp	r0, #0
   52720:	mov	r2, r6
   52724:	addne	r2, r0, r7
   52728:	ldr	r3, [r2]
   5272c:	add	r5, r4, r8
   52730:	str	r5, [sp]
   52734:	mov	r0, sl
   52738:	mov	r9, r1
   5273c:	mov	r2, #0
   52740:	bl	594e8 <fputs@plt+0x48134>
   52744:	mov	r0, sl
   52748:	mov	r1, #76	; 0x4c
   5274c:	mov	r2, r5
   52750:	ldr	r5, [fp, #-72]	; 0xffffffb8
   52754:	ldr	r3, [fp, #-80]	; 0xffffffb0
   52758:	bl	56a58 <fputs@plt+0x456a4>
   5275c:	mov	r1, r9
   52760:	add	r6, r6, #8
   52764:	add	r7, r7, #4
   52768:	add	r8, r8, #1
   5276c:	ldr	r9, [r5, #20]
   52770:	cmp	r8, r9
   52774:	blt	52718 <fputs@plt+0x41364>
   52778:	ldr	r0, [sp, #64]	; 0x40
   5277c:	cmp	r0, #0
   52780:	mov	r6, sl
   52784:	ldr	sl, [sp, #88]	; 0x58
   52788:	ldr	r7, [sp, #80]	; 0x50
   5278c:	ldr	r8, [fp, #-80]	; 0xffffffb0
   52790:	beq	52890 <fputs@plt+0x414dc>
   52794:	mov	r0, sl
   52798:	ldr	r1, [sp, #44]	; 0x2c
   5279c:	bl	704f4 <fputs@plt+0x5f140>
   527a0:	ldr	r1, [r5, #20]
   527a4:	ldr	r5, [sp, #36]	; 0x24
   527a8:	str	r5, [sp]
   527ac:	stmib	sp, {r0, r1}
   527b0:	mov	r0, r6
   527b4:	mov	r1, #49	; 0x31
   527b8:	ldr	r2, [sp, #68]	; 0x44
   527bc:	mov	r3, r9
   527c0:	bl	560f8 <fputs@plt+0x44d44>
   527c4:	str	r5, [sp]
   527c8:	ldr	r5, [fp, #-72]	; 0xffffffb8
   527cc:	mov	r0, #0
   527d0:	str	r0, [sp, #4]
   527d4:	mov	r0, r6
   527d8:	mov	r1, #69	; 0x45
   527dc:	mov	r2, r7
   527e0:	mov	r3, r8
   527e4:	bl	1aa5c <fputs@plt+0x96a8>
   527e8:	b	52890 <fputs@plt+0x414dc>
   527ec:	mov	r9, r3
   527f0:	str	r3, [sp]
   527f4:	mov	r0, r6
   527f8:	mov	r1, #47	; 0x2f
   527fc:	mov	r2, #0
   52800:	mov	r3, r5
   52804:	bl	4644c <fputs@plt+0x35098>
   52808:	mov	r0, r6
   5280c:	mov	r1, r4
   52810:	mov	r2, r5
   52814:	mov	r3, r9
   52818:	bl	596cc <fputs@plt+0x48318>
   5281c:	mov	r0, r6
   52820:	mov	r1, #76	; 0x4c
   52824:	mov	r2, r9
   52828:	mov	r3, r8
   5282c:	bl	56a58 <fputs@plt+0x456a4>
   52830:	mov	r0, r6
   52834:	bl	5afb8 <fputs@plt+0x49c04>
   52838:	add	r3, r0, #3
   5283c:	mov	r0, r6
   52840:	mov	r1, #38	; 0x26
   52844:	mov	r2, r9
   52848:	bl	56a58 <fputs@plt+0x456a4>
   5284c:	ldr	r0, [sp, #68]	; 0x44
   52850:	str	r0, [sp]
   52854:	mov	r0, r6
   52858:	mov	r1, #70	; 0x46
   5285c:	mov	r2, r7
   52860:	mov	r3, #0
   52864:	bl	4644c <fputs@plt+0x35098>
   52868:	mov	r0, r6
   5286c:	mov	r1, r8
   52870:	bl	562d8 <fputs@plt+0x44f24>
   52874:	mov	r0, r6
   52878:	bl	5afb8 <fputs@plt+0x49c04>
   5287c:	sub	r1, r0, #2
   52880:	mov	r0, r6
   52884:	bl	560e4 <fputs@plt+0x44d30>
   52888:	ldr	r5, [fp, #-72]	; 0xffffffb8
   5288c:	ldr	sl, [sp, #88]	; 0x58
   52890:	mov	r0, r6
   52894:	mov	r1, #103	; 0x67
   52898:	mov	r2, #0
   5289c:	ldr	r3, [sp, #48]	; 0x30
   528a0:	bl	56a58 <fputs@plt+0x456a4>
   528a4:	ldr	r3, [r5, #8]
   528a8:	sub	r0, r7, #1
   528ac:	str	r0, [sp]
   528b0:	mov	r0, r6
   528b4:	ldr	r1, [sp, #52]	; 0x34
   528b8:	movw	r2, #28911	; 0x70ef
   528bc:	movt	r2, #8
   528c0:	bl	76124 <fputs@plt+0x64d70>
   528c4:	mov	r0, r6
   528c8:	mov	r1, #33	; 0x21
   528cc:	ldr	r2, [sp, #56]	; 0x38
   528d0:	mov	r3, #4
   528d4:	bl	56a58 <fputs@plt+0x456a4>
   528d8:	mov	r0, r6
   528dc:	mov	r1, r8
   528e0:	bl	58114 <fputs@plt+0x46d60>
   528e4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   528e8:	mov	r0, sl
   528ec:	bl	13cb4 <fputs@plt+0x2900>
   528f0:	add	r7, r7, #1
   528f4:	str	r7, [sp, #80]	; 0x50
   528f8:	ldr	r5, [r5, #4]
   528fc:	cmp	r5, #0
   52900:	ldr	r9, [sp, #72]	; 0x48
   52904:	ldr	r4, [fp, #-84]	; 0xffffffac
   52908:	bne	52654 <fputs@plt+0x412a0>
   5290c:	ldr	r5, [sp, #28]
   52910:	add	r3, r5, #1
   52914:	mov	r0, r6
   52918:	mov	r1, #7
   5291c:	mov	r2, #0
   52920:	bl	56a58 <fputs@plt+0x456a4>
   52924:	mov	r0, r6
   52928:	mov	r1, r5
   5292c:	bl	560e4 <fputs@plt+0x44d30>
   52930:	ldr	r6, [sp, #32]
   52934:	mov	r7, r4
   52938:	mov	r0, r6
   5293c:	cmp	r6, #0
   52940:	bne	52490 <fputs@plt+0x410dc>
   52944:	b	51f34 <fputs@plt+0x40b80>
   52948:	ldr	r0, [sp, #84]	; 0x54
   5294c:	cmp	r0, #0
   52950:	beq	51f34 <fputs@plt+0x40b80>
   52954:	ldr	r0, [sp, #88]	; 0x58
   52958:	ldr	r1, [sp, #84]	; 0x54
   5295c:	mov	r2, r4
   52960:	bl	1f6d0 <fputs@plt+0xe31c>
   52964:	str	r0, [sp, #80]	; 0x50
   52968:	cmp	r0, #0
   5296c:	beq	51f34 <fputs@plt+0x40b80>
   52970:	ldr	r0, [fp, #-84]	; 0xffffffac
   52974:	bl	56018 <fputs@plt+0x44c64>
   52978:	mov	r8, r0
   5297c:	ldr	r0, [sp, #80]	; 0x50
   52980:	ldr	r4, [r0, #16]
   52984:	cmp	r4, #0
   52988:	beq	51f34 <fputs@plt+0x40b80>
   5298c:	mov	r1, #8
   52990:	ldr	r0, [fp, #-84]	; 0xffffffac
   52994:	str	r1, [r0, #76]	; 0x4c
   52998:	ldr	r1, [sp, #72]	; 0x48
   5299c:	bl	5b4f8 <fputs@plt+0x4a144>
   529a0:	movw	r2, #38268	; 0x957c
   529a4:	movt	r2, #9
   529a8:	mov	r0, r8
   529ac:	mov	r1, #8
   529b0:	bl	760cc <fputs@plt+0x64d18>
   529b4:	mov	r9, #0
   529b8:	ldr	r0, [r4, #20]
   529bc:	cmp	r0, #1
   529c0:	movw	r5, #28938	; 0x710a
   529c4:	movt	r5, #8
   529c8:	blt	52a74 <fputs@plt+0x416c0>
   529cc:	mov	sl, #0
   529d0:	add	r0, r4, sl, lsl #3
   529d4:	ldr	r1, [r0, #36]	; 0x24
   529d8:	ldr	r0, [r0, #40]	; 0x28
   529dc:	str	r0, [fp, #-72]	; 0xffffffb8
   529e0:	ldr	r0, [sp, #80]	; 0x50
   529e4:	ldr	r0, [r0, #4]
   529e8:	ldr	r0, [r0, r1, lsl #4]
   529ec:	str	r0, [fp, #-80]	; 0xffffffb0
   529f0:	mov	r6, r5
   529f4:	ldr	r5, [r4, #8]
   529f8:	ldrb	r0, [r4, #26]
   529fc:	bl	761dc <fputs@plt+0x64e28>
   52a00:	mov	r7, r0
   52a04:	ldrb	r0, [r4, #25]
   52a08:	bl	761dc <fputs@plt+0x64e28>
   52a0c:	str	sl, [sp]
   52a10:	str	r5, [sp, #4]
   52a14:	mov	r5, r6
   52a18:	movw	r1, #28947	; 0x7113
   52a1c:	movt	r1, #8
   52a20:	ldr	r2, [fp, #-80]	; 0xffffffb0
   52a24:	str	r2, [sp, #8]
   52a28:	ldr	r2, [fp, #-72]	; 0xffffffb8
   52a2c:	str	r2, [sp, #12]
   52a30:	str	r7, [sp, #16]
   52a34:	str	r0, [sp, #20]
   52a38:	str	r1, [sp, #24]
   52a3c:	mov	r0, r8
   52a40:	mov	r1, #1
   52a44:	mov	r2, r6
   52a48:	mov	r3, r9
   52a4c:	bl	76124 <fputs@plt+0x64d70>
   52a50:	mov	r0, r8
   52a54:	mov	r1, #33	; 0x21
   52a58:	mov	r2, #1
   52a5c:	mov	r3, #8
   52a60:	bl	56a58 <fputs@plt+0x456a4>
   52a64:	add	sl, sl, #1
   52a68:	ldr	r0, [r4, #20]
   52a6c:	cmp	sl, r0
   52a70:	blt	529d0 <fputs@plt+0x4161c>
   52a74:	add	r9, r9, #1
   52a78:	ldr	r4, [r4, #4]
   52a7c:	cmp	r4, #0
   52a80:	bne	529b8 <fputs@plt+0x41604>
   52a84:	b	51f34 <fputs@plt+0x40b80>
   52a88:	ldr	r0, [sp, #84]	; 0x54
   52a8c:	cmp	r0, #0
   52a90:	beq	52ab0 <fputs@plt+0x416fc>
   52a94:	sub	r1, fp, #56	; 0x38
   52a98:	bl	4359c <fputs@plt+0x321e8>
   52a9c:	cmp	r0, #0
   52aa0:	beq	52ab0 <fputs@plt+0x416fc>
   52aa4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   52aa8:	cmp	r0, #0
   52aac:	bgt	52ab8 <fputs@plt+0x41704>
   52ab0:	mvn	r0, #-2147483648	; 0x80000000
   52ab4:	str	r0, [fp, #-56]	; 0xffffffc8
   52ab8:	ldr	r0, [fp, #-84]	; 0xffffffac
   52abc:	mov	r1, #0
   52ac0:	ldr	r4, [sp, #72]	; 0x48
   52ac4:	mov	r2, r4
   52ac8:	bl	5be0c <fputs@plt+0x4aa58>
   52acc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   52ad0:	ldr	r5, [fp, #-72]	; 0xffffffb8
   52ad4:	mov	r0, r5
   52ad8:	mov	r1, #22
   52adc:	mov	r3, #1
   52ae0:	bl	56a58 <fputs@plt+0x456a4>
   52ae4:	mov	r0, r5
   52ae8:	mov	r1, #146	; 0x92
   52aec:	mov	r2, r4
   52af0:	bl	57fcc <fputs@plt+0x46c18>
   52af4:	mov	r4, r0
   52af8:	mov	r0, r5
   52afc:	mov	r1, #33	; 0x21
   52b00:	mov	r2, #1
   52b04:	bl	57fcc <fputs@plt+0x46c18>
   52b08:	mov	r0, r5
   52b0c:	mov	r1, #37	; 0x25
   52b10:	mov	r2, #1
   52b14:	mvn	r3, #0
   52b18:	bl	56a58 <fputs@plt+0x456a4>
   52b1c:	mov	r0, r5
   52b20:	mov	r1, #138	; 0x8a
   52b24:	mov	r2, #1
   52b28:	mov	r3, r4
   52b2c:	bl	56a58 <fputs@plt+0x456a4>
   52b30:	mov	r0, r5
   52b34:	mov	r1, r4
   52b38:	bl	560e4 <fputs@plt+0x44d30>
   52b3c:	b	51f34 <fputs@plt+0x40b80>
   52b40:	ldr	r0, [sp, #72]	; 0x48
   52b44:	ldr	r1, [fp, #-80]	; 0xffffffb0
   52b48:	add	r0, r1, r0, lsl #4
   52b4c:	ldr	r0, [r0, #4]
   52b50:	bl	13a0c <fputs@plt+0x2658>
   52b54:	mov	r4, r0
   52b58:	mvn	r5, #0
   52b5c:	subs	r0, r5, #1
   52b60:	sbc	r1, r5, #0
   52b64:	str	r1, [fp, #-52]	; 0xffffffcc
   52b68:	str	r0, [fp, #-56]	; 0xffffffc8
   52b6c:	ldr	r0, [sp, #84]	; 0x54
   52b70:	cmp	r0, #0
   52b74:	beq	52b98 <fputs@plt+0x417e4>
   52b78:	sub	r1, fp, #56	; 0x38
   52b7c:	bl	20284 <fputs@plt+0xeed0>
   52b80:	ldr	r0, [fp, #-56]	; 0xffffffc8
   52b84:	ldr	r1, [fp, #-52]	; 0xffffffcc
   52b88:	subs	r0, r0, r5
   52b8c:	sbcs	r0, r1, r5
   52b90:	strlt	r5, [fp, #-56]	; 0xffffffc8
   52b94:	strlt	r5, [fp, #-52]	; 0xffffffcc
   52b98:	ldr	r2, [fp, #-56]	; 0xffffffc8
   52b9c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   52ba0:	mov	r0, r4
   52ba4:	bl	75de0 <fputs@plt+0x64a2c>
   52ba8:	mov	r2, r0
   52bac:	mov	r3, r1
   52bb0:	movw	r1, #28631	; 0x6fd7
   52bb4:	movt	r1, #8
   52bb8:	b	545e0 <fputs@plt+0x4322c>
   52bbc:	ldr	r0, [sp, #84]	; 0x54
   52bc0:	bl	75d4c <fputs@plt+0x64998>
   52bc4:	mov	r6, r0
   52bc8:	ldr	r0, [r8, #4]
   52bcc:	cmn	r6, #1
   52bd0:	cmpeq	r0, #0
   52bd4:	beq	54464 <fputs@plt+0x430b0>
   52bd8:	cmp	r0, #0
   52bdc:	bne	52c28 <fputs@plt+0x41874>
   52be0:	ldr	r5, [sp, #88]	; 0x58
   52be4:	ldr	r0, [r5, #20]
   52be8:	cmp	r0, #3
   52bec:	blt	52c24 <fputs@plt+0x41870>
   52bf0:	mov	r4, #0
   52bf4:	ldr	r0, [r5, #16]
   52bf8:	add	r0, r0, r4, lsl #4
   52bfc:	ldr	r0, [r0, #36]	; 0x24
   52c00:	bl	13a0c <fputs@plt+0x2658>
   52c04:	mov	r1, r6
   52c08:	bl	75d9c <fputs@plt+0x649e8>
   52c0c:	add	r0, r4, #1
   52c10:	ldr	r1, [r5, #20]
   52c14:	add	r2, r4, #3
   52c18:	cmp	r2, r1
   52c1c:	mov	r4, r0
   52c20:	blt	52bf4 <fputs@plt+0x41840>
   52c24:	strb	r6, [r5, #71]	; 0x47
   52c28:	ldr	r0, [sp, #72]	; 0x48
   52c2c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   52c30:	add	r0, r1, r0, lsl #4
   52c34:	ldr	r0, [r0, #4]
   52c38:	bl	13a0c <fputs@plt+0x2658>
   52c3c:	mov	r1, r6
   52c40:	bl	75d9c <fputs@plt+0x649e8>
   52c44:	b	5446c <fputs@plt+0x430b8>
   52c48:	ldr	r0, [sp, #84]	; 0x54
   52c4c:	cmp	r0, #0
   52c50:	ldr	r7, [sp, #88]	; 0x58
   52c54:	beq	52cf0 <fputs@plt+0x4193c>
   52c58:	sub	r1, fp, #56	; 0x38
   52c5c:	ldr	r0, [sp, #84]	; 0x54
   52c60:	bl	20284 <fputs@plt+0xeed0>
   52c64:	ldr	r0, [fp, #-52]	; 0xffffffcc
   52c68:	cmn	r0, #1
   52c6c:	bgt	52c84 <fputs@plt+0x418d0>
   52c70:	movw	r0, #37176	; 0x9138
   52c74:	movt	r0, #9
   52c78:	ldrd	r0, [r0, #176]	; 0xb0
   52c7c:	str	r1, [fp, #-52]	; 0xffffffcc
   52c80:	str	r0, [fp, #-56]	; 0xffffffc8
   52c84:	ldr	r0, [r8, #4]
   52c88:	cmp	r0, #0
   52c8c:	ldreq	r0, [fp, #-56]	; 0xffffffc8
   52c90:	ldreq	r1, [fp, #-52]	; 0xffffffcc
   52c94:	strdeq	r0, [r7, #40]	; 0x28
   52c98:	ldr	r5, [r7, #20]
   52c9c:	cmp	r5, #1
   52ca0:	blt	52cf0 <fputs@plt+0x4193c>
   52ca4:	ldr	r0, [sp, #72]	; 0x48
   52ca8:	add	r6, r0, #1
   52cac:	mov	r1, r5
   52cb0:	ldr	r0, [r7, #16]
   52cb4:	add	r0, r0, r5, lsl #4
   52cb8:	ldr	r0, [r0, #-12]
   52cbc:	sub	r5, r5, #1
   52cc0:	cmp	r0, #0
   52cc4:	beq	52ce4 <fputs@plt+0x41930>
   52cc8:	cmp	r6, r1
   52ccc:	ldrne	r1, [r8, #4]
   52cd0:	cmpne	r1, #0
   52cd4:	bne	52ce4 <fputs@plt+0x41930>
   52cd8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   52cdc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   52ce0:	bl	75f1c <fputs@plt+0x64b68>
   52ce4:	add	r0, r5, #1
   52ce8:	cmp	r0, #1
   52cec:	bgt	52cac <fputs@plt+0x418f8>
   52cf0:	mvn	r0, #0
   52cf4:	str	r0, [fp, #-52]	; 0xffffffcc
   52cf8:	str	r0, [fp, #-56]	; 0xffffffc8
   52cfc:	sub	r3, fp, #56	; 0x38
   52d00:	mov	r0, r7
   52d04:	mov	r1, r4
   52d08:	mov	r2, #18
   52d0c:	bl	1f860 <fputs@plt+0xe4ac>
   52d10:	cmp	r0, #12
   52d14:	beq	51f34 <fputs@plt+0x40b80>
   52d18:	cmp	r0, #0
   52d1c:	bne	5449c <fputs@plt+0x430e8>
   52d20:	ldr	r2, [fp, #-56]	; 0xffffffc8
   52d24:	ldr	r3, [fp, #-52]	; 0xffffffcc
   52d28:	movw	r1, #28674	; 0x7002
   52d2c:	movt	r1, #8
   52d30:	b	545e0 <fputs@plt+0x4322c>
   52d34:	ldr	r0, [sp, #72]	; 0x48
   52d38:	ldr	r1, [fp, #-80]	; 0xffffffb0
   52d3c:	add	r0, r1, r0, lsl #4
   52d40:	ldr	r4, [r0, #4]
   52d44:	ldr	r0, [sp, #84]	; 0x54
   52d48:	cmp	r0, #0
   52d4c:	beq	54344 <fputs@plt+0x42f90>
   52d50:	bl	434dc <fputs@plt+0x32128>
   52d54:	mov	r1, r0
   52d58:	ldr	r0, [sp, #88]	; 0x58
   52d5c:	str	r1, [r0, #76]	; 0x4c
   52d60:	mov	r0, r4
   52d64:	mvn	r2, #0
   52d68:	mov	r3, #0
   52d6c:	bl	1ff5c <fputs@plt+0xeba8>
   52d70:	cmp	r0, #7
   52d74:	bne	51f34 <fputs@plt+0x40b80>
   52d78:	ldr	r0, [sp, #88]	; 0x58
   52d7c:	bl	19084 <fputs@plt+0x7cd0>
   52d80:	b	51f34 <fputs@plt+0x40b80>
   52d84:	ldr	r0, [sp, #72]	; 0x48
   52d88:	ldr	r1, [fp, #-80]	; 0xffffffb0
   52d8c:	add	r0, r1, r0, lsl #4
   52d90:	ldr	r5, [r0, #4]
   52d94:	ldr	r0, [sp, #84]	; 0x54
   52d98:	cmp	r0, #0
   52d9c:	beq	54360 <fputs@plt+0x42fac>
   52da0:	mov	r1, #0
   52da4:	bl	2021c <fputs@plt+0xee68>
   52da8:	mov	r6, r0
   52dac:	ldr	r0, [r8, #4]
   52db0:	cmp	r0, #0
   52db4:	bne	54364 <fputs@plt+0x42fb0>
   52db8:	ldr	r0, [sp, #88]	; 0x58
   52dbc:	ldr	r0, [r0, #20]
   52dc0:	cmp	r0, #1
   52dc4:	blt	54364 <fputs@plt+0x42fb0>
   52dc8:	mov	r4, #0
   52dcc:	ldr	r7, [sp, #88]	; 0x58
   52dd0:	ldr	r0, [r7, #16]
   52dd4:	add	r0, r0, r4, lsl #4
   52dd8:	ldr	r0, [r0, #4]
   52ddc:	mov	r1, r6
   52de0:	bl	75cf4 <fputs@plt+0x64940>
   52de4:	add	r4, r4, #1
   52de8:	ldr	r0, [r7, #20]
   52dec:	cmp	r4, r0
   52df0:	blt	52dd0 <fputs@plt+0x41a1c>
   52df4:	b	54364 <fputs@plt+0x42fb0>
   52df8:	ldr	r0, [sp, #84]	; 0x54
   52dfc:	cmp	r0, #0
   52e00:	beq	52e20 <fputs@plt+0x41a6c>
   52e04:	sub	r1, fp, #56	; 0x38
   52e08:	bl	20284 <fputs@plt+0xeed0>
   52e0c:	cmp	r0, #0
   52e10:	bne	52e20 <fputs@plt+0x41a6c>
   52e14:	ldr	r0, [fp, #-56]	; 0xffffffc8
   52e18:	ldr	r1, [fp, #-52]	; 0xffffffcc
   52e1c:	bl	13fac <fputs@plt+0x2bf8>
   52e20:	mvn	r0, #0
   52e24:	mvn	r1, #0
   52e28:	bl	13fac <fputs@plt+0x2bf8>
   52e2c:	mov	r2, r0
   52e30:	mov	r3, r1
   52e34:	movw	r1, #29254	; 0x7246
   52e38:	movt	r1, #8
   52e3c:	b	545e0 <fputs@plt+0x4322c>
   52e40:	ldr	r0, [sp, #84]	; 0x54
   52e44:	cmp	r0, #0
   52e48:	beq	51f34 <fputs@plt+0x40b80>
   52e4c:	ldr	r0, [sp, #88]	; 0x58
   52e50:	ldr	r1, [sp, #84]	; 0x54
   52e54:	mov	r2, r4
   52e58:	bl	1f6d0 <fputs@plt+0xe31c>
   52e5c:	cmp	r0, #0
   52e60:	beq	51f34 <fputs@plt+0x40b80>
   52e64:	mov	r4, r0
   52e68:	bl	439a8 <fputs@plt+0x325f4>
   52e6c:	str	r0, [fp, #-80]	; 0xffffffb0
   52e70:	mov	r0, #6
   52e74:	ldr	r5, [fp, #-84]	; 0xffffffac
   52e78:	str	r0, [r5, #76]	; 0x4c
   52e7c:	mov	r0, r5
   52e80:	ldr	r1, [sp, #72]	; 0x48
   52e84:	bl	5b4f8 <fputs@plt+0x4a144>
   52e88:	movw	r2, #38164	; 0x9514
   52e8c:	movt	r2, #9
   52e90:	ldr	r0, [fp, #-72]	; 0xffffffb8
   52e94:	mov	r1, #6
   52e98:	bl	760cc <fputs@plt+0x64d18>
   52e9c:	mov	r0, r5
   52ea0:	mov	r1, r4
   52ea4:	bl	5fee8 <fputs@plt+0x4eb34>
   52ea8:	ldrsh	r0, [r4, #34]	; 0x22
   52eac:	cmp	r0, #1
   52eb0:	blt	51f34 <fputs@plt+0x40b80>
   52eb4:	ldr	r5, [r4, #4]
   52eb8:	mov	r9, #0
   52ebc:	mov	sl, #0
   52ec0:	b	52f0c <fputs@plt+0x41b58>
   52ec4:	cmp	r0, #1
   52ec8:	blt	52efc <fputs@plt+0x41b48>
   52ecc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   52ed0:	ldr	r1, [r1, #4]
   52ed4:	mov	r2, #1
   52ed8:	ldrsh	r3, [r1]
   52edc:	cmp	r9, r3
   52ee0:	beq	52f04 <fputs@plt+0x41b50>
   52ee4:	add	r1, r1, #2
   52ee8:	add	r8, r2, #1
   52eec:	cmp	r2, r0
   52ef0:	mov	r2, r8
   52ef4:	blt	52ed8 <fputs@plt+0x41b24>
   52ef8:	b	52f28 <fputs@plt+0x41b74>
   52efc:	mov	r8, #1
   52f00:	b	52f28 <fputs@plt+0x41b74>
   52f04:	mov	r8, r2
   52f08:	b	52f28 <fputs@plt+0x41b74>
   52f0c:	ldrb	r1, [r5, #15]
   52f10:	tst	r1, #2
   52f14:	bne	52f98 <fputs@plt+0x41be4>
   52f18:	ands	r8, r1, #1
   52f1c:	ldrne	r1, [fp, #-80]	; 0xffffffb0
   52f20:	cmpne	r1, #0
   52f24:	bne	52ec4 <fputs@plt+0x41b10>
   52f28:	sub	r6, r9, sl
   52f2c:	ldr	r7, [r5]
   52f30:	mov	r0, r5
   52f34:	movw	r1, #58763	; 0xe58b
   52f38:	movt	r1, #7
   52f3c:	bl	1f7c4 <fputs@plt+0xe410>
   52f40:	ldr	r2, [r5, #4]
   52f44:	ldrb	r1, [r5, #12]
   52f48:	cmp	r1, #0
   52f4c:	movwne	r1, #1
   52f50:	cmp	r2, #0
   52f54:	ldrne	r2, [r2, #8]
   52f58:	moveq	r2, #0
   52f5c:	str	r7, [sp]
   52f60:	stmib	sp, {r0, r1, r2, r8}
   52f64:	ldr	r7, [fp, #-72]	; 0xffffffb8
   52f68:	mov	r0, r7
   52f6c:	mov	r1, #1
   52f70:	movw	r2, #28837	; 0x70a5
   52f74:	movt	r2, #8
   52f78:	mov	r3, r6
   52f7c:	bl	76124 <fputs@plt+0x64d70>
   52f80:	mov	r0, r7
   52f84:	mov	r1, #33	; 0x21
   52f88:	mov	r2, #1
   52f8c:	mov	r3, #6
   52f90:	bl	56a58 <fputs@plt+0x456a4>
   52f94:	b	52f9c <fputs@plt+0x41be8>
   52f98:	add	sl, sl, #1
   52f9c:	add	r5, r5, #16
   52fa0:	add	r9, r9, #1
   52fa4:	ldrsh	r0, [r4, #34]	; 0x22
   52fa8:	cmp	r9, r0
   52fac:	blt	52f0c <fputs@plt+0x41b58>
   52fb0:	b	51f34 <fputs@plt+0x40b80>
   52fb4:	ldr	r1, [sp, #84]	; 0x54
   52fb8:	cmp	r1, #0
   52fbc:	beq	5438c <fputs@plt+0x42fd8>
   52fc0:	ldr	r0, [fp, #-84]	; 0xffffffac
   52fc4:	bl	75f48 <fputs@plt+0x64b94>
   52fc8:	b	51f34 <fputs@plt+0x40b80>
   52fcc:	ldr	r0, [sp, #84]	; 0x54
   52fd0:	cmp	r0, #0
   52fd4:	ldr	r4, [sp, #88]	; 0x58
   52fd8:	beq	53014 <fputs@plt+0x41c60>
   52fdc:	sub	r1, fp, #56	; 0x38
   52fe0:	bl	20284 <fputs@plt+0xeed0>
   52fe4:	cmp	r0, #0
   52fe8:	bne	53014 <fputs@plt+0x41c60>
   52fec:	mvn	r1, #0
   52ff0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   52ff4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   52ff8:	subs	r3, r1, r0
   52ffc:	sbcs	r1, r1, r2
   53000:	bge	53014 <fputs@plt+0x41c60>
   53004:	bic	r2, r0, #-2147483648	; 0x80000000
   53008:	mov	r0, r4
   5300c:	mov	r1, #11
   53010:	bl	1eab8 <fputs@plt+0xd704>
   53014:	mov	r0, r4
   53018:	mov	r1, #11
   5301c:	mvn	r2, #0
   53020:	bl	1eab8 <fputs@plt+0xd704>
   53024:	mov	r2, r0
   53028:	asr	r3, r0, #31
   5302c:	movw	r1, #29270	; 0x7256
   53030:	movt	r1, #8
   53034:	b	545e0 <fputs@plt+0x4322c>
   53038:	ldr	r0, [sp, #84]	; 0x54
   5303c:	cmp	r0, #0
   53040:	ldr	r4, [sp, #88]	; 0x58
   53044:	beq	53058 <fputs@plt+0x41ca4>
   53048:	bl	434dc <fputs@plt+0x32128>
   5304c:	mov	r1, r0
   53050:	mov	r0, r4
   53054:	bl	1e65c <fputs@plt+0xd2a8>
   53058:	ldr	r0, [r4, #220]	; 0xdc
   5305c:	mov	r2, #0
   53060:	movw	r1, #59044	; 0xe6a4
   53064:	movt	r1, #1
   53068:	cmp	r0, r1
   5306c:	mov	r3, #0
   53070:	ldr	r0, [fp, #-72]	; 0xffffffb8
   53074:	ldreq	r2, [r4, #224]	; 0xe0
   53078:	asreq	r3, r2, #31
   5307c:	movw	r1, #29235	; 0x7233
   53080:	movt	r1, #8
   53084:	b	545e4 <fputs@plt+0x43230>
   53088:	ldr	r0, [r8]
   5308c:	cmp	r0, #0
   53090:	ldr	r7, [sp, #72]	; 0x48
   53094:	movweq	r7, #10
   53098:	ldr	r4, [sp, #84]	; 0x54
   5309c:	cmp	r4, #0
   530a0:	beq	543a8 <fputs@plt+0x42ff4>
   530a4:	movw	r1, #33573	; 0x8325
   530a8:	movt	r1, #8
   530ac:	mov	r0, r4
   530b0:	bl	15b10 <fputs@plt+0x475c>
   530b4:	cmp	r0, #0
   530b8:	beq	544f0 <fputs@plt+0x4313c>
   530bc:	movw	r1, #29227	; 0x722b
   530c0:	movt	r1, #8
   530c4:	mov	r0, r4
   530c8:	bl	15b10 <fputs@plt+0x475c>
   530cc:	cmp	r0, #0
   530d0:	beq	54574 <fputs@plt+0x431c0>
   530d4:	movw	r1, #17451	; 0x442b
   530d8:	movt	r1, #8
   530dc:	mov	r0, r4
   530e0:	bl	15b10 <fputs@plt+0x475c>
   530e4:	mov	r4, #0
   530e8:	cmp	r0, #0
   530ec:	movweq	r4, #3
   530f0:	b	54578 <fputs@plt+0x431c4>
   530f4:	ldr	r0, [sp, #84]	; 0x54
   530f8:	cmp	r0, #0
   530fc:	ldr	r4, [sp, #88]	; 0x58
   53100:	beq	53114 <fputs@plt+0x41d60>
   53104:	bl	434dc <fputs@plt+0x32128>
   53108:	mov	r1, r0
   5310c:	mov	r0, r4
   53110:	bl	1de14 <fputs@plt+0xca60>
   53114:	ldr	r2, [r4, #428]	; 0x1ac
   53118:	asr	r3, r2, #31
   5311c:	movw	r1, #29314	; 0x7282
   53120:	movt	r1, #8
   53124:	b	545e0 <fputs@plt+0x4322c>
   53128:	ldr	r0, [sp, #84]	; 0x54
   5312c:	cmp	r0, #0
   53130:	beq	543b0 <fputs@plt+0x42ffc>
   53134:	ldr	r1, [sp, #72]	; 0x48
   53138:	ldr	r2, [fp, #-80]	; 0xffffffb0
   5313c:	add	r4, r2, r1, lsl #4
   53140:	bl	434dc <fputs@plt+0x32128>
   53144:	mov	r1, r0
   53148:	ldr	r0, [r4, #12]
   5314c:	str	r1, [r0, #80]	; 0x50
   53150:	ldr	r0, [r4, #4]
   53154:	bl	75c70 <fputs@plt+0x648bc>
   53158:	b	51f34 <fputs@plt+0x40b80>
   5315c:	ldr	r0, [sp, #84]	; 0x54
   53160:	cmp	r0, #0
   53164:	beq	51f34 <fputs@plt+0x40b80>
   53168:	ldr	r0, [sp, #84]	; 0x54
   5316c:	mov	r1, #0
   53170:	bl	2021c <fputs@plt+0xee68>
   53174:	mov	r1, r0
   53178:	ldr	r0, [sp, #88]	; 0x58
   5317c:	bl	76208 <fputs@plt+0x64e54>
   53180:	b	51f34 <fputs@plt+0x40b80>
   53184:	mov	r0, #2
   53188:	ldr	r1, [fp, #-84]	; 0xffffffac
   5318c:	str	r0, [r1, #76]	; 0x4c
   53190:	movw	r2, #38260	; 0x9574
   53194:	movt	r2, #9
   53198:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5319c:	mov	r1, #2
   531a0:	bl	760cc <fputs@plt+0x64d18>
   531a4:	ldr	r0, [sp, #88]	; 0x58
   531a8:	ldr	r6, [r0, #372]	; 0x174
   531ac:	cmp	r6, #0
   531b0:	beq	51f34 <fputs@plt+0x40b80>
   531b4:	mov	r4, #0
   531b8:	movw	r5, #28879	; 0x70cf
   531bc:	movt	r5, #8
   531c0:	ldr	r7, [fp, #-72]	; 0xffffffb8
   531c4:	ldr	r0, [r6, #8]
   531c8:	ldr	r0, [r0]
   531cc:	str	r0, [sp]
   531d0:	mov	r0, r7
   531d4:	mov	r1, #1
   531d8:	mov	r2, r5
   531dc:	mov	r3, r4
   531e0:	bl	76124 <fputs@plt+0x64d70>
   531e4:	mov	r0, r7
   531e8:	mov	r1, #33	; 0x21
   531ec:	mov	r2, #1
   531f0:	mov	r3, #2
   531f4:	bl	56a58 <fputs@plt+0x456a4>
   531f8:	add	r4, r4, #1
   531fc:	ldr	r6, [r6]
   53200:	cmp	r6, #0
   53204:	bne	531c4 <fputs@plt+0x41e10>
   53208:	b	51f34 <fputs@plt+0x40b80>
   5320c:	mov	r4, #1
   53210:	ldr	r0, [fp, #-84]	; 0xffffffac
   53214:	str	r4, [r0, #76]	; 0x4c
   53218:	movw	r1, #29194	; 0x720a
   5321c:	movt	r1, #8
   53220:	ldr	r5, [fp, #-72]	; 0xffffffb8
   53224:	mov	r0, r5
   53228:	bl	75c4c <fputs@plt+0x64898>
   5322c:	mov	r0, #0
   53230:	bl	135c4 <fputs@plt+0x2210>
   53234:	cmp	r0, #0
   53238:	beq	53278 <fputs@plt+0x41ec4>
   5323c:	mov	r2, r0
   53240:	mov	r0, r5
   53244:	mov	r1, #1
   53248:	bl	56468 <fputs@plt+0x450b4>
   5324c:	mov	r0, r5
   53250:	mov	r1, #33	; 0x21
   53254:	mov	r2, #1
   53258:	mov	r3, #1
   5325c:	bl	56a58 <fputs@plt+0x456a4>
   53260:	mov	r0, r4
   53264:	bl	135c4 <fputs@plt+0x2210>
   53268:	mov	r2, r0
   5326c:	add	r4, r4, #1
   53270:	cmp	r0, #0
   53274:	bne	53240 <fputs@plt+0x41e8c>
   53278:	mov	r0, r5
   5327c:	bl	762f4 <fputs@plt+0x64f40>
   53280:	b	51f34 <fputs@plt+0x40b80>
   53284:	ldr	r5, [fp, #-72]	; 0xffffffb8
   53288:	mov	r0, r5
   5328c:	ldr	r6, [sp, #72]	; 0x48
   53290:	mov	r1, r6
   53294:	bl	1abbc <fputs@plt+0x9808>
   53298:	ldr	r0, [sp, #84]	; 0x54
   5329c:	cmp	r0, #0
   532a0:	beq	543d4 <fputs@plt+0x43020>
   532a4:	bl	434dc <fputs@plt+0x32128>
   532a8:	bl	2eab8 <fputs@plt+0x1d704>
   532ac:	mov	r4, r0
   532b0:	ldr	r0, [fp, #-84]	; 0xffffffac
   532b4:	mov	r1, #0
   532b8:	mov	r2, r6
   532bc:	bl	5be0c <fputs@plt+0x4aa58>
   532c0:	str	r4, [sp]
   532c4:	mov	r0, r5
   532c8:	mov	r1, #52	; 0x34
   532cc:	mov	r2, r6
   532d0:	mov	r3, #3
   532d4:	bl	4644c <fputs@plt+0x35098>
   532d8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   532dc:	add	r0, r0, r6, lsl #4
   532e0:	ldr	r1, [r0, #12]
   532e4:	str	r4, [r1, #80]	; 0x50
   532e8:	ldr	r0, [r0, #4]
   532ec:	mov	r1, r4
   532f0:	bl	75c70 <fputs@plt+0x648bc>
   532f4:	b	51f34 <fputs@plt+0x40b80>
   532f8:	ldr	r0, [sp, #84]	; 0x54
   532fc:	cmp	r0, #0
   53300:	beq	51f34 <fputs@plt+0x40b80>
   53304:	ldr	r0, [sp, #88]	; 0x58
   53308:	ldr	r1, [sp, #84]	; 0x54
   5330c:	mov	r2, r4
   53310:	bl	43508 <fputs@plt+0x32154>
   53314:	cmp	r0, #0
   53318:	beq	51f34 <fputs@plt+0x40b80>
   5331c:	mov	r4, r0
   53320:	ldr	sl, [r7, #8]
   53324:	mov	r0, #52	; 0x34
   53328:	cmp	sl, #0
   5332c:	movweq	r0, #50	; 0x32
   53330:	add	r0, r4, r0
   53334:	ldrh	r5, [r0]
   53338:	mov	r0, #6
   5333c:	movweq	r0, #3
   53340:	ldr	r6, [fp, #-84]	; 0xffffffac
   53344:	str	r0, [r6, #76]	; 0x4c
   53348:	ldr	r9, [r4, #12]
   5334c:	mov	r0, r6
   53350:	ldr	r1, [sp, #72]	; 0x48
   53354:	bl	5b4f8 <fputs@plt+0x4a144>
   53358:	ldr	r1, [r6, #76]	; 0x4c
   5335c:	movw	r2, #38204	; 0x953c
   53360:	movt	r2, #9
   53364:	ldr	r0, [fp, #-72]	; 0xffffffb8
   53368:	bl	760cc <fputs@plt+0x64d18>
   5336c:	cmp	r5, #0
   53370:	beq	51f34 <fputs@plt+0x40b80>
   53374:	mov	r6, #0
   53378:	movw	r8, #28878	; 0x70ce
   5337c:	movt	r8, #8
   53380:	ldr	r7, [fp, #-72]	; 0xffffffb8
   53384:	ldr	r0, [r4, #4]
   53388:	add	r0, r0, r6, lsl #1
   5338c:	ldrsh	r0, [r0]
   53390:	cmp	r0, #0
   53394:	mov	r1, #0
   53398:	ldrge	r1, [r9, #4]
   5339c:	ldrge	r1, [r1, r0, lsl #4]
   533a0:	stm	sp, {r0, r1}
   533a4:	mov	r0, r7
   533a8:	mov	r1, #1
   533ac:	mov	r2, r8
   533b0:	mov	r3, r6
   533b4:	bl	76124 <fputs@plt+0x64d70>
   533b8:	cmp	sl, #0
   533bc:	beq	533fc <fputs@plt+0x42048>
   533c0:	ldrh	r0, [r4, #50]	; 0x32
   533c4:	cmp	r6, r0
   533c8:	mov	r0, #0
   533cc:	movwcc	r0, #1
   533d0:	ldr	r1, [r4, #28]
   533d4:	ldr	r2, [r4, #32]
   533d8:	ldrb	r3, [r1, r6]
   533dc:	ldr	r1, [r2, r6, lsl #2]
   533e0:	str	r1, [sp]
   533e4:	str	r0, [sp, #4]
   533e8:	mov	r0, r7
   533ec:	mov	r1, #4
   533f0:	movw	r2, #28910	; 0x70ee
   533f4:	movt	r2, #8
   533f8:	bl	76124 <fputs@plt+0x64d70>
   533fc:	ldr	r0, [fp, #-84]	; 0xffffffac
   53400:	ldr	r3, [r0, #76]	; 0x4c
   53404:	mov	r0, r7
   53408:	mov	r1, #33	; 0x21
   5340c:	mov	r2, #1
   53410:	bl	56a58 <fputs@plt+0x456a4>
   53414:	add	r6, r6, #1
   53418:	cmp	r6, r5
   5341c:	bne	53384 <fputs@plt+0x41fd0>
   53420:	b	51f34 <fputs@plt+0x40b80>
   53424:	ldr	r0, [sp, #84]	; 0x54
   53428:	cmp	r0, #0
   5342c:	beq	51f34 <fputs@plt+0x40b80>
   53430:	ldr	r0, [sp, #88]	; 0x58
   53434:	ldr	r1, [sp, #84]	; 0x54
   53438:	mov	r2, r4
   5343c:	bl	1f6d0 <fputs@plt+0xe31c>
   53440:	cmp	r0, #0
   53444:	beq	51f34 <fputs@plt+0x40b80>
   53448:	mov	r6, r0
   5344c:	ldr	r5, [fp, #-84]	; 0xffffffac
   53450:	mov	r0, r5
   53454:	bl	56018 <fputs@plt+0x44c64>
   53458:	mov	r4, r0
   5345c:	mov	r0, #5
   53460:	str	r0, [r5, #76]	; 0x4c
   53464:	mov	r0, r5
   53468:	ldr	r1, [sp, #72]	; 0x48
   5346c:	bl	5b4f8 <fputs@plt+0x4a144>
   53470:	movw	r2, #38228	; 0x9554
   53474:	movt	r2, #9
   53478:	mov	r0, r4
   5347c:	mov	r1, #5
   53480:	bl	760cc <fputs@plt+0x64d18>
   53484:	ldr	r7, [r6, #8]
   53488:	cmp	r7, #0
   5348c:	beq	51f34 <fputs@plt+0x40b80>
   53490:	mov	r5, #0
   53494:	movw	r8, #14684	; 0x395c
   53498:	movt	r8, #8
   5349c:	movw	r6, #28908	; 0x70ec
   534a0:	movt	r6, #8
   534a4:	ldrb	r0, [r7, #55]	; 0x37
   534a8:	ldrb	r1, [r7, #54]	; 0x36
   534ac:	ldr	r2, [r7]
   534b0:	ldr	r3, [r7, #36]	; 0x24
   534b4:	str	r2, [sp]
   534b8:	cmp	r3, #0
   534bc:	movwne	r3, #1
   534c0:	str	r3, [sp, #12]
   534c4:	cmp	r1, #0
   534c8:	movwne	r1, #1
   534cc:	str	r1, [sp, #4]
   534d0:	and	r0, r0, #3
   534d4:	ldr	r0, [r8, r0, lsl #2]
   534d8:	str	r0, [sp, #8]
   534dc:	mov	r0, r4
   534e0:	mov	r1, #1
   534e4:	mov	r2, r6
   534e8:	mov	r3, r5
   534ec:	bl	76124 <fputs@plt+0x64d70>
   534f0:	mov	r0, r4
   534f4:	mov	r1, #33	; 0x21
   534f8:	mov	r2, #1
   534fc:	mov	r3, #5
   53500:	bl	56a58 <fputs@plt+0x456a4>
   53504:	add	r5, r5, #1
   53508:	ldr	r7, [r7, #20]
   5350c:	cmp	r7, #0
   53510:	bne	534a4 <fputs@plt+0x420f0>
   53514:	b	51f34 <fputs@plt+0x40b80>
   53518:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5351c:	ldrb	r5, [r0]
   53520:	ldr	r4, [r8]
   53524:	mov	r0, #6
   53528:	ldr	r1, [fp, #-84]	; 0xffffffac
   5352c:	str	r0, [r1, #76]	; 0x4c
   53530:	movw	r1, #28957	; 0x711d
   53534:	movt	r1, #8
   53538:	ldr	sl, [fp, #-72]	; 0xffffffb8
   5353c:	mov	r0, sl
   53540:	bl	75c4c <fputs@plt+0x64898>
   53544:	mov	r0, #100	; 0x64
   53548:	str	r0, [fp, #-56]	; 0xffffffc8
   5354c:	cmp	r4, #0
   53550:	ldr	r0, [sp, #72]	; 0x48
   53554:	mvneq	r0, #0
   53558:	str	r0, [sp, #72]	; 0x48
   5355c:	ldr	r0, [sp, #84]	; 0x54
   53560:	cmp	r0, #0
   53564:	beq	53580 <fputs@plt+0x421cc>
   53568:	sub	r1, fp, #56	; 0x38
   5356c:	bl	4359c <fputs@plt+0x321e8>
   53570:	ldr	r0, [fp, #-56]	; 0xffffffc8
   53574:	cmp	r0, #0
   53578:	movle	r0, #100	; 0x64
   5357c:	strle	r0, [fp, #-56]	; 0xffffffc8
   53580:	ldr	r2, [fp, #-56]	; 0xffffffc8
   53584:	mov	r7, #1
   53588:	mov	r0, sl
   5358c:	mov	r1, #22
   53590:	str	r2, [sp, #48]	; 0x30
   53594:	mov	r3, #1
   53598:	bl	56a58 <fputs@plt+0x456a4>
   5359c:	ldr	r9, [sp, #88]	; 0x58
   535a0:	ldr	r0, [r9, #20]
   535a4:	cmp	r0, #1
   535a8:	blt	53e90 <fputs@plt+0x42adc>
   535ac:	orr	r0, r5, #32
   535b0:	str	r0, [sp, #52]	; 0x34
   535b4:	mov	r0, #0
   535b8:	str	r0, [sp, #56]	; 0x38
   535bc:	ldr	r0, [sp, #72]	; 0x48
   535c0:	cmp	r0, #0
   535c4:	blt	535d8 <fputs@plt+0x42224>
   535c8:	ldr	r0, [sp, #72]	; 0x48
   535cc:	ldr	r1, [sp, #56]	; 0x38
   535d0:	cmp	r1, r0
   535d4:	bne	53e78 <fputs@plt+0x42ac4>
   535d8:	ldr	r0, [fp, #-84]	; 0xffffffac
   535dc:	ldr	r5, [sp, #56]	; 0x38
   535e0:	mov	r1, r5
   535e4:	bl	5b4f8 <fputs@plt+0x4a144>
   535e8:	mov	r0, sl
   535ec:	mov	r1, #138	; 0x8a
   535f0:	mov	r2, #1
   535f4:	bl	57fcc <fputs@plt+0x46c18>
   535f8:	mov	r4, r0
   535fc:	mov	r6, #0
   53600:	mov	r0, sl
   53604:	mov	r1, #21
   53608:	mov	r2, #0
   5360c:	mov	r3, #0
   53610:	bl	56a58 <fputs@plt+0x456a4>
   53614:	mov	r0, sl
   53618:	mov	r1, r4
   5361c:	bl	560e4 <fputs@plt+0x44d30>
   53620:	ldr	r0, [r9, #16]
   53624:	add	r0, r0, r5, lsl #4
   53628:	ldr	r8, [r0, #12]
   5362c:	ldr	r0, [r8, #16]
   53630:	cmp	r0, #0
   53634:	mov	r4, #0
   53638:	beq	53698 <fputs@plt+0x422e4>
   5363c:	mov	r4, #0
   53640:	mov	r6, #0
   53644:	ldr	r1, [r0, #8]
   53648:	ldrb	r2, [r1, #42]	; 0x2a
   5364c:	bic	r2, r7, r2, lsr #5
   53650:	ldr	r3, [r1, #8]
   53654:	cmp	r3, #0
   53658:	beq	5367c <fputs@plt+0x422c8>
   5365c:	mov	r1, #0
   53660:	add	r1, r1, #1
   53664:	ldr	r3, [r3, #20]
   53668:	cmp	r3, #0
   5366c:	bne	53660 <fputs@plt+0x422ac>
   53670:	add	r2, r6, r2
   53674:	add	r6, r2, r1
   53678:	b	53684 <fputs@plt+0x422d0>
   5367c:	add	r6, r6, r2
   53680:	mov	r1, #0
   53684:	cmp	r1, r4
   53688:	movgt	r4, r1
   5368c:	ldr	r0, [r0]
   53690:	cmp	r0, #0
   53694:	bne	53644 <fputs@plt+0x42290>
   53698:	mov	r0, #4
   5369c:	add	r2, r0, r6, lsl #2
   536a0:	mov	r0, r9
   536a4:	mov	r3, #0
   536a8:	bl	209ac <fputs@plt+0xf5f8>
   536ac:	cmp	r0, #0
   536b0:	beq	53e90 <fputs@plt+0x42adc>
   536b4:	ldr	r1, [r8, #16]
   536b8:	mov	r3, #0
   536bc:	cmp	r1, #0
   536c0:	bne	536d4 <fputs@plt+0x42320>
   536c4:	b	53714 <fputs@plt+0x42360>
   536c8:	ldr	r1, [r1]
   536cc:	cmp	r1, #0
   536d0:	beq	53714 <fputs@plt+0x42360>
   536d4:	ldr	r2, [r1, #8]
   536d8:	ldrb	r7, [r2, #42]	; 0x2a
   536dc:	tst	r7, #32
   536e0:	ldreq	r7, [r2, #28]
   536e4:	streq	r7, [r0, r3, lsl #2]
   536e8:	addeq	r3, r3, #1
   536ec:	ldr	r2, [r2, #8]
   536f0:	cmp	r2, #0
   536f4:	beq	536c8 <fputs@plt+0x42314>
   536f8:	ldr	r7, [r2, #44]	; 0x2c
   536fc:	str	r7, [r0, r3, lsl #2]
   53700:	add	r3, r3, #1
   53704:	ldr	r2, [r2, #20]
   53708:	cmp	r2, #0
   5370c:	bne	536f8 <fputs@plt+0x42344>
   53710:	b	536c8 <fputs@plt+0x42314>
   53714:	mov	r6, #0
   53718:	str	r6, [r0, r3, lsl #2]
   5371c:	ldr	r7, [fp, #-84]	; 0xffffffac
   53720:	ldr	r1, [r7, #76]	; 0x4c
   53724:	add	r2, r4, #8
   53728:	cmp	r1, r2
   5372c:	movgt	r2, r1
   53730:	str	r2, [r7, #76]	; 0x4c
   53734:	mov	r7, #1
   53738:	str	r7, [sp]
   5373c:	str	r0, [sp, #4]
   53740:	mvn	r0, #14
   53744:	str	r0, [sp, #8]
   53748:	mov	r0, sl
   5374c:	mov	r1, #128	; 0x80
   53750:	mov	r2, #2
   53754:	bl	560f8 <fputs@plt+0x44d44>
   53758:	ldr	r5, [sp, #56]	; 0x38
   5375c:	uxtb	r1, r5
   53760:	mov	r0, sl
   53764:	bl	1aaa0 <fputs@plt+0x96ec>
   53768:	mov	r0, sl
   5376c:	mov	r1, #76	; 0x4c
   53770:	mov	r2, #2
   53774:	bl	57fcc <fputs@plt+0x46c18>
   53778:	mov	r4, r0
   5377c:	ldr	r0, [r9, #16]
   53780:	ldr	r2, [r0, r5, lsl #4]
   53784:	mov	r0, r9
   53788:	movw	r1, #28973	; 0x712d
   5378c:	movt	r1, #8
   53790:	bl	1a96c <fputs@plt+0x95b8>
   53794:	str	r6, [sp]
   53798:	str	r0, [sp, #4]
   5379c:	mvn	r0, #0
   537a0:	str	r0, [sp, #8]
   537a4:	mov	r0, sl
   537a8:	mov	r1, #97	; 0x61
   537ac:	mov	r2, #0
   537b0:	mov	r3, #3
   537b4:	bl	560f8 <fputs@plt+0x44d44>
   537b8:	str	r7, [sp]
   537bc:	mov	r0, sl
   537c0:	mov	r1, #29
   537c4:	mov	r2, #2
   537c8:	mov	r3, #4
   537cc:	bl	4644c <fputs@plt+0x35098>
   537d0:	mov	r0, #2
   537d4:	str	r0, [sp]
   537d8:	mov	r0, sl
   537dc:	mov	r1, #94	; 0x5e
   537e0:	mov	r2, #4
   537e4:	mov	r3, #3
   537e8:	bl	4644c <fputs@plt+0x35098>
   537ec:	mov	r0, sl
   537f0:	mov	r1, #33	; 0x21
   537f4:	mov	r2, #2
   537f8:	mov	r3, #1
   537fc:	bl	56a58 <fputs@plt+0x456a4>
   53800:	mov	r0, sl
   53804:	mov	r1, r4
   53808:	bl	560e4 <fputs@plt+0x44d30>
   5380c:	ldr	r0, [sp, #52]	; 0x34
   53810:	uxtb	r0, r0
   53814:	str	r0, [sp, #60]	; 0x3c
   53818:	cmp	r0, #113	; 0x71
   5381c:	beq	53e78 <fputs@plt+0x42ac4>
   53820:	ldr	r0, [r8, #16]
   53824:	cmp	r0, #0
   53828:	bne	5383c <fputs@plt+0x42488>
   5382c:	b	53e78 <fputs@plt+0x42ac4>
   53830:	ldr	r0, [r0]
   53834:	cmp	r0, #0
   53838:	beq	53e78 <fputs@plt+0x42ac4>
   5383c:	str	r0, [sp, #68]	; 0x44
   53840:	ldr	r8, [r0, #8]
   53844:	ldr	r0, [r8, #8]
   53848:	cmp	r0, #0
   5384c:	beq	53e68 <fputs@plt+0x42ab4>
   53850:	ldrb	r0, [r8, #42]	; 0x2a
   53854:	mov	r1, #0
   53858:	str	r1, [fp, #-80]	; 0xffffffb0
   5385c:	tst	r0, #32
   53860:	beq	53870 <fputs@plt+0x424bc>
   53864:	mov	r0, r8
   53868:	bl	439a8 <fputs@plt+0x325f4>
   5386c:	str	r0, [fp, #-80]	; 0xffffffb0
   53870:	mov	r0, sl
   53874:	mov	r1, #138	; 0x8a
   53878:	mov	r2, #1
   5387c:	bl	57fcc <fputs@plt+0x46c18>
   53880:	mov	r4, r0
   53884:	mov	r0, sl
   53888:	mov	r1, #21
   5388c:	mov	r2, #0
   53890:	mov	r3, #0
   53894:	bl	56a58 <fputs@plt+0x456a4>
   53898:	mov	r0, sl
   5389c:	mov	r1, r4
   538a0:	bl	560e4 <fputs@plt+0x44d30>
   538a4:	ldr	r4, [fp, #-84]	; 0xffffffac
   538a8:	mov	r0, r4
   538ac:	bl	650dc <fputs@plt+0x53d28>
   538b0:	str	r7, [sp]
   538b4:	mov	r0, #0
   538b8:	str	r0, [sp, #4]
   538bc:	sub	r0, fp, #60	; 0x3c
   538c0:	str	r0, [sp, #8]
   538c4:	sub	r0, fp, #64	; 0x40
   538c8:	str	r0, [sp, #12]
   538cc:	mov	r0, r4
   538d0:	mov	r1, r8
   538d4:	mov	r2, #54	; 0x36
   538d8:	mov	r3, #0
   538dc:	bl	71260 <fputs@plt+0x5feac>
   538e0:	mov	r0, sl
   538e4:	mov	r1, #22
   538e8:	mov	r2, #0
   538ec:	mov	r3, #7
   538f0:	bl	56a58 <fputs@plt+0x456a4>
   538f4:	ldr	r5, [r8, #8]
   538f8:	cmp	r5, #0
   538fc:	beq	53928 <fputs@plt+0x42574>
   53900:	mov	r4, #8
   53904:	mov	r0, sl
   53908:	mov	r1, #22
   5390c:	mov	r2, #0
   53910:	mov	r3, r4
   53914:	bl	56a58 <fputs@plt+0x456a4>
   53918:	add	r4, r4, #1
   5391c:	ldr	r5, [r5, #20]
   53920:	cmp	r5, #0
   53924:	bne	53904 <fputs@plt+0x42550>
   53928:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5392c:	mov	r0, sl
   53930:	mov	r1, #108	; 0x6c
   53934:	mov	r3, #0
   53938:	bl	56a58 <fputs@plt+0x456a4>
   5393c:	mov	r0, sl
   53940:	mov	r1, #37	; 0x25
   53944:	mov	r2, #7
   53948:	mov	r3, #1
   5394c:	bl	56a58 <fputs@plt+0x456a4>
   53950:	str	r0, [sp, #64]	; 0x40
   53954:	ldrsh	r0, [r8, #34]	; 0x22
   53958:	cmp	r0, #1
   5395c:	mvn	r7, #0
   53960:	blt	53a70 <fputs@plt+0x426bc>
   53964:	mov	r4, #0
   53968:	ldrsh	r0, [r8, #32]
   5396c:	cmp	r4, r0
   53970:	beq	53a60 <fputs@plt+0x426ac>
   53974:	ldr	r0, [r8, #4]
   53978:	add	r0, r0, r4, lsl #4
   5397c:	ldrb	r0, [r0, #12]
   53980:	cmp	r0, #0
   53984:	beq	53a60 <fputs@plt+0x426ac>
   53988:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5398c:	mov	r0, #3
   53990:	str	r0, [sp]
   53994:	mov	r0, sl
   53998:	mov	r1, r8
   5399c:	mov	r3, r4
   539a0:	bl	594e8 <fputs@plt+0x48134>
   539a4:	mov	r0, sl
   539a8:	mov	r1, #128	; 0x80
   539ac:	bl	1aaa0 <fputs@plt+0x96ec>
   539b0:	mov	r0, sl
   539b4:	mov	r1, #77	; 0x4d
   539b8:	mov	r2, #3
   539bc:	bl	57fcc <fputs@plt+0x46c18>
   539c0:	mov	r6, r0
   539c4:	mov	r0, sl
   539c8:	mov	r1, #37	; 0x25
   539cc:	mov	r2, #1
   539d0:	mvn	r3, #0
   539d4:	bl	56a58 <fputs@plt+0x456a4>
   539d8:	ldr	r2, [r8]
   539dc:	ldr	r0, [r8, #4]
   539e0:	ldr	r3, [r0, r4, lsl #4]
   539e4:	mov	r0, r9
   539e8:	movw	r1, #28997	; 0x7145
   539ec:	movt	r1, #8
   539f0:	bl	1a96c <fputs@plt+0x95b8>
   539f4:	mov	r1, #0
   539f8:	str	r1, [sp]
   539fc:	stmib	sp, {r0, r7}
   53a00:	mov	r0, sl
   53a04:	mov	r1, #97	; 0x61
   53a08:	mov	r2, #0
   53a0c:	mov	r3, #3
   53a10:	bl	560f8 <fputs@plt+0x44d44>
   53a14:	mov	r0, sl
   53a18:	mov	r1, #33	; 0x21
   53a1c:	mov	r2, #3
   53a20:	mov	r3, #1
   53a24:	bl	56a58 <fputs@plt+0x456a4>
   53a28:	mov	r0, sl
   53a2c:	mov	r1, #138	; 0x8a
   53a30:	mov	r2, #1
   53a34:	bl	57fcc <fputs@plt+0x46c18>
   53a38:	mov	r5, r0
   53a3c:	mov	r0, sl
   53a40:	mov	r1, #21
   53a44:	bl	560bc <fputs@plt+0x44d08>
   53a48:	mov	r0, sl
   53a4c:	mov	r1, r6
   53a50:	bl	560e4 <fputs@plt+0x44d30>
   53a54:	mov	r0, sl
   53a58:	mov	r1, r5
   53a5c:	bl	560e4 <fputs@plt+0x44d30>
   53a60:	ldrsh	r0, [r8, #34]	; 0x22
   53a64:	add	r4, r4, #1
   53a68:	cmp	r4, r0
   53a6c:	blt	53968 <fputs@plt+0x425b4>
   53a70:	ldr	r4, [r8, #8]
   53a74:	cmp	r4, #0
   53a78:	beq	53d2c <fputs@plt+0x42978>
   53a7c:	mov	r5, #0
   53a80:	mvn	r9, #0
   53a84:	mov	sl, #0
   53a88:	ldr	r7, [fp, #-72]	; 0xffffffb8
   53a8c:	mov	r0, r7
   53a90:	bl	57ff0 <fputs@plt+0x46c3c>
   53a94:	mov	r6, r0
   53a98:	ldr	r0, [fp, #-80]	; 0xffffffb0
   53a9c:	cmp	r0, r4
   53aa0:	beq	53d1c <fputs@plt+0x42968>
   53aa4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   53aa8:	mov	r0, #0
   53aac:	str	r0, [sp]
   53ab0:	sub	r0, fp, #68	; 0x44
   53ab4:	stmib	sp, {r0, r5, r9}
   53ab8:	ldr	r0, [fp, #-84]	; 0xffffffac
   53abc:	mov	r1, r4
   53ac0:	mov	r3, #0
   53ac4:	bl	619d0 <fputs@plt+0x5061c>
   53ac8:	mov	r9, r0
   53acc:	add	r2, sl, #8
   53ad0:	mov	r0, r7
   53ad4:	mov	r1, #37	; 0x25
   53ad8:	mov	r3, #1
   53adc:	bl	56a58 <fputs@plt+0x456a4>
   53ae0:	ldrh	r0, [r4, #52]	; 0x34
   53ae4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   53ae8:	str	r9, [sp]
   53aec:	str	r0, [sp, #4]
   53af0:	add	r2, r1, sl
   53af4:	mov	r0, r7
   53af8:	mov	r1, #69	; 0x45
   53afc:	mov	r3, r6
   53b00:	bl	1aa5c <fputs@plt+0x96a8>
   53b04:	mov	r6, r0
   53b08:	mov	r0, r7
   53b0c:	mov	r1, #37	; 0x25
   53b10:	mov	r2, #1
   53b14:	mvn	r3, #0
   53b18:	bl	56a58 <fputs@plt+0x456a4>
   53b1c:	mov	r0, r7
   53b20:	mov	r1, #3
   53b24:	movw	r2, #29017	; 0x7159
   53b28:	movt	r2, #8
   53b2c:	bl	56468 <fputs@plt+0x450b4>
   53b30:	mov	r5, #3
   53b34:	str	r5, [sp]
   53b38:	mov	r0, r7
   53b3c:	mov	r1, #94	; 0x5e
   53b40:	mov	r2, #7
   53b44:	mov	r3, #3
   53b48:	bl	4644c <fputs@plt+0x35098>
   53b4c:	mov	r0, r7
   53b50:	mov	r1, #4
   53b54:	movw	r2, #29022	; 0x715e
   53b58:	movt	r2, #8
   53b5c:	bl	56468 <fputs@plt+0x450b4>
   53b60:	str	r5, [sp]
   53b64:	mov	r0, r7
   53b68:	mov	r1, #94	; 0x5e
   53b6c:	mov	r2, #4
   53b70:	mov	r3, #3
   53b74:	bl	4644c <fputs@plt+0x35098>
   53b78:	ldr	r2, [r4]
   53b7c:	mov	r0, r7
   53b80:	mov	r1, #4
   53b84:	bl	56468 <fputs@plt+0x450b4>
   53b88:	str	r0, [sp, #80]	; 0x50
   53b8c:	str	r5, [sp]
   53b90:	mov	r0, r7
   53b94:	mov	r1, #94	; 0x5e
   53b98:	mov	r2, #4
   53b9c:	mov	r3, #3
   53ba0:	bl	4644c <fputs@plt+0x35098>
   53ba4:	mov	r0, r7
   53ba8:	mov	r1, #33	; 0x21
   53bac:	mov	r2, #3
   53bb0:	mov	r3, #1
   53bb4:	bl	56a58 <fputs@plt+0x456a4>
   53bb8:	mov	r0, r7
   53bbc:	mov	r1, #138	; 0x8a
   53bc0:	mov	r2, #1
   53bc4:	bl	57fcc <fputs@plt+0x46c18>
   53bc8:	mov	r5, r0
   53bcc:	mov	r0, r7
   53bd0:	mov	r1, #21
   53bd4:	bl	560bc <fputs@plt+0x44d08>
   53bd8:	mov	r0, r7
   53bdc:	mov	r1, r6
   53be0:	bl	560e4 <fputs@plt+0x44d30>
   53be4:	ldrb	r0, [r4, #54]	; 0x36
   53be8:	cmp	r0, #0
   53bec:	beq	53d00 <fputs@plt+0x4294c>
   53bf0:	str	r5, [sp, #76]	; 0x4c
   53bf4:	mov	r0, r7
   53bf8:	bl	57ff0 <fputs@plt+0x46c3c>
   53bfc:	mov	r6, r0
   53c00:	ldrh	r0, [r4, #50]	; 0x32
   53c04:	cmp	r0, #0
   53c08:	beq	53c64 <fputs@plt+0x428b0>
   53c0c:	mov	r5, #0
   53c10:	mov	r7, #0
   53c14:	ldr	r0, [r4, #4]
   53c18:	add	r0, r0, r5
   53c1c:	ldrsh	r0, [r0]
   53c20:	cmp	r0, #0
   53c24:	blt	53c3c <fputs@plt+0x42888>
   53c28:	ldr	r1, [r8, #4]
   53c2c:	add	r0, r1, r0, lsl #4
   53c30:	ldrb	r0, [r0, #12]
   53c34:	cmp	r0, #0
   53c38:	bne	53c50 <fputs@plt+0x4289c>
   53c3c:	add	r2, r9, r7
   53c40:	ldr	r0, [fp, #-72]	; 0xffffffb8
   53c44:	mov	r1, #76	; 0x4c
   53c48:	mov	r3, r6
   53c4c:	bl	56a58 <fputs@plt+0x456a4>
   53c50:	add	r5, r5, #2
   53c54:	add	r7, r7, #1
   53c58:	ldrh	r0, [r4, #50]	; 0x32
   53c5c:	cmp	r7, r0
   53c60:	bcc	53c14 <fputs@plt+0x42860>
   53c64:	ldr	r0, [fp, #-64]	; 0xffffffc0
   53c68:	add	r2, r0, sl
   53c6c:	ldr	r7, [fp, #-72]	; 0xffffffb8
   53c70:	mov	r0, r7
   53c74:	mov	r1, #7
   53c78:	bl	57fcc <fputs@plt+0x46c18>
   53c7c:	mov	r5, r0
   53c80:	mov	r0, r7
   53c84:	mov	r1, r6
   53c88:	bl	562d8 <fputs@plt+0x44f24>
   53c8c:	mov	r0, r7
   53c90:	mov	r1, r5
   53c94:	bl	560e4 <fputs@plt+0x44d30>
   53c98:	ldrh	r0, [r4, #50]	; 0x32
   53c9c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   53ca0:	str	r9, [sp]
   53ca4:	str	r0, [sp, #4]
   53ca8:	add	r2, r1, sl
   53cac:	mov	r0, r7
   53cb0:	mov	r1, #115	; 0x73
   53cb4:	mov	r3, r6
   53cb8:	bl	1aa5c <fputs@plt+0x96a8>
   53cbc:	mov	r0, r7
   53cc0:	mov	r1, #37	; 0x25
   53cc4:	mov	r2, #1
   53cc8:	mvn	r3, #0
   53ccc:	bl	56a58 <fputs@plt+0x456a4>
   53cd0:	mov	r0, r7
   53cd4:	mov	r1, #3
   53cd8:	movw	r2, #29043	; 0x7173
   53cdc:	movt	r2, #8
   53ce0:	bl	56468 <fputs@plt+0x450b4>
   53ce4:	mov	r0, r7
   53ce8:	ldr	r1, [sp, #80]	; 0x50
   53cec:	bl	562d8 <fputs@plt+0x44f24>
   53cf0:	mov	r0, r7
   53cf4:	mov	r1, r6
   53cf8:	bl	58114 <fputs@plt+0x46d60>
   53cfc:	ldr	r5, [sp, #76]	; 0x4c
   53d00:	mov	r0, r7
   53d04:	mov	r1, r5
   53d08:	bl	560e4 <fputs@plt+0x44d30>
   53d0c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   53d10:	ldr	r0, [fp, #-84]	; 0xffffffac
   53d14:	bl	61b70 <fputs@plt+0x507bc>
   53d18:	mov	r5, r4
   53d1c:	add	sl, sl, #1
   53d20:	ldr	r4, [r4, #20]
   53d24:	cmp	r4, #0
   53d28:	bne	53a88 <fputs@plt+0x426d4>
   53d2c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   53d30:	ldr	sl, [fp, #-72]	; 0xffffffb8
   53d34:	mov	r0, sl
   53d38:	mov	r1, #7
   53d3c:	ldr	r4, [sp, #64]	; 0x40
   53d40:	mov	r3, r4
   53d44:	bl	56a58 <fputs@plt+0x456a4>
   53d48:	sub	r1, r4, #1
   53d4c:	mov	r0, sl
   53d50:	bl	560e4 <fputs@plt+0x44d30>
   53d54:	mov	r0, sl
   53d58:	mov	r1, #2
   53d5c:	movw	r2, #29070	; 0x718e
   53d60:	movt	r2, #8
   53d64:	bl	56468 <fputs@plt+0x450b4>
   53d68:	ldr	r6, [r8, #8]
   53d6c:	cmp	r6, #0
   53d70:	ldr	r9, [sp, #88]	; 0x58
   53d74:	mov	r7, #1
   53d78:	beq	53e68 <fputs@plt+0x42ab4>
   53d7c:	mov	r4, #8
   53d80:	ldr	r0, [fp, #-80]	; 0xffffffb0
   53d84:	cmp	r0, r6
   53d88:	beq	53e58 <fputs@plt+0x42aa4>
   53d8c:	mov	r0, sl
   53d90:	bl	5afb8 <fputs@plt+0x49c04>
   53d94:	mov	r5, r0
   53d98:	add	r3, r0, #2
   53d9c:	mov	r0, sl
   53da0:	mov	r1, #138	; 0x8a
   53da4:	mov	r2, #1
   53da8:	bl	56a58 <fputs@plt+0x456a4>
   53dac:	mov	r0, sl
   53db0:	mov	r1, #21
   53db4:	mov	r2, #0
   53db8:	mov	r3, #0
   53dbc:	bl	56a58 <fputs@plt+0x456a4>
   53dc0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   53dc4:	add	r0, r4, r0
   53dc8:	sub	r2, r0, #8
   53dcc:	mov	r0, sl
   53dd0:	mov	r1, #50	; 0x32
   53dd4:	mov	r3, #3
   53dd8:	bl	56a58 <fputs@plt+0x456a4>
   53ddc:	mov	r0, #3
   53de0:	str	r0, [sp]
   53de4:	add	r3, r5, #8
   53de8:	mov	r0, sl
   53dec:	mov	r1, #79	; 0x4f
   53df0:	mov	r2, r4
   53df4:	bl	4644c <fputs@plt+0x35098>
   53df8:	mov	r0, sl
   53dfc:	mov	r1, #144	; 0x90
   53e00:	bl	1aaa0 <fputs@plt+0x96ec>
   53e04:	mov	r0, sl
   53e08:	mov	r1, #37	; 0x25
   53e0c:	mov	r2, #1
   53e10:	mvn	r3, #0
   53e14:	bl	56a58 <fputs@plt+0x456a4>
   53e18:	ldr	r2, [r6]
   53e1c:	mov	r0, sl
   53e20:	mov	r1, #3
   53e24:	bl	56468 <fputs@plt+0x450b4>
   53e28:	mov	r0, #7
   53e2c:	str	r0, [sp]
   53e30:	mov	r0, sl
   53e34:	mov	r1, #94	; 0x5e
   53e38:	mov	r2, #3
   53e3c:	mov	r3, #2
   53e40:	bl	4644c <fputs@plt+0x35098>
   53e44:	mov	r0, sl
   53e48:	mov	r1, #33	; 0x21
   53e4c:	mov	r2, #7
   53e50:	mov	r3, #1
   53e54:	bl	56a58 <fputs@plt+0x456a4>
   53e58:	add	r4, r4, #1
   53e5c:	ldr	r6, [r6, #20]
   53e60:	cmp	r6, #0
   53e64:	bne	53d80 <fputs@plt+0x429cc>
   53e68:	ldr	r0, [sp, #60]	; 0x3c
   53e6c:	cmp	r0, #113	; 0x71
   53e70:	ldr	r0, [sp, #68]	; 0x44
   53e74:	bne	53830 <fputs@plt+0x4247c>
   53e78:	ldr	r0, [r9, #20]
   53e7c:	ldr	r1, [sp, #56]	; 0x38
   53e80:	add	r1, r1, #1
   53e84:	str	r1, [sp, #56]	; 0x38
   53e88:	cmp	r1, r0
   53e8c:	blt	535bc <fputs@plt+0x42208>
   53e90:	movw	r2, #14696	; 0x3968
   53e94:	movt	r2, #8
   53e98:	mov	r0, sl
   53e9c:	mov	r1, #4
   53ea0:	bl	1aac8 <fputs@plt+0x9714>
   53ea4:	cmp	r0, #0
   53ea8:	beq	51f34 <fputs@plt+0x40b80>
   53eac:	mov	r1, #254	; 0xfe
   53eb0:	strb	r1, [r0, #41]	; 0x29
   53eb4:	movw	r1, #29099	; 0x71ab
   53eb8:	movt	r1, #8
   53ebc:	str	r1, [r0, #56]	; 0x38
   53ec0:	ldr	r1, [sp, #48]	; 0x30
   53ec4:	rsb	r1, r1, #0
   53ec8:	str	r1, [r0, #8]
   53ecc:	b	51f34 <fputs@plt+0x40b80>
   53ed0:	movw	r1, #28618	; 0x6fca
   53ed4:	movt	r1, #8
   53ed8:	ldr	r9, [fp, #-72]	; 0xffffffb8
   53edc:	mov	r0, r9
   53ee0:	bl	75c4c <fputs@plt+0x64898>
   53ee4:	ldr	r0, [sp, #84]	; 0x54
   53ee8:	cmp	r0, #0
   53eec:	beq	53f40 <fputs@plt+0x42b8c>
   53ef0:	ldr	r0, [sp, #84]	; 0x54
   53ef4:	bl	1358c <fputs@plt+0x21d8>
   53ef8:	mov	r6, r0
   53efc:	mov	r5, #0
   53f00:	mov	r0, #0
   53f04:	bl	3bc30 <fputs@plt+0x2a87c>
   53f08:	cmp	r0, #0
   53f0c:	beq	53f40 <fputs@plt+0x42b8c>
   53f10:	mov	r1, r0
   53f14:	ldr	r0, [sp, #84]	; 0x54
   53f18:	mov	r2, r6
   53f1c:	bl	134ec <fputs@plt+0x2138>
   53f20:	cmp	r0, #0
   53f24:	beq	53f60 <fputs@plt+0x42bac>
   53f28:	add	r5, r5, #1
   53f2c:	mov	r0, r5
   53f30:	bl	3bc30 <fputs@plt+0x2a87c>
   53f34:	mov	r1, r0
   53f38:	cmp	r0, #0
   53f3c:	bne	53f14 <fputs@plt+0x42b60>
   53f40:	ldr	r0, [r8, #4]
   53f44:	mvn	r5, #0
   53f48:	cmp	r0, #0
   53f4c:	bne	53f60 <fputs@plt+0x42bac>
   53f50:	mov	r0, #1
   53f54:	str	r0, [r8, #4]
   53f58:	mov	r0, #0
   53f5c:	str	r0, [sp, #72]	; 0x48
   53f60:	ldr	r7, [sp, #88]	; 0x58
   53f64:	ldr	r6, [r7, #20]
   53f68:	cmp	r6, #1
   53f6c:	blt	53fd4 <fputs@plt+0x42c20>
   53f70:	ldr	r0, [sp, #72]	; 0x48
   53f74:	add	r4, r0, #1
   53f78:	mov	r0, r6
   53f7c:	ldr	r1, [r7, #16]
   53f80:	add	r1, r1, r6, lsl #4
   53f84:	ldr	r1, [r1, #-12]
   53f88:	sub	r6, r6, #1
   53f8c:	cmp	r1, #0
   53f90:	beq	53fc8 <fputs@plt+0x42c14>
   53f94:	cmp	r4, r0
   53f98:	ldrne	r0, [r8, #4]
   53f9c:	cmpne	r0, #0
   53fa0:	bne	53fc8 <fputs@plt+0x42c14>
   53fa4:	mov	r0, r9
   53fa8:	mov	r1, r6
   53fac:	bl	1abbc <fputs@plt+0x9808>
   53fb0:	str	r5, [sp]
   53fb4:	mov	r0, r9
   53fb8:	mov	r1, #9
   53fbc:	mov	r2, r6
   53fc0:	mov	r3, #1
   53fc4:	bl	4644c <fputs@plt+0x35098>
   53fc8:	add	r0, r6, #1
   53fcc:	cmp	r0, #1
   53fd0:	bgt	53f78 <fputs@plt+0x42bc4>
   53fd4:	mov	r0, r9
   53fd8:	mov	r1, #33	; 0x21
   53fdc:	mov	r2, #1
   53fe0:	mov	r3, #1
   53fe4:	bl	56a58 <fputs@plt+0x456a4>
   53fe8:	b	51f34 <fputs@plt+0x40b80>
   53fec:	ldr	r5, [fp, #-84]	; 0xffffffac
   53ff0:	mov	r0, r5
   53ff4:	ldr	r6, [sp, #72]	; 0x48
   53ff8:	mov	r1, r6
   53ffc:	bl	5b4f8 <fputs@plt+0x4a144>
   54000:	ldr	r0, [r5, #76]	; 0x4c
   54004:	add	r4, r0, #1
   54008:	str	r4, [r5, #76]	; 0x4c
   5400c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   54010:	ldrb	r0, [r0]
   54014:	orr	r0, r0, #32
   54018:	cmp	r0, #112	; 0x70
   5401c:	bne	5422c <fputs@plt+0x42e78>
   54020:	ldr	r5, [fp, #-72]	; 0xffffffb8
   54024:	mov	r0, r5
   54028:	mov	r1, #156	; 0x9c
   5402c:	mov	r2, r6
   54030:	mov	r3, r4
   54034:	bl	56a58 <fputs@plt+0x456a4>
   54038:	b	54254 <fputs@plt+0x42ea0>
   5403c:	ldr	r0, [sp, #88]	; 0x58
   54040:	bl	1d924 <fputs@plt+0xc570>
   54044:	b	51f34 <fputs@plt+0x40b80>
   54048:	ldr	r5, [fp, #-84]	; 0xffffffac
   5404c:	mov	r0, r5
   54050:	bl	56018 <fputs@plt+0x44c64>
   54054:	mov	r4, r0
   54058:	mov	r0, #4
   5405c:	str	r0, [r5, #76]	; 0x4c
   54060:	mov	r0, r5
   54064:	ldr	r5, [sp, #72]	; 0x48
   54068:	mov	r1, r5
   5406c:	bl	5b4f8 <fputs@plt+0x4a144>
   54070:	movw	r2, #38188	; 0x952c
   54074:	movt	r2, #9
   54078:	mov	r0, r4
   5407c:	mov	r1, #4
   54080:	bl	760cc <fputs@plt+0x64d18>
   54084:	ldr	r0, [fp, #-80]	; 0xffffffb0
   54088:	add	r0, r0, r5, lsl #4
   5408c:	ldr	r0, [r0, #12]
   54090:	ldr	r7, [r0, #16]
   54094:	cmp	r7, #0
   54098:	beq	51f34 <fputs@plt+0x40b80>
   5409c:	mov	r8, #0
   540a0:	movw	r9, #28857	; 0x70b9
   540a4:	movt	r9, #8
   540a8:	movw	r6, #28858	; 0x70ba
   540ac:	movt	r6, #8
   540b0:	ldr	r5, [r7, #8]
   540b4:	ldr	r3, [r5]
   540b8:	ldrsh	r0, [r5, #40]	; 0x28
   540bc:	ldrsh	r1, [r5, #38]	; 0x26
   540c0:	str	r8, [sp]
   540c4:	stmib	sp, {r0, r1}
   540c8:	mov	r0, r4
   540cc:	mov	r1, #1
   540d0:	mov	r2, r9
   540d4:	bl	76124 <fputs@plt+0x64d70>
   540d8:	mov	r0, r4
   540dc:	mov	r1, #33	; 0x21
   540e0:	mov	r2, #1
   540e4:	mov	r3, #4
   540e8:	bl	56a58 <fputs@plt+0x456a4>
   540ec:	ldr	r5, [r5, #8]
   540f0:	cmp	r5, #0
   540f4:	beq	5413c <fputs@plt+0x42d88>
   540f8:	ldrsh	r0, [r5, #48]	; 0x30
   540fc:	ldr	r3, [r5]
   54100:	ldr	r1, [r5, #8]
   54104:	ldrsh	r1, [r1]
   54108:	stm	sp, {r0, r1}
   5410c:	mov	r0, r4
   54110:	mov	r1, #2
   54114:	mov	r2, r6
   54118:	bl	76124 <fputs@plt+0x64d70>
   5411c:	mov	r0, r4
   54120:	mov	r1, #33	; 0x21
   54124:	mov	r2, #1
   54128:	mov	r3, #4
   5412c:	bl	56a58 <fputs@plt+0x456a4>
   54130:	ldr	r5, [r5, #20]
   54134:	cmp	r5, #0
   54138:	bne	540f8 <fputs@plt+0x42d44>
   5413c:	ldr	r7, [r7]
   54140:	cmp	r7, #0
   54144:	bne	540b0 <fputs@plt+0x42cfc>
   54148:	b	51f34 <fputs@plt+0x40b80>
   5414c:	ldr	r0, [sp, #84]	; 0x54
   54150:	cmp	r0, #0
   54154:	beq	54420 <fputs@plt+0x4306c>
   54158:	ldr	r5, [sp, #88]	; 0x58
   5415c:	ldrb	r1, [r5, #67]	; 0x43
   54160:	cmp	r1, #0
   54164:	beq	544f8 <fputs@plt+0x43144>
   54168:	mov	r4, #1
   5416c:	mov	r1, #0
   54170:	mov	r2, #1
   54174:	bl	76008 <fputs@plt+0x64c54>
   54178:	ldr	r1, [sp, #72]	; 0x48
   5417c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   54180:	add	r1, r2, r1, lsl #4
   54184:	strb	r4, [r1, #9]
   54188:	add	r0, r0, #1
   5418c:	ands	r0, r0, #7
   54190:	movweq	r0, #1
   54194:	strb	r0, [r1, #8]
   54198:	b	544e4 <fputs@plt+0x43130>
   5419c:	ldr	r5, [sp, #84]	; 0x54
   541a0:	cmp	r5, #0
   541a4:	beq	54444 <fputs@plt+0x43090>
   541a8:	ldrb	r0, [r5]
   541ac:	cmp	r0, #0
   541b0:	beq	541e4 <fputs@plt+0x42e30>
   541b4:	ldr	r0, [sp, #88]	; 0x58
   541b8:	ldr	r0, [r0]
   541bc:	sub	r3, fp, #56	; 0x38
   541c0:	mov	r1, r5
   541c4:	mov	r2, #1
   541c8:	bl	2b180 <fputs@plt+0x19dcc>
   541cc:	cmp	r0, #0
   541d0:	bne	54504 <fputs@plt+0x43150>
   541d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   541d8:	cmp	r0, #0
   541dc:	beq	54504 <fputs@plt+0x43150>
   541e0:	ldr	r5, [sp, #84]	; 0x54
   541e4:	ldr	r0, [sp, #88]	; 0x58
   541e8:	ldrb	r0, [r0, #68]	; 0x44
   541ec:	cmp	r0, #1
   541f0:	ldrls	r0, [fp, #-84]	; 0xffffffac
   541f4:	blls	75f84 <fputs@plt+0x64bd0>
   541f8:	movw	r4, #55572	; 0xd914
   541fc:	movt	r4, #9
   54200:	ldr	r0, [r4]
   54204:	bl	14168 <fputs@plt+0x2db4>
   54208:	ldrb	r0, [r5]
   5420c:	cmp	r0, #0
   54210:	beq	54534 <fputs@plt+0x43180>
   54214:	movw	r0, #17688	; 0x4518
   54218:	movt	r0, #8
   5421c:	ldr	r1, [sp, #84]	; 0x54
   54220:	bl	15804 <fputs@plt+0x4450>
   54224:	str	r0, [r4]
   54228:	b	51f34 <fputs@plt+0x40b80>
   5422c:	ldr	r0, [sp, #84]	; 0x54
   54230:	bl	434dc <fputs@plt+0x32128>
   54234:	bl	2eab8 <fputs@plt+0x1d704>
   54238:	str	r0, [sp]
   5423c:	ldr	r5, [fp, #-72]	; 0xffffffb8
   54240:	mov	r0, r5
   54244:	mov	r1, #157	; 0x9d
   54248:	mov	r2, r6
   5424c:	mov	r3, r4
   54250:	bl	4644c <fputs@plt+0x35098>
   54254:	mov	r0, r5
   54258:	mov	r1, #33	; 0x21
   5425c:	mov	r2, r4
   54260:	mov	r3, #1
   54264:	bl	56a58 <fputs@plt+0x456a4>
   54268:	mov	r0, r5
   5426c:	mov	r1, #1
   54270:	bl	47354 <fputs@plt+0x35fa0>
   54274:	mvn	r0, #0
   54278:	str	r0, [sp]
   5427c:	mov	r0, r5
   54280:	mov	r1, #0
   54284:	mov	r2, #0
   54288:	ldr	r3, [fp, #-76]	; 0xffffffb4
   5428c:	bl	473dc <fputs@plt+0x36028>
   54290:	b	51f34 <fputs@plt+0x40b80>
   54294:	mov	r0, r4
   54298:	bl	4546c <fputs@plt+0x340b8>
   5429c:	mov	r2, r0
   542a0:	asr	r3, r0, #31
   542a4:	movw	r1, #28650	; 0x6fea
   542a8:	movt	r1, #8
   542ac:	b	545e0 <fputs@plt+0x4322c>
   542b0:	ldr	r1, [r6, r9, lsl #2]!
   542b4:	ldr	r0, [r6, #8]
   542b8:	ldr	r2, [sp, #88]	; 0x58
   542bc:	ldr	r2, [r2, #24]
   542c0:	ands	r2, r0, r2
   542c4:	movwne	r2, #1
   542c8:	b	5439c <fputs@plt+0x42fe8>
   542cc:	ldr	r0, [sp, #88]	; 0x58
   542d0:	ldrb	r0, [r0, #24]
   542d4:	mov	r2, #0
   542d8:	tst	r0, #32
   542dc:	mov	r3, #0
   542e0:	beq	54304 <fputs@plt+0x42f50>
   542e4:	ldr	r0, [sp, #72]	; 0x48
   542e8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   542ec:	add	r0, r1, r0, lsl #4
   542f0:	ldr	r0, [r0, #4]
   542f4:	mov	r1, #0
   542f8:	bl	75e94 <fputs@plt+0x64ae0>
   542fc:	mov	r2, r0
   54300:	asr	r3, r0, #31
   54304:	movw	r1, #28662	; 0x6ff6
   54308:	movt	r1, #8
   5430c:	b	545e0 <fputs@plt+0x4322c>
   54310:	ldr	r0, [fp, #-84]	; 0xffffffac
   54314:	bl	46838 <fputs@plt+0x35484>
   54318:	cmp	r0, #0
   5431c:	bne	51f34 <fputs@plt+0x40b80>
   54320:	ldr	r0, [fp, #-84]	; 0xffffffac
   54324:	ldr	r0, [r0]
   54328:	ldrb	r0, [r0, #66]	; 0x42
   5432c:	movw	r1, #14712	; 0x3978
   54330:	movt	r1, #8
   54334:	ldr	r2, [r1, r0, lsl #3]
   54338:	movw	r1, #29160	; 0x71e8
   5433c:	movt	r1, #8
   54340:	b	54458 <fputs@plt+0x430a4>
   54344:	cmp	r4, #0
   54348:	beq	545d0 <fputs@plt+0x4321c>
   5434c:	mov	r0, r4
   54350:	bl	172a4 <fputs@plt+0x5ef0>
   54354:	mov	r2, r0
   54358:	asr	r3, r0, #31
   5435c:	b	545d8 <fputs@plt+0x43224>
   54360:	mvn	r6, #0
   54364:	ldr	r4, [fp, #-72]	; 0xffffffb8
   54368:	mov	r0, r5
   5436c:	mov	r1, r6
   54370:	bl	75cf4 <fputs@plt+0x64940>
   54374:	mov	r2, r0
   54378:	asr	r3, r0, #31
   5437c:	movw	r1, #28574	; 0x6f9e
   54380:	movt	r1, #8
   54384:	mov	r0, r4
   54388:	b	545e4 <fputs@plt+0x43230>
   5438c:	ldr	r0, [sp, #88]	; 0x58
   54390:	ldrb	r2, [r0, #68]	; 0x44
   54394:	movw	r1, #28684	; 0x700c
   54398:	movt	r1, #8
   5439c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   543a0:	mov	r3, #0
   543a4:	b	545e4 <fputs@plt+0x43230>
   543a8:	mov	r4, #0
   543ac:	b	54578 <fputs@plt+0x431c4>
   543b0:	ldr	r0, [sp, #72]	; 0x48
   543b4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   543b8:	add	r0, r1, r0, lsl #4
   543bc:	ldr	r0, [r0, #12]
   543c0:	ldr	r2, [r0, #80]	; 0x50
   543c4:	asr	r3, r2, #31
   543c8:	movw	r1, #29459	; 0x7313
   543cc:	movt	r1, #8
   543d0:	b	545e0 <fputs@plt+0x4322c>
   543d4:	movw	r1, #29459	; 0x7313
   543d8:	movt	r1, #8
   543dc:	mov	r0, r5
   543e0:	bl	75c4c <fputs@plt+0x64898>
   543e4:	ldr	r1, [fp, #-84]	; 0xffffffac
   543e8:	ldr	r0, [r1, #76]	; 0x4c
   543ec:	add	r0, r0, #2
   543f0:	str	r0, [r1, #76]	; 0x4c
   543f4:	movw	r2, #14628	; 0x3924
   543f8:	movt	r2, #8
   543fc:	mov	r0, r5
   54400:	mov	r1, #9
   54404:	bl	1aac8 <fputs@plt+0x9714>
   54408:	str	r6, [r0, #4]
   5440c:	str	r6, [r0, #24]
   54410:	movw	r1, #63536	; 0xf830
   54414:	movt	r1, #65535	; 0xffff
   54418:	str	r1, [r0, #124]	; 0x7c
   5441c:	b	51f34 <fputs@plt+0x40b80>
   54420:	ldr	r0, [sp, #72]	; 0x48
   54424:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54428:	add	r0, r1, r0, lsl #4
   5442c:	ldrb	r0, [r0, #8]
   54430:	sub	r2, r0, #1
   54434:	asr	r3, r2, #31
   54438:	movw	r1, #28741	; 0x7045
   5443c:	movt	r1, #8
   54440:	b	545e0 <fputs@plt+0x4322c>
   54444:	movw	r0, #55572	; 0xd914
   54448:	movt	r0, #9
   5444c:	ldr	r2, [r0]
   54450:	movw	r1, #28695	; 0x7017
   54454:	movt	r1, #8
   54458:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5445c:	bl	75c08 <fputs@plt+0x64854>
   54460:	b	51f34 <fputs@plt+0x40b80>
   54464:	ldr	r0, [sp, #88]	; 0x58
   54468:	ldrb	r0, [r0, #71]	; 0x47
   5446c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   54470:	movw	r1, #28595	; 0x6fb3
   54474:	movt	r1, #8
   54478:	movw	r2, #28588	; 0x6fac
   5447c:	movt	r2, #8
   54480:	cmp	r0, #1
   54484:	moveq	r2, r1
   54488:	movw	r1, #28605	; 0x6fbd
   5448c:	movt	r1, #8
   54490:	mov	r0, r3
   54494:	bl	75c08 <fputs@plt+0x64854>
   54498:	b	51f34 <fputs@plt+0x40b80>
   5449c:	ldr	r1, [fp, #-84]	; 0xffffffac
   544a0:	str	r0, [r1, #12]
   544a4:	ldr	r0, [r1, #68]	; 0x44
   544a8:	add	r0, r0, #1
   544ac:	str	r0, [r1, #68]	; 0x44
   544b0:	b	51f34 <fputs@plt+0x40b80>
   544b4:	ldr	r0, [r5, #24]
   544b8:	bic	r0, r0, r4
   544bc:	str	r0, [r5, #24]
   544c0:	cmp	r4, #16777216	; 0x1000000
   544c4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   544c8:	moveq	r1, #0
   544cc:	streq	r1, [r5, #448]	; 0x1c0
   544d0:	streq	r1, [r5, #452]	; 0x1c4
   544d4:	mov	r1, #147	; 0x93
   544d8:	mov	r2, #0
   544dc:	mov	r3, #0
   544e0:	bl	56a58 <fputs@plt+0x456a4>
   544e4:	mov	r0, r5
   544e8:	bl	75eb8 <fputs@plt+0x64b04>
   544ec:	b	51f34 <fputs@plt+0x40b80>
   544f0:	mov	r4, #1
   544f4:	b	54578 <fputs@plt+0x431c4>
   544f8:	movw	r1, #28753	; 0x7051
   544fc:	movt	r1, #8
   54500:	b	5450c <fputs@plt+0x43158>
   54504:	movw	r1, #28716	; 0x702c
   54508:	movt	r1, #8
   5450c:	ldr	r0, [fp, #-84]	; 0xffffffac
   54510:	bl	1a8e8 <fputs@plt+0x9534>
   54514:	b	51f34 <fputs@plt+0x40b80>
   54518:	ldrb	r0, [r5]
   5451c:	cmp	r0, #0
   54520:	movweq	r0, #2
   54524:	ldr	r1, [sp, #88]	; 0x58
   54528:	strb	r0, [r1, #66]	; 0x42
   5452c:	strb	r0, [r4, #77]	; 0x4d
   54530:	b	51f34 <fputs@plt+0x40b80>
   54534:	mov	r0, #0
   54538:	str	r0, [r4]
   5453c:	b	51f34 <fputs@plt+0x40b80>
   54540:	movw	r2, #14784	; 0x39c0
   54544:	movt	r2, #8
   54548:	mov	r0, r4
   5454c:	mov	r1, #2
   54550:	bl	1aac8 <fputs@plt+0x9714>
   54554:	mov	r4, r0
   54558:	str	r6, [r0, #4]
   5455c:	str	r6, [r0, #24]
   54560:	str	r7, [r0, #28]
   54564:	ldr	r0, [sp, #84]	; 0x54
   54568:	bl	434dc <fputs@plt+0x32128>
   5456c:	str	r0, [r4, #32]
   54570:	b	51f34 <fputs@plt+0x40b80>
   54574:	mov	r4, #2
   54578:	ldr	r6, [fp, #-72]	; 0xffffffb8
   5457c:	ldr	r5, [fp, #-84]	; 0xffffffac
   54580:	mov	r8, #3
   54584:	movw	r2, #38316	; 0x95ac
   54588:	movt	r2, #9
   5458c:	mov	r0, r6
   54590:	mov	r1, #3
   54594:	bl	760cc <fputs@plt+0x64d18>
   54598:	str	r8, [r5, #76]	; 0x4c
   5459c:	mov	r0, #1
   545a0:	str	r0, [sp]
   545a4:	mov	r0, r6
   545a8:	mov	r1, #8
   545ac:	mov	r2, r7
   545b0:	mov	r3, r4
   545b4:	bl	4644c <fputs@plt+0x35098>
   545b8:	mov	r0, r6
   545bc:	mov	r1, #33	; 0x21
   545c0:	mov	r2, #1
   545c4:	mov	r3, #3
   545c8:	bl	56a58 <fputs@plt+0x456a4>
   545cc:	b	51f34 <fputs@plt+0x40b80>
   545d0:	mov	r2, #0
   545d4:	mov	r3, #0
   545d8:	movw	r1, #28564	; 0x6f94
   545dc:	movt	r1, #8
   545e0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   545e4:	bl	75c94 <fputs@plt+0x648e0>
   545e8:	b	51f34 <fputs@plt+0x40b80>
   545ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   545f0:	add	fp, sp, #28
   545f4:	sub	sp, sp, #52	; 0x34
   545f8:	mov	r5, r1
   545fc:	mov	r7, r0
   54600:	ldr	r4, [r0]
   54604:	ldr	r6, [r0, #492]	; 0x1ec
   54608:	mov	r0, #0
   5460c:	str	r0, [r7, #492]	; 0x1ec
   54610:	cmp	r6, #0
   54614:	beq	546b4 <fputs@plt+0x43300>
   54618:	ldr	r0, [r7, #68]	; 0x44
   5461c:	cmp	r0, #0
   54620:	bne	546b4 <fputs@plt+0x43300>
   54624:	mov	sl, r2
   54628:	ldr	r8, [r6]
   5462c:	ldr	r1, [r6, #20]
   54630:	mov	r0, r4
   54634:	bl	1aa0c <fputs@plt+0x9658>
   54638:	mov	r9, r0
   5463c:	str	r5, [r6, #28]
   54640:	cmp	r5, #0
   54644:	beq	54658 <fputs@plt+0x432a4>
   54648:	str	r6, [r5, #4]
   5464c:	ldr	r5, [r5, #28]
   54650:	cmp	r5, #0
   54654:	bne	54648 <fputs@plt+0x43294>
   54658:	add	r5, sp, #20
   5465c:	mov	r0, r5
   54660:	mov	r1, r8
   54664:	bl	5ca30 <fputs@plt+0x4b67c>
   54668:	str	r5, [sp]
   5466c:	add	r5, sp, #28
   54670:	movw	r3, #32834	; 0x8042
   54674:	movt	r3, #8
   54678:	mov	r0, r5
   5467c:	mov	r1, r7
   54680:	mov	r2, r9
   54684:	bl	61274 <fputs@plt+0x4fec0>
   54688:	ldr	r1, [r6, #28]
   5468c:	mov	r0, r5
   54690:	bl	7662c <fputs@plt+0x65278>
   54694:	mov	r5, #0
   54698:	cmp	r0, #0
   5469c:	bne	546b4 <fputs@plt+0x43300>
   546a0:	ldr	r1, [r6, #12]
   546a4:	add	r0, sp, #28
   546a8:	bl	61890 <fputs@plt+0x504dc>
   546ac:	cmp	r0, #0
   546b0:	beq	546d8 <fputs@plt+0x43324>
   546b4:	mov	r7, r6
   546b8:	mov	r0, r4
   546bc:	mov	r1, r7
   546c0:	bl	13a88 <fputs@plt+0x26d4>
   546c4:	mov	r0, r4
   546c8:	mov	r1, r5
   546cc:	bl	474f4 <fputs@plt+0x36140>
   546d0:	sub	sp, fp, #28
   546d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   546d8:	ldrb	r0, [r4, #149]	; 0x95
   546dc:	cmp	r0, #0
   546e0:	beq	54718 <fputs@plt+0x43364>
   546e4:	ldr	r0, [r4, #16]
   546e8:	add	r0, r0, r9, lsl #4
   546ec:	ldr	r0, [r0, #12]
   546f0:	add	r0, r0, #40	; 0x28
   546f4:	mov	r1, r8
   546f8:	mov	r2, r6
   546fc:	bl	43c54 <fputs@plt+0x328a0>
   54700:	mov	r7, r0
   54704:	cmp	r0, #0
   54708:	beq	547e0 <fputs@plt+0x4342c>
   5470c:	mov	r0, r4
   54710:	bl	19084 <fputs@plt+0x7cd0>
   54714:	b	546b8 <fputs@plt+0x43304>
   54718:	mov	r0, r7
   5471c:	bl	56018 <fputs@plt+0x44c64>
   54720:	cmp	r0, #0
   54724:	beq	546b4 <fputs@plt+0x43300>
   54728:	str	r0, [sp, #16]
   5472c:	mov	r0, r7
   54730:	mov	r1, #0
   54734:	mov	r2, r9
   54738:	bl	5be0c <fputs@plt+0x4aa58>
   5473c:	ldm	sl, {r1, r2}
   54740:	mov	r0, r4
   54744:	mov	r3, #0
   54748:	bl	46610 <fputs@plt+0x3525c>
   5474c:	mov	sl, r0
   54750:	ldr	r0, [r4, #16]
   54754:	ldr	r2, [r0, r9, lsl #4]
   54758:	ldr	r0, [r6, #4]
   5475c:	str	r8, [sp]
   54760:	stmib	sp, {r0, sl}
   54764:	movw	r0, #20061	; 0x4e5d
   54768:	movt	r0, #8
   5476c:	movw	r3, #20080	; 0x4e70
   54770:	movt	r3, #8
   54774:	cmp	r9, #1
   54778:	moveq	r3, r0
   5477c:	movw	r1, #30086	; 0x7586
   54780:	movt	r1, #8
   54784:	mov	r0, r7
   54788:	bl	5c860 <fputs@plt+0x4b4ac>
   5478c:	mov	r0, r4
   54790:	mov	r1, sl
   54794:	bl	13cb4 <fputs@plt+0x2900>
   54798:	mov	r0, r7
   5479c:	mov	r1, r9
   547a0:	bl	5c960 <fputs@plt+0x4b5ac>
   547a4:	movw	r1, #30150	; 0x75c6
   547a8:	movt	r1, #8
   547ac:	mov	r0, r4
   547b0:	mov	r2, r8
   547b4:	bl	1a96c <fputs@plt+0x95b8>
   547b8:	mov	r2, r0
   547bc:	ldr	r0, [sp, #16]
   547c0:	mov	r1, r9
   547c4:	bl	5c9a4 <fputs@plt+0x4b5f0>
   547c8:	ldrb	r0, [r4, #149]	; 0x95
   547cc:	cmp	r0, #0
   547d0:	bne	546e4 <fputs@plt+0x43330>
   547d4:	mov	r7, r6
   547d8:	mov	r5, #0
   547dc:	b	546b8 <fputs@plt+0x43304>
   547e0:	ldr	r1, [r6, #20]
   547e4:	ldr	r0, [r6, #24]
   547e8:	cmp	r1, r0
   547ec:	bne	546b8 <fputs@plt+0x43304>
   547f0:	ldr	r1, [r6, #4]
   547f4:	add	r0, r0, #8
   547f8:	bl	43714 <fputs@plt+0x32360>
   547fc:	ldr	r1, [r0, #60]	; 0x3c
   54800:	str	r1, [r6, #32]
   54804:	str	r6, [r0, #60]	; 0x3c
   54808:	b	546b8 <fputs@plt+0x43304>
   5480c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54810:	add	fp, sp, #28
   54814:	sub	sp, sp, #52	; 0x34
   54818:	mov	sl, r2
   5481c:	mov	r5, r0
   54820:	ldr	r4, [r0]
   54824:	ldr	r7, [fp, #24]
   54828:	ldr	r6, [fp, #16]
   5482c:	cmp	r7, #0
   54830:	beq	54860 <fputs@plt+0x434ac>
   54834:	ldr	r0, [sl, #4]
   54838:	cmp	r0, #0
   5483c:	beq	54894 <fputs@plt+0x434e0>
   54840:	mov	r9, r6
   54844:	movw	r1, #30179	; 0x75e3
   54848:	movt	r1, #8
   5484c:	mov	r0, r5
   54850:	bl	1a8e8 <fputs@plt+0x9534>
   54854:	mov	r8, #0
   54858:	mov	r6, #0
   5485c:	b	54994 <fputs@plt+0x435e0>
   54860:	str	r3, [sp, #20]
   54864:	sub	r3, fp, #32
   54868:	mov	r0, r5
   5486c:	mov	r2, sl
   54870:	bl	5bd14 <fputs@plt+0x4a960>
   54874:	mov	r8, #0
   54878:	mov	r9, r6
   5487c:	cmp	r6, #0
   54880:	beq	54908 <fputs@plt+0x43554>
   54884:	cmp	r0, #0
   54888:	mov	r6, #0
   5488c:	bge	548ac <fputs@plt+0x434f8>
   54890:	b	54994 <fputs@plt+0x435e0>
   54894:	str	r3, [sp, #20]
   54898:	str	r1, [fp, #-32]	; 0xffffffe0
   5489c:	mov	r0, #1
   548a0:	mov	r9, r6
   548a4:	cmp	r6, #0
   548a8:	beq	54854 <fputs@plt+0x434a0>
   548ac:	ldrb	r1, [r4, #69]	; 0x45
   548b0:	mov	r8, #0
   548b4:	cmp	r1, #0
   548b8:	mov	r6, #0
   548bc:	bne	54994 <fputs@plt+0x435e0>
   548c0:	mov	r6, r0
   548c4:	cmp	r0, #1
   548c8:	ldrbne	r0, [r4, #149]	; 0x95
   548cc:	cmpne	r0, #0
   548d0:	beq	548e8 <fputs@plt+0x43534>
   548d4:	ldr	r1, [r9, #12]
   548d8:	mov	r0, r4
   548dc:	bl	13cb4 <fputs@plt+0x2900>
   548e0:	mov	r0, #0
   548e4:	str	r0, [r9, #12]
   548e8:	mov	r0, r5
   548ec:	mov	r1, r9
   548f0:	bl	61210 <fputs@plt+0x4fe5c>
   548f4:	ldrb	r1, [r4, #149]	; 0x95
   548f8:	cmp	r1, #0
   548fc:	beq	54910 <fputs@plt+0x4355c>
   54900:	mov	r2, r6
   54904:	b	5493c <fputs@plt+0x43588>
   54908:	mov	r6, #0
   5490c:	b	54994 <fputs@plt+0x435e0>
   54910:	cmp	r0, #0
   54914:	beq	54900 <fputs@plt+0x4354c>
   54918:	ldr	r1, [sl, #4]
   5491c:	cmp	r1, #0
   54920:	mov	r2, r6
   54924:	bne	5493c <fputs@plt+0x43588>
   54928:	ldr	r0, [r0, #64]	; 0x40
   5492c:	ldr	r1, [r4, #16]
   54930:	ldr	r1, [r1, #28]
   54934:	cmp	r0, r1
   54938:	movweq	r2, #1
   5493c:	ldrb	r0, [r4, #69]	; 0x45
   54940:	mov	r8, #0
   54944:	cmp	r0, #0
   54948:	mov	r6, #0
   5494c:	bne	54994 <fputs@plt+0x435e0>
   54950:	ldr	sl, [fp, #-32]	; 0xffffffe0
   54954:	str	sl, [sp]
   54958:	add	r6, sp, #24
   5495c:	movw	r3, #32834	; 0x8042
   54960:	movt	r3, #8
   54964:	mov	r0, r6
   54968:	mov	r1, r5
   5496c:	str	r2, [sp, #16]
   54970:	ldr	r2, [sp, #16]
   54974:	bl	61274 <fputs@plt+0x4fec0>
   54978:	mov	r0, r6
   5497c:	mov	r1, r9
   54980:	bl	612ac <fputs@plt+0x4fef8>
   54984:	mov	r8, #0
   54988:	cmp	r0, #0
   5498c:	mov	r6, #0
   54990:	beq	549ec <fputs@plt+0x43638>
   54994:	mov	r0, r4
   54998:	mov	r1, r8
   5499c:	bl	13cb4 <fputs@plt+0x2900>
   549a0:	mov	r0, r4
   549a4:	mov	r1, r9
   549a8:	bl	4414c <fputs@plt+0x32d98>
   549ac:	mov	r0, r4
   549b0:	ldr	r1, [fp, #12]
   549b4:	bl	44290 <fputs@plt+0x32edc>
   549b8:	mov	r0, r4
   549bc:	ldr	r1, [fp, #20]
   549c0:	bl	43f70 <fputs@plt+0x32bbc>
   549c4:	ldr	r0, [r5, #492]	; 0x1ec
   549c8:	cmp	r0, #0
   549cc:	beq	549d8 <fputs@plt+0x43624>
   549d0:	sub	sp, fp, #28
   549d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   549d8:	mov	r0, r4
   549dc:	mov	r1, r6
   549e0:	bl	13a88 <fputs@plt+0x26d4>
   549e4:	sub	sp, fp, #28
   549e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   549ec:	mov	r0, r5
   549f0:	mov	r1, r9
   549f4:	bl	61210 <fputs@plt+0x4fe5c>
   549f8:	cmp	r0, #0
   549fc:	beq	54a80 <fputs@plt+0x436cc>
   54a00:	ldrb	r1, [r0, #42]	; 0x2a
   54a04:	tst	r1, #16
   54a08:	bne	54aa0 <fputs@plt+0x436ec>
   54a0c:	str	r0, [sp, #12]
   54a10:	mov	r0, r4
   54a14:	mov	r1, sl
   54a18:	bl	5bc50 <fputs@plt+0x4a89c>
   54a1c:	mov	r6, #0
   54a20:	cmp	r0, #0
   54a24:	beq	54c20 <fputs@plt+0x4386c>
   54a28:	mov	r8, r0
   54a2c:	mov	r0, r5
   54a30:	mov	r1, r8
   54a34:	bl	5bd94 <fputs@plt+0x4a9e0>
   54a38:	cmp	r0, #0
   54a3c:	bne	54994 <fputs@plt+0x435e0>
   54a40:	ldr	r0, [r4, #16]
   54a44:	ldr	r1, [sp, #16]
   54a48:	add	r0, r0, r1, lsl #4
   54a4c:	ldr	r0, [r0, #12]
   54a50:	add	r0, r0, #40	; 0x28
   54a54:	mov	r1, r8
   54a58:	bl	43714 <fputs@plt+0x32360>
   54a5c:	cmp	r0, #0
   54a60:	beq	54aac <fputs@plt+0x436f8>
   54a64:	ldr	r0, [fp, #28]
   54a68:	cmp	r0, #0
   54a6c:	beq	54c28 <fputs@plt+0x43874>
   54a70:	mov	r0, r5
   54a74:	ldr	r1, [sp, #16]
   54a78:	bl	5b4f8 <fputs@plt+0x4a144>
   54a7c:	b	54994 <fputs@plt+0x435e0>
   54a80:	ldrb	r0, [r4, #148]	; 0x94
   54a84:	mov	r8, #0
   54a88:	cmp	r0, #1
   54a8c:	mov	r6, #0
   54a90:	bne	54994 <fputs@plt+0x435e0>
   54a94:	mov	r0, #1
   54a98:	strb	r0, [r4, #150]	; 0x96
   54a9c:	b	54854 <fputs@plt+0x434a0>
   54aa0:	movw	r1, #30225	; 0x7611
   54aa4:	movt	r1, #8
   54aa8:	b	5484c <fputs@plt+0x43498>
   54aac:	ldr	sl, [sp, #12]
   54ab0:	ldr	r0, [sl]
   54ab4:	movw	r1, #23729	; 0x5cb1
   54ab8:	movt	r1, #8
   54abc:	str	r0, [sp, #8]
   54ac0:	mov	r2, #7
   54ac4:	bl	134ec <fputs@plt+0x2138>
   54ac8:	cmp	r0, #0
   54acc:	beq	54c40 <fputs@plt+0x4388c>
   54ad0:	ldr	r0, [sl, #12]
   54ad4:	ldr	r1, [sp, #20]
   54ad8:	cmp	r1, #49	; 0x31
   54adc:	cmpne	r0, #0
   54ae0:	bne	54c54 <fputs@plt+0x438a0>
   54ae4:	str	r1, [sp, #20]
   54ae8:	cmp	r1, #49	; 0x31
   54aec:	cmpeq	r0, #0
   54af0:	beq	54c8c <fputs@plt+0x438d8>
   54af4:	ldr	r1, [sl, #64]	; 0x40
   54af8:	mov	r0, r4
   54afc:	bl	1aa0c <fputs@plt+0x9658>
   54b00:	mov	sl, r0
   54b04:	ldr	r1, [r4, #16]
   54b08:	ldr	r0, [r1, r0, lsl #4]
   54b0c:	cmp	r7, #0
   54b10:	str	r0, [sp, #4]
   54b14:	ldrne	r0, [r1, #16]
   54b18:	str	r0, [sp]
   54b1c:	mov	r1, #7
   54b20:	cmp	sl, #1
   54b24:	movweq	r1, #5
   54b28:	cmp	r7, #0
   54b2c:	movwne	r1, #5
   54b30:	mov	r0, r5
   54b34:	mov	r2, r8
   54b38:	ldr	r3, [sp, #8]
   54b3c:	bl	5bb94 <fputs@plt+0x4a7e0>
   54b40:	cmp	r0, #0
   54b44:	bne	54994 <fputs@plt+0x435e0>
   54b48:	ldr	r0, [sp, #4]
   54b4c:	str	r0, [sp]
   54b50:	movw	r0, #20061	; 0x4e5d
   54b54:	movt	r0, #8
   54b58:	movw	r2, #20080	; 0x4e70
   54b5c:	movt	r2, #8
   54b60:	cmp	sl, #1
   54b64:	moveq	r2, r0
   54b68:	mov	r6, #0
   54b6c:	mov	r0, r5
   54b70:	mov	r1, #18
   54b74:	mov	r3, #0
   54b78:	bl	5bb94 <fputs@plt+0x4a7e0>
   54b7c:	cmp	r0, #0
   54b80:	bne	54994 <fputs@plt+0x435e0>
   54b84:	mov	r0, r4
   54b88:	mov	r2, #36	; 0x24
   54b8c:	mov	r3, #0
   54b90:	bl	19680 <fputs@plt+0x82cc>
   54b94:	mov	r6, r0
   54b98:	cmp	r0, #0
   54b9c:	beq	54994 <fputs@plt+0x435e0>
   54ba0:	ldr	r7, [fp, #8]
   54ba4:	str	r8, [r6]
   54ba8:	ldr	r1, [r9, #16]
   54bac:	mov	r0, r4
   54bb0:	bl	1945c <fputs@plt+0x80a8>
   54bb4:	str	r0, [r6, #4]
   54bb8:	ldr	r0, [r4, #16]
   54bbc:	ldr	r1, [sp, #16]
   54bc0:	add	r0, r0, r1, lsl #4
   54bc4:	ldr	r0, [r0, #12]
   54bc8:	str	r0, [r6, #20]
   54bcc:	ldr	r0, [sp, #12]
   54bd0:	ldr	r0, [r0, #64]	; 0x40
   54bd4:	strb	r7, [r6, #8]
   54bd8:	mov	r1, #2
   54bdc:	ldr	r2, [sp, #20]
   54be0:	cmp	r2, #35	; 0x23
   54be4:	movweq	r1, #1
   54be8:	cmp	r2, #49	; 0x31
   54bec:	movweq	r1, #1
   54bf0:	strb	r1, [r6, #9]
   54bf4:	str	r0, [r6, #24]
   54bf8:	mov	r0, r4
   54bfc:	ldr	r1, [fp, #20]
   54c00:	mov	r2, #1
   54c04:	bl	5a3c8 <fputs@plt+0x49014>
   54c08:	str	r0, [r6, #12]
   54c0c:	mov	r0, r4
   54c10:	ldr	r1, [fp, #12]
   54c14:	bl	5ac1c <fputs@plt+0x49868>
   54c18:	str	r0, [r6, #16]
   54c1c:	str	r6, [r5, #492]	; 0x1ec
   54c20:	mov	r8, #0
   54c24:	b	54994 <fputs@plt+0x435e0>
   54c28:	movw	r1, #30266	; 0x763a
   54c2c:	movt	r1, #8
   54c30:	mov	r0, r5
   54c34:	mov	r2, sl
   54c38:	bl	1a8e8 <fputs@plt+0x9534>
   54c3c:	b	54994 <fputs@plt+0x435e0>
   54c40:	movw	r1, #30292	; 0x7654
   54c44:	movt	r1, #8
   54c48:	mov	r0, r5
   54c4c:	bl	1a8e8 <fputs@plt+0x9534>
   54c50:	b	54994 <fputs@plt+0x435e0>
   54c54:	mov	r6, #0
   54c58:	str	r6, [sp]
   54c5c:	movw	r0, #30367	; 0x769f
   54c60:	movt	r0, #8
   54c64:	movw	r2, #30374	; 0x76a6
   54c68:	movt	r2, #8
   54c6c:	cmp	r1, #35	; 0x23
   54c70:	moveq	r2, r0
   54c74:	movw	r1, #30330	; 0x767a
   54c78:	movt	r1, #8
   54c7c:	mov	r0, r5
   54c80:	mov	r3, r9
   54c84:	bl	1a8e8 <fputs@plt+0x9534>
   54c88:	b	54994 <fputs@plt+0x435e0>
   54c8c:	movw	r1, #30380	; 0x76ac
   54c90:	movt	r1, #8
   54c94:	mov	r6, #0
   54c98:	mov	r0, r5
   54c9c:	mov	r2, r9
   54ca0:	mov	r3, #0
   54ca4:	bl	1a8e8 <fputs@plt+0x9534>
   54ca8:	b	54994 <fputs@plt+0x435e0>
   54cac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   54cb0:	add	fp, sp, #24
   54cb4:	mov	r4, r3
   54cb8:	mov	r6, r2
   54cbc:	mov	r2, r1
   54cc0:	mov	r5, r0
   54cc4:	mov	r1, #110	; 0x6e
   54cc8:	bl	7669c <fputs@plt+0x652e8>
   54ccc:	mov	r7, r0
   54cd0:	cmp	r0, #0
   54cd4:	beq	54d08 <fputs@plt+0x43954>
   54cd8:	ldr	r8, [fp, #8]
   54cdc:	mov	r0, r5
   54ce0:	mov	r1, r6
   54ce4:	mov	r2, #1
   54ce8:	bl	5a820 <fputs@plt+0x4946c>
   54cec:	str	r0, [r7, #20]
   54cf0:	mov	r0, r5
   54cf4:	mov	r1, r4
   54cf8:	mov	r2, #1
   54cfc:	bl	5a3c8 <fputs@plt+0x49014>
   54d00:	str	r0, [r7, #16]
   54d04:	strb	r8, [r7, #1]
   54d08:	mov	r0, r5
   54d0c:	mov	r1, r6
   54d10:	bl	4400c <fputs@plt+0x32c58>
   54d14:	mov	r0, r5
   54d18:	mov	r1, r4
   54d1c:	bl	43f70 <fputs@plt+0x32bbc>
   54d20:	mov	r0, r7
   54d24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   54d28:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   54d2c:	add	fp, sp, #24
   54d30:	mov	r4, r3
   54d34:	mov	r7, r2
   54d38:	mov	r2, r1
   54d3c:	mov	r5, r0
   54d40:	mov	r1, #108	; 0x6c
   54d44:	bl	7669c <fputs@plt+0x652e8>
   54d48:	mov	r6, r0
   54d4c:	cmp	r0, #0
   54d50:	beq	54d78 <fputs@plt+0x439c4>
   54d54:	ldr	r8, [fp, #8]
   54d58:	mov	r0, r5
   54d5c:	mov	r1, r4
   54d60:	mov	r2, #1
   54d64:	bl	5a6d0 <fputs@plt+0x4931c>
   54d68:	str	r0, [r6, #8]
   54d6c:	str	r7, [r6, #24]
   54d70:	strb	r8, [r6, #1]
   54d74:	b	54d84 <fputs@plt+0x439d0>
   54d78:	mov	r0, r5
   54d7c:	mov	r1, r7
   54d80:	bl	44290 <fputs@plt+0x32edc>
   54d84:	mov	r0, r5
   54d88:	mov	r1, r4
   54d8c:	bl	4408c <fputs@plt+0x32cd8>
   54d90:	mov	r0, r6
   54d94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   54d98:	push	{r4, r5, r6, sl, fp, lr}
   54d9c:	add	fp, sp, #16
   54da0:	mov	r4, r2
   54da4:	mov	r2, r1
   54da8:	mov	r5, r0
   54dac:	mov	r1, #109	; 0x6d
   54db0:	bl	7669c <fputs@plt+0x652e8>
   54db4:	mov	r6, r0
   54db8:	cmp	r0, #0
   54dbc:	beq	54ddc <fputs@plt+0x43a28>
   54dc0:	mov	r0, r5
   54dc4:	mov	r1, r4
   54dc8:	mov	r2, #1
   54dcc:	bl	5a3c8 <fputs@plt+0x49014>
   54dd0:	str	r0, [r6, #16]
   54dd4:	mov	r0, #10
   54dd8:	strb	r0, [r6, #1]
   54ddc:	mov	r0, r5
   54de0:	mov	r1, r4
   54de4:	bl	43f70 <fputs@plt+0x32bbc>
   54de8:	mov	r0, r6
   54dec:	pop	{r4, r5, r6, sl, fp, pc}
   54df0:	push	{r4, r5, r6, sl, fp, lr}
   54df4:	add	fp, sp, #16
   54df8:	mov	r5, r1
   54dfc:	mov	r6, r0
   54e00:	mov	r4, #0
   54e04:	mov	r2, #36	; 0x24
   54e08:	mov	r3, #0
   54e0c:	bl	19680 <fputs@plt+0x82cc>
   54e10:	cmp	r0, #0
   54e14:	strne	r5, [r0, #8]
   54e18:	movwne	r1, #2679	; 0xa77
   54e1c:	strhne	r1, [r0]
   54e20:	popne	{r4, r5, r6, sl, fp, pc}
   54e24:	mov	r0, r6
   54e28:	mov	r1, r5
   54e2c:	bl	4408c <fputs@plt+0x32cd8>
   54e30:	mov	r0, r4
   54e34:	pop	{r4, r5, r6, sl, fp, pc}
   54e38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54e3c:	add	fp, sp, #28
   54e40:	sub	sp, sp, #12
   54e44:	mov	r8, r1
   54e48:	mov	r9, r0
   54e4c:	ldr	r5, [r0]
   54e50:	ldrb	r0, [r5, #69]	; 0x45
   54e54:	cmp	r0, #0
   54e58:	bne	54f48 <fputs@plt+0x43b94>
   54e5c:	mov	r6, r2
   54e60:	mov	r0, r9
   54e64:	bl	46838 <fputs@plt+0x35484>
   54e68:	cmp	r0, #0
   54e6c:	bne	54f48 <fputs@plt+0x43b94>
   54e70:	ldr	r7, [r8, #12]
   54e74:	ldr	r0, [r5, #20]
   54e78:	cmp	r0, #1
   54e7c:	blt	54f10 <fputs@plt+0x43b5c>
   54e80:	str	r8, [sp, #4]
   54e84:	ldr	r0, [r8, #16]
   54e88:	str	r0, [sp, #8]
   54e8c:	mov	r4, #0
   54e90:	mov	r8, #0
   54e94:	cmp	r8, #2
   54e98:	mov	sl, r8
   54e9c:	eorcc	sl, sl, #1
   54ea0:	cmp	r7, #0
   54ea4:	beq	54ec0 <fputs@plt+0x43b0c>
   54ea8:	ldr	r0, [r5, #16]
   54eac:	ldr	r0, [r0, sl, lsl #4]
   54eb0:	mov	r1, r7
   54eb4:	bl	15b10 <fputs@plt+0x475c>
   54eb8:	cmp	r0, #0
   54ebc:	bne	54ee4 <fputs@plt+0x43b30>
   54ec0:	ldr	r0, [r5, #16]
   54ec4:	add	r0, r0, sl, lsl #4
   54ec8:	ldr	r0, [r0, #12]
   54ecc:	add	r0, r0, #40	; 0x28
   54ed0:	ldr	r1, [sp, #8]
   54ed4:	bl	43714 <fputs@plt+0x32360>
   54ed8:	mov	r4, r0
   54edc:	cmp	r0, #0
   54ee0:	bne	54ef4 <fputs@plt+0x43b40>
   54ee4:	ldr	r0, [r5, #20]
   54ee8:	add	r8, r8, #1
   54eec:	cmp	r8, r0
   54ef0:	blt	54e94 <fputs@plt+0x43ae0>
   54ef4:	cmp	r4, #0
   54ef8:	ldr	r8, [sp, #4]
   54efc:	beq	54f10 <fputs@plt+0x43b5c>
   54f00:	mov	r0, r9
   54f04:	mov	r1, r4
   54f08:	bl	62220 <fputs@plt+0x50e6c>
   54f0c:	b	54f48 <fputs@plt+0x43b94>
   54f10:	cmp	r6, #0
   54f14:	beq	54f28 <fputs@plt+0x43b74>
   54f18:	mov	r0, r9
   54f1c:	mov	r1, r7
   54f20:	bl	61da0 <fputs@plt+0x509ec>
   54f24:	b	54f40 <fputs@plt+0x43b8c>
   54f28:	movw	r1, #30426	; 0x76da
   54f2c:	movt	r1, #8
   54f30:	mov	r0, r9
   54f34:	mov	r2, r8
   54f38:	mov	r3, #0
   54f3c:	bl	1a8e8 <fputs@plt+0x9534>
   54f40:	mov	r0, #1
   54f44:	strb	r0, [r9, #17]
   54f48:	mov	r0, r5
   54f4c:	mov	r1, r8
   54f50:	sub	sp, fp, #28
   54f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54f58:	b	4414c <fputs@plt+0x32d98>
   54f5c:	push	{fp, lr}
   54f60:	mov	fp, sp
   54f64:	sub	sp, sp, #16
   54f68:	mov	ip, r1
   54f6c:	stm	sp, {r1, r2, r3}
   54f70:	movw	r2, #14836	; 0x39f4
   54f74:	movt	r2, #8
   54f78:	mov	r1, #24
   54f7c:	mov	r3, ip
   54f80:	bl	76b2c <fputs@plt+0x65778>
   54f84:	mov	sp, fp
   54f88:	pop	{fp, pc}
   54f8c:	push	{fp, lr}
   54f90:	mov	fp, sp
   54f94:	sub	sp, sp, #16
   54f98:	mov	r3, r1
   54f9c:	mov	r1, #0
   54fa0:	str	r1, [sp]
   54fa4:	stmib	sp, {r1, r3}
   54fa8:	movw	r2, #14928	; 0x3a50
   54fac:	movt	r2, #8
   54fb0:	mov	r1, #25
   54fb4:	bl	76b2c <fputs@plt+0x65778>
   54fb8:	mov	sp, fp
   54fbc:	pop	{fp, pc}
   54fc0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   54fc4:	add	fp, sp, #24
   54fc8:	sub	sp, sp, #8
   54fcc:	mov	r6, r2
   54fd0:	mov	r7, r1
   54fd4:	mov	r4, r0
   54fd8:	ldr	r5, [r0]
   54fdc:	bl	46838 <fputs@plt+0x35484>
   54fe0:	cmp	r0, #0
   54fe4:	beq	54ff0 <fputs@plt+0x43c3c>
   54fe8:	sub	sp, fp, #24
   54fec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   54ff0:	cmp	r7, #0
   54ff4:	beq	55054 <fputs@plt+0x43ca0>
   54ff8:	cmp	r6, #0
   54ffc:	ldrne	r0, [r6]
   55000:	cmpne	r0, #0
   55004:	bne	55074 <fputs@plt+0x43cc0>
   55008:	ldr	r0, [r4]
   5500c:	mov	r1, r7
   55010:	bl	5bc50 <fputs@plt+0x4a89c>
   55014:	cmp	r0, #0
   55018:	beq	54fe8 <fputs@plt+0x43c34>
   5501c:	mov	r8, r0
   55020:	ldrb	r1, [r5, #66]	; 0x42
   55024:	mov	r0, r5
   55028:	mov	r2, r8
   5502c:	mov	r3, #0
   55030:	bl	56754 <fputs@plt+0x453a0>
   55034:	cmp	r0, #0
   55038:	beq	55068 <fputs@plt+0x43cb4>
   5503c:	mov	r0, r4
   55040:	mov	r1, r8
   55044:	bl	77454 <fputs@plt+0x660a0>
   55048:	mov	r0, r5
   5504c:	mov	r1, r8
   55050:	b	550e4 <fputs@plt+0x43d30>
   55054:	mov	r0, r4
   55058:	mov	r1, #0
   5505c:	bl	77454 <fputs@plt+0x660a0>
   55060:	sub	sp, fp, #24
   55064:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55068:	mov	r0, r5
   5506c:	mov	r1, r8
   55070:	bl	13cb4 <fputs@plt+0x2900>
   55074:	add	r3, sp, #4
   55078:	mov	r0, r4
   5507c:	mov	r1, r7
   55080:	mov	r2, r6
   55084:	bl	5bd14 <fputs@plt+0x4a960>
   55088:	cmp	r0, #0
   5508c:	blt	54fe8 <fputs@plt+0x43c34>
   55090:	mov	r6, r0
   55094:	ldr	r1, [sp, #4]
   55098:	mov	r0, r5
   5509c:	bl	5bc50 <fputs@plt+0x4a89c>
   550a0:	cmp	r0, #0
   550a4:	beq	54fe8 <fputs@plt+0x43c34>
   550a8:	mov	r7, r0
   550ac:	ldr	r0, [r5, #16]
   550b0:	ldr	r8, [r0, r6, lsl #4]
   550b4:	mov	r0, r5
   550b8:	mov	r1, r7
   550bc:	mov	r2, r8
   550c0:	bl	1f6d0 <fputs@plt+0xe31c>
   550c4:	cmp	r0, #0
   550c8:	beq	550f0 <fputs@plt+0x43d3c>
   550cc:	mov	r1, r0
   550d0:	mov	r0, r4
   550d4:	mov	r2, #0
   550d8:	bl	774c0 <fputs@plt+0x6610c>
   550dc:	mov	r0, r5
   550e0:	mov	r1, r7
   550e4:	bl	13cb4 <fputs@plt+0x2900>
   550e8:	sub	sp, fp, #24
   550ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   550f0:	mov	r0, r5
   550f4:	mov	r1, r7
   550f8:	mov	r2, r8
   550fc:	bl	43508 <fputs@plt+0x32154>
   55100:	mov	r8, r0
   55104:	mov	r0, r5
   55108:	mov	r1, r7
   5510c:	bl	13cb4 <fputs@plt+0x2900>
   55110:	cmp	r8, #0
   55114:	beq	55140 <fputs@plt+0x43d8c>
   55118:	mov	r0, r4
   5511c:	mov	r1, #0
   55120:	mov	r2, r6
   55124:	bl	5be0c <fputs@plt+0x4aa58>
   55128:	mov	r0, r4
   5512c:	mov	r1, r8
   55130:	mvn	r2, #0
   55134:	bl	61430 <fputs@plt+0x5007c>
   55138:	sub	sp, fp, #24
   5513c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55140:	movw	r1, #30955	; 0x78eb
   55144:	movt	r1, #8
   55148:	mov	r0, r4
   5514c:	bl	1a8e8 <fputs@plt+0x9534>
   55150:	sub	sp, fp, #24
   55154:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55158:	push	{r4, r5, r6, r7, fp, lr}
   5515c:	add	fp, sp, #16
   55160:	sub	sp, sp, #8
   55164:	mov	r7, r2
   55168:	mov	r6, r1
   5516c:	mov	r4, r0
   55170:	ldr	r5, [r0]
   55174:	bl	46838 <fputs@plt+0x35484>
   55178:	cmp	r0, #0
   5517c:	beq	55188 <fputs@plt+0x43dd4>
   55180:	sub	sp, fp, #16
   55184:	pop	{r4, r5, r6, r7, fp, pc}
   55188:	cmp	r6, #0
   5518c:	beq	55204 <fputs@plt+0x43e50>
   55190:	ldr	r0, [r7, #4]
   55194:	cmp	r0, #0
   55198:	beq	5523c <fputs@plt+0x43e88>
   5519c:	add	r3, sp, #4
   551a0:	mov	r0, r4
   551a4:	mov	r1, r6
   551a8:	mov	r2, r7
   551ac:	bl	5bd14 <fputs@plt+0x4a960>
   551b0:	cmp	r0, #0
   551b4:	blt	552d8 <fputs@plt+0x43f24>
   551b8:	ldr	r1, [r5, #16]
   551bc:	ldr	r7, [r1, r0, lsl #4]
   551c0:	ldr	r1, [sp, #4]
   551c4:	mov	r0, r5
   551c8:	bl	5bc50 <fputs@plt+0x4a89c>
   551cc:	cmp	r0, #0
   551d0:	beq	552d8 <fputs@plt+0x43f24>
   551d4:	mov	r6, r0
   551d8:	mov	r0, r5
   551dc:	mov	r1, r6
   551e0:	mov	r2, r7
   551e4:	bl	43508 <fputs@plt+0x32154>
   551e8:	cmp	r0, #0
   551ec:	bne	55290 <fputs@plt+0x43edc>
   551f0:	mov	r0, r4
   551f4:	mov	r1, #0
   551f8:	mov	r2, r6
   551fc:	mov	r3, r7
   55200:	b	552b0 <fputs@plt+0x43efc>
   55204:	ldr	r0, [r5, #20]
   55208:	cmp	r0, #1
   5520c:	blt	552d8 <fputs@plt+0x43f24>
   55210:	mov	r6, #0
   55214:	cmp	r6, #1
   55218:	beq	55228 <fputs@plt+0x43e74>
   5521c:	mov	r0, r4
   55220:	mov	r1, r6
   55224:	bl	775a0 <fputs@plt+0x661ec>
   55228:	ldr	r0, [r5, #20]
   5522c:	add	r6, r6, #1
   55230:	cmp	r6, r0
   55234:	blt	55214 <fputs@plt+0x43e60>
   55238:	b	552d8 <fputs@plt+0x43f24>
   5523c:	mov	r0, r5
   55240:	mov	r1, r6
   55244:	bl	5bedc <fputs@plt+0x4ab28>
   55248:	cmp	r0, #0
   5524c:	blt	55260 <fputs@plt+0x43eac>
   55250:	mov	r1, r0
   55254:	mov	r0, r4
   55258:	bl	775a0 <fputs@plt+0x661ec>
   5525c:	b	552d8 <fputs@plt+0x43f24>
   55260:	mov	r0, r5
   55264:	mov	r1, r6
   55268:	bl	5bc50 <fputs@plt+0x4a89c>
   5526c:	cmp	r0, #0
   55270:	beq	552d8 <fputs@plt+0x43f24>
   55274:	mov	r6, r0
   55278:	mov	r0, r5
   5527c:	mov	r1, r6
   55280:	mov	r2, #0
   55284:	bl	43508 <fputs@plt+0x32154>
   55288:	cmp	r0, #0
   5528c:	beq	552a0 <fputs@plt+0x43eec>
   55290:	mov	r2, r0
   55294:	ldr	r1, [r0, #12]
   55298:	mov	r0, r4
   5529c:	b	552c8 <fputs@plt+0x43f14>
   552a0:	mov	r0, r4
   552a4:	mov	r1, #0
   552a8:	mov	r2, r6
   552ac:	mov	r3, #0
   552b0:	bl	1a7e0 <fputs@plt+0x942c>
   552b4:	cmp	r0, #0
   552b8:	beq	552cc <fputs@plt+0x43f18>
   552bc:	mov	r1, r0
   552c0:	mov	r0, r4
   552c4:	mov	r2, #0
   552c8:	bl	77650 <fputs@plt+0x6629c>
   552cc:	mov	r0, r5
   552d0:	mov	r1, r6
   552d4:	bl	13cb4 <fputs@plt+0x2900>
   552d8:	mov	r0, r4
   552dc:	bl	56018 <fputs@plt+0x44c64>
   552e0:	cmp	r0, #0
   552e4:	movne	r1, #147	; 0x93
   552e8:	blne	560bc <fputs@plt+0x44d08>
   552ec:	sub	sp, fp, #16
   552f0:	pop	{r4, r5, r6, r7, fp, pc}
   552f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   552f8:	add	fp, sp, #28
   552fc:	sub	sp, sp, #52	; 0x34
   55300:	mov	r5, r1
   55304:	mov	r7, r0
   55308:	ldr	r4, [r0]
   5530c:	ldr	sl, [r4, #24]
   55310:	ldrb	r0, [r4, #69]	; 0x45
   55314:	mov	r6, #0
   55318:	cmp	r0, #0
   5531c:	beq	55344 <fputs@plt+0x43f90>
   55320:	mov	r0, r4
   55324:	mov	r1, r5
   55328:	bl	4414c <fputs@plt+0x32d98>
   5532c:	mov	r0, r4
   55330:	mov	r1, r6
   55334:	bl	13cb4 <fputs@plt+0x2900>
   55338:	str	sl, [r4, #24]
   5533c:	sub	sp, fp, #28
   55340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55344:	mov	r9, r2
   55348:	add	r2, r5, #8
   5534c:	mov	r6, #0
   55350:	mov	r0, r7
   55354:	mov	r1, #0
   55358:	bl	5fe5c <fputs@plt+0x4eaa8>
   5535c:	cmp	r0, #0
   55360:	beq	55320 <fputs@plt+0x43f6c>
   55364:	str	r0, [fp, #-32]	; 0xffffffe0
   55368:	ldr	r1, [r0, #64]	; 0x40
   5536c:	ldr	r0, [r7]
   55370:	bl	1aa0c <fputs@plt+0x9658>
   55374:	ldr	r2, [r4, #16]
   55378:	ldr	r1, [r4, #24]
   5537c:	str	r0, [fp, #-36]	; 0xffffffdc
   55380:	ldr	r8, [r2, r0, lsl #4]
   55384:	orr	r0, r1, #2097152	; 0x200000
   55388:	str	r0, [r4, #24]
   5538c:	mov	r0, r4
   55390:	mov	r1, r9
   55394:	bl	5bc50 <fputs@plt+0x4a89c>
   55398:	cmp	r0, #0
   5539c:	beq	55320 <fputs@plt+0x43f6c>
   553a0:	mov	r6, r0
   553a4:	mov	r0, r4
   553a8:	mov	r1, r6
   553ac:	mov	r2, r8
   553b0:	bl	1f6d0 <fputs@plt+0xe31c>
   553b4:	cmp	r0, #0
   553b8:	bne	553d8 <fputs@plt+0x44024>
   553bc:	mov	r9, r8
   553c0:	mov	r0, r4
   553c4:	mov	r1, r6
   553c8:	mov	r2, r8
   553cc:	bl	43508 <fputs@plt+0x32154>
   553d0:	cmp	r0, #0
   553d4:	beq	553f0 <fputs@plt+0x4403c>
   553d8:	movw	r1, #31111	; 0x7987
   553dc:	movt	r1, #8
   553e0:	mov	r0, r7
   553e4:	mov	r2, r6
   553e8:	bl	1a8e8 <fputs@plt+0x9534>
   553ec:	b	55320 <fputs@plt+0x43f6c>
   553f0:	ldr	r8, [fp, #-32]	; 0xffffffe0
   553f4:	ldr	r1, [r8]
   553f8:	mov	r0, r7
   553fc:	bl	78264 <fputs@plt+0x66eb0>
   55400:	cmp	r0, #0
   55404:	bne	55320 <fputs@plt+0x43f6c>
   55408:	mov	r0, r7
   5540c:	mov	r1, r6
   55410:	bl	5bd94 <fputs@plt+0x4a9e0>
   55414:	cmp	r0, #0
   55418:	bne	55320 <fputs@plt+0x43f6c>
   5541c:	ldr	r3, [r8]
   55420:	ldr	r0, [r8, #12]
   55424:	cmp	r0, #0
   55428:	beq	55444 <fputs@plt+0x44090>
   5542c:	movw	r1, #31170	; 0x79c2
   55430:	movt	r1, #8
   55434:	mov	r0, r7
   55438:	mov	r2, r3
   5543c:	bl	1a8e8 <fputs@plt+0x9534>
   55440:	b	55320 <fputs@plt+0x43f6c>
   55444:	mov	r0, #0
   55448:	str	r0, [sp]
   5544c:	mov	r0, r7
   55450:	mov	r1, #26
   55454:	mov	r2, r9
   55458:	bl	5bb94 <fputs@plt+0x4a7e0>
   5545c:	cmp	r0, #0
   55460:	bne	55320 <fputs@plt+0x43f6c>
   55464:	mov	r0, r7
   55468:	mov	r1, r8
   5546c:	bl	5fee8 <fputs@plt+0x4eb34>
   55470:	cmp	r0, #0
   55474:	bne	55320 <fputs@plt+0x43f6c>
   55478:	str	r9, [sp, #40]	; 0x28
   5547c:	ldrb	r0, [r8, #42]	; 0x2a
   55480:	mov	r9, #0
   55484:	tst	r0, #16
   55488:	beq	554ac <fputs@plt+0x440f8>
   5548c:	mov	r0, r4
   55490:	mov	r1, r8
   55494:	bl	45b98 <fputs@plt+0x347e4>
   55498:	ldr	r1, [r0, #8]
   5549c:	ldr	r1, [r1]
   554a0:	ldr	r9, [r1, #76]	; 0x4c
   554a4:	cmp	r9, #0
   554a8:	movne	r9, r0
   554ac:	mov	r0, r7
   554b0:	bl	56018 <fputs@plt+0x44c64>
   554b4:	str	r0, [sp, #36]	; 0x24
   554b8:	cmp	r0, #0
   554bc:	beq	55320 <fputs@plt+0x43f6c>
   554c0:	cmp	r9, #0
   554c4:	mov	r1, r9
   554c8:	movwne	r1, #1
   554cc:	mov	r0, r7
   554d0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   554d4:	bl	5be0c <fputs@plt+0x4aa58>
   554d8:	mov	r0, r7
   554dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   554e0:	bl	5c960 <fputs@plt+0x4b5ac>
   554e4:	cmp	r9, #0
   554e8:	beq	55534 <fputs@plt+0x44180>
   554ec:	ldr	r0, [r7, #76]	; 0x4c
   554f0:	add	r1, r0, #1
   554f4:	str	r1, [sp, #32]
   554f8:	str	r1, [r7, #76]	; 0x4c
   554fc:	ldr	r0, [sp, #36]	; 0x24
   55500:	mov	r2, r6
   55504:	bl	56468 <fputs@plt+0x450b4>
   55508:	mvn	r0, #9
   5550c:	mov	r1, #0
   55510:	stm	sp, {r1, r9}
   55514:	str	r0, [sp, #8]
   55518:	ldr	r0, [sp, #36]	; 0x24
   5551c:	mov	r1, #155	; 0x9b
   55520:	ldr	r2, [sp, #32]
   55524:	mov	r3, #0
   55528:	bl	560f8 <fputs@plt+0x44d44>
   5552c:	mov	r0, r7
   55530:	bl	59434 <fputs@plt+0x48080>
   55534:	ldr	r0, [r8]
   55538:	str	r0, [sp, #36]	; 0x24
   5553c:	mvn	r1, #0
   55540:	bl	47450 <fputs@plt+0x3609c>
   55544:	str	r0, [sp, #32]
   55548:	ldrb	r0, [r4, #26]
   5554c:	tst	r0, #8
   55550:	beq	555b0 <fputs@plt+0x441fc>
   55554:	mov	r0, r7
   55558:	mov	r1, r8
   5555c:	bl	782cc <fputs@plt+0x66f18>
   55560:	cmp	r0, #0
   55564:	beq	555b0 <fputs@plt+0x441fc>
   55568:	mov	r9, r0
   5556c:	ldr	r0, [sp, #36]	; 0x24
   55570:	stm	sp, {r0, r6, r9}
   55574:	movw	r0, #20061	; 0x4e5d
   55578:	movt	r0, #8
   5557c:	movw	r3, #20080	; 0x4e70
   55580:	movt	r3, #8
   55584:	ldr	r1, [fp, #-36]	; 0xffffffdc
   55588:	cmp	r1, #1
   5558c:	moveq	r3, r0
   55590:	movw	r1, #31197	; 0x79dd
   55594:	movt	r1, #8
   55598:	mov	r0, r7
   5559c:	ldr	r2, [sp, #40]	; 0x28
   555a0:	bl	5c860 <fputs@plt+0x4b4ac>
   555a4:	mov	r0, r4
   555a8:	mov	r1, r9
   555ac:	bl	13cb4 <fputs@plt+0x2900>
   555b0:	str	r6, [sp]
   555b4:	str	r6, [sp, #4]
   555b8:	str	r6, [sp, #8]
   555bc:	str	r6, [sp, #12]
   555c0:	str	r6, [sp, #16]
   555c4:	ldr	r0, [sp, #32]
   555c8:	str	r0, [sp, #20]
   555cc:	ldr	r0, [sp, #36]	; 0x24
   555d0:	str	r0, [sp, #24]
   555d4:	movw	r0, #20061	; 0x4e5d
   555d8:	movt	r0, #8
   555dc:	movw	r3, #20080	; 0x4e70
   555e0:	movt	r3, #8
   555e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   555e8:	cmp	r1, #1
   555ec:	moveq	r3, r0
   555f0:	movw	r1, #31266	; 0x7a22
   555f4:	movt	r1, #8
   555f8:	mov	r0, r7
   555fc:	ldr	r9, [sp, #40]	; 0x28
   55600:	mov	r2, r9
   55604:	bl	5c860 <fputs@plt+0x4b4ac>
   55608:	movw	r1, #23676	; 0x5c7c
   5560c:	movt	r1, #8
   55610:	mov	r0, r4
   55614:	mov	r2, r9
   55618:	bl	1f6d0 <fputs@plt+0xe31c>
   5561c:	cmp	r0, #0
   55620:	beq	55644 <fputs@plt+0x44290>
   55624:	ldr	r0, [r8]
   55628:	str	r0, [sp]
   5562c:	movw	r1, #31650	; 0x7ba2
   55630:	movt	r1, #8
   55634:	mov	r0, r7
   55638:	mov	r2, r9
   5563c:	mov	r3, r6
   55640:	bl	5c860 <fputs@plt+0x4b4ac>
   55644:	mov	r0, r7
   55648:	mov	r1, r8
   5564c:	bl	78320 <fputs@plt+0x66f6c>
   55650:	cmp	r0, #0
   55654:	beq	55684 <fputs@plt+0x442d0>
   55658:	mov	r9, r0
   5565c:	str	r0, [sp]
   55660:	movw	r1, #31708	; 0x7bdc
   55664:	movt	r1, #8
   55668:	mov	r0, r7
   5566c:	mov	r2, r6
   55670:	mov	r3, r6
   55674:	bl	5c860 <fputs@plt+0x4b4ac>
   55678:	mov	r0, r4
   5567c:	mov	r1, r9
   55680:	bl	13cb4 <fputs@plt+0x2900>
   55684:	ldrb	r0, [r4, #26]
   55688:	tst	r0, #8
   5568c:	beq	556c8 <fputs@plt+0x44314>
   55690:	mov	r0, r8
   55694:	bl	6216c <fputs@plt+0x50db8>
   55698:	cmp	r0, #0
   5569c:	beq	556c8 <fputs@plt+0x44314>
   556a0:	mov	r9, r0
   556a4:	ldr	r1, [r9]
   556a8:	cmp	r1, r8
   556ac:	beq	556bc <fputs@plt+0x44308>
   556b0:	ldr	r2, [r1]
   556b4:	mov	r0, r7
   556b8:	bl	783c4 <fputs@plt+0x67010>
   556bc:	ldr	r9, [r9, #12]
   556c0:	cmp	r9, #0
   556c4:	bne	556a4 <fputs@plt+0x442f0>
   556c8:	mov	r0, r7
   556cc:	mov	r1, r8
   556d0:	mov	r2, r6
   556d4:	bl	783c4 <fputs@plt+0x67010>
   556d8:	b	55320 <fputs@plt+0x43f6c>
   556dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   556e0:	add	fp, sp, #28
   556e4:	sub	sp, sp, #52	; 0x34
   556e8:	mov	r4, r0
   556ec:	ldr	r0, [r0, #68]	; 0x44
   556f0:	cmp	r0, #0
   556f4:	bne	55794 <fputs@plt+0x443e0>
   556f8:	mov	r2, r1
   556fc:	ldr	r0, [r4]
   55700:	ldrb	r1, [r0, #69]	; 0x45
   55704:	cmp	r1, #0
   55708:	bne	55794 <fputs@plt+0x443e0>
   5570c:	ldr	r1, [r4, #8]
   55710:	str	r1, [sp, #32]
   55714:	ldr	r9, [r4, #488]	; 0x1e8
   55718:	ldr	r1, [r9, #64]	; 0x40
   5571c:	str	r0, [fp, #-36]	; 0xffffffdc
   55720:	str	r2, [sp, #40]	; 0x28
   55724:	bl	1aa0c <fputs@plt+0x9658>
   55728:	mov	r5, r0
   5572c:	ldm	r9, {r0, r1}
   55730:	ldrsh	r2, [r9, #34]	; 0x22
   55734:	sub	r2, r2, #1
   55738:	add	r8, r1, r2, lsl #4
   5573c:	ldr	r1, [r8, #4]
   55740:	str	r1, [sp, #36]	; 0x24
   55744:	ldr	r1, [fp, #-36]	; 0xffffffdc
   55748:	ldr	r1, [r1, #16]
   5574c:	ldr	r7, [r1, r5, lsl #4]
   55750:	add	r6, r0, #16
   55754:	ldr	r0, [fp, #-36]	; 0xffffffdc
   55758:	mov	r1, r6
   5575c:	mov	r2, r7
   55760:	bl	1f6d0 <fputs@plt+0xe31c>
   55764:	mov	sl, r0
   55768:	ldr	r3, [r0]
   5576c:	mov	r0, #0
   55770:	str	r0, [sp]
   55774:	mov	r0, r4
   55778:	mov	r1, #26
   5577c:	mov	r2, r7
   55780:	bl	5bb94 <fputs@plt+0x4a7e0>
   55784:	ldr	lr, [sp, #40]	; 0x28
   55788:	ldr	ip, [fp, #-36]	; 0xffffffdc
   5578c:	cmp	r0, #0
   55790:	beq	5579c <fputs@plt+0x443e8>
   55794:	sub	sp, fp, #28
   55798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5579c:	mov	r3, #0
   557a0:	str	r9, [sp, #28]
   557a4:	str	r7, [sp, #20]
   557a8:	str	r5, [sp, #24]
   557ac:	ldr	r1, [sp, #36]	; 0x24
   557b0:	cmp	r1, #0
   557b4:	beq	557c8 <fputs@plt+0x44414>
   557b8:	ldr	r0, [r1, #12]
   557bc:	ldrb	r0, [r0]
   557c0:	subs	r3, r0, #101	; 0x65
   557c4:	movne	r3, r1
   557c8:	ldrb	r0, [r8, #15]
   557cc:	tst	r0, #1
   557d0:	ldr	r2, [sp, #28]
   557d4:	bne	557f0 <fputs@plt+0x4443c>
   557d8:	ldr	r0, [r2, #8]
   557dc:	cmp	r0, #0
   557e0:	beq	55808 <fputs@plt+0x44454>
   557e4:	movw	r1, #31910	; 0x7ca6
   557e8:	movt	r1, #8
   557ec:	b	557f8 <fputs@plt+0x44444>
   557f0:	movw	r1, #31878	; 0x7c86
   557f4:	movt	r1, #8
   557f8:	mov	r0, r4
   557fc:	sub	sp, fp, #28
   55800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55804:	b	1a8e8 <fputs@plt+0x9534>
   55808:	mov	r5, sl
   5580c:	ldrb	r0, [ip, #26]
   55810:	tst	r0, #8
   55814:	beq	55828 <fputs@plt+0x44474>
   55818:	cmp	r3, #0
   5581c:	ldrne	r0, [r2, #16]
   55820:	cmpne	r0, #0
   55824:	bne	559a8 <fputs@plt+0x445f4>
   55828:	mov	r2, r3
   5582c:	cmp	r3, #0
   55830:	bne	5584c <fputs@plt+0x44498>
   55834:	ldrb	r0, [r8, #12]
   55838:	cmp	r0, #0
   5583c:	beq	5584c <fputs@plt+0x44498>
   55840:	movw	r1, #31996	; 0x7cfc
   55844:	movt	r1, #8
   55848:	b	557f8 <fputs@plt+0x44444>
   5584c:	cmp	r2, #0
   55850:	beq	55898 <fputs@plt+0x444e4>
   55854:	mov	r0, #0
   55858:	str	r0, [fp, #-32]	; 0xffffffe0
   5585c:	sub	r0, fp, #32
   55860:	str	r0, [sp]
   55864:	mov	r0, ip
   55868:	mov	r1, r2
   5586c:	mov	r2, #1
   55870:	mov	r3, #65	; 0x41
   55874:	bl	5976c <fputs@plt+0x483b8>
   55878:	cmp	r0, #0
   5587c:	bne	55794 <fputs@plt+0x443e0>
   55880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   55884:	cmp	r0, #0
   55888:	beq	559b4 <fputs@plt+0x44600>
   5588c:	bl	189e4 <fputs@plt+0x7630>
   55890:	ldr	ip, [fp, #-36]	; 0xffffffdc
   55894:	ldr	lr, [sp, #40]	; 0x28
   55898:	ldm	lr, {r1, r2}
   5589c:	mov	r0, ip
   558a0:	mov	r3, #0
   558a4:	mov	r7, ip
   558a8:	mov	r8, lr
   558ac:	bl	46610 <fputs@plt+0x3525c>
   558b0:	cmp	r0, #0
   558b4:	beq	55974 <fputs@plt+0x445c0>
   558b8:	mov	r9, r0
   558bc:	ldr	r0, [r7, #24]
   558c0:	str	r0, [fp, #-36]	; 0xffffffdc
   558c4:	ldr	r0, [r8, #4]
   558c8:	sub	r0, r0, #1
   558cc:	cmp	r0, #1
   558d0:	ldr	ip, [sp, #24]
   558d4:	blt	5590c <fputs@plt+0x44558>
   558d8:	add	r0, r9, r0
   558dc:	mov	r1, #0
   558e0:	movw	r2, #2956	; 0xb8c
   558e4:	movt	r2, #8
   558e8:	ldrb	r3, [r0]
   558ec:	cmp	r3, #59	; 0x3b
   558f0:	beq	55900 <fputs@plt+0x4454c>
   558f4:	ldrb	r3, [r2, r3]
   558f8:	tst	r3, #1
   558fc:	beq	5590c <fputs@plt+0x44558>
   55900:	strb	r1, [r0], #-1
   55904:	cmp	r0, r9
   55908:	bhi	558e8 <fputs@plt+0x44534>
   5590c:	ldr	r0, [r7, #24]
   55910:	orr	r0, r0, #2097152	; 0x200000
   55914:	str	r0, [r7, #24]
   55918:	ldr	r0, [sp, #28]
   5591c:	ldr	r0, [r0, #44]	; 0x2c
   55920:	add	r1, r0, #1
   55924:	stm	sp, {r0, r9}
   55928:	str	r1, [sp, #8]
   5592c:	str	r6, [sp, #12]
   55930:	movw	r0, #20061	; 0x4e5d
   55934:	movt	r0, #8
   55938:	movw	r3, #20080	; 0x4e70
   5593c:	movt	r3, #8
   55940:	cmp	ip, #1
   55944:	moveq	r3, r0
   55948:	movw	r1, #32095	; 0x7d5f
   5594c:	movt	r1, #8
   55950:	mov	r0, r4
   55954:	ldr	r2, [sp, #20]
   55958:	bl	5c860 <fputs@plt+0x4b4ac>
   5595c:	mov	r0, r7
   55960:	mov	r1, r9
   55964:	bl	13cb4 <fputs@plt+0x2900>
   55968:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5596c:	str	r0, [r7, #24]
   55970:	mov	r5, sl
   55974:	mov	r0, #4
   55978:	str	r0, [sp]
   5597c:	ldr	r0, [sp, #32]
   55980:	mov	r1, #52	; 0x34
   55984:	ldr	r2, [sp, #24]
   55988:	mov	r3, #2
   5598c:	bl	4644c <fputs@plt+0x35098>
   55990:	ldr	r2, [r5]
   55994:	mov	r0, r4
   55998:	mov	r1, r5
   5599c:	bl	783c4 <fputs@plt+0x67010>
   559a0:	sub	sp, fp, #28
   559a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   559a8:	movw	r1, #31937	; 0x7cc1
   559ac:	movt	r1, #8
   559b0:	b	557f8 <fputs@plt+0x44444>
   559b4:	movw	r1, #32049	; 0x7d31
   559b8:	movt	r1, #8
   559bc:	mov	r0, r4
   559c0:	bl	1a8e8 <fputs@plt+0x9534>
   559c4:	sub	sp, fp, #28
   559c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   559cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   559d0:	add	fp, sp, #28
   559d4:	sub	sp, sp, #4
   559d8:	mov	r4, r1
   559dc:	mov	r6, r0
   559e0:	ldr	r5, [r0]
   559e4:	ldrb	r0, [r5, #69]	; 0x45
   559e8:	cmp	r0, #0
   559ec:	bne	55a40 <fputs@plt+0x4468c>
   559f0:	add	r2, r4, #8
   559f4:	mov	r0, r6
   559f8:	mov	r1, #0
   559fc:	bl	5fe5c <fputs@plt+0x4eaa8>
   55a00:	cmp	r0, #0
   55a04:	beq	55a40 <fputs@plt+0x4468c>
   55a08:	mov	r7, r0
   55a0c:	ldrb	r0, [r0, #42]	; 0x2a
   55a10:	tst	r0, #16
   55a14:	bne	55a30 <fputs@plt+0x4467c>
   55a18:	ldr	r0, [r7, #12]
   55a1c:	cmp	r0, #0
   55a20:	beq	55a54 <fputs@plt+0x446a0>
   55a24:	movw	r1, #32238	; 0x7dee
   55a28:	movt	r1, #8
   55a2c:	b	55a38 <fputs@plt+0x44684>
   55a30:	movw	r1, #32204	; 0x7dcc
   55a34:	movt	r1, #8
   55a38:	mov	r0, r6
   55a3c:	bl	1a8e8 <fputs@plt+0x9534>
   55a40:	mov	r0, r5
   55a44:	mov	r1, r4
   55a48:	sub	sp, fp, #28
   55a4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55a50:	b	4414c <fputs@plt+0x32d98>
   55a54:	ldr	r1, [r7]
   55a58:	mov	r0, r6
   55a5c:	bl	78264 <fputs@plt+0x66eb0>
   55a60:	cmp	r0, #0
   55a64:	bne	55a40 <fputs@plt+0x4468c>
   55a68:	ldr	r1, [r7, #64]	; 0x40
   55a6c:	mov	r0, r5
   55a70:	bl	1aa0c <fputs@plt+0x9658>
   55a74:	mov	r8, r0
   55a78:	mov	r0, r5
   55a7c:	mov	r2, #72	; 0x48
   55a80:	mov	r3, #0
   55a84:	bl	19680 <fputs@plt+0x82cc>
   55a88:	cmp	r0, #0
   55a8c:	beq	55a40 <fputs@plt+0x4468c>
   55a90:	mov	r9, r0
   55a94:	str	r0, [r6, #488]	; 0x1e8
   55a98:	mov	r0, #1
   55a9c:	strh	r0, [r9, #36]	; 0x24
   55aa0:	ldrsh	r0, [r7, #34]	; 0x22
   55aa4:	strh	r0, [r9, #34]	; 0x22
   55aa8:	sub	r0, r0, #1
   55aac:	asr	r1, r0, #31
   55ab0:	add	r0, r0, r1, lsr #29
   55ab4:	mvn	r1, #127	; 0x7f
   55ab8:	and	r0, r1, r0, lsl #4
   55abc:	add	r2, r0, #128	; 0x80
   55ac0:	mov	r0, r5
   55ac4:	mov	r3, #0
   55ac8:	bl	19680 <fputs@plt+0x82cc>
   55acc:	str	r0, [r9, #4]
   55ad0:	ldr	r2, [r7]
   55ad4:	movw	r1, #32268	; 0x7e0c
   55ad8:	movt	r1, #8
   55adc:	mov	r0, r5
   55ae0:	bl	1a96c <fputs@plt+0x95b8>
   55ae4:	str	r0, [r9]
   55ae8:	cmp	r0, #0
   55aec:	ldrne	r0, [r9, #4]
   55af0:	cmpne	r0, #0
   55af4:	beq	55a40 <fputs@plt+0x4468c>
   55af8:	str	r8, [sp]
   55afc:	ldr	r1, [r7, #4]
   55b00:	ldrsh	r2, [r9, #34]	; 0x22
   55b04:	lsl	r2, r2, #4
   55b08:	bl	1121c <memcpy@plt>
   55b0c:	ldrsh	r0, [r9, #34]	; 0x22
   55b10:	cmp	r0, #1
   55b14:	blt	55b4c <fputs@plt+0x44798>
   55b18:	mov	r8, #0
   55b1c:	ldr	sl, [r9, #4]
   55b20:	ldr	r1, [sl, r8, lsl #4]!
   55b24:	mov	r0, r5
   55b28:	bl	1945c <fputs@plt+0x80a8>
   55b2c:	str	r0, [sl]
   55b30:	mov	r0, #0
   55b34:	str	r0, [sl, #4]
   55b38:	str	r0, [sl, #8]
   55b3c:	add	r8, r8, #1
   55b40:	ldrsh	r0, [r9, #34]	; 0x22
   55b44:	cmp	r8, r0
   55b48:	blt	55b1c <fputs@plt+0x44768>
   55b4c:	ldr	r0, [r5, #16]
   55b50:	ldr	r8, [sp]
   55b54:	add	r0, r0, r8, lsl #4
   55b58:	ldr	r0, [r0, #12]
   55b5c:	str	r0, [r9, #64]	; 0x40
   55b60:	ldr	r0, [r7, #44]	; 0x2c
   55b64:	mov	r1, #1
   55b68:	strh	r1, [r9, #36]	; 0x24
   55b6c:	str	r0, [r9, #44]	; 0x2c
   55b70:	mov	r0, r6
   55b74:	mov	r1, #0
   55b78:	mov	r2, r8
   55b7c:	bl	5be0c <fputs@plt+0x4aa58>
   55b80:	mov	r0, r6
   55b84:	bl	56018 <fputs@plt+0x44c64>
   55b88:	cmp	r0, #0
   55b8c:	beq	55a40 <fputs@plt+0x4468c>
   55b90:	mov	r0, r6
   55b94:	mov	r1, r8
   55b98:	bl	5c960 <fputs@plt+0x4b5ac>
   55b9c:	b	55a40 <fputs@plt+0x4468c>
   55ba0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   55ba4:	add	fp, sp, #24
   55ba8:	sub	sp, sp, #16
   55bac:	ldr	r5, [r0, #488]	; 0x1e8
   55bb0:	cmp	r5, #0
   55bb4:	beq	55d34 <fputs@plt+0x44980>
   55bb8:	mov	r7, r1
   55bbc:	mov	r4, r0
   55bc0:	ldr	r6, [r0]
   55bc4:	bl	78534 <fputs@plt+0x67180>
   55bc8:	mov	r0, #0
   55bcc:	str	r0, [r4, #516]	; 0x204
   55bd0:	ldr	r0, [r5, #48]	; 0x30
   55bd4:	cmp	r0, #1
   55bd8:	blt	55d34 <fputs@plt+0x44980>
   55bdc:	ldrb	r0, [r6, #149]	; 0x95
   55be0:	cmp	r0, #0
   55be4:	beq	55c14 <fputs@plt+0x44860>
   55be8:	ldr	r1, [r5]
   55bec:	ldr	r0, [r5, #64]	; 0x40
   55bf0:	add	r0, r0, #8
   55bf4:	mov	r2, r5
   55bf8:	bl	43c54 <fputs@plt+0x328a0>
   55bfc:	cmp	r0, #0
   55c00:	beq	55d2c <fputs@plt+0x44978>
   55c04:	mov	r0, r6
   55c08:	sub	sp, fp, #24
   55c0c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   55c10:	b	19084 <fputs@plt+0x7cd0>
   55c14:	cmp	r7, #0
   55c18:	ldrne	r0, [r4, #500]	; 0x1f4
   55c1c:	ldmne	r7, {r1, r2}
   55c20:	subne	r0, r1, r0
   55c24:	addne	r0, r0, r2
   55c28:	strne	r0, [r4, #504]	; 0x1f8
   55c2c:	add	r2, r4, #500	; 0x1f4
   55c30:	movw	r1, #32287	; 0x7e1f
   55c34:	movt	r1, #8
   55c38:	mov	r0, r6
   55c3c:	bl	1a96c <fputs@plt+0x95b8>
   55c40:	mov	r7, r0
   55c44:	ldr	r1, [r5, #64]	; 0x40
   55c48:	mov	r0, r6
   55c4c:	bl	1aa0c <fputs@plt+0x9658>
   55c50:	mov	r8, r0
   55c54:	ldr	r0, [r6, #16]
   55c58:	ldr	r2, [r0, r8, lsl #4]
   55c5c:	ldr	r0, [r5]
   55c60:	ldr	r1, [r4, #392]	; 0x188
   55c64:	str	r0, [sp]
   55c68:	stmib	sp, {r0, r7}
   55c6c:	str	r1, [sp, #12]
   55c70:	movw	r0, #20061	; 0x4e5d
   55c74:	movt	r0, #8
   55c78:	movw	r3, #20080	; 0x4e70
   55c7c:	movt	r3, #8
   55c80:	cmp	r8, #1
   55c84:	moveq	r3, r0
   55c88:	movw	r1, #32311	; 0x7e37
   55c8c:	movt	r1, #8
   55c90:	mov	r0, r4
   55c94:	bl	5c860 <fputs@plt+0x4b4ac>
   55c98:	mov	r0, r6
   55c9c:	mov	r1, r7
   55ca0:	bl	13cb4 <fputs@plt+0x2900>
   55ca4:	mov	r0, r4
   55ca8:	bl	56018 <fputs@plt+0x44c64>
   55cac:	mov	r7, r0
   55cb0:	mov	r0, r4
   55cb4:	mov	r1, r8
   55cb8:	bl	5c960 <fputs@plt+0x4b5ac>
   55cbc:	mov	r0, r7
   55cc0:	mov	r1, #147	; 0x93
   55cc4:	mov	r2, #0
   55cc8:	mov	r3, #0
   55ccc:	bl	56a58 <fputs@plt+0x456a4>
   55cd0:	ldr	r2, [r5]
   55cd4:	movw	r1, #32399	; 0x7e8f
   55cd8:	movt	r1, #8
   55cdc:	mov	r0, r6
   55ce0:	bl	1a96c <fputs@plt+0x95b8>
   55ce4:	mov	r2, r0
   55ce8:	mov	r0, r7
   55cec:	mov	r1, r8
   55cf0:	bl	5c9a4 <fputs@plt+0x4b5f0>
   55cf4:	ldr	r0, [r4, #76]	; 0x4c
   55cf8:	add	r6, r0, #1
   55cfc:	str	r6, [r4, #76]	; 0x4c
   55d00:	ldr	r2, [r5]
   55d04:	mov	r0, r7
   55d08:	mov	r1, r6
   55d0c:	bl	56468 <fputs@plt+0x450b4>
   55d10:	mov	r0, r7
   55d14:	mov	r1, #150	; 0x96
   55d18:	mov	r2, r8
   55d1c:	mov	r3, r6
   55d20:	sub	sp, fp, #24
   55d24:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   55d28:	b	56a58 <fputs@plt+0x456a4>
   55d2c:	mov	r0, #0
   55d30:	str	r0, [r4, #488]	; 0x1e8
   55d34:	sub	sp, fp, #24
   55d38:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55d3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   55d40:	add	fp, sp, #24
   55d44:	sub	sp, sp, #16
   55d48:	mov	r5, r3
   55d4c:	mov	r4, r0
   55d50:	mov	r0, #1
   55d54:	str	r0, [sp, #4]
   55d58:	mov	r9, #0
   55d5c:	str	r9, [sp]
   55d60:	ldr	r0, [fp, #8]
   55d64:	str	r0, [sp, #8]
   55d68:	mov	r0, r4
   55d6c:	mov	r3, #0
   55d70:	bl	4a1cc <fputs@plt+0x38e18>
   55d74:	ldr	r6, [r4, #488]	; 0x1e8
   55d78:	cmp	r6, #0
   55d7c:	beq	55e30 <fputs@plt+0x44a7c>
   55d80:	ldr	r1, [r6, #64]	; 0x40
   55d84:	ldr	r7, [r4]
   55d88:	mov	r0, r7
   55d8c:	bl	1aa0c <fputs@plt+0x9658>
   55d90:	mov	r8, r0
   55d94:	str	r9, [r6, #48]	; 0x30
   55d98:	ldrb	r0, [r6, #42]	; 0x2a
   55d9c:	orr	r0, r0, #16
   55da0:	strb	r0, [r6, #42]	; 0x2a
   55da4:	mov	r0, r7
   55da8:	mov	r1, r5
   55dac:	bl	5bc50 <fputs@plt+0x4a89c>
   55db0:	mov	r2, r0
   55db4:	mov	r0, r7
   55db8:	mov	r1, r6
   55dbc:	bl	46a08 <fputs@plt+0x35654>
   55dc0:	mov	r0, r7
   55dc4:	mov	r1, r6
   55dc8:	mov	r2, #0
   55dcc:	bl	46a08 <fputs@plt+0x35654>
   55dd0:	ldr	r1, [r6]
   55dd4:	mov	r0, r7
   55dd8:	bl	1945c <fputs@plt+0x80a8>
   55ddc:	mov	r2, r0
   55de0:	mov	r0, r7
   55de4:	mov	r1, r6
   55de8:	bl	46a08 <fputs@plt+0x35654>
   55dec:	ldr	r0, [r4, #500]	; 0x1f4
   55df0:	ldm	r5, {r1, r2}
   55df4:	add	r1, r1, r2
   55df8:	sub	r0, r1, r0
   55dfc:	str	r0, [r4, #504]	; 0x1f8
   55e00:	ldr	r0, [r6, #52]	; 0x34
   55e04:	cmp	r0, #0
   55e08:	beq	55e30 <fputs@plt+0x44a7c>
   55e0c:	ldr	r1, [r4]
   55e10:	ldr	r1, [r1, #16]
   55e14:	ldr	r1, [r1, r8, lsl #4]
   55e18:	ldr	r3, [r0]
   55e1c:	ldr	r2, [r6]
   55e20:	str	r1, [sp]
   55e24:	mov	r0, r4
   55e28:	mov	r1, #29
   55e2c:	bl	5bb94 <fputs@plt+0x4a7e0>
   55e30:	sub	sp, fp, #24
   55e34:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   55e38:	push	{r4, sl, fp, lr}
   55e3c:	add	fp, sp, #8
   55e40:	mov	r4, r0
   55e44:	bl	78534 <fputs@plt+0x67180>
   55e48:	mov	r0, #0
   55e4c:	str	r0, [r4, #516]	; 0x204
   55e50:	str	r0, [r4, #520]	; 0x208
   55e54:	pop	{r4, sl, fp, pc}
   55e58:	ldr	r2, [r1]
   55e5c:	ldr	r3, [r0, #516]	; 0x204
   55e60:	cmp	r3, #0
   55e64:	ldrne	r1, [r1, #4]
   55e68:	addne	r1, r2, r1
   55e6c:	subne	r1, r1, r3
   55e70:	strne	r1, [r0, #520]	; 0x208
   55e74:	bxne	lr
   55e78:	str	r2, [r0, #516]	; 0x204
   55e7c:	ldr	r1, [r1, #4]
   55e80:	str	r1, [r0, #520]	; 0x208
   55e84:	bx	lr
   55e88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55e8c:	add	fp, sp, #28
   55e90:	push	{r3}		; (str r3, [sp, #-4]!)
   55e94:	mov	r4, r1
   55e98:	mov	r5, r0
   55e9c:	ldr	sl, [r0]
   55ea0:	mov	r0, sl
   55ea4:	mov	r1, r2
   55ea8:	bl	5bc50 <fputs@plt+0x4a89c>
   55eac:	mov	r7, r0
   55eb0:	cmp	r4, #0
   55eb4:	cmpne	r7, #0
   55eb8:	bne	55f64 <fputs@plt+0x44bb0>
   55ebc:	cmp	r4, #0
   55ec0:	beq	55ee4 <fputs@plt+0x44b30>
   55ec4:	ldr	r0, [r4]
   55ec8:	mov	r1, #24
   55ecc:	add	r2, r1, r0, lsl #4
   55ed0:	asr	r3, r2, #31
   55ed4:	mov	r0, sl
   55ed8:	mov	r1, r4
   55edc:	bl	20938 <fputs@plt+0xf584>
   55ee0:	b	55ef4 <fputs@plt+0x44b40>
   55ee4:	mov	r0, sl
   55ee8:	mov	r2, #24
   55eec:	mov	r3, #0
   55ef0:	bl	19680 <fputs@plt+0x82cc>
   55ef4:	ldr	r5, [fp, #8]
   55ef8:	ldrb	r1, [sl, #69]	; 0x45
   55efc:	cmp	r1, #0
   55f00:	beq	55f2c <fputs@plt+0x44b78>
   55f04:	mov	r0, sl
   55f08:	ldr	r1, [sp]
   55f0c:	bl	4400c <fputs@plt+0x32c58>
   55f10:	mov	r0, sl
   55f14:	mov	r1, r5
   55f18:	bl	4408c <fputs@plt+0x32cd8>
   55f1c:	mov	r0, sl
   55f20:	mov	r1, r7
   55f24:	bl	13cb4 <fputs@plt+0x2900>
   55f28:	b	55f58 <fputs@plt+0x44ba4>
   55f2c:	ldr	r1, [r0]
   55f30:	add	r2, r0, r1, lsl #4
   55f34:	mov	r3, #0
   55f38:	str	r7, [r2, #8]
   55f3c:	ldr	r7, [sp]
   55f40:	str	r7, [r2, #12]
   55f44:	str	r5, [r2, #16]
   55f48:	str	r3, [r2, #20]
   55f4c:	add	r1, r1, #1
   55f50:	str	r1, [r0]
   55f54:	mov	r4, r0
   55f58:	mov	r0, r4
   55f5c:	sub	sp, fp, #28
   55f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55f64:	ldr	r0, [r4]
   55f68:	cmp	r0, #1
   55f6c:	blt	55ebc <fputs@plt+0x44b08>
   55f70:	add	r6, r4, #8
   55f74:	mov	r8, #0
   55f78:	movw	r9, #32426	; 0x7eaa
   55f7c:	movt	r9, #8
   55f80:	ldr	r1, [r6, r8, lsl #4]
   55f84:	mov	r0, r7
   55f88:	bl	15b10 <fputs@plt+0x475c>
   55f8c:	cmp	r0, #0
   55f90:	bne	55fa4 <fputs@plt+0x44bf0>
   55f94:	mov	r0, r5
   55f98:	mov	r1, r9
   55f9c:	mov	r2, r7
   55fa0:	bl	1a8e8 <fputs@plt+0x9534>
   55fa4:	ldr	r0, [r4]
   55fa8:	add	r8, r8, #1
   55fac:	cmp	r8, r0
   55fb0:	blt	55f80 <fputs@plt+0x44bcc>
   55fb4:	b	55ebc <fputs@plt+0x44b08>
   55fb8:	movw	r2, #15064	; 0x3ad8
   55fbc:	movt	r2, #8
   55fc0:	add	r0, r2, r0, lsl #1
   55fc4:	ldrsh	r0, [r0]
   55fc8:	add	r0, r0, r1
   55fcc:	movw	r1, #10030	; 0x272e
   55fd0:	movt	r1, #8
   55fd4:	add	r0, r1, r0, lsl #1
   55fd8:	ldrh	r0, [r0]
   55fdc:	bx	lr
   55fe0:	push	{r4, r5, fp, lr}
   55fe4:	add	fp, sp, #8
   55fe8:	mov	r4, r0
   55fec:	ldr	r0, [r0]
   55ff0:	ldr	r5, [r4, #4]
   55ff4:	cmp	r0, #0
   55ff8:	blt	56010 <fputs@plt+0x44c5c>
   55ffc:	mov	r0, r4
   56000:	bl	49d10 <fputs@plt+0x3895c>
   56004:	ldr	r0, [r4]
   56008:	cmn	r0, #1
   5600c:	bgt	55ffc <fputs@plt+0x44c48>
   56010:	str	r5, [r4, #4]
   56014:	pop	{r4, r5, fp, pc}
   56018:	push	{r4, r5, fp, lr}
   5601c:	add	fp, sp, #8
   56020:	ldr	r4, [r0, #8]
   56024:	cmp	r4, #0
   56028:	bne	5605c <fputs@plt+0x44ca8>
   5602c:	mov	r5, r0
   56030:	bl	1a9a0 <fputs@plt+0x95ec>
   56034:	mov	r4, r0
   56038:	str	r0, [r5, #8]
   5603c:	cmp	r0, #0
   56040:	beq	56050 <fputs@plt+0x44c9c>
   56044:	mov	r0, r4
   56048:	mov	r1, #158	; 0x9e
   5604c:	bl	560bc <fputs@plt+0x44d08>
   56050:	ldr	r0, [r5, #416]	; 0x1a0
   56054:	cmp	r0, #0
   56058:	beq	56064 <fputs@plt+0x44cb0>
   5605c:	mov	r0, r4
   56060:	pop	{r4, r5, fp, pc}
   56064:	ldr	r0, [r5]
   56068:	ldrb	r0, [r0, #64]	; 0x40
   5606c:	tst	r0, #8
   56070:	moveq	r0, #1
   56074:	strbeq	r0, [r5, #23]
   56078:	mov	r0, r4
   5607c:	pop	{r4, r5, fp, pc}
   56080:	mov	r2, r1
   56084:	ldr	r3, [r0, #24]
   56088:	ldr	r1, [r0, #32]
   5608c:	sub	r1, r1, #1
   56090:	ldr	r3, [r3, #96]	; 0x60
   56094:	cmp	r1, r3
   56098:	ble	560b4 <fputs@plt+0x44d00>
   5609c:	ldr	ip, [r0, #4]
   560a0:	add	r3, r1, r1, lsl #2
   560a4:	ldrb	r3, [ip, r3, lsl #2]
   560a8:	cmp	r3, r2
   560ac:	bne	560b4 <fputs@plt+0x44d00>
   560b0:	b	56304 <fputs@plt+0x44f50>
   560b4:	mov	r0, #0
   560b8:	bx	lr
   560bc:	push	{fp, lr}
   560c0:	mov	fp, sp
   560c4:	sub	sp, sp, #8
   560c8:	mov	r2, #0
   560cc:	str	r2, [sp]
   560d0:	mov	r2, #0
   560d4:	mov	r3, #0
   560d8:	bl	4644c <fputs@plt+0x35098>
   560dc:	mov	sp, fp
   560e0:	pop	{fp, pc}
   560e4:	ldr	ip, [r0, #24]
   560e8:	ldr	r2, [r0, #32]
   560ec:	sub	r3, r2, #1
   560f0:	str	r3, [ip, #96]	; 0x60
   560f4:	b	56364 <fputs@plt+0x44fb0>
   560f8:	push	{r4, r5, fp, lr}
   560fc:	add	fp, sp, #8
   56100:	sub	sp, sp, #8
   56104:	mov	r4, r0
   56108:	ldr	r0, [fp, #8]
   5610c:	str	r0, [sp]
   56110:	mov	r0, r4
   56114:	bl	4644c <fputs@plt+0x35098>
   56118:	mov	r5, r0
   5611c:	ldr	r2, [fp, #12]
   56120:	ldr	r3, [fp, #16]
   56124:	mov	r0, r4
   56128:	mov	r1, r5
   5612c:	bl	1ac10 <fputs@plt+0x985c>
   56130:	mov	r0, r5
   56134:	sub	sp, fp, #8
   56138:	pop	{r4, r5, fp, pc}
   5613c:	push	{r4, r5, r6, r7, fp, lr}
   56140:	add	fp, sp, #16
   56144:	sub	sp, sp, #16
   56148:	mov	r4, r0
   5614c:	bl	56018 <fputs@plt+0x44c64>
   56150:	mov	r5, r0
   56154:	ldr	r0, [r4, #404]	; 0x194
   56158:	cmp	r0, #1
   5615c:	blt	561a0 <fputs@plt+0x44dec>
   56160:	mov	r6, #0
   56164:	mvn	r7, #1
   56168:	ldr	r0, [r4, #408]	; 0x198
   5616c:	ldr	r2, [r0, r6, lsl #4]!
   56170:	ldr	r3, [r0, #4]
   56174:	ldrb	r1, [r0, #8]
   56178:	ldr	r0, [r0, #12]
   5617c:	str	r1, [sp]
   56180:	stmib	sp, {r0, r7}
   56184:	mov	r0, r5
   56188:	mov	r1, #148	; 0x94
   5618c:	bl	560f8 <fputs@plt+0x44d44>
   56190:	add	r6, r6, #1
   56194:	ldr	r0, [r4, #404]	; 0x194
   56198:	cmp	r6, r0
   5619c:	blt	56168 <fputs@plt+0x44db4>
   561a0:	sub	sp, fp, #16
   561a4:	pop	{r4, r5, r6, r7, fp, pc}
   561a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   561ac:	add	fp, sp, #28
   561b0:	sub	sp, sp, #4
   561b4:	ldr	r6, [r0, #412]	; 0x19c
   561b8:	cmp	r6, #0
   561bc:	beq	56264 <fputs@plt+0x44eb0>
   561c0:	mov	r4, r0
   561c4:	ldr	r9, [r0]
   561c8:	ldr	r5, [r0, #8]
   561cc:	movw	r8, #13716	; 0x3594
   561d0:	movt	r8, #8
   561d4:	ldr	r2, [r6, #8]
   561d8:	ldr	sl, [r6, #12]
   561dc:	ldr	r0, [r9, #16]
   561e0:	add	r0, r0, r2, lsl #4
   561e4:	ldr	r0, [r0, #12]
   561e8:	ldr	r3, [r0, #72]	; 0x48
   561ec:	mov	r0, #54	; 0x36
   561f0:	str	r0, [sp]
   561f4:	mov	r0, r4
   561f8:	mov	r1, #0
   561fc:	bl	563b0 <fputs@plt+0x44ffc>
   56200:	ldr	r0, [r6, #4]
   56204:	ldr	r2, [r0]
   56208:	sub	r7, sl, #1
   5620c:	mov	r0, r5
   56210:	mov	r1, r7
   56214:	bl	56468 <fputs@plt+0x450b4>
   56218:	mov	r0, r5
   5621c:	mov	r1, #10
   56220:	mov	r2, r8
   56224:	bl	1aac8 <fputs@plt+0x9714>
   56228:	cmp	r0, #0
   5622c:	strne	sl, [r0, #52]	; 0x34
   56230:	strne	r7, [r0, #64]	; 0x40
   56234:	strne	sl, [r0, #72]	; 0x48
   56238:	movne	r1, #16
   5623c:	strbne	r1, [r0, #63]	; 0x3f
   56240:	strne	sl, [r0, #112]	; 0x70
   56244:	strne	sl, [r0, #168]	; 0xa8
   56248:	addne	r1, sl, #1
   5624c:	strne	sl, [r0, #8]
   56250:	strne	r1, [r0, #12]
   56254:	strne	r1, [r0, #88]	; 0x58
   56258:	ldrne	r6, [r6]
   5625c:	cmpne	r6, #0
   56260:	bne	561d4 <fputs@plt+0x44e20>
   56264:	sub	sp, fp, #28
   56268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5626c:	push	{r4, r5, fp, lr}
   56270:	add	fp, sp, #8
   56274:	mov	r4, r2
   56278:	mov	r5, r0
   5627c:	cmp	r1, #0
   56280:	beq	562a0 <fputs@plt+0x44eec>
   56284:	ldrb	r0, [r1]
   56288:	cmp	r0, #157	; 0x9d
   5628c:	bne	562a0 <fputs@plt+0x44eec>
   56290:	ldr	r2, [r1, #28]
   56294:	ldr	r0, [r5, #8]
   56298:	mov	r1, #30
   5629c:	b	562cc <fputs@plt+0x44f18>
   562a0:	mov	r0, r5
   562a4:	mov	r2, r4
   562a8:	bl	56a78 <fputs@plt+0x456c4>
   562ac:	cmp	r0, r4
   562b0:	bne	562b8 <fputs@plt+0x44f04>
   562b4:	pop	{r4, r5, fp, pc}
   562b8:	mov	r2, r0
   562bc:	ldr	r0, [r5, #8]
   562c0:	cmp	r0, #0
   562c4:	popeq	{r4, r5, fp, pc}
   562c8:	mov	r1, #31
   562cc:	mov	r3, r4
   562d0:	pop	{r4, r5, fp, lr}
   562d4:	b	56a58 <fputs@plt+0x456a4>
   562d8:	push	{fp, lr}
   562dc:	mov	fp, sp
   562e0:	sub	sp, sp, #8
   562e4:	mov	r3, r1
   562e8:	mov	r1, #0
   562ec:	str	r1, [sp]
   562f0:	mov	r1, #13
   562f4:	mov	r2, #0
   562f8:	bl	4644c <fputs@plt+0x35098>
   562fc:	mov	sp, fp
   56300:	pop	{fp, pc}
   56304:	mov	ip, r0
   56308:	ldr	r0, [r0]
   5630c:	ldrb	r2, [r0, #69]	; 0x45
   56310:	mov	r3, #0
   56314:	cmp	r2, #0
   56318:	beq	56324 <fputs@plt+0x44f70>
   5631c:	mov	r0, r3
   56320:	bx	lr
   56324:	push	{r4, sl, fp, lr}
   56328:	add	fp, sp, #8
   5632c:	ldr	r2, [ip, #4]
   56330:	add	r1, r1, r1, lsl #2
   56334:	add	r4, r2, r1, lsl #2
   56338:	ldr	r2, [r4, #16]
   5633c:	ldrsb	r1, [r4, #1]
   56340:	bl	2f440 <fputs@plt+0x1e08c>
   56344:	mov	r0, #0
   56348:	str	r0, [r4, #16]
   5634c:	mov	r0, #160	; 0xa0
   56350:	strh	r0, [r4]
   56354:	mov	r3, #1
   56358:	pop	{r4, sl, fp, lr}
   5635c:	mov	r0, r3
   56360:	bx	lr
   56364:	push	{r4, sl, fp, lr}
   56368:	add	fp, sp, #8
   5636c:	mov	r4, r2
   56370:	bl	5637c <fputs@plt+0x44fc8>
   56374:	str	r4, [r0, #8]
   56378:	pop	{r4, sl, fp, pc}
   5637c:	cmn	r1, #1
   56380:	ldrle	r1, [r0, #32]
   56384:	suble	r1, r1, #1
   56388:	ldr	r2, [r0]
   5638c:	ldrb	r2, [r2, #69]	; 0x45
   56390:	cmp	r2, #0
   56394:	movwne	r0, #55800	; 0xd9f8
   56398:	movtne	r0, #9
   5639c:	bxne	lr
   563a0:	ldr	r0, [r0, #4]
   563a4:	add	r1, r1, r1, lsl #2
   563a8:	add	r0, r0, r1, lsl #2
   563ac:	bx	lr
   563b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   563b4:	add	fp, sp, #24
   563b8:	sub	sp, sp, #8
   563bc:	mov	r7, r3
   563c0:	mov	r5, r2
   563c4:	mov	r8, r1
   563c8:	mov	r6, r0
   563cc:	bl	56018 <fputs@plt+0x44c64>
   563d0:	mov	r9, r0
   563d4:	ldr	r0, [r7]
   563d8:	ldr	r2, [r7, #28]
   563dc:	str	r0, [sp]
   563e0:	ldr	r4, [fp, #8]
   563e4:	sub	r0, r4, #55	; 0x37
   563e8:	clz	r0, r0
   563ec:	lsr	r3, r0, #5
   563f0:	mov	r0, r6
   563f4:	mov	r1, r5
   563f8:	bl	56498 <fputs@plt+0x450e4>
   563fc:	ldrb	r0, [r7, #42]	; 0x2a
   56400:	tst	r0, #32
   56404:	bne	56430 <fputs@plt+0x4507c>
   56408:	ldr	r3, [r7, #28]
   5640c:	ldrsh	r0, [r7, #34]	; 0x22
   56410:	str	r5, [sp]
   56414:	str	r0, [sp, #4]
   56418:	mov	r0, r9
   5641c:	mov	r1, r4
   56420:	mov	r2, r8
   56424:	bl	1aa5c <fputs@plt+0x96a8>
   56428:	sub	sp, fp, #24
   5642c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   56430:	mov	r0, r7
   56434:	bl	439a8 <fputs@plt+0x325f4>
   56438:	mov	r7, r0
   5643c:	ldr	r3, [r0, #44]	; 0x2c
   56440:	str	r5, [sp]
   56444:	mov	r0, r9
   56448:	mov	r1, r4
   5644c:	mov	r2, r8
   56450:	bl	4644c <fputs@plt+0x35098>
   56454:	mov	r0, r6
   56458:	mov	r1, r7
   5645c:	sub	sp, fp, #24
   56460:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   56464:	b	56568 <fputs@plt+0x451b4>
   56468:	push	{fp, lr}
   5646c:	mov	fp, sp
   56470:	sub	sp, sp, #16
   56474:	mov	r3, r1
   56478:	mov	r1, #0
   5647c:	stm	sp, {r1, r2}
   56480:	str	r1, [sp, #8]
   56484:	mov	r1, #97	; 0x61
   56488:	mov	r2, #0
   5648c:	bl	560f8 <fputs@plt+0x44d44>
   56490:	mov	sp, fp
   56494:	pop	{fp, pc}
   56498:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5649c:	add	fp, sp, #24
   564a0:	mov	r4, r3
   564a4:	mov	r5, r2
   564a8:	mov	r6, r1
   564ac:	ldr	r7, [r0, #416]	; 0x1a0
   564b0:	cmp	r7, #0
   564b4:	moveq	r7, r0
   564b8:	ldr	r2, [r7, #404]	; 0x194
   564bc:	ldr	r8, [fp, #8]
   564c0:	cmp	r2, #1
   564c4:	blt	564fc <fputs@plt+0x45148>
   564c8:	ldr	r0, [r7, #408]	; 0x198
   564cc:	mov	r1, #0
   564d0:	ldr	r2, [r0, r1, lsl #4]
   564d4:	cmp	r2, r6
   564d8:	bne	564ec <fputs@plt+0x45138>
   564dc:	add	r2, r0, r1, lsl #4
   564e0:	ldr	r3, [r2, #4]
   564e4:	cmp	r3, r5
   564e8:	beq	56554 <fputs@plt+0x451a0>
   564ec:	add	r1, r1, #1
   564f0:	ldr	r2, [r7, #404]	; 0x194
   564f4:	cmp	r1, r2
   564f8:	blt	564d0 <fputs@plt+0x4511c>
   564fc:	mov	r0, #16
   56500:	add	r2, r0, r2, lsl #4
   56504:	asr	r3, r2, #31
   56508:	ldr	r0, [r7]
   5650c:	ldr	r1, [r7, #408]	; 0x198
   56510:	bl	311d8 <fputs@plt+0x1fe24>
   56514:	str	r0, [r7, #408]	; 0x198
   56518:	cmp	r0, #0
   5651c:	beq	56540 <fputs@plt+0x4518c>
   56520:	ldr	r1, [r7, #404]	; 0x194
   56524:	add	r2, r1, #1
   56528:	str	r2, [r7, #404]	; 0x194
   5652c:	str	r6, [r0, r1, lsl #4]!
   56530:	str	r5, [r0, #4]
   56534:	strb	r4, [r0, #8]
   56538:	str	r8, [r0, #12]
   5653c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   56540:	mov	r0, #0
   56544:	str	r0, [r7, #404]	; 0x194
   56548:	ldr	r0, [r7]
   5654c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   56550:	b	19084 <fputs@plt+0x7cd0>
   56554:	ldrb	r0, [r2, #8]
   56558:	orrs	r0, r0, r4
   5655c:	movwne	r0, #1
   56560:	strb	r0, [r2, #8]
   56564:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   56568:	push	{r4, sl, fp, lr}
   5656c:	add	fp, sp, #8
   56570:	ldr	r4, [r0, #8]
   56574:	bl	56590 <fputs@plt+0x451dc>
   56578:	mov	r2, r0
   5657c:	mov	r0, r4
   56580:	mvn	r1, #0
   56584:	mvn	r3, #5
   56588:	pop	{r4, sl, fp, lr}
   5658c:	b	1ac10 <fputs@plt+0x985c>
   56590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56594:	add	fp, sp, #28
   56598:	sub	sp, sp, #4
   5659c:	mov	r9, r0
   565a0:	ldr	r0, [r0, #68]	; 0x44
   565a4:	mov	r5, #0
   565a8:	cmp	r0, #0
   565ac:	beq	565bc <fputs@plt+0x45208>
   565b0:	mov	r0, r5
   565b4:	sub	sp, fp, #28
   565b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   565bc:	mov	r6, r1
   565c0:	ldrh	sl, [r1, #52]	; 0x34
   565c4:	ldr	r0, [r9]
   565c8:	ldrb	r1, [r1, #55]	; 0x37
   565cc:	tst	r1, #8
   565d0:	bne	565e0 <fputs@plt+0x4522c>
   565d4:	mov	r1, sl
   565d8:	mov	r2, #0
   565dc:	b	565e8 <fputs@plt+0x45234>
   565e0:	ldrh	r1, [r6, #50]	; 0x32
   565e4:	sub	r2, sl, r1
   565e8:	bl	5666c <fputs@plt+0x452b8>
   565ec:	mov	r4, r0
   565f0:	cmp	r0, #0
   565f4:	beq	565b0 <fputs@plt+0x451fc>
   565f8:	cmp	sl, #0
   565fc:	beq	56648 <fputs@plt+0x45294>
   56600:	add	r5, r4, #20
   56604:	mov	r7, #0
   56608:	movw	r8, #3417	; 0xd59
   5660c:	movt	r8, #8
   56610:	ldr	r0, [r6, #32]
   56614:	ldr	r1, [r0, r7, lsl #2]
   56618:	cmp	r1, r8
   5661c:	mov	r0, #0
   56620:	movne	r0, r9
   56624:	blne	566f0 <fputs@plt+0x4533c>
   56628:	str	r0, [r5, r7, lsl #2]
   5662c:	ldr	r0, [r6, #28]
   56630:	ldrb	r0, [r0, r7]
   56634:	ldr	r1, [r4, #16]
   56638:	strb	r0, [r1, r7]
   5663c:	add	r7, r7, #1
   56640:	cmp	sl, r7
   56644:	bne	56610 <fputs@plt+0x4525c>
   56648:	ldr	r0, [r9, #68]	; 0x44
   5664c:	cmp	r0, #0
   56650:	beq	56664 <fputs@plt+0x452b0>
   56654:	mov	r0, r4
   56658:	bl	2f580 <fputs@plt+0x1e1cc>
   5665c:	mov	r5, #0
   56660:	b	565b0 <fputs@plt+0x451fc>
   56664:	mov	r5, r4
   56668:	b	565b0 <fputs@plt+0x451fc>
   5666c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   56670:	add	fp, sp, #24
   56674:	mov	r7, r2
   56678:	mov	r5, r1
   5667c:	mov	r9, r0
   56680:	add	r6, r2, r1
   56684:	add	r8, r6, r6, lsl #2
   56688:	add	r0, r8, #24
   5668c:	mov	r1, #0
   56690:	bl	140d0 <fputs@plt+0x2d1c>
   56694:	mov	r4, r0
   56698:	cmp	r0, #0
   5669c:	beq	566e0 <fputs@plt+0x4532c>
   566a0:	strh	r5, [r4, #6]
   566a4:	strh	r7, [r4, #8]
   566a8:	add	r0, r4, r6, lsl #2
   566ac:	add	r0, r0, #20
   566b0:	str	r0, [r4, #16]
   566b4:	ldrb	r0, [r9, #66]	; 0x42
   566b8:	str	r9, [r4, #12]
   566bc:	mov	r1, #1
   566c0:	str	r1, [r4]
   566c4:	strb	r0, [r4, #4]
   566c8:	add	r0, r4, #24
   566cc:	mov	r1, #0
   566d0:	mov	r2, r8
   566d4:	bl	11174 <memset@plt>
   566d8:	mov	r0, r4
   566dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   566e0:	mov	r0, r9
   566e4:	bl	19084 <fputs@plt+0x7cd0>
   566e8:	mov	r0, r4
   566ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   566f0:	push	{r4, r5, r6, r7, fp, lr}
   566f4:	add	fp, sp, #16
   566f8:	mov	r4, r1
   566fc:	mov	r5, r0
   56700:	ldr	r0, [r0]
   56704:	ldrb	r6, [r0, #66]	; 0x42
   56708:	ldrb	r7, [r0, #149]	; 0x95
   5670c:	mov	r1, r6
   56710:	mov	r2, r4
   56714:	mov	r3, r7
   56718:	bl	56754 <fputs@plt+0x453a0>
   5671c:	mov	r2, r0
   56720:	cmp	r7, #0
   56724:	bne	5674c <fputs@plt+0x45398>
   56728:	cmp	r2, #0
   5672c:	ldrne	r0, [r2, #12]
   56730:	cmpne	r0, #0
   56734:	bne	5674c <fputs@plt+0x45398>
   56738:	mov	r0, r5
   5673c:	mov	r1, r6
   56740:	mov	r3, r4
   56744:	pop	{r4, r5, r6, r7, fp, lr}
   56748:	b	56794 <fputs@plt+0x453e0>
   5674c:	mov	r0, r2
   56750:	pop	{r4, r5, r6, r7, fp, pc}
   56754:	push	{r4, sl, fp, lr}
   56758:	add	fp, sp, #8
   5675c:	mov	r4, r1
   56760:	cmp	r2, #0
   56764:	beq	56778 <fputs@plt+0x453c4>
   56768:	mov	r1, r2
   5676c:	mov	r2, r3
   56770:	bl	56854 <fputs@plt+0x454a0>
   56774:	b	5677c <fputs@plt+0x453c8>
   56778:	ldr	r0, [r0, #8]
   5677c:	cmp	r0, #0
   56780:	moveq	r0, #0
   56784:	addne	r1, r4, r4, lsl #2
   56788:	addne	r0, r0, r1, lsl #2
   5678c:	subne	r0, r0, #20
   56790:	pop	{r4, sl, fp, pc}
   56794:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   56798:	add	fp, sp, #24
   5679c:	mov	r4, r3
   567a0:	mov	r7, r2
   567a4:	mov	r5, r1
   567a8:	mov	r8, r0
   567ac:	ldr	r6, [r0]
   567b0:	cmp	r2, #0
   567b4:	bne	567d8 <fputs@plt+0x45424>
   567b8:	mov	r0, r6
   567bc:	mov	r1, r5
   567c0:	mov	r2, r4
   567c4:	mov	r3, #0
   567c8:	bl	56754 <fputs@plt+0x453a0>
   567cc:	mov	r7, r0
   567d0:	cmp	r0, #0
   567d4:	beq	567e4 <fputs@plt+0x45430>
   567d8:	ldr	r0, [r7, #12]
   567dc:	cmp	r0, #0
   567e0:	bne	56814 <fputs@plt+0x45460>
   567e4:	mov	r0, r6
   567e8:	mov	r1, r5
   567ec:	mov	r2, r4
   567f0:	bl	5692c <fputs@plt+0x45578>
   567f4:	mov	r0, r6
   567f8:	mov	r1, r5
   567fc:	mov	r2, r4
   56800:	mov	r3, #0
   56804:	bl	56754 <fputs@plt+0x453a0>
   56808:	mov	r7, r0
   5680c:	cmp	r0, #0
   56810:	beq	56834 <fputs@plt+0x45480>
   56814:	ldr	r0, [r7, #12]
   56818:	cmp	r0, #0
   5681c:	bne	5684c <fputs@plt+0x45498>
   56820:	mov	r0, r6
   56824:	mov	r1, r7
   56828:	bl	569f0 <fputs@plt+0x4563c>
   5682c:	cmp	r0, #0
   56830:	beq	5684c <fputs@plt+0x45498>
   56834:	movw	r1, #23311	; 0x5b0f
   56838:	movt	r1, #8
   5683c:	mov	r0, r8
   56840:	mov	r2, r4
   56844:	bl	1a8e8 <fputs@plt+0x9534>
   56848:	mov	r7, #0
   5684c:	mov	r0, r7
   56850:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   56854:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   56858:	add	fp, sp, #24
   5685c:	mov	r6, r2
   56860:	mov	r7, r1
   56864:	mov	r4, r0
   56868:	add	r9, r0, #364	; 0x16c
   5686c:	mov	r0, r9
   56870:	bl	43714 <fputs@plt+0x32360>
   56874:	mov	r5, r0
   56878:	cmp	r6, #0
   5687c:	beq	56924 <fputs@plt+0x45570>
   56880:	cmp	r5, #0
   56884:	bne	56924 <fputs@plt+0x45570>
   56888:	mov	r0, r7
   5688c:	bl	1358c <fputs@plt+0x21d8>
   56890:	mov	r8, r0
   56894:	add	r2, r0, #61	; 0x3d
   56898:	mov	r6, #0
   5689c:	mov	r0, r4
   568a0:	mov	r3, #0
   568a4:	bl	19680 <fputs@plt+0x82cc>
   568a8:	mov	r5, r0
   568ac:	cmp	r0, #0
   568b0:	beq	56924 <fputs@plt+0x45570>
   568b4:	mov	r0, #1
   568b8:	strb	r0, [r5, #4]
   568bc:	mov	r0, #2
   568c0:	strb	r0, [r5, #24]
   568c4:	mov	r0, #3
   568c8:	strb	r0, [r5, #44]	; 0x2c
   568cc:	add	r0, r5, #60	; 0x3c
   568d0:	str	r0, [r5]
   568d4:	str	r0, [r5, #20]
   568d8:	str	r0, [r5, #40]	; 0x28
   568dc:	mov	r1, r7
   568e0:	mov	r2, r8
   568e4:	bl	1121c <memcpy@plt>
   568e8:	ldr	r0, [r5]
   568ec:	strb	r6, [r0, r8]
   568f0:	ldr	r1, [r5]
   568f4:	mov	r0, r9
   568f8:	mov	r2, r5
   568fc:	bl	43c54 <fputs@plt+0x328a0>
   56900:	cmp	r0, #0
   56904:	beq	56924 <fputs@plt+0x45570>
   56908:	mov	r6, r0
   5690c:	mov	r0, r4
   56910:	bl	19084 <fputs@plt+0x7cd0>
   56914:	mov	r0, r4
   56918:	mov	r1, r6
   5691c:	bl	13cb4 <fputs@plt+0x2900>
   56920:	mov	r5, #0
   56924:	mov	r0, r5
   56928:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5692c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   56930:	add	fp, sp, #24
   56934:	mov	r5, r2
   56938:	mov	r4, r0
   5693c:	ldr	r0, [r0, #228]	; 0xe4
   56940:	cmp	r0, #0
   56944:	beq	56988 <fputs@plt+0x455d4>
   56948:	mov	r6, r1
   5694c:	mov	r0, r4
   56950:	mov	r1, r5
   56954:	bl	1945c <fputs@plt+0x80a8>
   56958:	cmp	r0, #0
   5695c:	beq	569ec <fputs@plt+0x45638>
   56960:	mov	r7, r0
   56964:	ldr	ip, [r4, #228]	; 0xe4
   56968:	ldr	r0, [r4, #236]	; 0xec
   5696c:	mov	r1, r4
   56970:	mov	r2, r6
   56974:	mov	r3, r7
   56978:	blx	ip
   5697c:	mov	r0, r4
   56980:	mov	r1, r7
   56984:	bl	13cb4 <fputs@plt+0x2900>
   56988:	ldr	r0, [r4, #232]	; 0xe8
   5698c:	cmp	r0, #0
   56990:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   56994:	mov	r0, r4
   56998:	bl	1d17c <fputs@plt+0xbdc8>
   5699c:	mov	r6, r0
   569a0:	mov	r1, r5
   569a4:	mov	r2, #1
   569a8:	mov	r3, #0
   569ac:	bl	1d1a8 <fputs@plt+0xbdf4>
   569b0:	mov	r0, r6
   569b4:	mov	r1, #2
   569b8:	bl	1880c <fputs@plt+0x7458>
   569bc:	cmp	r0, #0
   569c0:	beq	569e0 <fputs@plt+0x4562c>
   569c4:	mov	r3, r0
   569c8:	ldrb	r2, [r4, #66]	; 0x42
   569cc:	ldr	r8, [r4, #232]	; 0xe8
   569d0:	ldr	r1, [r4, #236]	; 0xec
   569d4:	mov	r0, r1
   569d8:	mov	r1, r4
   569dc:	blx	r8
   569e0:	mov	r0, r6
   569e4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   569e8:	b	189e4 <fputs@plt+0x7630>
   569ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   569f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   569f4:	add	fp, sp, #24
   569f8:	mov	r8, r1
   569fc:	mov	r5, r0
   56a00:	ldr	r6, [r1]
   56a04:	mov	r7, #0
   56a08:	movw	r4, #13756	; 0x35bc
   56a0c:	movt	r4, #8
   56a10:	b	56a24 <fputs@plt+0x45670>
   56a14:	add	r7, r7, #1
   56a18:	cmp	r7, #2
   56a1c:	movhi	r0, #1
   56a20:	pophi	{r4, r5, r6, r7, r8, sl, fp, pc}
   56a24:	ldrb	r1, [r4, r7]
   56a28:	mov	r0, r5
   56a2c:	mov	r2, r6
   56a30:	mov	r3, #0
   56a34:	bl	56754 <fputs@plt+0x453a0>
   56a38:	ldr	r1, [r0, #12]
   56a3c:	cmp	r1, #0
   56a40:	beq	56a14 <fputs@plt+0x45660>
   56a44:	vld1.32	{d16-d17}, [r0]
   56a48:	vst1.32	{d16-d17}, [r8]!
   56a4c:	mov	r0, #0
   56a50:	str	r0, [r8]
   56a54:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   56a58:	push	{fp, lr}
   56a5c:	mov	fp, sp
   56a60:	sub	sp, sp, #8
   56a64:	mov	ip, #0
   56a68:	str	ip, [sp]
   56a6c:	bl	4644c <fputs@plt+0x35098>
   56a70:	mov	sp, fp
   56a74:	pop	{fp, pc}
   56a78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56a7c:	add	fp, sp, #28
   56a80:	sub	sp, sp, #156	; 0x9c
   56a84:	mov	r4, r0
   56a88:	ldr	r9, [r0, #8]
   56a8c:	mov	r0, #0
   56a90:	str	r0, [fp, #-32]	; 0xffffffe0
   56a94:	str	r0, [fp, #-36]	; 0xffffffdc
   56a98:	cmp	r9, #0
   56a9c:	beq	56d3c <fputs@plt+0x45988>
   56aa0:	mov	sl, r2
   56aa4:	mov	r7, r1
   56aa8:	cmp	r1, #0
   56aac:	beq	56d44 <fputs@plt+0x45990>
   56ab0:	ldrb	r5, [r7]
   56ab4:	sub	r0, r5, #19
   56ab8:	cmp	r0, #140	; 0x8c
   56abc:	bhi	56ecc <fputs@plt+0x45b18>
   56ac0:	add	r1, pc, #0
   56ac4:	ldr	pc, [r1, r0, lsl #2]
   56ac8:	andeq	r6, r5, r0, ror #27
   56acc:	andeq	r6, r5, r0, lsl #28
   56ad0:	andeq	r6, r5, ip, asr #29
   56ad4:	andeq	r6, r5, ip, asr #29
   56ad8:	andeq	r6, r5, ip, asr #29
   56adc:	andeq	r6, r5, ip, asr #29
   56ae0:	andeq	r6, r5, ip, asr #29
   56ae4:	andeq	r6, r5, ip, asr #29
   56ae8:	andeq	r6, r5, ip, asr #29
   56aec:	andeq	r6, r5, ip, asr #29
   56af0:	andeq	r6, r5, ip, asr #29
   56af4:	andeq	r6, r5, ip, asr #29
   56af8:	andeq	r6, r5, ip, asr #29
   56afc:	andeq	r6, r5, ip, asr #29
   56b00:	andeq	r6, r5, ip, asr #29
   56b04:	andeq	r6, r5, ip, asr #29
   56b08:	andeq	r6, r5, ip, asr #29
   56b0c:	andeq	r6, r5, ip, asr #29
   56b10:	andeq	r6, r5, ip, asr #29
   56b14:	andeq	r6, r5, ip, asr pc
   56b18:	andeq	r6, r5, ip, asr #29
   56b1c:	andeq	r6, r5, ip, asr #29
   56b20:	andeq	r6, r5, ip, asr #29
   56b24:	andeq	r6, r5, ip, asr #29
   56b28:	andeq	r6, r5, ip, asr #29
   56b2c:	andeq	r6, r5, ip, asr #29
   56b30:	andeq	r6, r5, ip, asr #29
   56b34:	andeq	r6, r5, ip, asr #29
   56b38:	andeq	r6, r5, ip, asr #29
   56b3c:	andeq	r6, r5, ip, asr #29
   56b40:	andeq	r6, r5, ip, asr #29
   56b44:	andeq	r6, r5, ip, asr #29
   56b48:	andeq	r6, r5, ip, asr #29
   56b4c:	andeq	r6, r5, ip, asr #29
   56b50:	andeq	r6, r5, ip, asr #29
   56b54:	andeq	r6, r5, ip, asr #29
   56b58:	andeq	r6, r5, ip, asr #29
   56b5c:	andeq	r6, r5, ip, asr #29
   56b60:	andeq	r6, r5, r8, asr #31
   56b64:	andeq	r6, r5, ip, asr #29
   56b68:	andeq	r6, r5, ip, asr #29
   56b6c:	andeq	r6, r5, ip, asr #29
   56b70:	andeq	r6, r5, ip, asr #29
   56b74:	andeq	r7, r5, ip, lsl r0
   56b78:	andeq	r6, r5, ip, asr #29
   56b7c:	andeq	r6, r5, ip, asr #29
   56b80:	andeq	r6, r5, ip, asr #29
   56b84:	andeq	r6, r5, ip, asr #29
   56b88:	andeq	r6, r5, ip, asr #29
   56b8c:	andeq	r6, r5, ip, asr #29
   56b90:	andeq	r6, r5, ip, asr #29
   56b94:	andeq	r6, r5, ip, asr #29
   56b98:	strdeq	r6, [r5], -ip
   56b9c:	strdeq	r6, [r5], -ip
   56ba0:	andeq	r6, r5, ip, lsl lr
   56ba4:	andeq	r7, r5, ip, ror r0
   56ba8:	andeq	r7, r5, r8, lsl #3
   56bac:	andeq	r6, r5, r0, ror lr
   56bb0:	andeq	r6, r5, r0, ror lr
   56bb4:	andeq	r6, r5, ip, ror sp
   56bb8:	andeq	r6, r5, ip, ror sp
   56bbc:	andeq	r6, r5, ip, ror sp
   56bc0:	andeq	r6, r5, ip, ror sp
   56bc4:	andeq	r6, r5, ip, ror sp
   56bc8:	andeq	r6, r5, ip, ror sp
   56bcc:	andeq	r6, r5, ip, asr #29
   56bd0:	strdeq	r6, [r5], -ip
   56bd4:	strdeq	r6, [r5], -ip
   56bd8:	strdeq	r6, [r5], -ip
   56bdc:	strdeq	r6, [r5], -ip
   56be0:	strdeq	r6, [r5], -ip
   56be4:	strdeq	r6, [r5], -ip
   56be8:	strdeq	r6, [r5], -ip
   56bec:	strdeq	r6, [r5], -ip
   56bf0:	strdeq	r6, [r5], -ip
   56bf4:	strdeq	r6, [r5], -ip
   56bf8:	andeq	r6, r5, r8, asr #27
   56bfc:	andeq	r6, r5, r0, ror #27
   56c00:	andeq	r7, r5, ip, lsl #4
   56c04:	andeq	r6, r5, ip, asr #29
   56c08:	andeq	r6, r5, ip, asr #29
   56c0c:	andeq	r6, r5, ip, asr #29
   56c10:	andeq	r6, r5, r4, asr #26
   56c14:	andeq	r6, r5, ip, asr #29
   56c18:	andeq	r6, r5, ip, asr #29
   56c1c:	andeq	r6, r5, ip, asr #29
   56c20:	andeq	r6, r5, ip, asr #29
   56c24:	andeq	r6, r5, ip, asr #29
   56c28:	andeq	r6, r5, ip, asr #29
   56c2c:	andeq	r6, r5, ip, asr #29
   56c30:	andeq	r6, r5, ip, asr #29
   56c34:	andeq	r6, r5, ip, asr #29
   56c38:	andeq	r6, r5, ip, asr #29
   56c3c:	andeq	r6, r5, ip, asr #29
   56c40:	andeq	r6, r5, ip, asr #29
   56c44:	andeq	r6, r5, ip, asr #29
   56c48:	andeq	r6, r5, ip, asr #29
   56c4c:	andeq	r6, r5, ip, asr #29
   56c50:	andeq	r6, r5, ip, asr #29
   56c54:	andeq	r6, r5, ip, asr #29
   56c58:	andeq	r6, r5, r0, lsl #28
   56c5c:	andeq	r6, r5, ip, asr #29
   56c60:	andeq	r6, r5, ip, asr #29
   56c64:	andeq	r6, r5, ip, asr #29
   56c68:	andeq	r6, r5, ip, asr #29
   56c6c:	andeq	r6, r5, ip, asr #29
   56c70:	andeq	r6, r5, ip, asr #29
   56c74:	andeq	r6, r5, ip, asr #29
   56c78:	andeq	r6, r5, ip, asr #29
   56c7c:	andeq	r6, r5, ip, asr #29
   56c80:	andeq	r6, r5, ip, asr #29
   56c84:	andeq	r6, r5, ip, asr #29
   56c88:	andeq	r6, r5, ip, asr #29
   56c8c:	andeq	r7, r5, r0, lsr #4
   56c90:	andeq	r7, r5, r0, lsr r2
   56c94:	andeq	r7, r5, r0, asr #4
   56c98:	muleq	r5, r8, r2
   56c9c:	andeq	r6, r5, ip, asr #29
   56ca0:	andeq	r6, r5, ip, asr #29
   56ca4:	andeq	r6, r5, ip, asr #29
   56ca8:	andeq	r6, r5, ip, asr #29
   56cac:	andeq	r6, r5, ip, asr #29
   56cb0:	andeq	r6, r5, ip, asr #29
   56cb4:	andeq	r6, r5, ip, asr #29
   56cb8:	andeq	r6, r5, ip, asr #29
   56cbc:	andeq	r6, r5, ip, asr #29
   56cc0:	andeq	r6, r5, ip, asr #29
   56cc4:	andeq	r6, r5, ip, asr #29
   56cc8:	andeq	r6, r5, ip, asr #29
   56ccc:	andeq	r6, r5, ip, lsl lr
   56cd0:	andeq	r6, r5, ip, asr #29
   56cd4:	andeq	r6, r5, ip, asr #29
   56cd8:	andeq	r7, r5, r0, ror #5
   56cdc:	andeq	r7, r5, r4, lsl #7
   56ce0:	andeq	r7, r5, ip, lsl r3
   56ce4:	andeq	r7, r5, ip, lsr r3
   56ce8:			; <UNDEFINED> instruction: 0x000573b4
   56cec:	andeq	r6, r5, r8, asr #27
   56cf0:	andeq	r7, r5, r0, ror #7
   56cf4:	andeq	r6, r5, ip, asr #29
   56cf8:	andeq	r6, r5, r8, asr #27
   56cfc:	ldr	r1, [r7, #12]
   56d00:	sub	r2, fp, #32
   56d04:	mov	r0, r4
   56d08:	bl	57e40 <fputs@plt+0x46a8c>
   56d0c:	mov	r6, r0
   56d10:	ldr	r1, [r7, #16]
   56d14:	sub	r2, fp, #36	; 0x24
   56d18:	mov	r0, r4
   56d1c:	bl	57e40 <fputs@plt+0x46a8c>
   56d20:	mov	r2, r0
   56d24:	str	sl, [sp]
   56d28:	mov	r0, r9
   56d2c:	mov	r1, r5
   56d30:	mov	r3, r6
   56d34:	bl	4644c <fputs@plt+0x35098>
   56d38:	b	56d58 <fputs@plt+0x459a4>
   56d3c:	mov	sl, #0
   56d40:	b	56d70 <fputs@plt+0x459bc>
   56d44:	mov	r0, r9
   56d48:	mov	r1, #25
   56d4c:	mov	r2, #0
   56d50:	mov	r3, sl
   56d54:	bl	56a58 <fputs@plt+0x456a4>
   56d58:	ldr	r1, [fp, #-32]	; 0xffffffe0
   56d5c:	mov	r0, r4
   56d60:	bl	58f44 <fputs@plt+0x47b90>
   56d64:	ldr	r1, [fp, #-36]	; 0xffffffdc
   56d68:	mov	r0, r4
   56d6c:	bl	58f44 <fputs@plt+0x47b90>
   56d70:	mov	r0, sl
   56d74:	sub	sp, fp, #28
   56d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56d7c:	ldr	r1, [r7, #12]
   56d80:	sub	r2, fp, #32
   56d84:	mov	r0, r4
   56d88:	bl	57e40 <fputs@plt+0x46a8c>
   56d8c:	mov	r6, r0
   56d90:	ldr	r1, [r7, #16]
   56d94:	sub	r2, fp, #36	; 0x24
   56d98:	mov	r0, r4
   56d9c:	bl	57e40 <fputs@plt+0x46a8c>
   56da0:	ldr	r1, [r7, #12]
   56da4:	ldr	r2, [r7, #16]
   56da8:	mov	r3, #32
   56dac:	str	r6, [sp]
   56db0:	stmib	sp, {r0, sl}
   56db4:	str	r3, [sp, #12]
   56db8:	mov	r0, r4
   56dbc:	mov	r3, r5
   56dc0:	bl	57f58 <fputs@plt+0x46ba4>
   56dc4:	b	56d58 <fputs@plt+0x459a4>
   56dc8:	ldr	r1, [r7, #12]
   56dcc:	mov	r0, r4
   56dd0:	mov	r2, sl
   56dd4:	bl	56a78 <fputs@plt+0x456c4>
   56dd8:	mov	sl, r0
   56ddc:	b	56d58 <fputs@plt+0x459a4>
   56de0:	ldr	r1, [r7, #12]
   56de4:	sub	r2, fp, #32
   56de8:	mov	r0, r4
   56dec:	bl	57e40 <fputs@plt+0x46a8c>
   56df0:	mov	r2, r0
   56df4:	mov	r0, r9
   56df8:	mov	r1, r5
   56dfc:	b	56d50 <fputs@plt+0x4599c>
   56e00:	mov	r0, r4
   56e04:	mov	r1, r7
   56e08:	mov	r2, #0
   56e0c:	mov	r3, #0
   56e10:	bl	58674 <fputs@plt+0x472c0>
   56e14:	mov	sl, r0
   56e18:	b	56d58 <fputs@plt+0x459a4>
   56e1c:	ldr	r1, [r7, #12]
   56e20:	sub	r2, fp, #32
   56e24:	mov	r0, r4
   56e28:	bl	57e40 <fputs@plt+0x46a8c>
   56e2c:	mov	r6, r0
   56e30:	ldr	r1, [r7, #16]
   56e34:	sub	r2, fp, #36	; 0x24
   56e38:	mov	r0, r4
   56e3c:	bl	57e40 <fputs@plt+0x46a8c>
   56e40:	ldr	r1, [r7, #12]
   56e44:	ldr	r2, [r7, #16]
   56e48:	mov	r3, #160	; 0xa0
   56e4c:	str	r6, [sp]
   56e50:	stmib	sp, {r0, sl}
   56e54:	str	r3, [sp, #12]
   56e58:	mov	r3, #78	; 0x4e
   56e5c:	cmp	r5, #73	; 0x49
   56e60:	movweq	r3, #79	; 0x4f
   56e64:	mov	r0, r4
   56e68:	bl	57f58 <fputs@plt+0x46ba4>
   56e6c:	b	56d58 <fputs@plt+0x459a4>
   56e70:	mov	r0, r9
   56e74:	mov	r1, #22
   56e78:	mov	r2, #1
   56e7c:	mov	r3, sl
   56e80:	bl	56a58 <fputs@plt+0x456a4>
   56e84:	ldr	r1, [r7, #12]
   56e88:	sub	r2, fp, #32
   56e8c:	mov	r0, r4
   56e90:	bl	57e40 <fputs@plt+0x46a8c>
   56e94:	mov	r2, r0
   56e98:	mov	r0, r9
   56e9c:	mov	r1, r5
   56ea0:	bl	57fcc <fputs@plt+0x46c18>
   56ea4:	mov	r5, r0
   56ea8:	mov	r0, r9
   56eac:	mov	r1, #22
   56eb0:	mov	r2, #0
   56eb4:	mov	r3, sl
   56eb8:	bl	56a58 <fputs@plt+0x456a4>
   56ebc:	mov	r0, r9
   56ec0:	mov	r1, r5
   56ec4:	bl	560e4 <fputs@plt+0x44d30>
   56ec8:	b	56d58 <fputs@plt+0x459a4>
   56ecc:	ldr	r0, [r7, #20]
   56ed0:	ldr	r5, [r0]
   56ed4:	str	r0, [sp, #28]
   56ed8:	ldr	r8, [r0, #4]
   56edc:	mov	r0, r9
   56ee0:	bl	57ff0 <fputs@plt+0x46c3c>
   56ee4:	str	r0, [sp, #44]	; 0x2c
   56ee8:	ldr	r1, [r7, #12]
   56eec:	cmp	r1, #0
   56ef0:	str	r1, [sp, #36]	; 0x24
   56ef4:	beq	5745c <fputs@plt+0x460a8>
   56ef8:	mov	r0, #32
   56efc:	mov	r3, r1
   56f00:	vld1.32	{d16-d17}, [r3], r0
   56f04:	add	r2, r1, #16
   56f08:	sub	r6, fp, #88	; 0x58
   56f0c:	vld1.32	{d18-d19}, [r2]
   56f10:	add	r2, r6, #16
   56f14:	vld1.32	{d20-d21}, [r3]
   56f18:	vst1.64	{d18-d19}, [r2]
   56f1c:	mov	r2, r6
   56f20:	vst1.64	{d16-d17}, [r2], r0
   56f24:	vst1.64	{d20-d21}, [r2]
   56f28:	sub	r2, fp, #32
   56f2c:	mov	r0, r4
   56f30:	bl	57e40 <fputs@plt+0x46a8c>
   56f34:	mov	r1, r0
   56f38:	mov	r0, r6
   56f3c:	bl	58fa4 <fputs@plt+0x47bf0>
   56f40:	str	r6, [sp, #60]	; 0x3c
   56f44:	mov	r0, #79	; 0x4f
   56f48:	strb	r0, [sp, #48]	; 0x30
   56f4c:	mov	r0, #0
   56f50:	str	r0, [fp, #-32]	; 0xffffffe0
   56f54:	add	r7, sp, #48	; 0x30
   56f58:	b	57460 <fputs@plt+0x460ac>
   56f5c:	ldr	r1, [r7, #12]
   56f60:	mov	r0, r4
   56f64:	mov	r2, sl
   56f68:	bl	56a78 <fputs@plt+0x456c4>
   56f6c:	mov	r5, r0
   56f70:	cmp	r0, sl
   56f74:	beq	56f90 <fputs@plt+0x45bdc>
   56f78:	mov	r0, r9
   56f7c:	mov	r1, #31
   56f80:	mov	r2, r5
   56f84:	mov	r3, sl
   56f88:	bl	56a58 <fputs@plt+0x456a4>
   56f8c:	mov	r5, sl
   56f90:	ldr	r0, [r7, #8]
   56f94:	mov	r1, #0
   56f98:	bl	57c28 <fputs@plt+0x46874>
   56f9c:	mov	r3, r0
   56fa0:	mov	r0, r9
   56fa4:	mov	r1, #40	; 0x28
   56fa8:	mov	r2, sl
   56fac:	bl	56a58 <fputs@plt+0x456a4>
   56fb0:	mov	r0, r4
   56fb4:	mov	r1, r5
   56fb8:	mov	r2, #1
   56fbc:	bl	57e3c <fputs@plt+0x46a88>
   56fc0:	mov	sl, r5
   56fc4:	b	56d58 <fputs@plt+0x459a4>
   56fc8:	ldr	r0, [r4, #420]	; 0x1a4
   56fcc:	cmp	r0, #0
   56fd0:	beq	5755c <fputs@plt+0x461a8>
   56fd4:	ldrb	r2, [r7, #1]
   56fd8:	cmp	r2, #2
   56fdc:	bne	56fec <fputs@plt+0x45c38>
   56fe0:	mov	r0, r4
   56fe4:	bl	59434 <fputs@plt+0x48080>
   56fe8:	ldrb	r2, [r7, #1]
   56fec:	cmp	r2, #4
   56ff0:	bne	5760c <fputs@plt+0x46258>
   56ff4:	ldr	r0, [r7, #8]
   56ff8:	mov	r1, #0
   56ffc:	str	r1, [sp]
   57000:	stmib	sp, {r0, r1}
   57004:	mov	r0, r9
   57008:	mov	r1, #21
   5700c:	mov	r2, #0
   57010:	mov	r3, #4
   57014:	bl	560f8 <fputs@plt+0x44d44>
   57018:	b	56d58 <fputs@plt+0x459a4>
   5701c:	ldrsh	r0, [r7, #32]
   57020:	ldr	r1, [r7, #28]
   57024:	ldr	r5, [r7, #44]	; 0x2c
   57028:	ldrsh	r2, [r5, #34]	; 0x22
   5702c:	add	r2, r2, #1
   57030:	mla	r0, r2, r1, r0
   57034:	add	r2, r0, #1
   57038:	mov	r0, r9
   5703c:	mov	r1, #134	; 0x86
   57040:	mov	r3, sl
   57044:	bl	56a58 <fputs@plt+0x456a4>
   57048:	ldrsh	r0, [r7, #32]
   5704c:	cmp	r0, #0
   57050:	blt	56d58 <fputs@plt+0x459a4>
   57054:	ldr	r1, [r5, #4]
   57058:	add	r0, r1, r0, lsl #4
   5705c:	ldrb	r0, [r0, #13]
   57060:	cmp	r0, #69	; 0x45
   57064:	bne	56d58 <fputs@plt+0x459a4>
   57068:	mov	r0, r9
   5706c:	mov	r1, #39	; 0x27
   57070:	mov	r2, sl
   57074:	bl	57fcc <fputs@plt+0x46c18>
   57078:	b	56d58 <fputs@plt+0x459a4>
   5707c:	ldr	r5, [r7, #12]
   57080:	ldr	r0, [r7, #20]
   57084:	ldr	r0, [r0, #4]
   57088:	str	r0, [sp, #40]	; 0x28
   5708c:	ldr	r6, [r0]
   57090:	str	r6, [sp, #32]
   57094:	sub	r2, fp, #32
   57098:	mov	r0, r4
   5709c:	mov	r1, r5
   570a0:	bl	57e40 <fputs@plt+0x46a8c>
   570a4:	mov	r7, r0
   570a8:	sub	r2, fp, #36	; 0x24
   570ac:	mov	r0, r4
   570b0:	mov	r1, r6
   570b4:	bl	57e40 <fputs@plt+0x46a8c>
   570b8:	mov	r8, r0
   570bc:	mov	r0, r4
   570c0:	bl	58f08 <fputs@plt+0x47b54>
   570c4:	mov	r6, r0
   570c8:	str	r0, [sp, #44]	; 0x2c
   570cc:	mov	r0, r4
   570d0:	bl	58f08 <fputs@plt+0x47b54>
   570d4:	str	r0, [sp, #36]	; 0x24
   570d8:	mov	r0, #32
   570dc:	stm	sp, {r7, r8}
   570e0:	str	r6, [sp, #8]
   570e4:	str	r0, [sp, #12]
   570e8:	mov	r0, r4
   570ec:	mov	r1, r5
   570f0:	mov	r8, r5
   570f4:	ldr	r2, [sp, #32]
   570f8:	mov	r3, #83	; 0x53
   570fc:	bl	57f58 <fputs@plt+0x46ba4>
   57100:	ldr	r0, [sp, #40]	; 0x28
   57104:	ldr	r6, [r0, #20]
   57108:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5710c:	mov	r0, r4
   57110:	bl	58f44 <fputs@plt+0x47b90>
   57114:	mov	r0, r4
   57118:	mov	r1, r6
   5711c:	sub	r2, fp, #36	; 0x24
   57120:	bl	57e40 <fputs@plt+0x46a8c>
   57124:	str	r7, [sp]
   57128:	str	r0, [sp, #4]
   5712c:	ldr	r5, [sp, #36]	; 0x24
   57130:	str	r5, [sp, #8]
   57134:	mov	r0, #32
   57138:	str	r0, [sp, #12]
   5713c:	mov	r0, r4
   57140:	mov	r1, r8
   57144:	mov	r2, r6
   57148:	mov	r3, #81	; 0x51
   5714c:	bl	57f58 <fputs@plt+0x46ba4>
   57150:	str	sl, [sp]
   57154:	mov	r0, r9
   57158:	mov	r1, #72	; 0x48
   5715c:	ldr	r6, [sp, #44]	; 0x2c
   57160:	mov	r2, r6
   57164:	mov	r3, r5
   57168:	bl	4644c <fputs@plt+0x35098>
   5716c:	mov	r0, r4
   57170:	mov	r1, r6
   57174:	bl	58f44 <fputs@plt+0x47b90>
   57178:	mov	r0, r4
   5717c:	mov	r1, r5
   57180:	bl	58f44 <fputs@plt+0x47b90>
   57184:	b	56d58 <fputs@plt+0x459a4>
   57188:	mov	r0, r9
   5718c:	bl	57ff0 <fputs@plt+0x46c3c>
   57190:	mov	r5, r0
   57194:	mov	r0, r9
   57198:	bl	57ff0 <fputs@plt+0x46c3c>
   5719c:	mov	r8, r0
   571a0:	mov	r0, r9
   571a4:	mov	r1, #25
   571a8:	mov	r2, #0
   571ac:	mov	r3, sl
   571b0:	bl	56a58 <fputs@plt+0x456a4>
   571b4:	mov	r0, r4
   571b8:	mov	r1, r7
   571bc:	mov	r2, r5
   571c0:	mov	r3, r8
   571c4:	bl	58b54 <fputs@plt+0x477a0>
   571c8:	mov	r0, r9
   571cc:	mov	r1, #22
   571d0:	mov	r2, #1
   571d4:	mov	r3, sl
   571d8:	bl	56a58 <fputs@plt+0x456a4>
   571dc:	mov	r0, r9
   571e0:	mov	r1, r5
   571e4:	bl	58114 <fputs@plt+0x46d60>
   571e8:	mov	r0, r9
   571ec:	mov	r1, #37	; 0x25
   571f0:	mov	r2, sl
   571f4:	mov	r3, #0
   571f8:	bl	56a58 <fputs@plt+0x456a4>
   571fc:	mov	r0, r9
   57200:	mov	r1, r8
   57204:	bl	58114 <fputs@plt+0x46d60>
   57208:	b	56d58 <fputs@plt+0x459a4>
   5720c:	ldr	r2, [r7, #8]
   57210:	mov	r0, r9
   57214:	mov	r1, sl
   57218:	bl	56468 <fputs@plt+0x450b4>
   5721c:	b	56d58 <fputs@plt+0x459a4>
   57220:	mov	r0, r4
   57224:	mov	r1, r7
   57228:	mov	r2, #0
   5722c:	b	573d4 <fputs@plt+0x46020>
   57230:	ldr	r1, [r7, #8]
   57234:	mov	r0, r9
   57238:	mov	r2, #0
   5723c:	b	575a8 <fputs@plt+0x461f4>
   57240:	ldr	r0, [r7, #8]
   57244:	add	r5, r0, #2
   57248:	mov	r0, r5
   5724c:	bl	1358c <fputs@plt+0x21d8>
   57250:	mov	r7, r0
   57254:	mov	r0, r9
   57258:	bl	46e68 <fputs@plt+0x35ab4>
   5725c:	sub	r7, r7, #1
   57260:	mov	r1, r5
   57264:	mov	r2, r7
   57268:	bl	57b8c <fputs@plt+0x467d8>
   5726c:	mvn	r1, #0
   57270:	mov	r2, #0
   57274:	str	r2, [sp]
   57278:	stmib	sp, {r0, r1}
   5727c:	add	r0, r7, r7, lsr #31
   57280:	asr	r2, r0, #1
   57284:	mov	r0, r9
   57288:	mov	r1, #27
   5728c:	mov	r3, sl
   57290:	bl	560f8 <fputs@plt+0x44d44>
   57294:	b	56d58 <fputs@plt+0x459a4>
   57298:	ldrsh	r2, [r7, #32]
   5729c:	mov	r0, r9
   572a0:	mov	r1, #28
   572a4:	mov	r3, sl
   572a8:	bl	56a58 <fputs@plt+0x456a4>
   572ac:	ldr	r0, [r7, #8]
   572b0:	ldrb	r0, [r0, #1]
   572b4:	cmp	r0, #0
   572b8:	beq	56d58 <fputs@plt+0x459a4>
   572bc:	ldrsh	r0, [r7, #32]
   572c0:	ldr	r1, [r4, #476]	; 0x1dc
   572c4:	add	r0, r1, r0, lsl #2
   572c8:	ldr	r2, [r0, #-4]
   572cc:	mov	r0, r9
   572d0:	mvn	r1, #0
   572d4:	mvn	r3, #1
   572d8:	bl	1ac10 <fputs@plt+0x985c>
   572dc:	b	56d58 <fputs@plt+0x459a4>
   572e0:	ldr	r0, [r4]
   572e4:	str	r0, [sp, #40]	; 0x28
   572e8:	ldrb	r3, [r0, #66]	; 0x42
   572ec:	ldrb	r1, [r7, #5]
   572f0:	mov	r0, #0
   572f4:	tst	r1, #64	; 0x40
   572f8:	bne	573e8 <fputs@plt+0x46034>
   572fc:	ldr	r1, [r7, #20]
   57300:	cmp	r1, #0
   57304:	beq	573e8 <fputs@plt+0x46034>
   57308:	str	r1, [sp, #44]	; 0x2c
   5730c:	ldr	r5, [r1]
   57310:	mov	r1, #1
   57314:	str	r1, [sp, #28]
   57318:	b	573fc <fputs@plt+0x46048>
   5731c:	ldr	r0, [r7, #40]	; 0x28
   57320:	cmp	r0, #0
   57324:	beq	57574 <fputs@plt+0x461c0>
   57328:	ldrsh	r1, [r7, #34]	; 0x22
   5732c:	ldr	r0, [r0, #40]	; 0x28
   57330:	add	r0, r0, r1, lsl #4
   57334:	ldr	sl, [r0, #8]
   57338:	b	56d58 <fputs@plt+0x459a4>
   5733c:	ldrsh	r2, [r7, #34]	; 0x22
   57340:	ldr	r0, [r7, #40]	; 0x28
   57344:	ldr	r1, [r0, #28]
   57348:	ldrb	r3, [r0]
   5734c:	cmp	r3, #0
   57350:	beq	5758c <fputs@plt+0x461d8>
   57354:	ldrb	r3, [r0, #1]
   57358:	cmp	r3, #0
   5735c:	beq	57384 <fputs@plt+0x45fd0>
   57360:	add	r2, r2, r2, lsl #1
   57364:	add	r1, r1, r2, lsl #3
   57368:	ldr	r3, [r1, #12]
   5736c:	ldr	r2, [r0, #8]
   57370:	str	sl, [sp]
   57374:	mov	r0, r9
   57378:	mov	r1, #47	; 0x2f
   5737c:	bl	4644c <fputs@plt+0x35098>
   57380:	b	56d58 <fputs@plt+0x459a4>
   57384:	ldr	r3, [r7, #28]
   57388:	cmn	r3, #1
   5738c:	ble	57444 <fputs@plt+0x46090>
   57390:	ldrsh	r2, [r7, #32]
   57394:	ldr	r1, [r7, #44]	; 0x2c
   57398:	ldrb	r0, [r7, #38]	; 0x26
   5739c:	str	sl, [sp]
   573a0:	str	r0, [sp, #4]
   573a4:	mov	r0, r4
   573a8:	bl	57930 <fputs@plt+0x4657c>
   573ac:	mov	sl, r0
   573b0:	b	56d58 <fputs@plt+0x459a4>
   573b4:	ldr	r1, [r7, #12]
   573b8:	ldrb	r0, [r1]
   573bc:	cmp	r0, #133	; 0x85
   573c0:	beq	5759c <fputs@plt+0x461e8>
   573c4:	cmp	r0, #132	; 0x84
   573c8:	bne	575b4 <fputs@plt+0x46200>
   573cc:	mov	r0, r4
   573d0:	mov	r2, #1
   573d4:	mov	r3, sl
   573d8:	bl	579fc <fputs@plt+0x46648>
   573dc:	b	56d58 <fputs@plt+0x459a4>
   573e0:	ldr	sl, [r7, #28]
   573e4:	b	56d58 <fputs@plt+0x459a4>
   573e8:	mov	r1, #0
   573ec:	str	r1, [sp, #28]
   573f0:	mov	r1, #0
   573f4:	str	r1, [sp, #44]	; 0x2c
   573f8:	mov	r5, #0
   573fc:	ldr	r8, [r7, #8]
   57400:	str	r0, [sp]
   57404:	ldr	r0, [sp, #40]	; 0x28
   57408:	mov	r1, r8
   5740c:	mov	r2, r5
   57410:	bl	1e3d4 <fputs@plt+0xd020>
   57414:	cmp	r0, #0
   57418:	beq	5742c <fputs@plt+0x46078>
   5741c:	mov	r2, r0
   57420:	ldr	r0, [r0, #16]
   57424:	cmp	r0, #0
   57428:	beq	5762c <fputs@plt+0x46278>
   5742c:	movw	r1, #23368	; 0x5b48
   57430:	movt	r1, #8
   57434:	mov	r0, r4
   57438:	mov	r2, r8
   5743c:	bl	1a8e8 <fputs@plt+0x9534>
   57440:	b	56d58 <fputs@plt+0x459a4>
   57444:	ldr	r0, [r4, #100]	; 0x64
   57448:	cmp	r0, #1
   5744c:	blt	576e4 <fputs@plt+0x46330>
   57450:	ldrsh	r1, [r7, #32]
   57454:	add	sl, r0, r1
   57458:	b	56d58 <fputs@plt+0x459a4>
   5745c:	mov	r7, #0
   57460:	sub	r0, r5, #1
   57464:	str	r0, [sp, #40]	; 0x28
   57468:	str	r5, [sp, #32]
   5746c:	cmp	r5, #2
   57470:	blt	574f8 <fputs@plt+0x46144>
   57474:	add	r5, r8, #20
   57478:	mov	r8, #0
   5747c:	mov	r0, r4
   57480:	bl	580a0 <fputs@plt+0x46cec>
   57484:	ldr	r0, [r5, #-20]	; 0xffffffec
   57488:	ldr	r1, [sp, #36]	; 0x24
   5748c:	cmp	r1, #0
   57490:	strne	r0, [sp, #64]	; 0x40
   57494:	moveq	r7, r0
   57498:	mov	r0, r9
   5749c:	bl	57ff0 <fputs@plt+0x46c3c>
   574a0:	mov	r6, r0
   574a4:	mov	r0, r4
   574a8:	mov	r1, r7
   574ac:	mov	r2, r6
   574b0:	mov	r3, #16
   574b4:	bl	58fc8 <fputs@plt+0x47c14>
   574b8:	ldr	r1, [r5], #40	; 0x28
   574bc:	mov	r0, r4
   574c0:	mov	r2, sl
   574c4:	bl	5626c <fputs@plt+0x44eb8>
   574c8:	mov	r0, r9
   574cc:	ldr	r1, [sp, #44]	; 0x2c
   574d0:	bl	562d8 <fputs@plt+0x44f24>
   574d4:	mov	r0, r4
   574d8:	bl	580b0 <fputs@plt+0x46cfc>
   574dc:	mov	r0, r9
   574e0:	mov	r1, r6
   574e4:	bl	58114 <fputs@plt+0x46d60>
   574e8:	add	r8, r8, #2
   574ec:	ldr	r0, [sp, #40]	; 0x28
   574f0:	cmp	r8, r0
   574f4:	blt	5747c <fputs@plt+0x460c8>
   574f8:	ldr	r0, [sp, #32]
   574fc:	tst	r0, #1
   57500:	bne	5751c <fputs@plt+0x46168>
   57504:	mov	r0, r9
   57508:	mov	r1, #25
   5750c:	mov	r2, #0
   57510:	mov	r3, sl
   57514:	bl	56a58 <fputs@plt+0x456a4>
   57518:	b	5754c <fputs@plt+0x46198>
   5751c:	mov	r0, r4
   57520:	bl	580a0 <fputs@plt+0x46cec>
   57524:	ldr	r0, [sp, #28]
   57528:	ldr	r0, [r0, #4]
   5752c:	ldr	r1, [sp, #40]	; 0x28
   57530:	add	r1, r1, r1, lsl #2
   57534:	ldr	r1, [r0, r1, lsl #2]
   57538:	mov	r0, r4
   5753c:	mov	r2, sl
   57540:	bl	5626c <fputs@plt+0x44eb8>
   57544:	mov	r0, r4
   57548:	bl	580b0 <fputs@plt+0x46cfc>
   5754c:	mov	r0, r9
   57550:	ldr	r1, [sp, #44]	; 0x2c
   57554:	bl	58114 <fputs@plt+0x46d60>
   57558:	b	56d58 <fputs@plt+0x459a4>
   5755c:	movw	r1, #23391	; 0x5b5f
   57560:	movt	r1, #8
   57564:	mov	r0, r4
   57568:	bl	1a8e8 <fputs@plt+0x9534>
   5756c:	mov	sl, #0
   57570:	b	56d70 <fputs@plt+0x459bc>
   57574:	ldr	r2, [r7, #8]
   57578:	movw	r1, #23342	; 0x5b2e
   5757c:	movt	r1, #8
   57580:	mov	r0, r4
   57584:	bl	1a8e8 <fputs@plt+0x9534>
   57588:	b	56d58 <fputs@plt+0x459a4>
   5758c:	add	r0, r2, r2, lsl #1
   57590:	add	r0, r1, r0, lsl #3
   57594:	ldr	sl, [r0, #16]
   57598:	b	56d58 <fputs@plt+0x459a4>
   5759c:	ldr	r1, [r1, #8]
   575a0:	mov	r0, r9
   575a4:	mov	r2, #1
   575a8:	mov	r3, sl
   575ac:	bl	57b14 <fputs@plt+0x46760>
   575b0:	b	56d58 <fputs@plt+0x459a4>
   575b4:	mov	r0, #17408	; 0x4400
   575b8:	str	r0, [fp, #-84]	; 0xffffffac
   575bc:	mov	r0, #132	; 0x84
   575c0:	strb	r0, [fp, #-88]	; 0xffffffa8
   575c4:	mov	r0, #0
   575c8:	str	r0, [fp, #-80]	; 0xffffffb0
   575cc:	sub	r1, fp, #88	; 0x58
   575d0:	sub	r2, fp, #32
   575d4:	mov	r0, r4
   575d8:	bl	57e40 <fputs@plt+0x46a8c>
   575dc:	mov	r5, r0
   575e0:	ldr	r1, [r7, #12]
   575e4:	sub	r2, fp, #36	; 0x24
   575e8:	mov	r0, r4
   575ec:	bl	57e40 <fputs@plt+0x46a8c>
   575f0:	mov	r2, r0
   575f4:	str	sl, [sp]
   575f8:	mov	r0, r9
   575fc:	mov	r1, #90	; 0x5a
   57600:	mov	r3, r5
   57604:	bl	4644c <fputs@plt+0x35098>
   57608:	b	56d58 <fputs@plt+0x459a4>
   5760c:	ldr	r3, [r7, #8]
   57610:	mov	r0, #0
   57614:	str	r0, [sp]
   57618:	str	r0, [sp, #4]
   5761c:	mov	r0, r4
   57620:	movw	r1, #1811	; 0x713
   57624:	bl	5944c <fputs@plt+0x48098>
   57628:	b	56d58 <fputs@plt+0x459a4>
   5762c:	str	r5, [sp, #36]	; 0x24
   57630:	ldrh	r0, [r2, #2]
   57634:	tst	r0, #512	; 0x200
   57638:	bne	576ec <fputs@plt+0x46338>
   5763c:	tst	r0, #1024	; 0x400
   57640:	ldr	r0, [sp, #44]	; 0x2c
   57644:	bne	5777c <fputs@plt+0x463c8>
   57648:	ldr	r0, [sp, #36]	; 0x24
   5764c:	cmp	r0, #1
   57650:	str	r2, [sp, #32]
   57654:	blt	57788 <fputs@plt+0x463d4>
   57658:	mov	r5, #0
   5765c:	mov	r0, #0
   57660:	str	r0, [sp, #24]
   57664:	mov	r8, #0
   57668:	mov	r6, #0
   5766c:	cmp	r8, #31
   57670:	bhi	5769c <fputs@plt+0x462e8>
   57674:	ldr	r0, [sp, #44]	; 0x2c
   57678:	ldr	r0, [r0, #4]
   5767c:	ldr	r0, [r0, r5]
   57680:	bl	5813c <fputs@plt+0x46d88>
   57684:	cmp	r0, #0
   57688:	ldrne	r0, [sp, #24]
   5768c:	movne	r1, #1
   57690:	orrne	r0, r0, r1, lsl r8
   57694:	strne	r0, [sp, #24]
   57698:	ldr	r2, [sp, #32]
   5769c:	cmp	r6, #0
   576a0:	bne	576cc <fputs@plt+0x46318>
   576a4:	ldrh	r0, [r2, #2]
   576a8:	ands	r0, r0, #32
   576ac:	beq	576cc <fputs@plt+0x46318>
   576b0:	ldr	r0, [sp, #44]	; 0x2c
   576b4:	ldr	r0, [r0, #4]
   576b8:	ldr	r1, [r0, r5]
   576bc:	mov	r0, r4
   576c0:	bl	58148 <fputs@plt+0x46d94>
   576c4:	ldr	r2, [sp, #32]
   576c8:	mov	r6, r0
   576cc:	add	r5, r5, #20
   576d0:	add	r8, r8, #1
   576d4:	ldr	r0, [sp, #36]	; 0x24
   576d8:	cmp	r0, r8
   576dc:	bne	5766c <fputs@plt+0x462b8>
   576e0:	b	57794 <fputs@plt+0x463e0>
   576e4:	ldr	r3, [r4, #104]	; 0x68
   576e8:	b	57390 <fputs@plt+0x45fdc>
   576ec:	mov	r0, r9
   576f0:	bl	57ff0 <fputs@plt+0x46c3c>
   576f4:	mov	r8, r0
   576f8:	ldr	r5, [sp, #44]	; 0x2c
   576fc:	ldr	r0, [r5, #4]
   57700:	ldr	r1, [r0]
   57704:	mov	r0, r4
   57708:	mov	r2, sl
   5770c:	bl	5626c <fputs@plt+0x44eb8>
   57710:	ldr	r0, [sp, #36]	; 0x24
   57714:	cmp	r0, #2
   57718:	blt	571fc <fputs@plt+0x45e48>
   5771c:	sub	r7, r0, #1
   57720:	mov	r6, #20
   57724:	mov	r0, r9
   57728:	mov	r1, #77	; 0x4d
   5772c:	mov	r2, sl
   57730:	mov	r3, r8
   57734:	bl	56a58 <fputs@plt+0x456a4>
   57738:	mov	r0, r4
   5773c:	mov	r1, sl
   57740:	mov	r2, #1
   57744:	bl	58048 <fputs@plt+0x46c94>
   57748:	mov	r0, r4
   5774c:	bl	580a0 <fputs@plt+0x46cec>
   57750:	ldr	r0, [r5, #4]
   57754:	ldr	r1, [r0, r6]
   57758:	mov	r0, r4
   5775c:	mov	r2, sl
   57760:	bl	5626c <fputs@plt+0x44eb8>
   57764:	mov	r0, r4
   57768:	bl	580b0 <fputs@plt+0x46cfc>
   5776c:	add	r6, r6, #20
   57770:	subs	r7, r7, #1
   57774:	bne	57724 <fputs@plt+0x46370>
   57778:	b	571fc <fputs@plt+0x45e48>
   5777c:	ldr	r0, [r0, #4]
   57780:	ldr	r1, [r0]
   57784:	b	56dcc <fputs@plt+0x45a18>
   57788:	mov	r6, #0
   5778c:	mov	r0, #0
   57790:	str	r0, [sp, #24]
   57794:	str	r6, [sp, #20]
   57798:	ldr	r0, [sp, #28]
   5779c:	cmp	r0, #0
   577a0:	ldr	r5, [sp, #44]	; 0x2c
   577a4:	mov	r6, #0
   577a8:	ldr	r8, [sp, #24]
   577ac:	beq	5783c <fputs@plt+0x46488>
   577b0:	cmp	r8, #0
   577b4:	beq	577d0 <fputs@plt+0x4641c>
   577b8:	ldr	r0, [r4, #76]	; 0x4c
   577bc:	ldr	r1, [sp, #36]	; 0x24
   577c0:	add	r1, r0, r1
   577c4:	str	r1, [r4, #76]	; 0x4c
   577c8:	add	r6, r0, #1
   577cc:	b	577e4 <fputs@plt+0x46430>
   577d0:	mov	r0, r4
   577d4:	ldr	r1, [sp, #36]	; 0x24
   577d8:	bl	58308 <fputs@plt+0x46f54>
   577dc:	ldr	r2, [sp, #32]
   577e0:	mov	r6, r0
   577e4:	ldrh	r0, [r2, #2]
   577e8:	tst	r0, #192	; 0xc0
   577ec:	beq	5780c <fputs@plt+0x46458>
   577f0:	ldr	r1, [r5, #4]
   577f4:	ldr	r1, [r1]
   577f8:	ldrb	r2, [r1]
   577fc:	orr	r2, r2, #2
   57800:	cmp	r2, #154	; 0x9a
   57804:	andeq	r0, r0, #192	; 0xc0
   57808:	strbeq	r0, [r1, #38]	; 0x26
   5780c:	mov	r0, r4
   57810:	bl	580a0 <fputs@plt+0x46cec>
   57814:	mov	r0, #3
   57818:	str	r0, [sp]
   5781c:	mov	r0, r4
   57820:	mov	r1, r5
   57824:	mov	r2, r6
   57828:	mov	r3, #0
   5782c:	bl	58348 <fputs@plt+0x46f94>
   57830:	mov	r0, r4
   57834:	bl	580b0 <fputs@plt+0x46cfc>
   57838:	ldr	r2, [sp, #32]
   5783c:	ldr	r0, [sp, #36]	; 0x24
   57840:	cmp	r0, #2
   57844:	blt	5785c <fputs@plt+0x464a8>
   57848:	ldrb	r1, [r7, #4]
   5784c:	mov	r0, #1
   57850:	tst	r1, #128	; 0x80
   57854:	moveq	r0, #0
   57858:	b	57868 <fputs@plt+0x464b4>
   5785c:	cmp	r0, #1
   57860:	bne	57890 <fputs@plt+0x464dc>
   57864:	mov	r0, #0
   57868:	ldr	r1, [r5, #4]
   5786c:	add	r0, r0, r0, lsl #2
   57870:	ldr	r3, [r1, r0, lsl #2]
   57874:	ldr	r0, [sp, #40]	; 0x28
   57878:	mov	r1, r2
   5787c:	ldr	r5, [sp, #36]	; 0x24
   57880:	mov	r2, r5
   57884:	bl	584bc <fputs@plt+0x47108>
   57888:	mov	r2, r0
   5788c:	b	57894 <fputs@plt+0x464e0>
   57890:	ldr	r5, [sp, #36]	; 0x24
   57894:	ldrb	r0, [r2, #2]
   57898:	tst	r0, #32
   5789c:	ldr	r3, [sp, #20]
   578a0:	beq	578dc <fputs@plt+0x46528>
   578a4:	mov	r7, r2
   578a8:	cmp	r3, #0
   578ac:	ldreq	r0, [sp, #40]	; 0x28
   578b0:	ldreq	r3, [r0, #8]
   578b4:	mvn	r0, #3
   578b8:	mov	r1, #0
   578bc:	stm	sp, {r1, r3}
   578c0:	str	r0, [sp, #8]
   578c4:	mov	r0, r9
   578c8:	mov	r1, #34	; 0x22
   578cc:	mov	r2, #0
   578d0:	mov	r3, #0
   578d4:	bl	560f8 <fputs@plt+0x44d44>
   578d8:	mov	r2, r7
   578dc:	mvn	r0, #4
   578e0:	str	sl, [sp]
   578e4:	str	r2, [sp, #4]
   578e8:	str	r0, [sp, #8]
   578ec:	mov	r0, r9
   578f0:	mov	r1, #35	; 0x23
   578f4:	mov	r2, r8
   578f8:	mov	r3, r6
   578fc:	bl	560f8 <fputs@plt+0x44d44>
   57900:	uxtb	r1, r5
   57904:	mov	r0, r9
   57908:	bl	1aaa0 <fputs@plt+0x96ec>
   5790c:	cmp	r5, #0
   57910:	beq	56d58 <fputs@plt+0x459a4>
   57914:	cmp	r8, #0
   57918:	bne	56d58 <fputs@plt+0x459a4>
   5791c:	mov	r0, r4
   57920:	mov	r1, r6
   57924:	mov	r2, r5
   57928:	bl	58648 <fputs@plt+0x47294>
   5792c:	b	56d58 <fputs@plt+0x459a4>
   57930:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57934:	add	fp, sp, #28
   57938:	sub	sp, sp, #4
   5793c:	mov	r7, r3
   57940:	mov	r6, r2
   57944:	mov	r5, r0
   57948:	add	r4, r0, #124	; 0x7c
   5794c:	ldr	r8, [r0, #8]
   57950:	mov	r0, #0
   57954:	ldr	r9, [fp, #12]
   57958:	ldr	sl, [fp, #8]
   5795c:	ldr	r2, [r4, #12]
   57960:	cmp	r2, #1
   57964:	blt	5797c <fputs@plt+0x465c8>
   57968:	ldr	r3, [r4]
   5796c:	cmp	r3, r7
   57970:	ldrsheq	r3, [r4, #4]
   57974:	cmpeq	r3, r6
   57978:	beq	579d0 <fputs@plt+0x4661c>
   5797c:	add	r4, r4, #20
   57980:	add	r0, r0, #1
   57984:	cmp	r0, #10
   57988:	bcc	5795c <fputs@plt+0x465a8>
   5798c:	str	sl, [sp]
   57990:	mov	r0, r8
   57994:	mov	r2, r7
   57998:	mov	r3, r6
   5799c:	bl	594e8 <fputs@plt+0x48134>
   579a0:	cmp	r9, #0
   579a4:	beq	579b8 <fputs@plt+0x46604>
   579a8:	mov	r0, r8
   579ac:	mov	r1, r9
   579b0:	bl	1aaa0 <fputs@plt+0x96ec>
   579b4:	b	579f0 <fputs@plt+0x4663c>
   579b8:	mov	r0, r5
   579bc:	mov	r1, r7
   579c0:	mov	r2, r6
   579c4:	mov	r3, sl
   579c8:	bl	595b0 <fputs@plt+0x481fc>
   579cc:	b	579f0 <fputs@plt+0x4663c>
   579d0:	ldr	r0, [r5, #112]	; 0x70
   579d4:	add	r1, r0, #1
   579d8:	str	r1, [r5, #112]	; 0x70
   579dc:	str	r0, [r4, #16]
   579e0:	mov	r0, r5
   579e4:	mov	r1, r2
   579e8:	bl	594b8 <fputs@plt+0x48104>
   579ec:	ldr	sl, [r4, #12]
   579f0:	mov	r0, sl
   579f4:	sub	sp, fp, #28
   579f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   579fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   57a00:	add	fp, sp, #24
   57a04:	sub	sp, sp, #16
   57a08:	mov	r8, r3
   57a0c:	mov	r6, r2
   57a10:	mov	r7, r0
   57a14:	ldr	r5, [r0, #8]
   57a18:	ldrb	r0, [r1, #5]
   57a1c:	tst	r0, #4
   57a20:	bne	57a84 <fputs@plt+0x466d0>
   57a24:	ldr	r4, [r1, #8]
   57a28:	add	r1, sp, #8
   57a2c:	mov	r0, r4
   57a30:	bl	20284 <fputs@plt+0xeed0>
   57a34:	cmp	r0, #0
   57a38:	beq	57aa8 <fputs@plt+0x466f4>
   57a3c:	cmp	r6, #0
   57a40:	beq	57a4c <fputs@plt+0x46698>
   57a44:	cmp	r0, #2
   57a48:	beq	57ab0 <fputs@plt+0x466fc>
   57a4c:	movw	r1, #23441	; 0x5b91
   57a50:	movt	r1, #8
   57a54:	mov	r0, r4
   57a58:	mov	r2, #2
   57a5c:	bl	134ec <fputs@plt+0x2138>
   57a60:	cmp	r0, #0
   57a64:	beq	57af8 <fputs@plt+0x46744>
   57a68:	mov	r0, r5
   57a6c:	mov	r1, r4
   57a70:	mov	r2, r6
   57a74:	mov	r3, r8
   57a78:	bl	57b14 <fputs@plt+0x46760>
   57a7c:	sub	sp, fp, #24
   57a80:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57a84:	ldr	r2, [r1, #8]
   57a88:	cmp	r6, #0
   57a8c:	rsbne	r2, r2, #0
   57a90:	mov	r0, r5
   57a94:	mov	r1, #22
   57a98:	mov	r3, r8
   57a9c:	sub	sp, fp, #24
   57aa0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   57aa4:	b	56a58 <fputs@plt+0x456a4>
   57aa8:	cmp	r6, #0
   57aac:	beq	57ad4 <fputs@plt+0x46720>
   57ab0:	ldr	r1, [sp, #8]
   57ab4:	ldr	r2, [sp, #12]
   57ab8:	rsbs	r1, r1, #0
   57abc:	rsc	r2, r2, #0
   57ac0:	subs	r0, r0, #2
   57ac4:	movne	r0, r1
   57ac8:	str	r0, [sp, #8]
   57acc:	moveq	r2, #-2147483648	; 0x80000000
   57ad0:	str	r2, [sp, #12]
   57ad4:	mvn	r0, #12
   57ad8:	str	r0, [sp]
   57adc:	add	r3, sp, #8
   57ae0:	mov	r0, r5
   57ae4:	mov	r1, #23
   57ae8:	mov	r2, r8
   57aec:	bl	59bd4 <fputs@plt+0x48820>
   57af0:	sub	sp, fp, #24
   57af4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57af8:	movw	r1, #23444	; 0x5b94
   57afc:	movt	r1, #8
   57b00:	mov	r0, r7
   57b04:	mov	r2, r4
   57b08:	bl	1a8e8 <fputs@plt+0x9534>
   57b0c:	sub	sp, fp, #24
   57b10:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57b14:	cmp	r1, #0
   57b18:	bxeq	lr
   57b1c:	push	{r4, r5, r6, r7, fp, lr}
   57b20:	add	fp, sp, #16
   57b24:	sub	sp, sp, #16
   57b28:	mov	r4, r3
   57b2c:	mov	r6, r2
   57b30:	mov	r7, r1
   57b34:	mov	r5, r0
   57b38:	mov	r0, r1
   57b3c:	bl	1358c <fputs@plt+0x21d8>
   57b40:	mov	r2, r0
   57b44:	add	r1, sp, #8
   57b48:	mov	r0, r7
   57b4c:	mov	r3, #1
   57b50:	bl	31a00 <fputs@plt+0x2064c>
   57b54:	cmp	r6, #0
   57b58:	vldrne	d16, [sp, #8]
   57b5c:	vnegne.f64	d16, d16
   57b60:	vstrne	d16, [sp, #8]
   57b64:	mvn	r0, #11
   57b68:	str	r0, [sp]
   57b6c:	add	r3, sp, #8
   57b70:	mov	r0, r5
   57b74:	mov	r1, #133	; 0x85
   57b78:	mov	r2, r4
   57b7c:	bl	59bd4 <fputs@plt+0x48820>
   57b80:	sub	sp, fp, #16
   57b84:	pop	{r4, r5, r6, r7, fp, lr}
   57b88:	bx	lr
   57b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57b90:	add	fp, sp, #28
   57b94:	sub	sp, sp, #4
   57b98:	mov	r4, r2
   57b9c:	mov	r9, r1
   57ba0:	add	r1, r2, r2, lsr #31
   57ba4:	mov	r2, #1
   57ba8:	add	r2, r2, r1, asr #1
   57bac:	asr	r3, r2, #31
   57bb0:	bl	209ac <fputs@plt+0xf5f8>
   57bb4:	mov	r8, r0
   57bb8:	cmp	r0, #0
   57bbc:	beq	57c1c <fputs@plt+0x46868>
   57bc0:	mov	r1, #0
   57bc4:	cmp	r4, #2
   57bc8:	mov	r0, #0
   57bcc:	blt	57c18 <fputs@plt+0x46864>
   57bd0:	str	r4, [sp]
   57bd4:	sub	r4, r4, #1
   57bd8:	mov	r6, #0
   57bdc:	mov	sl, r8
   57be0:	mov	r5, r9
   57be4:	ldrb	r0, [r5, r6]!
   57be8:	bl	4380c <fputs@plt+0x32458>
   57bec:	mov	r7, r0
   57bf0:	ldrb	r0, [r5, #1]
   57bf4:	bl	4380c <fputs@plt+0x32458>
   57bf8:	orr	r0, r0, r7, lsl #4
   57bfc:	strb	r0, [sl], #1
   57c00:	add	r6, r6, #2
   57c04:	cmp	r6, r4
   57c08:	blt	57be0 <fputs@plt+0x4682c>
   57c0c:	ldr	r0, [sp]
   57c10:	lsr	r0, r0, #1
   57c14:	mov	r1, #0
   57c18:	strb	r1, [r8, r0]
   57c1c:	mov	r0, r8
   57c20:	sub	sp, fp, #28
   57c24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57c2c:	add	fp, sp, #28
   57c30:	sub	sp, sp, #12
   57c34:	ldrb	r8, [r0]
   57c38:	cmp	r8, #0
   57c3c:	str	r1, [sp, #4]
   57c40:	beq	57d94 <fputs@plt+0x469e0>
   57c44:	add	r1, r0, #1
   57c48:	mov	r0, #0
   57c4c:	mov	r9, #67	; 0x43
   57c50:	movw	lr, #2644	; 0xa54
   57c54:	movt	lr, #8
   57c58:	movw	ip, #30049	; 0x7561
   57c5c:	movt	ip, #25711	; 0x646f
   57c60:	movw	r3, #28514	; 0x6f62
   57c64:	movt	r3, #25196	; 0x626c
   57c68:	movw	r2, #24946	; 0x6172
   57c6c:	movt	r2, #25448	; 0x6368
   57c70:	movw	r5, #24939	; 0x616b
   57c74:	movt	r5, #29285	; 0x7265
   57c78:	movw	r4, #30050	; 0x7562
   57c7c:	movt	r4, #25711	; 0x646f
   57c80:	movw	r7, #24940	; 0x616c
   57c84:	movt	r7, #29285	; 0x7265
   57c88:	mov	sl, #0
   57c8c:	uxtb	r6, r8
   57c90:	ldrb	r6, [lr, r6]
   57c94:	orr	sl, r6, sl, lsl #8
   57c98:	cmp	sl, ip
   57c9c:	ble	57cc4 <fputs@plt+0x46910>
   57ca0:	cmp	sl, r5
   57ca4:	bgt	57cec <fputs@plt+0x46938>
   57ca8:	cmp	sl, r4
   57cac:	beq	57d44 <fputs@plt+0x46990>
   57cb0:	movw	r6, #28513	; 0x6f61
   57cb4:	movt	r6, #26220	; 0x666c
   57cb8:	cmp	sl, r6
   57cbc:	beq	57d44 <fputs@plt+0x46990>
   57cc0:	b	57d04 <fputs@plt+0x46950>
   57cc4:	cmp	sl, r3
   57cc8:	beq	57d54 <fputs@plt+0x469a0>
   57ccc:	cmp	sl, r2
   57cd0:	beq	57d78 <fputs@plt+0x469c4>
   57cd4:	movw	r6, #28514	; 0x6f62
   57cd8:	movt	r6, #25452	; 0x636c
   57cdc:	cmp	sl, r6
   57ce0:	bne	57d04 <fputs@plt+0x46950>
   57ce4:	mov	r9, #66	; 0x42
   57ce8:	b	57d80 <fputs@plt+0x469cc>
   57cec:	cmp	sl, r7
   57cf0:	beq	57d44 <fputs@plt+0x46990>
   57cf4:	movw	r6, #30836	; 0x7874
   57cf8:	movt	r6, #29797	; 0x7465
   57cfc:	cmp	sl, r6
   57d00:	beq	57ce4 <fputs@plt+0x46930>
   57d04:	mov	r8, r5
   57d08:	mov	r5, r3
   57d0c:	mov	r3, r2
   57d10:	mov	r2, r7
   57d14:	mov	r7, r4
   57d18:	bic	r6, sl, #-16777216	; 0xff000000
   57d1c:	movw	r4, #28276	; 0x6e74
   57d20:	movt	r4, #105	; 0x69
   57d24:	cmp	r6, r4
   57d28:	beq	57df8 <fputs@plt+0x46a44>
   57d2c:	mov	r4, r7
   57d30:	mov	r7, r2
   57d34:	mov	r2, r3
   57d38:	mov	r3, r5
   57d3c:	mov	r5, r8
   57d40:	b	57d80 <fputs@plt+0x469cc>
   57d44:	uxtb	r6, r9
   57d48:	cmp	r6, #67	; 0x43
   57d4c:	moveq	r9, #69	; 0x45
   57d50:	b	57d80 <fputs@plt+0x469cc>
   57d54:	uxtb	r6, r9
   57d58:	cmp	r6, #69	; 0x45
   57d5c:	cmpne	r6, #67	; 0x43
   57d60:	bne	57d80 <fputs@plt+0x469cc>
   57d64:	ldrb	r8, [r1]
   57d68:	cmp	r8, #40	; 0x28
   57d6c:	moveq	r0, r1
   57d70:	mov	r9, #65	; 0x41
   57d74:	b	57d84 <fputs@plt+0x469d0>
   57d78:	mov	r9, #66	; 0x42
   57d7c:	mov	r0, r1
   57d80:	ldrb	r8, [r1]
   57d84:	add	r1, r1, #1
   57d88:	cmp	r8, #0
   57d8c:	bne	57c8c <fputs@plt+0x468d8>
   57d90:	b	57d9c <fputs@plt+0x469e8>
   57d94:	mov	r9, #67	; 0x43
   57d98:	mov	r0, #0
   57d9c:	ldr	r4, [sp, #4]
   57da0:	cmp	r4, #0
   57da4:	beq	57e30 <fputs@plt+0x46a7c>
   57da8:	mov	r1, #1
   57dac:	strb	r1, [r4]
   57db0:	uxtb	r1, r9
   57db4:	cmp	r1, #66	; 0x42
   57db8:	bhi	57e30 <fputs@plt+0x46a7c>
   57dbc:	cmp	r0, #0
   57dc0:	beq	57df0 <fputs@plt+0x46a3c>
   57dc4:	ldrb	r2, [r0]
   57dc8:	cmp	r2, #0
   57dcc:	beq	57e30 <fputs@plt+0x46a7c>
   57dd0:	mvn	r1, #47	; 0x2f
   57dd4:	uxtab	r2, r1, r2
   57dd8:	cmp	r2, #9
   57ddc:	bls	57e00 <fputs@plt+0x46a4c>
   57de0:	ldrb	r2, [r0, #1]!
   57de4:	cmp	r2, #0
   57de8:	bne	57dd4 <fputs@plt+0x46a20>
   57dec:	b	57e30 <fputs@plt+0x46a7c>
   57df0:	mov	r0, #5
   57df4:	b	57e2c <fputs@plt+0x46a78>
   57df8:	mov	r9, #68	; 0x44
   57dfc:	b	57d9c <fputs@plt+0x469e8>
   57e00:	mov	r1, #0
   57e04:	str	r1, [sp, #8]
   57e08:	add	r1, sp, #8
   57e0c:	bl	4359c <fputs@plt+0x321e8>
   57e10:	ldr	r0, [sp, #8]
   57e14:	asr	r1, r0, #31
   57e18:	add	r0, r0, r1, lsr #30
   57e1c:	mov	r1, #1
   57e20:	add	r0, r1, r0, asr #2
   57e24:	cmp	r0, #255	; 0xff
   57e28:	movge	r0, #255	; 0xff
   57e2c:	strb	r0, [r4]
   57e30:	uxtb	r0, r9
   57e34:	sub	sp, fp, #28
   57e38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57e3c:	b	58048 <fputs@plt+0x46c94>
   57e40:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   57e44:	add	fp, sp, #24
   57e48:	mov	r8, r2
   57e4c:	mov	r4, r0
   57e50:	mov	r0, r1
   57e54:	bl	59c40 <fputs@plt+0x4888c>
   57e58:	mov	r5, r0
   57e5c:	ldrb	r0, [r4, #23]
   57e60:	cmp	r0, #0
   57e64:	ldrbne	r0, [r5]
   57e68:	cmpne	r0, #157	; 0x9d
   57e6c:	bne	57eb4 <fputs@plt+0x46b00>
   57e70:	mov	r0, r4
   57e74:	bl	58f08 <fputs@plt+0x47b54>
   57e78:	mov	r6, r0
   57e7c:	mov	r0, r4
   57e80:	mov	r1, r5
   57e84:	mov	r2, r6
   57e88:	bl	56a78 <fputs@plt+0x456c4>
   57e8c:	mov	r7, r0
   57e90:	cmp	r0, r6
   57e94:	beq	57ea8 <fputs@plt+0x46af4>
   57e98:	mov	r0, r4
   57e9c:	mov	r1, r6
   57ea0:	bl	58f44 <fputs@plt+0x47b90>
   57ea4:	mov	r6, #0
   57ea8:	str	r6, [r8]
   57eac:	mov	r0, r7
   57eb0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57eb4:	mov	r0, r5
   57eb8:	bl	59c88 <fputs@plt+0x488d4>
   57ebc:	cmp	r0, #0
   57ec0:	beq	57e70 <fputs@plt+0x46abc>
   57ec4:	ldr	r0, [r4, #324]	; 0x144
   57ec8:	mov	r1, #0
   57ecc:	str	r1, [r8]
   57ed0:	cmp	r0, #0
   57ed4:	beq	57f24 <fputs@plt+0x46b70>
   57ed8:	ldr	r1, [r0]
   57edc:	cmp	r1, #1
   57ee0:	blt	57f24 <fputs@plt+0x46b70>
   57ee4:	add	r6, r1, #1
   57ee8:	ldr	r0, [r0, #4]
   57eec:	add	r7, r0, #16
   57ef0:	ldrb	r0, [r7, #-3]
   57ef4:	tst	r0, #4
   57ef8:	beq	57f14 <fputs@plt+0x46b60>
   57efc:	ldr	r0, [r7, #-16]
   57f00:	mov	r1, r5
   57f04:	mvn	r2, #0
   57f08:	bl	59c94 <fputs@plt+0x488e0>
   57f0c:	cmp	r0, #0
   57f10:	beq	57f4c <fputs@plt+0x46b98>
   57f14:	sub	r6, r6, #1
   57f18:	add	r7, r7, #20
   57f1c:	cmp	r6, #1
   57f20:	bgt	57ef0 <fputs@plt+0x46b3c>
   57f24:	ldr	r0, [r4, #76]	; 0x4c
   57f28:	add	r7, r0, #1
   57f2c:	str	r7, [r4, #76]	; 0x4c
   57f30:	mov	r0, r4
   57f34:	mov	r1, r5
   57f38:	mov	r2, r7
   57f3c:	mov	r3, #1
   57f40:	bl	59e88 <fputs@plt+0x48ad4>
   57f44:	mov	r0, r7
   57f48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57f4c:	ldr	r7, [r7]
   57f50:	mov	r0, r7
   57f54:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57f58:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   57f5c:	add	fp, sp, #24
   57f60:	sub	sp, sp, #16
   57f64:	mov	r8, r3
   57f68:	mov	r5, r2
   57f6c:	mov	r6, r1
   57f70:	mov	r7, r0
   57f74:	bl	5ace8 <fputs@plt+0x49934>
   57f78:	mov	r4, r0
   57f7c:	ldr	r2, [fp, #20]
   57f80:	mov	r0, r6
   57f84:	mov	r1, r5
   57f88:	bl	5ad40 <fputs@plt+0x4998c>
   57f8c:	mov	r5, r0
   57f90:	ldr	r0, [r7, #8]
   57f94:	mvn	r1, #3
   57f98:	str	r1, [sp, #8]
   57f9c:	str	r4, [sp, #4]
   57fa0:	ldr	r1, [fp, #8]
   57fa4:	str	r1, [sp]
   57fa8:	ldr	r2, [fp, #12]
   57fac:	ldr	r3, [fp, #16]
   57fb0:	mov	r1, r8
   57fb4:	bl	560f8 <fputs@plt+0x44d44>
   57fb8:	ldr	r0, [r7, #8]
   57fbc:	mov	r1, r5
   57fc0:	sub	sp, fp, #24
   57fc4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   57fc8:	b	1aaa0 <fputs@plt+0x96ec>
   57fcc:	push	{fp, lr}
   57fd0:	mov	fp, sp
   57fd4:	sub	sp, sp, #8
   57fd8:	mov	r3, #0
   57fdc:	str	r3, [sp]
   57fe0:	mov	r3, #0
   57fe4:	bl	4644c <fputs@plt+0x35098>
   57fe8:	mov	sp, fp
   57fec:	pop	{fp, pc}
   57ff0:	push	{r4, r5, fp, lr}
   57ff4:	add	fp, sp, #8
   57ff8:	ldr	r5, [r0, #24]
   57ffc:	ldr	r4, [r5, #116]	; 0x74
   58000:	add	r0, r4, #1
   58004:	str	r0, [r5, #116]	; 0x74
   58008:	sub	r0, r4, #1
   5800c:	tst	r0, r4
   58010:	bne	58030 <fputs@plt+0x46c7c>
   58014:	mov	r0, #4
   58018:	orr	r2, r0, r4, lsl #3
   5801c:	ldr	r0, [r5]
   58020:	ldr	r1, [r5, #120]	; 0x78
   58024:	mov	r3, #0
   58028:	bl	311d8 <fputs@plt+0x1fe24>
   5802c:	str	r0, [r5, #120]	; 0x78
   58030:	ldr	r0, [r5, #120]	; 0x78
   58034:	cmp	r0, #0
   58038:	mvnne	r1, #0
   5803c:	strne	r1, [r0, r4, lsl #2]
   58040:	mvn	r0, r4
   58044:	pop	{r4, r5, fp, pc}
   58048:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5804c:	add	fp, sp, #24
   58050:	mov	r4, r1
   58054:	mov	r5, r0
   58058:	add	r9, r2, r1
   5805c:	mov	r8, #0
   58060:	mov	r7, #0
   58064:	b	58074 <fputs@plt+0x46cc0>
   58068:	add	r7, r7, #20
   5806c:	cmp	r7, #200	; 0xc8
   58070:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   58074:	add	r6, r5, r7
   58078:	ldr	r0, [r6, #136]	; 0x88
   5807c:	cmp	r0, r4
   58080:	blt	58068 <fputs@plt+0x46cb4>
   58084:	cmp	r0, r9
   58088:	bge	58068 <fputs@plt+0x46cb4>
   5808c:	add	r1, r6, #124	; 0x7c
   58090:	mov	r0, r5
   58094:	bl	5ae78 <fputs@plt+0x49ac4>
   58098:	str	r8, [r6, #136]	; 0x88
   5809c:	b	58068 <fputs@plt+0x46cb4>
   580a0:	ldr	r1, [r0, #108]	; 0x6c
   580a4:	add	r1, r1, #1
   580a8:	str	r1, [r0, #108]	; 0x6c
   580ac:	bx	lr
   580b0:	push	{r4, r5, r6, r7, fp, lr}
   580b4:	add	fp, sp, #16
   580b8:	mov	r4, r0
   580bc:	ldr	r0, [r0, #108]	; 0x6c
   580c0:	sub	r0, r0, #1
   580c4:	str	r0, [r4, #108]	; 0x6c
   580c8:	mov	r5, #0
   580cc:	mov	r6, #0
   580d0:	b	580e0 <fputs@plt+0x46d2c>
   580d4:	add	r6, r6, #20
   580d8:	cmp	r6, #200	; 0xc8
   580dc:	popeq	{r4, r5, r6, r7, fp, pc}
   580e0:	add	r7, r4, r6
   580e4:	ldr	r0, [r7, #136]	; 0x88
   580e8:	cmp	r0, #0
   580ec:	beq	580d4 <fputs@plt+0x46d20>
   580f0:	ldr	r0, [r7, #132]	; 0x84
   580f4:	ldr	r1, [r4, #108]	; 0x6c
   580f8:	cmp	r0, r1
   580fc:	ble	580d4 <fputs@plt+0x46d20>
   58100:	add	r1, r7, #124	; 0x7c
   58104:	mov	r0, r4
   58108:	bl	5ae78 <fputs@plt+0x49ac4>
   5810c:	str	r5, [r7, #136]	; 0x88
   58110:	b	580d4 <fputs@plt+0x46d20>
   58114:	ldr	r2, [r0, #24]
   58118:	ldr	r3, [r2, #120]	; 0x78
   5811c:	cmp	r3, #0
   58120:	ldrne	ip, [r0, #32]
   58124:	mvnne	r1, r1
   58128:	strne	ip, [r3, r1, lsl #2]
   5812c:	ldr	r0, [r0, #32]
   58130:	sub	r0, r0, #1
   58134:	str	r0, [r2, #96]	; 0x60
   58138:	bx	lr
   5813c:	mov	r1, #1
   58140:	mov	r2, #0
   58144:	b	59ef0 <fputs@plt+0x48b3c>
   58148:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5814c:	add	fp, sp, #24
   58150:	mov	r8, r0
   58154:	mov	r4, #0
   58158:	cmp	r1, #0
   5815c:	mov	r6, #0
   58160:	beq	582ec <fputs@plt+0x46f38>
   58164:	ldr	r0, [r8]
   58168:	ldr	r3, [r1, #4]
   5816c:	tst	r3, #512	; 0x200
   58170:	bne	582a0 <fputs@plt+0x46eec>
   58174:	mov	r2, r1
   58178:	ldrb	r1, [r1]
   5817c:	cmp	r1, #151	; 0x97
   58180:	ble	581c0 <fputs@plt+0x46e0c>
   58184:	sub	r1, r1, #152	; 0x98
   58188:	cmp	r1, #5
   5818c:	bhi	581dc <fputs@plt+0x46e28>
   58190:	add	r6, pc, #0
   58194:	ldr	pc, [r6, r1, lsl #2]
   58198:	ldrdeq	r8, [r5], -r0
   5819c:	ldrdeq	r8, [r5], -ip
   581a0:	ldrdeq	r8, [r5], -r0
   581a4:	ldrdeq	r8, [r5], -ip
   581a8:	andeq	r8, r5, r8, asr r2
   581ac:			; <UNDEFINED> instruction: 0x000581b0
   581b0:	ldrb	r1, [r2, #38]	; 0x26
   581b4:	cmp	r1, #95	; 0x5f
   581b8:	bne	581d0 <fputs@plt+0x46e1c>
   581bc:	b	582a8 <fputs@plt+0x46ef4>
   581c0:	cmp	r1, #38	; 0x26
   581c4:	beq	58258 <fputs@plt+0x46ea4>
   581c8:	cmp	r1, #62	; 0x3e
   581cc:	bne	58288 <fputs@plt+0x46ed4>
   581d0:	ldr	r1, [r2, #44]	; 0x2c
   581d4:	cmp	r1, #0
   581d8:	bne	582c0 <fputs@plt+0x46f0c>
   581dc:	tst	r3, #256	; 0x100
   581e0:	beq	582a0 <fputs@plt+0x46eec>
   581e4:	ldr	r1, [r2, #12]
   581e8:	cmp	r1, #0
   581ec:	ldrbne	r6, [r1, #5]
   581f0:	tstne	r6, #1
   581f4:	bne	5824c <fputs@plt+0x46e98>
   581f8:	ldr	r6, [r2, #16]
   581fc:	tst	r3, #2048	; 0x800
   58200:	bne	58268 <fputs@plt+0x46eb4>
   58204:	ldr	r2, [r2, #20]
   58208:	cmp	r2, #0
   5820c:	beq	58278 <fputs@plt+0x46ec4>
   58210:	ldr	r1, [r2]
   58214:	cmp	r1, #1
   58218:	blt	58294 <fputs@plt+0x46ee0>
   5821c:	ldr	r3, [r2, #4]
   58220:	mov	r5, #0
   58224:	ldr	r1, [r3]
   58228:	ldrb	r7, [r1, #5]
   5822c:	tst	r7, #1
   58230:	bne	5824c <fputs@plt+0x46e98>
   58234:	add	r5, r5, #1
   58238:	add	r3, r3, #20
   5823c:	ldr	r1, [r2]
   58240:	cmp	r5, r1
   58244:	blt	58224 <fputs@plt+0x46e70>
   58248:	mov	r1, r6
   5824c:	cmp	r1, #0
   58250:	bne	58168 <fputs@plt+0x46db4>
   58254:	b	582a0 <fputs@plt+0x46eec>
   58258:	ldr	r1, [r2, #12]
   5825c:	cmp	r1, #0
   58260:	bne	58168 <fputs@plt+0x46db4>
   58264:	b	582a0 <fputs@plt+0x46eec>
   58268:	mov	r1, r6
   5826c:	cmp	r1, #0
   58270:	bne	58168 <fputs@plt+0x46db4>
   58274:	b	582a0 <fputs@plt+0x46eec>
   58278:	mov	r1, r6
   5827c:	cmp	r1, #0
   58280:	bne	58168 <fputs@plt+0x46db4>
   58284:	b	582a0 <fputs@plt+0x46eec>
   58288:	cmp	r1, #95	; 0x5f
   5828c:	bne	581dc <fputs@plt+0x46e28>
   58290:	b	582a8 <fputs@plt+0x46ef4>
   58294:	mov	r1, r6
   58298:	cmp	r1, #0
   5829c:	bne	58168 <fputs@plt+0x46db4>
   582a0:	mov	r6, #0
   582a4:	b	582ec <fputs@plt+0x46f38>
   582a8:	ldr	r3, [r2, #8]
   582ac:	ldrb	r1, [r0, #66]	; 0x42
   582b0:	mov	r0, r8
   582b4:	mov	r2, #0
   582b8:	bl	56794 <fputs@plt+0x453e0>
   582bc:	b	582e8 <fputs@plt+0x46f34>
   582c0:	ldrsh	r2, [r2, #32]
   582c4:	cmp	r2, #0
   582c8:	mov	r6, #0
   582cc:	blt	582ec <fputs@plt+0x46f38>
   582d0:	ldr	r1, [r1, #4]
   582d4:	add	r1, r1, r2, lsl #4
   582d8:	ldr	r2, [r1, #8]
   582dc:	ldrb	r1, [r0, #66]	; 0x42
   582e0:	mov	r3, #0
   582e4:	bl	56754 <fputs@plt+0x453a0>
   582e8:	mov	r6, r0
   582ec:	mov	r0, r8
   582f0:	mov	r1, r6
   582f4:	bl	5aeb0 <fputs@plt+0x49afc>
   582f8:	cmp	r0, #0
   582fc:	moveq	r4, r6
   58300:	mov	r0, r4
   58304:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   58308:	ldr	r3, [r0, #60]	; 0x3c
   5830c:	cmp	r3, r1
   58310:	bge	5832c <fputs@plt+0x46f78>
   58314:	ldr	r2, [r0, #76]	; 0x4c
   58318:	add	r1, r2, r1
   5831c:	str	r1, [r0, #76]	; 0x4c
   58320:	add	r2, r2, #1
   58324:	mov	r0, r2
   58328:	bx	lr
   5832c:	ldr	r2, [r0, #64]	; 0x40
   58330:	sub	r3, r3, r1
   58334:	add	r1, r2, r1
   58338:	str	r3, [r0, #60]	; 0x3c
   5833c:	str	r1, [r0, #64]	; 0x40
   58340:	mov	r0, r2
   58344:	bx	lr
   58348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5834c:	add	fp, sp, #28
   58350:	sub	sp, sp, #20
   58354:	str	r0, [sp, #16]
   58358:	str	r1, [sp, #4]
   5835c:	ldr	r6, [r1]
   58360:	cmp	r6, #1
   58364:	blt	584b4 <fputs@plt+0x47100>
   58368:	mov	r4, r2
   5836c:	ldr	r2, [sp, #16]
   58370:	ldr	r0, [r2, #8]
   58374:	str	r0, [sp, #8]
   58378:	ldr	r0, [fp, #8]
   5837c:	and	r1, r0, #1
   58380:	eor	r5, r1, #31
   58384:	ldrb	r1, [r2, #23]
   58388:	cmp	r1, #0
   5838c:	andeq	r0, r0, #253	; 0xfd
   58390:	and	r1, r0, #2
   58394:	str	r1, [sp, #12]
   58398:	and	r9, r0, #4
   5839c:	sub	r0, r3, #1
   583a0:	str	r0, [sp]
   583a4:	ldr	r0, [sp, #4]
   583a8:	ldr	r8, [r0, #4]
   583ac:	mov	sl, #0
   583b0:	ldr	r7, [r8, sl]
   583b4:	cmp	r9, #0
   583b8:	beq	583e8 <fputs@plt+0x47034>
   583bc:	ldr	r0, [sp, #4]
   583c0:	ldr	r0, [r0, #4]
   583c4:	add	r0, r0, sl
   583c8:	ldrh	r0, [r0, #16]
   583cc:	cmp	r0, #0
   583d0:	beq	583e8 <fputs@plt+0x47034>
   583d4:	ldr	r1, [sp]
   583d8:	add	r2, r1, r0
   583dc:	ldr	r0, [sp, #8]
   583e0:	mov	r1, r5
   583e4:	b	5849c <fputs@plt+0x470e8>
   583e8:	ldr	r0, [sp, #12]
   583ec:	cmp	r0, #0
   583f0:	beq	5841c <fputs@plt+0x47068>
   583f4:	mov	r0, r7
   583f8:	bl	5813c <fputs@plt+0x46d88>
   583fc:	cmp	r0, #0
   58400:	beq	5841c <fputs@plt+0x47068>
   58404:	ldr	r0, [sp, #16]
   58408:	mov	r1, r7
   5840c:	mov	r2, r4
   58410:	mov	r3, #0
   58414:	bl	59e88 <fputs@plt+0x48ad4>
   58418:	b	584a4 <fputs@plt+0x470f0>
   5841c:	ldr	r0, [sp, #16]
   58420:	mov	r1, r7
   58424:	mov	r2, r4
   58428:	bl	56a78 <fputs@plt+0x456c4>
   5842c:	cmp	r4, r0
   58430:	beq	584a4 <fputs@plt+0x470f0>
   58434:	mov	r7, r0
   58438:	cmp	r5, #30
   5843c:	bne	58490 <fputs@plt+0x470dc>
   58440:	ldr	r0, [sp, #8]
   58444:	mvn	r1, #0
   58448:	bl	5637c <fputs@plt+0x44fc8>
   5844c:	ldrb	r1, [r0]
   58450:	cmp	r1, #30
   58454:	bne	58490 <fputs@plt+0x470dc>
   58458:	ldr	r2, [r0, #4]
   5845c:	ldr	r1, [r0, #12]
   58460:	add	r2, r1, r2
   58464:	add	r2, r2, #1
   58468:	cmp	r2, r7
   5846c:	bne	58490 <fputs@plt+0x470dc>
   58470:	ldr	r2, [r0, #8]
   58474:	add	r2, r1, r2
   58478:	add	r2, r2, #1
   5847c:	cmp	r4, r2
   58480:	bne	58490 <fputs@plt+0x470dc>
   58484:	add	r1, r1, #1
   58488:	str	r1, [r0, #12]
   5848c:	b	584a4 <fputs@plt+0x470f0>
   58490:	ldr	r0, [sp, #8]
   58494:	mov	r1, r5
   58498:	mov	r2, r7
   5849c:	mov	r3, r4
   584a0:	bl	56a58 <fputs@plt+0x456a4>
   584a4:	add	r4, r4, #1
   584a8:	subs	r6, r6, #1
   584ac:	add	sl, sl, #20
   584b0:	bne	583b0 <fputs@plt+0x46ffc>
   584b4:	sub	sp, fp, #28
   584b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   584bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   584c0:	add	fp, sp, #24
   584c4:	sub	sp, sp, #16
   584c8:	mov	r4, r1
   584cc:	mov	r5, r0
   584d0:	mov	r0, #0
   584d4:	str	r0, [sp, #12]
   584d8:	str	r0, [sp, #8]
   584dc:	cmp	r3, #0
   584e0:	beq	58638 <fputs@plt+0x47284>
   584e4:	ldrb	r0, [r3]
   584e8:	cmp	r0, #152	; 0x98
   584ec:	bne	58638 <fputs@plt+0x47284>
   584f0:	ldr	r1, [r3, #44]	; 0x2c
   584f4:	cmp	r1, #0
   584f8:	beq	58638 <fputs@plt+0x47284>
   584fc:	ldrb	r0, [r1, #42]	; 0x2a
   58500:	tst	r0, #16
   58504:	beq	58638 <fputs@plt+0x47284>
   58508:	mov	r6, r2
   5850c:	mov	r0, r5
   58510:	bl	45b98 <fputs@plt+0x347e4>
   58514:	ldr	r8, [r0, #8]
   58518:	ldr	r9, [r8]
   5851c:	ldr	r0, [r9, #72]	; 0x48
   58520:	cmp	r0, #0
   58524:	beq	58638 <fputs@plt+0x47284>
   58528:	ldr	r1, [r4, #20]
   5852c:	mov	r0, r5
   58530:	bl	1945c <fputs@plt+0x80a8>
   58534:	cmp	r0, #0
   58538:	beq	58638 <fputs@plt+0x47284>
   5853c:	mov	r7, r0
   58540:	ldrb	r0, [r0]
   58544:	cmp	r0, #0
   58548:	beq	58574 <fputs@plt+0x471c0>
   5854c:	add	r1, r7, #1
   58550:	movw	r2, #2644	; 0xa54
   58554:	movt	r2, #8
   58558:	uxtb	r0, r0
   5855c:	ldrb	r0, [r2, r0]
   58560:	strb	r0, [r1, #-1]
   58564:	ldrb	r0, [r1]
   58568:	add	r1, r1, #1
   5856c:	cmp	r0, #0
   58570:	bne	58558 <fputs@plt+0x471a4>
   58574:	ldr	ip, [r9, #72]	; 0x48
   58578:	add	r0, sp, #8
   5857c:	str	r0, [sp]
   58580:	add	r3, sp, #12
   58584:	mov	r0, r8
   58588:	mov	r1, r6
   5858c:	mov	r2, r7
   58590:	blx	ip
   58594:	mov	r6, r0
   58598:	mov	r0, r5
   5859c:	mov	r1, r7
   585a0:	bl	13cb4 <fputs@plt+0x2900>
   585a4:	cmp	r6, #0
   585a8:	beq	58638 <fputs@plt+0x47284>
   585ac:	ldr	r0, [r4, #20]
   585b0:	bl	1358c <fputs@plt+0x21d8>
   585b4:	add	r2, r0, #29
   585b8:	mov	r0, r5
   585bc:	mov	r3, #0
   585c0:	bl	19680 <fputs@plt+0x82cc>
   585c4:	cmp	r0, #0
   585c8:	beq	58638 <fputs@plt+0x47284>
   585cc:	mov	r5, r0
   585d0:	add	r0, r4, #12
   585d4:	vld1.32	{d16-d17}, [r0]
   585d8:	add	r0, r5, #12
   585dc:	mov	r1, #20
   585e0:	vld1.32	{d18-d19}, [r4], r1
   585e4:	vst1.32	{d16-d17}, [r0]
   585e8:	add	r6, r5, #28
   585ec:	str	r6, [r5, #20]
   585f0:	mov	r0, #2
   585f4:	mov	r7, r5
   585f8:	vst1.32	{d18-d19}, [r7], r0
   585fc:	ldr	r4, [r4]
   58600:	mov	r0, r4
   58604:	bl	1358c <fputs@plt+0x21d8>
   58608:	add	r2, r0, #1
   5860c:	mov	r0, r6
   58610:	mov	r1, r4
   58614:	bl	1121c <memcpy@plt>
   58618:	ldr	r0, [sp, #12]
   5861c:	str	r0, [r5, #12]
   58620:	ldrh	r0, [r7]
   58624:	orr	r0, r0, #16
   58628:	ldr	r1, [sp, #8]
   5862c:	strh	r0, [r7]
   58630:	str	r1, [r5, #4]
   58634:	b	5863c <fputs@plt+0x47288>
   58638:	mov	r5, r4
   5863c:	mov	r0, r5
   58640:	sub	sp, fp, #24
   58644:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   58648:	push	{r4, r5, r6, sl, fp, lr}
   5864c:	add	fp, sp, #16
   58650:	mov	r5, r2
   58654:	mov	r4, r1
   58658:	mov	r6, r0
   5865c:	bl	58048 <fputs@plt+0x46c94>
   58660:	ldr	r0, [r6, #60]	; 0x3c
   58664:	cmp	r0, r5
   58668:	strlt	r5, [r6, #60]	; 0x3c
   5866c:	strlt	r4, [r6, #64]	; 0x40
   58670:	pop	{r4, r5, r6, sl, fp, pc}
   58674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58678:	add	fp, sp, #28
   5867c:	sub	sp, sp, #60	; 0x3c
   58680:	str	r3, [sp, #32]
   58684:	mov	r9, r2
   58688:	mov	r5, r1
   5868c:	mov	r4, r0
   58690:	bl	56018 <fputs@plt+0x44c64>
   58694:	cmp	r0, #0
   58698:	beq	589a8 <fputs@plt+0x475f4>
   5869c:	mov	r8, r0
   586a0:	mov	r0, r4
   586a4:	bl	580a0 <fputs@plt+0x46cec>
   586a8:	ldrb	r0, [r5, #4]
   586ac:	mvn	sl, #0
   586b0:	tst	r0, #32
   586b4:	bne	586c4 <fputs@plt+0x47310>
   586b8:	mov	r0, r4
   586bc:	bl	5aeec <fputs@plt+0x49b38>
   586c0:	mov	sl, r0
   586c4:	ldrb	r0, [r4, #453]	; 0x1c5
   586c8:	cmp	r0, #2
   586cc:	bne	58740 <fputs@plt+0x4738c>
   586d0:	ldrb	r1, [r5]
   586d4:	ldr	r0, [r4]
   586d8:	ldr	r2, [r4, #472]	; 0x1d8
   586dc:	str	r2, [sp]
   586e0:	movw	r3, #58763	; 0xe58b
   586e4:	movt	r3, #7
   586e8:	movw	r2, #23493	; 0x5bc5
   586ec:	movt	r2, #8
   586f0:	cmn	sl, #1
   586f4:	movgt	r2, r3
   586f8:	movw	r7, #23505	; 0x5bd1
   586fc:	movt	r7, #8
   58700:	movw	r3, #23510	; 0x5bd6
   58704:	movt	r3, #8
   58708:	cmp	r1, #75	; 0x4b
   5870c:	moveq	r3, r7
   58710:	movw	r1, #23468	; 0x5bac
   58714:	movt	r1, #8
   58718:	bl	1a96c <fputs@plt+0x95b8>
   5871c:	ldr	r2, [r4, #468]	; 0x1d4
   58720:	mvn	r1, #0
   58724:	mov	r3, #0
   58728:	str	r3, [sp]
   5872c:	stmib	sp, {r0, r1}
   58730:	mov	r0, r8
   58734:	mov	r1, #161	; 0xa1
   58738:	mov	r3, #0
   5873c:	bl	560f8 <fputs@plt+0x44d44>
   58740:	ldrb	r0, [r5]
   58744:	cmp	r0, #75	; 0x4b
   58748:	bne	589b0 <fputs@plt+0x475fc>
   5874c:	ldr	r0, [r5, #12]
   58750:	bl	5ad70 <fputs@plt+0x499bc>
   58754:	strb	r0, [fp, #-29]	; 0xffffffe3
   58758:	ldr	r2, [r4, #72]	; 0x48
   5875c:	add	r0, r2, #1
   58760:	str	r0, [r4, #72]	; 0x48
   58764:	str	r2, [r5, #28]
   58768:	ldr	r6, [sp, #32]
   5876c:	clz	r0, r6
   58770:	lsr	r3, r0, #5
   58774:	mov	r0, r8
   58778:	mov	r1, #57	; 0x39
   5877c:	bl	56a58 <fputs@plt+0x456a4>
   58780:	str	r0, [sp, #20]
   58784:	mov	r2, #0
   58788:	cmp	r6, #0
   5878c:	bne	587a4 <fputs@plt+0x473f0>
   58790:	ldr	r0, [r4]
   58794:	mov	r1, #1
   58798:	mov	r2, #1
   5879c:	bl	5666c <fputs@plt+0x452b8>
   587a0:	mov	r2, r0
   587a4:	ldrb	r0, [r5, #5]
   587a8:	tst	r0, #8
   587ac:	bne	589f4 <fputs@plt+0x47640>
   587b0:	ldr	r6, [r5, #20]
   587b4:	cmp	r6, #0
   587b8:	beq	5899c <fputs@plt+0x475e8>
   587bc:	str	r5, [sp, #28]
   587c0:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   587c4:	cmp	r0, #0
   587c8:	moveq	r0, #65	; 0x41
   587cc:	strbeq	r0, [fp, #-29]	; 0xffffffe3
   587d0:	mov	r5, sl
   587d4:	cmp	r2, #0
   587d8:	mov	r7, r2
   587dc:	beq	587f4 <fputs@plt+0x47440>
   587e0:	ldr	r0, [sp, #28]
   587e4:	ldr	r1, [r0, #12]
   587e8:	mov	r0, r4
   587ec:	bl	58148 <fputs@plt+0x46d94>
   587f0:	str	r0, [r7, #20]
   587f4:	str	r7, [sp, #12]
   587f8:	mov	r0, r4
   587fc:	bl	58f08 <fputs@plt+0x47b54>
   58800:	str	r0, [sp, #24]
   58804:	mov	r0, r4
   58808:	bl	58f08 <fputs@plt+0x47b54>
   5880c:	mov	sl, r0
   58810:	ldr	r0, [sp, #32]
   58814:	cmp	r0, #0
   58818:	beq	58830 <fputs@plt+0x4747c>
   5881c:	mov	r0, r8
   58820:	mov	r1, #25
   58824:	mov	r2, #0
   58828:	mov	r3, sl
   5882c:	bl	56a58 <fputs@plt+0x456a4>
   58830:	str	r9, [sp, #16]
   58834:	ldr	r0, [r6]
   58838:	cmp	r0, #1
   5883c:	blt	58974 <fputs@plt+0x475c0>
   58840:	add	r9, r0, #1
   58844:	ldr	r6, [r6, #4]
   58848:	ldr	r7, [r6]
   5884c:	cmp	r5, #0
   58850:	blt	58874 <fputs@plt+0x474c0>
   58854:	mov	r0, r7
   58858:	bl	5813c <fputs@plt+0x46d88>
   5885c:	cmp	r0, #0
   58860:	bne	58874 <fputs@plt+0x474c0>
   58864:	mov	r0, r8
   58868:	mov	r1, r5
   5886c:	bl	56304 <fputs@plt+0x44f50>
   58870:	mvn	r5, #0
   58874:	ldr	r0, [sp, #32]
   58878:	cmp	r0, #0
   5887c:	beq	588b0 <fputs@plt+0x474fc>
   58880:	mov	r0, r7
   58884:	add	r1, sp, #36	; 0x24
   58888:	bl	5af30 <fputs@plt+0x49b7c>
   5888c:	cmp	r0, #0
   58890:	beq	58918 <fputs@plt+0x47564>
   58894:	ldr	r0, [sp, #28]
   58898:	ldr	r2, [r0, #28]
   5889c:	ldr	r0, [sp, #36]	; 0x24
   588a0:	str	r0, [sp]
   588a4:	mov	r0, r8
   588a8:	mov	r1, #84	; 0x54
   588ac:	b	5895c <fputs@plt+0x475a8>
   588b0:	mov	r0, r4
   588b4:	mov	r1, r7
   588b8:	ldr	r2, [sp, #24]
   588bc:	bl	56a78 <fputs@plt+0x456c4>
   588c0:	mov	r7, r0
   588c4:	str	sl, [sp]
   588c8:	sub	r0, fp, #29
   588cc:	str	r0, [sp, #4]
   588d0:	mov	r0, #1
   588d4:	str	r0, [sp, #8]
   588d8:	mov	r0, r8
   588dc:	mov	r1, #49	; 0x31
   588e0:	mov	r2, r7
   588e4:	mov	r3, #1
   588e8:	bl	560f8 <fputs@plt+0x44d44>
   588ec:	mov	r0, r4
   588f0:	mov	r1, r7
   588f4:	mov	r2, #1
   588f8:	bl	57e3c <fputs@plt+0x46a88>
   588fc:	ldr	r0, [sp, #28]
   58900:	ldr	r2, [r0, #28]
   58904:	mov	r0, r8
   58908:	mov	r1, #110	; 0x6e
   5890c:	mov	r3, sl
   58910:	bl	56a58 <fputs@plt+0x456a4>
   58914:	b	58964 <fputs@plt+0x475b0>
   58918:	mov	r0, r4
   5891c:	mov	r1, r7
   58920:	ldr	r2, [sp, #24]
   58924:	bl	56a78 <fputs@plt+0x456c4>
   58928:	mov	r7, r0
   5892c:	mov	r0, r8
   58930:	bl	5afb8 <fputs@plt+0x49c04>
   58934:	add	r3, r0, #2
   58938:	mov	r0, r8
   5893c:	mov	r1, #38	; 0x26
   58940:	mov	r2, r7
   58944:	bl	56a58 <fputs@plt+0x456a4>
   58948:	ldr	r0, [sp, #28]
   5894c:	ldr	r2, [r0, #28]
   58950:	str	r7, [sp]
   58954:	mov	r0, r8
   58958:	mov	r1, #75	; 0x4b
   5895c:	mov	r3, sl
   58960:	bl	4644c <fputs@plt+0x35098>
   58964:	sub	r9, r9, #1
   58968:	add	r6, r6, #20
   5896c:	cmp	r9, #1
   58970:	bgt	58848 <fputs@plt+0x47494>
   58974:	mov	r0, r4
   58978:	ldr	r1, [sp, #24]
   5897c:	bl	58f44 <fputs@plt+0x47b90>
   58980:	mov	r0, r4
   58984:	mov	r1, sl
   58988:	bl	58f44 <fputs@plt+0x47b90>
   5898c:	ldr	r9, [sp, #16]
   58990:	mov	sl, r5
   58994:	ldr	r5, [sp, #28]
   58998:	ldr	r2, [sp, #12]
   5899c:	cmp	r2, #0
   589a0:	bne	58b00 <fputs@plt+0x4774c>
   589a4:	b	58b10 <fputs@plt+0x4775c>
   589a8:	mov	r6, #0
   589ac:	b	58b48 <fputs@plt+0x47794>
   589b0:	ldr	r7, [r5, #20]
   589b4:	ldr	r0, [r4, #76]	; 0x4c
   589b8:	add	r2, r0, #1
   589bc:	str	r2, [r4, #76]	; 0x4c
   589c0:	add	r0, sp, #36	; 0x24
   589c4:	mov	r1, #0
   589c8:	bl	5af14 <fputs@plt+0x49b60>
   589cc:	ldrb	r0, [r5]
   589d0:	cmp	r0, #119	; 0x77
   589d4:	bne	58a4c <fputs@plt+0x47698>
   589d8:	mov	r0, #10
   589dc:	strb	r0, [sp, #36]	; 0x24
   589e0:	ldr	r3, [sp, #40]	; 0x28
   589e4:	str	r3, [sp, #44]	; 0x2c
   589e8:	mov	r0, r8
   589ec:	mov	r1, #25
   589f0:	b	58a60 <fputs@plt+0x476ac>
   589f4:	str	r9, [sp, #16]
   589f8:	mov	r9, r2
   589fc:	str	sl, [sp, #32]
   58a00:	ldr	r7, [r5, #20]
   58a04:	ldr	r2, [r5, #28]
   58a08:	add	sl, sp, #36	; 0x24
   58a0c:	mov	r0, sl
   58a10:	mov	r1, #11
   58a14:	bl	5af14 <fputs@plt+0x49b60>
   58a18:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   58a1c:	strb	r0, [sp, #37]	; 0x25
   58a20:	mov	r6, #0
   58a24:	str	r6, [r7, #12]
   58a28:	mov	r0, r4
   58a2c:	mov	r1, r7
   58a30:	mov	r2, sl
   58a34:	bl	4c8d4 <fputs@plt+0x3b520>
   58a38:	cmp	r0, #0
   58a3c:	beq	58ad8 <fputs@plt+0x47724>
   58a40:	mov	r0, r9
   58a44:	bl	2f580 <fputs@plt+0x1e1cc>
   58a48:	b	58b48 <fputs@plt+0x47794>
   58a4c:	mov	r0, #3
   58a50:	strb	r0, [sp, #36]	; 0x24
   58a54:	ldr	r3, [sp, #40]	; 0x28
   58a58:	mov	r0, r8
   58a5c:	mov	r1, #22
   58a60:	mov	r2, #0
   58a64:	bl	56a58 <fputs@plt+0x456a4>
   58a68:	ldr	r1, [r7, #56]	; 0x38
   58a6c:	ldr	r0, [r4]
   58a70:	bl	43f70 <fputs@plt+0x32bbc>
   58a74:	movw	r0, #13700	; 0x3584
   58a78:	movt	r0, #8
   58a7c:	add	r0, r0, #8
   58a80:	str	r0, [sp]
   58a84:	mov	r6, #0
   58a88:	mov	r0, r4
   58a8c:	mov	r1, #132	; 0x84
   58a90:	mov	r2, #0
   58a94:	mov	r3, #0
   58a98:	bl	4ae18 <fputs@plt+0x39a64>
   58a9c:	str	r0, [r7, #56]	; 0x38
   58aa0:	str	r6, [r7, #12]
   58aa4:	ldr	r0, [r7, #8]
   58aa8:	bic	r0, r0, #512	; 0x200
   58aac:	str	r0, [r7, #8]
   58ab0:	add	r2, sp, #36	; 0x24
   58ab4:	mov	r0, r4
   58ab8:	mov	r1, r7
   58abc:	bl	4c8d4 <fputs@plt+0x3b520>
   58ac0:	cmp	r0, #0
   58ac4:	bne	58b48 <fputs@plt+0x47794>
   58ac8:	ldr	r6, [sp, #40]	; 0x28
   58acc:	cmp	r9, #0
   58ad0:	bne	58b1c <fputs@plt+0x47768>
   58ad4:	b	58b2c <fputs@plt+0x47778>
   58ad8:	ldr	r1, [r5, #12]
   58adc:	ldr	r0, [r7]
   58ae0:	ldr	r0, [r0, #4]
   58ae4:	ldr	r2, [r0]
   58ae8:	mov	r0, r4
   58aec:	bl	5ace8 <fputs@plt+0x49934>
   58af0:	mov	r2, r9
   58af4:	str	r0, [r9, #20]
   58af8:	ldr	sl, [sp, #32]
   58afc:	ldr	r9, [sp, #16]
   58b00:	mov	r0, r8
   58b04:	ldr	r1, [sp, #20]
   58b08:	mvn	r3, #5
   58b0c:	bl	1ac10 <fputs@plt+0x985c>
   58b10:	mov	r6, #0
   58b14:	cmp	r9, #0
   58b18:	beq	58b2c <fputs@plt+0x47778>
   58b1c:	ldr	r1, [r5, #28]
   58b20:	mov	r0, r8
   58b24:	mov	r2, r9
   58b28:	bl	5afc0 <fputs@plt+0x49c0c>
   58b2c:	cmp	sl, #0
   58b30:	blt	58b40 <fputs@plt+0x4778c>
   58b34:	mov	r0, r8
   58b38:	mov	r1, sl
   58b3c:	bl	560e4 <fputs@plt+0x44d30>
   58b40:	mov	r0, r4
   58b44:	bl	580b0 <fputs@plt+0x46cfc>
   58b48:	mov	r0, r6
   58b4c:	sub	sp, fp, #28
   58b50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58b54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58b58:	add	fp, sp, #28
   58b5c:	sub	sp, sp, #52	; 0x34
   58b60:	mov	r9, r3
   58b64:	mov	r6, r2
   58b68:	mov	sl, r1
   58b6c:	mov	r5, r0
   58b70:	mov	r0, #0
   58b74:	str	r0, [fp, #-32]	; 0xffffffe0
   58b78:	subs	r0, r2, r3
   58b7c:	sub	r3, fp, #32
   58b80:	moveq	r3, r0
   58b84:	ldr	r8, [r5, #8]
   58b88:	mov	r0, r5
   58b8c:	mov	r2, #3
   58b90:	bl	5b034 <fputs@plt+0x49c80>
   58b94:	mov	r7, r0
   58b98:	mov	r0, sl
   58b9c:	bl	5b354 <fputs@plt+0x49fa0>
   58ba0:	strb	r0, [fp, #-33]	; 0xffffffdf
   58ba4:	mov	r0, r5
   58ba8:	bl	580a0 <fputs@plt+0x46cec>
   58bac:	mov	r0, r5
   58bb0:	bl	58f08 <fputs@plt+0x47b54>
   58bb4:	mov	r4, r0
   58bb8:	ldr	r1, [sl, #12]
   58bbc:	mov	r0, r5
   58bc0:	mov	r2, r4
   58bc4:	bl	5626c <fputs@plt+0x44eb8>
   58bc8:	cmp	r7, #5
   58bcc:	str	r6, [sp, #28]
   58bd0:	str	r8, [sp, #32]
   58bd4:	bne	58d94 <fputs@plt+0x479e0>
   58bd8:	mov	r0, #0
   58bdc:	str	r0, [sp, #36]	; 0x24
   58be0:	ldr	r1, [sl, #12]
   58be4:	mov	r7, r9
   58be8:	ldr	r9, [sl, #20]
   58bec:	mov	r0, r5
   58bf0:	bl	58148 <fputs@plt+0x46d94>
   58bf4:	str	r0, [sp, #20]
   58bf8:	mov	r0, r8
   58bfc:	bl	57ff0 <fputs@plt+0x46c3c>
   58c00:	str	r0, [sp, #16]
   58c04:	str	r7, [sp, #24]
   58c08:	cmp	r7, r6
   58c0c:	beq	58c34 <fputs@plt+0x47880>
   58c10:	mov	r0, r5
   58c14:	bl	58f08 <fputs@plt+0x47b54>
   58c18:	str	r0, [sp, #36]	; 0x24
   58c1c:	str	r0, [sp]
   58c20:	ldr	r0, [sp, #32]
   58c24:	mov	r1, #85	; 0x55
   58c28:	mov	r2, r4
   58c2c:	mov	r3, r4
   58c30:	bl	4644c <fputs@plt+0x35098>
   58c34:	ldr	r0, [r9]
   58c38:	cmp	r0, #1
   58c3c:	blt	58d48 <fputs@plt+0x47994>
   58c40:	mov	r6, #0
   58c44:	mov	sl, #0
   58c48:	ldr	r0, [r9, #4]
   58c4c:	ldr	r1, [r0, r6]
   58c50:	mov	r7, r5
   58c54:	mov	r0, r5
   58c58:	add	r2, sp, #40	; 0x28
   58c5c:	bl	57e40 <fputs@plt+0x46a8c>
   58c60:	mov	r8, r0
   58c64:	ldr	r0, [sp, #36]	; 0x24
   58c68:	cmp	r0, #0
   58c6c:	ldr	r5, [sp, #32]
   58c70:	beq	58ca0 <fputs@plt+0x478ec>
   58c74:	ldr	r0, [r9, #4]
   58c78:	ldr	r0, [r0, r6]
   58c7c:	bl	5b3b4 <fputs@plt+0x4a000>
   58c80:	cmp	r0, #0
   58c84:	beq	58ca0 <fputs@plt+0x478ec>
   58c88:	ldr	r2, [sp, #36]	; 0x24
   58c8c:	str	r2, [sp]
   58c90:	mov	r0, r5
   58c94:	mov	r1, #85	; 0x55
   58c98:	mov	r3, r8
   58c9c:	bl	4644c <fputs@plt+0x35098>
   58ca0:	ldr	r3, [sp, #28]
   58ca4:	ldr	r0, [sp, #24]
   58ca8:	cmp	r0, r3
   58cac:	bne	58cf0 <fputs@plt+0x4793c>
   58cb0:	ldr	r0, [r9]
   58cb4:	sub	r0, r0, #1
   58cb8:	cmp	sl, r0
   58cbc:	blt	58cf0 <fputs@plt+0x4793c>
   58cc0:	str	r8, [sp]
   58cc4:	ldr	r0, [sp, #20]
   58cc8:	str	r0, [sp, #4]
   58ccc:	mvn	r0, #3
   58cd0:	str	r0, [sp, #8]
   58cd4:	mov	r0, r5
   58cd8:	mov	r1, #78	; 0x4e
   58cdc:	mov	r2, r4
   58ce0:	bl	560f8 <fputs@plt+0x44d44>
   58ce4:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   58ce8:	orr	r1, r0, #16
   58cec:	b	58d1c <fputs@plt+0x47968>
   58cf0:	str	r8, [sp]
   58cf4:	ldr	r0, [sp, #20]
   58cf8:	str	r0, [sp, #4]
   58cfc:	mvn	r0, #3
   58d00:	str	r0, [sp, #8]
   58d04:	mov	r0, r5
   58d08:	mov	r1, #79	; 0x4f
   58d0c:	mov	r2, r4
   58d10:	ldr	r3, [sp, #16]
   58d14:	bl	560f8 <fputs@plt+0x44d44>
   58d18:	ldrb	r1, [fp, #-33]	; 0xffffffdf
   58d1c:	mov	r0, r5
   58d20:	bl	1aaa0 <fputs@plt+0x96ec>
   58d24:	mov	r5, r7
   58d28:	ldr	r1, [sp, #40]	; 0x28
   58d2c:	mov	r0, r7
   58d30:	bl	58f44 <fputs@plt+0x47b90>
   58d34:	add	r6, r6, #20
   58d38:	add	sl, sl, #1
   58d3c:	ldr	r0, [r9]
   58d40:	cmp	sl, r0
   58d44:	blt	58c48 <fputs@plt+0x47894>
   58d48:	ldr	r7, [sp, #36]	; 0x24
   58d4c:	cmp	r7, #0
   58d50:	ldr	r6, [sp, #32]
   58d54:	beq	58d78 <fputs@plt+0x479c4>
   58d58:	mov	r0, r6
   58d5c:	mov	r1, #76	; 0x4c
   58d60:	mov	r2, r7
   58d64:	ldr	r3, [sp, #24]
   58d68:	bl	56a58 <fputs@plt+0x456a4>
   58d6c:	mov	r0, r6
   58d70:	ldr	r1, [sp, #28]
   58d74:	bl	562d8 <fputs@plt+0x44f24>
   58d78:	mov	r0, r6
   58d7c:	ldr	r1, [sp, #16]
   58d80:	bl	58114 <fputs@plt+0x46d60>
   58d84:	mov	r0, r5
   58d88:	mov	r1, r7
   58d8c:	bl	58f44 <fputs@plt+0x47b90>
   58d90:	b	58eec <fputs@plt+0x47b38>
   58d94:	ldr	r0, [sl, #12]
   58d98:	bl	5b3b4 <fputs@plt+0x4a000>
   58d9c:	cmp	r0, #0
   58da0:	beq	58e14 <fputs@plt+0x47a60>
   58da4:	mov	r8, r7
   58da8:	ldr	r7, [sp, #28]
   58dac:	cmp	r7, r9
   58db0:	bne	58dcc <fputs@plt+0x47a18>
   58db4:	ldr	r0, [sp, #32]
   58db8:	mov	r1, #76	; 0x4c
   58dbc:	mov	r2, r4
   58dc0:	mov	r3, r9
   58dc4:	bl	56a58 <fputs@plt+0x456a4>
   58dc8:	b	58e10 <fputs@plt+0x47a5c>
   58dcc:	ldr	r6, [sp, #32]
   58dd0:	mov	r0, r6
   58dd4:	mov	r1, #77	; 0x4d
   58dd8:	mov	r2, r4
   58ddc:	bl	57fcc <fputs@plt+0x46c18>
   58de0:	str	r0, [sp, #36]	; 0x24
   58de4:	ldr	r2, [sl, #28]
   58de8:	mov	r0, r6
   58dec:	mov	r1, #108	; 0x6c
   58df0:	mov	r3, r7
   58df4:	bl	56a58 <fputs@plt+0x456a4>
   58df8:	mov	r0, r6
   58dfc:	mov	r1, r9
   58e00:	bl	562d8 <fputs@plt+0x44f24>
   58e04:	mov	r0, r6
   58e08:	ldr	r1, [sp, #36]	; 0x24
   58e0c:	bl	560e4 <fputs@plt+0x44d30>
   58e10:	mov	r7, r8
   58e14:	cmp	r7, #1
   58e18:	bne	58e54 <fputs@plt+0x47aa0>
   58e1c:	ldr	r7, [sp, #32]
   58e20:	mov	r0, r7
   58e24:	mov	r1, #38	; 0x26
   58e28:	mov	r2, r4
   58e2c:	ldr	r6, [sp, #28]
   58e30:	mov	r3, r6
   58e34:	bl	56a58 <fputs@plt+0x456a4>
   58e38:	ldr	r2, [sl, #28]
   58e3c:	str	r4, [sp]
   58e40:	mov	r0, r7
   58e44:	mov	r1, #70	; 0x46
   58e48:	mov	r3, r6
   58e4c:	bl	4644c <fputs@plt+0x35098>
   58e50:	b	58eec <fputs@plt+0x47b38>
   58e54:	mov	r6, #1
   58e58:	sub	r0, fp, #33	; 0x21
   58e5c:	mov	r1, #0
   58e60:	str	r1, [sp]
   58e64:	stmib	sp, {r0, r6}
   58e68:	ldr	r7, [sp, #32]
   58e6c:	mov	r0, r7
   58e70:	mov	r1, #48	; 0x30
   58e74:	mov	r2, r4
   58e78:	mov	r3, #1
   58e7c:	bl	560f8 <fputs@plt+0x44d44>
   58e80:	ldr	r2, [sl, #28]
   58e84:	ldr	r0, [fp, #-32]	; 0xffffffe0
   58e88:	cmp	r0, #0
   58e8c:	beq	58ed8 <fputs@plt+0x47b24>
   58e90:	stm	sp, {r4, r6}
   58e94:	mov	r0, r7
   58e98:	mov	r1, #69	; 0x45
   58e9c:	mov	r3, #0
   58ea0:	bl	1aa5c <fputs@plt+0x96a8>
   58ea4:	mov	r6, r0
   58ea8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   58eac:	mov	r0, r7
   58eb0:	mov	r1, #76	; 0x4c
   58eb4:	mov	r3, r9
   58eb8:	bl	56a58 <fputs@plt+0x456a4>
   58ebc:	mov	r0, r7
   58ec0:	ldr	r1, [sp, #28]
   58ec4:	bl	562d8 <fputs@plt+0x44f24>
   58ec8:	mov	r0, r7
   58ecc:	mov	r1, r6
   58ed0:	bl	560e4 <fputs@plt+0x44d30>
   58ed4:	b	58eec <fputs@plt+0x47b38>
   58ed8:	stm	sp, {r4, r6}
   58edc:	mov	r0, r7
   58ee0:	mov	r1, #68	; 0x44
   58ee4:	ldr	r3, [sp, #28]
   58ee8:	bl	1aa5c <fputs@plt+0x96a8>
   58eec:	mov	r0, r5
   58ef0:	mov	r1, r4
   58ef4:	bl	58f44 <fputs@plt+0x47b90>
   58ef8:	mov	r0, r5
   58efc:	bl	580b0 <fputs@plt+0x46cfc>
   58f00:	sub	sp, fp, #28
   58f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58f08:	ldrb	r1, [r0, #19]
   58f0c:	cmp	r1, #0
   58f10:	beq	58f30 <fputs@plt+0x47b7c>
   58f14:	sub	r1, r1, #1
   58f18:	strb	r1, [r0, #19]
   58f1c:	uxtb	r1, r1
   58f20:	add	r0, r0, r1, lsl #2
   58f24:	ldr	r1, [r0, #28]
   58f28:	mov	r0, r1
   58f2c:	bx	lr
   58f30:	ldr	r1, [r0, #76]	; 0x4c
   58f34:	add	r1, r1, #1
   58f38:	str	r1, [r0, #76]	; 0x4c
   58f3c:	mov	r0, r1
   58f40:	bx	lr
   58f44:	push	{fp, lr}
   58f48:	mov	fp, sp
   58f4c:	cmp	r1, #0
   58f50:	beq	58f94 <fputs@plt+0x47be0>
   58f54:	ldrb	ip, [r0, #19]
   58f58:	cmp	ip, #7
   58f5c:	pophi	{fp, pc}
   58f60:	add	lr, r0, #130	; 0x82
   58f64:	mov	r2, #0
   58f68:	ldr	r3, [lr, #6]
   58f6c:	cmp	r3, r1
   58f70:	beq	58f98 <fputs@plt+0x47be4>
   58f74:	add	lr, lr, #20
   58f78:	add	r2, r2, #1
   58f7c:	cmp	r2, #10
   58f80:	bcc	58f68 <fputs@plt+0x47bb4>
   58f84:	add	r2, ip, #1
   58f88:	strb	r2, [r0, #19]
   58f8c:	add	r0, r0, ip, lsl #2
   58f90:	str	r1, [r0, #28]
   58f94:	pop	{fp, pc}
   58f98:	mov	r0, #1
   58f9c:	strb	r0, [lr]
   58fa0:	pop	{fp, pc}
   58fa4:	str	r1, [r0, #28]
   58fa8:	ldrb	r1, [r0]
   58fac:	mov	r2, #157	; 0x9d
   58fb0:	strb	r2, [r0]
   58fb4:	strb	r1, [r0, #38]	; 0x26
   58fb8:	ldr	r1, [r0, #4]
   58fbc:	bic	r1, r1, #4096	; 0x1000
   58fc0:	str	r1, [r0, #4]
   58fc4:	bx	lr
   58fc8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   58fcc:	add	fp, sp, #24
   58fd0:	sub	sp, sp, #24
   58fd4:	mov	r4, r0
   58fd8:	ldr	r5, [r0, #8]
   58fdc:	mov	r0, #0
   58fe0:	str	r0, [sp, #20]
   58fe4:	str	r0, [sp, #16]
   58fe8:	cmp	r1, #0
   58fec:	cmpne	r5, #0
   58ff0:	bne	58ffc <fputs@plt+0x47c48>
   58ff4:	sub	sp, fp, #24
   58ff8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   58ffc:	mov	r9, r3
   59000:	mov	r8, r2
   59004:	mov	r7, r1
   59008:	ldrb	r0, [r1]
   5900c:	sub	r1, r0, #19
   59010:	cmp	r1, #129	; 0x81
   59014:	bhi	592dc <fputs@plt+0x47f28>
   59018:	eor	r6, r0, #1
   5901c:	add	r2, pc, #0
   59020:	ldr	pc, [r2, r1, lsl #2]
   59024:	andeq	r9, r5, r4, asr #5
   59028:	ldrdeq	r9, [r5], -ip
   5902c:	ldrdeq	r9, [r5], -ip
   59030:	ldrdeq	r9, [r5], -ip
   59034:	ldrdeq	r9, [r5], -ip
   59038:	ldrdeq	r9, [r5], -ip
   5903c:	ldrdeq	r9, [r5], -ip
   59040:	ldrdeq	r9, [r5], -ip
   59044:	ldrdeq	r9, [r5], -ip
   59048:	ldrdeq	r9, [r5], -ip
   5904c:	ldrdeq	r9, [r5], -ip
   59050:	ldrdeq	r9, [r5], -ip
   59054:	ldrdeq	r9, [r5], -ip
   59058:	ldrdeq	r9, [r5], -ip
   5905c:	ldrdeq	r9, [r5], -ip
   59060:	ldrdeq	r9, [r5], -ip
   59064:	ldrdeq	r9, [r5], -ip
   59068:	ldrdeq	r9, [r5], -ip
   5906c:	ldrdeq	r9, [r5], -ip
   59070:	ldrdeq	r9, [r5], -ip
   59074:	ldrdeq	r9, [r5], -ip
   59078:	ldrdeq	r9, [r5], -ip
   5907c:	ldrdeq	r9, [r5], -ip
   59080:	ldrdeq	r9, [r5], -ip
   59084:	ldrdeq	r9, [r5], -ip
   59088:	ldrdeq	r9, [r5], -ip
   5908c:	ldrdeq	r9, [r5], -ip
   59090:	ldrdeq	r9, [r5], -ip
   59094:	ldrdeq	r9, [r5], -ip
   59098:	ldrdeq	r9, [r5], -ip
   5909c:	ldrdeq	r9, [r5], -ip
   590a0:	ldrdeq	r9, [r5], -ip
   590a4:	ldrdeq	r9, [r5], -ip
   590a8:	ldrdeq	r9, [r5], -ip
   590ac:	ldrdeq	r9, [r5], -ip
   590b0:	ldrdeq	r9, [r5], -ip
   590b4:	ldrdeq	r9, [r5], -ip
   590b8:	ldrdeq	r9, [r5], -ip
   590bc:	ldrdeq	r9, [r5], -ip
   590c0:	ldrdeq	r9, [r5], -ip
   590c4:	ldrdeq	r9, [r5], -ip
   590c8:	ldrdeq	r9, [r5], -ip
   590cc:	ldrdeq	r9, [r5], -ip
   590d0:	ldrdeq	r9, [r5], -ip
   590d4:	ldrdeq	r9, [r5], -ip
   590d8:	ldrdeq	r9, [r5], -ip
   590dc:	ldrdeq	r9, [r5], -ip
   590e0:	ldrdeq	r9, [r5], -ip
   590e4:	ldrdeq	r9, [r5], -ip
   590e8:	ldrdeq	r9, [r5], -ip
   590ec:	ldrdeq	r9, [r5], -ip
   590f0:	ldrdeq	r9, [r5], -ip
   590f4:	strdeq	r9, [r5], -ip
   590f8:	andeq	r9, r5, r8, asr #6
   590fc:	andeq	r9, r5, ip, lsr #4
   59100:	andeq	r9, r5, r4, lsl #7
   59104:	andeq	r9, r5, r0, lsr #7
   59108:	muleq	r5, ip, r2
   5910c:	muleq	r5, ip, r2
   59110:	andeq	r9, r5, ip, lsr r2
   59114:	andeq	r9, r5, ip, lsr r2
   59118:	andeq	r9, r5, ip, lsr r2
   5911c:	andeq	r9, r5, ip, lsr r2
   59120:	andeq	r9, r5, ip, lsr r2
   59124:	andeq	r9, r5, ip, lsr r2
   59128:	ldrdeq	r9, [r5], -ip
   5912c:	ldrdeq	r9, [r5], -ip
   59130:	ldrdeq	r9, [r5], -ip
   59134:	ldrdeq	r9, [r5], -ip
   59138:	ldrdeq	r9, [r5], -ip
   5913c:	ldrdeq	r9, [r5], -ip
   59140:	ldrdeq	r9, [r5], -ip
   59144:	ldrdeq	r9, [r5], -ip
   59148:	ldrdeq	r9, [r5], -ip
   5914c:	ldrdeq	r9, [r5], -ip
   59150:	ldrdeq	r9, [r5], -ip
   59154:	ldrdeq	r9, [r5], -ip
   59158:	ldrdeq	r9, [r5], -ip
   5915c:	ldrdeq	r9, [r5], -ip
   59160:	ldrdeq	r9, [r5], -ip
   59164:	ldrdeq	r9, [r5], -ip
   59168:	ldrdeq	r9, [r5], -ip
   5916c:	ldrdeq	r9, [r5], -ip
   59170:	ldrdeq	r9, [r5], -ip
   59174:	ldrdeq	r9, [r5], -ip
   59178:	ldrdeq	r9, [r5], -ip
   5917c:	ldrdeq	r9, [r5], -ip
   59180:	ldrdeq	r9, [r5], -ip
   59184:	ldrdeq	r9, [r5], -ip
   59188:	ldrdeq	r9, [r5], -ip
   5918c:	ldrdeq	r9, [r5], -ip
   59190:	ldrdeq	r9, [r5], -ip
   59194:	ldrdeq	r9, [r5], -ip
   59198:	ldrdeq	r9, [r5], -ip
   5919c:	ldrdeq	r9, [r5], -ip
   591a0:	ldrdeq	r9, [r5], -ip
   591a4:	ldrdeq	r9, [r5], -ip
   591a8:	ldrdeq	r9, [r5], -ip
   591ac:	ldrdeq	r9, [r5], -ip
   591b0:	ldrdeq	r9, [r5], -ip
   591b4:	ldrdeq	r9, [r5], -ip
   591b8:	ldrdeq	r9, [r5], -ip
   591bc:	ldrdeq	r9, [r5], -ip
   591c0:	ldrdeq	r9, [r5], -ip
   591c4:	ldrdeq	r9, [r5], -ip
   591c8:	ldrdeq	r9, [r5], -ip
   591cc:	ldrdeq	r9, [r5], -ip
   591d0:	ldrdeq	r9, [r5], -ip
   591d4:	ldrdeq	r9, [r5], -ip
   591d8:	ldrdeq	r9, [r5], -ip
   591dc:	ldrdeq	r9, [r5], -ip
   591e0:	ldrdeq	r9, [r5], -ip
   591e4:	ldrdeq	r9, [r5], -ip
   591e8:	ldrdeq	r9, [r5], -ip
   591ec:	ldrdeq	r9, [r5], -ip
   591f0:	ldrdeq	r9, [r5], -ip
   591f4:	ldrdeq	r9, [r5], -ip
   591f8:	ldrdeq	r9, [r5], -ip
   591fc:	ldrdeq	r9, [r5], -ip
   59200:	ldrdeq	r9, [r5], -ip
   59204:	ldrdeq	r9, [r5], -ip
   59208:	ldrdeq	r9, [r5], -ip
   5920c:	ldrdeq	r9, [r5], -ip
   59210:	ldrdeq	r9, [r5], -ip
   59214:	ldrdeq	r9, [r5], -ip
   59218:	ldrdeq	r9, [r5], -ip
   5921c:	ldrdeq	r9, [r5], -ip
   59220:	ldrdeq	r9, [r5], -ip
   59224:	ldrdeq	r9, [r5], -ip
   59228:	andeq	r9, r5, ip, lsr #4
   5922c:	mov	r6, #79	; 0x4f
   59230:	cmp	r0, #73	; 0x49
   59234:	movweq	r6, #78	; 0x4e
   59238:	mov	r9, #128	; 0x80
   5923c:	ldr	r1, [r7, #12]
   59240:	add	r2, sp, #20
   59244:	mov	r0, r4
   59248:	bl	57e40 <fputs@plt+0x46a8c>
   5924c:	mov	r5, r0
   59250:	ldr	r1, [r7, #16]
   59254:	add	r2, sp, #16
   59258:	mov	r0, r4
   5925c:	bl	57e40 <fputs@plt+0x46a8c>
   59260:	ldr	r1, [r7, #12]
   59264:	ldr	r2, [r7, #16]
   59268:	str	r5, [sp]
   5926c:	stmib	sp, {r0, r8, r9}
   59270:	mov	r0, r4
   59274:	mov	r3, r6
   59278:	bl	57f58 <fputs@plt+0x46ba4>
   5927c:	ldr	r1, [sp, #20]
   59280:	mov	r0, r4
   59284:	bl	58f44 <fputs@plt+0x47b90>
   59288:	ldr	r1, [sp, #16]
   5928c:	mov	r0, r4
   59290:	bl	58f44 <fputs@plt+0x47b90>
   59294:	sub	sp, fp, #24
   59298:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5929c:	ldr	r1, [r7, #12]
   592a0:	add	r2, sp, #20
   592a4:	mov	r0, r4
   592a8:	bl	57e40 <fputs@plt+0x46a8c>
   592ac:	mov	r2, r0
   592b0:	mov	r0, r5
   592b4:	mov	r1, r6
   592b8:	mov	r3, r8
   592bc:	bl	56a58 <fputs@plt+0x456a4>
   592c0:	b	5927c <fputs@plt+0x47ec8>
   592c4:	ldr	r1, [r7, #12]
   592c8:	mov	r0, r4
   592cc:	mov	r2, r8
   592d0:	mov	r3, r9
   592d4:	bl	5b5b8 <fputs@plt+0x4a204>
   592d8:	b	5927c <fputs@plt+0x47ec8>
   592dc:	mov	r0, r7
   592e0:	bl	5bb08 <fputs@plt+0x4a754>
   592e4:	cmp	r0, #0
   592e8:	beq	593c0 <fputs@plt+0x4800c>
   592ec:	mov	r0, r5
   592f0:	mov	r1, r8
   592f4:	bl	562d8 <fputs@plt+0x44f24>
   592f8:	b	5927c <fputs@plt+0x47ec8>
   592fc:	mov	r0, r5
   59300:	bl	57ff0 <fputs@plt+0x46c3c>
   59304:	mov	r6, r0
   59308:	ldr	r1, [r7, #12]
   5930c:	eor	r3, r9, #16
   59310:	mov	r0, r4
   59314:	mov	r2, r6
   59318:	bl	5b5b8 <fputs@plt+0x4a204>
   5931c:	mov	r0, r4
   59320:	bl	580a0 <fputs@plt+0x46cec>
   59324:	ldr	r1, [r7, #16]
   59328:	mov	r0, r4
   5932c:	mov	r2, r8
   59330:	mov	r3, r9
   59334:	bl	58fc8 <fputs@plt+0x47c14>
   59338:	mov	r0, r5
   5933c:	mov	r1, r6
   59340:	bl	58114 <fputs@plt+0x46d60>
   59344:	b	59378 <fputs@plt+0x47fc4>
   59348:	ldr	r1, [r7, #12]
   5934c:	mov	r0, r4
   59350:	mov	r2, r8
   59354:	mov	r3, r9
   59358:	bl	58fc8 <fputs@plt+0x47c14>
   5935c:	mov	r0, r4
   59360:	bl	580a0 <fputs@plt+0x46cec>
   59364:	ldr	r1, [r7, #16]
   59368:	mov	r0, r4
   5936c:	mov	r2, r8
   59370:	mov	r3, r9
   59374:	bl	58fc8 <fputs@plt+0x47c14>
   59378:	mov	r0, r4
   5937c:	bl	580b0 <fputs@plt+0x46cfc>
   59380:	b	5927c <fputs@plt+0x47ec8>
   59384:	str	r9, [sp]
   59388:	mov	r0, r4
   5938c:	mov	r1, r7
   59390:	mov	r2, r8
   59394:	mov	r3, #0
   59398:	bl	5ba18 <fputs@plt+0x4a664>
   5939c:	b	5927c <fputs@plt+0x47ec8>
   593a0:	cmp	r9, #0
   593a4:	beq	59404 <fputs@plt+0x48050>
   593a8:	mov	r0, r4
   593ac:	mov	r1, r7
   593b0:	mov	r2, r8
   593b4:	mov	r3, r8
   593b8:	bl	58b54 <fputs@plt+0x477a0>
   593bc:	b	5927c <fputs@plt+0x47ec8>
   593c0:	mov	r0, r7
   593c4:	bl	5bb4c <fputs@plt+0x4a798>
   593c8:	cmp	r0, #0
   593cc:	bne	5927c <fputs@plt+0x47ec8>
   593d0:	add	r2, sp, #20
   593d4:	mov	r0, r4
   593d8:	mov	r1, r7
   593dc:	bl	57e40 <fputs@plt+0x46a8c>
   593e0:	mov	r2, r0
   593e4:	cmp	r9, #0
   593e8:	movwne	r9, #1
   593ec:	str	r9, [sp]
   593f0:	mov	r0, r5
   593f4:	mov	r1, #46	; 0x2e
   593f8:	mov	r3, r8
   593fc:	bl	4644c <fputs@plt+0x35098>
   59400:	b	5927c <fputs@plt+0x47ec8>
   59404:	mov	r0, r5
   59408:	bl	57ff0 <fputs@plt+0x46c3c>
   5940c:	mov	r6, r0
   59410:	mov	r0, r4
   59414:	mov	r1, r7
   59418:	mov	r2, r8
   5941c:	mov	r3, r6
   59420:	bl	58b54 <fputs@plt+0x477a0>
   59424:	mov	r0, r5
   59428:	mov	r1, r6
   5942c:	bl	58114 <fputs@plt+0x46d60>
   59430:	b	5927c <fputs@plt+0x47ec8>
   59434:	ldr	r1, [r0, #416]	; 0x1a0
   59438:	cmp	r1, #0
   5943c:	moveq	r1, r0
   59440:	mov	r0, #1
   59444:	strb	r0, [r1, #21]
   59448:	bx	lr
   5944c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59450:	add	fp, sp, #28
   59454:	sub	sp, sp, #12
   59458:	mov	sl, r3
   5945c:	mov	r4, r2
   59460:	mov	r8, r1
   59464:	mov	r5, r0
   59468:	bl	56018 <fputs@plt+0x44c64>
   5946c:	mov	r6, r0
   59470:	ldr	r9, [fp, #12]
   59474:	ldr	r7, [fp, #8]
   59478:	cmp	r4, #2
   5947c:	moveq	r0, r5
   59480:	bleq	59434 <fputs@plt+0x48080>
   59484:	mov	r0, #0
   59488:	stm	sp, {r0, sl}
   5948c:	str	r7, [sp, #8]
   59490:	mov	r0, r6
   59494:	mov	r1, #21
   59498:	mov	r2, r8
   5949c:	mov	r3, r4
   594a0:	bl	560f8 <fputs@plt+0x44d44>
   594a4:	mov	r0, r6
   594a8:	mov	r1, r9
   594ac:	sub	sp, fp, #28
   594b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   594b4:	b	1aaa0 <fputs@plt+0x96ec>
   594b8:	push	{fp, lr}
   594bc:	mov	fp, sp
   594c0:	mov	ip, #0
   594c4:	mov	r3, #0
   594c8:	add	lr, r0, r3
   594cc:	ldr	r2, [lr, #136]	; 0x88
   594d0:	cmp	r2, r1
   594d4:	strbeq	ip, [lr, #130]	; 0x82
   594d8:	add	r3, r3, #20
   594dc:	cmp	r3, #200	; 0xc8
   594e0:	popeq	{fp, pc}
   594e4:	b	594c8 <fputs@plt+0x48114>
   594e8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   594ec:	add	fp, sp, #24
   594f0:	sub	sp, sp, #8
   594f4:	mov	r8, r2
   594f8:	mov	r6, r0
   594fc:	ldr	r4, [fp, #8]
   59500:	cmp	r3, #0
   59504:	blt	59534 <fputs@plt+0x48180>
   59508:	mov	r5, r3
   5950c:	mov	r7, r1
   59510:	ldrsh	r0, [r1, #32]
   59514:	cmp	r0, r3
   59518:	bne	59550 <fputs@plt+0x4819c>
   5951c:	mov	r0, r6
   59520:	mov	r1, #103	; 0x67
   59524:	mov	r2, r8
   59528:	mov	r3, r4
   5952c:	bl	56a58 <fputs@plt+0x456a4>
   59530:	b	59594 <fputs@plt+0x481e0>
   59534:	mov	r0, r6
   59538:	mov	r1, #103	; 0x67
   5953c:	mov	r2, r8
   59540:	mov	r3, r4
   59544:	sub	sp, fp, #24
   59548:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   5954c:	b	56a58 <fputs@plt+0x456a4>
   59550:	ldrb	r0, [r7, #42]	; 0x2a
   59554:	mov	r9, #153	; 0x99
   59558:	tst	r0, #16
   5955c:	movweq	r9, #47	; 0x2f
   59560:	tst	r0, #32
   59564:	mov	r3, r5
   59568:	beq	59580 <fputs@plt+0x481cc>
   5956c:	mov	r0, r7
   59570:	bl	439a8 <fputs@plt+0x325f4>
   59574:	sxth	r1, r5
   59578:	bl	59688 <fputs@plt+0x482d4>
   5957c:	mov	r3, r0
   59580:	str	r4, [sp]
   59584:	mov	r0, r6
   59588:	mov	r1, r9
   5958c:	mov	r2, r8
   59590:	bl	4644c <fputs@plt+0x35098>
   59594:	mov	r0, r6
   59598:	mov	r1, r7
   5959c:	mov	r2, r5
   595a0:	mov	r3, r4
   595a4:	sub	sp, fp, #24
   595a8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   595ac:	b	596cc <fputs@plt+0x48318>
   595b0:	push	{r4, r5, r6, sl, fp, lr}
   595b4:	add	fp, sp, #16
   595b8:	ldr	r5, [r0]
   595bc:	ldrb	r5, [r5, #64]	; 0x40
   595c0:	tst	r5, #2
   595c4:	bne	59654 <fputs@plt+0x482a0>
   595c8:	add	ip, r0, #124	; 0x7c
   595cc:	mov	r5, #0
   595d0:	ldr	r4, [ip, #12]
   595d4:	cmp	r4, #0
   595d8:	beq	59658 <fputs@plt+0x482a4>
   595dc:	add	ip, ip, #20
   595e0:	add	r5, r5, #1
   595e4:	cmp	r5, #10
   595e8:	bcc	595d0 <fputs@plt+0x4821c>
   595ec:	add	lr, r0, #140	; 0x8c
   595f0:	mov	r4, #0
   595f4:	mvn	r5, #-2147483648	; 0x80000000
   595f8:	mvn	ip, #0
   595fc:	ldr	r6, [lr], #20
   59600:	cmp	r6, r5
   59604:	movlt	ip, r4
   59608:	movlt	r5, r6
   5960c:	add	r4, r4, #1
   59610:	cmp	r4, #10
   59614:	bne	595fc <fputs@plt+0x48248>
   59618:	cmp	ip, #0
   5961c:	poplt	{r4, r5, r6, sl, fp, pc}
   59620:	add	r6, ip, ip, lsl #2
   59624:	add	r6, r0, r6, lsl #2
   59628:	ldr	r5, [r0, #108]	; 0x6c
   5962c:	str	r1, [r6, #124]	; 0x7c
   59630:	strh	r2, [r6, #128]	; 0x80
   59634:	str	r3, [r6, #136]	; 0x88
   59638:	mov	r1, #0
   5963c:	strb	r1, [r6, #130]	; 0x82
   59640:	str	r5, [r6, #132]	; 0x84
   59644:	ldr	r1, [r0, #112]	; 0x70
   59648:	add	r2, r1, #1
   5964c:	str	r2, [r0, #112]	; 0x70
   59650:	str	r1, [r6, #140]	; 0x8c
   59654:	pop	{r4, r5, r6, sl, fp, pc}
   59658:	ldr	r5, [r0, #108]	; 0x6c
   5965c:	str	r1, [ip]
   59660:	strh	r2, [ip, #4]
   59664:	str	r3, [ip, #12]
   59668:	mov	r1, #0
   5966c:	strb	r1, [ip, #6]
   59670:	str	r5, [ip, #8]
   59674:	ldr	r1, [r0, #112]	; 0x70
   59678:	add	r2, r1, #1
   5967c:	str	r2, [r0, #112]	; 0x70
   59680:	str	r1, [ip, #16]
   59684:	pop	{r4, r5, r6, sl, fp, pc}
   59688:	ldrh	r2, [r0, #52]	; 0x34
   5968c:	cmp	r2, #0
   59690:	beq	596c0 <fputs@plt+0x4830c>
   59694:	ldr	r3, [r0, #4]
   59698:	mov	r2, #0
   5969c:	uxth	ip, r1
   596a0:	ldrh	r1, [r3]
   596a4:	cmp	r1, ip
   596a8:	beq	596c4 <fputs@plt+0x48310>
   596ac:	add	r3, r3, #2
   596b0:	add	r2, r2, #1
   596b4:	ldrh	r1, [r0, #52]	; 0x34
   596b8:	cmp	r2, r1
   596bc:	bcc	596a0 <fputs@plt+0x482ec>
   596c0:	movw	r2, #65535	; 0xffff
   596c4:	sxth	r0, r2
   596c8:	bx	lr
   596cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   596d0:	add	fp, sp, #24
   596d4:	sub	sp, sp, #8
   596d8:	mov	r5, r0
   596dc:	ldr	r0, [r1, #12]
   596e0:	cmp	r0, #0
   596e4:	bne	59764 <fputs@plt+0x483b0>
   596e8:	mov	r8, r3
   596ec:	mov	r6, r2
   596f0:	mov	r7, r1
   596f4:	mov	r0, #0
   596f8:	str	r0, [sp, #4]
   596fc:	mov	r0, r5
   59700:	bl	46e68 <fputs@plt+0x35ab4>
   59704:	ldr	r1, [r7, #4]
   59708:	add	r2, r1, r6, lsl #4
   5970c:	ldr	r1, [r2, #4]
   59710:	ldrb	r3, [r2, #13]
   59714:	ldrb	r2, [r0, #66]	; 0x42
   59718:	add	r4, sp, #4
   5971c:	str	r4, [sp]
   59720:	bl	5976c <fputs@plt+0x483b8>
   59724:	ldr	r2, [sp, #4]
   59728:	cmp	r2, #0
   5972c:	beq	59740 <fputs@plt+0x4838c>
   59730:	mov	r0, r5
   59734:	mvn	r1, #0
   59738:	mvn	r3, #7
   5973c:	bl	1ac10 <fputs@plt+0x985c>
   59740:	ldr	r0, [r7, #4]
   59744:	add	r0, r0, r6, lsl #4
   59748:	ldrb	r0, [r0, #13]
   5974c:	cmp	r0, #69	; 0x45
   59750:	bne	59764 <fputs@plt+0x483b0>
   59754:	mov	r0, r5
   59758:	mov	r1, #39	; 0x27
   5975c:	mov	r2, r8
   59760:	bl	57fcc <fputs@plt+0x46c18>
   59764:	sub	sp, fp, #24
   59768:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5976c:	b	59770 <fputs@plt+0x483bc>
   59770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59774:	add	fp, sp, #28
   59778:	sub	sp, sp, #20
   5977c:	mov	r6, #0
   59780:	str	r6, [sp, #16]
   59784:	ldr	r7, [fp, #8]
   59788:	cmp	r1, #0
   5978c:	beq	59828 <fputs@plt+0x48474>
   59790:	mov	r8, r3
   59794:	mov	sl, r2
   59798:	mov	r5, r1
   5979c:	mov	r9, r0
   597a0:	b	597a8 <fputs@plt+0x483f4>
   597a4:	ldr	r5, [r5, #12]
   597a8:	ldrb	r4, [r5]
   597ac:	cmp	r4, #156	; 0x9c
   597b0:	cmpne	r4, #159	; 0x9f
   597b4:	beq	597a4 <fputs@plt+0x483f0>
   597b8:	cmp	r4, #157	; 0x9d
   597bc:	ldrbeq	r4, [r5, #38]	; 0x26
   597c0:	cmp	r4, #155	; 0x9b
   597c4:	beq	59830 <fputs@plt+0x4847c>
   597c8:	cmp	r4, #38	; 0x26
   597cc:	bne	59860 <fputs@plt+0x484ac>
   597d0:	ldr	r0, [r5, #8]
   597d4:	mov	r1, #0
   597d8:	bl	57c28 <fputs@plt+0x46874>
   597dc:	mov	r4, r0
   597e0:	ldr	r1, [r5, #12]
   597e4:	str	r7, [sp]
   597e8:	mov	r0, r9
   597ec:	mov	r2, sl
   597f0:	mov	r3, r4
   597f4:	bl	59770 <fputs@plt+0x483bc>
   597f8:	mov	r6, r0
   597fc:	ldr	r0, [r7]
   59800:	cmp	r0, #0
   59804:	beq	59bc4 <fputs@plt+0x48810>
   59808:	mov	r1, r4
   5980c:	mov	r2, #1
   59810:	bl	38dc8 <fputs@plt+0x27a14>
   59814:	ldr	r0, [r7]
   59818:	mov	r1, r8
   5981c:	mov	r2, #1
   59820:	bl	3c858 <fputs@plt+0x2b4a4>
   59824:	b	59bc4 <fputs@plt+0x48810>
   59828:	str	r6, [r7]
   5982c:	b	59bc4 <fputs@plt+0x48810>
   59830:	ldr	r0, [r5, #12]
   59834:	ldrb	r4, [r0]
   59838:	and	r1, r4, #254	; 0xfe
   5983c:	cmp	r1, #132	; 0x84
   59840:	bne	599f4 <fputs@plt+0x48640>
   59844:	mvn	r1, #0
   59848:	str	r1, [sp, #12]
   5984c:	movw	r7, #19580	; 0x4c7c
   59850:	movt	r7, #8
   59854:	mvn	r3, #0
   59858:	mov	r5, r0
   5985c:	b	59874 <fputs@plt+0x484c0>
   59860:	mov	r3, #0
   59864:	mov	r0, #1
   59868:	str	r0, [sp, #12]
   5986c:	movw	r7, #58763	; 0xe58b
   59870:	movt	r7, #7
   59874:	sub	r0, r4, #97	; 0x61
   59878:	mov	r6, #0
   5987c:	cmp	r0, #58	; 0x3a
   59880:	bhi	59bb8 <fputs@plt+0x48804>
   59884:	add	r1, pc, #0
   59888:	ldr	pc, [r1, r0, lsl #2]
   5988c:	andeq	r9, r5, r8, ror r9
   59890:			; <UNDEFINED> instruction: 0x00059bb8
   59894:			; <UNDEFINED> instruction: 0x00059bb8
   59898:			; <UNDEFINED> instruction: 0x00059bb8
   5989c:	andeq	r9, r5, r8, ror sl
   598a0:			; <UNDEFINED> instruction: 0x00059bb8
   598a4:			; <UNDEFINED> instruction: 0x00059bb8
   598a8:			; <UNDEFINED> instruction: 0x00059bb8
   598ac:			; <UNDEFINED> instruction: 0x00059bb8
   598b0:			; <UNDEFINED> instruction: 0x00059bb8
   598b4:			; <UNDEFINED> instruction: 0x00059bb8
   598b8:			; <UNDEFINED> instruction: 0x00059bb8
   598bc:			; <UNDEFINED> instruction: 0x00059bb8
   598c0:			; <UNDEFINED> instruction: 0x00059bb8
   598c4:			; <UNDEFINED> instruction: 0x00059bb8
   598c8:			; <UNDEFINED> instruction: 0x00059bb8
   598cc:			; <UNDEFINED> instruction: 0x00059bb8
   598d0:			; <UNDEFINED> instruction: 0x00059bb8
   598d4:			; <UNDEFINED> instruction: 0x00059bb8
   598d8:			; <UNDEFINED> instruction: 0x00059bb8
   598dc:			; <UNDEFINED> instruction: 0x00059bb8
   598e0:			; <UNDEFINED> instruction: 0x00059bb8
   598e4:			; <UNDEFINED> instruction: 0x00059bb8
   598e8:			; <UNDEFINED> instruction: 0x00059bb8
   598ec:			; <UNDEFINED> instruction: 0x00059bb8
   598f0:			; <UNDEFINED> instruction: 0x00059bb8
   598f4:			; <UNDEFINED> instruction: 0x00059bb8
   598f8:			; <UNDEFINED> instruction: 0x00059bb8
   598fc:			; <UNDEFINED> instruction: 0x00059bb8
   59900:			; <UNDEFINED> instruction: 0x00059bb8
   59904:			; <UNDEFINED> instruction: 0x00059bb8
   59908:			; <UNDEFINED> instruction: 0x00059bb8
   5990c:			; <UNDEFINED> instruction: 0x00059bb8
   59910:			; <UNDEFINED> instruction: 0x00059bb8
   59914:			; <UNDEFINED> instruction: 0x00059bb8
   59918:	andeq	r9, r5, r8, ror r9
   5991c:	andeq	r9, r5, r8, ror r9
   59920:	muleq	r5, r0, sl
   59924:			; <UNDEFINED> instruction: 0x00059bb8
   59928:			; <UNDEFINED> instruction: 0x00059bb8
   5992c:			; <UNDEFINED> instruction: 0x00059bb8
   59930:			; <UNDEFINED> instruction: 0x00059bb8
   59934:			; <UNDEFINED> instruction: 0x00059bb8
   59938:			; <UNDEFINED> instruction: 0x00059bb8
   5993c:			; <UNDEFINED> instruction: 0x00059bb8
   59940:			; <UNDEFINED> instruction: 0x00059bb8
   59944:			; <UNDEFINED> instruction: 0x00059bb8
   59948:			; <UNDEFINED> instruction: 0x00059bb8
   5994c:			; <UNDEFINED> instruction: 0x00059bb8
   59950:			; <UNDEFINED> instruction: 0x00059bb8
   59954:			; <UNDEFINED> instruction: 0x00059bb8
   59958:			; <UNDEFINED> instruction: 0x00059bb8
   5995c:			; <UNDEFINED> instruction: 0x00059bb8
   59960:			; <UNDEFINED> instruction: 0x00059bb8
   59964:			; <UNDEFINED> instruction: 0x00059bb8
   59968:			; <UNDEFINED> instruction: 0x00059bb8
   5996c:			; <UNDEFINED> instruction: 0x00059bb8
   59970:			; <UNDEFINED> instruction: 0x00059bb8
   59974:	strdeq	r9, [r5], -r4
   59978:	mov	r0, r9
   5997c:	str	r9, [sp, #8]
   59980:	mov	r9, sl
   59984:	mov	sl, r8
   59988:	mov	r8, r3
   5998c:	bl	59bd0 <fputs@plt+0x4881c>
   59990:	mov	ip, r8
   59994:	mov	r8, sl
   59998:	mov	sl, r9
   5999c:	ldr	r9, [sp, #8]
   599a0:	str	r0, [sp, #16]
   599a4:	cmp	r0, #0
   599a8:	beq	59af8 <fputs@plt+0x48744>
   599ac:	ldrb	r1, [r5, #5]
   599b0:	tst	r1, #4
   599b4:	bne	59b1c <fputs@plt+0x48768>
   599b8:	ldr	r3, [r5, #8]
   599bc:	movw	r1, #19575	; 0x4c77
   599c0:	movt	r1, #8
   599c4:	mov	r0, r9
   599c8:	mov	r2, r7
   599cc:	bl	1a96c <fputs@plt+0x95b8>
   599d0:	cmp	r0, #0
   599d4:	beq	59af8 <fputs@plt+0x48744>
   599d8:	mov	r1, r0
   599dc:	ldr	r0, [sp, #16]
   599e0:	movw	r3, #16856	; 0x41d8
   599e4:	movt	r3, #1
   599e8:	mov	r2, #1
   599ec:	bl	1d1a8 <fputs@plt+0xbdf4>
   599f0:	b	59b38 <fputs@plt+0x48784>
   599f4:	ldr	r1, [r5, #12]
   599f8:	add	r0, sp, #16
   599fc:	str	r0, [sp]
   59a00:	mov	r0, r9
   59a04:	mov	r2, sl
   59a08:	mov	r3, r8
   59a0c:	bl	5976c <fputs@plt+0x483b8>
   59a10:	mov	r6, #0
   59a14:	cmp	r0, #0
   59a18:	bne	59bb8 <fputs@plt+0x48804>
   59a1c:	ldr	r0, [sp, #16]
   59a20:	cmp	r0, #0
   59a24:	beq	59bb8 <fputs@plt+0x48804>
   59a28:	bl	3c85c <fputs@plt+0x2b4a8>
   59a2c:	ldr	r0, [sp, #16]
   59a30:	ldrb	r1, [r0, #8]
   59a34:	tst	r1, #8
   59a38:	bne	59b54 <fputs@plt+0x487a0>
   59a3c:	ldr	r2, [r0]
   59a40:	ldr	r1, [r0, #4]
   59a44:	eor	r3, r1, #-2147483648	; 0x80000000
   59a48:	orrs	r3, r2, r3
   59a4c:	bne	59ba0 <fputs@plt+0x487ec>
   59a50:	movw	r1, #0
   59a54:	movt	r1, #17376	; 0x43e0
   59a58:	mov	r2, #0
   59a5c:	str	r2, [r0]
   59a60:	str	r1, [r0, #4]
   59a64:	ldrh	r1, [r0, #8]
   59a68:	and	r1, r1, #15872	; 0x3e00
   59a6c:	orr	r1, r1, #8
   59a70:	strh	r1, [r0, #8]
   59a74:	b	59bac <fputs@plt+0x487f8>
   59a78:	mov	r0, r9
   59a7c:	bl	59bd0 <fputs@plt+0x4881c>
   59a80:	str	r0, [sp, #16]
   59a84:	cmp	r0, #0
   59a88:	bne	59bb8 <fputs@plt+0x48804>
   59a8c:	b	59af8 <fputs@plt+0x48744>
   59a90:	mov	r0, r9
   59a94:	bl	59bd0 <fputs@plt+0x4881c>
   59a98:	str	r0, [sp, #16]
   59a9c:	cmp	r0, #0
   59aa0:	beq	59af8 <fputs@plt+0x48744>
   59aa4:	mov	r4, r0
   59aa8:	ldr	r0, [r5, #8]
   59aac:	add	r5, r0, #2
   59ab0:	mov	r0, r5
   59ab4:	bl	1358c <fputs@plt+0x21d8>
   59ab8:	sub	r6, r0, #1
   59abc:	mov	r0, r9
   59ac0:	mov	r1, r5
   59ac4:	mov	r2, r6
   59ac8:	bl	57b8c <fputs@plt+0x467d8>
   59acc:	mov	r1, r0
   59ad0:	movw	r0, #16856	; 0x41d8
   59ad4:	movt	r0, #1
   59ad8:	str	r0, [sp]
   59adc:	add	r0, r6, r6, lsr #31
   59ae0:	asr	r2, r0, #1
   59ae4:	mov	r6, #0
   59ae8:	mov	r0, r4
   59aec:	mov	r3, #0
   59af0:	bl	18b40 <fputs@plt+0x778c>
   59af4:	b	59bb8 <fputs@plt+0x48804>
   59af8:	mov	r0, r9
   59afc:	bl	19084 <fputs@plt+0x7cd0>
   59b00:	mov	r0, r9
   59b04:	mov	r1, #0
   59b08:	bl	13cb4 <fputs@plt+0x2900>
   59b0c:	ldr	r0, [sp, #16]
   59b10:	bl	189e4 <fputs@plt+0x7630>
   59b14:	mov	r6, #7
   59b18:	b	59bc4 <fputs@plt+0x48810>
   59b1c:	ldr	r1, [r5, #8]
   59b20:	ldr	r5, [sp, #12]
   59b24:	umull	r2, r3, r5, r1
   59b28:	asr	r7, r1, #31
   59b2c:	mla	r3, r5, r7, r3
   59b30:	mla	r3, ip, r1, r3
   59b34:	bl	18d48 <fputs@plt+0x7994>
   59b38:	ldr	r0, [sp, #16]
   59b3c:	cmp	r8, #65	; 0x41
   59b40:	orreq	r1, r4, #1
   59b44:	cmpeq	r1, #133	; 0x85
   59b48:	beq	59b64 <fputs@plt+0x487b0>
   59b4c:	mov	r1, r8
   59b50:	b	59b68 <fputs@plt+0x487b4>
   59b54:	vldr	d16, [r0]
   59b58:	vneg.f64	d16, d16
   59b5c:	vstr	d16, [r0]
   59b60:	b	59bac <fputs@plt+0x487f8>
   59b64:	mov	r1, #67	; 0x43
   59b68:	mov	r2, #1
   59b6c:	bl	3c858 <fputs@plt+0x2b4a4>
   59b70:	ldr	r0, [sp, #16]
   59b74:	ldrh	r1, [r0, #8]
   59b78:	tst	r1, #12
   59b7c:	movwne	r2, #65533	; 0xfffd
   59b80:	andne	r1, r1, r2
   59b84:	strhne	r1, [r0, #8]
   59b88:	cmp	sl, #1
   59b8c:	beq	59bb8 <fputs@plt+0x48804>
   59b90:	mov	r1, sl
   59b94:	bl	312d8 <fputs@plt+0x1ff24>
   59b98:	mov	r6, r0
   59b9c:	b	59bb8 <fputs@plt+0x48804>
   59ba0:	rsbs	r2, r2, #0
   59ba4:	rsc	r3, r1, #0
   59ba8:	strd	r2, [r0]
   59bac:	mov	r1, r8
   59bb0:	mov	r2, sl
   59bb4:	bl	3c858 <fputs@plt+0x2b4a4>
   59bb8:	ldr	r0, [sp, #16]
   59bbc:	ldr	r1, [fp, #8]
   59bc0:	str	r0, [r1]
   59bc4:	mov	r0, r6
   59bc8:	sub	sp, fp, #28
   59bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59bd0:	b	1d17c <fputs@plt+0xbdc8>
   59bd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   59bd8:	add	fp, sp, #24
   59bdc:	sub	sp, sp, #16
   59be0:	mov	r7, r3
   59be4:	mov	r4, r2
   59be8:	mov	r5, r1
   59bec:	mov	r6, r0
   59bf0:	bl	46e68 <fputs@plt+0x35ab4>
   59bf4:	mov	r8, #0
   59bf8:	mov	r2, #8
   59bfc:	mov	r3, #0
   59c00:	bl	209ac <fputs@plt+0xf5f8>
   59c04:	ldr	r1, [fp, #8]
   59c08:	cmp	r0, #0
   59c0c:	ldrne	r2, [r7]
   59c10:	ldrne	r3, [r7, #4]
   59c14:	strne	r3, [r0, #4]
   59c18:	strne	r2, [r0]
   59c1c:	str	r8, [sp]
   59c20:	stmib	sp, {r0, r1}
   59c24:	mov	r0, r6
   59c28:	mov	r1, r5
   59c2c:	mov	r2, #0
   59c30:	mov	r3, r4
   59c34:	bl	560f8 <fputs@plt+0x44d44>
   59c38:	sub	sp, fp, #24
   59c3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   59c40:	mov	r1, r0
   59c44:	mov	r0, #0
   59c48:	b	59c58 <fputs@plt+0x488a4>
   59c4c:	ldr	r1, [r1, #20]
   59c50:	ldr	r1, [r1, #4]
   59c54:	ldr	r1, [r1]
   59c58:	cmp	r1, #0
   59c5c:	bxeq	lr
   59c60:	ldr	r2, [r1, #4]
   59c64:	tst	r2, #4096	; 0x1000
   59c68:	beq	59c80 <fputs@plt+0x488cc>
   59c6c:	tst	r2, #262144	; 0x40000
   59c70:	bne	59c4c <fputs@plt+0x48898>
   59c74:	add	r1, r1, #12
   59c78:	ldr	r1, [r1]
   59c7c:	b	59c58 <fputs@plt+0x488a4>
   59c80:	mov	r0, r1
   59c84:	bx	lr
   59c88:	mov	r1, #2
   59c8c:	mov	r2, #0
   59c90:	b	59ef0 <fputs@plt+0x48b3c>
   59c94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59c98:	add	fp, sp, #28
   59c9c:	sub	sp, sp, #4
   59ca0:	mov	r6, r1
   59ca4:	mov	r5, r0
   59ca8:	cmp	r0, #0
   59cac:	cmpne	r6, #0
   59cb0:	bne	59cc0 <fputs@plt+0x4890c>
   59cb4:	subs	r7, r6, r5
   59cb8:	movwne	r7, #2
   59cbc:	b	59e08 <fputs@plt+0x48a54>
   59cc0:	ldr	r4, [r5, #4]
   59cc4:	ldr	r8, [r6, #4]
   59cc8:	orr	sl, r8, r4
   59ccc:	tst	sl, #1024	; 0x400
   59cd0:	bne	59d94 <fputs@plt+0x489e0>
   59cd4:	ldrb	r9, [r6]
   59cd8:	ldrb	r3, [r5]
   59cdc:	cmp	r3, r9
   59ce0:	bne	59db8 <fputs@plt+0x48a04>
   59ce4:	orr	r0, r3, #2
   59ce8:	cmp	r0, #154	; 0x9a
   59cec:	bne	59e14 <fputs@plt+0x48a60>
   59cf0:	eor	r0, r8, r4
   59cf4:	mov	r7, #2
   59cf8:	tst	r0, #16
   59cfc:	bne	59e08 <fputs@plt+0x48a54>
   59d00:	tst	sl, #16384	; 0x4000
   59d04:	bne	59d8c <fputs@plt+0x489d8>
   59d08:	tst	sl, #2048	; 0x800
   59d0c:	bne	59e08 <fputs@plt+0x48a54>
   59d10:	mov	r8, r3
   59d14:	ldr	r1, [r6, #12]
   59d18:	ldr	r0, [r5, #12]
   59d1c:	mov	r4, r2
   59d20:	bl	59c94 <fputs@plt+0x488e0>
   59d24:	cmp	r0, #0
   59d28:	bne	59e08 <fputs@plt+0x48a54>
   59d2c:	ldr	r1, [r6, #16]
   59d30:	ldr	r0, [r5, #16]
   59d34:	mov	r2, r4
   59d38:	bl	59c94 <fputs@plt+0x488e0>
   59d3c:	cmp	r0, #0
   59d40:	bne	59e08 <fputs@plt+0x48a54>
   59d44:	ldr	r1, [r6, #20]
   59d48:	ldr	r0, [r5, #20]
   59d4c:	mov	r2, r4
   59d50:	bl	5a324 <fputs@plt+0x48f70>
   59d54:	cmp	r0, #0
   59d58:	bne	59e08 <fputs@plt+0x48a54>
   59d5c:	tst	sl, #8192	; 0x2000
   59d60:	bne	59d8c <fputs@plt+0x489d8>
   59d64:	cmp	r8, #97	; 0x61
   59d68:	beq	59d8c <fputs@plt+0x489d8>
   59d6c:	ldrh	r0, [r6, #32]
   59d70:	ldrh	r1, [r5, #32]
   59d74:	cmp	r1, r0
   59d78:	bne	59e08 <fputs@plt+0x48a54>
   59d7c:	ldr	r0, [r6, #28]
   59d80:	ldr	r1, [r5, #28]
   59d84:	cmp	r1, r0
   59d88:	bne	59e74 <fputs@plt+0x48ac0>
   59d8c:	mov	r7, #0
   59d90:	b	59e08 <fputs@plt+0x48a54>
   59d94:	and	r0, r4, r8
   59d98:	tst	r0, #1024	; 0x400
   59d9c:	beq	59e04 <fputs@plt+0x48a50>
   59da0:	ldr	r0, [r6, #8]
   59da4:	ldr	r1, [r5, #8]
   59da8:	mov	r7, #0
   59dac:	cmp	r1, r0
   59db0:	movne	r7, #2
   59db4:	b	59e08 <fputs@plt+0x48a54>
   59db8:	cmp	r3, #95	; 0x5f
   59dbc:	bne	59de0 <fputs@plt+0x48a2c>
   59dc0:	ldr	r0, [r5, #12]
   59dc4:	mov	r1, r6
   59dc8:	mov	r4, r2
   59dcc:	bl	59c94 <fputs@plt+0x488e0>
   59dd0:	mov	r2, r4
   59dd4:	mov	r7, #1
   59dd8:	cmp	r0, #2
   59ddc:	blt	59e08 <fputs@plt+0x48a54>
   59de0:	cmp	r9, #95	; 0x5f
   59de4:	bne	59e04 <fputs@plt+0x48a50>
   59de8:	ldr	r1, [r6, #12]
   59dec:	mov	r0, r5
   59df0:	bl	59c94 <fputs@plt+0x488e0>
   59df4:	mov	r7, #1
   59df8:	cmp	r0, #2
   59dfc:	movge	r7, #2
   59e00:	b	59e08 <fputs@plt+0x48a54>
   59e04:	mov	r7, #2
   59e08:	mov	r0, r7
   59e0c:	sub	sp, fp, #28
   59e10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59e14:	ldr	r0, [r5, #8]
   59e18:	cmp	r0, #0
   59e1c:	beq	59cf0 <fputs@plt+0x4893c>
   59e20:	str	r2, [sp]
   59e24:	ldr	r1, [r6, #8]
   59e28:	mov	r9, r3
   59e2c:	cmp	r3, #151	; 0x97
   59e30:	bne	59e50 <fputs@plt+0x48a9c>
   59e34:	bl	15b10 <fputs@plt+0x475c>
   59e38:	mov	r7, #2
   59e3c:	cmp	r0, #0
   59e40:	ldr	r2, [sp]
   59e44:	mov	r3, r9
   59e48:	bne	59e08 <fputs@plt+0x48a54>
   59e4c:	b	59cf0 <fputs@plt+0x4893c>
   59e50:	bl	11390 <strcmp@plt>
   59e54:	cmp	r0, #0
   59e58:	ldr	r2, [sp]
   59e5c:	mov	r3, r9
   59e60:	beq	59cf0 <fputs@plt+0x4893c>
   59e64:	mov	r7, #2
   59e68:	cmp	r3, #95	; 0x5f
   59e6c:	movweq	r7, #1
   59e70:	b	59e08 <fputs@plt+0x48a54>
   59e74:	cmp	r1, r4
   59e78:	bne	59e08 <fputs@plt+0x48a54>
   59e7c:	cmn	r0, #1
   59e80:	movle	r7, #0
   59e84:	b	59e08 <fputs@plt+0x48a54>
   59e88:	push	{r4, r5, r6, r7, fp, lr}
   59e8c:	add	fp, sp, #16
   59e90:	mov	r5, r3
   59e94:	mov	r6, r2
   59e98:	mov	r4, r0
   59e9c:	ldr	r0, [r0]
   59ea0:	ldr	r7, [r4, #324]	; 0x144
   59ea4:	mov	r2, #0
   59ea8:	bl	5a3c8 <fputs@plt+0x49014>
   59eac:	mov	r2, r0
   59eb0:	mov	r0, r4
   59eb4:	mov	r1, r7
   59eb8:	bl	4e008 <fputs@plt+0x3cc54>
   59ebc:	cmp	r0, #0
   59ec0:	beq	59ee8 <fputs@plt+0x48b34>
   59ec4:	ldm	r0, {r1, r2}
   59ec8:	add	r1, r1, r1, lsl #2
   59ecc:	add	r1, r2, r1, lsl #2
   59ed0:	str	r6, [r1, #-4]
   59ed4:	ldrb	r2, [r1, #-7]
   59ed8:	and	r2, r2, #251	; 0xfb
   59edc:	and	r3, r5, #1
   59ee0:	orr	r2, r2, r3, lsl #2
   59ee4:	strb	r2, [r1, #-7]
   59ee8:	str	r0, [r4, #324]	; 0x144
   59eec:	pop	{r4, r5, r6, r7, fp, pc}
   59ef0:	push	{fp, lr}
   59ef4:	mov	fp, sp
   59ef8:	sub	sp, sp, #32
   59efc:	mov	lr, r0
   59f00:	vmov.i32	q8, #0	; 0x00000000
   59f04:	mov	ip, #24
   59f08:	mov	r0, sp
   59f0c:	mov	r3, r0
   59f10:	vst1.64	{d16-d17}, [r3], ip
   59f14:	str	r2, [r3]
   59f18:	mov	r2, #0
   59f1c:	str	r2, [sp, #20]
   59f20:	str	r2, [sp, #16]
   59f24:	strb	r1, [sp, #20]
   59f28:	movw	r1, #40788	; 0x9f54
   59f2c:	movt	r1, #5
   59f30:	str	r1, [sp, #4]
   59f34:	movw	r1, #40960	; 0xa000
   59f38:	movt	r1, #5
   59f3c:	str	r1, [sp, #8]
   59f40:	mov	r1, lr
   59f44:	bl	5a010 <fputs@plt+0x48c5c>
   59f48:	ldrb	r0, [sp, #20]
   59f4c:	mov	sp, fp
   59f50:	pop	{fp, pc}
   59f54:	mov	ip, r0
   59f58:	ldrb	r3, [r0, #20]
   59f5c:	cmp	r3, #2
   59f60:	bne	59f70 <fputs@plt+0x48bbc>
   59f64:	ldrb	r0, [r1, #4]
   59f68:	tst	r0, #1
   59f6c:	bne	59ff0 <fputs@plt+0x48c3c>
   59f70:	ldrb	r2, [r1]
   59f74:	mov	r0, #0
   59f78:	cmp	r2, #151	; 0x97
   59f7c:	bgt	59fb0 <fputs@plt+0x48bfc>
   59f80:	cmp	r2, #27
   59f84:	beq	59fbc <fputs@plt+0x48c08>
   59f88:	cmp	r2, #135	; 0x87
   59f8c:	beq	59fd8 <fputs@plt+0x48c24>
   59f90:	cmp	r2, #151	; 0x97
   59f94:	bne	59fac <fputs@plt+0x48bf8>
   59f98:	cmp	r3, #3
   59f9c:	bhi	59fac <fputs@plt+0x48bf8>
   59fa0:	ldrb	r1, [r1, #6]
   59fa4:	tst	r1, #8
   59fa8:	beq	59ff0 <fputs@plt+0x48c3c>
   59fac:	bx	lr
   59fb0:	sub	r2, r2, #152	; 0x98
   59fb4:	cmp	r2, #3
   59fb8:	bxcs	lr
   59fbc:	cmp	r3, #3
   59fc0:	bne	59ff0 <fputs@plt+0x48c3c>
   59fc4:	ldr	r2, [ip, #24]
   59fc8:	ldr	r1, [r1, #28]
   59fcc:	cmp	r1, r2
   59fd0:	beq	59fac <fputs@plt+0x48bf8>
   59fd4:	b	59ff0 <fputs@plt+0x48c3c>
   59fd8:	cmp	r3, #4
   59fdc:	beq	59ff0 <fputs@plt+0x48c3c>
   59fe0:	cmp	r3, #5
   59fe4:	moveq	r2, #101	; 0x65
   59fe8:	strbeq	r2, [r1]
   59fec:	bx	lr
   59ff0:	mov	r0, #0
   59ff4:	strb	r0, [ip, #20]
   59ff8:	mov	r0, #2
   59ffc:	bx	lr
   5a000:	mov	r1, #0
   5a004:	strb	r1, [r0, #20]
   5a008:	mov	r0, #2
   5a00c:	bx	lr
   5a010:	cmp	r1, #0
   5a014:	moveq	r0, #0
   5a018:	bxeq	lr
   5a01c:	b	5a020 <fputs@plt+0x48c6c>
   5a020:	push	{r4, r5, r6, r7, fp, lr}
   5a024:	add	fp, sp, #16
   5a028:	mov	r7, r1
   5a02c:	mov	r6, r0
   5a030:	ldr	r2, [r0, #4]
   5a034:	blx	r2
   5a038:	mov	r4, r0
   5a03c:	cmp	r0, #0
   5a040:	bne	5a098 <fputs@plt+0x48ce4>
   5a044:	ldrb	r0, [r7, #5]
   5a048:	tst	r0, #64	; 0x40
   5a04c:	bne	5a098 <fputs@plt+0x48ce4>
   5a050:	ldr	r1, [r7, #12]
   5a054:	mov	r0, r6
   5a058:	bl	5a010 <fputs@plt+0x48c5c>
   5a05c:	mov	r5, #2
   5a060:	cmp	r0, #0
   5a064:	bne	5a09c <fputs@plt+0x48ce8>
   5a068:	ldr	r1, [r7, #16]
   5a06c:	mov	r0, r6
   5a070:	bl	5a010 <fputs@plt+0x48c5c>
   5a074:	cmp	r0, #0
   5a078:	bne	5a09c <fputs@plt+0x48ce8>
   5a07c:	ldrb	r0, [r7, #5]
   5a080:	tst	r0, #8
   5a084:	bne	5a0a4 <fputs@plt+0x48cf0>
   5a088:	ldr	r1, [r7, #20]
   5a08c:	mov	r0, r6
   5a090:	bl	5a198 <fputs@plt+0x48de4>
   5a094:	b	5a0b0 <fputs@plt+0x48cfc>
   5a098:	and	r5, r4, #2
   5a09c:	mov	r0, r5
   5a0a0:	pop	{r4, r5, r6, r7, fp, pc}
   5a0a4:	ldr	r1, [r7, #20]
   5a0a8:	mov	r0, r6
   5a0ac:	bl	5a0c0 <fputs@plt+0x48d0c>
   5a0b0:	cmp	r0, #0
   5a0b4:	andeq	r5, r4, #2
   5a0b8:	mov	r0, r5
   5a0bc:	pop	{r4, r5, r6, r7, fp, pc}
   5a0c0:	push	{r4, r5, fp, lr}
   5a0c4:	add	fp, sp, #8
   5a0c8:	mov	r4, r0
   5a0cc:	mov	r0, #0
   5a0d0:	cmp	r1, #0
   5a0d4:	beq	5a180 <fputs@plt+0x48dcc>
   5a0d8:	mov	r5, r1
   5a0dc:	ldr	r1, [r4, #8]
   5a0e0:	cmp	r1, #0
   5a0e4:	bne	5a0f4 <fputs@plt+0x48d40>
   5a0e8:	ldr	r1, [r4, #12]
   5a0ec:	cmp	r1, #0
   5a0f0:	popeq	{r4, r5, fp, pc}
   5a0f4:	ldr	r0, [r4, #16]
   5a0f8:	add	r0, r0, #1
   5a0fc:	str	r0, [r4, #16]
   5a100:	ldr	r2, [r4, #8]
   5a104:	cmp	r2, #0
   5a108:	beq	5a120 <fputs@plt+0x48d6c>
   5a10c:	mov	r0, r4
   5a110:	mov	r1, r5
   5a114:	blx	r2
   5a118:	cmp	r0, #0
   5a11c:	bne	5a170 <fputs@plt+0x48dbc>
   5a120:	mov	r0, r4
   5a124:	mov	r1, r5
   5a128:	bl	5a1fc <fputs@plt+0x48e48>
   5a12c:	cmp	r0, #0
   5a130:	bne	5a184 <fputs@plt+0x48dd0>
   5a134:	mov	r0, r4
   5a138:	mov	r1, r5
   5a13c:	bl	5a2a4 <fputs@plt+0x48ef0>
   5a140:	cmp	r0, #0
   5a144:	bne	5a184 <fputs@plt+0x48dd0>
   5a148:	ldr	r2, [r4, #12]
   5a14c:	cmp	r2, #0
   5a150:	beq	5a160 <fputs@plt+0x48dac>
   5a154:	mov	r0, r4
   5a158:	mov	r1, r5
   5a15c:	blx	r2
   5a160:	ldr	r5, [r5, #48]	; 0x30
   5a164:	cmp	r5, #0
   5a168:	bne	5a100 <fputs@plt+0x48d4c>
   5a16c:	mov	r0, #0
   5a170:	ldr	r1, [r4, #16]
   5a174:	sub	r1, r1, #1
   5a178:	str	r1, [r4, #16]
   5a17c:	and	r0, r0, #2
   5a180:	pop	{r4, r5, fp, pc}
   5a184:	ldr	r0, [r4, #16]
   5a188:	sub	r0, r0, #1
   5a18c:	str	r0, [r4, #16]
   5a190:	mov	r0, #2
   5a194:	pop	{r4, r5, fp, pc}
   5a198:	push	{r4, r5, r6, r7, fp, lr}
   5a19c:	add	fp, sp, #16
   5a1a0:	mov	r4, #0
   5a1a4:	cmp	r1, #0
   5a1a8:	beq	5a1e8 <fputs@plt+0x48e34>
   5a1ac:	mov	r5, r0
   5a1b0:	ldr	r0, [r1]
   5a1b4:	cmp	r0, #1
   5a1b8:	blt	5a1e8 <fputs@plt+0x48e34>
   5a1bc:	add	r6, r0, #1
   5a1c0:	ldr	r7, [r1, #4]
   5a1c4:	ldr	r1, [r7]
   5a1c8:	mov	r0, r5
   5a1cc:	bl	5a010 <fputs@plt+0x48c5c>
   5a1d0:	cmp	r0, #0
   5a1d4:	bne	5a1f0 <fputs@plt+0x48e3c>
   5a1d8:	sub	r6, r6, #1
   5a1dc:	add	r7, r7, #20
   5a1e0:	cmp	r6, #1
   5a1e4:	bgt	5a1c4 <fputs@plt+0x48e10>
   5a1e8:	mov	r0, r4
   5a1ec:	pop	{r4, r5, r6, r7, fp, pc}
   5a1f0:	mov	r4, #2
   5a1f4:	mov	r0, r4
   5a1f8:	pop	{r4, r5, r6, r7, fp, pc}
   5a1fc:	push	{r4, r5, r6, sl, fp, lr}
   5a200:	add	fp, sp, #16
   5a204:	mov	r6, r1
   5a208:	mov	r5, r0
   5a20c:	ldr	r1, [r1]
   5a210:	bl	5a198 <fputs@plt+0x48de4>
   5a214:	mov	r4, #2
   5a218:	cmp	r0, #0
   5a21c:	bne	5a29c <fputs@plt+0x48ee8>
   5a220:	ldr	r1, [r6, #32]
   5a224:	mov	r0, r5
   5a228:	bl	5a010 <fputs@plt+0x48c5c>
   5a22c:	cmp	r0, #0
   5a230:	bne	5a29c <fputs@plt+0x48ee8>
   5a234:	ldr	r1, [r6, #36]	; 0x24
   5a238:	mov	r0, r5
   5a23c:	bl	5a198 <fputs@plt+0x48de4>
   5a240:	cmp	r0, #0
   5a244:	bne	5a29c <fputs@plt+0x48ee8>
   5a248:	ldr	r1, [r6, #40]	; 0x28
   5a24c:	mov	r0, r5
   5a250:	bl	5a010 <fputs@plt+0x48c5c>
   5a254:	cmp	r0, #0
   5a258:	bne	5a29c <fputs@plt+0x48ee8>
   5a25c:	ldr	r1, [r6, #44]	; 0x2c
   5a260:	mov	r0, r5
   5a264:	bl	5a198 <fputs@plt+0x48de4>
   5a268:	cmp	r0, #0
   5a26c:	bne	5a29c <fputs@plt+0x48ee8>
   5a270:	ldr	r1, [r6, #56]	; 0x38
   5a274:	mov	r0, r5
   5a278:	bl	5a010 <fputs@plt+0x48c5c>
   5a27c:	cmp	r0, #0
   5a280:	bne	5a29c <fputs@plt+0x48ee8>
   5a284:	ldr	r1, [r6, #60]	; 0x3c
   5a288:	mov	r0, r5
   5a28c:	bl	5a010 <fputs@plt+0x48c5c>
   5a290:	mov	r4, r0
   5a294:	cmp	r0, #0
   5a298:	movwne	r4, #2
   5a29c:	mov	r0, r4
   5a2a0:	pop	{r4, r5, r6, sl, fp, pc}
   5a2a4:	push	{r4, r5, r6, r7, fp, lr}
   5a2a8:	add	fp, sp, #16
   5a2ac:	mov	r4, r0
   5a2b0:	ldr	r0, [r1, #28]
   5a2b4:	cmp	r0, #0
   5a2b8:	beq	5a318 <fputs@plt+0x48f64>
   5a2bc:	ldr	r1, [r0]
   5a2c0:	cmp	r1, #1
   5a2c4:	blt	5a318 <fputs@plt+0x48f64>
   5a2c8:	add	r6, r1, #1
   5a2cc:	add	r7, r0, #45	; 0x2d
   5a2d0:	mov	r5, #2
   5a2d4:	ldr	r1, [r7, #-17]	; 0xffffffef
   5a2d8:	mov	r0, r4
   5a2dc:	bl	5a0c0 <fputs@plt+0x48d0c>
   5a2e0:	cmp	r0, #0
   5a2e4:	bne	5a31c <fputs@plt+0x48f68>
   5a2e8:	ldrb	r0, [r7]
   5a2ec:	tst	r0, #4
   5a2f0:	beq	5a308 <fputs@plt+0x48f54>
   5a2f4:	ldr	r1, [r7, #27]
   5a2f8:	mov	r0, r4
   5a2fc:	bl	5a198 <fputs@plt+0x48de4>
   5a300:	cmp	r0, #0
   5a304:	bne	5a31c <fputs@plt+0x48f68>
   5a308:	sub	r6, r6, #1
   5a30c:	add	r7, r7, #72	; 0x48
   5a310:	cmp	r6, #1
   5a314:	bgt	5a2d4 <fputs@plt+0x48f20>
   5a318:	mov	r5, #0
   5a31c:	mov	r0, r5
   5a320:	pop	{r4, r5, r6, r7, fp, pc}
   5a324:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5a328:	add	fp, sp, #24
   5a32c:	mov	r4, r2
   5a330:	mov	r2, r0
   5a334:	orrs	r0, r0, r1
   5a338:	mov	r0, #0
   5a33c:	beq	5a350 <fputs@plt+0x48f9c>
   5a340:	cmp	r2, #0
   5a344:	cmpne	r1, #0
   5a348:	bne	5a354 <fputs@plt+0x48fa0>
   5a34c:	mov	r0, #1
   5a350:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5a354:	ldr	r8, [r2]
   5a358:	ldr	r3, [r1]
   5a35c:	cmp	r8, r3
   5a360:	bne	5a34c <fputs@plt+0x48f98>
   5a364:	cmp	r8, #1
   5a368:	blt	5a350 <fputs@plt+0x48f9c>
   5a36c:	ldr	r0, [r1, #4]
   5a370:	add	r6, r0, #12
   5a374:	ldr	r0, [r2, #4]
   5a378:	add	r7, r0, #12
   5a37c:	mov	r5, #0
   5a380:	b	5a39c <fputs@plt+0x48fe8>
   5a384:	add	r5, r5, #1
   5a388:	add	r6, r6, #20
   5a38c:	add	r7, r7, #20
   5a390:	mov	r0, #0
   5a394:	cmp	r5, r8
   5a398:	popge	{r4, r5, r6, r7, r8, sl, fp, pc}
   5a39c:	ldrb	r0, [r6]
   5a3a0:	ldrb	r1, [r7]
   5a3a4:	cmp	r1, r0
   5a3a8:	bne	5a34c <fputs@plt+0x48f98>
   5a3ac:	ldr	r0, [r7, #-12]
   5a3b0:	ldr	r1, [r6, #-12]
   5a3b4:	mov	r2, r4
   5a3b8:	bl	59c94 <fputs@plt+0x488e0>
   5a3bc:	cmp	r0, #0
   5a3c0:	beq	5a384 <fputs@plt+0x48fd0>
   5a3c4:	b	5a34c <fputs@plt+0x48f98>
   5a3c8:	mov	r3, #0
   5a3cc:	b	5a3d0 <fputs@plt+0x4901c>
   5a3d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a3d4:	add	fp, sp, #28
   5a3d8:	sub	sp, sp, #28
   5a3dc:	cmp	r1, #0
   5a3e0:	beq	5a408 <fputs@plt+0x49054>
   5a3e4:	mov	r5, r3
   5a3e8:	mov	r7, r2
   5a3ec:	mov	r8, r1
   5a3f0:	mov	r6, r0
   5a3f4:	cmp	r3, #0
   5a3f8:	beq	5a410 <fputs@plt+0x4905c>
   5a3fc:	ldr	r4, [r5]
   5a400:	mov	r0, #32768	; 0x8000
   5a404:	b	5a434 <fputs@plt+0x49080>
   5a408:	mov	r4, #0
   5a40c:	b	5a610 <fputs@plt+0x4925c>
   5a410:	mov	r0, r8
   5a414:	mov	r1, r7
   5a418:	bl	5a61c <fputs@plt+0x49268>
   5a41c:	mov	r2, r0
   5a420:	asr	r3, r0, #31
   5a424:	mov	r0, r6
   5a428:	bl	209ac <fputs@plt+0xf5f8>
   5a42c:	mov	r4, r0
   5a430:	mov	r0, #0
   5a434:	str	r4, [sp, #24]
   5a438:	cmp	r4, #0
   5a43c:	beq	5a610 <fputs@plt+0x4925c>
   5a440:	str	r0, [sp, #12]
   5a444:	str	r5, [sp, #8]
   5a448:	str	r6, [sp, #20]
   5a44c:	and	r5, r7, #1
   5a450:	mov	r0, r8
   5a454:	str	r7, [sp, #4]
   5a458:	mov	r1, r7
   5a45c:	bl	5a678 <fputs@plt+0x492c4>
   5a460:	mov	r7, r0
   5a464:	ldrb	r0, [r8, #5]
   5a468:	mov	r6, #0
   5a46c:	tst	r0, #4
   5a470:	bne	5a488 <fputs@plt+0x490d4>
   5a474:	ldr	r0, [r8, #8]
   5a478:	cmp	r0, #0
   5a47c:	beq	5a488 <fputs@plt+0x490d4>
   5a480:	bl	1358c <fputs@plt+0x21d8>
   5a484:	add	r6, r0, #1
   5a488:	mov	r9, r7
   5a48c:	bfc	r9, #12, #20
   5a490:	str	r5, [sp, #16]
   5a494:	cmp	r5, #0
   5a498:	bne	5a4d8 <fputs@plt+0x49124>
   5a49c:	mov	r0, r8
   5a4a0:	bl	5a6b0 <fputs@plt+0x492fc>
   5a4a4:	mov	sl, r0
   5a4a8:	mov	r0, r4
   5a4ac:	mov	r1, r8
   5a4b0:	mov	r2, sl
   5a4b4:	bl	1121c <memcpy@plt>
   5a4b8:	cmp	sl, #47	; 0x2f
   5a4bc:	bhi	5a4e8 <fputs@plt+0x49134>
   5a4c0:	ldr	r0, [sp, #24]
   5a4c4:	add	r0, r0, sl
   5a4c8:	rsb	r2, sl, #48	; 0x30
   5a4cc:	mov	r1, #0
   5a4d0:	bl	11174 <memset@plt>
   5a4d4:	b	5a4e8 <fputs@plt+0x49134>
   5a4d8:	mov	r0, r4
   5a4dc:	mov	r1, r8
   5a4e0:	mov	r2, r9
   5a4e4:	bl	1121c <memcpy@plt>
   5a4e8:	and	r0, r7, #24576	; 0x6000
   5a4ec:	ldr	r1, [sp, #12]
   5a4f0:	orr	r0, r0, r1
   5a4f4:	ldr	r1, [r4, #4]
   5a4f8:	bic	r1, r1, #122880	; 0x1e000
   5a4fc:	orr	r0, r0, r1
   5a500:	str	r0, [r4, #4]
   5a504:	cmp	r6, #0
   5a508:	beq	5a524 <fputs@plt+0x49170>
   5a50c:	ldr	r0, [sp, #24]
   5a510:	add	r0, r0, r9
   5a514:	str	r0, [r4, #8]
   5a518:	ldr	r1, [r8, #8]
   5a51c:	mov	r2, r6
   5a520:	bl	1121c <memcpy@plt>
   5a524:	ldr	r0, [r8, #4]
   5a528:	ldr	r1, [r4, #4]
   5a52c:	orr	r1, r1, r0
   5a530:	tst	r1, #16384	; 0x4000
   5a534:	ldr	r7, [sp, #20]
   5a538:	ldr	r2, [sp, #16]
   5a53c:	bne	5a568 <fputs@plt+0x491b4>
   5a540:	tst	r0, #2048	; 0x800
   5a544:	bne	5a558 <fputs@plt+0x491a4>
   5a548:	ldr	r1, [r8, #20]
   5a54c:	mov	r0, r7
   5a550:	bl	5a820 <fputs@plt+0x4946c>
   5a554:	b	5a564 <fputs@plt+0x491b0>
   5a558:	ldr	r1, [r8, #20]
   5a55c:	mov	r0, r7
   5a560:	bl	5a6d0 <fputs@plt+0x4931c>
   5a564:	str	r0, [r4, #20]
   5a568:	ldr	r6, [r4, #4]
   5a56c:	tst	r6, #24576	; 0x6000
   5a570:	beq	5a5dc <fputs@plt+0x49228>
   5a574:	mov	r0, r8
   5a578:	ldr	r1, [sp, #4]
   5a57c:	bl	5a964 <fputs@plt+0x495b0>
   5a580:	ldr	r1, [sp, #24]
   5a584:	add	r0, r1, r0
   5a588:	str	r0, [sp, #24]
   5a58c:	tst	r6, #8192	; 0x2000
   5a590:	beq	5a5c8 <fputs@plt+0x49214>
   5a594:	ldr	r1, [r8, #12]
   5a598:	add	r5, sp, #24
   5a59c:	mov	r0, r7
   5a5a0:	mov	r2, #1
   5a5a4:	mov	r3, r5
   5a5a8:	bl	5a3d0 <fputs@plt+0x4901c>
   5a5ac:	str	r0, [r4, #12]
   5a5b0:	ldr	r1, [r8, #16]
   5a5b4:	mov	r0, r7
   5a5b8:	mov	r2, #1
   5a5bc:	mov	r3, r5
   5a5c0:	bl	5a3d0 <fputs@plt+0x4901c>
   5a5c4:	str	r0, [r4, #16]
   5a5c8:	ldr	r1, [sp, #8]
   5a5cc:	cmp	r1, #0
   5a5d0:	ldrne	r0, [sp, #24]
   5a5d4:	strne	r0, [r1]
   5a5d8:	b	5a610 <fputs@plt+0x4925c>
   5a5dc:	ldrb	r0, [r8, #5]
   5a5e0:	tst	r0, #64	; 0x40
   5a5e4:	bne	5a610 <fputs@plt+0x4925c>
   5a5e8:	ldr	r1, [r8, #12]
   5a5ec:	mov	r0, r7
   5a5f0:	mov	r2, #0
   5a5f4:	bl	5a3c8 <fputs@plt+0x49014>
   5a5f8:	str	r0, [r4, #12]
   5a5fc:	ldr	r1, [r8, #16]
   5a600:	mov	r0, r7
   5a604:	mov	r2, #0
   5a608:	bl	5a3c8 <fputs@plt+0x49014>
   5a60c:	str	r0, [r4, #16]
   5a610:	mov	r0, r4
   5a614:	sub	sp, fp, #28
   5a618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a61c:	push	{r4, r5, r6, r7, fp, lr}
   5a620:	add	fp, sp, #16
   5a624:	cmp	r0, #0
   5a628:	beq	5a66c <fputs@plt+0x492b8>
   5a62c:	mov	r4, r1
   5a630:	mov	r6, r0
   5a634:	bl	5a964 <fputs@plt+0x495b0>
   5a638:	mov	r5, r0
   5a63c:	tst	r4, #1
   5a640:	beq	5a670 <fputs@plt+0x492bc>
   5a644:	ldr	r0, [r6, #12]
   5a648:	mov	r1, r4
   5a64c:	bl	5a61c <fputs@plt+0x49268>
   5a650:	mov	r7, r0
   5a654:	ldr	r0, [r6, #16]
   5a658:	mov	r1, r4
   5a65c:	bl	5a61c <fputs@plt+0x49268>
   5a660:	add	r1, r7, r5
   5a664:	add	r0, r1, r0
   5a668:	pop	{r4, r5, r6, r7, fp, pc}
   5a66c:	mov	r5, #0
   5a670:	mov	r0, r5
   5a674:	pop	{r4, r5, r6, r7, fp, pc}
   5a678:	mov	r2, #48	; 0x30
   5a67c:	tst	r1, #1
   5a680:	beq	5a694 <fputs@plt+0x492e0>
   5a684:	ldr	r1, [r0, #12]
   5a688:	movw	r2, #8220	; 0x201c
   5a68c:	cmp	r1, #0
   5a690:	beq	5a69c <fputs@plt+0x492e8>
   5a694:	mov	r0, r2
   5a698:	bx	lr
   5a69c:	ldr	r1, [r0, #20]
   5a6a0:	movw	r0, #8220	; 0x201c
   5a6a4:	cmp	r1, #0
   5a6a8:	movweq	r0, #16396	; 0x400c
   5a6ac:	bx	lr
   5a6b0:	ldr	r1, [r0, #4]
   5a6b4:	mov	r0, #12
   5a6b8:	tst	r1, #16384	; 0x4000
   5a6bc:	bxne	lr
   5a6c0:	mov	r0, #28
   5a6c4:	tst	r1, #8192	; 0x2000
   5a6c8:	movweq	r0, #48	; 0x30
   5a6cc:	bx	lr
   5a6d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5a6d4:	add	fp, sp, #24
   5a6d8:	cmp	r1, #0
   5a6dc:	moveq	r7, #0
   5a6e0:	moveq	r0, r7
   5a6e4:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   5a6e8:	mov	r8, r2
   5a6ec:	mov	r5, r1
   5a6f0:	mov	r4, r0
   5a6f4:	mov	r7, #0
   5a6f8:	mov	r2, #68	; 0x44
   5a6fc:	mov	r3, #0
   5a700:	bl	209ac <fputs@plt+0xf5f8>
   5a704:	cmp	r0, #0
   5a708:	beq	5a818 <fputs@plt+0x49464>
   5a70c:	mov	r6, r0
   5a710:	ldr	r1, [r5]
   5a714:	mov	r0, r4
   5a718:	mov	r2, r8
   5a71c:	bl	5a820 <fputs@plt+0x4946c>
   5a720:	str	r0, [r6]
   5a724:	ldr	r1, [r5, #28]
   5a728:	mov	r0, r4
   5a72c:	mov	r2, r8
   5a730:	bl	5a9ac <fputs@plt+0x495f8>
   5a734:	str	r0, [r6, #28]
   5a738:	ldr	r1, [r5, #32]
   5a73c:	mov	r0, r4
   5a740:	mov	r2, r8
   5a744:	bl	5a3c8 <fputs@plt+0x49014>
   5a748:	str	r0, [r6, #32]
   5a74c:	ldr	r1, [r5, #36]	; 0x24
   5a750:	mov	r0, r4
   5a754:	mov	r2, r8
   5a758:	bl	5a820 <fputs@plt+0x4946c>
   5a75c:	str	r0, [r6, #36]	; 0x24
   5a760:	ldr	r1, [r5, #40]	; 0x28
   5a764:	mov	r0, r4
   5a768:	mov	r2, r8
   5a76c:	bl	5a3c8 <fputs@plt+0x49014>
   5a770:	str	r0, [r6, #40]	; 0x28
   5a774:	ldr	r1, [r5, #44]	; 0x2c
   5a778:	mov	r0, r4
   5a77c:	mov	r2, r8
   5a780:	bl	5a820 <fputs@plt+0x4946c>
   5a784:	str	r0, [r6, #44]	; 0x2c
   5a788:	ldrb	r0, [r5, #4]
   5a78c:	strb	r0, [r6, #4]
   5a790:	ldr	r1, [r5, #48]	; 0x30
   5a794:	mov	r0, r4
   5a798:	mov	r2, r8
   5a79c:	bl	5a6d0 <fputs@plt+0x4931c>
   5a7a0:	str	r0, [r6, #48]	; 0x30
   5a7a4:	cmp	r0, #0
   5a7a8:	strne	r6, [r0, #52]	; 0x34
   5a7ac:	mov	r7, #0
   5a7b0:	str	r7, [r6, #52]	; 0x34
   5a7b4:	ldr	r1, [r5, #56]	; 0x38
   5a7b8:	mov	r0, r4
   5a7bc:	mov	r2, r8
   5a7c0:	bl	5a3c8 <fputs@plt+0x49014>
   5a7c4:	str	r0, [r6, #56]	; 0x38
   5a7c8:	ldr	r1, [r5, #60]	; 0x3c
   5a7cc:	mov	r0, r4
   5a7d0:	mov	r2, r8
   5a7d4:	bl	5a3c8 <fputs@plt+0x49014>
   5a7d8:	str	r0, [r6, #60]	; 0x3c
   5a7dc:	str	r7, [r6, #12]
   5a7e0:	str	r7, [r6, #16]
   5a7e4:	ldr	r0, [r5, #8]
   5a7e8:	mvn	r1, #0
   5a7ec:	str	r1, [r6, #20]
   5a7f0:	str	r1, [r6, #24]
   5a7f4:	bic	r0, r0, #16
   5a7f8:	str	r0, [r6, #8]
   5a7fc:	ldrh	r0, [r5, #6]
   5a800:	strh	r0, [r6, #6]
   5a804:	ldr	r1, [r5, #64]	; 0x40
   5a808:	mov	r0, r4
   5a80c:	bl	5ab68 <fputs@plt+0x497b4>
   5a810:	str	r0, [r6, #64]	; 0x40
   5a814:	mov	r7, r6
   5a818:	mov	r0, r7
   5a81c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5a820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a824:	add	fp, sp, #28
   5a828:	sub	sp, sp, #4
   5a82c:	cmp	r1, #0
   5a830:	beq	5a944 <fputs@plt+0x49590>
   5a834:	mov	sl, r2
   5a838:	mov	r8, r1
   5a83c:	mov	r4, r0
   5a840:	mov	r9, #0
   5a844:	mov	r2, #8
   5a848:	mov	r3, #0
   5a84c:	bl	209ac <fputs@plt+0xf5f8>
   5a850:	cmp	r0, #0
   5a854:	beq	5a958 <fputs@plt+0x495a4>
   5a858:	mov	r5, r0
   5a85c:	ldr	r0, [r8]
   5a860:	str	r0, [r5]
   5a864:	tst	sl, #1
   5a868:	bne	5a884 <fputs@plt+0x494d0>
   5a86c:	ldr	r1, [r8]
   5a870:	mov	r2, #1
   5a874:	mov	r0, r2
   5a878:	lsl	r2, r2, #1
   5a87c:	cmp	r0, r1
   5a880:	blt	5a874 <fputs@plt+0x494c0>
   5a884:	add	r0, r0, r0, lsl #2
   5a888:	lsl	r2, r0, #2
   5a88c:	mov	r9, #0
   5a890:	mov	r0, r4
   5a894:	mov	r3, #0
   5a898:	bl	209ac <fputs@plt+0xf5f8>
   5a89c:	str	r0, [r5, #4]
   5a8a0:	cmp	r0, #0
   5a8a4:	beq	5a94c <fputs@plt+0x49598>
   5a8a8:	mov	r7, r0
   5a8ac:	ldr	r0, [r8]
   5a8b0:	mov	r9, r5
   5a8b4:	cmp	r0, #1
   5a8b8:	blt	5a958 <fputs@plt+0x495a4>
   5a8bc:	ldr	r5, [r8, #4]
   5a8c0:	mov	r6, #0
   5a8c4:	ldr	r1, [r5]
   5a8c8:	mov	r0, r4
   5a8cc:	mov	r2, sl
   5a8d0:	bl	5a3c8 <fputs@plt+0x49014>
   5a8d4:	str	r0, [r7]
   5a8d8:	ldr	r1, [r5, #4]
   5a8dc:	mov	r0, r4
   5a8e0:	bl	1945c <fputs@plt+0x80a8>
   5a8e4:	str	r0, [r7, #4]
   5a8e8:	ldr	r1, [r5, #8]
   5a8ec:	mov	r0, r4
   5a8f0:	bl	1945c <fputs@plt+0x80a8>
   5a8f4:	str	r0, [r7, #8]
   5a8f8:	ldrb	r0, [r5, #12]
   5a8fc:	ldrb	r1, [r7, #13]
   5a900:	and	r2, r1, #254	; 0xfe
   5a904:	strb	r2, [r7, #13]
   5a908:	strb	r0, [r7, #12]
   5a90c:	and	r0, r1, #252	; 0xfc
   5a910:	ldrb	r1, [r5, #13]
   5a914:	and	r1, r1, #2
   5a918:	orr	r0, r1, r0
   5a91c:	strb	r0, [r7, #13]
   5a920:	ldr	r0, [r5, #16]
   5a924:	str	r0, [r7, #16]
   5a928:	add	r7, r7, #20
   5a92c:	add	r5, r5, #20
   5a930:	add	r6, r6, #1
   5a934:	ldr	r0, [r8]
   5a938:	cmp	r6, r0
   5a93c:	blt	5a8c4 <fputs@plt+0x49510>
   5a940:	b	5a958 <fputs@plt+0x495a4>
   5a944:	mov	r9, #0
   5a948:	b	5a958 <fputs@plt+0x495a4>
   5a94c:	mov	r0, r4
   5a950:	mov	r1, r5
   5a954:	bl	13cb4 <fputs@plt+0x2900>
   5a958:	mov	r0, r9
   5a95c:	sub	sp, fp, #28
   5a960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a964:	push	{r4, r5, fp, lr}
   5a968:	add	fp, sp, #8
   5a96c:	mov	r5, r0
   5a970:	bl	5a678 <fputs@plt+0x492c4>
   5a974:	mov	r4, r0
   5a978:	bfc	r4, #12, #20
   5a97c:	ldrb	r0, [r5, #5]
   5a980:	tst	r0, #4
   5a984:	bne	5a9a0 <fputs@plt+0x495ec>
   5a988:	ldr	r0, [r5, #8]
   5a98c:	cmp	r0, #0
   5a990:	beq	5a9a0 <fputs@plt+0x495ec>
   5a994:	bl	1358c <fputs@plt+0x21d8>
   5a998:	add	r0, r4, r0
   5a99c:	add	r4, r0, #1
   5a9a0:	add	r0, r4, #7
   5a9a4:	bic	r0, r0, #7
   5a9a8:	pop	{r4, r5, fp, pc}
   5a9ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a9b0:	add	fp, sp, #28
   5a9b4:	sub	sp, sp, #12
   5a9b8:	str	r2, [sp, #8]
   5a9bc:	cmp	r1, #0
   5a9c0:	beq	5a9f0 <fputs@plt+0x4963c>
   5a9c4:	mov	r6, r1
   5a9c8:	mov	r8, r0
   5a9cc:	ldr	r0, [r1]
   5a9d0:	mov	r4, #0
   5a9d4:	cmp	r0, #1
   5a9d8:	blt	5a9f8 <fputs@plt+0x49644>
   5a9dc:	add	r0, r0, r0, lsl #3
   5a9e0:	mov	r1, #8
   5a9e4:	add	r2, r1, r0, lsl #3
   5a9e8:	asr	r3, r2, #31
   5a9ec:	b	5aa00 <fputs@plt+0x4964c>
   5a9f0:	mov	r4, #0
   5a9f4:	b	5ab5c <fputs@plt+0x497a8>
   5a9f8:	mov	r2, #80	; 0x50
   5a9fc:	mov	r3, #0
   5aa00:	mov	r0, r8
   5aa04:	bl	209ac <fputs@plt+0xf5f8>
   5aa08:	cmp	r0, #0
   5aa0c:	beq	5ab5c <fputs@plt+0x497a8>
   5aa10:	ldr	r1, [r6]
   5aa14:	str	r1, [r0]
   5aa18:	str	r1, [r0, #4]
   5aa1c:	ldr	r1, [r6]
   5aa20:	cmp	r1, #1
   5aa24:	blt	5ab58 <fputs@plt+0x497a4>
   5aa28:	mov	r7, #0
   5aa2c:	mov	r5, #0
   5aa30:	str	r0, [sp, #4]
   5aa34:	add	r4, r0, r7
   5aa38:	mov	sl, r6
   5aa3c:	add	r9, r6, r7
   5aa40:	ldr	r0, [r9, #8]
   5aa44:	str	r0, [r4, #8]
   5aa48:	ldr	r1, [r9, #12]
   5aa4c:	mov	r0, r8
   5aa50:	bl	1945c <fputs@plt+0x80a8>
   5aa54:	str	r0, [r4, #12]
   5aa58:	ldr	r1, [r9, #16]
   5aa5c:	mov	r0, r8
   5aa60:	bl	1945c <fputs@plt+0x80a8>
   5aa64:	str	r0, [r4, #16]
   5aa68:	ldr	r1, [r9, #20]
   5aa6c:	mov	r0, r8
   5aa70:	bl	1945c <fputs@plt+0x80a8>
   5aa74:	str	r0, [r4, #20]
   5aa78:	ldr	r0, [r9, #44]	; 0x2c
   5aa7c:	str	r0, [r4, #44]	; 0x2c
   5aa80:	ldr	r0, [r9, #52]	; 0x34
   5aa84:	str	r0, [r4, #52]	; 0x34
   5aa88:	ldr	r0, [r9, #32]
   5aa8c:	str	r0, [r4, #32]
   5aa90:	ldr	r0, [r9, #36]	; 0x24
   5aa94:	str	r0, [r4, #36]	; 0x24
   5aa98:	ldrb	r0, [r4, #45]	; 0x2d
   5aa9c:	tst	r0, #2
   5aaa0:	beq	5aab4 <fputs@plt+0x49700>
   5aaa4:	ldr	r1, [r9, #72]	; 0x48
   5aaa8:	mov	r0, r8
   5aaac:	bl	1945c <fputs@plt+0x80a8>
   5aab0:	str	r0, [r4, #72]	; 0x48
   5aab4:	ldr	r0, [r9, #76]	; 0x4c
   5aab8:	str	r0, [r4, #76]	; 0x4c
   5aabc:	ldrb	r0, [r4, #45]	; 0x2d
   5aac0:	tst	r0, #4
   5aac4:	beq	5aadc <fputs@plt+0x49728>
   5aac8:	ldr	r1, [r9, #72]	; 0x48
   5aacc:	mov	r0, r8
   5aad0:	ldr	r2, [sp, #8]
   5aad4:	bl	5a820 <fputs@plt+0x4946c>
   5aad8:	str	r0, [r4, #72]	; 0x48
   5aadc:	ldr	r0, [r9, #24]
   5aae0:	str	r0, [r4, #24]
   5aae4:	cmp	r0, #0
   5aae8:	ldrhne	r1, [r0, #36]	; 0x24
   5aaec:	addne	r1, r1, #1
   5aaf0:	strhne	r1, [r0, #36]	; 0x24
   5aaf4:	ldr	r1, [r9, #28]
   5aaf8:	mov	r0, r8
   5aafc:	ldr	r6, [sp, #8]
   5ab00:	mov	r2, r6
   5ab04:	bl	5a6d0 <fputs@plt+0x4931c>
   5ab08:	str	r0, [r4, #28]
   5ab0c:	ldr	r1, [r9, #56]	; 0x38
   5ab10:	mov	r0, r8
   5ab14:	mov	r2, r6
   5ab18:	bl	5a3c8 <fputs@plt+0x49014>
   5ab1c:	str	r0, [r4, #56]	; 0x38
   5ab20:	ldr	r1, [r9, #60]	; 0x3c
   5ab24:	mov	r0, r8
   5ab28:	bl	5ac1c <fputs@plt+0x49868>
   5ab2c:	str	r0, [r4, #60]	; 0x3c
   5ab30:	ldrd	r0, [r9, #64]	; 0x40
   5ab34:	str	r1, [r4, #68]	; 0x44
   5ab38:	str	r0, [r4, #64]	; 0x40
   5ab3c:	add	r7, r7, #72	; 0x48
   5ab40:	add	r5, r5, #1
   5ab44:	mov	r6, sl
   5ab48:	ldr	r0, [sl]
   5ab4c:	cmp	r5, r0
   5ab50:	ldr	r0, [sp, #4]
   5ab54:	blt	5aa34 <fputs@plt+0x49680>
   5ab58:	mov	r4, r0
   5ab5c:	mov	r0, r4
   5ab60:	sub	sp, fp, #28
   5ab64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ab68:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5ab6c:	add	fp, sp, #24
   5ab70:	cmp	r1, #0
   5ab74:	moveq	r8, #0
   5ab78:	moveq	r0, r8
   5ab7c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ab80:	mov	r9, r1
   5ab84:	mov	r6, r0
   5ab88:	ldr	r0, [r1]
   5ab8c:	mov	r1, #8
   5ab90:	orr	r2, r1, r0, lsl #4
   5ab94:	asr	r3, r2, #31
   5ab98:	mov	r0, r6
   5ab9c:	bl	19680 <fputs@plt+0x82cc>
   5aba0:	mov	r8, r0
   5aba4:	cmp	r0, #0
   5aba8:	beq	5ac14 <fputs@plt+0x49860>
   5abac:	ldr	r0, [r9]
   5abb0:	str	r0, [r8]
   5abb4:	ldr	r0, [r9]
   5abb8:	cmp	r0, #1
   5abbc:	blt	5ac14 <fputs@plt+0x49860>
   5abc0:	mov	r7, #0
   5abc4:	add	r4, r9, r7, lsl #4
   5abc8:	ldr	r1, [r4, #16]
   5abcc:	mov	r0, r6
   5abd0:	mov	r2, #0
   5abd4:	bl	5a6d0 <fputs@plt+0x4931c>
   5abd8:	add	r5, r8, r7, lsl #4
   5abdc:	str	r0, [r5, #16]
   5abe0:	ldr	r1, [r4, #12]
   5abe4:	mov	r0, r6
   5abe8:	mov	r2, #0
   5abec:	bl	5a820 <fputs@plt+0x4946c>
   5abf0:	str	r0, [r5, #12]
   5abf4:	ldr	r1, [r4, #8]
   5abf8:	mov	r0, r6
   5abfc:	bl	1945c <fputs@plt+0x80a8>
   5ac00:	str	r0, [r5, #8]
   5ac04:	add	r7, r7, #1
   5ac08:	ldr	r0, [r9]
   5ac0c:	cmp	r7, r0
   5ac10:	blt	5abc4 <fputs@plt+0x49810>
   5ac14:	mov	r0, r8
   5ac18:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ac1c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5ac20:	add	fp, sp, #24
   5ac24:	cmp	r1, #0
   5ac28:	moveq	r7, #0
   5ac2c:	moveq	r0, r7
   5ac30:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ac34:	mov	r5, r1
   5ac38:	mov	r8, r0
   5ac3c:	mov	r7, #0
   5ac40:	mov	r2, #8
   5ac44:	mov	r3, #0
   5ac48:	bl	209ac <fputs@plt+0xf5f8>
   5ac4c:	cmp	r0, #0
   5ac50:	beq	5accc <fputs@plt+0x49918>
   5ac54:	mov	r9, r0
   5ac58:	ldr	r0, [r5, #4]
   5ac5c:	str	r0, [r9, #4]
   5ac60:	ldr	r0, [r5, #4]
   5ac64:	lsl	r2, r0, #3
   5ac68:	mov	r7, #0
   5ac6c:	mov	r0, r8
   5ac70:	mov	r3, #0
   5ac74:	bl	209ac <fputs@plt+0xf5f8>
   5ac78:	str	r0, [r9]
   5ac7c:	cmp	r0, #0
   5ac80:	beq	5acd4 <fputs@plt+0x49920>
   5ac84:	ldr	r0, [r5, #4]
   5ac88:	cmp	r0, #1
   5ac8c:	blt	5acc8 <fputs@plt+0x49914>
   5ac90:	mov	r7, #0
   5ac94:	ldr	r4, [r5]
   5ac98:	ldr	r1, [r4, r7, lsl #3]!
   5ac9c:	ldr	r6, [r9]
   5aca0:	mov	r0, r8
   5aca4:	bl	1945c <fputs@plt+0x80a8>
   5aca8:	str	r0, [r6, r7, lsl #3]
   5acac:	add	r0, r6, r7, lsl #3
   5acb0:	ldr	r1, [r4, #4]
   5acb4:	str	r1, [r0, #4]
   5acb8:	add	r7, r7, #1
   5acbc:	ldr	r0, [r5, #4]
   5acc0:	cmp	r7, r0
   5acc4:	blt	5ac94 <fputs@plt+0x498e0>
   5acc8:	mov	r7, r9
   5accc:	mov	r0, r7
   5acd0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5acd4:	mov	r0, r8
   5acd8:	mov	r1, r9
   5acdc:	bl	13cb4 <fputs@plt+0x2900>
   5ace0:	mov	r0, r7
   5ace4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ace8:	push	{r4, r5, fp, lr}
   5acec:	add	fp, sp, #8
   5acf0:	mov	r5, r0
   5acf4:	ldrb	r0, [r1, #5]
   5acf8:	tst	r0, #1
   5acfc:	bne	5ad34 <fputs@plt+0x49980>
   5ad00:	mov	r4, r2
   5ad04:	cmp	r2, #0
   5ad08:	ldrbne	r0, [r4, #5]
   5ad0c:	tstne	r0, #1
   5ad10:	bne	5ad24 <fputs@plt+0x49970>
   5ad14:	mov	r0, r5
   5ad18:	bl	58148 <fputs@plt+0x46d94>
   5ad1c:	cmp	r0, #0
   5ad20:	popne	{r4, r5, fp, pc}
   5ad24:	mov	r0, r5
   5ad28:	mov	r1, r4
   5ad2c:	pop	{r4, r5, fp, lr}
   5ad30:	b	58148 <fputs@plt+0x46d94>
   5ad34:	mov	r0, r5
   5ad38:	pop	{r4, r5, fp, lr}
   5ad3c:	b	58148 <fputs@plt+0x46d94>
   5ad40:	push	{r4, r5, fp, lr}
   5ad44:	add	fp, sp, #8
   5ad48:	mov	r4, r2
   5ad4c:	mov	r5, r0
   5ad50:	mov	r0, r1
   5ad54:	bl	5ad70 <fputs@plt+0x499bc>
   5ad58:	mov	r1, r0
   5ad5c:	mov	r0, r5
   5ad60:	bl	5ae2c <fputs@plt+0x49a78>
   5ad64:	orr	r0, r0, r4
   5ad68:	uxtb	r0, r0
   5ad6c:	pop	{r4, r5, fp, pc}
   5ad70:	push	{r4, sl, fp, lr}
   5ad74:	add	fp, sp, #8
   5ad78:	bl	59c40 <fputs@plt+0x4888c>
   5ad7c:	ldrb	r1, [r0, #5]
   5ad80:	mov	r4, #0
   5ad84:	tst	r1, #2
   5ad88:	beq	5adb4 <fputs@plt+0x49a00>
   5ad8c:	mov	r0, r4
   5ad90:	pop	{r4, sl, fp, pc}
   5ad94:	ldr	r0, [r0, #20]
   5ad98:	ldr	r0, [r0]
   5ad9c:	ldr	r0, [r0, #4]
   5ada0:	ldr	r0, [r0]
   5ada4:	bl	59c40 <fputs@plt+0x4888c>
   5ada8:	ldrb	r1, [r0, #5]
   5adac:	tst	r1, #2
   5adb0:	bne	5ad8c <fputs@plt+0x499d8>
   5adb4:	ldrb	r1, [r0]
   5adb8:	cmp	r1, #119	; 0x77
   5adbc:	beq	5ad94 <fputs@plt+0x499e0>
   5adc0:	sub	r2, r1, #152	; 0x98
   5adc4:	cmp	r2, #5
   5adc8:	bhi	5ae08 <fputs@plt+0x49a54>
   5adcc:	mov	r3, #1
   5add0:	mov	r4, #37	; 0x25
   5add4:	tst	r4, r3, lsl r2
   5add8:	beq	5ae08 <fputs@plt+0x49a54>
   5addc:	ldr	r1, [r0, #44]	; 0x2c
   5ade0:	cmp	r1, #0
   5ade4:	beq	5ae20 <fputs@plt+0x49a6c>
   5ade8:	ldrsh	r0, [r0, #32]
   5adec:	cmp	r0, #0
   5adf0:	movlt	r4, #68	; 0x44
   5adf4:	ldrge	r1, [r1, #4]
   5adf8:	addge	r0, r1, r0, lsl #4
   5adfc:	ldrbge	r4, [r0, #13]
   5ae00:	mov	r0, r4
   5ae04:	pop	{r4, sl, fp, pc}
   5ae08:	cmp	r1, #38	; 0x26
   5ae0c:	bne	5ae20 <fputs@plt+0x49a6c>
   5ae10:	ldr	r0, [r0, #8]
   5ae14:	mov	r1, #0
   5ae18:	pop	{r4, sl, fp, lr}
   5ae1c:	b	57c28 <fputs@plt+0x46874>
   5ae20:	ldrb	r4, [r0, #1]
   5ae24:	mov	r0, r4
   5ae28:	pop	{r4, sl, fp, pc}
   5ae2c:	push	{r4, sl, fp, lr}
   5ae30:	add	fp, sp, #8
   5ae34:	mov	r4, r1
   5ae38:	bl	5ad70 <fputs@plt+0x499bc>
   5ae3c:	cmp	r4, #0
   5ae40:	cmpne	r0, #0
   5ae44:	bne	5ae5c <fputs@plt+0x49aa8>
   5ae48:	orrs	r1, r0, r4
   5ae4c:	add	r0, r0, r4
   5ae50:	movweq	r0, #65	; 0x41
   5ae54:	uxtb	r0, r0
   5ae58:	pop	{r4, sl, fp, pc}
   5ae5c:	mov	r1, #65	; 0x41
   5ae60:	cmp	r0, #66	; 0x42
   5ae64:	movwhi	r1, #67	; 0x43
   5ae68:	cmp	r4, #66	; 0x42
   5ae6c:	movwhi	r1, #67	; 0x43
   5ae70:	mov	r0, r1
   5ae74:	pop	{r4, sl, fp, pc}
   5ae78:	ldrb	r2, [r1, #6]
   5ae7c:	cmp	r2, #0
   5ae80:	bxeq	lr
   5ae84:	ldrb	r2, [r0, #19]
   5ae88:	cmp	r2, #7
   5ae8c:	bhi	5aea4 <fputs@plt+0x49af0>
   5ae90:	ldr	ip, [r1, #12]
   5ae94:	add	r3, r2, #1
   5ae98:	strb	r3, [r0, #19]
   5ae9c:	add	r0, r0, r2, lsl #2
   5aea0:	str	ip, [r0, #28]
   5aea4:	mov	r0, #0
   5aea8:	strb	r0, [r1, #6]
   5aeac:	bx	lr
   5aeb0:	cmp	r1, #0
   5aeb4:	beq	5aee4 <fputs@plt+0x49b30>
   5aeb8:	push	{fp, lr}
   5aebc:	mov	fp, sp
   5aec0:	mov	r2, r1
   5aec4:	ldr	r3, [r1]
   5aec8:	ldr	r1, [r0]
   5aecc:	ldrb	r1, [r1, #66]	; 0x42
   5aed0:	bl	56794 <fputs@plt+0x453e0>
   5aed4:	cmp	r0, #0
   5aed8:	pop	{fp, lr}
   5aedc:	moveq	r0, #1
   5aee0:	bxeq	lr
   5aee4:	mov	r0, #0
   5aee8:	bx	lr
   5aeec:	push	{r4, sl, fp, lr}
   5aef0:	add	fp, sp, #8
   5aef4:	mov	r4, r0
   5aef8:	bl	56018 <fputs@plt+0x44c64>
   5aefc:	ldr	r2, [r4, #84]	; 0x54
   5af00:	add	r1, r2, #1
   5af04:	str	r1, [r4, #84]	; 0x54
   5af08:	mov	r1, #44	; 0x2c
   5af0c:	pop	{r4, sl, fp, lr}
   5af10:	b	57fcc <fputs@plt+0x46c18>
   5af14:	strb	r1, [r0]
   5af18:	mov	r1, #0
   5af1c:	strb	r1, [r0, #1]
   5af20:	str	r2, [r0, #4]
   5af24:	str	r1, [r0, #8]
   5af28:	str	r1, [r0, #12]
   5af2c:	bx	lr
   5af30:	push	{r4, sl, fp, lr}
   5af34:	add	fp, sp, #8
   5af38:	sub	sp, sp, #8
   5af3c:	mov	r4, r1
   5af40:	ldrb	r1, [r0, #5]
   5af44:	tst	r1, #4
   5af48:	bne	5af78 <fputs@plt+0x49bc4>
   5af4c:	ldrb	r2, [r0]
   5af50:	cmp	r2, #155	; 0x9b
   5af54:	beq	5af90 <fputs@plt+0x49bdc>
   5af58:	mov	r1, #0
   5af5c:	cmp	r2, #156	; 0x9c
   5af60:	bne	5af84 <fputs@plt+0x49bd0>
   5af64:	ldr	r0, [r0, #12]
   5af68:	mov	r1, r4
   5af6c:	sub	sp, fp, #8
   5af70:	pop	{r4, sl, fp, lr}
   5af74:	b	5af30 <fputs@plt+0x49b7c>
   5af78:	ldr	r0, [r0, #8]
   5af7c:	str	r0, [r4]
   5af80:	mov	r1, #1
   5af84:	mov	r0, r1
   5af88:	sub	sp, fp, #8
   5af8c:	pop	{r4, sl, fp, pc}
   5af90:	ldr	r0, [r0, #12]
   5af94:	add	r1, sp, #4
   5af98:	bl	5af30 <fputs@plt+0x49b7c>
   5af9c:	cmp	r0, #0
   5afa0:	beq	5afb0 <fputs@plt+0x49bfc>
   5afa4:	ldr	r0, [sp, #4]
   5afa8:	rsb	r0, r0, #0
   5afac:	b	5af7c <fputs@plt+0x49bc8>
   5afb0:	mov	r1, #0
   5afb4:	b	5af84 <fputs@plt+0x49bd0>
   5afb8:	ldr	r0, [r0, #32]
   5afbc:	bx	lr
   5afc0:	push	{r4, r5, r6, r7, fp, lr}
   5afc4:	add	fp, sp, #16
   5afc8:	sub	sp, sp, #8
   5afcc:	mov	r5, r2
   5afd0:	mov	r6, r1
   5afd4:	mov	r4, r0
   5afd8:	mov	r1, #22
   5afdc:	mov	r2, #0
   5afe0:	mov	r3, r5
   5afe4:	bl	56a58 <fputs@plt+0x456a4>
   5afe8:	mov	r0, r4
   5afec:	mov	r1, #108	; 0x6c
   5aff0:	mov	r2, r6
   5aff4:	bl	57fcc <fputs@plt+0x46c18>
   5aff8:	mov	r7, r0
   5affc:	str	r5, [sp]
   5b000:	mov	r0, r4
   5b004:	mov	r1, #47	; 0x2f
   5b008:	mov	r2, r6
   5b00c:	mov	r3, #0
   5b010:	bl	4644c <fputs@plt+0x35098>
   5b014:	mov	r0, r4
   5b018:	mov	r1, #128	; 0x80
   5b01c:	bl	1aaa0 <fputs@plt+0x96ec>
   5b020:	mov	r0, r4
   5b024:	mov	r1, r7
   5b028:	sub	sp, fp, #16
   5b02c:	pop	{r4, r5, r6, r7, fp, lr}
   5b030:	b	560e4 <fputs@plt+0x44d30>
   5b034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b038:	add	fp, sp, #28
   5b03c:	sub	sp, sp, #36	; 0x24
   5b040:	str	r3, [sp, #28]
   5b044:	mov	r7, r2
   5b048:	mov	r4, r1
   5b04c:	mov	r5, r0
   5b050:	ldr	r0, [r0, #72]	; 0x48
   5b054:	str	r0, [sp, #24]
   5b058:	add	r0, r0, #1
   5b05c:	str	r0, [r5, #72]	; 0x48
   5b060:	mov	r0, r5
   5b064:	bl	56018 <fputs@plt+0x44c64>
   5b068:	str	r0, [sp, #20]
   5b06c:	and	r0, r7, #4
   5b070:	str	r0, [sp, #32]
   5b074:	ldr	r0, [r5, #68]	; 0x44
   5b078:	cmp	r0, #0
   5b07c:	beq	5b0f8 <fputs@plt+0x49d44>
   5b080:	tst	r7, #1
   5b084:	beq	5b0b8 <fputs@plt+0x49d04>
   5b088:	ldrb	r0, [r4, #5]
   5b08c:	tst	r0, #8
   5b090:	bne	5b0b8 <fputs@plt+0x49d04>
   5b094:	mov	r0, r4
   5b098:	bl	5b590 <fputs@plt+0x4a1dc>
   5b09c:	mov	r7, #5
   5b0a0:	cmp	r0, #0
   5b0a4:	beq	5b2a8 <fputs@plt+0x49ef4>
   5b0a8:	ldr	r0, [r4, #20]
   5b0ac:	ldr	r0, [r0]
   5b0b0:	cmp	r0, #3
   5b0b4:	blt	5b2a8 <fputs@plt+0x49ef4>
   5b0b8:	ldr	r6, [r5, #428]	; 0x1ac
   5b0bc:	ldr	r0, [sp, #32]
   5b0c0:	cmp	r0, #0
   5b0c4:	beq	5b228 <fputs@plt+0x49e74>
   5b0c8:	mov	r2, #0
   5b0cc:	str	r2, [r5, #428]	; 0x1ac
   5b0d0:	ldr	r0, [r4, #12]
   5b0d4:	ldrsh	r0, [r0, #32]
   5b0d8:	mov	r7, #2
   5b0dc:	cmn	r0, #1
   5b0e0:	bgt	5b250 <fputs@plt+0x49e9c>
   5b0e4:	ldrb	r0, [r4, #5]
   5b0e8:	mov	r7, #2
   5b0ec:	tst	r0, #8
   5b0f0:	movweq	r7, #1
   5b0f4:	b	5b250 <fputs@plt+0x49e9c>
   5b0f8:	mov	r0, r4
   5b0fc:	bl	5b454 <fputs@plt+0x4a0a0>
   5b100:	cmp	r0, #0
   5b104:	beq	5b080 <fputs@plt+0x49ccc>
   5b108:	ldr	r1, [r0]
   5b10c:	ldr	r0, [r0, #28]
   5b110:	ldr	r1, [r1, #4]
   5b114:	ldr	r1, [r1]
   5b118:	str	r1, [sp, #16]
   5b11c:	ldrsh	sl, [r1, #32]
   5b120:	ldr	r8, [r5]
   5b124:	ldr	r6, [r0, #24]
   5b128:	ldr	r1, [r6, #64]	; 0x40
   5b12c:	mov	r0, r8
   5b130:	bl	1aa0c <fputs@plt+0x9658>
   5b134:	sxth	r9, r0
   5b138:	mov	r0, r5
   5b13c:	mov	r1, r9
   5b140:	bl	5b4f8 <fputs@plt+0x4a144>
   5b144:	ldr	r0, [r6]
   5b148:	ldr	r2, [r6, #28]
   5b14c:	str	r0, [sp]
   5b150:	mov	r0, r5
   5b154:	mov	r1, r9
   5b158:	mov	r3, #0
   5b15c:	bl	56498 <fputs@plt+0x450e4>
   5b160:	cmn	sl, #1
   5b164:	ble	5b270 <fputs@plt+0x49ebc>
   5b168:	str	r9, [sp, #4]
   5b16c:	ldr	r1, [r4, #12]
   5b170:	mov	r0, r5
   5b174:	ldr	r2, [sp, #16]
   5b178:	bl	5ace8 <fputs@plt+0x49934>
   5b17c:	str	r0, [sp, #16]
   5b180:	str	r6, [sp, #12]
   5b184:	ldr	r0, [r6, #4]
   5b188:	str	sl, [sp, #8]
   5b18c:	add	r0, r0, sl, lsl #4
   5b190:	ldrb	r1, [r0, #13]
   5b194:	mov	r0, r4
   5b198:	bl	5b550 <fputs@plt+0x4a19c>
   5b19c:	cmp	r0, #0
   5b1a0:	movne	r6, r0
   5b1a4:	ldrne	r0, [sp, #12]
   5b1a8:	ldrne	r9, [r0, #8]
   5b1ac:	cmpne	r9, #0
   5b1b0:	beq	5b080 <fputs@plt+0x49ccc>
   5b1b4:	ldr	r0, [sp, #8]
   5b1b8:	uxth	sl, r0
   5b1bc:	ldr	r0, [r9, #4]
   5b1c0:	ldrh	r0, [r0]
   5b1c4:	cmp	r0, sl
   5b1c8:	bne	5b214 <fputs@plt+0x49e60>
   5b1cc:	ldrb	r1, [r8, #66]	; 0x42
   5b1d0:	ldr	r0, [r9, #32]
   5b1d4:	ldr	r2, [r0]
   5b1d8:	mov	r0, r8
   5b1dc:	mov	r3, #0
   5b1e0:	bl	56754 <fputs@plt+0x453a0>
   5b1e4:	ldr	r1, [sp, #16]
   5b1e8:	cmp	r0, r1
   5b1ec:	bne	5b214 <fputs@plt+0x49e60>
   5b1f0:	ldr	r0, [sp, #32]
   5b1f4:	cmp	r0, #0
   5b1f8:	beq	5b2bc <fputs@plt+0x49f08>
   5b1fc:	ldrh	r0, [r9, #50]	; 0x32
   5b200:	cmp	r0, #1
   5b204:	bne	5b214 <fputs@plt+0x49e60>
   5b208:	ldrb	r0, [r9, #54]	; 0x36
   5b20c:	cmp	r0, #0
   5b210:	bne	5b2bc <fputs@plt+0x49f08>
   5b214:	cmp	r6, #0
   5b218:	ldrne	r9, [r9, #20]
   5b21c:	cmpne	r9, #0
   5b220:	bne	5b1bc <fputs@plt+0x49e08>
   5b224:	b	5b080 <fputs@plt+0x49ccc>
   5b228:	mov	r7, #2
   5b22c:	ldr	r1, [sp, #28]
   5b230:	cmp	r1, #0
   5b234:	beq	5b24c <fputs@plt+0x49e98>
   5b238:	ldr	r0, [r5, #76]	; 0x4c
   5b23c:	add	r2, r0, #1
   5b240:	str	r2, [r5, #76]	; 0x4c
   5b244:	str	r2, [r1]
   5b248:	b	5b250 <fputs@plt+0x49e9c>
   5b24c:	mov	r2, #0
   5b250:	sub	r0, r7, #1
   5b254:	clz	r0, r0
   5b258:	lsr	r3, r0, #5
   5b25c:	mov	r0, r5
   5b260:	mov	r1, r4
   5b264:	bl	58674 <fputs@plt+0x472c0>
   5b268:	str	r6, [r5, #428]	; 0x1ac
   5b26c:	b	5b2b0 <fputs@plt+0x49efc>
   5b270:	mov	r0, r5
   5b274:	bl	5aeec <fputs@plt+0x49b38>
   5b278:	mov	r7, r0
   5b27c:	mov	r0, #54	; 0x36
   5b280:	str	r0, [sp]
   5b284:	mov	r0, r5
   5b288:	ldr	r1, [sp, #24]
   5b28c:	mov	r2, r9
   5b290:	mov	r3, r6
   5b294:	bl	563b0 <fputs@plt+0x44ffc>
   5b298:	ldr	r0, [sp, #20]
   5b29c:	mov	r1, r7
   5b2a0:	bl	560e4 <fputs@plt+0x44d30>
   5b2a4:	mov	r7, #1
   5b2a8:	ldr	r0, [sp, #24]
   5b2ac:	str	r0, [r4, #28]
   5b2b0:	mov	r0, r7
   5b2b4:	sub	sp, fp, #28
   5b2b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b2bc:	mov	r0, r5
   5b2c0:	bl	5aeec <fputs@plt+0x49b38>
   5b2c4:	mov	r8, r0
   5b2c8:	ldr	r3, [r9, #44]	; 0x2c
   5b2cc:	ldr	r0, [sp, #4]
   5b2d0:	str	r0, [sp]
   5b2d4:	ldr	r6, [sp, #20]
   5b2d8:	mov	r0, r6
   5b2dc:	mov	r1, #54	; 0x36
   5b2e0:	ldr	r2, [sp, #24]
   5b2e4:	bl	4644c <fputs@plt+0x35098>
   5b2e8:	mov	r0, r5
   5b2ec:	mov	r1, r9
   5b2f0:	bl	56568 <fputs@plt+0x451b4>
   5b2f4:	ldr	r0, [r9, #28]
   5b2f8:	ldrb	r7, [r0]
   5b2fc:	ldr	r1, [sp, #28]
   5b300:	cmp	r1, #0
   5b304:	beq	5b340 <fputs@plt+0x49f8c>
   5b308:	ldr	r0, [sp, #12]
   5b30c:	ldr	r0, [r0, #4]
   5b310:	ldr	r2, [sp, #8]
   5b314:	add	r0, r0, r2, lsl #4
   5b318:	ldrb	r0, [r0, #12]
   5b31c:	cmp	r0, #0
   5b320:	bne	5b340 <fputs@plt+0x49f8c>
   5b324:	ldr	r0, [r5, #76]	; 0x4c
   5b328:	add	r2, r0, #1
   5b32c:	str	r2, [r5, #76]	; 0x4c
   5b330:	str	r2, [r1]
   5b334:	mov	r0, r6
   5b338:	ldr	r1, [sp, #24]
   5b33c:	bl	5afc0 <fputs@plt+0x49c0c>
   5b340:	add	r7, r7, #3
   5b344:	mov	r0, r6
   5b348:	mov	r1, r8
   5b34c:	bl	560e4 <fputs@plt+0x44d30>
   5b350:	b	5b2a8 <fputs@plt+0x49ef4>
   5b354:	push	{r4, sl, fp, lr}
   5b358:	add	fp, sp, #8
   5b35c:	mov	r4, r0
   5b360:	ldr	r0, [r0, #12]
   5b364:	bl	5ad70 <fputs@plt+0x499bc>
   5b368:	mov	r1, r0
   5b36c:	ldr	r0, [r4, #16]
   5b370:	cmp	r0, #0
   5b374:	beq	5b380 <fputs@plt+0x49fcc>
   5b378:	pop	{r4, sl, fp, lr}
   5b37c:	b	5ae2c <fputs@plt+0x49a78>
   5b380:	ldrb	r0, [r4, #5]
   5b384:	tst	r0, #8
   5b388:	bne	5b39c <fputs@plt+0x49fe8>
   5b38c:	cmp	r1, #0
   5b390:	movweq	r1, #65	; 0x41
   5b394:	mov	r0, r1
   5b398:	pop	{r4, sl, fp, pc}
   5b39c:	ldr	r0, [r4, #20]
   5b3a0:	ldr	r0, [r0]
   5b3a4:	ldr	r0, [r0, #4]
   5b3a8:	ldr	r0, [r0]
   5b3ac:	pop	{r4, sl, fp, lr}
   5b3b0:	b	5ae2c <fputs@plt+0x49a78>
   5b3b4:	ldrb	r2, [r0]
   5b3b8:	add	r1, r2, #101	; 0x65
   5b3bc:	uxtb	r1, r1
   5b3c0:	cmp	r1, #1
   5b3c4:	bhi	5b3e0 <fputs@plt+0x4a02c>
   5b3c8:	ldr	r0, [r0, #12]
   5b3cc:	ldrb	r2, [r0]
   5b3d0:	add	r1, r2, #101	; 0x65
   5b3d4:	uxtb	r1, r1
   5b3d8:	cmp	r1, #2
   5b3dc:	bcc	5b3c8 <fputs@plt+0x4a014>
   5b3e0:	cmp	r2, #157	; 0x9d
   5b3e4:	ldrbeq	r2, [r0, #38]	; 0x26
   5b3e8:	sub	r3, r2, #132	; 0x84
   5b3ec:	mov	r1, #0
   5b3f0:	cmp	r3, #3
   5b3f4:	bcc	5b44c <fputs@plt+0x4a098>
   5b3f8:	cmp	r2, #97	; 0x61
   5b3fc:	beq	5b44c <fputs@plt+0x4a098>
   5b400:	cmp	r2, #152	; 0x98
   5b404:	bne	5b448 <fputs@plt+0x4a094>
   5b408:	ldrb	r2, [r0, #6]
   5b40c:	mov	r1, #1
   5b410:	tst	r2, #16
   5b414:	bne	5b44c <fputs@plt+0x4a098>
   5b418:	ldrsh	r2, [r0, #32]
   5b41c:	cmp	r2, #0
   5b420:	mov	r1, #0
   5b424:	blt	5b44c <fputs@plt+0x4a098>
   5b428:	ldr	r0, [r0, #44]	; 0x2c
   5b42c:	ldr	r0, [r0, #4]
   5b430:	add	r0, r0, r2, lsl #4
   5b434:	ldrb	r0, [r0, #12]
   5b438:	clz	r0, r0
   5b43c:	lsr	r1, r0, #5
   5b440:	mov	r0, r1
   5b444:	bx	lr
   5b448:	mov	r1, #1
   5b44c:	mov	r0, r1
   5b450:	bx	lr
   5b454:	mov	r1, r0
   5b458:	ldr	r0, [r0, #4]
   5b45c:	and	r2, r0, #2080	; 0x820
   5b460:	mov	r0, #0
   5b464:	cmp	r2, #2048	; 0x800
   5b468:	bne	5b4b8 <fputs@plt+0x4a104>
   5b46c:	ldr	r1, [r1, #20]
   5b470:	ldr	r2, [r1, #48]	; 0x30
   5b474:	cmp	r2, #0
   5b478:	bne	5b4b8 <fputs@plt+0x4a104>
   5b47c:	ldrb	r2, [r1, #8]
   5b480:	tst	r2, #9
   5b484:	bne	5b4b8 <fputs@plt+0x4a104>
   5b488:	ldr	r2, [r1, #56]	; 0x38
   5b48c:	cmp	r2, #0
   5b490:	bne	5b4b8 <fputs@plt+0x4a104>
   5b494:	ldr	r2, [r1, #32]
   5b498:	cmp	r2, #0
   5b49c:	bne	5b4b8 <fputs@plt+0x4a104>
   5b4a0:	ldr	r2, [r1, #28]
   5b4a4:	ldr	r3, [r2]
   5b4a8:	cmp	r3, #1
   5b4ac:	ldreq	r3, [r2, #28]
   5b4b0:	cmpeq	r3, #0
   5b4b4:	beq	5b4bc <fputs@plt+0x4a108>
   5b4b8:	bx	lr
   5b4bc:	ldr	r2, [r2, #24]
   5b4c0:	ldrb	r2, [r2, #42]	; 0x2a
   5b4c4:	tst	r2, #16
   5b4c8:	bne	5b4b8 <fputs@plt+0x4a104>
   5b4cc:	ldr	r2, [r1]
   5b4d0:	ldr	r3, [r2]
   5b4d4:	cmp	r3, #1
   5b4d8:	bxne	lr
   5b4dc:	ldr	r0, [r2, #4]
   5b4e0:	ldr	r0, [r0]
   5b4e4:	ldrb	r0, [r0]
   5b4e8:	cmp	r0, #152	; 0x98
   5b4ec:	movne	r1, #0
   5b4f0:	mov	r0, r1
   5b4f4:	bx	lr
   5b4f8:	mov	r2, r0
   5b4fc:	mov	r3, #1
   5b500:	ldr	r0, [r0, #416]	; 0x1a0
   5b504:	cmp	r0, #0
   5b508:	moveq	r0, r2
   5b50c:	ldr	r2, [r0, #340]	; 0x154
   5b510:	tst	r2, r3, lsl r1
   5b514:	bxne	lr
   5b518:	lsl	r3, r3, r1
   5b51c:	orr	r2, r2, r3
   5b520:	str	r2, [r0, #340]	; 0x154
   5b524:	add	r2, r0, r1, lsl #2
   5b528:	ldr	r3, [r0]
   5b52c:	ldr	r3, [r3, #16]
   5b530:	add	r3, r3, r1, lsl #4
   5b534:	ldr	r3, [r3, #12]
   5b538:	ldr	r3, [r3]
   5b53c:	str	r3, [r2, #344]	; 0x158
   5b540:	cmp	r1, #1
   5b544:	bne	5b54c <fputs@plt+0x4a198>
   5b548:	b	237a0 <fputs@plt+0x123ec>
   5b54c:	bx	lr
   5b550:	push	{r4, sl, fp, lr}
   5b554:	add	fp, sp, #8
   5b558:	mov	r4, r1
   5b55c:	bl	5b354 <fputs@plt+0x49fa0>
   5b560:	cmp	r0, #65	; 0x41
   5b564:	moveq	r0, #1
   5b568:	popeq	{r4, sl, fp, pc}
   5b56c:	cmp	r0, #66	; 0x42
   5b570:	subeq	r0, r4, #66	; 0x42
   5b574:	clzeq	r0, r0
   5b578:	lsreq	r0, r0, #5
   5b57c:	popeq	{r4, sl, fp, pc}
   5b580:	mov	r0, #0
   5b584:	cmp	r4, #66	; 0x42
   5b588:	movwhi	r0, #1
   5b58c:	pop	{r4, sl, fp, pc}
   5b590:	push	{r4, r5, fp, lr}
   5b594:	add	fp, sp, #8
   5b598:	mov	r4, r0
   5b59c:	ldr	r5, [r0, #12]
   5b5a0:	mov	r0, #0
   5b5a4:	str	r0, [r4, #12]
   5b5a8:	mov	r0, r4
   5b5ac:	bl	5813c <fputs@plt+0x46d88>
   5b5b0:	str	r5, [r4, #12]
   5b5b4:	pop	{r4, r5, fp, pc}
   5b5b8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5b5bc:	add	fp, sp, #24
   5b5c0:	sub	sp, sp, #24
   5b5c4:	mov	r4, r0
   5b5c8:	ldr	r5, [r0, #8]
   5b5cc:	mov	r0, #0
   5b5d0:	str	r0, [sp, #20]
   5b5d4:	str	r0, [sp, #16]
   5b5d8:	cmp	r1, #0
   5b5dc:	cmpne	r5, #0
   5b5e0:	bne	5b5ec <fputs@plt+0x4a238>
   5b5e4:	sub	sp, fp, #24
   5b5e8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5b5ec:	mov	r9, r3
   5b5f0:	mov	r8, r2
   5b5f4:	mov	r7, r1
   5b5f8:	ldrb	r6, [r1]
   5b5fc:	sub	r0, r6, #19
   5b600:	cmp	r0, #129	; 0x81
   5b604:	bhi	5b8cc <fputs@plt+0x4a518>
   5b608:	add	r1, pc, #0
   5b60c:	ldr	pc, [r1, r0, lsl #2]
   5b610:			; <UNDEFINED> instruction: 0x0005b8b4
   5b614:	andeq	fp, r5, ip, asr #17
   5b618:	andeq	fp, r5, ip, asr #17
   5b61c:	andeq	fp, r5, ip, asr #17
   5b620:	andeq	fp, r5, ip, asr #17
   5b624:	andeq	fp, r5, ip, asr #17
   5b628:	andeq	fp, r5, ip, asr #17
   5b62c:	andeq	fp, r5, ip, asr #17
   5b630:	andeq	fp, r5, ip, asr #17
   5b634:	andeq	fp, r5, ip, asr #17
   5b638:	andeq	fp, r5, ip, asr #17
   5b63c:	andeq	fp, r5, ip, asr #17
   5b640:	andeq	fp, r5, ip, asr #17
   5b644:	andeq	fp, r5, ip, asr #17
   5b648:	andeq	fp, r5, ip, asr #17
   5b64c:	andeq	fp, r5, ip, asr #17
   5b650:	andeq	fp, r5, ip, asr #17
   5b654:	andeq	fp, r5, ip, asr #17
   5b658:	andeq	fp, r5, ip, asr #17
   5b65c:	andeq	fp, r5, ip, asr #17
   5b660:	andeq	fp, r5, ip, asr #17
   5b664:	andeq	fp, r5, ip, asr #17
   5b668:	andeq	fp, r5, ip, asr #17
   5b66c:	andeq	fp, r5, ip, asr #17
   5b670:	andeq	fp, r5, ip, asr #17
   5b674:	andeq	fp, r5, ip, asr #17
   5b678:	andeq	fp, r5, ip, asr #17
   5b67c:	andeq	fp, r5, ip, asr #17
   5b680:	andeq	fp, r5, ip, asr #17
   5b684:	andeq	fp, r5, ip, asr #17
   5b688:	andeq	fp, r5, ip, asr #17
   5b68c:	andeq	fp, r5, ip, asr #17
   5b690:	andeq	fp, r5, ip, asr #17
   5b694:	andeq	fp, r5, ip, asr #17
   5b698:	andeq	fp, r5, ip, asr #17
   5b69c:	andeq	fp, r5, ip, asr #17
   5b6a0:	andeq	fp, r5, ip, asr #17
   5b6a4:	andeq	fp, r5, ip, asr #17
   5b6a8:	andeq	fp, r5, ip, asr #17
   5b6ac:	andeq	fp, r5, ip, asr #17
   5b6b0:	andeq	fp, r5, ip, asr #17
   5b6b4:	andeq	fp, r5, ip, asr #17
   5b6b8:	andeq	fp, r5, ip, asr #17
   5b6bc:	andeq	fp, r5, ip, asr #17
   5b6c0:	andeq	fp, r5, ip, asr #17
   5b6c4:	andeq	fp, r5, ip, asr #17
   5b6c8:	andeq	fp, r5, ip, asr #17
   5b6cc:	andeq	fp, r5, ip, asr #17
   5b6d0:	andeq	fp, r5, ip, asr #17
   5b6d4:	andeq	fp, r5, ip, asr #17
   5b6d8:	andeq	fp, r5, ip, asr #17
   5b6dc:	andeq	fp, r5, ip, asr #17
   5b6e0:	andeq	fp, r5, ip, ror #17
   5b6e4:	andeq	fp, r5, r0, lsr #18
   5b6e8:	andeq	fp, r5, r8, lsl r8
   5b6ec:	andeq	fp, r5, r4, ror r9
   5b6f0:	muleq	r5, r0, r9
   5b6f4:	andeq	fp, r5, ip, lsl #17
   5b6f8:	andeq	fp, r5, ip, lsl #17
   5b6fc:	andeq	fp, r5, ip, lsr #16
   5b700:	andeq	fp, r5, ip, lsr #16
   5b704:	andeq	fp, r5, ip, lsr #16
   5b708:	andeq	fp, r5, ip, lsr #16
   5b70c:	andeq	fp, r5, ip, lsr #16
   5b710:	andeq	fp, r5, ip, lsr #16
   5b714:	andeq	fp, r5, ip, asr #17
   5b718:	andeq	fp, r5, ip, asr #17
   5b71c:	andeq	fp, r5, ip, asr #17
   5b720:	andeq	fp, r5, ip, asr #17
   5b724:	andeq	fp, r5, ip, asr #17
   5b728:	andeq	fp, r5, ip, asr #17
   5b72c:	andeq	fp, r5, ip, asr #17
   5b730:	andeq	fp, r5, ip, asr #17
   5b734:	andeq	fp, r5, ip, asr #17
   5b738:	andeq	fp, r5, ip, asr #17
   5b73c:	andeq	fp, r5, ip, asr #17
   5b740:	andeq	fp, r5, ip, asr #17
   5b744:	andeq	fp, r5, ip, asr #17
   5b748:	andeq	fp, r5, ip, asr #17
   5b74c:	andeq	fp, r5, ip, asr #17
   5b750:	andeq	fp, r5, ip, asr #17
   5b754:	andeq	fp, r5, ip, asr #17
   5b758:	andeq	fp, r5, ip, asr #17
   5b75c:	andeq	fp, r5, ip, asr #17
   5b760:	andeq	fp, r5, ip, asr #17
   5b764:	andeq	fp, r5, ip, asr #17
   5b768:	andeq	fp, r5, ip, asr #17
   5b76c:	andeq	fp, r5, ip, asr #17
   5b770:	andeq	fp, r5, ip, asr #17
   5b774:	andeq	fp, r5, ip, asr #17
   5b778:	andeq	fp, r5, ip, asr #17
   5b77c:	andeq	fp, r5, ip, asr #17
   5b780:	andeq	fp, r5, ip, asr #17
   5b784:	andeq	fp, r5, ip, asr #17
   5b788:	andeq	fp, r5, ip, asr #17
   5b78c:	andeq	fp, r5, ip, asr #17
   5b790:	andeq	fp, r5, ip, asr #17
   5b794:	andeq	fp, r5, ip, asr #17
   5b798:	andeq	fp, r5, ip, asr #17
   5b79c:	andeq	fp, r5, ip, asr #17
   5b7a0:	andeq	fp, r5, ip, asr #17
   5b7a4:	andeq	fp, r5, ip, asr #17
   5b7a8:	andeq	fp, r5, ip, asr #17
   5b7ac:	andeq	fp, r5, ip, asr #17
   5b7b0:	andeq	fp, r5, ip, asr #17
   5b7b4:	andeq	fp, r5, ip, asr #17
   5b7b8:	andeq	fp, r5, ip, asr #17
   5b7bc:	andeq	fp, r5, ip, asr #17
   5b7c0:	andeq	fp, r5, ip, asr #17
   5b7c4:	andeq	fp, r5, ip, asr #17
   5b7c8:	andeq	fp, r5, ip, asr #17
   5b7cc:	andeq	fp, r5, ip, asr #17
   5b7d0:	andeq	fp, r5, ip, asr #17
   5b7d4:	andeq	fp, r5, ip, asr #17
   5b7d8:	andeq	fp, r5, ip, asr #17
   5b7dc:	andeq	fp, r5, ip, asr #17
   5b7e0:	andeq	fp, r5, ip, asr #17
   5b7e4:	andeq	fp, r5, ip, asr #17
   5b7e8:	andeq	fp, r5, ip, asr #17
   5b7ec:	andeq	fp, r5, ip, asr #17
   5b7f0:	andeq	fp, r5, ip, asr #17
   5b7f4:	andeq	fp, r5, ip, asr #17
   5b7f8:	andeq	fp, r5, ip, asr #17
   5b7fc:	andeq	fp, r5, ip, asr #17
   5b800:	andeq	fp, r5, ip, asr #17
   5b804:	andeq	fp, r5, ip, asr #17
   5b808:	andeq	fp, r5, ip, asr #17
   5b80c:	andeq	fp, r5, ip, asr #17
   5b810:	andeq	fp, r5, ip, asr #17
   5b814:	andeq	fp, r5, r8, lsl r8
   5b818:	mov	r0, #78	; 0x4e
   5b81c:	cmp	r6, #73	; 0x49
   5b820:	movweq	r0, #79	; 0x4f
   5b824:	mov	r9, #128	; 0x80
   5b828:	mov	r6, r0
   5b82c:	ldr	r1, [r7, #12]
   5b830:	add	r2, sp, #20
   5b834:	mov	r0, r4
   5b838:	bl	57e40 <fputs@plt+0x46a8c>
   5b83c:	mov	r5, r0
   5b840:	ldr	r1, [r7, #16]
   5b844:	add	r2, sp, #16
   5b848:	mov	r0, r4
   5b84c:	bl	57e40 <fputs@plt+0x46a8c>
   5b850:	ldr	r1, [r7, #12]
   5b854:	ldr	r2, [r7, #16]
   5b858:	str	r5, [sp]
   5b85c:	stmib	sp, {r0, r8, r9}
   5b860:	mov	r0, r4
   5b864:	mov	r3, r6
   5b868:	bl	57f58 <fputs@plt+0x46ba4>
   5b86c:	ldr	r1, [sp, #20]
   5b870:	mov	r0, r4
   5b874:	bl	58f44 <fputs@plt+0x47b90>
   5b878:	ldr	r1, [sp, #16]
   5b87c:	mov	r0, r4
   5b880:	bl	58f44 <fputs@plt+0x47b90>
   5b884:	sub	sp, fp, #24
   5b888:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5b88c:	ldr	r1, [r7, #12]
   5b890:	add	r2, sp, #20
   5b894:	mov	r0, r4
   5b898:	bl	57e40 <fputs@plt+0x46a8c>
   5b89c:	mov	r2, r0
   5b8a0:	mov	r0, r5
   5b8a4:	mov	r1, r6
   5b8a8:	mov	r3, r8
   5b8ac:	bl	56a58 <fputs@plt+0x456a4>
   5b8b0:	b	5b86c <fputs@plt+0x4a4b8>
   5b8b4:	ldr	r1, [r7, #12]
   5b8b8:	mov	r0, r4
   5b8bc:	mov	r2, r8
   5b8c0:	mov	r3, r9
   5b8c4:	bl	58fc8 <fputs@plt+0x47c14>
   5b8c8:	b	5b86c <fputs@plt+0x4a4b8>
   5b8cc:	mov	r0, r7
   5b8d0:	bl	5bb4c <fputs@plt+0x4a798>
   5b8d4:	cmp	r0, #0
   5b8d8:	beq	5b9d4 <fputs@plt+0x4a620>
   5b8dc:	mov	r0, r5
   5b8e0:	mov	r1, r8
   5b8e4:	bl	562d8 <fputs@plt+0x44f24>
   5b8e8:	b	5b86c <fputs@plt+0x4a4b8>
   5b8ec:	ldr	r1, [r7, #12]
   5b8f0:	mov	r0, r4
   5b8f4:	mov	r2, r8
   5b8f8:	mov	r3, r9
   5b8fc:	bl	5b5b8 <fputs@plt+0x4a204>
   5b900:	mov	r0, r4
   5b904:	bl	580a0 <fputs@plt+0x46cec>
   5b908:	ldr	r1, [r7, #16]
   5b90c:	mov	r0, r4
   5b910:	mov	r2, r8
   5b914:	mov	r3, r9
   5b918:	bl	5b5b8 <fputs@plt+0x4a204>
   5b91c:	b	5b968 <fputs@plt+0x4a5b4>
   5b920:	mov	r0, r5
   5b924:	bl	57ff0 <fputs@plt+0x46c3c>
   5b928:	mov	r6, r0
   5b92c:	ldr	r1, [r7, #12]
   5b930:	eor	r3, r9, #16
   5b934:	mov	r0, r4
   5b938:	mov	r2, r6
   5b93c:	bl	58fc8 <fputs@plt+0x47c14>
   5b940:	mov	r0, r4
   5b944:	bl	580a0 <fputs@plt+0x46cec>
   5b948:	ldr	r1, [r7, #16]
   5b94c:	mov	r0, r4
   5b950:	mov	r2, r8
   5b954:	mov	r3, r9
   5b958:	bl	5b5b8 <fputs@plt+0x4a204>
   5b95c:	mov	r0, r5
   5b960:	mov	r1, r6
   5b964:	bl	58114 <fputs@plt+0x46d60>
   5b968:	mov	r0, r4
   5b96c:	bl	580b0 <fputs@plt+0x46cfc>
   5b970:	b	5b86c <fputs@plt+0x4a4b8>
   5b974:	str	r9, [sp]
   5b978:	mov	r0, r4
   5b97c:	mov	r1, r7
   5b980:	mov	r2, r8
   5b984:	mov	r3, #1
   5b988:	bl	5ba18 <fputs@plt+0x4a664>
   5b98c:	b	5b86c <fputs@plt+0x4a4b8>
   5b990:	mov	r0, r5
   5b994:	bl	57ff0 <fputs@plt+0x46c3c>
   5b998:	mov	r6, r0
   5b99c:	cmp	r9, #0
   5b9a0:	mov	r3, r8
   5b9a4:	moveq	r3, r0
   5b9a8:	mov	r0, r4
   5b9ac:	mov	r1, r7
   5b9b0:	mov	r2, r6
   5b9b4:	bl	58b54 <fputs@plt+0x477a0>
   5b9b8:	mov	r0, r5
   5b9bc:	mov	r1, r8
   5b9c0:	bl	562d8 <fputs@plt+0x44f24>
   5b9c4:	mov	r0, r5
   5b9c8:	mov	r1, r6
   5b9cc:	bl	58114 <fputs@plt+0x46d60>
   5b9d0:	b	5b86c <fputs@plt+0x4a4b8>
   5b9d4:	mov	r0, r7
   5b9d8:	bl	5bb08 <fputs@plt+0x4a754>
   5b9dc:	cmp	r0, #0
   5b9e0:	bne	5b86c <fputs@plt+0x4a4b8>
   5b9e4:	add	r2, sp, #20
   5b9e8:	mov	r0, r4
   5b9ec:	mov	r1, r7
   5b9f0:	bl	57e40 <fputs@plt+0x46a8c>
   5b9f4:	mov	r2, r0
   5b9f8:	cmp	r9, #0
   5b9fc:	movwne	r9, #1
   5ba00:	str	r9, [sp]
   5ba04:	mov	r0, r5
   5ba08:	mov	r1, #45	; 0x2d
   5ba0c:	mov	r3, r8
   5ba10:	bl	4644c <fputs@plt+0x35098>
   5ba14:	b	5b86c <fputs@plt+0x4a4b8>
   5ba18:	push	{r4, r5, r6, r7, fp, lr}
   5ba1c:	add	fp, sp, #16
   5ba20:	sub	sp, sp, #200	; 0xc8
   5ba24:	mov	r6, r3
   5ba28:	mov	r5, r2
   5ba2c:	mov	r4, r0
   5ba30:	mov	r0, #0
   5ba34:	str	r0, [sp, #4]
   5ba38:	ldr	r0, [r1, #12]
   5ba3c:	mov	r2, #32
   5ba40:	add	r3, r0, #16
   5ba44:	vld1.32	{d16-d17}, [r0], r2
   5ba48:	add	r7, sp, #8
   5ba4c:	vld1.32	{d18-d19}, [r3]
   5ba50:	add	r3, r7, #16
   5ba54:	vld1.32	{d20-d21}, [r0]
   5ba58:	vst1.64	{d18-d19}, [r3]
   5ba5c:	mov	r0, r7
   5ba60:	vst1.64	{d16-d17}, [r0], r2
   5ba64:	vst1.64	{d20-d21}, [r0]
   5ba68:	mov	r0, #72	; 0x48
   5ba6c:	strb	r0, [fp, #-64]	; 0xffffffc0
   5ba70:	add	r0, sp, #104	; 0x68
   5ba74:	str	r0, [fp, #-52]	; 0xffffffcc
   5ba78:	add	r0, sp, #56	; 0x38
   5ba7c:	str	r0, [fp, #-48]	; 0xffffffd0
   5ba80:	mov	r0, #83	; 0x53
   5ba84:	strb	r0, [sp, #104]	; 0x68
   5ba88:	str	r7, [sp, #116]	; 0x74
   5ba8c:	ldr	r0, [r1, #20]
   5ba90:	ldr	r1, [r0, #4]
   5ba94:	ldr	r1, [r1]
   5ba98:	mov	r2, #81	; 0x51
   5ba9c:	strb	r2, [sp, #56]	; 0x38
   5baa0:	str	r7, [sp, #68]	; 0x44
   5baa4:	str	r1, [sp, #120]	; 0x78
   5baa8:	ldr	r0, [r0, #4]
   5baac:	ldr	r0, [r0, #20]
   5bab0:	str	r0, [sp, #72]	; 0x48
   5bab4:	add	r2, sp, #4
   5bab8:	mov	r0, r4
   5babc:	mov	r1, r7
   5bac0:	bl	57e40 <fputs@plt+0x46a8c>
   5bac4:	mov	r1, r0
   5bac8:	mov	r0, r7
   5bacc:	bl	58fa4 <fputs@plt+0x47bf0>
   5bad0:	ldr	r3, [fp, #8]
   5bad4:	sub	r1, fp, #64	; 0x40
   5bad8:	mov	r0, r4
   5badc:	mov	r2, r5
   5bae0:	cmp	r6, #0
   5bae4:	beq	5baf0 <fputs@plt+0x4a73c>
   5bae8:	bl	5b5b8 <fputs@plt+0x4a204>
   5baec:	b	5baf4 <fputs@plt+0x4a740>
   5baf0:	bl	58fc8 <fputs@plt+0x47c14>
   5baf4:	ldr	r1, [sp, #4]
   5baf8:	mov	r0, r4
   5bafc:	bl	58f44 <fputs@plt+0x47b90>
   5bb00:	sub	sp, fp, #16
   5bb04:	pop	{r4, r5, r6, r7, fp, pc}
   5bb08:	push	{r4, sl, fp, lr}
   5bb0c:	add	fp, sp, #8
   5bb10:	sub	sp, sp, #8
   5bb14:	mov	r4, #0
   5bb18:	str	r4, [sp, #4]
   5bb1c:	ldrb	r1, [r0, #4]
   5bb20:	tst	r1, #1
   5bb24:	bne	5bb40 <fputs@plt+0x4a78c>
   5bb28:	add	r1, sp, #4
   5bb2c:	bl	5af30 <fputs@plt+0x49b7c>
   5bb30:	cmp	r0, #0
   5bb34:	ldrne	r0, [sp, #4]
   5bb38:	clzne	r0, r0
   5bb3c:	lsrne	r4, r0, #5
   5bb40:	mov	r0, r4
   5bb44:	sub	sp, fp, #8
   5bb48:	pop	{r4, sl, fp, pc}
   5bb4c:	push	{r4, sl, fp, lr}
   5bb50:	add	fp, sp, #8
   5bb54:	sub	sp, sp, #8
   5bb58:	mov	r4, #0
   5bb5c:	str	r4, [sp, #4]
   5bb60:	ldrb	r1, [r0, #4]
   5bb64:	tst	r1, #1
   5bb68:	bne	5bb88 <fputs@plt+0x4a7d4>
   5bb6c:	add	r1, sp, #4
   5bb70:	bl	5af30 <fputs@plt+0x49b7c>
   5bb74:	cmp	r0, #0
   5bb78:	beq	5bb88 <fputs@plt+0x4a7d4>
   5bb7c:	ldr	r4, [sp, #4]
   5bb80:	cmp	r4, #0
   5bb84:	movwne	r4, #1
   5bb88:	mov	r0, r4
   5bb8c:	sub	sp, fp, #8
   5bb90:	pop	{r4, sl, fp, pc}
   5bb94:	push	{r4, r5, r6, sl, fp, lr}
   5bb98:	add	fp, sp, #16
   5bb9c:	sub	sp, sp, #8
   5bba0:	mov	r6, r0
   5bba4:	ldr	r4, [r0]
   5bba8:	ldrb	r5, [r4, #149]	; 0x95
   5bbac:	mov	r0, #0
   5bbb0:	cmp	r5, #0
   5bbb4:	bne	5bc24 <fputs@plt+0x4a870>
   5bbb8:	ldrb	r5, [r6, #454]	; 0x1c6
   5bbbc:	cmp	r5, #0
   5bbc0:	bne	5bc24 <fputs@plt+0x4a870>
   5bbc4:	ldr	ip, [r4, #296]	; 0x128
   5bbc8:	cmp	ip, #0
   5bbcc:	beq	5bc24 <fputs@plt+0x4a870>
   5bbd0:	ldr	r5, [fp, #8]
   5bbd4:	ldr	r0, [r4, #300]	; 0x12c
   5bbd8:	ldr	r4, [r6, #496]	; 0x1f0
   5bbdc:	str	r5, [sp]
   5bbe0:	str	r4, [sp, #4]
   5bbe4:	blx	ip
   5bbe8:	cmp	r0, #1
   5bbec:	bne	5bc0c <fputs@plt+0x4a858>
   5bbf0:	movw	r1, #23523	; 0x5be3
   5bbf4:	movt	r1, #8
   5bbf8:	mov	r0, r6
   5bbfc:	bl	1a8e8 <fputs@plt+0x9534>
   5bc00:	mov	r0, #23
   5bc04:	str	r0, [r6, #12]
   5bc08:	b	5bc20 <fputs@plt+0x4a86c>
   5bc0c:	orr	r1, r0, #2
   5bc10:	cmp	r1, #2
   5bc14:	beq	5bc24 <fputs@plt+0x4a870>
   5bc18:	mov	r0, r6
   5bc1c:	bl	5bc2c <fputs@plt+0x4a878>
   5bc20:	mov	r0, #1
   5bc24:	sub	sp, fp, #16
   5bc28:	pop	{r4, r5, r6, sl, fp, pc}
   5bc2c:	push	{r4, sl, fp, lr}
   5bc30:	add	fp, sp, #8
   5bc34:	mov	r4, r0
   5bc38:	movw	r1, #23538	; 0x5bf2
   5bc3c:	movt	r1, #8
   5bc40:	bl	1a8e8 <fputs@plt+0x9534>
   5bc44:	mov	r0, #1
   5bc48:	str	r0, [r4, #12]
   5bc4c:	pop	{r4, sl, fp, pc}
   5bc50:	push	{r4, sl, fp, lr}
   5bc54:	add	fp, sp, #8
   5bc58:	cmp	r1, #0
   5bc5c:	moveq	r4, #0
   5bc60:	moveq	r0, r4
   5bc64:	popeq	{r4, sl, fp, pc}
   5bc68:	ldr	r3, [r1]
   5bc6c:	ldr	r2, [r1, #4]
   5bc70:	mov	r1, r3
   5bc74:	mov	r3, #0
   5bc78:	bl	46610 <fputs@plt+0x3525c>
   5bc7c:	mov	r4, r0
   5bc80:	bl	5bc8c <fputs@plt+0x4a8d8>
   5bc84:	mov	r0, r4
   5bc88:	pop	{r4, sl, fp, pc}
   5bc8c:	cmp	r0, #0
   5bc90:	beq	5bcb0 <fputs@plt+0x4a8fc>
   5bc94:	ldrb	ip, [r0]
   5bc98:	cmp	ip, #90	; 0x5a
   5bc9c:	bgt	5bcb4 <fputs@plt+0x4a900>
   5bca0:	cmp	ip, #34	; 0x22
   5bca4:	beq	5bcc8 <fputs@plt+0x4a914>
   5bca8:	cmp	ip, #39	; 0x27
   5bcac:	beq	5bcc8 <fputs@plt+0x4a914>
   5bcb0:	bx	lr
   5bcb4:	cmp	ip, #96	; 0x60
   5bcb8:	beq	5bcc8 <fputs@plt+0x4a914>
   5bcbc:	cmp	ip, #91	; 0x5b
   5bcc0:	bxne	lr
   5bcc4:	mov	ip, #93	; 0x5d
   5bcc8:	mov	r3, #1
   5bccc:	mov	r2, r0
   5bcd0:	b	5bcdc <fputs@plt+0x4a928>
   5bcd4:	add	r2, r2, #1
   5bcd8:	add	r3, r3, #1
   5bcdc:	ldrb	r1, [r0, r3]
   5bce0:	cmp	r1, ip
   5bce4:	bne	5bd00 <fputs@plt+0x4a94c>
   5bce8:	add	r3, r3, #1
   5bcec:	ldrb	r1, [r0, r3]
   5bcf0:	cmp	r1, ip
   5bcf4:	bne	5bd08 <fputs@plt+0x4a954>
   5bcf8:	strb	ip, [r2]
   5bcfc:	b	5bcd4 <fputs@plt+0x4a920>
   5bd00:	strb	r1, [r2]
   5bd04:	b	5bcd4 <fputs@plt+0x4a920>
   5bd08:	mov	r0, #0
   5bd0c:	strb	r0, [r2]
   5bd10:	bx	lr
   5bd14:	push	{r4, r5, fp, lr}
   5bd18:	add	fp, sp, #8
   5bd1c:	mov	r4, r1
   5bd20:	mov	r5, r0
   5bd24:	ldr	r0, [r0]
   5bd28:	ldr	r1, [r2, #4]
   5bd2c:	cmp	r1, #0
   5bd30:	beq	5bd58 <fputs@plt+0x4a9a4>
   5bd34:	ldrb	r1, [r0, #149]	; 0x95
   5bd38:	cmp	r1, #0
   5bd3c:	beq	5bd64 <fputs@plt+0x4a9b0>
   5bd40:	movw	r1, #23692	; 0x5c8c
   5bd44:	movt	r1, #8
   5bd48:	mov	r0, r5
   5bd4c:	bl	1a8e8 <fputs@plt+0x9534>
   5bd50:	mvn	r0, #0
   5bd54:	pop	{r4, r5, fp, pc}
   5bd58:	ldrb	r0, [r0, #148]	; 0x94
   5bd5c:	str	r4, [r3]
   5bd60:	pop	{r4, r5, fp, pc}
   5bd64:	str	r2, [r3]
   5bd68:	mov	r1, r4
   5bd6c:	bl	5bedc <fputs@plt+0x4ab28>
   5bd70:	cmn	r0, #1
   5bd74:	popgt	{r4, r5, fp, pc}
   5bd78:	movw	r1, #23709	; 0x5c9d
   5bd7c:	movt	r1, #8
   5bd80:	mov	r0, r5
   5bd84:	mov	r2, r4
   5bd88:	bl	1a8e8 <fputs@plt+0x9534>
   5bd8c:	mvn	r0, #0
   5bd90:	pop	{r4, r5, fp, pc}
   5bd94:	push	{r4, r5, r6, sl, fp, lr}
   5bd98:	add	fp, sp, #16
   5bd9c:	mov	r5, r1
   5bda0:	mov	r6, r0
   5bda4:	ldr	r0, [r0]
   5bda8:	ldrb	r1, [r0, #149]	; 0x95
   5bdac:	mov	r4, #0
   5bdb0:	cmp	r1, #0
   5bdb4:	bne	5be04 <fputs@plt+0x4aa50>
   5bdb8:	ldrb	r1, [r6, #18]
   5bdbc:	cmp	r1, #0
   5bdc0:	bne	5be04 <fputs@plt+0x4aa50>
   5bdc4:	ldrb	r0, [r0, #25]
   5bdc8:	tst	r0, #8
   5bdcc:	bne	5be04 <fputs@plt+0x4aa50>
   5bdd0:	movw	r1, #23729	; 0x5cb1
   5bdd4:	movt	r1, #8
   5bdd8:	mov	r0, r5
   5bddc:	mov	r2, #7
   5bde0:	bl	134ec <fputs@plt+0x2138>
   5bde4:	cmp	r0, #0
   5bde8:	bne	5be04 <fputs@plt+0x4aa50>
   5bdec:	movw	r1, #23737	; 0x5cb9
   5bdf0:	movt	r1, #8
   5bdf4:	mov	r0, r6
   5bdf8:	mov	r2, r5
   5bdfc:	bl	1a8e8 <fputs@plt+0x9534>
   5be00:	mov	r4, #1
   5be04:	mov	r0, r4
   5be08:	pop	{r4, r5, r6, sl, fp, pc}
   5be0c:	push	{r4, r5, r6, r7, fp, lr}
   5be10:	add	fp, sp, #16
   5be14:	mov	r4, r2
   5be18:	mov	r5, r1
   5be1c:	mov	r6, r0
   5be20:	ldr	r7, [r0, #416]	; 0x1a0
   5be24:	mov	r1, r2
   5be28:	bl	5b4f8 <fputs@plt+0x4a144>
   5be2c:	cmp	r7, #0
   5be30:	moveq	r7, r6
   5be34:	ldr	r0, [r7, #336]	; 0x150
   5be38:	mov	r1, #1
   5be3c:	orr	r0, r0, r1, lsl r4
   5be40:	str	r0, [r7, #336]	; 0x150
   5be44:	ldrb	r0, [r7, #20]
   5be48:	orr	r0, r0, r5
   5be4c:	strb	r0, [r7, #20]
   5be50:	pop	{r4, r5, r6, r7, fp, pc}
   5be54:	push	{r4, r5, r6, r7, fp, lr}
   5be58:	add	fp, sp, #16
   5be5c:	sub	sp, sp, #8
   5be60:	mov	r5, r1
   5be64:	mov	r4, r0
   5be68:	movw	r0, #20061	; 0x4e5d
   5be6c:	movt	r0, #8
   5be70:	movw	r7, #20080	; 0x4e70
   5be74:	movt	r7, #8
   5be78:	cmp	r1, #1
   5be7c:	moveq	r7, r0
   5be80:	mov	r0, r4
   5be84:	bl	56018 <fputs@plt+0x44c64>
   5be88:	mov	r6, r0
   5be8c:	str	r7, [sp]
   5be90:	mov	r7, #1
   5be94:	mov	r0, r4
   5be98:	mov	r1, r5
   5be9c:	mov	r2, #1
   5bea0:	mov	r3, #1
   5bea4:	bl	56498 <fputs@plt+0x450e4>
   5bea8:	mov	r0, #5
   5beac:	str	r5, [sp]
   5beb0:	str	r0, [sp, #4]
   5beb4:	mov	r0, r6
   5beb8:	mov	r1, #55	; 0x37
   5bebc:	mov	r2, #0
   5bec0:	mov	r3, #1
   5bec4:	bl	1aa5c <fputs@plt+0x96a8>
   5bec8:	ldr	r0, [r4, #72]	; 0x48
   5becc:	cmp	r0, #0
   5bed0:	streq	r7, [r4, #72]	; 0x48
   5bed4:	sub	sp, fp, #16
   5bed8:	pop	{r4, r5, r6, r7, fp, pc}
   5bedc:	push	{r4, r5, r6, sl, fp, lr}
   5bee0:	add	fp, sp, #16
   5bee4:	mov	r4, r0
   5bee8:	bl	5bc50 <fputs@plt+0x4a89c>
   5beec:	mov	r5, r0
   5bef0:	mov	r0, r4
   5bef4:	mov	r1, r5
   5bef8:	bl	1e7b0 <fputs@plt+0xd3fc>
   5befc:	mov	r6, r0
   5bf00:	mov	r0, r4
   5bf04:	mov	r1, r5
   5bf08:	bl	13cb4 <fputs@plt+0x2900>
   5bf0c:	mov	r0, r6
   5bf10:	pop	{r4, r5, r6, sl, fp, pc}
   5bf14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5bf18:	add	fp, sp, #28
   5bf1c:	sub	sp, sp, #52	; 0x34
   5bf20:	mov	r9, r1
   5bf24:	mov	r5, r0
   5bf28:	ldr	r0, [r0]
   5bf2c:	str	r0, [sp, #32]
   5bf30:	ldr	r7, [r5, #8]
   5bf34:	ldr	r1, [r5, #424]	; 0x1a8
   5bf38:	cmp	r1, #0
   5bf3c:	beq	5bf4c <fputs@plt+0x4ab98>
   5bf40:	mov	r0, r7
   5bf44:	mov	r2, #121	; 0x79
   5bf48:	bl	5ca18 <fputs@plt+0x4b664>
   5bf4c:	ldrsh	r0, [r9, #32]
   5bf50:	cmp	r0, #0
   5bf54:	blt	5bff8 <fputs@plt+0x4ac44>
   5bf58:	ldr	r1, [r9, #4]
   5bf5c:	ldr	r1, [r1, r0, lsl #4]
   5bf60:	sub	r4, fp, #36	; 0x24
   5bf64:	mov	r0, r4
   5bf68:	bl	5ca30 <fputs@plt+0x4b67c>
   5bf6c:	mov	r6, #0
   5bf70:	ldr	r0, [sp, #32]
   5bf74:	mov	r1, #27
   5bf78:	mov	r2, r4
   5bf7c:	mov	r3, #0
   5bf80:	bl	5ca50 <fputs@plt+0x4b69c>
   5bf84:	mov	r2, r0
   5bf88:	mov	r0, r5
   5bf8c:	mov	r1, #0
   5bf90:	bl	4e008 <fputs@plt+0x3cc54>
   5bf94:	cmp	r0, #0
   5bf98:	beq	5c2a4 <fputs@plt+0x4aef0>
   5bf9c:	ldr	r1, [r0, #4]
   5bfa0:	ldrb	r2, [r5, #452]	; 0x1c4
   5bfa4:	strb	r2, [r1, #12]
   5bfa8:	ldrb	r1, [r9, #43]	; 0x2b
   5bfac:	stm	sp, {r0, r1, r6}
   5bfb0:	str	r6, [sp, #12]
   5bfb4:	str	r6, [sp, #16]
   5bfb8:	str	r6, [sp, #20]
   5bfbc:	mov	r0, r5
   5bfc0:	mov	r1, #0
   5bfc4:	mov	r2, #0
   5bfc8:	mov	r3, #0
   5bfcc:	bl	4b164 <fputs@plt+0x39db0>
   5bfd0:	cmp	r0, #0
   5bfd4:	beq	5c2a4 <fputs@plt+0x4aef0>
   5bfd8:	mov	r5, r0
   5bfdc:	mvn	r0, #0
   5bfe0:	ldrb	r1, [r5, #55]	; 0x37
   5bfe4:	and	r1, r1, #252	; 0xfc
   5bfe8:	orr	r1, r1, #2
   5bfec:	strb	r1, [r5, #55]	; 0x37
   5bff0:	strh	r0, [r9, #32]
   5bff4:	b	5c09c <fputs@plt+0x4ace8>
   5bff8:	mov	r0, r9
   5bffc:	bl	439a8 <fputs@plt+0x325f4>
   5c000:	mov	r4, r0
   5c004:	cmp	r7, #0
   5c008:	beq	5c01c <fputs@plt+0x4ac68>
   5c00c:	ldr	r1, [r4, #44]	; 0x2c
   5c010:	mov	r0, r7
   5c014:	mov	r2, #13
   5c018:	bl	5ca18 <fputs@plt+0x4b664>
   5c01c:	ldrh	r0, [r4, #50]	; 0x32
   5c020:	mov	r8, #1
   5c024:	cmp	r0, #2
   5c028:	mov	sl, r4
   5c02c:	bcc	5c094 <fputs@plt+0x4ace0>
   5c030:	mov	r5, #1
   5c034:	mov	r6, #2
   5c038:	mov	r8, #1
   5c03c:	ldr	r4, [sl, #4]
   5c040:	add	r0, r4, r6
   5c044:	ldrsh	r7, [r0]
   5c048:	mov	r0, r4
   5c04c:	mov	r1, r8
   5c050:	mov	r2, r7
   5c054:	bl	5cbac <fputs@plt+0x4b7f8>
   5c058:	cmp	r0, #0
   5c05c:	beq	5c070 <fputs@plt+0x4acbc>
   5c060:	ldrh	r0, [sl, #52]	; 0x34
   5c064:	sub	r0, r0, #1
   5c068:	strh	r0, [sl, #52]	; 0x34
   5c06c:	b	5c080 <fputs@plt+0x4accc>
   5c070:	uxth	r0, r7
   5c074:	add	r1, r4, r8, lsl #1
   5c078:	strh	r0, [r1]
   5c07c:	add	r8, r8, #1
   5c080:	add	r6, r6, #2
   5c084:	add	r5, r5, #1
   5c088:	ldrh	r0, [sl, #50]	; 0x32
   5c08c:	cmp	r5, r0
   5c090:	bcc	5c03c <fputs@plt+0x4ac88>
   5c094:	strh	r8, [sl, #50]	; 0x32
   5c098:	mov	r5, sl
   5c09c:	ldrb	r0, [r5, #55]	; 0x37
   5c0a0:	orr	r0, r0, #32
   5c0a4:	strb	r0, [r5, #55]	; 0x37
   5c0a8:	ldrh	r6, [r5, #50]	; 0x32
   5c0ac:	ldr	r0, [sp, #32]
   5c0b0:	ldrb	r0, [r0, #151]	; 0x97
   5c0b4:	cmp	r0, #0
   5c0b8:	bne	5c0f4 <fputs@plt+0x4ad40>
   5c0bc:	cmp	r6, #0
   5c0c0:	beq	5c0e8 <fputs@plt+0x4ad34>
   5c0c4:	ldr	r0, [r5, #4]
   5c0c8:	ldr	r1, [r9, #4]
   5c0cc:	mov	r2, #2
   5c0d0:	mov	r3, r6
   5c0d4:	ldrsh	r7, [r0], #2
   5c0d8:	add	r7, r1, r7, lsl #4
   5c0dc:	strb	r2, [r7, #12]
   5c0e0:	subs	r3, r3, #1
   5c0e4:	bne	5c0d4 <fputs@plt+0x4ad20>
   5c0e8:	ldrb	r0, [r5, #55]	; 0x37
   5c0ec:	orr	r0, r0, #8
   5c0f0:	strb	r0, [r5, #55]	; 0x37
   5c0f4:	str	r6, [sp, #40]	; 0x28
   5c0f8:	ldr	r0, [r9, #28]
   5c0fc:	str	r0, [r5, #44]	; 0x2c
   5c100:	str	r9, [sp, #28]
   5c104:	ldr	r9, [r9, #8]
   5c108:	cmp	r9, #0
   5c10c:	str	r5, [sp, #36]	; 0x24
   5c110:	beq	5c218 <fputs@plt+0x4ae64>
   5c114:	ldr	r0, [sp, #40]	; 0x28
   5c118:	lsl	r8, r0, #1
   5c11c:	ldrb	r0, [r9, #55]	; 0x37
   5c120:	and	r0, r0, #3
   5c124:	cmp	r0, #2
   5c128:	beq	5c20c <fputs@plt+0x4ae58>
   5c12c:	ldr	r4, [sp, #40]	; 0x28
   5c130:	cmp	r4, #0
   5c134:	beq	5c1fc <fputs@plt+0x4ae48>
   5c138:	ldr	r5, [r5, #4]
   5c13c:	ldrh	sl, [r9, #50]	; 0x32
   5c140:	ldr	r7, [r9, #4]
   5c144:	mov	r6, #0
   5c148:	ldrsh	r2, [r5], #2
   5c14c:	mov	r0, r7
   5c150:	mov	r1, sl
   5c154:	bl	5cbac <fputs@plt+0x4b7f8>
   5c158:	cmp	r0, #0
   5c15c:	addeq	r6, r6, #1
   5c160:	subs	r4, r4, #1
   5c164:	bne	5c148 <fputs@plt+0x4ad94>
   5c168:	ldrh	r0, [r9, #50]	; 0x32
   5c16c:	cmp	r6, #0
   5c170:	beq	5c204 <fputs@plt+0x4ae50>
   5c174:	add	r2, r6, r0
   5c178:	ldr	r0, [sp, #32]
   5c17c:	mov	r1, r9
   5c180:	bl	5cbd0 <fputs@plt+0x4b81c>
   5c184:	cmp	r0, #0
   5c188:	ldr	r0, [sp, #40]	; 0x28
   5c18c:	bne	5c2a4 <fputs@plt+0x4aef0>
   5c190:	cmp	r0, #0
   5c194:	ldr	r5, [sp, #36]	; 0x24
   5c198:	beq	5c20c <fputs@plt+0x4ae58>
   5c19c:	ldrh	r6, [r9, #50]	; 0x32
   5c1a0:	mov	sl, #0
   5c1a4:	ldr	r0, [r5, #4]
   5c1a8:	add	r0, r0, sl
   5c1ac:	ldrsh	r7, [r0]
   5c1b0:	ldrh	r1, [r9, #50]	; 0x32
   5c1b4:	ldr	r4, [r9, #4]
   5c1b8:	mov	r0, r4
   5c1bc:	mov	r2, r7
   5c1c0:	bl	5cbac <fputs@plt+0x4b7f8>
   5c1c4:	cmp	r0, #0
   5c1c8:	bne	5c1ec <fputs@plt+0x4ae38>
   5c1cc:	uxth	r0, r7
   5c1d0:	add	r1, r4, r6, lsl #1
   5c1d4:	strh	r0, [r1]
   5c1d8:	ldr	r0, [r5, #32]
   5c1dc:	ldr	r0, [r0, sl, lsl #1]
   5c1e0:	ldr	r1, [r9, #32]
   5c1e4:	str	r0, [r1, r6, lsl #2]
   5c1e8:	add	r6, r6, #1
   5c1ec:	add	sl, sl, #2
   5c1f0:	cmp	r8, sl
   5c1f4:	bne	5c1a4 <fputs@plt+0x4adf0>
   5c1f8:	b	5c20c <fputs@plt+0x4ae58>
   5c1fc:	ldrh	r0, [r9, #50]	; 0x32
   5c200:	b	5c208 <fputs@plt+0x4ae54>
   5c204:	ldr	r5, [sp, #36]	; 0x24
   5c208:	strh	r0, [r9, #52]	; 0x34
   5c20c:	ldr	r9, [r9, #20]
   5c210:	cmp	r9, #0
   5c214:	bne	5c11c <fputs@plt+0x4ad68>
   5c218:	ldr	r9, [sp, #28]
   5c21c:	ldrsh	r2, [r9, #34]	; 0x22
   5c220:	ldr	r0, [sp, #40]	; 0x28
   5c224:	cmp	r0, r2
   5c228:	bge	5c2ac <fputs@plt+0x4aef8>
   5c22c:	ldr	r0, [sp, #32]
   5c230:	mov	r1, r5
   5c234:	bl	5cbd0 <fputs@plt+0x4b81c>
   5c238:	ldr	r1, [sp, #40]	; 0x28
   5c23c:	cmp	r0, #0
   5c240:	bne	5c2a4 <fputs@plt+0x4aef0>
   5c244:	ldrsh	r0, [r9, #34]	; 0x22
   5c248:	cmp	r0, #1
   5c24c:	blt	5c2a4 <fputs@plt+0x4aef0>
   5c250:	mov	r5, #0
   5c254:	movw	r8, #3417	; 0xd59
   5c258:	movt	r8, #8
   5c25c:	ldr	r6, [sp, #36]	; 0x24
   5c260:	ldr	r4, [r6, #4]
   5c264:	mov	r0, r4
   5c268:	mov	r2, r5
   5c26c:	mov	r7, r1
   5c270:	bl	5cbac <fputs@plt+0x4b7f8>
   5c274:	cmp	r0, #0
   5c278:	bne	5c290 <fputs@plt+0x4aedc>
   5c27c:	add	r0, r4, r7, lsl #1
   5c280:	strh	r5, [r0]
   5c284:	ldr	r0, [r6, #32]
   5c288:	str	r8, [r0, r7, lsl #2]
   5c28c:	add	r7, r7, #1
   5c290:	mov	r1, r7
   5c294:	ldrsh	r0, [r9, #34]	; 0x22
   5c298:	add	r5, r5, #1
   5c29c:	cmp	r5, r0
   5c2a0:	blt	5c260 <fputs@plt+0x4aeac>
   5c2a4:	sub	sp, fp, #28
   5c2a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c2ac:	uxth	r0, r2
   5c2b0:	strh	r0, [r5, #52]	; 0x34
   5c2b4:	sub	sp, fp, #28
   5c2b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c2bc:	push	{r4, r5, fp, lr}
   5c2c0:	add	fp, sp, #8
   5c2c4:	sub	sp, sp, #112	; 0x70
   5c2c8:	mov	lr, r3
   5c2cc:	vmov.i32	q8, #0	; 0x00000000
   5c2d0:	add	r4, sp, #32
   5c2d4:	add	r3, r4, #64	; 0x40
   5c2d8:	vst1.64	{d16-d17}, [r3]
   5c2dc:	add	r3, r4, #48	; 0x30
   5c2e0:	vst1.64	{d16-d17}, [r3]
   5c2e4:	add	r3, r4, #32
   5c2e8:	vst1.64	{d16-d17}, [r3]
   5c2ec:	add	r3, r4, #16
   5c2f0:	vst1.64	{d16-d17}, [r3]
   5c2f4:	mov	ip, sp
   5c2f8:	add	r3, ip, #8
   5c2fc:	vst1.64	{d16-d17}, [r3]
   5c300:	mov	r3, #0
   5c304:	str	r3, [sp, #28]
   5c308:	str	r3, [sp, #24]
   5c30c:	mov	r3, #24
   5c310:	mov	r5, r4
   5c314:	vst1.64	{d16-d17}, [r5], r3
   5c318:	mov	r3, #1
   5c31c:	str	r3, [sp, #32]
   5c320:	ldr	r3, [r1]
   5c324:	str	r1, [r5]
   5c328:	mvn	r1, #0
   5c32c:	str	r1, [sp, #84]	; 0x54
   5c330:	str	r0, [sp]
   5c334:	strh	r2, [sp, #28]
   5c338:	str	r4, [sp, #4]
   5c33c:	str	r3, [sp, #48]	; 0x30
   5c340:	mov	r0, ip
   5c344:	mov	r1, lr
   5c348:	bl	5cc74 <fputs@plt+0x4b8c0>
   5c34c:	ldr	r1, [fp, #8]
   5c350:	cmp	r1, #0
   5c354:	beq	5c364 <fputs@plt+0x4afb0>
   5c358:	cmp	r0, #0
   5c35c:	moveq	r0, sp
   5c360:	bleq	5cd94 <fputs@plt+0x4b9e0>
   5c364:	sub	sp, fp, #8
   5c368:	pop	{r4, r5, fp, pc}
   5c36c:	push	{r4, sl, fp, lr}
   5c370:	add	fp, sp, #8
   5c374:	mov	r4, r0
   5c378:	ldrsh	r0, [r0, #34]	; 0x22
   5c37c:	cmp	r0, #1
   5c380:	blt	5c3ac <fputs@plt+0x4aff8>
   5c384:	add	r1, r0, #1
   5c388:	ldr	r0, [r4, #4]
   5c38c:	add	r2, r0, #14
   5c390:	mov	r0, #0
   5c394:	ldrb	r3, [r2], #16
   5c398:	add	r0, r0, r3
   5c39c:	sub	r1, r1, #1
   5c3a0:	cmp	r1, #1
   5c3a4:	bgt	5c394 <fputs@plt+0x4afe0>
   5c3a8:	b	5c3b0 <fputs@plt+0x4affc>
   5c3ac:	mov	r0, #0
   5c3b0:	ldrh	r1, [r4, #32]
   5c3b4:	add	r0, r0, r1, lsr #15
   5c3b8:	lsl	r0, r0, #2
   5c3bc:	mov	r1, #0
   5c3c0:	bl	43b64 <fputs@plt+0x327b0>
   5c3c4:	strh	r0, [r4, #40]	; 0x28
   5c3c8:	pop	{r4, sl, fp, pc}
   5c3cc:	push	{r4, r5, r6, sl, fp, lr}
   5c3d0:	add	fp, sp, #16
   5c3d4:	mov	r6, r0
   5c3d8:	ldrh	r0, [r0, #52]	; 0x34
   5c3dc:	cmp	r0, #0
   5c3e0:	beq	5c42c <fputs@plt+0x4b078>
   5c3e4:	ldr	r0, [r6, #12]
   5c3e8:	ldr	r0, [r0, #4]
   5c3ec:	ldrh	r1, [r6, #52]	; 0x34
   5c3f0:	ldr	r3, [r6, #4]
   5c3f4:	mov	r2, #0
   5c3f8:	mov	r4, #0
   5c3fc:	ldrsh	r5, [r3]
   5c400:	cmp	r5, #0
   5c404:	addge	r5, r0, r5, lsl #4
   5c408:	ldrbge	r5, [r5, #14]
   5c40c:	movlt	r5, #1
   5c410:	add	r2, r5, r2
   5c414:	add	r3, r3, #2
   5c418:	add	r4, r4, #1
   5c41c:	cmp	r4, r1
   5c420:	bcc	5c3fc <fputs@plt+0x4b048>
   5c424:	lsl	r0, r2, #2
   5c428:	b	5c430 <fputs@plt+0x4b07c>
   5c42c:	mov	r0, #0
   5c430:	mov	r1, #0
   5c434:	bl	43b64 <fputs@plt+0x327b0>
   5c438:	strh	r0, [r6, #48]	; 0x30
   5c43c:	pop	{r4, r5, r6, sl, fp, pc}
   5c440:	push	{r4, sl, fp, lr}
   5c444:	add	fp, sp, #8
   5c448:	mov	r2, r1
   5c44c:	mov	r4, r0
   5c450:	mov	r1, #17
   5c454:	bl	57fcc <fputs@plt+0x46c18>
   5c458:	ldr	r0, [r4, #24]
   5c45c:	mov	r1, #0
   5c460:	str	r1, [r0, #60]	; 0x3c
   5c464:	strb	r1, [r0, #19]
   5c468:	pop	{r4, sl, fp, pc}
   5c46c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5c470:	add	fp, sp, #24
   5c474:	mov	r6, r1
   5c478:	mov	r5, r0
   5c47c:	ldr	r9, [r0]
   5c480:	ldr	r4, [r9, #24]
   5c484:	bic	r0, r4, #68	; 0x44
   5c488:	orr	r0, r0, #64	; 0x40
   5c48c:	str	r0, [r9, #24]
   5c490:	mov	r8, #0
   5c494:	mov	r0, r5
   5c498:	mov	r2, #0
   5c49c:	bl	5e830 <fputs@plt+0x4d47c>
   5c4a0:	ldr	r0, [r5, #68]	; 0x44
   5c4a4:	cmp	r0, #0
   5c4a8:	bne	5c53c <fputs@plt+0x4b188>
   5c4ac:	mov	r7, r6
   5c4b0:	ldr	r6, [r6, #48]	; 0x30
   5c4b4:	cmp	r6, #0
   5c4b8:	bne	5c4ac <fputs@plt+0x4b0f8>
   5c4bc:	str	r4, [r9, #24]
   5c4c0:	mov	r8, #0
   5c4c4:	mov	r0, r9
   5c4c8:	mov	r2, #72	; 0x48
   5c4cc:	mov	r3, #0
   5c4d0:	bl	19680 <fputs@plt+0x82cc>
   5c4d4:	cmp	r0, #0
   5c4d8:	beq	5c53c <fputs@plt+0x4b188>
   5c4dc:	mov	r6, r0
   5c4e0:	mov	r8, #0
   5c4e4:	str	r8, [r0]
   5c4e8:	movw	r0, #1
   5c4ec:	movt	r0, #200	; 0xc8
   5c4f0:	str	r0, [r6, #36]	; 0x24
   5c4f4:	ldr	r1, [r7]
   5c4f8:	add	r2, r6, #34	; 0x22
   5c4fc:	add	r3, r6, #4
   5c500:	mov	r0, r5
   5c504:	bl	5fbc4 <fputs@plt+0x4e810>
   5c508:	mov	r0, r5
   5c50c:	mov	r1, r6
   5c510:	mov	r2, r7
   5c514:	bl	60b70 <fputs@plt+0x4f7bc>
   5c518:	movw	r0, #65535	; 0xffff
   5c51c:	strh	r0, [r6, #32]
   5c520:	ldrb	r0, [r9, #69]	; 0x45
   5c524:	cmp	r0, #0
   5c528:	moveq	r0, r6
   5c52c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   5c530:	mov	r0, r9
   5c534:	mov	r1, r6
   5c538:	bl	13ae8 <fputs@plt+0x2734>
   5c53c:	mov	r0, r8
   5c540:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5c544:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5c548:	add	fp, sp, #24
   5c54c:	sub	sp, sp, #16
   5c550:	mov	r9, r2
   5c554:	mov	r5, r0
   5c558:	ldr	r6, [r1, #20]
   5c55c:	cmp	r6, #0
   5c560:	bne	5c5f0 <fputs@plt+0x4b23c>
   5c564:	mov	r7, r1
   5c568:	mov	r0, r5
   5c56c:	bl	46e68 <fputs@plt+0x35ab4>
   5c570:	mov	r8, r0
   5c574:	ldrsh	r0, [r7, #34]	; 0x22
   5c578:	add	r2, r0, #1
   5c57c:	asr	r3, r2, #31
   5c580:	mov	r4, #0
   5c584:	mov	r0, #0
   5c588:	bl	1a7c8 <fputs@plt+0x9414>
   5c58c:	cmp	r0, #0
   5c590:	beq	5c64c <fputs@plt+0x4b298>
   5c594:	mov	r6, r0
   5c598:	ldrsh	r0, [r7, #34]	; 0x22
   5c59c:	cmp	r0, #1
   5c5a0:	blt	5c5c8 <fputs@plt+0x4b214>
   5c5a4:	mov	r4, #0
   5c5a8:	ldr	r0, [r7, #4]
   5c5ac:	add	r0, r0, r4, lsl #4
   5c5b0:	ldrb	r0, [r0, #13]
   5c5b4:	strb	r0, [r6, r4]
   5c5b8:	add	r4, r4, #1
   5c5bc:	ldrsh	r0, [r7, #34]	; 0x22
   5c5c0:	cmp	r4, r0
   5c5c4:	blt	5c5a8 <fputs@plt+0x4b1f4>
   5c5c8:	mov	r0, #0
   5c5cc:	strb	r0, [r6, r4]
   5c5d0:	subs	r1, r4, #1
   5c5d4:	blt	5c5ec <fputs@plt+0x4b238>
   5c5d8:	add	r2, r6, r4
   5c5dc:	ldrb	r2, [r2, #-1]
   5c5e0:	cmp	r2, #65	; 0x41
   5c5e4:	mov	r4, r1
   5c5e8:	beq	5c5cc <fputs@plt+0x4b218>
   5c5ec:	str	r6, [r7, #20]
   5c5f0:	mov	r0, r6
   5c5f4:	bl	1358c <fputs@plt+0x21d8>
   5c5f8:	cmp	r0, #0
   5c5fc:	subeq	sp, fp, #24
   5c600:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   5c604:	mov	r3, r0
   5c608:	cmp	r9, #0
   5c60c:	beq	5c634 <fputs@plt+0x4b280>
   5c610:	mov	r0, #0
   5c614:	stm	sp, {r0, r6}
   5c618:	str	r3, [sp, #8]
   5c61c:	mov	r0, r5
   5c620:	mov	r1, #48	; 0x30
   5c624:	mov	r2, r9
   5c628:	bl	560f8 <fputs@plt+0x44d44>
   5c62c:	sub	sp, fp, #24
   5c630:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5c634:	mov	r0, r5
   5c638:	mvn	r1, #0
   5c63c:	mov	r2, r6
   5c640:	sub	sp, fp, #24
   5c644:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   5c648:	b	1ac10 <fputs@plt+0x985c>
   5c64c:	mov	r0, r8
   5c650:	sub	sp, fp, #24
   5c654:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   5c658:	b	19084 <fputs@plt+0x7cd0>
   5c65c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c660:	add	fp, sp, #28
   5c664:	sub	sp, sp, #20
   5c668:	mov	r7, r1
   5c66c:	mov	r8, r0
   5c670:	ldrsh	r9, [r1, #34]	; 0x22
   5c674:	cmp	r9, #1
   5c678:	str	r1, [sp, #12]
   5c67c:	blt	5c6b8 <fputs@plt+0x4b304>
   5c680:	ldr	r6, [r7, #4]
   5c684:	ldrsh	r7, [r7, #34]	; 0x22
   5c688:	uxth	r9, r7
   5c68c:	mov	r4, #0
   5c690:	mov	r5, #0
   5c694:	ldr	r0, [r6, r4, lsl #4]
   5c698:	bl	61098 <fputs@plt+0x4fce4>
   5c69c:	add	r0, r5, r0
   5c6a0:	add	r5, r0, #5
   5c6a4:	add	r4, r4, #1
   5c6a8:	cmp	r4, r7
   5c6ac:	blt	5c694 <fputs@plt+0x4b2e0>
   5c6b0:	ldr	r7, [sp, #12]
   5c6b4:	b	5c6bc <fputs@plt+0x4b308>
   5c6b8:	mov	r5, #0
   5c6bc:	ldr	r0, [r7]
   5c6c0:	bl	61098 <fputs@plt+0x4fce4>
   5c6c4:	add	sl, r0, r5
   5c6c8:	sxth	r0, r9
   5c6cc:	add	r0, r0, r0, lsl #1
   5c6d0:	add	r0, sl, r0, lsl #1
   5c6d4:	add	r4, r0, #35	; 0x23
   5c6d8:	asr	r3, r4, #31
   5c6dc:	mov	r0, #0
   5c6e0:	mov	r2, r4
   5c6e4:	bl	1a7c8 <fputs@plt+0x9414>
   5c6e8:	mov	r5, r0
   5c6ec:	movw	r0, #25628	; 0x641c
   5c6f0:	movt	r0, #8
   5c6f4:	movw	r1, #25627	; 0x641b
   5c6f8:	movt	r1, #8
   5c6fc:	cmp	sl, #50	; 0x32
   5c700:	movlt	r1, r0
   5c704:	movw	r0, #25620	; 0x6414
   5c708:	movt	r0, #8
   5c70c:	movw	r2, #25622	; 0x6416
   5c710:	movt	r2, #8
   5c714:	movlt	r2, r0
   5c718:	cmp	r5, #0
   5c71c:	beq	5c84c <fputs@plt+0x4b498>
   5c720:	mov	r8, r2
   5c724:	str	r1, [sp, #4]
   5c728:	movw	r2, #25630	; 0x641e
   5c72c:	movt	r2, #8
   5c730:	mov	r0, r4
   5c734:	mov	r1, r5
   5c738:	bl	158b8 <fputs@plt+0x4504>
   5c73c:	mov	r0, r5
   5c740:	bl	1358c <fputs@plt+0x21d8>
   5c744:	str	r0, [sp, #16]
   5c748:	ldr	r2, [r7]
   5c74c:	add	r1, sp, #16
   5c750:	mov	r0, r5
   5c754:	bl	610cc <fputs@plt+0x4fd18>
   5c758:	ldr	r0, [sp, #16]
   5c75c:	mov	r2, r4
   5c760:	add	r4, r0, #1
   5c764:	str	r4, [sp, #16]
   5c768:	mov	r1, #40	; 0x28
   5c76c:	strb	r1, [r5, r0]
   5c770:	add	r6, r5, r4
   5c774:	sub	r0, r2, r4
   5c778:	ldrsh	r1, [r7, #34]	; 0x22
   5c77c:	cmp	r1, #1
   5c780:	blt	5c834 <fputs@plt+0x4b480>
   5c784:	mov	r9, r2
   5c788:	movw	r1, #58763	; 0xe58b
   5c78c:	movt	r1, #7
   5c790:	movw	r2, #25623	; 0x6417
   5c794:	movt	r2, #8
   5c798:	cmp	sl, #50	; 0x32
   5c79c:	movlt	r2, r1
   5c7a0:	ldr	r1, [r7, #4]
   5c7a4:	str	r1, [sp, #8]
   5c7a8:	mov	sl, #0
   5c7ac:	mov	r1, r6
   5c7b0:	bl	158b8 <fputs@plt+0x4504>
   5c7b4:	mov	r0, r6
   5c7b8:	bl	1358c <fputs@plt+0x21d8>
   5c7bc:	add	r0, r0, r4
   5c7c0:	str	r0, [sp, #16]
   5c7c4:	ldr	r4, [sp, #8]
   5c7c8:	ldr	r2, [r4, sl, lsl #4]!
   5c7cc:	mov	r0, r5
   5c7d0:	add	r1, sp, #16
   5c7d4:	bl	610cc <fputs@plt+0x4fd18>
   5c7d8:	ldrb	r0, [r4, #13]
   5c7dc:	movw	r1, #13780	; 0x35d4
   5c7e0:	movt	r1, #8
   5c7e4:	add	r0, r1, r0, lsl #2
   5c7e8:	ldr	r6, [r0, #-260]	; 0xfffffefc
   5c7ec:	mov	r0, r6
   5c7f0:	bl	1358c <fputs@plt+0x21d8>
   5c7f4:	mov	r4, r0
   5c7f8:	ldr	r7, [sp, #16]
   5c7fc:	add	r0, r5, r7
   5c800:	mov	r1, r6
   5c804:	mov	r2, r4
   5c808:	bl	1121c <memcpy@plt>
   5c80c:	add	r4, r7, r4
   5c810:	str	r4, [sp, #16]
   5c814:	add	r6, r5, r4
   5c818:	sub	r0, r9, r4
   5c81c:	add	sl, sl, #1
   5c820:	ldr	r1, [sp, #12]
   5c824:	ldrsh	r1, [r1, #34]	; 0x22
   5c828:	cmp	sl, r1
   5c82c:	mov	r2, r8
   5c830:	blt	5c7ac <fputs@plt+0x4b3f8>
   5c834:	movw	r2, #17688	; 0x4518
   5c838:	movt	r2, #8
   5c83c:	mov	r1, r6
   5c840:	ldr	r3, [sp, #4]
   5c844:	bl	158b8 <fputs@plt+0x4504>
   5c848:	b	5c854 <fputs@plt+0x4b4a0>
   5c84c:	mov	r0, r8
   5c850:	bl	19084 <fputs@plt+0x7cd0>
   5c854:	mov	r0, r5
   5c858:	sub	sp, fp, #28
   5c85c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c860:	sub	sp, sp, #8
   5c864:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5c868:	add	fp, sp, #24
   5c86c:	sub	sp, sp, #112	; 0x70
   5c870:	mov	r4, r0
   5c874:	str	r3, [fp, #12]
   5c878:	str	r2, [fp, #8]
   5c87c:	mov	r0, #0
   5c880:	str	r0, [fp, #-32]	; 0xffffffe0
   5c884:	ldr	r0, [r4, #68]	; 0x44
   5c888:	cmp	r0, #0
   5c88c:	bne	5c950 <fputs@plt+0x4b59c>
   5c890:	ldr	r5, [r4]
   5c894:	add	r2, fp, #8
   5c898:	str	r2, [fp, #-28]	; 0xffffffe4
   5c89c:	mov	r0, r5
   5c8a0:	bl	236dc <fputs@plt+0x12328>
   5c8a4:	cmp	r0, #0
   5c8a8:	beq	5c950 <fputs@plt+0x4b59c>
   5c8ac:	mov	r6, r0
   5c8b0:	ldrb	r0, [r4, #18]
   5c8b4:	add	r0, r0, #1
   5c8b8:	strb	r0, [r4, #18]
   5c8bc:	add	r7, r4, #444	; 0x1bc
   5c8c0:	mov	r8, sp
   5c8c4:	mov	r0, r8
   5c8c8:	mov	r1, r7
   5c8cc:	mov	r2, #100	; 0x64
   5c8d0:	bl	1121c <memcpy@plt>
   5c8d4:	mov	r0, #0
   5c8d8:	vmov.i32	q8, #0	; 0x00000000
   5c8dc:	str	r0, [r4, #540]	; 0x21c
   5c8e0:	add	r0, r4, #524	; 0x20c
   5c8e4:	vst1.32	{d16-d17}, [r0]
   5c8e8:	add	r0, r4, #508	; 0x1fc
   5c8ec:	vst1.32	{d16-d17}, [r0]
   5c8f0:	add	r0, r4, #492	; 0x1ec
   5c8f4:	vst1.32	{d16-d17}, [r0]
   5c8f8:	add	r0, r4, #476	; 0x1dc
   5c8fc:	vst1.32	{d16-d17}, [r0]
   5c900:	add	r0, r4, #460	; 0x1cc
   5c904:	vst1.32	{d16-d17}, [r0]
   5c908:	vst1.32	{d16-d17}, [r7]
   5c90c:	sub	r2, fp, #32
   5c910:	mov	r0, r4
   5c914:	mov	r1, r6
   5c918:	bl	1c790 <fputs@plt+0xb3dc>
   5c91c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5c920:	mov	r0, r5
   5c924:	bl	13cb4 <fputs@plt+0x2900>
   5c928:	mov	r0, r5
   5c92c:	mov	r1, r6
   5c930:	bl	13cb4 <fputs@plt+0x2900>
   5c934:	mov	r0, r7
   5c938:	mov	r1, r8
   5c93c:	mov	r2, #100	; 0x64
   5c940:	bl	1121c <memcpy@plt>
   5c944:	ldrb	r0, [r4, #18]
   5c948:	sub	r0, r0, #1
   5c94c:	strb	r0, [r4, #18]
   5c950:	sub	sp, fp, #24
   5c954:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   5c958:	add	sp, sp, #8
   5c95c:	bx	lr
   5c960:	push	{fp, lr}
   5c964:	mov	fp, sp
   5c968:	sub	sp, sp, #8
   5c96c:	mov	r2, r1
   5c970:	ldr	r1, [r0]
   5c974:	ldr	r0, [r0, #8]
   5c978:	ldr	r1, [r1, #16]
   5c97c:	add	r1, r1, r2, lsl #4
   5c980:	ldr	r1, [r1, #12]
   5c984:	ldr	r1, [r1]
   5c988:	add	r1, r1, #1
   5c98c:	str	r1, [sp]
   5c990:	mov	r1, #52	; 0x34
   5c994:	mov	r3, #1
   5c998:	bl	4644c <fputs@plt+0x35098>
   5c99c:	mov	sp, fp
   5c9a0:	pop	{fp, pc}
   5c9a4:	push	{r4, r5, fp, lr}
   5c9a8:	add	fp, sp, #8
   5c9ac:	sub	sp, sp, #16
   5c9b0:	mov	r3, r1
   5c9b4:	mov	r4, r0
   5c9b8:	mvn	r0, #0
   5c9bc:	mov	r5, #0
   5c9c0:	str	r5, [sp]
   5c9c4:	str	r2, [sp, #4]
   5c9c8:	str	r0, [sp, #8]
   5c9cc:	mov	r0, r4
   5c9d0:	mov	r1, #123	; 0x7b
   5c9d4:	mov	r2, r3
   5c9d8:	mov	r3, #0
   5c9dc:	bl	560f8 <fputs@plt+0x44d44>
   5c9e0:	ldr	r0, [r4]
   5c9e4:	ldr	r0, [r0, #20]
   5c9e8:	cmp	r0, #1
   5c9ec:	blt	5ca10 <fputs@plt+0x4b65c>
   5c9f0:	mov	r0, r4
   5c9f4:	mov	r1, r5
   5c9f8:	bl	1abbc <fputs@plt+0x9808>
   5c9fc:	add	r5, r5, #1
   5ca00:	ldr	r0, [r4]
   5ca04:	ldr	r0, [r0, #20]
   5ca08:	cmp	r5, r0
   5ca0c:	blt	5c9f0 <fputs@plt+0x4b63c>
   5ca10:	sub	sp, fp, #8
   5ca14:	pop	{r4, r5, fp, pc}
   5ca18:	push	{r4, sl, fp, lr}
   5ca1c:	add	fp, sp, #8
   5ca20:	mov	r4, r2
   5ca24:	bl	5637c <fputs@plt+0x44fc8>
   5ca28:	strb	r4, [r0]
   5ca2c:	pop	{r4, sl, fp, pc}
   5ca30:	push	{r4, sl, fp, lr}
   5ca34:	add	fp, sp, #8
   5ca38:	mov	r4, r0
   5ca3c:	str	r1, [r0]
   5ca40:	mov	r0, r1
   5ca44:	bl	1358c <fputs@plt+0x21d8>
   5ca48:	str	r0, [r4, #4]
   5ca4c:	pop	{r4, sl, fp, pc}
   5ca50:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5ca54:	add	fp, sp, #24
   5ca58:	sub	sp, sp, #8
   5ca5c:	mov	r8, r3
   5ca60:	mov	r4, r2
   5ca64:	mov	r7, r1
   5ca68:	mov	r5, r0
   5ca6c:	mov	r6, #0
   5ca70:	str	r6, [sp, #4]
   5ca74:	cmp	r2, #0
   5ca78:	beq	5caa8 <fputs@plt+0x4b6f4>
   5ca7c:	cmp	r7, #132	; 0x84
   5ca80:	bne	5caa0 <fputs@plt+0x4b6ec>
   5ca84:	ldr	r0, [r4]
   5ca88:	cmp	r0, #0
   5ca8c:	beq	5caa0 <fputs@plt+0x4b6ec>
   5ca90:	add	r1, sp, #4
   5ca94:	bl	4359c <fputs@plt+0x321e8>
   5ca98:	cmp	r0, #0
   5ca9c:	bne	5caa8 <fputs@plt+0x4b6f4>
   5caa0:	ldr	r0, [r4, #4]
   5caa4:	add	r6, r0, #1
   5caa8:	add	r2, r6, #48	; 0x30
   5caac:	mov	r0, r5
   5cab0:	mov	r3, #0
   5cab4:	bl	209ac <fputs@plt+0xf5f8>
   5cab8:	mov	r5, r0
   5cabc:	cmp	r0, #0
   5cac0:	beq	5cba0 <fputs@plt+0x4b7ec>
   5cac4:	vmov.i32	q8, #0	; 0x00000000
   5cac8:	mov	r0, #34	; 0x22
   5cacc:	mov	r1, r5
   5cad0:	vst1.32	{d16-d17}, [r1], r0
   5cad4:	mov	r0, r5
   5cad8:	strb	r7, [r0], #32
   5cadc:	vst1.32	{d16-d17}, [r0]
   5cae0:	add	r0, r5, #16
   5cae4:	vst1.32	{d16-d17}, [r0]
   5cae8:	movw	r0, #65535	; 0xffff
   5caec:	strh	r0, [r1]
   5caf0:	cmp	r4, #0
   5caf4:	beq	5cb98 <fputs@plt+0x4b7e4>
   5caf8:	cmp	r6, #0
   5cafc:	beq	5cb60 <fputs@plt+0x4b7ac>
   5cb00:	add	r7, r5, #48	; 0x30
   5cb04:	str	r7, [r5, #8]
   5cb08:	ldr	r2, [r4, #4]
   5cb0c:	cmp	r2, #0
   5cb10:	beq	5cb20 <fputs@plt+0x4b76c>
   5cb14:	ldr	r1, [r4]
   5cb18:	mov	r0, r7
   5cb1c:	bl	1121c <memcpy@plt>
   5cb20:	ldr	r0, [r4, #4]
   5cb24:	mov	r1, #0
   5cb28:	strb	r1, [r7, r0]
   5cb2c:	cmp	r8, #0
   5cb30:	beq	5cb98 <fputs@plt+0x4b7e4>
   5cb34:	cmp	r6, #3
   5cb38:	blt	5cb98 <fputs@plt+0x4b7e4>
   5cb3c:	ldr	r0, [r4]
   5cb40:	ldrb	r4, [r0]
   5cb44:	cmp	r4, #90	; 0x5a
   5cb48:	bgt	5cb74 <fputs@plt+0x4b7c0>
   5cb4c:	cmp	r4, #34	; 0x22
   5cb50:	beq	5cb80 <fputs@plt+0x4b7cc>
   5cb54:	cmp	r4, #39	; 0x27
   5cb58:	beq	5cb80 <fputs@plt+0x4b7cc>
   5cb5c:	b	5cb98 <fputs@plt+0x4b7e4>
   5cb60:	ldr	r0, [r5, #4]
   5cb64:	orr	r0, r0, #1024	; 0x400
   5cb68:	ldr	r1, [sp, #4]
   5cb6c:	stmib	r5, {r0, r1}
   5cb70:	b	5cb98 <fputs@plt+0x4b7e4>
   5cb74:	cmp	r4, #96	; 0x60
   5cb78:	cmpne	r4, #91	; 0x5b
   5cb7c:	bne	5cb98 <fputs@plt+0x4b7e4>
   5cb80:	ldr	r0, [r5, #8]
   5cb84:	bl	5bc8c <fputs@plt+0x4a8d8>
   5cb88:	cmp	r4, #34	; 0x22
   5cb8c:	ldreq	r0, [r5, #4]
   5cb90:	orreq	r0, r0, #64	; 0x40
   5cb94:	streq	r0, [r5, #4]
   5cb98:	mov	r0, #1
   5cb9c:	str	r0, [r5, #24]
   5cba0:	mov	r0, r5
   5cba4:	sub	sp, fp, #24
   5cba8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5cbac:	cmp	r1, #1
   5cbb0:	movlt	r0, #0
   5cbb4:	bxlt	lr
   5cbb8:	sub	r1, r1, #1
   5cbbc:	ldrsh	r3, [r0], #2
   5cbc0:	cmp	r3, r2
   5cbc4:	moveq	r0, #1
   5cbc8:	bxeq	lr
   5cbcc:	b	5cbac <fputs@plt+0x4b7f8>
   5cbd0:	push	{r4, r5, r6, r7, fp, lr}
   5cbd4:	add	fp, sp, #16
   5cbd8:	mov	r5, r1
   5cbdc:	ldrh	r1, [r1, #52]	; 0x34
   5cbe0:	mov	r4, #0
   5cbe4:	cmp	r1, r2
   5cbe8:	bge	5cc6c <fputs@plt+0x4b8b8>
   5cbec:	mov	r6, r2
   5cbf0:	rsb	r2, r2, r2, lsl #3
   5cbf4:	asr	r3, r2, #31
   5cbf8:	bl	19680 <fputs@plt+0x82cc>
   5cbfc:	cmp	r0, #0
   5cc00:	moveq	r4, #7
   5cc04:	moveq	r0, r4
   5cc08:	popeq	{r4, r5, r6, r7, fp, pc}
   5cc0c:	mov	r7, r0
   5cc10:	ldr	r1, [r5, #32]
   5cc14:	ldrh	r0, [r5, #52]	; 0x34
   5cc18:	lsl	r2, r0, #2
   5cc1c:	mov	r0, r7
   5cc20:	bl	1121c <memcpy@plt>
   5cc24:	str	r7, [r5, #32]
   5cc28:	add	r7, r7, r6, lsl #2
   5cc2c:	ldr	r1, [r5, #4]
   5cc30:	ldrh	r0, [r5, #52]	; 0x34
   5cc34:	lsl	r2, r0, #1
   5cc38:	mov	r0, r7
   5cc3c:	bl	1121c <memcpy@plt>
   5cc40:	str	r7, [r5, #4]
   5cc44:	add	r7, r7, r6, lsl #1
   5cc48:	ldr	r1, [r5, #28]
   5cc4c:	ldrh	r2, [r5, #52]	; 0x34
   5cc50:	mov	r0, r7
   5cc54:	bl	1121c <memcpy@plt>
   5cc58:	str	r7, [r5, #28]
   5cc5c:	strh	r6, [r5, #52]	; 0x34
   5cc60:	ldrb	r0, [r5, #55]	; 0x37
   5cc64:	orr	r0, r0, #16
   5cc68:	strb	r0, [r5, #55]	; 0x37
   5cc6c:	mov	r0, r4
   5cc70:	pop	{r4, r5, r6, r7, fp, pc}
   5cc74:	push	{r4, r5, r6, sl, fp, lr}
   5cc78:	add	fp, sp, #16
   5cc7c:	sub	sp, sp, #32
   5cc80:	cmp	r1, #0
   5cc84:	moveq	r0, #0
   5cc88:	subeq	sp, fp, #16
   5cc8c:	popeq	{r4, r5, r6, sl, fp, pc}
   5cc90:	mov	r4, r1
   5cc94:	mov	r5, r0
   5cc98:	ldr	r0, [r1, #24]
   5cc9c:	ldr	r6, [r5]
   5cca0:	ldr	r1, [r6, #464]	; 0x1d0
   5cca4:	add	r1, r1, r0
   5cca8:	mov	r0, r6
   5ccac:	bl	5ce00 <fputs@plt+0x4ba4c>
   5ccb0:	mov	r1, r0
   5ccb4:	mov	r0, #1
   5ccb8:	cmp	r1, #0
   5ccbc:	beq	5ccc8 <fputs@plt+0x4b914>
   5ccc0:	sub	sp, fp, #16
   5ccc4:	pop	{r4, r5, r6, sl, fp, pc}
   5ccc8:	ldr	r0, [r4, #24]
   5cccc:	ldr	r1, [r6, #464]	; 0x1d0
   5ccd0:	add	r0, r1, r0
   5ccd4:	str	r0, [r6, #464]	; 0x1d0
   5ccd8:	ldrh	r6, [r5, #28]
   5ccdc:	movw	r0, #61437	; 0xeffd
   5cce0:	and	r0, r6, r0
   5cce4:	strh	r0, [r5, #28]
   5cce8:	ldr	r0, [r5]
   5ccec:	movw	r1, #52792	; 0xce38
   5ccf0:	movt	r1, #5
   5ccf4:	stmib	sp, {r0, r1}
   5ccf8:	movw	r0, #54004	; 0xd2f4
   5ccfc:	movt	r0, #5
   5cd00:	str	r0, [sp, #12]
   5cd04:	mov	r0, #0
   5cd08:	str	r0, [sp, #16]
   5cd0c:	str	r0, [sp, #20]
   5cd10:	strb	r0, [sp, #24]
   5cd14:	str	r5, [sp, #28]
   5cd18:	add	r0, sp, #4
   5cd1c:	mov	r1, r4
   5cd20:	bl	5a010 <fputs@plt+0x48c5c>
   5cd24:	ldr	r0, [r4, #24]
   5cd28:	ldr	r1, [r5]
   5cd2c:	ldr	r2, [r1, #464]	; 0x1d0
   5cd30:	sub	r0, r2, r0
   5cd34:	str	r0, [r1, #464]	; 0x1d0
   5cd38:	movw	r0, #4098	; 0x1002
   5cd3c:	ldr	r1, [r5, #24]
   5cd40:	cmp	r1, #0
   5cd44:	bgt	5cd58 <fputs@plt+0x4b9a4>
   5cd48:	ldr	r1, [sp, #4]
   5cd4c:	ldr	r1, [r1, #68]	; 0x44
   5cd50:	cmp	r1, #1
   5cd54:	blt	5cd64 <fputs@plt+0x4b9b0>
   5cd58:	ldr	r1, [r4, #4]
   5cd5c:	orr	r1, r1, #8
   5cd60:	str	r1, [r4, #4]
   5cd64:	and	r0, r6, r0
   5cd68:	ldrh	r1, [r5, #28]
   5cd6c:	tst	r1, #2
   5cd70:	ldrne	r2, [r4, #4]
   5cd74:	orrne	r2, r2, #2
   5cd78:	strne	r2, [r4, #4]
   5cd7c:	orr	r0, r1, r0
   5cd80:	strh	r0, [r5, #28]
   5cd84:	ldr	r0, [r4, #4]
   5cd88:	ubfx	r0, r0, #3, #1
   5cd8c:	sub	sp, fp, #16
   5cd90:	pop	{r4, r5, r6, sl, fp, pc}
   5cd94:	push	{r4, r5, r6, r7, fp, lr}
   5cd98:	add	fp, sp, #16
   5cd9c:	mov	r5, r0
   5cda0:	mov	r0, #0
   5cda4:	cmp	r1, #0
   5cda8:	beq	5cdfc <fputs@plt+0x4ba48>
   5cdac:	mov	r4, r1
   5cdb0:	ldr	r1, [r1]
   5cdb4:	cmp	r1, #1
   5cdb8:	poplt	{r4, r5, r6, r7, fp, pc}
   5cdbc:	mov	r6, #0
   5cdc0:	mov	r7, #0
   5cdc4:	b	5cde0 <fputs@plt+0x4ba2c>
   5cdc8:	add	r7, r7, #1
   5cdcc:	add	r6, r6, #20
   5cdd0:	ldr	r0, [r4]
   5cdd4:	cmp	r7, r0
   5cdd8:	movge	r0, #0
   5cddc:	popge	{r4, r5, r6, r7, fp, pc}
   5cde0:	ldr	r0, [r4, #4]
   5cde4:	ldr	r1, [r0, r6]
   5cde8:	mov	r0, r5
   5cdec:	bl	5cc74 <fputs@plt+0x4b8c0>
   5cdf0:	cmp	r0, #0
   5cdf4:	beq	5cdc8 <fputs@plt+0x4ba14>
   5cdf8:	mov	r0, #2
   5cdfc:	pop	{r4, r5, r6, r7, fp, pc}
   5ce00:	ldr	r2, [r0]
   5ce04:	ldr	r2, [r2, #104]	; 0x68
   5ce08:	mov	r3, #0
   5ce0c:	cmp	r2, r1
   5ce10:	bge	5ce30 <fputs@plt+0x4ba7c>
   5ce14:	push	{fp, lr}
   5ce18:	mov	fp, sp
   5ce1c:	movw	r1, #24050	; 0x5df2
   5ce20:	movt	r1, #8
   5ce24:	bl	1a8e8 <fputs@plt+0x9534>
   5ce28:	mov	r3, #1
   5ce2c:	pop	{fp, lr}
   5ce30:	mov	r0, r3
   5ce34:	bx	lr
   5ce38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ce3c:	add	fp, sp, #28
   5ce40:	sub	sp, sp, #28
   5ce44:	mov	r4, r0
   5ce48:	ldr	r0, [r1, #4]
   5ce4c:	mov	r5, #1
   5ce50:	tst	r0, #4
   5ce54:	bne	5d25c <fputs@plt+0x4bea8>
   5ce58:	mov	r7, r1
   5ce5c:	ldr	r8, [r4, #24]
   5ce60:	ldr	r6, [r8]
   5ce64:	orr	r1, r0, #4
   5ce68:	str	r1, [r7, #4]
   5ce6c:	ldrb	r1, [r7]
   5ce70:	cmp	r1, #118	; 0x76
   5ce74:	ble	5cf48 <fputs@plt+0x4bb94>
   5ce78:	sub	r1, r1, #119	; 0x77
   5ce7c:	cmp	r1, #32
   5ce80:	bhi	5cfc0 <fputs@plt+0x4bc0c>
   5ce84:	add	r2, pc, #0
   5ce88:	ldr	pc, [r2, r1, lsl #2]
   5ce8c:	andeq	ip, r5, r0, ror #30
   5ce90:	andeq	ip, r5, r0, asr #31
   5ce94:	andeq	ip, r5, r0, asr #31
   5ce98:	andeq	ip, r5, r0, lsl pc
   5ce9c:	andeq	ip, r5, r0, asr #31
   5cea0:	andeq	ip, r5, r0, asr #31
   5cea4:	andeq	ip, r5, r0, asr #31
   5cea8:	andeq	ip, r5, r0, asr #31
   5ceac:	andeq	ip, r5, r0, asr #31
   5ceb0:	andeq	ip, r5, r0, asr #31
   5ceb4:	andeq	ip, r5, r0, asr #31
   5ceb8:	andeq	ip, r5, r0, asr #31
   5cebc:	andeq	ip, r5, r0, asr #31
   5cec0:	andeq	ip, r5, r0, asr #31
   5cec4:	andeq	ip, r5, r0, asr #31
   5cec8:	andeq	ip, r5, r0, asr #31
   5cecc:	andeq	ip, r5, r8, lsr #31
   5ced0:	andeq	ip, r5, r0, asr #31
   5ced4:	andeq	ip, r5, r0, asr #31
   5ced8:	andeq	ip, r5, r0, asr #31
   5cedc:	andeq	ip, r5, r0, asr #31
   5cee0:	andeq	ip, r5, r0, asr #31
   5cee4:	andeq	ip, r5, r0, asr #31
   5cee8:	andeq	ip, r5, r0, asr #31
   5ceec:	andeq	ip, r5, r0, asr #31
   5cef0:	andeq	ip, r5, r0, asr #31
   5cef4:	andeq	ip, r5, r0, asr #31
   5cef8:	andeq	ip, r5, r0, asr #31
   5cefc:	andeq	ip, r5, r0, asr #31
   5cf00:	andeq	ip, r5, r0, asr #31
   5cf04:	andeq	ip, r5, r0, asr #31
   5cf08:	andeq	ip, r5, r0, asr #31
   5cf0c:	andeq	ip, r5, r4, ror #31
   5cf10:	movw	r2, #24098	; 0x5e22
   5cf14:	movt	r2, #8
   5cf18:	mov	r0, r6
   5cf1c:	mov	r1, r8
   5cf20:	mov	r3, #32
   5cf24:	bl	5e190 <fputs@plt+0x4cddc>
   5cf28:	ldr	r0, [r7, #16]
   5cf2c:	ldrb	r2, [r0]
   5cf30:	mov	r1, #0
   5cf34:	cmp	r2, #27
   5cf38:	bne	5d0e8 <fputs@plt+0x4bd34>
   5cf3c:	mov	r5, r7
   5cf40:	mov	r2, r0
   5cf44:	b	5d0f8 <fputs@plt+0x4bd44>
   5cf48:	cmp	r1, #20
   5cf4c:	beq	5cf60 <fputs@plt+0x4bbac>
   5cf50:	cmp	r1, #27
   5cf54:	beq	5d0cc <fputs@plt+0x4bd18>
   5cf58:	cmp	r1, #75	; 0x4b
   5cf5c:	bne	5cfc0 <fputs@plt+0x4bc0c>
   5cf60:	tst	r0, #2048	; 0x800
   5cf64:	beq	5cfc0 <fputs@plt+0x4bc0c>
   5cf68:	ldr	r5, [r8, #20]
   5cf6c:	movw	r2, #24353	; 0x5f21
   5cf70:	movt	r2, #8
   5cf74:	mov	r0, r6
   5cf78:	mov	r1, r8
   5cf7c:	mov	r3, #52	; 0x34
   5cf80:	bl	5e190 <fputs@plt+0x4cddc>
   5cf84:	ldr	r1, [r7, #20]
   5cf88:	mov	r0, r4
   5cf8c:	bl	5a0c0 <fputs@plt+0x48d0c>
   5cf90:	ldr	r0, [r8, #20]
   5cf94:	cmp	r5, r0
   5cf98:	ldrne	r0, [r7, #4]
   5cf9c:	orrne	r0, r0, #32
   5cfa0:	strne	r0, [r7, #4]
   5cfa4:	b	5cfc0 <fputs@plt+0x4bc0c>
   5cfa8:	movw	r2, #24364	; 0x5f2c
   5cfac:	movt	r2, #8
   5cfb0:	mov	r0, r6
   5cfb4:	mov	r1, r8
   5cfb8:	mov	r3, #52	; 0x34
   5cfbc:	bl	5e190 <fputs@plt+0x4cddc>
   5cfc0:	ldr	r0, [r6, #68]	; 0x44
   5cfc4:	mov	r5, #2
   5cfc8:	cmp	r0, #0
   5cfcc:	bne	5d25c <fputs@plt+0x4bea8>
   5cfd0:	ldr	r0, [r6]
   5cfd4:	ldrb	r5, [r0, #69]	; 0x45
   5cfd8:	cmp	r5, #0
   5cfdc:	movwne	r5, #2
   5cfe0:	b	5d25c <fputs@plt+0x4bea8>
   5cfe4:	ldr	r0, [r7, #20]
   5cfe8:	cmp	r0, #0
   5cfec:	mov	sl, #0
   5cff0:	ldrne	sl, [r0]
   5cff4:	str	r0, [sp, #20]
   5cff8:	ldr	r0, [r6]
   5cffc:	ldrb	r0, [r0, #66]	; 0x42
   5d000:	str	r0, [sp, #24]
   5d004:	movw	r2, #24239	; 0x5eaf
   5d008:	movt	r2, #8
   5d00c:	mov	r0, r6
   5d010:	mov	r1, r8
   5d014:	mov	r3, #16
   5d018:	bl	5e190 <fputs@plt+0x4cddc>
   5d01c:	ldr	r9, [r7, #8]
   5d020:	mov	r0, r9
   5d024:	bl	1358c <fputs@plt+0x21d8>
   5d028:	str	r0, [sp, #16]
   5d02c:	ldr	r0, [r6]
   5d030:	mov	r1, #0
   5d034:	str	r1, [sp]
   5d038:	mov	r1, r9
   5d03c:	str	sl, [sp, #12]
   5d040:	mov	r2, sl
   5d044:	ldr	r3, [sp, #24]
   5d048:	bl	1e3d4 <fputs@plt+0xd020>
   5d04c:	cmp	r0, #0
   5d050:	beq	5d11c <fputs@plt+0x4bd68>
   5d054:	mov	r2, r0
   5d058:	ldr	r0, [r0, #16]
   5d05c:	str	r0, [sp, #8]
   5d060:	ldrb	r0, [r2, #3]
   5d064:	tst	r0, #4
   5d068:	str	r2, [sp, #24]
   5d06c:	beq	5d164 <fputs@plt+0x4bdb0>
   5d070:	ldr	r0, [r7, #4]
   5d074:	orr	r0, r0, #266240	; 0x41000
   5d078:	str	r0, [r7, #4]
   5d07c:	ldr	r0, [sp, #12]
   5d080:	cmp	r0, #2
   5d084:	bne	5d14c <fputs@plt+0x4bd98>
   5d088:	ldr	r0, [sp, #20]
   5d08c:	ldr	r0, [r0, #4]
   5d090:	ldr	r0, [r0, #20]
   5d094:	bl	5e1d8 <fputs@plt+0x4ce24>
   5d098:	ldr	r2, [sp, #24]
   5d09c:	str	r0, [r7, #28]
   5d0a0:	cmn	r0, #1
   5d0a4:	bgt	5d164 <fputs@plt+0x4bdb0>
   5d0a8:	movw	r1, #24115	; 0x5e33
   5d0ac:	movt	r1, #8
   5d0b0:	mov	r0, r6
   5d0b4:	bl	1a8e8 <fputs@plt+0x9534>
   5d0b8:	ldr	r2, [sp, #24]
   5d0bc:	ldr	r0, [r8, #24]
   5d0c0:	add	r0, r0, #1
   5d0c4:	str	r0, [r8, #24]
   5d0c8:	b	5d164 <fputs@plt+0x4bdb0>
   5d0cc:	ldr	r3, [r7, #8]
   5d0d0:	str	r8, [sp]
   5d0d4:	str	r7, [sp, #4]
   5d0d8:	mov	r0, r6
   5d0dc:	mov	r1, #0
   5d0e0:	mov	r2, #0
   5d0e4:	b	5d110 <fputs@plt+0x4bd5c>
   5d0e8:	ldr	r2, [r0, #16]
   5d0ec:	ldr	r1, [r7, #12]
   5d0f0:	ldr	r1, [r1, #8]
   5d0f4:	mov	r5, r0
   5d0f8:	ldr	r3, [r2, #8]
   5d0fc:	ldr	r0, [r5, #12]
   5d100:	ldr	r2, [r0, #8]
   5d104:	str	r8, [sp]
   5d108:	str	r7, [sp, #4]
   5d10c:	mov	r0, r6
   5d110:	bl	5d77c <fputs@plt+0x4c3c8>
   5d114:	sub	sp, fp, #28
   5d118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d11c:	ldr	r0, [r6]
   5d120:	mov	r1, #0
   5d124:	str	r1, [sp]
   5d128:	mov	r1, r9
   5d12c:	mvn	r2, #1
   5d130:	ldr	r3, [sp, #24]
   5d134:	bl	1e3d4 <fputs@plt+0xd020>
   5d138:	cmp	r0, #0
   5d13c:	beq	5d21c <fputs@plt+0x4be68>
   5d140:	movw	r1, #24308	; 0x5ef4
   5d144:	movt	r1, #8
   5d148:	b	5d234 <fputs@plt+0x4be80>
   5d14c:	ldr	r0, [r2, #20]
   5d150:	ldrb	r0, [r0]
   5d154:	mov	r1, #125829120	; 0x7800000
   5d158:	cmp	r0, #117	; 0x75
   5d15c:	moveq	r1, #8388608	; 0x800000
   5d160:	str	r1, [r7, #28]
   5d164:	ldr	r3, [r2, #20]
   5d168:	mov	r0, #0
   5d16c:	str	r0, [sp]
   5d170:	mov	r0, r6
   5d174:	mov	r1, #31
   5d178:	mov	sl, r2
   5d17c:	mov	r2, #0
   5d180:	bl	5bb94 <fputs@plt+0x4a7e0>
   5d184:	cmp	r0, #0
   5d188:	beq	5d1c4 <fputs@plt+0x4be10>
   5d18c:	cmp	r0, #1
   5d190:	bne	5d1b8 <fputs@plt+0x4be04>
   5d194:	ldr	r0, [sp, #24]
   5d198:	ldr	r2, [r0, #20]
   5d19c:	movw	r1, #24186	; 0x5e7a
   5d1a0:	movt	r1, #8
   5d1a4:	mov	r0, r6
   5d1a8:	bl	1a8e8 <fputs@plt+0x9534>
   5d1ac:	ldr	r0, [r8, #24]
   5d1b0:	add	r0, r0, #1
   5d1b4:	str	r0, [r8, #24]
   5d1b8:	mov	r0, #101	; 0x65
   5d1bc:	strb	r0, [r7]
   5d1c0:	b	5d25c <fputs@plt+0x4bea8>
   5d1c4:	ldrh	r0, [sl, #2]
   5d1c8:	tst	r0, #10240	; 0x2800
   5d1cc:	ldrne	r1, [r7, #4]
   5d1d0:	orrne	r1, r1, #524288	; 0x80000
   5d1d4:	strne	r1, [r7, #4]
   5d1d8:	tst	r0, #2048	; 0x800
   5d1dc:	bne	5d1f8 <fputs@plt+0x4be44>
   5d1e0:	movw	r2, #24221	; 0x5e9d
   5d1e4:	movt	r2, #8
   5d1e8:	mov	r0, r6
   5d1ec:	mov	r1, r8
   5d1f0:	mov	r3, #32
   5d1f4:	bl	5e190 <fputs@plt+0x4cddc>
   5d1f8:	ldr	r0, [sp, #8]
   5d1fc:	cmp	r0, #0
   5d200:	beq	5d250 <fputs@plt+0x4be9c>
   5d204:	ldrb	r0, [r8, #28]
   5d208:	tst	r0, #1
   5d20c:	bne	5d268 <fputs@plt+0x4beb4>
   5d210:	movw	r1, #24249	; 0x5eb9
   5d214:	movt	r1, #8
   5d218:	b	5d234 <fputs@plt+0x4be80>
   5d21c:	ldr	r0, [r6]
   5d220:	ldrb	r0, [r0, #149]	; 0x95
   5d224:	cmp	r0, #0
   5d228:	bne	5d250 <fputs@plt+0x4be9c>
   5d22c:	movw	r1, #24285	; 0x5edd
   5d230:	movt	r1, #8
   5d234:	mov	r0, r6
   5d238:	ldr	r2, [sp, #16]
   5d23c:	mov	r3, r9
   5d240:	bl	1a8e8 <fputs@plt+0x9534>
   5d244:	ldr	r0, [r8, #24]
   5d248:	add	r0, r0, #1
   5d24c:	str	r0, [r8, #24]
   5d250:	mov	r0, r4
   5d254:	ldr	r1, [sp, #20]
   5d258:	bl	5a198 <fputs@plt+0x48de4>
   5d25c:	mov	r0, r5
   5d260:	sub	sp, fp, #28
   5d264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d268:	ldrh	r0, [r8, #28]
   5d26c:	movw	r1, #65534	; 0xfffe
   5d270:	and	r0, r0, r1
   5d274:	strh	r0, [r8, #28]
   5d278:	mov	r0, r4
   5d27c:	ldr	r1, [sp, #20]
   5d280:	bl	5a198 <fputs@plt+0x48de4>
   5d284:	mov	r0, #153	; 0x99
   5d288:	strb	r0, [r7]
   5d28c:	mov	r0, #0
   5d290:	strb	r0, [r7, #38]	; 0x26
   5d294:	mov	r4, r8
   5d298:	ldr	r1, [r4, #4]
   5d29c:	mov	r0, r7
   5d2a0:	bl	5e260 <fputs@plt+0x4ceac>
   5d2a4:	cmp	r0, #0
   5d2a8:	bne	5d2c8 <fputs@plt+0x4bf14>
   5d2ac:	ldrb	r0, [r7, #38]	; 0x26
   5d2b0:	add	r0, r0, #1
   5d2b4:	strb	r0, [r7, #38]	; 0x26
   5d2b8:	ldr	r4, [r4, #16]
   5d2bc:	cmp	r4, #0
   5d2c0:	bne	5d298 <fputs@plt+0x4bee4>
   5d2c4:	b	5d2e4 <fputs@plt+0x4bf30>
   5d2c8:	ldrh	r0, [r4, #28]
   5d2cc:	ldr	r1, [sp, #24]
   5d2d0:	ldrh	r1, [r1, #2]
   5d2d4:	and	r1, r1, #4096	; 0x1000
   5d2d8:	orr	r0, r1, r0
   5d2dc:	orr	r0, r0, #2
   5d2e0:	strh	r0, [r4, #28]
   5d2e4:	ldrh	r0, [r8, #28]
   5d2e8:	orr	r0, r0, #1
   5d2ec:	strh	r0, [r8, #28]
   5d2f0:	b	5d25c <fputs@plt+0x4bea8>
   5d2f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d2f8:	add	fp, sp, #28
   5d2fc:	sub	sp, sp, #4
   5d300:	vpush	{d8-d9}
   5d304:	sub	sp, sp, #56	; 0x38
   5d308:	ldr	r2, [r1, #8]
   5d30c:	mov	r4, #1
   5d310:	tst	r2, #4
   5d314:	bne	5d744 <fputs@plt+0x4c390>
   5d318:	ldr	r8, [r0]
   5d31c:	ldr	sl, [r0, #24]
   5d320:	ldr	r0, [r8]
   5d324:	str	r0, [sp, #20]
   5d328:	tst	r2, #32
   5d32c:	bne	5d364 <fputs@plt+0x4bfb0>
   5d330:	mov	r0, r8
   5d334:	mov	r2, sl
   5d338:	bl	5e830 <fputs@plt+0x4d47c>
   5d33c:	ldr	r0, [r8, #68]	; 0x44
   5d340:	mov	r4, #2
   5d344:	cmp	r0, #0
   5d348:	bne	5d744 <fputs@plt+0x4c390>
   5d34c:	ldr	r0, [sp, #20]
   5d350:	ldrb	r0, [r0, #69]	; 0x45
   5d354:	mov	r4, #2
   5d358:	cmp	r0, #0
   5d35c:	movweq	r4, #1
   5d360:	b	5d744 <fputs@plt+0x4c390>
   5d364:	add	r7, sp, #24
   5d368:	add	r4, r7, #4
   5d36c:	ldr	r0, [r1, #48]	; 0x30
   5d370:	cmp	r0, #0
   5d374:	str	r0, [sp]
   5d378:	movwne	r0, #1
   5d37c:	str	r0, [sp, #12]
   5d380:	vmov.i32	q4, #0	; 0x00000000
   5d384:	mov	r2, #12
   5d388:	str	r1, [sp, #4]
   5d38c:	mov	r9, r1
   5d390:	mov	r0, #0
   5d394:	str	r0, [sp, #16]
   5d398:	str	r4, [sp, #8]
   5d39c:	ldr	r0, [r9, #8]
   5d3a0:	orr	r0, r0, #4
   5d3a4:	str	r0, [r9, #8]
   5d3a8:	mov	r0, r4
   5d3ac:	vst1.32	{d8-d9}, [r0], r2
   5d3b0:	vst1.32	{d8-d9}, [r0]
   5d3b4:	str	r8, [sp, #24]
   5d3b8:	ldr	r1, [r9, #56]	; 0x38
   5d3bc:	mov	r0, r7
   5d3c0:	bl	5cc74 <fputs@plt+0x4b8c0>
   5d3c4:	cmp	r0, #0
   5d3c8:	bne	5d740 <fputs@plt+0x4c38c>
   5d3cc:	ldr	r1, [r9, #60]	; 0x3c
   5d3d0:	mov	r0, r7
   5d3d4:	bl	5cc74 <fputs@plt+0x4b8c0>
   5d3d8:	cmp	r0, #0
   5d3dc:	bne	5d740 <fputs@plt+0x4c38c>
   5d3e0:	ldrb	r0, [r9, #9]
   5d3e4:	tst	r0, #128	; 0x80
   5d3e8:	beq	5d404 <fputs@plt+0x4c050>
   5d3ec:	ldr	r0, [r9, #28]
   5d3f0:	ldr	r1, [r9, #44]	; 0x2c
   5d3f4:	ldr	r0, [r0, #28]
   5d3f8:	str	r1, [r0, #44]	; 0x2c
   5d3fc:	mov	r0, #0
   5d400:	str	r0, [r9, #44]	; 0x2c
   5d404:	ldr	r0, [r9, #28]
   5d408:	ldr	r1, [r0]
   5d40c:	cmp	r1, #1
   5d410:	blt	5d4e0 <fputs@plt+0x4c12c>
   5d414:	mov	r4, #0
   5d418:	add	r1, r4, r4, lsl #3
   5d41c:	add	r7, r0, r1, lsl #3
   5d420:	ldr	r1, [r7, #28]
   5d424:	cmp	r1, #0
   5d428:	beq	5d4cc <fputs@plt+0x4c118>
   5d42c:	ldr	r6, [r8, #496]	; 0x1f0
   5d430:	mov	r5, #0
   5d434:	cmp	sl, #0
   5d438:	beq	5d458 <fputs@plt+0x4c0a4>
   5d43c:	mov	r0, sl
   5d440:	ldr	r2, [r0, #16]
   5d444:	ldr	r0, [r0, #20]
   5d448:	add	r5, r0, r5
   5d44c:	cmp	r2, #0
   5d450:	mov	r0, r2
   5d454:	bne	5d440 <fputs@plt+0x4c08c>
   5d458:	ldr	r0, [r7, #16]
   5d45c:	cmp	r0, #0
   5d460:	strne	r0, [r8, #496]	; 0x1f0
   5d464:	mov	r0, r8
   5d468:	mov	r2, sl
   5d46c:	bl	5e8c8 <fputs@plt+0x4d514>
   5d470:	str	r6, [r8, #496]	; 0x1f0
   5d474:	ldr	r0, [r8, #68]	; 0x44
   5d478:	cmp	r0, #0
   5d47c:	bne	5d740 <fputs@plt+0x4c38c>
   5d480:	ldr	r0, [sp, #20]
   5d484:	ldrb	r0, [r0, #69]	; 0x45
   5d488:	cmp	r0, #0
   5d48c:	bne	5d740 <fputs@plt+0x4c38c>
   5d490:	cmp	sl, #0
   5d494:	beq	5d4b4 <fputs@plt+0x4c100>
   5d498:	mov	r0, sl
   5d49c:	ldr	r1, [r0, #16]
   5d4a0:	ldr	r0, [r0, #20]
   5d4a4:	sub	r5, r5, r0
   5d4a8:	cmp	r1, #0
   5d4ac:	mov	r0, r1
   5d4b0:	bne	5d49c <fputs@plt+0x4c0e8>
   5d4b4:	ldrb	r0, [r7, #45]	; 0x2d
   5d4b8:	and	r0, r0, #247	; 0xf7
   5d4bc:	cmp	r5, #0
   5d4c0:	movwne	r5, #1
   5d4c4:	orr	r0, r0, r5, lsl #3
   5d4c8:	strb	r0, [r7, #45]	; 0x2d
   5d4cc:	add	r4, r4, #1
   5d4d0:	ldr	r0, [r9, #28]
   5d4d4:	ldr	r1, [r0]
   5d4d8:	cmp	r4, r1
   5d4dc:	blt	5d418 <fputs@plt+0x4c064>
   5d4e0:	mov	r0, #1
   5d4e4:	strh	r0, [sp, #52]	; 0x34
   5d4e8:	ldr	r0, [r9, #28]
   5d4ec:	str	sl, [sp, #40]	; 0x28
   5d4f0:	str	r0, [sp, #28]
   5d4f4:	ldr	r1, [r9]
   5d4f8:	add	r7, sp, #24
   5d4fc:	mov	r0, r7
   5d500:	bl	5cd94 <fputs@plt+0x4b9e0>
   5d504:	cmp	r0, #0
   5d508:	bne	5d740 <fputs@plt+0x4c38c>
   5d50c:	ldr	r4, [r9, #36]	; 0x24
   5d510:	cmp	r4, #0
   5d514:	bne	5d534 <fputs@plt+0x4c180>
   5d518:	ldrh	r0, [sp, #52]	; 0x34
   5d51c:	tst	r0, #2
   5d520:	bne	5d534 <fputs@plt+0x4c180>
   5d524:	movw	r1, #65534	; 0xfffe
   5d528:	and	r0, r0, r1
   5d52c:	strh	r0, [sp, #52]	; 0x34
   5d530:	b	5d54c <fputs@plt+0x4c198>
   5d534:	ldr	r0, [r9, #8]
   5d538:	ldrh	r1, [sp, #52]	; 0x34
   5d53c:	and	r1, r1, #4096	; 0x1000
   5d540:	orr	r0, r0, r1
   5d544:	orr	r0, r0, #8
   5d548:	str	r0, [r9, #8]
   5d54c:	ldr	r1, [r9, #40]	; 0x28
   5d550:	cmp	r4, #0
   5d554:	bne	5d560 <fputs@plt+0x4c1ac>
   5d558:	cmp	r1, #0
   5d55c:	bne	5d758 <fputs@plt+0x4c3a4>
   5d560:	ldr	r0, [r9]
   5d564:	str	r0, [sp, #32]
   5d568:	mov	r0, r7
   5d56c:	bl	5cc74 <fputs@plt+0x4b8c0>
   5d570:	cmp	r0, #0
   5d574:	bne	5d740 <fputs@plt+0x4c38c>
   5d578:	ldr	r1, [r9, #32]
   5d57c:	mov	r0, r7
   5d580:	bl	5cc74 <fputs@plt+0x4b8c0>
   5d584:	cmp	r0, #0
   5d588:	bne	5d740 <fputs@plt+0x4c38c>
   5d58c:	ldr	r0, [r9, #28]
   5d590:	ldr	r1, [r0]
   5d594:	cmp	r1, #1
   5d598:	blt	5d5e0 <fputs@plt+0x4c22c>
   5d59c:	mov	r5, #0
   5d5a0:	mov	r6, #0
   5d5a4:	add	r0, r0, r5
   5d5a8:	ldrb	r1, [r0, #45]	; 0x2d
   5d5ac:	tst	r1, #4
   5d5b0:	beq	5d5c8 <fputs@plt+0x4c214>
   5d5b4:	ldr	r1, [r0, #72]	; 0x48
   5d5b8:	mov	r0, r7
   5d5bc:	bl	5cd94 <fputs@plt+0x4b9e0>
   5d5c0:	cmp	r0, #0
   5d5c4:	bne	5d740 <fputs@plt+0x4c38c>
   5d5c8:	add	r5, r5, #72	; 0x48
   5d5cc:	add	r6, r6, #1
   5d5d0:	ldr	r0, [r9, #28]
   5d5d4:	ldr	r1, [r0]
   5d5d8:	cmp	r6, r1
   5d5dc:	blt	5d5a4 <fputs@plt+0x4c1f0>
   5d5e0:	mov	r1, #0
   5d5e4:	str	r1, [sp, #40]	; 0x28
   5d5e8:	ldrh	r1, [sp, #52]	; 0x34
   5d5ec:	orr	r1, r1, #1
   5d5f0:	strh	r1, [sp, #52]	; 0x34
   5d5f4:	ldrb	r1, [r9, #9]
   5d5f8:	tst	r1, #128	; 0x80
   5d5fc:	beq	5d614 <fputs@plt+0x4c260>
   5d600:	ldr	r0, [r0, #28]
   5d604:	ldr	r1, [r0, #44]	; 0x2c
   5d608:	str	r1, [r9, #44]	; 0x2c
   5d60c:	mov	r1, #0
   5d610:	str	r1, [r0, #44]	; 0x2c
   5d614:	ldr	r0, [sp, #12]
   5d618:	ldr	r1, [sp, #16]
   5d61c:	cmp	r1, r0
   5d620:	bcc	5d644 <fputs@plt+0x4c290>
   5d624:	ldr	r2, [r9, #44]	; 0x2c
   5d628:	mov	r0, r7
   5d62c:	mov	r1, r9
   5d630:	movw	r3, #24661	; 0x6055
   5d634:	movt	r3, #8
   5d638:	bl	5e914 <fputs@plt+0x4d560>
   5d63c:	cmp	r0, #0
   5d640:	bne	5d740 <fputs@plt+0x4c38c>
   5d644:	ldr	r0, [sp, #20]
   5d648:	ldrb	r0, [r0, #69]	; 0x45
   5d64c:	cmp	r0, #0
   5d650:	bne	5d740 <fputs@plt+0x4c38c>
   5d654:	cmp	r4, #0
   5d658:	beq	5d6c4 <fputs@plt+0x4c310>
   5d65c:	mov	r0, r7
   5d660:	mov	r1, r9
   5d664:	mov	r2, r4
   5d668:	movw	r3, #24667	; 0x605b
   5d66c:	movt	r3, #8
   5d670:	bl	5e914 <fputs@plt+0x4d560>
   5d674:	cmp	r0, #0
   5d678:	bne	5d740 <fputs@plt+0x4c38c>
   5d67c:	ldr	r0, [sp, #20]
   5d680:	ldrb	r0, [r0, #69]	; 0x45
   5d684:	cmp	r0, #0
   5d688:	bne	5d740 <fputs@plt+0x4c38c>
   5d68c:	ldr	r0, [r4]
   5d690:	cmp	r0, #1
   5d694:	blt	5d6c4 <fputs@plt+0x4c310>
   5d698:	ldr	r0, [r4, #4]
   5d69c:	mov	r1, #0
   5d6a0:	ldr	r2, [r0]
   5d6a4:	ldrb	r2, [r2, #4]
   5d6a8:	tst	r2, #2
   5d6ac:	bne	5d730 <fputs@plt+0x4c37c>
   5d6b0:	add	r0, r0, #20
   5d6b4:	add	r1, r1, #1
   5d6b8:	ldr	r2, [r4]
   5d6bc:	cmp	r1, r2
   5d6c0:	blt	5d6a0 <fputs@plt+0x4c2ec>
   5d6c4:	ldr	r1, [r9, #52]	; 0x34
   5d6c8:	cmp	r1, #0
   5d6cc:	beq	5d6e8 <fputs@plt+0x4c334>
   5d6d0:	ldr	r0, [r1]
   5d6d4:	ldr	r0, [r0]
   5d6d8:	ldr	r2, [r9]
   5d6dc:	ldr	r2, [r2]
   5d6e0:	cmp	r2, r0
   5d6e4:	bne	5d764 <fputs@plt+0x4c3b0>
   5d6e8:	ldr	r0, [sp, #16]
   5d6ec:	add	r0, r0, #1
   5d6f0:	str	r0, [sp, #16]
   5d6f4:	ldr	r9, [r9, #48]	; 0x30
   5d6f8:	cmp	r9, #0
   5d6fc:	ldr	r4, [sp, #8]
   5d700:	mov	r2, #12
   5d704:	bne	5d39c <fputs@plt+0x4bfe8>
   5d708:	ldr	r0, [sp]
   5d70c:	cmp	r0, #0
   5d710:	mov	r4, #2
   5d714:	ldr	r1, [sp, #4]
   5d718:	beq	5d774 <fputs@plt+0x4c3c0>
   5d71c:	mov	r0, r8
   5d720:	bl	5eadc <fputs@plt+0x4d728>
   5d724:	cmp	r0, #0
   5d728:	moveq	r4, #1
   5d72c:	b	5d744 <fputs@plt+0x4c390>
   5d730:	movw	r1, #24673	; 0x6061
   5d734:	movt	r1, #8
   5d738:	mov	r0, r8
   5d73c:	bl	1a8e8 <fputs@plt+0x9534>
   5d740:	mov	r4, #2
   5d744:	mov	r0, r4
   5d748:	sub	sp, fp, #48	; 0x30
   5d74c:	vpop	{d8-d9}
   5d750:	add	sp, sp, #4
   5d754:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d758:	movw	r1, #24617	; 0x6029
   5d75c:	movt	r1, #8
   5d760:	b	5d738 <fputs@plt+0x4c384>
   5d764:	mov	r0, r8
   5d768:	bl	5ea90 <fputs@plt+0x4d6dc>
   5d76c:	mov	r4, #2
   5d770:	b	5d744 <fputs@plt+0x4c390>
   5d774:	mov	r4, #1
   5d778:	b	5d744 <fputs@plt+0x4c390>
   5d77c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d780:	add	fp, sp, #28
   5d784:	sub	sp, sp, #68	; 0x44
   5d788:	str	r3, [fp, #-32]	; 0xffffffe0
   5d78c:	mov	ip, r2
   5d790:	mov	r7, r0
   5d794:	ldr	r0, [r0]
   5d798:	str	r0, [sp, #12]
   5d79c:	ldr	r2, [fp, #12]
   5d7a0:	mov	r6, #0
   5d7a4:	str	r6, [r2, #44]	; 0x2c
   5d7a8:	mvn	r0, #0
   5d7ac:	str	r0, [r2, #28]
   5d7b0:	ldr	r5, [fp, #8]
   5d7b4:	cmp	r1, #0
   5d7b8:	mov	r8, #0
   5d7bc:	str	r7, [sp, #24]
   5d7c0:	beq	5d844 <fputs@plt+0x4c490>
   5d7c4:	ldrb	r0, [r5, #28]
   5d7c8:	mov	r8, #0
   5d7cc:	tst	r0, #20
   5d7d0:	beq	5d7dc <fputs@plt+0x4c428>
   5d7d4:	mov	r1, #0
   5d7d8:	b	5d84c <fputs@plt+0x4c498>
   5d7dc:	ldr	r2, [sp, #12]
   5d7e0:	ldr	r0, [r2, #20]
   5d7e4:	cmp	r0, #1
   5d7e8:	blt	5d84c <fputs@plt+0x4c498>
   5d7ec:	mov	r9, ip
   5d7f0:	mov	r6, r1
   5d7f4:	ldr	r4, [r2, #16]
   5d7f8:	mov	r5, #0
   5d7fc:	ldr	r0, [r4, r5, lsl #4]
   5d800:	mov	r1, r6
   5d804:	bl	15b10 <fputs@plt+0x475c>
   5d808:	cmp	r0, #0
   5d80c:	beq	5d82c <fputs@plt+0x4c478>
   5d810:	add	r5, r5, #1
   5d814:	ldr	r0, [sp, #12]
   5d818:	ldr	r0, [r0, #20]
   5d81c:	cmp	r5, r0
   5d820:	blt	5d7fc <fputs@plt+0x4c448>
   5d824:	mov	r8, #0
   5d828:	b	5d834 <fputs@plt+0x4c480>
   5d82c:	add	r0, r4, r5, lsl #4
   5d830:	ldr	r8, [r0, #12]
   5d834:	ldr	r5, [fp, #8]
   5d838:	mov	r1, r6
   5d83c:	mov	ip, r9
   5d840:	mov	r6, #0
   5d844:	cmp	r5, #0
   5d848:	beq	5df64 <fputs@plt+0x4cbb0>
   5d84c:	cmp	ip, #0
   5d850:	mov	r0, ip
   5d854:	movwne	r0, #1
   5d858:	str	r1, [fp, #-40]	; 0xffffffd8
   5d85c:	clz	r1, r1
   5d860:	lsr	r1, r1, #5
   5d864:	and	r0, r0, r1
   5d868:	mov	r1, #0
   5d86c:	str	r1, [sp, #44]	; 0x2c
   5d870:	eor	r0, r0, #1
   5d874:	str	r0, [sp, #16]
   5d878:	mov	r4, r5
   5d87c:	mov	r0, #0
   5d880:	str	r0, [sp, #8]
   5d884:	mov	r6, #0
   5d888:	mov	r0, #0
   5d88c:	str	ip, [fp, #-44]	; 0xffffffd4
   5d890:	b	5d8f0 <fputs@plt+0x4c53c>
   5d894:	ldr	r7, [r4, #8]
   5d898:	cmp	r7, #0
   5d89c:	beq	5dea0 <fputs@plt+0x4caec>
   5d8a0:	ldr	r0, [r7]
   5d8a4:	cmp	r0, #1
   5d8a8:	blt	5dea8 <fputs@plt+0x4caf4>
   5d8ac:	ldr	r0, [r7, #4]
   5d8b0:	add	r4, r0, #4
   5d8b4:	mov	r9, #0
   5d8b8:	ldr	sl, [r4]
   5d8bc:	cmp	sl, #0
   5d8c0:	beq	5d8d8 <fputs@plt+0x4c524>
   5d8c4:	mov	r0, sl
   5d8c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5d8cc:	bl	15b10 <fputs@plt+0x475c>
   5d8d0:	cmp	r0, #0
   5d8d4:	beq	5df14 <fputs@plt+0x4cb60>
   5d8d8:	add	r4, r4, #20
   5d8dc:	add	r9, r9, #1
   5d8e0:	ldr	r0, [r7]
   5d8e4:	cmp	r9, r0
   5d8e8:	blt	5d8b8 <fputs@plt+0x4c504>
   5d8ec:	b	5dea8 <fputs@plt+0x4caf4>
   5d8f0:	ldr	r2, [r4, #4]
   5d8f4:	cmp	r2, #0
   5d8f8:	str	r4, [sp, #28]
   5d8fc:	str	r0, [sp, #20]
   5d900:	beq	5dba0 <fputs@plt+0x4c7ec>
   5d904:	ldr	r0, [r2]
   5d908:	cmp	r0, #1
   5d90c:	blt	5dbac <fputs@plt+0x4c7f8>
   5d910:	add	r7, r2, #8
   5d914:	mov	r1, #0
   5d918:	mov	r0, #0
   5d91c:	str	r0, [fp, #-36]	; 0xffffffdc
   5d920:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5d924:	str	r2, [sp, #40]	; 0x28
   5d928:	str	r8, [sp, #32]
   5d92c:	ldrd	r4, [r7, #16]
   5d930:	cmp	r5, #0
   5d934:	beq	5d944 <fputs@plt+0x4c590>
   5d938:	ldrb	r0, [r5, #9]
   5d93c:	tst	r0, #4
   5d940:	bne	5da44 <fputs@plt+0x4c690>
   5d944:	ldr	r5, [fp, #12]
   5d948:	cmp	r9, #0
   5d94c:	ldrne	r0, [r4, #64]	; 0x40
   5d950:	cmpne	r0, r8
   5d954:	bne	5db44 <fputs@plt+0x4c790>
   5d958:	cmp	ip, #0
   5d95c:	beq	5d9a4 <fputs@plt+0x4c5f0>
   5d960:	mov	sl, r8
   5d964:	mov	r8, r6
   5d968:	mov	r9, r1
   5d96c:	ldr	r0, [r7, #12]
   5d970:	cmp	r0, #0
   5d974:	ldreq	r0, [r4]
   5d978:	mov	r1, ip
   5d97c:	mov	r6, ip
   5d980:	bl	15b10 <fputs@plt+0x475c>
   5d984:	mov	ip, r6
   5d988:	cmp	r0, #0
   5d98c:	mov	r1, r9
   5d990:	mov	r6, r8
   5d994:	mov	r8, sl
   5d998:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5d99c:	ldr	r2, [sp, #40]	; 0x28
   5d9a0:	bne	5db44 <fputs@plt+0x4c790>
   5d9a4:	ldr	r0, [sp, #44]	; 0x2c
   5d9a8:	cmp	r0, #0
   5d9ac:	moveq	r6, r7
   5d9b0:	add	r0, r0, #1
   5d9b4:	str	r0, [sp, #44]	; 0x2c
   5d9b8:	ldrsh	r0, [r4, #34]	; 0x22
   5d9bc:	cmp	r0, #1
   5d9c0:	blt	5db44 <fputs@plt+0x4c790>
   5d9c4:	str	r6, [sp, #48]	; 0x30
   5d9c8:	mov	sl, r8
   5d9cc:	mov	r8, r1
   5d9d0:	ldr	r5, [r4, #4]
   5d9d4:	mov	r6, #0
   5d9d8:	ldr	r0, [r5, r6, lsl #4]
   5d9dc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5d9e0:	bl	15b10 <fputs@plt+0x475c>
   5d9e4:	cmp	r0, #0
   5d9e8:	bne	5da18 <fputs@plt+0x4c664>
   5d9ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5d9f0:	cmp	r0, #1
   5d9f4:	bne	5db10 <fputs@plt+0x4c75c>
   5d9f8:	ldrb	r0, [r7, #36]	; 0x24
   5d9fc:	tst	r0, #4
   5da00:	bne	5da18 <fputs@plt+0x4c664>
   5da04:	ldr	r0, [r7, #52]	; 0x34
   5da08:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5da0c:	bl	5e3d4 <fputs@plt+0x4d020>
   5da10:	cmp	r0, #0
   5da14:	beq	5db10 <fputs@plt+0x4c75c>
   5da18:	ldrsh	r0, [r4, #34]	; 0x22
   5da1c:	add	r6, r6, #1
   5da20:	cmp	r6, r0
   5da24:	blt	5d9d8 <fputs@plt+0x4c624>
   5da28:	ldr	r5, [fp, #12]
   5da2c:	ldr	r2, [sp, #40]	; 0x28
   5da30:	mov	r1, r8
   5da34:	mov	r8, sl
   5da38:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5da3c:	ldr	r6, [sp, #48]	; 0x30
   5da40:	b	5db44 <fputs@plt+0x4c790>
   5da44:	str	r1, [sp, #36]	; 0x24
   5da48:	str	r6, [sp, #48]	; 0x30
   5da4c:	ldr	r8, [r5]
   5da50:	ldr	r0, [r8]
   5da54:	cmp	r0, #1
   5da58:	blt	5dac4 <fputs@plt+0x4c710>
   5da5c:	mov	sl, #0
   5da60:	mov	r6, #8
   5da64:	mov	r9, #0
   5da68:	ldr	r5, [fp, #12]
   5da6c:	ldr	r0, [r8, #4]
   5da70:	ldr	r0, [r0, r6]
   5da74:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5da78:	ldr	r2, [fp, #-44]	; 0xffffffd4
   5da7c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   5da80:	bl	5e2d8 <fputs@plt+0x4cf24>
   5da84:	cmp	r0, #0
   5da88:	beq	5daac <fputs@plt+0x4c6f8>
   5da8c:	strh	sl, [r5, #32]
   5da90:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5da94:	add	r0, r0, #1
   5da98:	str	r0, [fp, #-36]	; 0xffffffdc
   5da9c:	mov	r9, #1
   5daa0:	mov	r0, #2
   5daa4:	str	r0, [sp, #44]	; 0x2c
   5daa8:	str	r7, [sp, #48]	; 0x30
   5daac:	add	r6, r6, #20
   5dab0:	add	sl, sl, #1
   5dab4:	ldr	r0, [r8]
   5dab8:	cmp	sl, r0
   5dabc:	blt	5da6c <fputs@plt+0x4c6b8>
   5dac0:	b	5dacc <fputs@plt+0x4c718>
   5dac4:	mov	r9, #0
   5dac8:	ldr	r5, [fp, #12]
   5dacc:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5dad0:	cmp	ip, #0
   5dad4:	beq	5daf8 <fputs@plt+0x4c744>
   5dad8:	cmp	r9, #0
   5dadc:	ldr	r8, [sp, #32]
   5dae0:	ldr	r6, [sp, #48]	; 0x30
   5dae4:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5dae8:	ldr	r2, [sp, #40]	; 0x28
   5daec:	ldr	r1, [sp, #36]	; 0x24
   5daf0:	beq	5d948 <fputs@plt+0x4c594>
   5daf4:	b	5db44 <fputs@plt+0x4c790>
   5daf8:	ldr	r8, [sp, #32]
   5dafc:	ldr	r6, [sp, #48]	; 0x30
   5db00:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5db04:	ldr	r2, [sp, #40]	; 0x28
   5db08:	ldr	r1, [sp, #36]	; 0x24
   5db0c:	b	5db44 <fputs@plt+0x4c790>
   5db10:	ldrsh	r0, [r4, #32]
   5db14:	cmp	r0, r6
   5db18:	movweq	r6, #65535	; 0xffff
   5db1c:	ldr	r5, [fp, #12]
   5db20:	strh	r6, [r5, #32]
   5db24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5db28:	add	r0, r0, #1
   5db2c:	str	r0, [fp, #-36]	; 0xffffffdc
   5db30:	mov	r6, r7
   5db34:	ldr	r2, [sp, #40]	; 0x28
   5db38:	mov	r1, r8
   5db3c:	mov	r8, sl
   5db40:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5db44:	add	r7, r7, #72	; 0x48
   5db48:	add	r1, r1, #1
   5db4c:	ldr	r0, [r2]
   5db50:	cmp	r1, r0
   5db54:	blt	5d92c <fputs@plt+0x4c578>
   5db58:	cmp	r6, #0
   5db5c:	beq	5dbc0 <fputs@plt+0x4c80c>
   5db60:	ldr	r0, [r6, #44]	; 0x2c
   5db64:	str	r0, [r5, #28]
   5db68:	ldr	r0, [r6, #16]
   5db6c:	str	r0, [r5, #44]	; 0x2c
   5db70:	ldrb	r0, [r6, #36]	; 0x24
   5db74:	tst	r0, #8
   5db78:	mov	r1, r5
   5db7c:	ldr	r5, [fp, #8]
   5db80:	ldr	r7, [sp, #24]
   5db84:	ldr	r4, [sp, #28]
   5db88:	ldrne	r0, [r1, #4]
   5db8c:	orrne	r0, r0, #1048576	; 0x100000
   5db90:	strne	r0, [r1, #4]
   5db94:	ldr	r0, [r1, #44]	; 0x2c
   5db98:	ldr	r8, [r0, #64]	; 0x40
   5db9c:	b	5dbd0 <fputs@plt+0x4c81c>
   5dba0:	mov	r0, #0
   5dba4:	str	r0, [fp, #-36]	; 0xffffffdc
   5dba8:	b	5dbd0 <fputs@plt+0x4c81c>
   5dbac:	mov	r0, #0
   5dbb0:	str	r0, [fp, #-36]	; 0xffffffdc
   5dbb4:	ldr	r5, [fp, #12]
   5dbb8:	cmp	r6, #0
   5dbbc:	bne	5db60 <fputs@plt+0x4c7ac>
   5dbc0:	mov	r6, #0
   5dbc4:	ldr	r5, [fp, #8]
   5dbc8:	ldr	r7, [sp, #24]
   5dbcc:	ldr	r4, [sp, #28]
   5dbd0:	ldr	r0, [sp, #44]	; 0x2c
   5dbd4:	cmp	r0, #0
   5dbd8:	movwne	r0, #1
   5dbdc:	ldr	r1, [sp, #16]
   5dbe0:	orrs	r0, r1, r0
   5dbe4:	bne	5de10 <fputs@plt+0x4ca5c>
   5dbe8:	ldr	r4, [r7, #420]	; 0x1a4
   5dbec:	cmp	r4, #0
   5dbf0:	beq	5dc74 <fputs@plt+0x4c8c0>
   5dbf4:	ldrb	r5, [r7, #440]	; 0x1b8
   5dbf8:	cmp	r5, #109	; 0x6d
   5dbfc:	beq	5dc38 <fputs@plt+0x4c884>
   5dc00:	movw	r0, #24375	; 0x5f37
   5dc04:	movt	r0, #8
   5dc08:	mov	sl, ip
   5dc0c:	mov	r1, ip
   5dc10:	bl	15b10 <fputs@plt+0x475c>
   5dc14:	cmp	r0, #0
   5dc18:	beq	5dc88 <fputs@plt+0x4c8d4>
   5dc1c:	cmp	r5, #108	; 0x6c
   5dc20:	mov	ip, sl
   5dc24:	bne	5dc38 <fputs@plt+0x4c884>
   5dc28:	mov	r0, #0
   5dc2c:	str	r0, [sp, #44]	; 0x2c
   5dc30:	ldr	r5, [fp, #8]
   5dc34:	b	5dc7c <fputs@plt+0x4c8c8>
   5dc38:	movw	r0, #24379	; 0x5f3b
   5dc3c:	movt	r0, #8
   5dc40:	mov	sl, ip
   5dc44:	mov	r1, ip
   5dc48:	bl	15b10 <fputs@plt+0x475c>
   5dc4c:	mov	r1, #0
   5dc50:	cmp	r0, #0
   5dc54:	ldr	r5, [fp, #8]
   5dc58:	beq	5dc8c <fputs@plt+0x4c8d8>
   5dc5c:	mov	r0, #0
   5dc60:	str	r0, [sp, #44]	; 0x2c
   5dc64:	ldr	r4, [sp, #28]
   5dc68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5dc6c:	mov	ip, sl
   5dc70:	b	5de94 <fputs@plt+0x4cae0>
   5dc74:	mov	r0, #0
   5dc78:	str	r0, [sp, #44]	; 0x2c
   5dc7c:	ldr	r4, [sp, #28]
   5dc80:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5dc84:	b	5de94 <fputs@plt+0x4cae0>
   5dc88:	mov	r1, #1
   5dc8c:	ldr	r0, [fp, #12]
   5dc90:	str	r1, [r0, #28]
   5dc94:	ldrsh	r7, [r4, #34]	; 0x22
   5dc98:	ldr	r8, [r4, #64]	; 0x40
   5dc9c:	cmp	r7, #1
   5dca0:	blt	5dcf0 <fputs@plt+0x4c93c>
   5dca4:	mov	r9, r6
   5dca8:	ldr	r6, [r4, #4]
   5dcac:	ldr	r0, [r6]
   5dcb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5dcb4:	bl	15b10 <fputs@plt+0x475c>
   5dcb8:	cmp	r0, #0
   5dcbc:	beq	5dd04 <fputs@plt+0x4c950>
   5dcc0:	mov	r5, #1
   5dcc4:	ldrsh	r7, [r4, #34]	; 0x22
   5dcc8:	cmp	r5, r7
   5dccc:	bge	5dd28 <fputs@plt+0x4c974>
   5dcd0:	ldr	r0, [r6, r5, lsl #4]
   5dcd4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5dcd8:	bl	15b10 <fputs@plt+0x475c>
   5dcdc:	add	r5, r5, #1
   5dce0:	cmp	r0, #0
   5dce4:	bne	5dcc4 <fputs@plt+0x4c910>
   5dce8:	sub	r5, r5, #1
   5dcec:	b	5dd08 <fputs@plt+0x4c954>
   5dcf0:	mov	r5, #0
   5dcf4:	mov	ip, sl
   5dcf8:	cmp	r5, r7
   5dcfc:	bge	5dd38 <fputs@plt+0x4c984>
   5dd00:	b	5dd6c <fputs@plt+0x4c9b8>
   5dd04:	mov	r5, #0
   5dd08:	mov	ip, sl
   5dd0c:	mov	r6, r9
   5dd10:	ldrsh	r0, [r4, #32]
   5dd14:	cmp	r5, r0
   5dd18:	mvneq	r5, #0
   5dd1c:	cmp	r5, r7
   5dd20:	bge	5dd38 <fputs@plt+0x4c984>
   5dd24:	b	5dd6c <fputs@plt+0x4c9b8>
   5dd28:	mov	ip, sl
   5dd2c:	mov	r6, r9
   5dd30:	cmp	r5, r7
   5dd34:	blt	5dd6c <fputs@plt+0x4c9b8>
   5dd38:	mov	r9, r8
   5dd3c:	mov	r8, r6
   5dd40:	mov	r6, ip
   5dd44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5dd48:	bl	1f768 <fputs@plt+0xe3b4>
   5dd4c:	cmp	r0, #0
   5dd50:	beq	5dd60 <fputs@plt+0x4c9ac>
   5dd54:	ldrb	r0, [r4, #42]	; 0x2a
   5dd58:	tst	r0, #64	; 0x40
   5dd5c:	mvneq	r5, #0
   5dd60:	mov	ip, r6
   5dd64:	mov	r6, r8
   5dd68:	mov	r8, r9
   5dd6c:	ldr	r0, [sp, #44]	; 0x2c
   5dd70:	add	r0, r0, #1
   5dd74:	str	r0, [sp, #44]	; 0x2c
   5dd78:	cmp	r5, r7
   5dd7c:	bge	5ddbc <fputs@plt+0x4ca08>
   5dd80:	cmn	r5, #1
   5dd84:	ble	5ddc8 <fputs@plt+0x4ca14>
   5dd88:	mov	r0, #1
   5dd8c:	lsl	r0, r0, r5
   5dd90:	cmp	r5, #31
   5dd94:	mvngt	r0, #0
   5dd98:	ldr	r1, [fp, #12]
   5dd9c:	ldr	r1, [r1, #28]
   5dda0:	cmp	r1, #0
   5dda4:	ldr	r7, [sp, #24]
   5dda8:	beq	5dddc <fputs@plt+0x4ca28>
   5ddac:	ldr	r1, [r7, #436]	; 0x1b4
   5ddb0:	orr	r0, r1, r0
   5ddb4:	str	r0, [r7, #436]	; 0x1b4
   5ddb8:	b	5dde8 <fputs@plt+0x4ca34>
   5ddbc:	ldr	r5, [fp, #8]
   5ddc0:	ldr	r7, [sp, #24]
   5ddc4:	b	5de0c <fputs@plt+0x4ca58>
   5ddc8:	ldr	r0, [fp, #12]
   5ddcc:	mov	r1, #68	; 0x44
   5ddd0:	strb	r1, [r0, #1]
   5ddd4:	ldr	r7, [sp, #24]
   5ddd8:	b	5ddec <fputs@plt+0x4ca38>
   5dddc:	ldr	r1, [r7, #432]	; 0x1b0
   5dde0:	orr	r0, r1, r0
   5dde4:	str	r0, [r7, #432]	; 0x1b0
   5dde8:	ldr	r0, [fp, #12]
   5ddec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5ddf0:	add	r1, r1, #1
   5ddf4:	str	r1, [fp, #-36]	; 0xffffffdc
   5ddf8:	str	r4, [r0, #44]	; 0x2c
   5ddfc:	strh	r5, [r0, #32]
   5de00:	mov	r0, #1
   5de04:	str	r0, [sp, #8]
   5de08:	ldr	r5, [fp, #8]
   5de0c:	ldr	r4, [sp, #28]
   5de10:	cmp	r6, #0
   5de14:	beq	5de78 <fputs@plt+0x4cac4>
   5de18:	ldr	r0, [sp, #44]	; 0x2c
   5de1c:	cmp	r0, #1
   5de20:	bne	5de78 <fputs@plt+0x4cac4>
   5de24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5de28:	cmp	r0, #0
   5de2c:	bne	5de94 <fputs@plt+0x4cae0>
   5de30:	ldrb	r0, [r4, #28]
   5de34:	mov	r1, #1
   5de38:	str	r1, [sp, #44]	; 0x2c
   5de3c:	tst	r0, #32
   5de40:	bne	5de80 <fputs@plt+0x4cacc>
   5de44:	mov	r9, r6
   5de48:	mov	r6, ip
   5de4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5de50:	bl	1f768 <fputs@plt+0xe3b4>
   5de54:	cmp	r0, #0
   5de58:	beq	5de88 <fputs@plt+0x4cad4>
   5de5c:	ldr	r0, [r9, #16]
   5de60:	ldrb	r0, [r0, #42]	; 0x2a
   5de64:	tst	r0, #64	; 0x40
   5de68:	mov	ip, r6
   5de6c:	beq	5e170 <fputs@plt+0x4cdbc>
   5de70:	mov	r0, #0
   5de74:	b	5de90 <fputs@plt+0x4cadc>
   5de78:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5de7c:	b	5de94 <fputs@plt+0x4cae0>
   5de80:	mov	r0, #0
   5de84:	b	5de94 <fputs@plt+0x4cae0>
   5de88:	mov	r0, #0
   5de8c:	mov	ip, r6
   5de90:	mov	r6, r9
   5de94:	cmp	r0, #0
   5de98:	cmpeq	ip, #0
   5de9c:	beq	5d894 <fputs@plt+0x4c4e0>
   5dea0:	cmp	r0, #0
   5dea4:	bne	5df8c <fputs@plt+0x4cbd8>
   5dea8:	ldr	r0, [sp, #20]
   5deac:	add	r0, r0, #1
   5deb0:	ldr	r4, [sp, #28]
   5deb4:	ldr	r4, [r4, #16]
   5deb8:	cmp	r4, #0
   5debc:	ldr	r7, [sp, #24]
   5dec0:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5dec4:	bne	5d8f0 <fputs@plt+0x4c53c>
   5dec8:	mov	r0, #1
   5decc:	mov	r1, #0
   5ded0:	str	r1, [fp, #-36]	; 0xffffffdc
   5ded4:	cmp	ip, #0
   5ded8:	bne	5dfac <fputs@plt+0x4cbf8>
   5dedc:	cmp	r0, #0
   5dee0:	beq	5dfac <fputs@plt+0x4cbf8>
   5dee4:	ldr	r1, [fp, #12]
   5dee8:	ldrb	r1, [r1, #4]
   5deec:	tst	r1, #64	; 0x40
   5def0:	beq	5dfb8 <fputs@plt+0x4cc04>
   5def4:	mov	r0, #0
   5def8:	ldr	r1, [fp, #12]
   5defc:	str	r0, [r1, #44]	; 0x2c
   5df00:	mov	r0, #97	; 0x61
   5df04:	strb	r0, [r1]
   5df08:	mov	r0, #1
   5df0c:	sub	sp, fp, #28
   5df10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5df14:	ldr	r0, [sp, #28]
   5df18:	ldrb	r0, [r0, #28]
   5df1c:	tst	r0, #1
   5df20:	bne	5df34 <fputs@plt+0x4cb80>
   5df24:	ldr	r0, [r4, #-4]
   5df28:	ldrb	r0, [r0, #4]
   5df2c:	tst	r0, #2
   5df30:	bne	5dff8 <fputs@plt+0x4cc44>
   5df34:	movw	r0, #58763	; 0xe58b
   5df38:	movt	r0, #7
   5df3c:	str	r0, [sp]
   5df40:	ldr	r0, [sp, #20]
   5df44:	str	r0, [sp, #4]
   5df48:	ldr	r0, [sp, #24]
   5df4c:	mov	r1, r7
   5df50:	mov	r2, r9
   5df54:	ldr	r6, [fp, #12]
   5df58:	mov	r3, r6
   5df5c:	bl	5e438 <fputs@plt+0x4d084>
   5df60:	b	5e114 <fputs@plt+0x4cd60>
   5df64:	str	r1, [fp, #-40]	; 0xffffffd8
   5df68:	mov	r0, #1
   5df6c:	mov	r1, #0
   5df70:	str	r1, [sp, #8]
   5df74:	mov	r1, #0
   5df78:	str	r1, [fp, #-36]	; 0xffffffdc
   5df7c:	mov	r4, #0
   5df80:	cmp	ip, #0
   5df84:	beq	5dedc <fputs@plt+0x4cb28>
   5df88:	b	5dfac <fputs@plt+0x4cbf8>
   5df8c:	ldr	r7, [sp, #24]
   5df90:	ldr	r4, [sp, #28]
   5df94:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5df98:	str	r0, [fp, #-36]	; 0xffffffdc
   5df9c:	clz	r0, r0
   5dfa0:	lsr	r0, r0, #5
   5dfa4:	cmp	ip, #0
   5dfa8:	beq	5dedc <fputs@plt+0x4cb28>
   5dfac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5dfb0:	cmp	r1, #1
   5dfb4:	beq	5e064 <fputs@plt+0x4ccb0>
   5dfb8:	movw	r1, #24414	; 0x5f5e
   5dfbc:	movt	r1, #8
   5dfc0:	movw	r2, #24429	; 0x5f6d
   5dfc4:	movt	r2, #8
   5dfc8:	cmp	r0, #0
   5dfcc:	movne	r2, r1
   5dfd0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   5dfd4:	cmp	r3, #0
   5dfd8:	beq	5e018 <fputs@plt+0x4cc64>
   5dfdc:	str	ip, [sp]
   5dfe0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5dfe4:	str	r0, [sp, #4]
   5dfe8:	movw	r1, #24451	; 0x5f83
   5dfec:	movt	r1, #8
   5dff0:	mov	r0, r7
   5dff4:	b	5e04c <fputs@plt+0x4cc98>
   5dff8:	movw	r1, #24383	; 0x5f3f
   5dffc:	movt	r1, #8
   5e000:	ldr	r0, [sp, #24]
   5e004:	mov	r2, sl
   5e008:	bl	1a8e8 <fputs@plt+0x9534>
   5e00c:	mov	r0, #2
   5e010:	sub	sp, fp, #28
   5e014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e018:	cmp	ip, #0
   5e01c:	beq	5e03c <fputs@plt+0x4cc88>
   5e020:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e024:	str	r0, [sp]
   5e028:	movw	r1, #22665	; 0x5889
   5e02c:	movt	r1, #8
   5e030:	mov	r0, r7
   5e034:	mov	r3, ip
   5e038:	b	5e04c <fputs@plt+0x4cc98>
   5e03c:	movw	r1, #22675	; 0x5893
   5e040:	movt	r1, #8
   5e044:	mov	r0, r7
   5e048:	ldr	r3, [fp, #-32]	; 0xffffffe0
   5e04c:	bl	1a8e8 <fputs@plt+0x9534>
   5e050:	mov	r0, #1
   5e054:	strb	r0, [r7, #17]
   5e058:	ldr	r0, [r5, #24]
   5e05c:	add	r0, r0, #1
   5e060:	str	r0, [r5, #24]
   5e064:	str	r4, [sp, #28]
   5e068:	cmp	r6, #0
   5e06c:	beq	5e0c4 <fputs@plt+0x4cd10>
   5e070:	ldr	r0, [fp, #12]
   5e074:	ldrsh	r0, [r0, #32]
   5e078:	mvn	r1, #0
   5e07c:	cmp	r0, r1
   5e080:	ble	5e0c4 <fputs@plt+0x4cd10>
   5e084:	cmp	r0, #63	; 0x3f
   5e088:	movge	r0, #63	; 0x3f
   5e08c:	mov	r1, #1
   5e090:	lsl	r2, r1, r0
   5e094:	sub	r3, r0, #32
   5e098:	cmp	r3, #0
   5e09c:	movwge	r2, #0
   5e0a0:	ldrd	r4, [r6, #56]	; 0x38
   5e0a4:	orr	r2, r4, r2
   5e0a8:	rsb	r0, r0, #32
   5e0ac:	lsr	r0, r1, r0
   5e0b0:	cmp	r3, #0
   5e0b4:	lslge	r0, r1, r3
   5e0b8:	orr	r3, r5, r0
   5e0bc:	ldr	r5, [fp, #8]
   5e0c0:	strd	r2, [r6, #56]	; 0x38
   5e0c4:	ldr	r6, [fp, #12]
   5e0c8:	ldr	r1, [r6, #12]
   5e0cc:	ldr	r7, [sp, #12]
   5e0d0:	mov	r0, r7
   5e0d4:	bl	43f70 <fputs@plt+0x32bbc>
   5e0d8:	mov	r4, #0
   5e0dc:	str	r4, [r6, #12]
   5e0e0:	ldr	r1, [r6, #16]
   5e0e4:	mov	r0, r7
   5e0e8:	bl	43f70 <fputs@plt+0x32bbc>
   5e0ec:	mov	r0, #62	; 0x3e
   5e0f0:	ldr	r1, [sp, #8]
   5e0f4:	cmp	r1, #0
   5e0f8:	mvneq	r0, #103	; 0x67
   5e0fc:	strb	r0, [r6]
   5e100:	str	r4, [r6, #16]
   5e104:	mov	r0, #2
   5e108:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5e10c:	cmp	r1, #1
   5e110:	bne	5e168 <fputs@plt+0x4cdb4>
   5e114:	ldrb	r0, [r6, #6]
   5e118:	tst	r0, #64	; 0x40
   5e11c:	ldr	r4, [sp, #28]
   5e120:	bne	5e138 <fputs@plt+0x4cd84>
   5e124:	ldr	r3, [r4, #4]
   5e128:	ldr	r0, [sp, #24]
   5e12c:	mov	r1, r6
   5e130:	mov	r2, r8
   5e134:	bl	5e544 <fputs@plt+0x4d190>
   5e138:	ldr	r0, [r5, #20]
   5e13c:	add	r0, r0, #1
   5e140:	str	r0, [r5, #20]
   5e144:	mov	r0, #1
   5e148:	cmp	r4, r5
   5e14c:	beq	5e168 <fputs@plt+0x4cdb4>
   5e150:	ldr	r5, [r5, #16]
   5e154:	ldr	r1, [r5, #20]
   5e158:	add	r1, r1, #1
   5e15c:	str	r1, [r5, #20]
   5e160:	cmp	r5, r4
   5e164:	bne	5e150 <fputs@plt+0x4cd9c>
   5e168:	sub	sp, fp, #28
   5e16c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e170:	mov	r0, #68	; 0x44
   5e174:	ldr	r1, [fp, #12]
   5e178:	strb	r0, [r1, #1]
   5e17c:	movw	r0, #65535	; 0xffff
   5e180:	strh	r0, [r1, #32]
   5e184:	mov	r0, #1
   5e188:	mov	r6, r9
   5e18c:	b	5df98 <fputs@plt+0x4cbe4>
   5e190:	ldrh	r1, [r1, #28]
   5e194:	tst	r1, r3
   5e198:	bxeq	lr
   5e19c:	tst	r1, #32
   5e1a0:	bne	5e1c0 <fputs@plt+0x4ce0c>
   5e1a4:	movw	ip, #24533	; 0x5fd5
   5e1a8:	movt	ip, #8
   5e1ac:	movw	r3, #24579	; 0x6003
   5e1b0:	movt	r3, #8
   5e1b4:	tst	r1, #4
   5e1b8:	moveq	r3, ip
   5e1bc:	b	5e1c8 <fputs@plt+0x4ce14>
   5e1c0:	movw	r3, #24561	; 0x5ff1
   5e1c4:	movt	r3, #8
   5e1c8:	movw	r1, #24597	; 0x6015
   5e1cc:	movt	r1, #8
   5e1d0:	b	1a8e8 <fputs@plt+0x9534>
   5e1d4:	nop	{0}
   5e1d8:	push	{r4, r5, fp, lr}
   5e1dc:	add	fp, sp, #8
   5e1e0:	sub	sp, sp, #8
   5e1e4:	movw	r1, #0
   5e1e8:	movt	r1, #49136	; 0xbff0
   5e1ec:	str	r1, [sp, #4]
   5e1f0:	mov	r1, #0
   5e1f4:	str	r1, [sp]
   5e1f8:	ldrb	r1, [r0]
   5e1fc:	mvn	r4, #0
   5e200:	cmp	r1, #133	; 0x85
   5e204:	bne	5e248 <fputs@plt+0x4ce94>
   5e208:	ldr	r5, [r0, #8]
   5e20c:	mov	r0, r5
   5e210:	bl	1358c <fputs@plt+0x21d8>
   5e214:	mov	r2, r0
   5e218:	mov	r1, sp
   5e21c:	mov	r0, r5
   5e220:	mov	r3, #1
   5e224:	bl	31a00 <fputs@plt+0x2064c>
   5e228:	vldr	d16, [sp]
   5e22c:	vmov.f64	d17, #112	; 0x3f800000  1.0
   5e230:	vcmpe.f64	d16, d17
   5e234:	vmrs	APSR_nzcv, fpscr
   5e238:	vldrle	d17, [pc, #24]	; 5e258 <fputs@plt+0x4cea4>
   5e23c:	vmulle.f64	d16, d16, d17
   5e240:	vcvtle.s32.f64	s0, d16
   5e244:	vmovle	r4, s0
   5e248:	mov	r0, r4
   5e24c:	sub	sp, fp, #8
   5e250:	pop	{r4, r5, fp, pc}
   5e254:	nop	{0}
   5e258:	andeq	r0, r0, r0
   5e25c:	movmi	r0, r0
   5e260:	push	{r4, sl, fp, lr}
   5e264:	add	fp, sp, #8
   5e268:	sub	sp, sp, #48	; 0x30
   5e26c:	vmov.i32	q8, #0	; 0x00000000
   5e270:	mov	ip, #20
   5e274:	add	r3, sp, #16
   5e278:	mov	r2, r3
   5e27c:	vst1.64	{d16-d17}, [r2], ip
   5e280:	mov	r4, #0
   5e284:	str	r4, [r2]
   5e288:	str	r4, [sp, #32]
   5e28c:	add	r2, sp, #4
   5e290:	str	r2, [sp, #40]	; 0x28
   5e294:	stmib	sp, {r1, r4}
   5e298:	str	r4, [sp, #12]
   5e29c:	movw	r1, #59312	; 0xe7b0
   5e2a0:	movt	r1, #5
   5e2a4:	str	r1, [sp, #20]
   5e2a8:	ldr	r1, [r0, #20]
   5e2ac:	mov	r0, r3
   5e2b0:	bl	5a198 <fputs@plt+0x48de4>
   5e2b4:	ldr	r0, [sp, #8]
   5e2b8:	ldr	r1, [sp, #12]
   5e2bc:	cmp	r0, #0
   5e2c0:	movwgt	r4, #1
   5e2c4:	clz	r0, r1
   5e2c8:	lsr	r0, r0, #5
   5e2cc:	orr	r0, r4, r0
   5e2d0:	sub	sp, fp, #8
   5e2d4:	pop	{r4, sl, fp, pc}
   5e2d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5e2dc:	add	fp, sp, #24
   5e2e0:	mov	r4, r3
   5e2e4:	mov	r5, r2
   5e2e8:	mov	r8, r1
   5e2ec:	mov	r6, r0
   5e2f0:	mov	r7, #0
   5e2f4:	b	5e2fc <fputs@plt+0x4cf48>
   5e2f8:	add	r7, r7, #1
   5e2fc:	ldrb	r0, [r6, r7]
   5e300:	cmp	r0, #0
   5e304:	cmpne	r0, #46	; 0x2e
   5e308:	bne	5e2f8 <fputs@plt+0x4cf44>
   5e30c:	cmp	r4, #0
   5e310:	beq	5e340 <fputs@plt+0x4cf8c>
   5e314:	mov	r0, r6
   5e318:	mov	r1, r4
   5e31c:	mov	r2, r7
   5e320:	bl	134ec <fputs@plt+0x2138>
   5e324:	mov	r1, r0
   5e328:	mov	r0, #0
   5e32c:	cmp	r1, #0
   5e330:	bne	5e390 <fputs@plt+0x4cfdc>
   5e334:	ldrb	r1, [r4, r7]
   5e338:	cmp	r1, #0
   5e33c:	bne	5e390 <fputs@plt+0x4cfdc>
   5e340:	add	r9, r6, r7
   5e344:	add	r0, r9, #1
   5e348:	mov	r4, #0
   5e34c:	b	5e354 <fputs@plt+0x4cfa0>
   5e350:	add	r4, r4, #1
   5e354:	add	r1, r6, r4
   5e358:	add	r1, r1, r7
   5e35c:	ldrb	r1, [r1, #1]
   5e360:	cmp	r1, #0
   5e364:	cmpne	r1, #46	; 0x2e
   5e368:	bne	5e350 <fputs@plt+0x4cf9c>
   5e36c:	cmp	r5, #0
   5e370:	beq	5e3a0 <fputs@plt+0x4cfec>
   5e374:	mov	r1, r5
   5e378:	mov	r2, r4
   5e37c:	bl	134ec <fputs@plt+0x2138>
   5e380:	mov	r1, r0
   5e384:	mov	r0, #0
   5e388:	cmp	r1, #0
   5e38c:	beq	5e394 <fputs@plt+0x4cfe0>
   5e390:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5e394:	ldrb	r1, [r5, r4]
   5e398:	cmp	r1, #0
   5e39c:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   5e3a0:	cmp	r8, #0
   5e3a4:	beq	5e3cc <fputs@plt+0x4d018>
   5e3a8:	add	r0, r9, r4
   5e3ac:	add	r0, r0, #2
   5e3b0:	mov	r1, r8
   5e3b4:	bl	15b10 <fputs@plt+0x475c>
   5e3b8:	mov	r1, r0
   5e3bc:	mov	r0, #0
   5e3c0:	cmp	r1, #0
   5e3c4:	moveq	r0, #1
   5e3c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5e3cc:	mov	r0, #1
   5e3d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5e3d4:	push	{r4, r5, r6, r7, fp, lr}
   5e3d8:	add	fp, sp, #16
   5e3dc:	mov	r5, r0
   5e3e0:	mov	r0, #0
   5e3e4:	cmp	r5, #0
   5e3e8:	beq	5e434 <fputs@plt+0x4d080>
   5e3ec:	mov	r4, r1
   5e3f0:	ldr	r1, [r5, #4]
   5e3f4:	cmp	r1, #1
   5e3f8:	poplt	{r4, r5, r6, r7, fp, pc}
   5e3fc:	ldr	r6, [r5]
   5e400:	mov	r7, #0
   5e404:	b	5e41c <fputs@plt+0x4d068>
   5e408:	add	r7, r7, #1
   5e40c:	ldr	r0, [r5, #4]
   5e410:	cmp	r7, r0
   5e414:	movge	r0, #0
   5e418:	popge	{r4, r5, r6, r7, fp, pc}
   5e41c:	ldr	r0, [r6, r7, lsl #3]
   5e420:	mov	r1, r4
   5e424:	bl	15b10 <fputs@plt+0x475c>
   5e428:	cmp	r0, #0
   5e42c:	bne	5e408 <fputs@plt+0x4d054>
   5e430:	mov	r0, #1
   5e434:	pop	{r4, r5, r6, r7, fp, pc}
   5e438:	push	{r4, r5, r6, r7, fp, lr}
   5e43c:	add	fp, sp, #16
   5e440:	mov	r4, r3
   5e444:	mov	r7, r0
   5e448:	ldr	r0, [r1, #4]
   5e44c:	add	r1, r2, r2, lsl #2
   5e450:	ldr	r1, [r0, r1, lsl #2]
   5e454:	ldr	r5, [r7]
   5e458:	mov	r0, r5
   5e45c:	mov	r2, #0
   5e460:	bl	5a3c8 <fputs@plt+0x49014>
   5e464:	cmp	r0, #0
   5e468:	popeq	{r4, r5, r6, r7, fp, pc}
   5e46c:	mov	r6, r0
   5e470:	ldr	r0, [fp, #8]
   5e474:	ldrb	r0, [r0]
   5e478:	cmp	r0, #71	; 0x47
   5e47c:	beq	5e48c <fputs@plt+0x4d0d8>
   5e480:	ldr	r1, [fp, #12]
   5e484:	mov	r0, r6
   5e488:	bl	5e62c <fputs@plt+0x4d278>
   5e48c:	ldrb	r0, [r4]
   5e490:	cmp	r0, #95	; 0x5f
   5e494:	bne	5e4ac <fputs@plt+0x4d0f8>
   5e498:	ldr	r2, [r4, #8]
   5e49c:	mov	r0, r7
   5e4a0:	mov	r1, r6
   5e4a4:	bl	5e688 <fputs@plt+0x4d2d4>
   5e4a8:	mov	r6, r0
   5e4ac:	ldr	r0, [r6, #4]
   5e4b0:	orr	r0, r0, #4194304	; 0x400000
   5e4b4:	str	r0, [r6, #4]
   5e4b8:	ldr	r0, [r4, #4]
   5e4bc:	orr	r0, r0, #32768	; 0x8000
   5e4c0:	str	r0, [r4, #4]
   5e4c4:	mov	r0, r5
   5e4c8:	mov	r1, r4
   5e4cc:	bl	43f70 <fputs@plt+0x32bbc>
   5e4d0:	add	r0, r6, #16
   5e4d4:	mov	r1, #32
   5e4d8:	mov	r2, r6
   5e4dc:	vld1.32	{d16-d17}, [r2], r1
   5e4e0:	vld1.32	{d18-d19}, [r0]
   5e4e4:	add	r0, r4, #16
   5e4e8:	vld1.32	{d20-d21}, [r2]
   5e4ec:	vst1.32	{d18-d19}, [r0]
   5e4f0:	add	r0, r4, #32
   5e4f4:	vst1.32	{d20-d21}, [r0]
   5e4f8:	mov	r0, #5
   5e4fc:	mov	r1, r4
   5e500:	vst1.32	{d16-d17}, [r1], r0
   5e504:	ldrb	r0, [r1]
   5e508:	tst	r0, #4
   5e50c:	bne	5e534 <fputs@plt+0x4d180>
   5e510:	ldr	r1, [r4, #8]
   5e514:	cmp	r1, #0
   5e518:	beq	5e534 <fputs@plt+0x4d180>
   5e51c:	mov	r0, r5
   5e520:	bl	1945c <fputs@plt+0x80a8>
   5e524:	str	r0, [r4, #8]
   5e528:	ldr	r0, [r4, #4]
   5e52c:	orr	r0, r0, #65536	; 0x10000
   5e530:	str	r0, [r4, #4]
   5e534:	mov	r0, r5
   5e538:	mov	r1, r6
   5e53c:	pop	{r4, r5, r6, r7, fp, lr}
   5e540:	b	13cb4 <fputs@plt+0x2900>
   5e544:	push	{r4, r5, r6, sl, fp, lr}
   5e548:	add	fp, sp, #16
   5e54c:	mov	r4, r1
   5e550:	mov	r5, r0
   5e554:	ldr	r0, [r0]
   5e558:	ldr	r1, [r0, #296]	; 0x128
   5e55c:	cmp	r1, #0
   5e560:	beq	5e5c8 <fputs@plt+0x4d214>
   5e564:	mov	r6, r3
   5e568:	mov	r1, r2
   5e56c:	bl	1aa0c <fputs@plt+0x9658>
   5e570:	cmp	r0, #0
   5e574:	blt	5e5c8 <fputs@plt+0x4d214>
   5e578:	mov	ip, r0
   5e57c:	ldrb	r0, [r4]
   5e580:	cmp	r0, #62	; 0x3e
   5e584:	bne	5e590 <fputs@plt+0x4d1dc>
   5e588:	add	r0, r5, #420	; 0x1a4
   5e58c:	b	5e5d0 <fputs@plt+0x4d21c>
   5e590:	ldr	r0, [r6]
   5e594:	cmp	r0, #1
   5e598:	blt	5e5c8 <fputs@plt+0x4d214>
   5e59c:	add	r0, r6, #52	; 0x34
   5e5a0:	ldr	r1, [r4, #28]
   5e5a4:	mov	r2, #0
   5e5a8:	ldr	r3, [r0]
   5e5ac:	cmp	r1, r3
   5e5b0:	beq	5e5cc <fputs@plt+0x4d218>
   5e5b4:	add	r0, r0, #72	; 0x48
   5e5b8:	add	r2, r2, #1
   5e5bc:	ldr	r3, [r6]
   5e5c0:	cmp	r2, r3
   5e5c4:	blt	5e5a8 <fputs@plt+0x4d1f4>
   5e5c8:	pop	{r4, r5, r6, sl, fp, pc}
   5e5cc:	sub	r0, r0, #28
   5e5d0:	ldr	r0, [r0]
   5e5d4:	cmp	r0, #0
   5e5d8:	popeq	{r4, r5, r6, sl, fp, pc}
   5e5dc:	ldrsh	r1, [r4, #32]
   5e5e0:	cmn	r1, #1
   5e5e4:	bgt	5e5f8 <fputs@plt+0x4d244>
   5e5e8:	mvn	r2, #0
   5e5ec:	ldrsh	r1, [r0, #32]
   5e5f0:	cmp	r1, r2
   5e5f4:	ble	5e604 <fputs@plt+0x4d250>
   5e5f8:	ldr	r2, [r0, #4]
   5e5fc:	ldr	r2, [r2, r1, lsl #4]
   5e600:	b	5e60c <fputs@plt+0x4d258>
   5e604:	movw	r2, #24464	; 0x5f90
   5e608:	movt	r2, #8
   5e60c:	ldr	r1, [r0]
   5e610:	mov	r0, r5
   5e614:	mov	r3, ip
   5e618:	bl	5e6e8 <fputs@plt+0x4d334>
   5e61c:	cmp	r0, #2
   5e620:	moveq	r0, #101	; 0x65
   5e624:	strbeq	r0, [r4]
   5e628:	pop	{r4, r5, r6, sl, fp, pc}
   5e62c:	cmp	r1, #1
   5e630:	bxlt	lr
   5e634:	push	{fp, lr}
   5e638:	mov	fp, sp
   5e63c:	sub	sp, sp, #32
   5e640:	mov	r2, r0
   5e644:	vmov.i32	q8, #0	; 0x00000000
   5e648:	mov	ip, #20
   5e64c:	mov	r0, sp
   5e650:	mov	r3, r0
   5e654:	vst1.64	{d16-d17}, [r3], ip
   5e658:	mov	ip, #0
   5e65c:	str	ip, [r3]
   5e660:	str	ip, [sp, #16]
   5e664:	str	r1, [sp, #24]
   5e668:	movw	r1, #59080	; 0xe6c8
   5e66c:	movt	r1, #5
   5e670:	str	r1, [sp, #4]
   5e674:	mov	r1, r2
   5e678:	bl	5a010 <fputs@plt+0x48c5c>
   5e67c:	mov	sp, fp
   5e680:	pop	{fp, lr}
   5e684:	bx	lr
   5e688:	push	{r4, r5, r6, sl, fp, lr}
   5e68c:	add	fp, sp, #16
   5e690:	sub	sp, sp, #8
   5e694:	mov	r4, r1
   5e698:	mov	r5, r0
   5e69c:	mov	r6, sp
   5e6a0:	mov	r0, r6
   5e6a4:	mov	r1, r2
   5e6a8:	bl	5ca30 <fputs@plt+0x4b67c>
   5e6ac:	mov	r0, r5
   5e6b0:	mov	r1, r4
   5e6b4:	mov	r2, r6
   5e6b8:	mov	r3, #0
   5e6bc:	bl	51968 <fputs@plt+0x405b4>
   5e6c0:	sub	sp, fp, #16
   5e6c4:	pop	{r4, r5, r6, sl, fp, pc}
   5e6c8:	ldrb	r2, [r1]
   5e6cc:	cmp	r2, #153	; 0x99
   5e6d0:	ldrbeq	r0, [r0, #24]
   5e6d4:	ldrbeq	r2, [r1, #38]	; 0x26
   5e6d8:	addeq	r0, r2, r0
   5e6dc:	strbeq	r0, [r1, #38]	; 0x26
   5e6e0:	mov	r0, #0
   5e6e4:	bx	lr
   5e6e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e6ec:	add	fp, sp, #28
   5e6f0:	sub	sp, sp, #12
   5e6f4:	mov	r7, r3
   5e6f8:	mov	r9, r2
   5e6fc:	mov	r8, r1
   5e700:	mov	r4, r0
   5e704:	ldr	r6, [r0]
   5e708:	ldr	r1, [r0, #496]	; 0x1f0
   5e70c:	ldr	r2, [r6, #16]
   5e710:	ldr	r5, [r6, #296]	; 0x128
   5e714:	ldr	r0, [r6, #300]	; 0x12c
   5e718:	ldr	sl, [r2, r3, lsl #4]
   5e71c:	str	sl, [sp]
   5e720:	str	r1, [sp, #4]
   5e724:	mov	r1, #20
   5e728:	mov	r2, r8
   5e72c:	mov	r3, r9
   5e730:	blx	r5
   5e734:	mov	r5, r0
   5e738:	cmp	r0, #1
   5e73c:	bne	5e76c <fputs@plt+0x4d3b8>
   5e740:	cmp	r7, #0
   5e744:	bne	5e780 <fputs@plt+0x4d3cc>
   5e748:	ldr	r0, [r6, #20]
   5e74c:	cmp	r0, #3
   5e750:	bge	5e780 <fputs@plt+0x4d3cc>
   5e754:	movw	r1, #24503	; 0x5fb7
   5e758:	movt	r1, #8
   5e75c:	mov	r0, r4
   5e760:	mov	r2, r8
   5e764:	mov	r3, r9
   5e768:	b	5e798 <fputs@plt+0x4d3e4>
   5e76c:	orr	r0, r5, #2
   5e770:	cmp	r0, #2
   5e774:	movne	r0, r4
   5e778:	blne	5bc2c <fputs@plt+0x4a878>
   5e77c:	b	5e7a4 <fputs@plt+0x4d3f0>
   5e780:	str	r9, [sp]
   5e784:	movw	r1, #24470	; 0x5f96
   5e788:	movt	r1, #8
   5e78c:	mov	r0, r4
   5e790:	mov	r2, sl
   5e794:	mov	r3, r8
   5e798:	bl	1a8e8 <fputs@plt+0x9534>
   5e79c:	mov	r0, #23
   5e7a0:	str	r0, [r4, #12]
   5e7a4:	mov	r0, r5
   5e7a8:	sub	sp, fp, #28
   5e7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e7b0:	ldrb	r2, [r1]
   5e7b4:	orr	r2, r2, #2
   5e7b8:	cmp	r2, #154	; 0x9a
   5e7bc:	bne	5e828 <fputs@plt+0x4d474>
   5e7c0:	push	{fp, lr}
   5e7c4:	mov	fp, sp
   5e7c8:	ldr	ip, [r0, #24]
   5e7cc:	ldr	r0, [ip]
   5e7d0:	cmp	r0, #0
   5e7d4:	beq	5e80c <fputs@plt+0x4d458>
   5e7d8:	ldr	lr, [r0]
   5e7dc:	cmp	lr, #1
   5e7e0:	blt	5e80c <fputs@plt+0x4d458>
   5e7e4:	add	r3, r0, #52	; 0x34
   5e7e8:	ldr	r1, [r1, #28]
   5e7ec:	mov	r0, #0
   5e7f0:	ldr	r2, [r3]
   5e7f4:	cmp	r1, r2
   5e7f8:	beq	5e814 <fputs@plt+0x4d460>
   5e7fc:	add	r0, r0, #1
   5e800:	add	r3, r3, #72	; 0x48
   5e804:	cmp	r0, lr
   5e808:	blt	5e7f0 <fputs@plt+0x4d43c>
   5e80c:	add	r0, ip, #8
   5e810:	b	5e818 <fputs@plt+0x4d464>
   5e814:	add	r0, ip, #4
   5e818:	ldr	r1, [r0]
   5e81c:	add	r1, r1, #1
   5e820:	str	r1, [r0]
   5e824:	pop	{fp, lr}
   5e828:	mov	r0, #0
   5e82c:	bx	lr
   5e830:	push	{r4, r5, r6, r7, fp, lr}
   5e834:	add	fp, sp, #16
   5e838:	cmp	r1, #0
   5e83c:	beq	5e8b4 <fputs@plt+0x4d500>
   5e840:	mov	r5, r0
   5e844:	ldr	r7, [r0]
   5e848:	ldrb	r0, [r7, #69]	; 0x45
   5e84c:	cmp	r0, #0
   5e850:	bne	5e8b4 <fputs@plt+0x4d500>
   5e854:	mov	r4, r1
   5e858:	ldrb	r0, [r1, #8]
   5e85c:	tst	r0, #64	; 0x40
   5e860:	bne	5e8b4 <fputs@plt+0x4d500>
   5e864:	mov	r6, r2
   5e868:	mov	r0, r5
   5e86c:	mov	r1, r4
   5e870:	bl	5ed94 <fputs@plt+0x4d9e0>
   5e874:	ldr	r0, [r5, #68]	; 0x44
   5e878:	cmp	r0, #0
   5e87c:	bne	5e8b4 <fputs@plt+0x4d500>
   5e880:	ldrb	r0, [r7, #69]	; 0x45
   5e884:	cmp	r0, #0
   5e888:	bne	5e8b4 <fputs@plt+0x4d500>
   5e88c:	mov	r0, r5
   5e890:	mov	r1, r4
   5e894:	mov	r2, r6
   5e898:	bl	5e8c8 <fputs@plt+0x4d514>
   5e89c:	ldr	r0, [r5, #68]	; 0x44
   5e8a0:	cmp	r0, #0
   5e8a4:	popne	{r4, r5, r6, r7, fp, pc}
   5e8a8:	ldrb	r0, [r7, #69]	; 0x45
   5e8ac:	cmp	r0, #0
   5e8b0:	beq	5e8b8 <fputs@plt+0x4d504>
   5e8b4:	pop	{r4, r5, r6, r7, fp, pc}
   5e8b8:	mov	r0, r5
   5e8bc:	mov	r1, r4
   5e8c0:	pop	{r4, r5, r6, r7, fp, lr}
   5e8c4:	b	5ee20 <fputs@plt+0x4da6c>
   5e8c8:	push	{fp, lr}
   5e8cc:	mov	fp, sp
   5e8d0:	sub	sp, sp, #32
   5e8d4:	mov	r3, #0
   5e8d8:	str	r3, [sp, #20]
   5e8dc:	str	r3, [sp, #16]
   5e8e0:	str	r3, [sp, #24]
   5e8e4:	movw	r3, #52792	; 0xce38
   5e8e8:	movt	r3, #5
   5e8ec:	str	r3, [sp, #8]
   5e8f0:	movw	r3, #54004	; 0xd2f4
   5e8f4:	movt	r3, #5
   5e8f8:	str	r3, [sp, #12]
   5e8fc:	str	r0, [sp, #4]
   5e900:	str	r2, [sp, #28]
   5e904:	add	r0, sp, #4
   5e908:	bl	5a0c0 <fputs@plt+0x48d0c>
   5e90c:	mov	sp, fp
   5e910:	pop	{fp, pc}
   5e914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e918:	add	fp, sp, #28
   5e91c:	sub	sp, sp, #28
   5e920:	str	r3, [sp, #20]
   5e924:	cmp	r2, #0
   5e928:	moveq	r0, #0
   5e92c:	subeq	sp, fp, #28
   5e930:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e934:	mov	r6, r1
   5e938:	str	r0, [sp, #12]
   5e93c:	ldr	r0, [r0]
   5e940:	str	r0, [sp, #8]
   5e944:	ldr	r0, [r2]
   5e948:	cmp	r0, #1
   5e94c:	blt	5ea58 <fputs@plt+0x4d6a4>
   5e950:	ldr	r0, [r6]
   5e954:	ldr	r0, [r0]
   5e958:	str	r0, [sp, #4]
   5e95c:	ldr	sl, [r2, #4]
   5e960:	mov	r7, #0
   5e964:	str	r2, [sp, #16]
   5e968:	b	5e9dc <fputs@plt+0x4d628>
   5e96c:	mov	r0, #0
   5e970:	strh	r0, [sl, #16]
   5e974:	ldr	r0, [sp, #12]
   5e978:	mov	r1, r9
   5e97c:	bl	5cc74 <fputs@plt+0x4b8c0>
   5e980:	cmp	r0, #0
   5e984:	bne	5ea84 <fputs@plt+0x4d6d0>
   5e988:	ldr	r0, [r6]
   5e98c:	ldr	r1, [r0]
   5e990:	cmp	r1, #1
   5e994:	blt	5ea40 <fputs@plt+0x4d68c>
   5e998:	mov	r4, #0
   5e99c:	mov	r5, #0
   5e9a0:	ldr	r0, [r0, #4]
   5e9a4:	ldr	r1, [r0, r4]
   5e9a8:	mov	r0, r9
   5e9ac:	mvn	r2, #0
   5e9b0:	bl	59c94 <fputs@plt+0x488e0>
   5e9b4:	cmp	r0, #0
   5e9b8:	addeq	r0, r5, #1
   5e9bc:	strheq	r0, [sl, #16]
   5e9c0:	add	r4, r4, #20
   5e9c4:	add	r5, r5, #1
   5e9c8:	ldr	r0, [r6]
   5e9cc:	ldr	r1, [r0]
   5e9d0:	cmp	r5, r1
   5e9d4:	blt	5e9a0 <fputs@plt+0x4d5ec>
   5e9d8:	b	5ea40 <fputs@plt+0x4d68c>
   5e9dc:	ldr	r9, [sl]
   5e9e0:	mov	r0, r9
   5e9e4:	bl	59c40 <fputs@plt+0x4888c>
   5e9e8:	mov	r8, r0
   5e9ec:	ldr	r0, [sp, #20]
   5e9f0:	ldrb	r0, [r0]
   5e9f4:	cmp	r0, #71	; 0x47
   5e9f8:	beq	5ea14 <fputs@plt+0x4d660>
   5e9fc:	ldr	r0, [r6]
   5ea00:	mov	r1, r8
   5ea04:	bl	60e24 <fputs@plt+0x4fa70>
   5ea08:	str	r0, [sp, #24]
   5ea0c:	cmp	r0, #1
   5ea10:	bge	5ea3c <fputs@plt+0x4d688>
   5ea14:	mov	r0, r8
   5ea18:	add	r1, sp, #24
   5ea1c:	bl	5af30 <fputs@plt+0x49b7c>
   5ea20:	cmp	r0, #0
   5ea24:	beq	5e96c <fputs@plt+0x4d5b8>
   5ea28:	ldr	r0, [sp, #24]
   5ea2c:	sub	r1, r0, #1
   5ea30:	movw	r2, #65535	; 0xffff
   5ea34:	cmp	r1, r2
   5ea38:	bcs	5ea70 <fputs@plt+0x4d6bc>
   5ea3c:	strh	r0, [sl, #16]
   5ea40:	add	sl, sl, #20
   5ea44:	add	r7, r7, #1
   5ea48:	ldr	r2, [sp, #16]
   5ea4c:	ldr	r0, [r2]
   5ea50:	cmp	r7, r0
   5ea54:	blt	5e9dc <fputs@plt+0x4d628>
   5ea58:	ldr	r0, [sp, #8]
   5ea5c:	mov	r1, r6
   5ea60:	ldr	r3, [sp, #20]
   5ea64:	bl	60ec8 <fputs@plt+0x4fb14>
   5ea68:	sub	sp, fp, #28
   5ea6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ea70:	add	r2, r7, #1
   5ea74:	ldr	r0, [sp, #8]
   5ea78:	ldr	r1, [sp, #20]
   5ea7c:	ldr	r3, [sp, #4]
   5ea80:	bl	60e9c <fputs@plt+0x4fae8>
   5ea84:	mov	r0, #1
   5ea88:	sub	sp, fp, #28
   5ea8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ea90:	push	{r4, sl, fp, lr}
   5ea94:	add	fp, sp, #8
   5ea98:	mov	r4, r0
   5ea9c:	ldrb	r0, [r1, #9]
   5eaa0:	tst	r0, #1
   5eaa4:	bne	5eac8 <fputs@plt+0x4d714>
   5eaa8:	ldrb	r0, [r1, #4]
   5eaac:	bl	60fbc <fputs@plt+0x4fc08>
   5eab0:	mov	r2, r0
   5eab4:	movw	r1, #25410	; 0x6342
   5eab8:	movt	r1, #8
   5eabc:	mov	r0, r4
   5eac0:	pop	{r4, sl, fp, lr}
   5eac4:	b	1a8e8 <fputs@plt+0x9534>
   5eac8:	movw	r1, #25364	; 0x6314
   5eacc:	movt	r1, #8
   5ead0:	mov	r0, r4
   5ead4:	pop	{r4, sl, fp, lr}
   5ead8:	b	1a8e8 <fputs@plt+0x9534>
   5eadc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5eae0:	add	fp, sp, #28
   5eae4:	sub	sp, sp, #20
   5eae8:	ldr	r8, [r1, #44]	; 0x2c
   5eaec:	cmp	r8, #0
   5eaf0:	moveq	r0, #0
   5eaf4:	subeq	sp, fp, #28
   5eaf8:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5eafc:	ldr	r3, [r8]
   5eb00:	ldr	r5, [r0]
   5eb04:	ldr	r2, [r5, #100]	; 0x64
   5eb08:	cmp	r3, r2
   5eb0c:	ble	5eb20 <fputs@plt+0x4d76c>
   5eb10:	movw	r1, #25525	; 0x63b5
   5eb14:	movt	r1, #8
   5eb18:	bl	1a8e8 <fputs@plt+0x9534>
   5eb1c:	b	5ed88 <fputs@plt+0x4d9d4>
   5eb20:	str	r0, [sp, #4]
   5eb24:	ldr	r0, [r8]
   5eb28:	cmp	r0, #1
   5eb2c:	blt	5eb5c <fputs@plt+0x4d7a8>
   5eb30:	mov	r0, #0
   5eb34:	mov	r2, #13
   5eb38:	ldr	r3, [r8, #4]
   5eb3c:	ldrb	r7, [r3, r2]
   5eb40:	and	r7, r7, #254	; 0xfe
   5eb44:	strb	r7, [r3, r2]
   5eb48:	add	r2, r2, #20
   5eb4c:	add	r0, r0, #1
   5eb50:	ldr	r3, [r8]
   5eb54:	cmp	r0, r3
   5eb58:	blt	5eb38 <fputs@plt+0x4d784>
   5eb5c:	mov	r0, #0
   5eb60:	str	r0, [r1, #52]	; 0x34
   5eb64:	ldr	r0, [r1, #48]	; 0x30
   5eb68:	cmp	r0, #0
   5eb6c:	beq	5eb8c <fputs@plt+0x4d7d8>
   5eb70:	mov	r6, r0
   5eb74:	str	r1, [r0, #52]	; 0x34
   5eb78:	ldr	r0, [r0, #48]	; 0x30
   5eb7c:	cmp	r0, #0
   5eb80:	mov	r1, r6
   5eb84:	bne	5eb70 <fputs@plt+0x4d7bc>
   5eb88:	b	5eb90 <fputs@plt+0x4d7dc>
   5eb8c:	mov	r6, r1
   5eb90:	mvn	r1, #0
   5eb94:	ldr	r0, [r8]
   5eb98:	cmp	r0, #1
   5eb9c:	blt	5ed28 <fputs@plt+0x4d974>
   5eba0:	ldr	r0, [r6]
   5eba4:	str	r0, [sp, #12]
   5eba8:	ldr	sl, [r8, #4]
   5ebac:	mov	r9, #0
   5ebb0:	mov	r0, #0
   5ebb4:	str	r0, [sp, #8]
   5ebb8:	b	5ec00 <fputs@plt+0x4d84c>
   5ebbc:	mov	r0, r5
   5ebc0:	mov	r1, r7
   5ebc4:	mov	r2, #0
   5ebc8:	bl	5a3c8 <fputs@plt+0x49014>
   5ebcc:	mov	r4, r0
   5ebd0:	ldrb	r0, [r5, #69]	; 0x45
   5ebd4:	cmp	r0, #0
   5ebd8:	bne	5ebf0 <fputs@plt+0x4d83c>
   5ebdc:	ldr	r0, [sp, #4]
   5ebe0:	mov	r1, r6
   5ebe4:	mov	r2, r4
   5ebe8:	bl	60fe0 <fputs@plt+0x4fc2c>
   5ebec:	str	r0, [sp, #16]
   5ebf0:	mov	r0, r5
   5ebf4:	mov	r1, r4
   5ebf8:	bl	43f70 <fputs@plt+0x32bbc>
   5ebfc:	b	5ec48 <fputs@plt+0x4d894>
   5ec00:	str	r1, [sp, #16]
   5ec04:	ldrb	r0, [sl, #13]
   5ec08:	tst	r0, #1
   5ec0c:	bne	5ed00 <fputs@plt+0x4d94c>
   5ec10:	ldr	r0, [sl]
   5ec14:	bl	59c40 <fputs@plt+0x4888c>
   5ec18:	mov	r7, r0
   5ec1c:	add	r1, sp, #16
   5ec20:	bl	5af30 <fputs@plt+0x49b7c>
   5ec24:	cmp	r0, #0
   5ec28:	beq	5ec58 <fputs@plt+0x4d8a4>
   5ec2c:	ldr	r0, [sp, #16]
   5ec30:	cmp	r0, #1
   5ec34:	blt	5ed6c <fputs@plt+0x4d9b8>
   5ec38:	ldr	r1, [sp, #12]
   5ec3c:	ldr	r1, [r1]
   5ec40:	cmp	r0, r1
   5ec44:	bgt	5ed6c <fputs@plt+0x4d9b8>
   5ec48:	ldr	r4, [sp, #16]
   5ec4c:	cmp	r4, #1
   5ec50:	bge	5ec7c <fputs@plt+0x4d8c8>
   5ec54:	b	5eccc <fputs@plt+0x4d918>
   5ec58:	ldr	r0, [sp, #12]
   5ec5c:	mov	r1, r7
   5ec60:	bl	60e24 <fputs@plt+0x4fa70>
   5ec64:	mov	r4, r0
   5ec68:	str	r0, [sp, #16]
   5ec6c:	cmp	r0, #0
   5ec70:	beq	5ebbc <fputs@plt+0x4d808>
   5ec74:	cmp	r4, #1
   5ec78:	blt	5eccc <fputs@plt+0x4d918>
   5ec7c:	mov	r0, r5
   5ec80:	mov	r1, #132	; 0x84
   5ec84:	mov	r2, #0
   5ec88:	bl	4e188 <fputs@plt+0x3cdd4>
   5ec8c:	cmp	r0, #0
   5ec90:	beq	5ed88 <fputs@plt+0x4d9d4>
   5ec94:	str	r4, [r0, #8]
   5ec98:	ldr	r1, [r0, #4]
   5ec9c:	orr	r1, r1, #1024	; 0x400
   5eca0:	str	r1, [r0, #4]
   5eca4:	ldr	r1, [sl]
   5eca8:	cmp	r1, r7
   5ecac:	beq	5ecd8 <fputs@plt+0x4d924>
   5ecb0:	mov	r2, r1
   5ecb4:	ldr	r1, [r1, #12]
   5ecb8:	ldrb	r3, [r1]
   5ecbc:	cmp	r3, #95	; 0x5f
   5ecc0:	beq	5ecb0 <fputs@plt+0x4d8fc>
   5ecc4:	add	r1, r2, #12
   5ecc8:	b	5ecdc <fputs@plt+0x4d928>
   5eccc:	mov	r0, #1
   5ecd0:	str	r0, [sp, #8]
   5ecd4:	b	5ecfc <fputs@plt+0x4d948>
   5ecd8:	mov	r1, sl
   5ecdc:	str	r0, [r1]
   5ece0:	mov	r0, r5
   5ece4:	mov	r1, r7
   5ece8:	bl	43f70 <fputs@plt+0x32bbc>
   5ecec:	strh	r4, [sl, #16]
   5ecf0:	ldrb	r0, [sl, #13]
   5ecf4:	orr	r0, r0, #1
   5ecf8:	strb	r0, [sl, #13]
   5ecfc:	mvn	r1, #0
   5ed00:	add	sl, sl, #20
   5ed04:	add	r9, r9, #1
   5ed08:	ldr	r0, [r8]
   5ed0c:	cmp	r9, r0
   5ed10:	blt	5ec00 <fputs@plt+0x4d84c>
   5ed14:	ldr	r0, [sp, #8]
   5ed18:	cmp	r0, #0
   5ed1c:	ldrne	r6, [r6, #52]	; 0x34
   5ed20:	cmpne	r6, #0
   5ed24:	bne	5eb94 <fputs@plt+0x4d7e0>
   5ed28:	ldr	r1, [r8]
   5ed2c:	mov	r0, #0
   5ed30:	mov	r3, #13
   5ed34:	mov	r2, #0
   5ed38:	cmp	r2, r1
   5ed3c:	bge	5ed8c <fputs@plt+0x4d9d8>
   5ed40:	ldr	r7, [r8, #4]
   5ed44:	ldrb	r7, [r7, r3]
   5ed48:	add	r3, r3, #20
   5ed4c:	add	r2, r2, #1
   5ed50:	tst	r7, #1
   5ed54:	bne	5ed38 <fputs@plt+0x4d984>
   5ed58:	movw	r1, #25559	; 0x63d7
   5ed5c:	movt	r1, #8
   5ed60:	ldr	r0, [sp, #4]
   5ed64:	bl	1a8e8 <fputs@plt+0x9534>
   5ed68:	b	5ed88 <fputs@plt+0x4d9d4>
   5ed6c:	ldr	r0, [sp, #12]
   5ed70:	ldr	r3, [r0]
   5ed74:	add	r2, r9, #1
   5ed78:	movw	r1, #24661	; 0x6055
   5ed7c:	movt	r1, #8
   5ed80:	ldr	r0, [sp, #4]
   5ed84:	bl	60e9c <fputs@plt+0x4fae8>
   5ed88:	mov	r0, #1
   5ed8c:	sub	sp, fp, #28
   5ed90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ed94:	push	{r4, sl, fp, lr}
   5ed98:	add	fp, sp, #8
   5ed9c:	sub	sp, sp, #32
   5eda0:	mov	r4, r1
   5eda4:	mov	r1, sp
   5eda8:	vmov.i32	q8, #0	; 0x00000000
   5edac:	add	r1, r1, #8
   5edb0:	vst1.64	{d16-d17}, [r1]
   5edb4:	mov	r1, #0
   5edb8:	str	r1, [sp, #24]
   5edbc:	movw	r1, #61036	; 0xee6c
   5edc0:	movt	r1, #5
   5edc4:	stm	sp, {r0, r1}
   5edc8:	ldrb	r0, [r0, #22]
   5edcc:	cmp	r0, #0
   5edd0:	beq	5edec <fputs@plt+0x4da38>
   5edd4:	movw	r0, #61044	; 0xee74
   5edd8:	movt	r0, #5
   5eddc:	str	r0, [sp, #8]
   5ede0:	mov	r0, sp
   5ede4:	mov	r1, r4
   5ede8:	bl	5a0c0 <fputs@plt+0x48d0c>
   5edec:	movw	r0, #61428	; 0xeff4
   5edf0:	movt	r0, #5
   5edf4:	str	r0, [sp, #8]
   5edf8:	ldrb	r0, [r4, #9]
   5edfc:	tst	r0, #2
   5ee00:	movweq	r0, #63560	; 0xf848
   5ee04:	movteq	r0, #5
   5ee08:	streq	r0, [sp, #12]
   5ee0c:	mov	r0, sp
   5ee10:	mov	r1, r4
   5ee14:	bl	5a0c0 <fputs@plt+0x48d0c>
   5ee18:	sub	sp, fp, #8
   5ee1c:	pop	{r4, sl, fp, pc}
   5ee20:	push	{fp, lr}
   5ee24:	mov	fp, sp
   5ee28:	sub	sp, sp, #32
   5ee2c:	mov	r2, sp
   5ee30:	vmov.i32	q8, #0	; 0x00000000
   5ee34:	add	r3, r2, #8
   5ee38:	vst1.64	{d16-d17}, [r3]
   5ee3c:	mov	r3, #0
   5ee40:	str	r3, [sp, #24]
   5ee44:	movw	r3, #61036	; 0xee6c
   5ee48:	movt	r3, #5
   5ee4c:	stm	sp, {r0, r3}
   5ee50:	movw	r0, #2800	; 0xaf0
   5ee54:	movt	r0, #6
   5ee58:	str	r0, [sp, #12]
   5ee5c:	mov	r0, r2
   5ee60:	bl	5a0c0 <fputs@plt+0x48d0c>
   5ee64:	mov	sp, fp
   5ee68:	pop	{fp, pc}
   5ee6c:	mov	r0, #0
   5ee70:	bx	lr
   5ee74:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5ee78:	add	fp, sp, #24
   5ee7c:	sub	sp, sp, #24
   5ee80:	mov	r4, r1
   5ee84:	ldr	r1, [r1, #48]	; 0x30
   5ee88:	mov	r5, #0
   5ee8c:	cmp	r1, #0
   5ee90:	ldrne	r1, [r4, #44]	; 0x2c
   5ee94:	cmpne	r1, #0
   5ee98:	bne	5eea8 <fputs@plt+0x4daf4>
   5ee9c:	mov	r0, r5
   5eea0:	sub	sp, fp, #24
   5eea4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5eea8:	mov	r2, r4
   5eeac:	ldrb	r3, [r2, #4]
   5eeb0:	cmp	r3, #119	; 0x77
   5eeb4:	cmpne	r3, #116	; 0x74
   5eeb8:	bne	5eecc <fputs@plt+0x4db18>
   5eebc:	ldr	r2, [r2, #48]	; 0x30
   5eec0:	cmp	r2, #0
   5eec4:	bne	5eeac <fputs@plt+0x4daf8>
   5eec8:	b	5ee9c <fputs@plt+0x4dae8>
   5eecc:	ldr	r3, [r1]
   5eed0:	ldr	r1, [r1, #4]
   5eed4:	add	r2, r3, r3, lsl #2
   5eed8:	add	r1, r1, r2, lsl #2
   5eedc:	sub	r2, r1, #20
   5eee0:	add	r1, r3, #1
   5eee4:	sub	r1, r1, #1
   5eee8:	cmp	r1, #1
   5eeec:	blt	5ee9c <fputs@plt+0x4dae8>
   5eef0:	sub	r3, r2, #20
   5eef4:	ldr	r2, [r2]
   5eef8:	ldrb	r2, [r2, #5]
   5eefc:	tst	r2, #1
   5ef00:	mov	r2, r3
   5ef04:	beq	5eee4 <fputs@plt+0x4db30>
   5ef08:	ldr	r9, [r0]
   5ef0c:	ldr	r8, [r9]
   5ef10:	mov	r7, #0
   5ef14:	mov	r0, r8
   5ef18:	mov	r2, #68	; 0x44
   5ef1c:	mov	r3, #0
   5ef20:	bl	19680 <fputs@plt+0x82cc>
   5ef24:	mov	r5, #2
   5ef28:	cmp	r0, #0
   5ef2c:	beq	5ee9c <fputs@plt+0x4dae8>
   5ef30:	mov	r6, r0
   5ef34:	str	r7, [sp, #20]
   5ef38:	str	r7, [sp, #16]
   5ef3c:	add	r0, sp, #16
   5ef40:	stm	sp, {r0, r6, r7}
   5ef44:	str	r7, [sp, #12]
   5ef48:	mov	r0, r9
   5ef4c:	mov	r1, #0
   5ef50:	mov	r2, #0
   5ef54:	mov	r3, #0
   5ef58:	bl	4ddc8 <fputs@plt+0x3ca14>
   5ef5c:	cmp	r0, #0
   5ef60:	beq	5ee9c <fputs@plt+0x4dae8>
   5ef64:	mov	r7, r0
   5ef68:	mov	r0, r6
   5ef6c:	mov	r1, r4
   5ef70:	mov	r2, #68	; 0x44
   5ef74:	bl	1121c <memcpy@plt>
   5ef78:	str	r7, [r4, #28]
   5ef7c:	mov	r5, #0
   5ef80:	mov	r0, r8
   5ef84:	mov	r1, #158	; 0x9e
   5ef88:	mov	r2, #0
   5ef8c:	bl	4e188 <fputs@plt+0x3cdd4>
   5ef90:	mov	r2, r0
   5ef94:	mov	r0, r9
   5ef98:	mov	r1, #0
   5ef9c:	bl	4e008 <fputs@plt+0x3cc54>
   5efa0:	str	r0, [r4]
   5efa4:	mov	r0, #119	; 0x77
   5efa8:	strb	r0, [r4, #4]
   5efac:	str	r5, [r4, #32]
   5efb0:	str	r5, [r6, #36]	; 0x24
   5efb4:	str	r5, [r6, #40]	; 0x28
   5efb8:	str	r5, [r6, #44]	; 0x2c
   5efbc:	str	r5, [r4, #48]	; 0x30
   5efc0:	str	r5, [r4, #52]	; 0x34
   5efc4:	str	r5, [r4, #64]	; 0x40
   5efc8:	ldr	r0, [r4, #8]
   5efcc:	movw	r1, #32639	; 0x7f7f
   5efd0:	movt	r1, #65535	; 0xffff
   5efd4:	and	r0, r0, r1
   5efd8:	orr	r0, r0, #32768	; 0x8000
   5efdc:	str	r0, [r4, #8]
   5efe0:	ldr	r0, [r6, #48]	; 0x30
   5efe4:	str	r6, [r0, #52]	; 0x34
   5efe8:	str	r5, [r6, #56]	; 0x38
   5efec:	str	r5, [r6, #60]	; 0x3c
   5eff0:	b	5ee9c <fputs@plt+0x4dae8>
   5eff4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5eff8:	add	fp, sp, #28
   5effc:	sub	sp, sp, #92	; 0x5c
   5f000:	mov	r4, r1
   5f004:	mov	r8, r0
   5f008:	ldr	r6, [r0]
   5f00c:	ldr	r2, [r6]
   5f010:	ldr	r1, [r1, #8]
   5f014:	orr	r0, r1, #32
   5f018:	str	r0, [r4, #8]
   5f01c:	ldrb	r0, [r2, #69]	; 0x45
   5f020:	cmp	r0, #0
   5f024:	beq	5f034 <fputs@plt+0x4dc80>
   5f028:	mov	r0, #2
   5f02c:	sub	sp, fp, #28
   5f030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f034:	mov	r0, #1
   5f038:	tst	r1, #32
   5f03c:	bne	5f02c <fputs@plt+0x4dc78>
   5f040:	ldr	r1, [r4, #28]
   5f044:	str	r1, [sp, #40]	; 0x28
   5f048:	cmp	r1, #0
   5f04c:	beq	5f02c <fputs@plt+0x4dc78>
   5f050:	str	r2, [fp, #-52]	; 0xffffffcc
   5f054:	ldr	r0, [r4]
   5f058:	str	r0, [sp, #12]
   5f05c:	ldr	r0, [r8, #12]
   5f060:	movw	r1, #63560	; 0xf848
   5f064:	movt	r1, #5
   5f068:	cmp	r0, r1
   5f06c:	bne	5f088 <fputs@plt+0x4dcd4>
   5f070:	mov	r0, r4
   5f074:	bl	5f874 <fputs@plt+0x4e4c0>
   5f078:	ldr	r1, [r0, #64]	; 0x40
   5f07c:	mov	r0, r6
   5f080:	mov	r2, #0
   5f084:	bl	4e510 <fputs@plt+0x3d15c>
   5f088:	str	r4, [fp, #-40]	; 0xffffffd8
   5f08c:	mov	r0, r6
   5f090:	ldr	r4, [sp, #40]	; 0x28
   5f094:	mov	r1, r4
   5f098:	bl	5f88c <fputs@plt+0x4e4d8>
   5f09c:	ldr	r0, [r4], #8
   5f0a0:	str	r4, [sp, #20]
   5f0a4:	cmp	r0, #1
   5f0a8:	str	r6, [sp, #60]	; 0x3c
   5f0ac:	blt	5f278 <fputs@plt+0x4dec4>
   5f0b0:	mov	r5, #0
   5f0b4:	movw	r9, #65535	; 0xffff
   5f0b8:	movw	sl, #24732	; 0x609c
   5f0bc:	movt	sl, #8
   5f0c0:	ldr	r7, [sp, #20]
   5f0c4:	ldrb	r0, [r7, #37]	; 0x25
   5f0c8:	tst	r0, #32
   5f0cc:	bne	5f260 <fputs@plt+0x4deac>
   5f0d0:	mov	r0, r8
   5f0d4:	mov	r1, r7
   5f0d8:	bl	5f904 <fputs@plt+0x4e550>
   5f0dc:	cmp	r0, #0
   5f0e0:	bne	5f028 <fputs@plt+0x4dc74>
   5f0e4:	ldr	r0, [r7, #16]
   5f0e8:	cmp	r0, #0
   5f0ec:	bne	5f248 <fputs@plt+0x4de94>
   5f0f0:	ldr	r0, [r7, #8]
   5f0f4:	cmp	r0, #0
   5f0f8:	beq	5f1a8 <fputs@plt+0x4ddf4>
   5f0fc:	ldr	r0, [sp, #60]	; 0x3c
   5f100:	mov	r1, #0
   5f104:	mov	r2, r7
   5f108:	bl	5fe5c <fputs@plt+0x4eaa8>
   5f10c:	str	r0, [r7, #16]
   5f110:	cmp	r0, #0
   5f114:	beq	5f028 <fputs@plt+0x4dc74>
   5f118:	mov	r6, r0
   5f11c:	ldrh	r0, [r0, #36]	; 0x24
   5f120:	cmp	r0, r9
   5f124:	beq	5f7d8 <fputs@plt+0x4e424>
   5f128:	add	r0, r0, #1
   5f12c:	strh	r0, [r6, #36]	; 0x24
   5f130:	ldrb	r0, [r6, #42]	; 0x2a
   5f134:	tst	r0, #16
   5f138:	bne	5f150 <fputs@plt+0x4dd9c>
   5f13c:	ldr	r0, [sp, #60]	; 0x3c
   5f140:	mov	r1, r7
   5f144:	bl	5feb0 <fputs@plt+0x4eafc>
   5f148:	cmp	r0, #0
   5f14c:	bne	5f028 <fputs@plt+0x4dc74>
   5f150:	ldrb	r0, [r6, #42]	; 0x2a
   5f154:	tst	r0, #16
   5f158:	ldreq	r0, [r6, #12]
   5f15c:	cmpeq	r0, #0
   5f160:	beq	5f248 <fputs@plt+0x4de94>
   5f164:	ldr	r0, [sp, #60]	; 0x3c
   5f168:	mov	r1, r6
   5f16c:	bl	5fee8 <fputs@plt+0x4eb34>
   5f170:	cmp	r0, #0
   5f174:	bne	5f028 <fputs@plt+0x4dc74>
   5f178:	ldr	r1, [r6, #12]
   5f17c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5f180:	mov	r2, #0
   5f184:	bl	5a6d0 <fputs@plt+0x4931c>
   5f188:	mov	r1, r0
   5f18c:	str	r0, [r7, #20]
   5f190:	ldrh	r4, [r6, #34]	; 0x22
   5f194:	strh	r9, [r6, #34]	; 0x22
   5f198:	mov	r0, r8
   5f19c:	bl	5a0c0 <fputs@plt+0x48d0c>
   5f1a0:	strh	r4, [r6, #34]	; 0x22
   5f1a4:	b	5f248 <fputs@plt+0x4de94>
   5f1a8:	ldr	r4, [r7, #20]
   5f1ac:	mov	r0, r8
   5f1b0:	mov	r1, r4
   5f1b4:	bl	5a0c0 <fputs@plt+0x48d0c>
   5f1b8:	cmp	r0, #0
   5f1bc:	bne	5f028 <fputs@plt+0x4dc74>
   5f1c0:	mov	r9, sl
   5f1c4:	ldr	sl, [fp, #-52]	; 0xffffffcc
   5f1c8:	mov	r0, sl
   5f1cc:	mov	r2, #72	; 0x48
   5f1d0:	mov	r3, #0
   5f1d4:	bl	19680 <fputs@plt+0x82cc>
   5f1d8:	str	r0, [r7, #16]
   5f1dc:	cmp	r0, #0
   5f1e0:	beq	5f028 <fputs@plt+0x4dc74>
   5f1e4:	mov	r6, r0
   5f1e8:	mov	r0, #1
   5f1ec:	strh	r0, [r6, #36]	; 0x24
   5f1f0:	mov	r0, sl
   5f1f4:	mov	sl, r9
   5f1f8:	mov	r1, r9
   5f1fc:	mov	r2, r6
   5f200:	bl	1a96c <fputs@plt+0x95b8>
   5f204:	str	r0, [r6]
   5f208:	mov	r0, r4
   5f20c:	ldr	r4, [r4, #48]	; 0x30
   5f210:	cmp	r4, #0
   5f214:	bne	5f208 <fputs@plt+0x4de54>
   5f218:	ldr	r1, [r0]
   5f21c:	add	r2, r6, #34	; 0x22
   5f220:	add	r3, r6, #4
   5f224:	ldr	r0, [sp, #60]	; 0x3c
   5f228:	bl	5fbc4 <fputs@plt+0x4e810>
   5f22c:	mov	r0, #200	; 0xc8
   5f230:	strh	r0, [r6, #38]	; 0x26
   5f234:	movw	r9, #65535	; 0xffff
   5f238:	strh	r9, [r6, #32]
   5f23c:	ldrb	r0, [r6, #42]	; 0x2a
   5f240:	orr	r0, r0, #2
   5f244:	strb	r0, [r6, #42]	; 0x2a
   5f248:	ldr	r6, [sp, #60]	; 0x3c
   5f24c:	mov	r0, r6
   5f250:	mov	r1, r7
   5f254:	bl	6006c <fputs@plt+0x4ecb8>
   5f258:	cmp	r0, #0
   5f25c:	bne	5f028 <fputs@plt+0x4dc74>
   5f260:	add	r7, r7, #72	; 0x48
   5f264:	add	r5, r5, #1
   5f268:	ldr	r0, [sp, #40]	; 0x28
   5f26c:	ldr	r0, [r0]
   5f270:	cmp	r5, r0
   5f274:	blt	5f0c4 <fputs@plt+0x4dd10>
   5f278:	ldr	sl, [fp, #-52]	; 0xffffffcc
   5f27c:	ldrb	r0, [sl, #69]	; 0x45
   5f280:	cmp	r0, #0
   5f284:	bne	5f028 <fputs@plt+0x4dc74>
   5f288:	mov	r0, r6
   5f28c:	ldr	r4, [fp, #-40]	; 0xffffffd8
   5f290:	mov	r1, r4
   5f294:	bl	60100 <fputs@plt+0x4ed4c>
   5f298:	cmp	r0, #0
   5f29c:	bne	5f028 <fputs@plt+0x4dc74>
   5f2a0:	ldr	r8, [sp, #12]
   5f2a4:	ldr	r0, [r8]
   5f2a8:	cmp	r0, #1
   5f2ac:	blt	5f2f8 <fputs@plt+0x4df44>
   5f2b0:	ldr	r0, [r8, #4]
   5f2b4:	mov	r1, #0
   5f2b8:	ldr	r2, [r0]
   5f2bc:	ldrb	r3, [r2]
   5f2c0:	cmp	r3, #122	; 0x7a
   5f2c4:	beq	5f2d4 <fputs@plt+0x4df20>
   5f2c8:	cmp	r3, #158	; 0x9e
   5f2cc:	bne	5f2e4 <fputs@plt+0x4df30>
   5f2d0:	b	5f300 <fputs@plt+0x4df4c>
   5f2d4:	ldr	r2, [r2, #16]
   5f2d8:	ldrb	r2, [r2]
   5f2dc:	cmp	r2, #158	; 0x9e
   5f2e0:	beq	5f300 <fputs@plt+0x4df4c>
   5f2e4:	add	r0, r0, #20
   5f2e8:	add	r1, r1, #1
   5f2ec:	ldr	r2, [r8]
   5f2f0:	cmp	r1, r2
   5f2f4:	blt	5f2b8 <fputs@plt+0x4df04>
   5f2f8:	ldr	r2, [r4]
   5f2fc:	b	5f818 <fputs@plt+0x4e464>
   5f300:	ldr	r0, [r8]
   5f304:	cmp	r0, #1
   5f308:	blt	5f7f8 <fputs@plt+0x4e444>
   5f30c:	ldr	r9, [r8, #4]
   5f310:	ldr	r0, [r6]
   5f314:	ldr	r0, [r0, #24]
   5f318:	and	r0, r0, #68	; 0x44
   5f31c:	str	r0, [sp, #56]	; 0x38
   5f320:	mov	r0, #0
   5f324:	str	r0, [fp, #-56]	; 0xffffffc8
   5f328:	mov	r0, #0
   5f32c:	str	r9, [sp, #8]
   5f330:	b	5f344 <fputs@plt+0x4df90>
   5f334:	movw	r1, #24802	; 0x60e2
   5f338:	movt	r1, #8
   5f33c:	bl	1a8e8 <fputs@plt+0x9534>
   5f340:	b	5f7bc <fputs@plt+0x4e408>
   5f344:	str	r0, [sp, #16]
   5f348:	add	r5, r0, r0, lsl #2
   5f34c:	mov	r4, r9
   5f350:	ldr	r2, [r4, r5, lsl #2]!
   5f354:	ldrb	r0, [r2]
   5f358:	cmp	r0, #158	; 0x9e
   5f35c:	mov	r1, #0
   5f360:	beq	5f384 <fputs@plt+0x4dfd0>
   5f364:	cmp	r0, #122	; 0x7a
   5f368:	bne	5f770 <fputs@plt+0x4e3bc>
   5f36c:	ldr	r0, [r2, #16]
   5f370:	ldrb	r0, [r0]
   5f374:	cmp	r0, #158	; 0x9e
   5f378:	bne	5f770 <fputs@plt+0x4e3bc>
   5f37c:	ldr	r0, [r2, #12]
   5f380:	ldr	r1, [r0, #8]
   5f384:	str	r1, [sp, #32]
   5f388:	ldr	r0, [sp, #40]	; 0x28
   5f38c:	ldr	r0, [r0]
   5f390:	cmp	r0, #1
   5f394:	blt	5f750 <fputs@plt+0x4e39c>
   5f398:	mov	r0, #0
   5f39c:	str	r0, [sp, #24]
   5f3a0:	mov	r6, #0
   5f3a4:	ldr	r5, [sp, #20]
   5f3a8:	mov	r9, #0
   5f3ac:	ldr	r0, [r5, #12]
   5f3b0:	ldr	r7, [r5, #16]
   5f3b4:	ldr	r1, [r5, #20]
   5f3b8:	str	r0, [sp, #36]	; 0x24
   5f3bc:	cmp	r0, #0
   5f3c0:	ldreq	r0, [r7]
   5f3c4:	streq	r0, [sp, #36]	; 0x24
   5f3c8:	ldrb	r0, [sl, #69]	; 0x45
   5f3cc:	cmp	r0, #0
   5f3d0:	ldr	r4, [sp, #32]
   5f3d4:	bne	5f73c <fputs@plt+0x4e388>
   5f3d8:	cmp	r1, #0
   5f3dc:	str	r5, [sp, #48]	; 0x30
   5f3e0:	beq	5f3f8 <fputs@plt+0x4e044>
   5f3e4:	ldrb	r0, [r1, #9]
   5f3e8:	mov	r2, #0
   5f3ec:	str	r2, [sp, #28]
   5f3f0:	tst	r0, #4
   5f3f4:	bne	5f44c <fputs@plt+0x4e098>
   5f3f8:	cmp	r4, #0
   5f3fc:	beq	5f414 <fputs@plt+0x4e060>
   5f400:	mov	r0, r4
   5f404:	ldr	r1, [sp, #36]	; 0x24
   5f408:	bl	15b10 <fputs@plt+0x475c>
   5f40c:	cmp	r0, #0
   5f410:	bne	5f718 <fputs@plt+0x4e364>
   5f414:	ldr	r1, [r7, #64]	; 0x40
   5f418:	mov	r0, sl
   5f41c:	bl	1aa0c <fputs@plt+0x9658>
   5f420:	mov	r1, #0
   5f424:	cmp	r0, #0
   5f428:	blt	5f440 <fputs@plt+0x4e08c>
   5f42c:	ldr	r1, [sl, #16]
   5f430:	ldr	r0, [r1, r0, lsl #4]
   5f434:	str	r0, [sp, #28]
   5f438:	mov	r1, #0
   5f43c:	b	5f44c <fputs@plt+0x4e098>
   5f440:	movw	r0, #20444	; 0x4fdc
   5f444:	movt	r0, #8
   5f448:	str	r0, [sp, #28]
   5f44c:	ldrsh	r0, [r7, #34]	; 0x22
   5f450:	cmp	r0, #1
   5f454:	blt	5f718 <fputs@plt+0x4e364>
   5f458:	cmp	r1, #0
   5f45c:	str	r1, [sp, #52]	; 0x34
   5f460:	mov	r0, r1
   5f464:	movwne	r0, #1
   5f468:	cmp	r4, #0
   5f46c:	mov	r1, r4
   5f470:	movwne	r1, #1
   5f474:	and	r0, r1, r0
   5f478:	str	r0, [fp, #-44]	; 0xffffffd4
   5f47c:	ldr	r0, [sp, #24]
   5f480:	cmp	r0, #0
   5f484:	movwne	r0, #1
   5f488:	clz	r1, r4
   5f48c:	lsr	r1, r1, #5
   5f490:	and	r0, r1, r0
   5f494:	str	r0, [sp, #44]	; 0x2c
   5f498:	mov	r4, #0
   5f49c:	mov	r5, #8
   5f4a0:	str	r7, [fp, #-48]	; 0xffffffd0
   5f4a4:	ldr	r7, [r7, #4]
   5f4a8:	ldr	r8, [r7, r4, lsl #4]
   5f4ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   5f4b0:	cmp	r0, #0
   5f4b4:	beq	5f4e0 <fputs@plt+0x4e12c>
   5f4b8:	ldr	r0, [sp, #52]	; 0x34
   5f4bc:	ldr	r0, [r0]
   5f4c0:	ldr	r0, [r0, #4]
   5f4c4:	ldr	r0, [r0, r5]
   5f4c8:	mov	r1, #0
   5f4cc:	ldr	r2, [sp, #32]
   5f4d0:	mov	r3, #0
   5f4d4:	bl	5e2d8 <fputs@plt+0x4cf24>
   5f4d8:	cmp	r0, #0
   5f4dc:	beq	5f700 <fputs@plt+0x4e34c>
   5f4e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5f4e4:	ldrb	r0, [r0, #10]
   5f4e8:	tst	r0, #1
   5f4ec:	bne	5f500 <fputs@plt+0x4e14c>
   5f4f0:	add	r0, r7, r4, lsl #4
   5f4f4:	ldrb	r0, [r0, #15]
   5f4f8:	tst	r0, #2
   5f4fc:	bne	5f700 <fputs@plt+0x4e34c>
   5f500:	ldr	r0, [sp, #44]	; 0x2c
   5f504:	cmp	r0, #0
   5f508:	beq	5f55c <fputs@plt+0x4e1a8>
   5f50c:	ldr	r0, [sp, #48]	; 0x30
   5f510:	ldrb	r0, [r0, #36]	; 0x24
   5f514:	tst	r0, #4
   5f518:	beq	5f540 <fputs@plt+0x4e18c>
   5f51c:	str	r9, [sp]
   5f520:	ldr	r0, [sp, #40]	; 0x28
   5f524:	ldr	r1, [sp, #24]
   5f528:	mov	r2, r8
   5f52c:	mov	r3, #0
   5f530:	bl	60384 <fputs@plt+0x4efd0>
   5f534:	mov	r6, #1
   5f538:	cmp	r0, #0
   5f53c:	bne	5f700 <fputs@plt+0x4e34c>
   5f540:	ldr	r0, [sp, #48]	; 0x30
   5f544:	ldr	r0, [r0, #52]	; 0x34
   5f548:	mov	r1, r8
   5f54c:	bl	603f4 <fputs@plt+0x4f040>
   5f550:	mov	r6, #1
   5f554:	cmn	r0, #1
   5f558:	bgt	5f700 <fputs@plt+0x4e34c>
   5f55c:	mov	r0, sl
   5f560:	mov	r1, #27
   5f564:	mov	r2, r8
   5f568:	bl	4e188 <fputs@plt+0x3cdd4>
   5f56c:	mov	sl, r0
   5f570:	ldr	r0, [sp, #56]	; 0x38
   5f574:	cmp	r0, #4
   5f578:	beq	5f590 <fputs@plt+0x4e1dc>
   5f57c:	ldr	r0, [sp, #40]	; 0x28
   5f580:	ldr	r0, [r0]
   5f584:	mov	r9, #0
   5f588:	cmp	r0, #2
   5f58c:	blt	5f62c <fputs@plt+0x4e278>
   5f590:	ldr	r7, [fp, #-52]	; 0xffffffcc
   5f594:	mov	r0, r7
   5f598:	mov	r1, #27
   5f59c:	ldr	r2, [sp, #36]	; 0x24
   5f5a0:	bl	4e188 <fputs@plt+0x3cdd4>
   5f5a4:	mov	r2, r0
   5f5a8:	mov	r9, #0
   5f5ac:	str	r9, [sp]
   5f5b0:	ldr	r6, [sp, #60]	; 0x3c
   5f5b4:	mov	r0, r6
   5f5b8:	mov	r1, #122	; 0x7a
   5f5bc:	mov	r3, sl
   5f5c0:	bl	4ae18 <fputs@plt+0x39a64>
   5f5c4:	mov	sl, r0
   5f5c8:	ldr	r2, [sp, #28]
   5f5cc:	cmp	r2, #0
   5f5d0:	beq	5f5fc <fputs@plt+0x4e248>
   5f5d4:	mov	r0, r7
   5f5d8:	mov	r1, #27
   5f5dc:	bl	4e188 <fputs@plt+0x3cdd4>
   5f5e0:	mov	r2, r0
   5f5e4:	str	r9, [sp]
   5f5e8:	mov	r0, r6
   5f5ec:	mov	r1, #122	; 0x7a
   5f5f0:	mov	r3, sl
   5f5f4:	bl	4ae18 <fputs@plt+0x39a64>
   5f5f8:	mov	sl, r0
   5f5fc:	mov	r9, #0
   5f600:	ldr	r0, [sp, #56]	; 0x38
   5f604:	cmp	r0, #4
   5f608:	bne	5f62c <fputs@plt+0x4e278>
   5f60c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5f610:	movw	r1, #17205	; 0x4335
   5f614:	movt	r1, #8
   5f618:	ldr	r2, [sp, #36]	; 0x24
   5f61c:	mov	r3, r8
   5f620:	bl	1a96c <fputs@plt+0x95b8>
   5f624:	mov	r8, r0
   5f628:	mov	r9, r0
   5f62c:	ldr	r7, [sp, #60]	; 0x3c
   5f630:	mov	r0, r7
   5f634:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f638:	mov	r2, sl
   5f63c:	bl	4e008 <fputs@plt+0x3cc54>
   5f640:	mov	r6, r0
   5f644:	sub	sl, fp, #36	; 0x24
   5f648:	mov	r0, sl
   5f64c:	mov	r1, r8
   5f650:	bl	5ca30 <fputs@plt+0x4b67c>
   5f654:	mov	r0, r7
   5f658:	mov	r1, r6
   5f65c:	mov	r2, sl
   5f660:	mov	r3, #0
   5f664:	bl	4e0e8 <fputs@plt+0x3cd34>
   5f668:	str	r6, [fp, #-56]	; 0xffffffc8
   5f66c:	cmp	r6, #0
   5f670:	beq	5f6e8 <fputs@plt+0x4e334>
   5f674:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5f678:	ldrb	r0, [r0, #9]
   5f67c:	tst	r0, #4
   5f680:	beq	5f6e8 <fputs@plt+0x4e334>
   5f684:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f688:	ldm	r1, {r0, sl}
   5f68c:	sub	r7, r0, #1
   5f690:	ldr	r0, [sp, #52]	; 0x34
   5f694:	cmp	r0, #0
   5f698:	beq	5f6b4 <fputs@plt+0x4e300>
   5f69c:	ldr	r0, [r0]
   5f6a0:	ldr	r0, [r0, #4]
   5f6a4:	ldr	r1, [r0, r5]
   5f6a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5f6ac:	bl	1945c <fputs@plt+0x80a8>
   5f6b0:	b	5f6d0 <fputs@plt+0x4e31c>
   5f6b4:	str	r8, [sp]
   5f6b8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5f6bc:	movw	r1, #24455	; 0x5f87
   5f6c0:	movt	r1, #8
   5f6c4:	ldr	r2, [sp, #28]
   5f6c8:	ldr	r3, [sp, #36]	; 0x24
   5f6cc:	bl	1a96c <fputs@plt+0x95b8>
   5f6d0:	add	r1, r7, r7, lsl #2
   5f6d4:	add	r1, sl, r1, lsl #2
   5f6d8:	str	r0, [r1, #8]
   5f6dc:	ldrb	r0, [r1, #13]
   5f6e0:	orr	r0, r0, #2
   5f6e4:	strb	r0, [r1, #13]
   5f6e8:	ldr	sl, [fp, #-52]	; 0xffffffcc
   5f6ec:	mov	r0, sl
   5f6f0:	mov	r1, r9
   5f6f4:	bl	13cb4 <fputs@plt+0x2900>
   5f6f8:	mov	r6, #1
   5f6fc:	mov	r9, #0
   5f700:	ldr	r7, [fp, #-48]	; 0xffffffd0
   5f704:	add	r5, r5, #20
   5f708:	add	r4, r4, #1
   5f70c:	ldrsh	r0, [r7, #34]	; 0x22
   5f710:	cmp	r4, r0
   5f714:	blt	5f4a4 <fputs@plt+0x4e0f0>
   5f718:	ldr	r5, [sp, #48]	; 0x30
   5f71c:	add	r5, r5, #72	; 0x48
   5f720:	ldr	r1, [sp, #24]
   5f724:	add	r1, r1, #1
   5f728:	ldr	r0, [sp, #40]	; 0x28
   5f72c:	ldr	r0, [r0]
   5f730:	str	r1, [sp, #24]
   5f734:	cmp	r1, r0
   5f738:	blt	5f3ac <fputs@plt+0x4dff8>
   5f73c:	cmp	r6, #0
   5f740:	ldr	r6, [sp, #60]	; 0x3c
   5f744:	ldr	r8, [sp, #12]
   5f748:	ldr	r9, [sp, #8]
   5f74c:	bne	5f7bc <fputs@plt+0x4e408>
   5f750:	ldr	r2, [sp, #32]
   5f754:	mov	r0, r6
   5f758:	cmp	r2, #0
   5f75c:	beq	5f334 <fputs@plt+0x4df80>
   5f760:	movw	r1, #24784	; 0x60d0
   5f764:	movt	r1, #8
   5f768:	bl	1a8e8 <fputs@plt+0x9534>
   5f76c:	b	5f7bc <fputs@plt+0x4e408>
   5f770:	mov	r0, r6
   5f774:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f778:	bl	4e008 <fputs@plt+0x3cc54>
   5f77c:	cmp	r0, #0
   5f780:	mov	r7, #0
   5f784:	beq	5f7b4 <fputs@plt+0x4e400>
   5f788:	ldr	r2, [r0]
   5f78c:	ldr	r1, [r0, #4]
   5f790:	add	r2, r2, r2, lsl #2
   5f794:	add	r3, r1, r2, lsl #2
   5f798:	add	r1, r9, r5, lsl #2
   5f79c:	ldr	r2, [r1, #4]
   5f7a0:	str	r2, [r3, #-16]
   5f7a4:	ldr	r2, [r1, #8]
   5f7a8:	str	r2, [r3, #-12]
   5f7ac:	str	r7, [r1, #4]
   5f7b0:	str	r7, [r1, #8]
   5f7b4:	str	r0, [fp, #-56]	; 0xffffffc8
   5f7b8:	str	r7, [r4]
   5f7bc:	ldr	r0, [r8]
   5f7c0:	ldr	r1, [sp, #16]
   5f7c4:	add	r1, r1, #1
   5f7c8:	cmp	r1, r0
   5f7cc:	mov	r0, r1
   5f7d0:	blt	5f344 <fputs@plt+0x4df90>
   5f7d4:	b	5f800 <fputs@plt+0x4e44c>
   5f7d8:	ldr	r2, [r6]
   5f7dc:	movw	r1, #24745	; 0x60a9
   5f7e0:	movt	r1, #8
   5f7e4:	ldr	r0, [sp, #60]	; 0x3c
   5f7e8:	bl	1a8e8 <fputs@plt+0x9534>
   5f7ec:	mov	r0, #0
   5f7f0:	str	r0, [r7, #16]
   5f7f4:	b	5f028 <fputs@plt+0x4dc74>
   5f7f8:	mov	r0, #0
   5f7fc:	str	r0, [fp, #-56]	; 0xffffffc8
   5f800:	mov	r0, sl
   5f804:	mov	r1, r8
   5f808:	bl	4400c <fputs@plt+0x32c58>
   5f80c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5f810:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5f814:	str	r2, [r0]
   5f818:	mov	r0, #0
   5f81c:	cmp	r2, #0
   5f820:	beq	5f02c <fputs@plt+0x4dc78>
   5f824:	ldr	r1, [sl, #100]	; 0x64
   5f828:	ldr	r2, [r2]
   5f82c:	cmp	r2, r1
   5f830:	ble	5f02c <fputs@plt+0x4dc78>
   5f834:	movw	r1, #24822	; 0x60f6
   5f838:	movt	r1, #8
   5f83c:	mov	r0, r6
   5f840:	bl	1a8e8 <fputs@plt+0x9534>
   5f844:	b	5f028 <fputs@plt+0x4dc74>
   5f848:	push	{r4, sl, fp, lr}
   5f84c:	add	fp, sp, #8
   5f850:	mov	r4, r0
   5f854:	mov	r0, r1
   5f858:	bl	5f874 <fputs@plt+0x4e4c0>
   5f85c:	ldr	r0, [r0, #64]	; 0x40
   5f860:	cmp	r0, #0
   5f864:	ldrne	r0, [r0, #4]
   5f868:	ldrne	r1, [r4]
   5f86c:	strne	r0, [r1, #536]	; 0x218
   5f870:	pop	{r4, sl, fp, pc}
   5f874:	mov	r1, r0
   5f878:	ldr	r0, [r0, #52]	; 0x34
   5f87c:	cmp	r0, #0
   5f880:	bne	5f874 <fputs@plt+0x4e4c0>
   5f884:	mov	r0, r1
   5f888:	bx	lr
   5f88c:	push	{r4, r5, r6, r7, fp, lr}
   5f890:	add	fp, sp, #16
   5f894:	cmp	r1, #0
   5f898:	beq	5f900 <fputs@plt+0x4e54c>
   5f89c:	mov	r4, r1
   5f8a0:	mov	r5, r0
   5f8a4:	ldr	r0, [r1]
   5f8a8:	cmp	r0, #1
   5f8ac:	blt	5f900 <fputs@plt+0x4e54c>
   5f8b0:	add	r6, r4, #52	; 0x34
   5f8b4:	mov	r7, #0
   5f8b8:	ldr	r0, [r6]
   5f8bc:	cmn	r0, #1
   5f8c0:	popgt	{r4, r5, r6, r7, fp, pc}
   5f8c4:	ldr	r0, [r5, #72]	; 0x48
   5f8c8:	add	r1, r0, #1
   5f8cc:	str	r1, [r5, #72]	; 0x48
   5f8d0:	str	r0, [r6]
   5f8d4:	ldr	r0, [r6, #-24]	; 0xffffffe8
   5f8d8:	cmp	r0, #0
   5f8dc:	beq	5f8ec <fputs@plt+0x4e538>
   5f8e0:	ldr	r1, [r0, #28]
   5f8e4:	mov	r0, r5
   5f8e8:	bl	5f88c <fputs@plt+0x4e4d8>
   5f8ec:	add	r6, r6, #72	; 0x48
   5f8f0:	add	r7, r7, #1
   5f8f4:	ldr	r0, [r4]
   5f8f8:	cmp	r7, r0
   5f8fc:	blt	5f8b8 <fputs@plt+0x4e504>
   5f900:	pop	{r4, r5, r6, r7, fp, pc}
   5f904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f908:	add	fp, sp, #28
   5f90c:	sub	sp, sp, #20
   5f910:	mov	r7, r1
   5f914:	mov	sl, r0
   5f918:	ldr	r4, [r0]
   5f91c:	ldr	r5, [r4]
   5f920:	ldr	r0, [r4, #536]	; 0x218
   5f924:	add	r2, sp, #16
   5f928:	bl	60454 <fputs@plt+0x4f0a0>
   5f92c:	cmp	r0, #0
   5f930:	moveq	r0, #0
   5f934:	subeq	sp, fp, #28
   5f938:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f93c:	mov	r6, r0
   5f940:	ldr	r1, [r0, #12]
   5f944:	cmp	r1, #0
   5f948:	beq	5f964 <fputs@plt+0x4e5b0>
   5f94c:	ldr	r2, [r6]
   5f950:	mov	r0, r4
   5f954:	bl	1a8e8 <fputs@plt+0x9534>
   5f958:	mov	r0, #1
   5f95c:	sub	sp, fp, #28
   5f960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f964:	mov	r0, r4
   5f968:	mov	r1, r7
   5f96c:	bl	5feb0 <fputs@plt+0x4eafc>
   5f970:	mov	r1, r0
   5f974:	mov	r0, #1
   5f978:	cmp	r1, #0
   5f97c:	bne	5fa04 <fputs@plt+0x4e650>
   5f980:	mov	r0, r5
   5f984:	mov	r2, #72	; 0x48
   5f988:	mov	r3, #0
   5f98c:	bl	19680 <fputs@plt+0x82cc>
   5f990:	str	r0, [r7, #16]
   5f994:	cmp	r0, #0
   5f998:	moveq	r0, #2
   5f99c:	subeq	sp, fp, #28
   5f9a0:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f9a4:	mov	r9, r0
   5f9a8:	mov	r0, #1
   5f9ac:	strh	r0, [r9, #36]	; 0x24
   5f9b0:	ldr	r1, [r6]
   5f9b4:	mov	r0, r5
   5f9b8:	bl	1945c <fputs@plt+0x80a8>
   5f9bc:	str	r0, [r9]
   5f9c0:	movw	r0, #65535	; 0xffff
   5f9c4:	strh	r0, [r9, #32]
   5f9c8:	mov	r0, #200	; 0xc8
   5f9cc:	strh	r0, [r9, #38]	; 0x26
   5f9d0:	ldrb	r0, [r9, #42]	; 0x2a
   5f9d4:	orr	r0, r0, #66	; 0x42
   5f9d8:	strb	r0, [r9, #42]	; 0x2a
   5f9dc:	ldr	r1, [r6, #8]
   5f9e0:	mov	r0, r5
   5f9e4:	mov	r2, #0
   5f9e8:	bl	5a6d0 <fputs@plt+0x4931c>
   5f9ec:	mov	r2, r0
   5f9f0:	str	r0, [r7, #20]
   5f9f4:	ldrb	r1, [r5, #69]	; 0x45
   5f9f8:	mov	r0, #7
   5f9fc:	cmp	r1, #0
   5fa00:	beq	5fa0c <fputs@plt+0x4e658>
   5fa04:	sub	sp, fp, #28
   5fa08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5fa0c:	str	r2, [sp, #12]
   5fa10:	ldrb	r0, [r2, #4]
   5fa14:	sub	r0, r0, #115	; 0x73
   5fa18:	uxtb	r0, r0
   5fa1c:	str	r0, [sp, #8]
   5fa20:	cmp	r0, #1
   5fa24:	bhi	5fab4 <fputs@plt+0x4e700>
   5fa28:	ldr	r0, [sp, #12]
   5fa2c:	ldr	r7, [r0, #28]
   5fa30:	ldr	r0, [r7]
   5fa34:	cmp	r0, #1
   5fa38:	blt	5fab4 <fputs@plt+0x4e700>
   5fa3c:	add	r5, r7, #45	; 0x2d
   5fa40:	mov	r8, #0
   5fa44:	b	5fa94 <fputs@plt+0x4e6e0>
   5fa48:	ldr	r0, [r5, #-29]	; 0xffffffe3
   5fa4c:	cmp	r0, #0
   5fa50:	beq	5faa0 <fputs@plt+0x4e6ec>
   5fa54:	ldr	r1, [r6]
   5fa58:	bl	15b10 <fputs@plt+0x475c>
   5fa5c:	cmp	r0, #0
   5fa60:	bne	5faa0 <fputs@plt+0x4e6ec>
   5fa64:	str	r9, [r5, #-21]	; 0xffffffeb
   5fa68:	ldrb	r0, [r5]
   5fa6c:	orr	r0, r0, #32
   5fa70:	strb	r0, [r5]
   5fa74:	ldrh	r0, [r9, #36]	; 0x24
   5fa78:	add	r0, r0, #1
   5fa7c:	strh	r0, [r9, #36]	; 0x24
   5fa80:	ldr	r1, [sp, #12]
   5fa84:	ldr	r0, [r1, #8]
   5fa88:	orr	r0, r0, #8192	; 0x2000
   5fa8c:	str	r0, [r1, #8]
   5fa90:	b	5faa0 <fputs@plt+0x4e6ec>
   5fa94:	ldr	r0, [r5, #-33]	; 0xffffffdf
   5fa98:	cmp	r0, #0
   5fa9c:	beq	5fa48 <fputs@plt+0x4e694>
   5faa0:	add	r5, r5, #72	; 0x48
   5faa4:	add	r8, r8, #1
   5faa8:	ldr	r0, [r7]
   5faac:	cmp	r8, r0
   5fab0:	blt	5fa94 <fputs@plt+0x4e6e0>
   5fab4:	ldrh	r0, [r9, #36]	; 0x24
   5fab8:	cmp	r0, #3
   5fabc:	bcc	5fad0 <fputs@plt+0x4e71c>
   5fac0:	ldr	r2, [r6]
   5fac4:	movw	r1, #24853	; 0x6115
   5fac8:	movt	r1, #8
   5facc:	b	5f950 <fputs@plt+0x4e59c>
   5fad0:	movw	r0, #24896	; 0x6140
   5fad4:	movt	r0, #8
   5fad8:	str	r0, [r6, #12]
   5fadc:	ldr	r8, [r4, #536]	; 0x218
   5fae0:	ldr	r5, [sp, #16]
   5fae4:	str	r5, [r4, #536]	; 0x218
   5fae8:	ldr	r0, [sp, #8]
   5faec:	cmp	r0, #1
   5faf0:	ldr	r7, [sp, #12]
   5faf4:	mov	r1, r7
   5faf8:	ldrls	r1, [r7, #48]	; 0x30
   5fafc:	mov	r0, sl
   5fb00:	bl	5a0c0 <fputs@plt+0x48d0c>
   5fb04:	str	r5, [r4, #536]	; 0x218
   5fb08:	mov	r1, r7
   5fb0c:	mov	r0, r1
   5fb10:	ldr	r1, [r1, #48]	; 0x30
   5fb14:	cmp	r1, #0
   5fb18:	bne	5fb0c <fputs@plt+0x4e758>
   5fb1c:	ldr	r1, [r6, #4]
   5fb20:	ldr	r2, [r0]
   5fb24:	cmp	r1, #0
   5fb28:	beq	5fb64 <fputs@plt+0x4e7b0>
   5fb2c:	cmp	r2, #0
   5fb30:	beq	5fb68 <fputs@plt+0x4e7b4>
   5fb34:	ldr	r0, [r1]
   5fb38:	ldr	r3, [r2]
   5fb3c:	cmp	r3, r0
   5fb40:	beq	5fb68 <fputs@plt+0x4e7b4>
   5fb44:	ldr	r2, [r6]
   5fb48:	str	r0, [sp]
   5fb4c:	movw	r1, #24919	; 0x6157
   5fb50:	movt	r1, #8
   5fb54:	mov	r0, r4
   5fb58:	bl	1a8e8 <fputs@plt+0x9534>
   5fb5c:	str	r8, [r4, #536]	; 0x218
   5fb60:	b	5f958 <fputs@plt+0x4e5a4>
   5fb64:	mov	r1, r2
   5fb68:	add	r2, r9, #34	; 0x22
   5fb6c:	add	r3, r9, #4
   5fb70:	mov	r0, r4
   5fb74:	bl	5fbc4 <fputs@plt+0x4e810>
   5fb78:	ldr	r0, [sp, #8]
   5fb7c:	cmp	r0, #1
   5fb80:	bhi	5fbb0 <fputs@plt+0x4e7fc>
   5fb84:	ldr	r0, [r7, #8]
   5fb88:	movw	r1, #24991	; 0x619f
   5fb8c:	movt	r1, #8
   5fb90:	movw	r2, #24957	; 0x617d
   5fb94:	movt	r2, #8
   5fb98:	tst	r0, #8192	; 0x2000
   5fb9c:	moveq	r2, r1
   5fba0:	str	r2, [r6, #12]
   5fba4:	mov	r0, sl
   5fba8:	mov	r1, r7
   5fbac:	bl	5a0c0 <fputs@plt+0x48d0c>
   5fbb0:	mov	r0, #0
   5fbb4:	str	r0, [r6, #12]
   5fbb8:	str	r8, [r4, #536]	; 0x218
   5fbbc:	sub	sp, fp, #28
   5fbc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5fbc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5fbc8:	add	fp, sp, #28
   5fbcc:	sub	sp, sp, #44	; 0x2c
   5fbd0:	mov	r9, r3
   5fbd4:	mov	r8, r2
   5fbd8:	mov	r5, r1
   5fbdc:	ldr	r6, [r0]
   5fbe0:	add	r0, sp, #24
   5fbe4:	bl	3d37c <fputs@plt+0x2bfc8>
   5fbe8:	cmp	r5, #0
   5fbec:	beq	5fdf8 <fputs@plt+0x4ea44>
   5fbf0:	ldr	r7, [r5]
   5fbf4:	lsl	r2, r7, #4
   5fbf8:	mov	r4, #0
   5fbfc:	mov	r0, r6
   5fc00:	mov	r3, #0
   5fc04:	bl	19680 <fputs@plt+0x82cc>
   5fc08:	mov	sl, r0
   5fc0c:	strh	r7, [r8]
   5fc10:	str	r0, [r9]
   5fc14:	str	r7, [sp, #20]
   5fc18:	cmp	r7, #1
   5fc1c:	blt	5fe08 <fputs@plt+0x4ea54>
   5fc20:	str	r9, [sp, #8]
   5fc24:	str	r8, [sp, #12]
   5fc28:	add	r9, sp, #24
   5fc2c:	movw	r8, #25029	; 0x61c5
   5fc30:	movt	r8, #8
   5fc34:	mov	r4, #0
   5fc38:	str	sl, [sp, #4]
   5fc3c:	str	r5, [sp, #16]
   5fc40:	ldrb	r0, [r6, #69]	; 0x45
   5fc44:	cmp	r0, #0
   5fc48:	bne	5fde8 <fputs@plt+0x4ea34>
   5fc4c:	ldr	r0, [r5, #4]
   5fc50:	add	r1, r4, r4, lsl #2
   5fc54:	add	r5, r0, r1, lsl #2
   5fc58:	ldr	r2, [r5, #4]
   5fc5c:	cmp	r2, #0
   5fc60:	bne	5fcd4 <fputs@plt+0x4e920>
   5fc64:	ldr	r0, [r0, r1, lsl #2]
   5fc68:	bl	59c40 <fputs@plt+0x4888c>
   5fc6c:	b	5fc74 <fputs@plt+0x4e8c0>
   5fc70:	ldr	r0, [r0, #16]
   5fc74:	ldrb	r1, [r0]
   5fc78:	cmp	r1, #122	; 0x7a
   5fc7c:	beq	5fc70 <fputs@plt+0x4e8bc>
   5fc80:	cmp	r1, #27
   5fc84:	beq	5fcd0 <fputs@plt+0x4e91c>
   5fc88:	cmp	r1, #152	; 0x98
   5fc8c:	bne	5fcc8 <fputs@plt+0x4e914>
   5fc90:	ldr	r1, [r0, #44]	; 0x2c
   5fc94:	cmp	r1, #0
   5fc98:	beq	5fcc8 <fputs@plt+0x4e914>
   5fc9c:	ldrsh	r0, [r0, #32]
   5fca0:	cmn	r0, #1
   5fca4:	bgt	5fcbc <fputs@plt+0x4e908>
   5fca8:	ldrsh	r0, [r1, #32]
   5fcac:	cmp	r0, #0
   5fcb0:	movw	r2, #20152	; 0x4eb8
   5fcb4:	movt	r2, #8
   5fcb8:	blt	5fcd4 <fputs@plt+0x4e920>
   5fcbc:	ldr	r1, [r1, #4]
   5fcc0:	ldr	r2, [r1, r0, lsl #4]
   5fcc4:	b	5fcd4 <fputs@plt+0x4e920>
   5fcc8:	ldr	r2, [r5, #8]
   5fccc:	b	5fcd4 <fputs@plt+0x4e920>
   5fcd0:	ldr	r2, [r0, #8]
   5fcd4:	mov	r0, r6
   5fcd8:	movw	r1, #17688	; 0x4518
   5fcdc:	movt	r1, #8
   5fce0:	bl	1a96c <fputs@plt+0x95b8>
   5fce4:	mov	r5, r0
   5fce8:	mov	r0, #0
   5fcec:	str	r0, [fp, #-32]	; 0xffffffe0
   5fcf0:	b	5fd00 <fputs@plt+0x4e94c>
   5fcf4:	mov	r0, #4
   5fcf8:	sub	r1, fp, #32
   5fcfc:	bl	159a8 <fputs@plt+0x45f4>
   5fd00:	cmp	r5, #0
   5fd04:	beq	5fd9c <fputs@plt+0x4e9e8>
   5fd08:	mov	r0, r9
   5fd0c:	mov	r1, r5
   5fd10:	bl	43714 <fputs@plt+0x32360>
   5fd14:	cmp	r0, #0
   5fd18:	beq	5fdac <fputs@plt+0x4e9f8>
   5fd1c:	mov	r0, r5
   5fd20:	bl	1358c <fputs@plt+0x21d8>
   5fd24:	mov	r2, r0
   5fd28:	cmp	r0, #1
   5fd2c:	blt	5fd68 <fputs@plt+0x4e9b4>
   5fd30:	sub	r1, r5, #1
   5fd34:	mov	r3, r2
   5fd38:	mov	r0, r3
   5fd3c:	cmp	r3, #2
   5fd40:	blt	5fd58 <fputs@plt+0x4e9a4>
   5fd44:	sub	r3, r0, #1
   5fd48:	ldrb	r7, [r1, r0]
   5fd4c:	sub	r7, r7, #48	; 0x30
   5fd50:	cmp	r7, #10
   5fd54:	bcc	5fd38 <fputs@plt+0x4e984>
   5fd58:	add	r1, r5, r0
   5fd5c:	ldrb	r1, [r1, #-1]
   5fd60:	cmp	r1, #58	; 0x3a
   5fd64:	subeq	r2, r0, #1
   5fd68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5fd6c:	add	r0, r0, #1
   5fd70:	str	r0, [fp, #-32]	; 0xffffffe0
   5fd74:	str	r0, [sp]
   5fd78:	mov	r0, r6
   5fd7c:	mov	r1, r8
   5fd80:	mov	r3, r5
   5fd84:	bl	1a96c <fputs@plt+0x95b8>
   5fd88:	mov	r5, r0
   5fd8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5fd90:	cmp	r0, #4
   5fd94:	bcc	5fd00 <fputs@plt+0x4e94c>
   5fd98:	b	5fcf4 <fputs@plt+0x4e940>
   5fd9c:	mov	r0, #0
   5fda0:	str	r0, [sl]
   5fda4:	ldr	r5, [sp, #16]
   5fda8:	b	5fdd4 <fputs@plt+0x4ea20>
   5fdac:	str	r5, [sl]
   5fdb0:	mov	r0, r9
   5fdb4:	mov	r1, r5
   5fdb8:	mov	r2, sl
   5fdbc:	bl	43c54 <fputs@plt+0x328a0>
   5fdc0:	cmp	r0, sl
   5fdc4:	ldr	r5, [sp, #16]
   5fdc8:	bne	5fdd4 <fputs@plt+0x4ea20>
   5fdcc:	mov	r0, r6
   5fdd0:	bl	19084 <fputs@plt+0x7cd0>
   5fdd4:	add	sl, sl, #16
   5fdd8:	add	r4, r4, #1
   5fddc:	ldr	r0, [sp, #20]
   5fde0:	cmp	r4, r0
   5fde4:	blt	5fc40 <fputs@plt+0x4e88c>
   5fde8:	ldr	r8, [sp, #12]
   5fdec:	ldr	r9, [sp, #8]
   5fdf0:	ldr	sl, [sp, #4]
   5fdf4:	b	5fe08 <fputs@plt+0x4ea54>
   5fdf8:	mov	sl, #0
   5fdfc:	strh	sl, [r8]
   5fe00:	str	sl, [r9]
   5fe04:	mov	r4, #0
   5fe08:	add	r0, sp, #24
   5fe0c:	bl	3d388 <fputs@plt+0x2bfd4>
   5fe10:	ldrb	r0, [r6, #69]	; 0x45
   5fe14:	cmp	r0, #0
   5fe18:	beq	5fe54 <fputs@plt+0x4eaa0>
   5fe1c:	cmp	r4, #0
   5fe20:	beq	5fe3c <fputs@plt+0x4ea88>
   5fe24:	mov	r5, sl
   5fe28:	ldr	r1, [r5], #16
   5fe2c:	mov	r0, r6
   5fe30:	bl	13cb4 <fputs@plt+0x2900>
   5fe34:	subs	r4, r4, #1
   5fe38:	bne	5fe28 <fputs@plt+0x4ea74>
   5fe3c:	mov	r0, r6
   5fe40:	mov	r1, sl
   5fe44:	bl	13cb4 <fputs@plt+0x2900>
   5fe48:	mov	r0, #0
   5fe4c:	str	r0, [r9]
   5fe50:	strh	r0, [r8]
   5fe54:	sub	sp, fp, #28
   5fe58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5fe5c:	push	{r4, r5, r6, r7, fp, lr}
   5fe60:	add	fp, sp, #16
   5fe64:	mov	r6, r2
   5fe68:	mov	r4, r1
   5fe6c:	mov	r5, r0
   5fe70:	ldr	r1, [r2]
   5fe74:	cmp	r1, #0
   5fe78:	beq	5fe94 <fputs@plt+0x4eae0>
   5fe7c:	ldr	r7, [r5]
   5fe80:	mov	r0, r7
   5fe84:	bl	1aa0c <fputs@plt+0x9658>
   5fe88:	ldr	r1, [r7, #16]
   5fe8c:	add	r0, r1, r0, lsl #4
   5fe90:	b	5fe98 <fputs@plt+0x4eae4>
   5fe94:	add	r0, r6, #4
   5fe98:	ldr	r2, [r6, #8]
   5fe9c:	ldr	r3, [r0]
   5fea0:	mov	r0, r5
   5fea4:	mov	r1, r4
   5fea8:	pop	{r4, r5, r6, r7, fp, lr}
   5feac:	b	1a7e0 <fputs@plt+0x942c>
   5feb0:	ldrb	r3, [r1, #37]	; 0x25
   5feb4:	mov	r2, #0
   5feb8:	tst	r3, #4
   5febc:	beq	5fee0 <fputs@plt+0x4eb2c>
   5fec0:	push	{fp, lr}
   5fec4:	mov	fp, sp
   5fec8:	ldr	r2, [r1, #8]
   5fecc:	movw	r1, #25037	; 0x61cd
   5fed0:	movt	r1, #8
   5fed4:	bl	1a8e8 <fputs@plt+0x9534>
   5fed8:	mov	r2, #1
   5fedc:	pop	{fp, lr}
   5fee0:	mov	r0, r2
   5fee4:	bx	lr
   5fee8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5feec:	add	fp, sp, #28
   5fef0:	sub	sp, sp, #4
   5fef4:	mov	r4, r1
   5fef8:	mov	r6, r0
   5fefc:	ldr	r5, [r0]
   5ff00:	bl	604e4 <fputs@plt+0x4f130>
   5ff04:	mov	r7, #1
   5ff08:	cmp	r0, #0
   5ff0c:	bne	60060 <fputs@plt+0x4ecac>
   5ff10:	ldrb	r0, [r4, #42]	; 0x2a
   5ff14:	mov	r7, #0
   5ff18:	tst	r0, #16
   5ff1c:	bne	60060 <fputs@plt+0x4ecac>
   5ff20:	mov	r9, r4
   5ff24:	ldrsh	r0, [r9, #34]!	; 0x22
   5ff28:	cmp	r0, #0
   5ff2c:	bgt	60060 <fputs@plt+0x4ecac>
   5ff30:	cmn	r0, #1
   5ff34:	ble	5ff74 <fputs@plt+0x4ebc0>
   5ff38:	ldr	r1, [r4, #24]
   5ff3c:	cmp	r1, #0
   5ff40:	beq	5ff90 <fputs@plt+0x4ebdc>
   5ff44:	ldr	r0, [r5, #256]	; 0x100
   5ff48:	add	r0, r0, #1
   5ff4c:	str	r0, [r5, #256]	; 0x100
   5ff50:	add	r3, r4, #4
   5ff54:	mov	r0, r6
   5ff58:	mov	r2, r9
   5ff5c:	bl	5fbc4 <fputs@plt+0x4e810>
   5ff60:	ldr	r0, [r5, #256]	; 0x100
   5ff64:	sub	r0, r0, #1
   5ff68:	str	r0, [r5, #256]	; 0x100
   5ff6c:	mov	r7, #0
   5ff70:	b	60050 <fputs@plt+0x4ec9c>
   5ff74:	ldr	r2, [r4]
   5ff78:	movw	r1, #25060	; 0x61e4
   5ff7c:	movt	r1, #8
   5ff80:	mov	r0, r6
   5ff84:	bl	1a8e8 <fputs@plt+0x9534>
   5ff88:	mov	r7, #1
   5ff8c:	b	60060 <fputs@plt+0x4ecac>
   5ff90:	ldr	r1, [r4, #12]
   5ff94:	mov	r0, r5
   5ff98:	mov	r2, #0
   5ff9c:	bl	5a6d0 <fputs@plt+0x4931c>
   5ffa0:	cmp	r0, #0
   5ffa4:	beq	60030 <fputs@plt+0x4ec7c>
   5ffa8:	mov	r8, r0
   5ffac:	ldr	r7, [r6, #72]	; 0x48
   5ffb0:	ldr	r1, [r0, #28]
   5ffb4:	mov	r0, r6
   5ffb8:	bl	5f88c <fputs@plt+0x4e4d8>
   5ffbc:	movw	r0, #65535	; 0xffff
   5ffc0:	strh	r0, [r9]
   5ffc4:	ldr	r0, [r5, #256]	; 0x100
   5ffc8:	ldr	sl, [r5, #296]	; 0x128
   5ffcc:	mov	r1, #0
   5ffd0:	str	r1, [r5, #296]	; 0x128
   5ffd4:	add	r0, r0, #1
   5ffd8:	str	r0, [r5, #256]	; 0x100
   5ffdc:	mov	r0, r6
   5ffe0:	mov	r1, r8
   5ffe4:	bl	5c46c <fputs@plt+0x4b0b8>
   5ffe8:	mov	r1, r0
   5ffec:	str	sl, [r5, #296]	; 0x128
   5fff0:	ldr	r0, [r5, #256]	; 0x100
   5fff4:	sub	r0, r0, #1
   5fff8:	str	r0, [r5, #256]	; 0x100
   5fffc:	str	r7, [r6, #72]	; 0x48
   60000:	cmp	r1, #0
   60004:	beq	60038 <fputs@plt+0x4ec84>
   60008:	ldrh	r0, [r1, #34]	; 0x22
   6000c:	strh	r0, [r4, #34]	; 0x22
   60010:	ldr	r0, [r1, #4]
   60014:	str	r0, [r4, #4]
   60018:	mov	r7, #0
   6001c:	str	r7, [r1, #4]
   60020:	strh	r7, [r1, #34]	; 0x22
   60024:	mov	r0, r5
   60028:	bl	13ae8 <fputs@plt+0x2734>
   6002c:	b	60044 <fputs@plt+0x4ec90>
   60030:	mov	r7, #1
   60034:	b	60050 <fputs@plt+0x4ec9c>
   60038:	mov	r0, #0
   6003c:	strh	r0, [r9]
   60040:	mov	r7, #1
   60044:	mov	r0, r5
   60048:	mov	r1, r8
   6004c:	bl	4408c <fputs@plt+0x32cd8>
   60050:	ldr	r0, [r4, #64]	; 0x40
   60054:	ldrh	r1, [r0, #78]	; 0x4e
   60058:	orr	r1, r1, #2
   6005c:	strh	r1, [r0, #78]	; 0x4e
   60060:	mov	r0, r7
   60064:	sub	sp, fp, #28
   60068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6006c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60070:	add	fp, sp, #24
   60074:	mov	r8, r0
   60078:	ldr	r0, [r1, #16]
   6007c:	mov	r4, #0
   60080:	cmp	r0, #0
   60084:	beq	600d0 <fputs@plt+0x4ed1c>
   60088:	mov	r6, r1
   6008c:	ldrb	r1, [r1, #37]	; 0x25
   60090:	tst	r1, #2
   60094:	beq	600d0 <fputs@plt+0x4ed1c>
   60098:	ldr	r5, [r0, #8]
   6009c:	ldr	r7, [r6, #64]	; 0x40
   600a0:	cmp	r5, #0
   600a4:	bne	600b8 <fputs@plt+0x4ed04>
   600a8:	b	600d8 <fputs@plt+0x4ed24>
   600ac:	ldr	r5, [r5, #20]
   600b0:	cmp	r5, #0
   600b4:	beq	600d8 <fputs@plt+0x4ed24>
   600b8:	ldr	r0, [r5]
   600bc:	mov	r1, r7
   600c0:	bl	15b10 <fputs@plt+0x475c>
   600c4:	cmp	r0, #0
   600c8:	bne	600ac <fputs@plt+0x4ecf8>
   600cc:	str	r5, [r6, #68]	; 0x44
   600d0:	mov	r0, r4
   600d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   600d8:	movw	r1, #25090	; 0x6202
   600dc:	movt	r1, #8
   600e0:	mov	r0, r8
   600e4:	mov	r2, r7
   600e8:	mov	r3, #0
   600ec:	bl	1a8e8 <fputs@plt+0x9534>
   600f0:	mov	r4, #1
   600f4:	strb	r4, [r8, #17]
   600f8:	mov	r0, r4
   600fc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60104:	add	fp, sp, #28
   60108:	sub	sp, sp, #52	; 0x34
   6010c:	mov	r2, r0
   60110:	ldr	r6, [r1, #28]
   60114:	ldr	r3, [r6]
   60118:	mov	r0, #0
   6011c:	cmp	r3, #2
   60120:	blt	60368 <fputs@plt+0x4efb4>
   60124:	str	r2, [sp, #32]
   60128:	str	r1, [sp, #16]
   6012c:	add	r0, r1, #32
   60130:	str	r0, [sp, #28]
   60134:	add	r1, r6, #8
   60138:	add	r2, r6, #80	; 0x50
   6013c:	mov	r0, #0
   60140:	str	r0, [sp, #24]
   60144:	str	r2, [sp, #36]	; 0x24
   60148:	str	r1, [sp, #20]
   6014c:	ldr	r0, [r1, #16]
   60150:	cmp	r0, #0
   60154:	ldrne	r0, [sp, #36]	; 0x24
   60158:	ldrne	r5, [r0, #16]
   6015c:	cmpne	r5, #0
   60160:	bne	60194 <fputs@plt+0x4ede0>
   60164:	ldr	r1, [sp, #20]
   60168:	add	r1, r1, #72	; 0x48
   6016c:	ldr	r2, [sp, #36]	; 0x24
   60170:	add	r2, r2, #72	; 0x48
   60174:	ldr	r3, [sp, #24]
   60178:	add	r3, r3, #1
   6017c:	ldr	r0, [r6]
   60180:	sub	r0, r0, #1
   60184:	str	r3, [sp, #24]
   60188:	cmp	r3, r0
   6018c:	blt	60144 <fputs@plt+0x4ed90>
   60190:	b	60364 <fputs@plt+0x4efb0>
   60194:	ldr	r0, [sp, #36]	; 0x24
   60198:	ldrb	r8, [r0, #36]	; 0x24
   6019c:	ubfx	r0, r8, #5, #1
   601a0:	str	r0, [sp, #40]	; 0x28
   601a4:	tst	r8, #4
   601a8:	ldr	r9, [sp, #32]
   601ac:	ldr	sl, [sp, #28]
   601b0:	beq	60244 <fputs@plt+0x4ee90>
   601b4:	ldr	r1, [sp, #36]	; 0x24
   601b8:	ldr	r0, [r1, #48]	; 0x30
   601bc:	cmp	r0, #0
   601c0:	ldreq	r0, [r1, #52]	; 0x34
   601c4:	cmpeq	r0, #0
   601c8:	bne	60330 <fputs@plt+0x4ef7c>
   601cc:	ldrsh	r0, [r5, #34]	; 0x22
   601d0:	cmp	r0, #1
   601d4:	blt	60244 <fputs@plt+0x4ee90>
   601d8:	ldr	r0, [sp, #24]
   601dc:	add	r7, r0, #1
   601e0:	mov	r4, #0
   601e4:	ldr	r0, [r5, #4]
   601e8:	ldr	r2, [r0, r4, lsl #4]
   601ec:	sub	r0, fp, #36	; 0x24
   601f0:	str	r0, [sp]
   601f4:	mov	r0, r6
   601f8:	mov	r1, r7
   601fc:	sub	r3, fp, #32
   60200:	bl	60384 <fputs@plt+0x4efd0>
   60204:	cmp	r0, #0
   60208:	beq	60234 <fputs@plt+0x4ee80>
   6020c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   60210:	ldr	r2, [fp, #-32]	; 0xffffffe0
   60214:	str	r7, [sp]
   60218:	str	r4, [sp, #4]
   6021c:	ldr	r0, [sp, #40]	; 0x28
   60220:	str	r0, [sp, #8]
   60224:	str	sl, [sp, #12]
   60228:	mov	r0, r9
   6022c:	mov	r1, r6
   60230:	bl	605b4 <fputs@plt+0x4f200>
   60234:	add	r4, r4, #1
   60238:	ldrsh	r0, [r5, #34]	; 0x22
   6023c:	cmp	r4, r0
   60240:	blt	601e4 <fputs@plt+0x4ee30>
   60244:	ldr	r7, [sp, #36]	; 0x24
   60248:	ldr	r0, [r7, #48]	; 0x30
   6024c:	cmp	r0, #0
   60250:	beq	6028c <fputs@plt+0x4eed8>
   60254:	ldr	r1, [r7, #52]	; 0x34
   60258:	cmp	r1, #0
   6025c:	bne	60370 <fputs@plt+0x4efbc>
   60260:	ands	r1, r8, #32
   60264:	ldrne	r1, [r7, #44]	; 0x2c
   60268:	blne	6064c <fputs@plt+0x4f298>
   6026c:	ldr	r2, [r7, #48]	; 0x30
   60270:	ldr	r4, [sp, #16]
   60274:	ldr	r1, [r4, #32]
   60278:	ldr	r0, [r9]
   6027c:	bl	606e8 <fputs@plt+0x4f334>
   60280:	str	r0, [r4, #32]
   60284:	mov	r0, #0
   60288:	str	r0, [r7, #48]	; 0x30
   6028c:	ldr	r9, [r7, #52]	; 0x34
   60290:	cmp	r9, #0
   60294:	beq	60164 <fputs@plt+0x4edb0>
   60298:	ldr	r0, [r9, #4]
   6029c:	cmp	r0, #1
   602a0:	blt	60164 <fputs@plt+0x4edb0>
   602a4:	ldr	r0, [sp, #24]
   602a8:	add	r7, r0, #1
   602ac:	mov	sl, #0
   602b0:	ldr	r0, [r9]
   602b4:	ldr	r4, [r0, sl, lsl #3]
   602b8:	mov	r0, r5
   602bc:	mov	r1, r4
   602c0:	bl	6079c <fputs@plt+0x4f3e8>
   602c4:	cmp	r0, #0
   602c8:	blt	60344 <fputs@plt+0x4ef90>
   602cc:	mov	r8, r0
   602d0:	sub	r0, fp, #36	; 0x24
   602d4:	str	r0, [sp]
   602d8:	mov	r0, r6
   602dc:	mov	r1, r7
   602e0:	mov	r2, r4
   602e4:	sub	r3, fp, #32
   602e8:	bl	60384 <fputs@plt+0x4efd0>
   602ec:	cmp	r0, #0
   602f0:	beq	60344 <fputs@plt+0x4ef90>
   602f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   602f8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   602fc:	stm	sp, {r7, r8}
   60300:	ldr	r0, [sp, #40]	; 0x28
   60304:	str	r0, [sp, #8]
   60308:	ldr	r0, [sp, #28]
   6030c:	str	r0, [sp, #12]
   60310:	ldr	r0, [sp, #32]
   60314:	mov	r1, r6
   60318:	bl	605b4 <fputs@plt+0x4f200>
   6031c:	add	sl, sl, #1
   60320:	ldr	r0, [r9, #4]
   60324:	cmp	sl, r0
   60328:	blt	602b0 <fputs@plt+0x4eefc>
   6032c:	b	60164 <fputs@plt+0x4edb0>
   60330:	movw	r1, #25108	; 0x6214
   60334:	movt	r1, #8
   60338:	mov	r0, r9
   6033c:	mov	r2, #0
   60340:	b	60354 <fputs@plt+0x4efa0>
   60344:	movw	r1, #25213	; 0x627d
   60348:	movt	r1, #8
   6034c:	ldr	r0, [sp, #32]
   60350:	mov	r2, r4
   60354:	bl	1a8e8 <fputs@plt+0x9534>
   60358:	mov	r0, #1
   6035c:	sub	sp, fp, #28
   60360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60364:	mov	r0, #0
   60368:	sub	sp, fp, #28
   6036c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60370:	movw	r1, #25158	; 0x6246
   60374:	movt	r1, #8
   60378:	mov	r0, r9
   6037c:	bl	1a8e8 <fputs@plt+0x9534>
   60380:	b	60358 <fputs@plt+0x4efa4>
   60384:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   60388:	add	fp, sp, #24
   6038c:	cmp	r1, #1
   60390:	blt	603d0 <fputs@plt+0x4f01c>
   60394:	mov	r9, r3
   60398:	mov	r5, r2
   6039c:	mov	r6, r1
   603a0:	ldr	r8, [fp, #8]
   603a4:	add	r4, r0, #24
   603a8:	mov	r7, #0
   603ac:	ldr	r0, [r4]
   603b0:	mov	r1, r5
   603b4:	bl	6079c <fputs@plt+0x4f3e8>
   603b8:	cmp	r0, #0
   603bc:	bge	603d8 <fputs@plt+0x4f024>
   603c0:	add	r4, r4, #72	; 0x48
   603c4:	add	r7, r7, #1
   603c8:	cmp	r7, r6
   603cc:	blt	603ac <fputs@plt+0x4eff8>
   603d0:	mov	r0, #0
   603d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   603d8:	mov	r1, r0
   603dc:	mov	r0, #1
   603e0:	cmp	r9, #0
   603e4:	strne	r7, [r9]
   603e8:	strne	r1, [r8]
   603ec:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   603f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   603f4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   603f8:	add	fp, sp, #24
   603fc:	mvn	r8, #0
   60400:	cmp	r0, #0
   60404:	beq	6044c <fputs@plt+0x4f098>
   60408:	mov	r6, r0
   6040c:	ldr	r0, [r0, #4]
   60410:	cmp	r0, #1
   60414:	blt	6044c <fputs@plt+0x4f098>
   60418:	mov	r5, r1
   6041c:	ldr	r4, [r6]
   60420:	mov	r7, #0
   60424:	ldr	r0, [r4, r7, lsl #3]
   60428:	mov	r1, r5
   6042c:	bl	15b10 <fputs@plt+0x475c>
   60430:	cmp	r0, #0
   60434:	moveq	r0, r7
   60438:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   6043c:	add	r7, r7, #1
   60440:	ldr	r0, [r6, #4]
   60444:	cmp	r7, r0
   60448:	blt	60424 <fputs@plt+0x4f070>
   6044c:	mov	r0, r8
   60450:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60454:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60458:	add	fp, sp, #24
   6045c:	mov	r5, r0
   60460:	ldr	r0, [r1, #4]
   60464:	cmp	r0, #0
   60468:	bne	6047c <fputs@plt+0x4f0c8>
   6046c:	ldr	r6, [r1, #8]
   60470:	cmp	r6, #0
   60474:	cmpne	r5, #0
   60478:	bne	60488 <fputs@plt+0x4f0d4>
   6047c:	mov	r7, #0
   60480:	mov	r0, r7
   60484:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60488:	mov	r8, r2
   6048c:	ldr	r0, [r5]
   60490:	cmp	r0, #1
   60494:	blt	604c8 <fputs@plt+0x4f114>
   60498:	add	r7, r5, #8
   6049c:	mov	r4, #0
   604a0:	ldr	r1, [r7]
   604a4:	mov	r0, r6
   604a8:	bl	15b10 <fputs@plt+0x475c>
   604ac:	cmp	r0, #0
   604b0:	beq	604d8 <fputs@plt+0x4f124>
   604b4:	add	r4, r4, #1
   604b8:	add	r7, r7, #16
   604bc:	ldr	r0, [r5]
   604c0:	cmp	r4, r0
   604c4:	blt	604a0 <fputs@plt+0x4f0ec>
   604c8:	ldr	r5, [r5, #4]
   604cc:	cmp	r5, #0
   604d0:	bne	6048c <fputs@plt+0x4f0d8>
   604d4:	b	6047c <fputs@plt+0x4f0c8>
   604d8:	str	r5, [r8]
   604dc:	mov	r0, r7
   604e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   604e4:	push	{r4, r5, r6, r7, fp, lr}
   604e8:	add	fp, sp, #16
   604ec:	sub	sp, sp, #8
   604f0:	mov	r4, r0
   604f4:	ldrb	r0, [r1, #42]	; 0x2a
   604f8:	mov	r6, #0
   604fc:	tst	r0, #16
   60500:	beq	605a8 <fputs@plt+0x4f1f4>
   60504:	mov	r7, r1
   60508:	ldr	r5, [r4]
   6050c:	mov	r0, r5
   60510:	bl	45b98 <fputs@plt+0x347e4>
   60514:	cmp	r0, #0
   60518:	bne	605a8 <fputs@plt+0x4f1f4>
   6051c:	ldr	r0, [r7, #52]	; 0x34
   60520:	ldr	r1, [r0]
   60524:	add	r0, r5, #320	; 0x140
   60528:	bl	43714 <fputs@plt+0x32360>
   6052c:	cmp	r0, #0
   60530:	beq	6058c <fputs@plt+0x4f1d8>
   60534:	mov	r2, r0
   60538:	mov	r0, #0
   6053c:	str	r0, [sp, #4]
   60540:	ldr	r0, [r2]
   60544:	ldr	r3, [r0, #8]
   60548:	add	r0, sp, #4
   6054c:	str	r0, [sp]
   60550:	mov	r0, r5
   60554:	mov	r1, r7
   60558:	bl	45814 <fputs@plt+0x34460>
   6055c:	mov	r6, r0
   60560:	cmp	r0, #0
   60564:	beq	6057c <fputs@plt+0x4f1c8>
   60568:	ldr	r2, [sp, #4]
   6056c:	movw	r1, #17688	; 0x4518
   60570:	movt	r1, #8
   60574:	mov	r0, r4
   60578:	bl	1a8e8 <fputs@plt+0x9534>
   6057c:	ldr	r1, [sp, #4]
   60580:	mov	r0, r5
   60584:	bl	13cb4 <fputs@plt+0x2900>
   60588:	b	605a8 <fputs@plt+0x4f1f4>
   6058c:	ldr	r0, [r7, #52]	; 0x34
   60590:	ldr	r2, [r0]
   60594:	movw	r1, #22363	; 0x575b
   60598:	movt	r1, #8
   6059c:	mov	r0, r4
   605a0:	bl	1a8e8 <fputs@plt+0x9534>
   605a4:	mov	r6, #1
   605a8:	mov	r0, r6
   605ac:	sub	sp, fp, #16
   605b0:	pop	{r4, r5, r6, r7, fp, pc}
   605b4:	push	{r4, r5, r6, r7, fp, lr}
   605b8:	add	fp, sp, #16
   605bc:	sub	sp, sp, #8
   605c0:	mov	r5, r1
   605c4:	mov	r6, r0
   605c8:	ldr	r4, [r0]
   605cc:	mov	r0, r4
   605d0:	bl	607f4 <fputs@plt+0x4f440>
   605d4:	mov	r7, r0
   605d8:	ldr	r2, [fp, #8]
   605dc:	ldr	r3, [fp, #12]
   605e0:	mov	r0, r4
   605e4:	mov	r1, r5
   605e8:	bl	607f4 <fputs@plt+0x4f440>
   605ec:	mov	r5, r0
   605f0:	mov	r0, #0
   605f4:	str	r0, [sp]
   605f8:	mov	r0, r6
   605fc:	mov	r1, #79	; 0x4f
   60600:	mov	r2, r7
   60604:	mov	r3, r5
   60608:	bl	4ae18 <fputs@plt+0x39a64>
   6060c:	mov	r2, r0
   60610:	ldr	r6, [fp, #20]
   60614:	ldr	r0, [fp, #16]
   60618:	cmp	r0, #0
   6061c:	cmpne	r2, #0
   60620:	ldrne	r0, [r2, #4]
   60624:	orrne	r0, r0, #1
   60628:	strne	r0, [r2, #4]
   6062c:	ldrne	r0, [r5, #28]
   60630:	strhne	r0, [r2, #36]	; 0x24
   60634:	ldr	r1, [r6]
   60638:	mov	r0, r4
   6063c:	bl	606e8 <fputs@plt+0x4f334>
   60640:	str	r0, [r6]
   60644:	sub	sp, fp, #16
   60648:	pop	{r4, r5, r6, r7, fp, pc}
   6064c:	push	{r4, r5, r6, r7, fp, lr}
   60650:	add	fp, sp, #16
   60654:	cmp	r0, #0
   60658:	popeq	{r4, r5, r6, r7, fp, pc}
   6065c:	mov	r4, r1
   60660:	mov	r5, r0
   60664:	strh	r4, [r5, #36]	; 0x24
   60668:	ldr	r0, [r5, #4]
   6066c:	orr	r0, r0, #1
   60670:	str	r0, [r5, #4]
   60674:	ldrb	r0, [r5]
   60678:	cmp	r0, #151	; 0x97
   6067c:	bne	606cc <fputs@plt+0x4f318>
   60680:	ldr	r0, [r5, #20]
   60684:	cmp	r0, #0
   60688:	beq	606cc <fputs@plt+0x4f318>
   6068c:	ldr	r0, [r5, #20]
   60690:	ldr	r1, [r0]
   60694:	cmp	r1, #1
   60698:	blt	606cc <fputs@plt+0x4f318>
   6069c:	mov	r6, #0
   606a0:	mov	r7, #0
   606a4:	ldr	r0, [r0, #4]
   606a8:	ldr	r0, [r0, r6]
   606ac:	mov	r1, r4
   606b0:	bl	6064c <fputs@plt+0x4f298>
   606b4:	add	r6, r6, #20
   606b8:	add	r7, r7, #1
   606bc:	ldr	r0, [r5, #20]
   606c0:	ldr	r1, [r0]
   606c4:	cmp	r7, r1
   606c8:	blt	606a4 <fputs@plt+0x4f2f0>
   606cc:	ldr	r0, [r5, #12]
   606d0:	mov	r1, r4
   606d4:	bl	6064c <fputs@plt+0x4f298>
   606d8:	ldr	r5, [r5, #16]
   606dc:	cmp	r5, #0
   606e0:	bne	60664 <fputs@plt+0x4f2b0>
   606e4:	pop	{r4, r5, r6, r7, fp, pc}
   606e8:	push	{r4, r5, r6, r7, fp, lr}
   606ec:	add	fp, sp, #16
   606f0:	mov	r4, r2
   606f4:	cmp	r1, #0
   606f8:	moveq	r0, r4
   606fc:	popeq	{r4, r5, r6, r7, fp, pc}
   60700:	mov	r6, r1
   60704:	cmp	r4, #0
   60708:	moveq	r0, r6
   6070c:	popeq	{r4, r5, r6, r7, fp, pc}
   60710:	mov	r5, r0
   60714:	mov	r0, r6
   60718:	bl	5bb08 <fputs@plt+0x4a754>
   6071c:	cmp	r0, #0
   60720:	bne	60734 <fputs@plt+0x4f380>
   60724:	mov	r0, r4
   60728:	bl	5bb08 <fputs@plt+0x4a754>
   6072c:	cmp	r0, #0
   60730:	beq	60768 <fputs@plt+0x4f3b4>
   60734:	mov	r0, r5
   60738:	mov	r1, r6
   6073c:	bl	43f70 <fputs@plt+0x32bbc>
   60740:	mov	r0, r5
   60744:	mov	r1, r4
   60748:	bl	43f70 <fputs@plt+0x32bbc>
   6074c:	movw	r2, #13700	; 0x3584
   60750:	movt	r2, #8
   60754:	mov	r0, r5
   60758:	mov	r1, #132	; 0x84
   6075c:	mov	r3, #0
   60760:	pop	{r4, r5, r6, r7, fp, lr}
   60764:	b	5ca50 <fputs@plt+0x4b69c>
   60768:	mov	r0, r5
   6076c:	mov	r1, #72	; 0x48
   60770:	mov	r2, #0
   60774:	mov	r3, #0
   60778:	bl	5ca50 <fputs@plt+0x4b69c>
   6077c:	mov	r7, r0
   60780:	mov	r0, r5
   60784:	mov	r1, r7
   60788:	mov	r2, r6
   6078c:	mov	r3, r4
   60790:	bl	608a0 <fputs@plt+0x4f4ec>
   60794:	mov	r0, r7
   60798:	pop	{r4, r5, r6, r7, fp, pc}
   6079c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   607a0:	add	fp, sp, #24
   607a4:	mov	r6, r0
   607a8:	ldrsh	r0, [r0, #34]	; 0x22
   607ac:	mvn	r8, #0
   607b0:	cmp	r0, #1
   607b4:	blt	607ec <fputs@plt+0x4f438>
   607b8:	mov	r5, r1
   607bc:	ldr	r4, [r6, #4]
   607c0:	mov	r7, #0
   607c4:	ldr	r0, [r4, r7, lsl #4]
   607c8:	mov	r1, r5
   607cc:	bl	15b10 <fputs@plt+0x475c>
   607d0:	cmp	r0, #0
   607d4:	moveq	r0, r7
   607d8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   607dc:	add	r7, r7, #1
   607e0:	ldrsh	r0, [r6, #34]	; 0x22
   607e4:	cmp	r7, r0
   607e8:	blt	607c4 <fputs@plt+0x4f410>
   607ec:	mov	r0, r8
   607f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   607f4:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   607f8:	add	fp, sp, #24
   607fc:	mov	r4, r3
   60800:	mov	r6, r2
   60804:	mov	r5, r1
   60808:	mov	r1, #152	; 0x98
   6080c:	mov	r2, #0
   60810:	mov	r3, #0
   60814:	bl	5ca50 <fputs@plt+0x4b69c>
   60818:	cmp	r0, #0
   6081c:	popeq	{r4, r5, r6, r8, r9, sl, fp, pc}
   60820:	add	r1, r6, r6, lsl #3
   60824:	add	r1, r5, r1, lsl #3
   60828:	ldr	r2, [r1, #24]
   6082c:	str	r2, [r0, #44]	; 0x2c
   60830:	ldr	r3, [r1, #52]	; 0x34
   60834:	str	r3, [r0, #28]
   60838:	ldrsh	r2, [r2, #32]
   6083c:	cmp	r2, r4
   60840:	bne	60850 <fputs@plt+0x4f49c>
   60844:	movw	r1, #65535	; 0xffff
   60848:	strh	r1, [r0, #32]
   6084c:	b	60890 <fputs@plt+0x4f4dc>
   60850:	strh	r4, [r0, #32]
   60854:	cmp	r4, #63	; 0x3f
   60858:	movge	r4, #63	; 0x3f
   6085c:	rsb	r2, r4, #32
   60860:	mov	r3, #1
   60864:	lsr	r2, r3, r2
   60868:	sub	r6, r4, #32
   6086c:	cmp	r6, #0
   60870:	lslge	r2, r3, r6
   60874:	ldrd	r8, [r1, #64]	; 0x40
   60878:	orr	r5, r9, r2
   6087c:	lsl	r2, r3, r4
   60880:	cmp	r6, #0
   60884:	movwge	r2, #0
   60888:	orr	r4, r8, r2
   6088c:	strd	r4, [r1, #64]	; 0x40
   60890:	ldr	r1, [r0, #4]
   60894:	orr	r1, r1, #4
   60898:	str	r1, [r0, #4]
   6089c:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   608a0:	push	{r4, r5, fp, lr}
   608a4:	add	fp, sp, #8
   608a8:	mov	r4, r3
   608ac:	cmp	r1, #0
   608b0:	beq	60908 <fputs@plt+0x4f554>
   608b4:	movw	r0, #256	; 0x100
   608b8:	movt	r0, #32
   608bc:	cmp	r4, #0
   608c0:	beq	608dc <fputs@plt+0x4f528>
   608c4:	str	r4, [r1, #16]
   608c8:	ldr	r3, [r4, #4]
   608cc:	and	r3, r3, r0
   608d0:	ldr	r5, [r1, #4]
   608d4:	orr	r3, r5, r3
   608d8:	str	r3, [r1, #4]
   608dc:	cmp	r2, #0
   608e0:	beq	608fc <fputs@plt+0x4f548>
   608e4:	str	r2, [r1, #12]
   608e8:	ldr	r2, [r2, #4]
   608ec:	and	r0, r2, r0
   608f0:	ldr	r2, [r1, #4]
   608f4:	orr	r0, r2, r0
   608f8:	str	r0, [r1, #4]
   608fc:	mov	r0, r1
   60900:	pop	{r4, r5, fp, lr}
   60904:	b	60924 <fputs@plt+0x4f570>
   60908:	mov	r5, r0
   6090c:	mov	r1, r2
   60910:	bl	43f70 <fputs@plt+0x32bbc>
   60914:	mov	r0, r5
   60918:	mov	r1, r4
   6091c:	pop	{r4, r5, fp, lr}
   60920:	b	43f70 <fputs@plt+0x32bbc>
   60924:	push	{r4, r5, fp, lr}
   60928:	add	fp, sp, #8
   6092c:	sub	sp, sp, #8
   60930:	mov	r4, r0
   60934:	mov	r0, #0
   60938:	str	r0, [sp, #4]
   6093c:	ldr	r0, [r4, #12]
   60940:	add	r5, sp, #4
   60944:	mov	r1, r5
   60948:	bl	609bc <fputs@plt+0x4f608>
   6094c:	ldr	r0, [r4, #16]
   60950:	mov	r1, r5
   60954:	bl	609bc <fputs@plt+0x4f608>
   60958:	ldrb	r0, [r4, #5]
   6095c:	tst	r0, #8
   60960:	bne	6099c <fputs@plt+0x4f5e8>
   60964:	ldr	r0, [r4, #20]
   60968:	cmp	r0, #0
   6096c:	beq	609a8 <fputs@plt+0x4f5f4>
   60970:	add	r1, sp, #4
   60974:	bl	60a54 <fputs@plt+0x4f6a0>
   60978:	ldr	r0, [r4, #20]
   6097c:	bl	60aa8 <fputs@plt+0x4f6f4>
   60980:	movw	r1, #256	; 0x100
   60984:	movt	r1, #32
   60988:	and	r0, r0, r1
   6098c:	ldr	r1, [r4, #4]
   60990:	orr	r0, r1, r0
   60994:	str	r0, [r4, #4]
   60998:	b	609a8 <fputs@plt+0x4f5f4>
   6099c:	ldr	r0, [r4, #20]
   609a0:	add	r1, sp, #4
   609a4:	bl	609d8 <fputs@plt+0x4f624>
   609a8:	ldr	r0, [sp, #4]
   609ac:	add	r0, r0, #1
   609b0:	str	r0, [r4, #24]
   609b4:	sub	sp, fp, #8
   609b8:	pop	{r4, r5, fp, pc}
   609bc:	cmp	r0, #0
   609c0:	bxeq	lr
   609c4:	ldr	r0, [r0, #24]
   609c8:	ldr	r2, [r1]
   609cc:	cmp	r0, r2
   609d0:	strgt	r0, [r1]
   609d4:	bx	lr
   609d8:	push	{r4, r5, fp, lr}
   609dc:	add	fp, sp, #8
   609e0:	cmp	r0, #0
   609e4:	popeq	{r4, r5, fp, pc}
   609e8:	mov	r4, r1
   609ec:	mov	r5, r0
   609f0:	ldr	r0, [r5, #32]
   609f4:	mov	r1, r4
   609f8:	bl	609bc <fputs@plt+0x4f608>
   609fc:	ldr	r0, [r5, #40]	; 0x28
   60a00:	mov	r1, r4
   60a04:	bl	609bc <fputs@plt+0x4f608>
   60a08:	ldr	r0, [r5, #56]	; 0x38
   60a0c:	mov	r1, r4
   60a10:	bl	609bc <fputs@plt+0x4f608>
   60a14:	ldr	r0, [r5, #60]	; 0x3c
   60a18:	mov	r1, r4
   60a1c:	bl	609bc <fputs@plt+0x4f608>
   60a20:	ldr	r0, [r5]
   60a24:	mov	r1, r4
   60a28:	bl	60a54 <fputs@plt+0x4f6a0>
   60a2c:	ldr	r0, [r5, #36]	; 0x24
   60a30:	mov	r1, r4
   60a34:	bl	60a54 <fputs@plt+0x4f6a0>
   60a38:	ldr	r0, [r5, #44]	; 0x2c
   60a3c:	mov	r1, r4
   60a40:	bl	60a54 <fputs@plt+0x4f6a0>
   60a44:	ldr	r5, [r5, #48]	; 0x30
   60a48:	cmp	r5, #0
   60a4c:	bne	609f0 <fputs@plt+0x4f63c>
   60a50:	pop	{r4, r5, fp, pc}
   60a54:	push	{r4, r5, r6, r7, fp, lr}
   60a58:	add	fp, sp, #16
   60a5c:	cmp	r0, #0
   60a60:	beq	60aa4 <fputs@plt+0x4f6f0>
   60a64:	mov	r5, r0
   60a68:	ldr	r0, [r0]
   60a6c:	cmp	r0, #1
   60a70:	poplt	{r4, r5, r6, r7, fp, pc}
   60a74:	mov	r4, r1
   60a78:	mov	r6, #0
   60a7c:	mov	r7, #0
   60a80:	ldr	r0, [r5, #4]
   60a84:	ldr	r0, [r0, r6]
   60a88:	mov	r1, r4
   60a8c:	bl	609bc <fputs@plt+0x4f608>
   60a90:	add	r6, r6, #20
   60a94:	add	r7, r7, #1
   60a98:	ldr	r0, [r5]
   60a9c:	cmp	r7, r0
   60aa0:	blt	60a80 <fputs@plt+0x4f6cc>
   60aa4:	pop	{r4, r5, r6, r7, fp, pc}
   60aa8:	mov	r1, r0
   60aac:	mov	r0, #0
   60ab0:	cmp	r1, #0
   60ab4:	beq	60aec <fputs@plt+0x4f738>
   60ab8:	ldr	r2, [r1]
   60abc:	cmp	r2, #1
   60ac0:	bxlt	lr
   60ac4:	ldr	ip, [r1]
   60ac8:	ldr	r1, [r1, #4]
   60acc:	mov	r3, #0
   60ad0:	mov	r0, #0
   60ad4:	ldr	r2, [r1], #20
   60ad8:	ldr	r2, [r2, #4]
   60adc:	orr	r0, r2, r0
   60ae0:	add	r3, r3, #1
   60ae4:	cmp	r3, ip
   60ae8:	blt	60ad4 <fputs@plt+0x4f720>
   60aec:	bx	lr
   60af0:	push	{r4, r5, r6, r7, fp, lr}
   60af4:	add	fp, sp, #16
   60af8:	ldr	r2, [r1, #8]
   60afc:	ldr	r5, [r1, #28]
   60b00:	orr	r2, r2, #64	; 0x40
   60b04:	str	r2, [r1, #8]
   60b08:	ldr	r1, [r5]
   60b0c:	cmp	r1, #1
   60b10:	poplt	{r4, r5, r6, r7, fp, pc}
   60b14:	ldr	r4, [r0]
   60b18:	add	r6, r5, #8
   60b1c:	mov	r7, #0
   60b20:	b	60b40 <fputs@plt+0x4f78c>
   60b24:	mov	r2, r0
   60b28:	ldr	r0, [r0, #48]	; 0x30
   60b2c:	cmp	r0, #0
   60b30:	bne	60b24 <fputs@plt+0x4f770>
   60b34:	mov	r0, r4
   60b38:	bl	60b70 <fputs@plt+0x4f7bc>
   60b3c:	b	60b58 <fputs@plt+0x4f7a4>
   60b40:	ldr	r1, [r6, #16]
   60b44:	ldrb	r0, [r1, #42]	; 0x2a
   60b48:	tst	r0, #2
   60b4c:	ldrne	r0, [r6, #20]
   60b50:	cmpne	r0, #0
   60b54:	bne	60b24 <fputs@plt+0x4f770>
   60b58:	add	r6, r6, #72	; 0x48
   60b5c:	add	r7, r7, #1
   60b60:	ldr	r0, [r5]
   60b64:	cmp	r7, r0
   60b68:	blt	60b40 <fputs@plt+0x4f78c>
   60b6c:	pop	{r4, r5, r6, r7, fp, pc}
   60b70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60b74:	add	fp, sp, #28
   60b78:	sub	sp, sp, #52	; 0x34
   60b7c:	mov	r4, r1
   60b80:	ldr	r3, [r0]
   60b84:	ldrb	r1, [r3, #69]	; 0x45
   60b88:	cmp	r1, #0
   60b8c:	beq	60b98 <fputs@plt+0x4f7e4>
   60b90:	sub	sp, fp, #28
   60b94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60b98:	vmov.i32	q8, #0	; 0x00000000
   60b9c:	add	r1, sp, #16
   60ba0:	vst1.64	{d16-d17}, [r1]!
   60ba4:	vst1.64	{d16-d17}, [r1]
   60ba8:	ldr	r1, [r2, #28]
   60bac:	str	r1, [sp, #20]
   60bb0:	ldrsh	r1, [r4, #34]	; 0x22
   60bb4:	cmp	r1, #1
   60bb8:	blt	60c7c <fputs@plt+0x4f8c8>
   60bbc:	str	r3, [sp, #4]
   60bc0:	str	r0, [sp, #8]
   60bc4:	ldr	r0, [r2]
   60bc8:	ldr	r8, [r0, #4]
   60bcc:	ldr	r0, [r4, #4]
   60bd0:	add	r7, r0, #14
   60bd4:	mov	r0, #0
   60bd8:	str	r0, [sp, #12]
   60bdc:	mov	r9, #0
   60be0:	mov	sl, #0
   60be4:	ldr	r6, [r8]
   60be8:	add	r0, sp, #16
   60bec:	mov	r1, r6
   60bf0:	mov	r2, r7
   60bf4:	bl	60c94 <fputs@plt+0x4f8e0>
   60bf8:	ldrb	r5, [r7]
   60bfc:	mov	r0, r6
   60c00:	bl	5ad70 <fputs@plt+0x499bc>
   60c04:	cmp	r0, #0
   60c08:	movweq	r0, #65	; 0x41
   60c0c:	strb	r0, [r7, #-1]
   60c10:	ldr	r0, [sp, #12]
   60c14:	adds	r0, r0, r5
   60c18:	str	r0, [sp, #12]
   60c1c:	adc	r9, r9, #0
   60c20:	ldr	r0, [sp, #8]
   60c24:	mov	r1, r6
   60c28:	bl	58148 <fputs@plt+0x46d94>
   60c2c:	cmp	r0, #0
   60c30:	beq	60c50 <fputs@plt+0x4f89c>
   60c34:	ldr	r1, [r7, #-6]
   60c38:	cmp	r1, #0
   60c3c:	bne	60c50 <fputs@plt+0x4f89c>
   60c40:	ldr	r1, [r0]
   60c44:	ldr	r0, [sp, #4]
   60c48:	bl	1945c <fputs@plt+0x80a8>
   60c4c:	str	r0, [r7, #-6]
   60c50:	add	r8, r8, #20
   60c54:	add	r7, r7, #16
   60c58:	add	sl, sl, #1
   60c5c:	ldrsh	r0, [r4, #34]	; 0x22
   60c60:	cmp	sl, r0
   60c64:	blt	60be4 <fputs@plt+0x4f830>
   60c68:	lsl	r0, r9, #2
   60c6c:	ldr	r2, [sp, #12]
   60c70:	orr	r1, r0, r2, lsr #30
   60c74:	lsl	r0, r2, #2
   60c78:	b	60c84 <fputs@plt+0x4f8d0>
   60c7c:	mov	r0, #0
   60c80:	mov	r1, #0
   60c84:	bl	43b64 <fputs@plt+0x327b0>
   60c88:	strh	r0, [r4, #40]	; 0x28
   60c8c:	sub	sp, fp, #28
   60c90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60c94:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60c98:	add	fp, sp, #24
   60c9c:	sub	sp, sp, #40	; 0x28
   60ca0:	mov	r8, r2
   60ca4:	mov	r2, #1
   60ca8:	strb	r2, [fp, #-25]	; 0xffffffe7
   60cac:	ldrb	r3, [r1]
   60cb0:	cmp	r3, #119	; 0x77
   60cb4:	beq	60d8c <fputs@plt+0x4f9d8>
   60cb8:	mov	r2, #0
   60cbc:	cmp	r3, #154	; 0x9a
   60cc0:	cmpne	r3, #152	; 0x98
   60cc4:	bne	60dc0 <fputs@plt+0x4fa0c>
   60cc8:	cmp	r0, #0
   60ccc:	beq	60dc0 <fputs@plt+0x4fa0c>
   60cd0:	ldrsh	ip, [r1, #32]
   60cd4:	mov	r5, #0
   60cd8:	ldr	r2, [r0, #4]
   60cdc:	ldr	r3, [r2]
   60ce0:	cmp	r3, #1
   60ce4:	blt	60d14 <fputs@plt+0x4f960>
   60ce8:	add	r6, r2, #28
   60cec:	ldr	r3, [r1, #28]
   60cf0:	mov	r4, #0
   60cf4:	ldr	r7, [r6, #24]
   60cf8:	cmp	r7, r3
   60cfc:	beq	60d30 <fputs@plt+0x4f97c>
   60d00:	add	r6, r6, #72	; 0x48
   60d04:	add	r4, r4, #1
   60d08:	ldr	r7, [r2]
   60d0c:	cmp	r4, r7
   60d10:	blt	60cf4 <fputs@plt+0x4f940>
   60d14:	ldr	r0, [r0, #16]
   60d18:	mov	r6, #0
   60d1c:	cmp	r6, #0
   60d20:	bne	60d40 <fputs@plt+0x4f98c>
   60d24:	cmp	r0, #0
   60d28:	bne	60cd8 <fputs@plt+0x4f924>
   60d2c:	b	60d40 <fputs@plt+0x4f98c>
   60d30:	ldr	r5, [r6]
   60d34:	ldr	r6, [r6, #-4]
   60d38:	cmp	r6, #0
   60d3c:	beq	60d24 <fputs@plt+0x4f970>
   60d40:	mov	r2, #0
   60d44:	cmp	r6, #0
   60d48:	beq	60dc0 <fputs@plt+0x4fa0c>
   60d4c:	cmp	r5, #0
   60d50:	beq	60dd8 <fputs@plt+0x4fa24>
   60d54:	cmp	ip, #0
   60d58:	blt	60dc0 <fputs@plt+0x4fa0c>
   60d5c:	ldr	r1, [r5]
   60d60:	ldr	r1, [r1]
   60d64:	cmp	r1, ip
   60d68:	ble	60dc0 <fputs@plt+0x4fa0c>
   60d6c:	ldr	r1, [r5]
   60d70:	ldr	r2, [r5, #28]
   60d74:	ldr	r1, [r1, #4]
   60d78:	add	r3, ip, ip, lsl #2
   60d7c:	ldr	r1, [r1, r3, lsl #2]
   60d80:	str	r0, [sp, #20]
   60d84:	str	r2, [sp, #8]
   60d88:	b	60da8 <fputs@plt+0x4f9f4>
   60d8c:	ldr	r1, [r1, #20]
   60d90:	ldr	r2, [r1]
   60d94:	ldr	r3, [r1, #28]
   60d98:	ldr	r1, [r2, #4]
   60d9c:	ldr	r1, [r1]
   60da0:	str	r0, [sp, #20]
   60da4:	str	r3, [sp, #8]
   60da8:	ldr	r0, [r0]
   60dac:	str	r0, [sp, #4]
   60db0:	add	r0, sp, #4
   60db4:	sub	r2, fp, #25
   60db8:	bl	60c94 <fputs@plt+0x4f8e0>
   60dbc:	mov	r2, r0
   60dc0:	cmp	r8, #0
   60dc4:	ldrbne	r0, [fp, #-25]	; 0xffffffe7
   60dc8:	strbne	r0, [r8]
   60dcc:	mov	r0, r2
   60dd0:	sub	sp, fp, #24
   60dd4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60dd8:	ldr	r0, [r6, #64]	; 0x40
   60ddc:	cmp	r0, #0
   60de0:	beq	60dc0 <fputs@plt+0x4fa0c>
   60de4:	cmn	ip, #1
   60de8:	ldrshle	ip, [r6, #32]
   60dec:	cmp	ip, #0
   60df0:	blt	60e18 <fputs@plt+0x4fa64>
   60df4:	ldr	r0, [r6, #4]
   60df8:	add	r5, r0, ip, lsl #4
   60dfc:	mov	r0, r5
   60e00:	mov	r1, #0
   60e04:	bl	1f7c4 <fputs@plt+0xe410>
   60e08:	mov	r2, r0
   60e0c:	ldrb	r0, [r5, #14]
   60e10:	strb	r0, [fp, #-25]	; 0xffffffe7
   60e14:	b	60dc0 <fputs@plt+0x4fa0c>
   60e18:	movw	r2, #58278	; 0xe3a6
   60e1c:	movt	r2, #7
   60e20:	b	60dc0 <fputs@plt+0x4fa0c>
   60e24:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60e28:	add	fp, sp, #24
   60e2c:	mov	r5, r0
   60e30:	ldrb	r0, [r1]
   60e34:	mov	r8, #0
   60e38:	cmp	r0, #27
   60e3c:	bne	60e94 <fputs@plt+0x4fae0>
   60e40:	ldr	r0, [r5]
   60e44:	cmp	r0, #1
   60e48:	blt	60e94 <fputs@plt+0x4fae0>
   60e4c:	ldr	r6, [r1, #8]
   60e50:	ldr	r0, [r5, #4]
   60e54:	add	r7, r0, #4
   60e58:	mov	r4, #1
   60e5c:	ldr	r0, [r7]
   60e60:	cmp	r0, #0
   60e64:	beq	60e7c <fputs@plt+0x4fac8>
   60e68:	mov	r1, r6
   60e6c:	bl	15b10 <fputs@plt+0x475c>
   60e70:	cmp	r0, #0
   60e74:	moveq	r0, r4
   60e78:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   60e7c:	add	r7, r7, #20
   60e80:	add	r0, r4, #1
   60e84:	ldr	r1, [r5]
   60e88:	cmp	r4, r1
   60e8c:	mov	r4, r0
   60e90:	blt	60e5c <fputs@plt+0x4faa8>
   60e94:	mov	r0, r8
   60e98:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60e9c:	push	{fp, lr}
   60ea0:	mov	fp, sp
   60ea4:	sub	sp, sp, #8
   60ea8:	mov	ip, r1
   60eac:	str	r3, [sp]
   60eb0:	movw	r1, #25277	; 0x62bd
   60eb4:	movt	r1, #8
   60eb8:	mov	r3, ip
   60ebc:	bl	1a8e8 <fputs@plt+0x9534>
   60ec0:	mov	sp, fp
   60ec4:	pop	{fp, pc}
   60ec8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60ecc:	add	fp, sp, #28
   60ed0:	sub	sp, sp, #12
   60ed4:	mov	r5, r0
   60ed8:	mov	r0, #0
   60edc:	cmp	r2, #0
   60ee0:	beq	60efc <fputs@plt+0x4fb48>
   60ee4:	mov	r8, r3
   60ee8:	mov	r6, r2
   60eec:	ldr	r2, [r5]
   60ef0:	ldrb	r3, [r2, #69]	; 0x45
   60ef4:	cmp	r3, #0
   60ef8:	beq	60f04 <fputs@plt+0x4fb50>
   60efc:	sub	sp, fp, #28
   60f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60f04:	ldr	r2, [r2, #100]	; 0x64
   60f08:	ldr	r3, [r6]
   60f0c:	cmp	r3, r2
   60f10:	ble	60f2c <fputs@plt+0x4fb78>
   60f14:	movw	r1, #25333	; 0x62f5
   60f18:	movt	r1, #8
   60f1c:	mov	r0, r5
   60f20:	mov	r2, r8
   60f24:	bl	1a8e8 <fputs@plt+0x9534>
   60f28:	b	60fb0 <fputs@plt+0x4fbfc>
   60f2c:	ldr	r2, [r6]
   60f30:	cmp	r2, #1
   60f34:	blt	60efc <fputs@plt+0x4fb48>
   60f38:	ldr	r9, [r1]
   60f3c:	ldr	r0, [r6, #4]
   60f40:	add	r4, r0, #16
   60f44:	mov	r7, #1
   60f48:	mov	sl, #0
   60f4c:	ldrh	r0, [r4]
   60f50:	cmp	r0, #0
   60f54:	beq	60f7c <fputs@plt+0x4fbc8>
   60f58:	ldr	r3, [r9]
   60f5c:	cmp	r3, r0
   60f60:	blt	60fa0 <fputs@plt+0x4fbec>
   60f64:	ldr	r3, [r4, #-16]
   60f68:	stm	sp, {r8, sl}
   60f6c:	sub	r2, r0, #1
   60f70:	mov	r0, r5
   60f74:	mov	r1, r9
   60f78:	bl	5e438 <fputs@plt+0x4d084>
   60f7c:	add	r0, r7, #1
   60f80:	add	r4, r4, #20
   60f84:	ldr	r1, [r6]
   60f88:	cmp	r7, r1
   60f8c:	mov	r7, r0
   60f90:	blt	60f4c <fputs@plt+0x4fb98>
   60f94:	mov	r0, #0
   60f98:	sub	sp, fp, #28
   60f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60fa0:	mov	r0, r5
   60fa4:	mov	r1, r8
   60fa8:	mov	r2, r7
   60fac:	bl	60e9c <fputs@plt+0x4fae8>
   60fb0:	mov	r0, #1
   60fb4:	sub	sp, fp, #28
   60fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60fbc:	sub	r0, r0, #116	; 0x74
   60fc0:	cmp	r0, #2
   60fc4:	movwhi	r0, #25519	; 0x63af
   60fc8:	movthi	r0, #8
   60fcc:	bxhi	lr
   60fd0:	movw	r1, #16760	; 0x4178
   60fd4:	movt	r1, #8
   60fd8:	ldr	r0, [r1, r0, lsl #2]
   60fdc:	bx	lr
   60fe0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60fe4:	add	fp, sp, #24
   60fe8:	sub	sp, sp, #32
   60fec:	mov	r8, r2
   60ff0:	vmov.i32	q8, #0	; 0x00000000
   60ff4:	ldr	r6, [r1]
   60ff8:	mov	r2, sp
   60ffc:	add	r3, r2, #12
   61000:	vst1.32	{d16-d17}, [r3]
   61004:	mov	r5, #0
   61008:	str	r5, [sp, #28]
   6100c:	str	r0, [sp]
   61010:	ldr	r1, [r1, #28]
   61014:	str	r6, [sp, #8]
   61018:	mov	r3, #1
   6101c:	strh	r3, [sp, #28]
   61020:	str	r5, [sp, #24]
   61024:	str	r1, [sp, #4]
   61028:	ldr	r4, [r0]
   6102c:	ldrb	r7, [r4, #73]	; 0x49
   61030:	strb	r3, [r4, #73]	; 0x49
   61034:	mov	r0, r2
   61038:	mov	r1, r8
   6103c:	bl	5cc74 <fputs@plt+0x4b8c0>
   61040:	strb	r7, [r4, #73]	; 0x49
   61044:	cmp	r0, #0
   61048:	bne	6108c <fputs@plt+0x4fcd8>
   6104c:	ldr	r7, [r6]
   61050:	mov	r4, #0
   61054:	mov	r5, #0
   61058:	cmp	r5, r7
   6105c:	bge	61088 <fputs@plt+0x4fcd4>
   61060:	ldr	r0, [r6, #4]
   61064:	ldr	r0, [r0, r4]
   61068:	mov	r1, r8
   6106c:	mvn	r2, #0
   61070:	bl	59c94 <fputs@plt+0x488e0>
   61074:	add	r4, r4, #20
   61078:	add	r5, r5, #1
   6107c:	cmp	r0, #1
   61080:	bgt	61058 <fputs@plt+0x4fca4>
   61084:	b	6108c <fputs@plt+0x4fcd8>
   61088:	mov	r5, #0
   6108c:	mov	r0, r5
   61090:	sub	sp, fp, #24
   61094:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61098:	mov	r1, #0
   6109c:	b	610a8 <fputs@plt+0x4fcf4>
   610a0:	add	r0, r0, #1
   610a4:	add	r1, r1, #1
   610a8:	ldrb	r2, [r0]
   610ac:	cmp	r2, #34	; 0x22
   610b0:	beq	610c4 <fputs@plt+0x4fd10>
   610b4:	cmp	r2, #0
   610b8:	addeq	r0, r1, #2
   610bc:	bxeq	lr
   610c0:	b	610a0 <fputs@plt+0x4fcec>
   610c4:	add	r1, r1, #1
   610c8:	b	610a0 <fputs@plt+0x4fcec>
   610cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   610d0:	add	fp, sp, #24
   610d4:	mov	r6, r2
   610d8:	mov	r8, r1
   610dc:	mov	r5, r0
   610e0:	ldrb	r1, [r2]
   610e4:	ldr	r4, [r8]
   610e8:	mov	r7, #0
   610ec:	cmp	r1, #0
   610f0:	beq	6113c <fputs@plt+0x4fd88>
   610f4:	movw	r0, #2956	; 0xb8c
   610f8:	movt	r0, #8
   610fc:	cmp	r1, #95	; 0x5f
   61100:	beq	61110 <fputs@plt+0x4fd5c>
   61104:	ldrb	r1, [r0, r1]
   61108:	ands	r1, r1, #6
   6110c:	beq	6113c <fputs@plt+0x4fd88>
   61110:	mov	r1, #1
   61114:	mov	r7, r1
   61118:	ldrb	r2, [r6, r1]
   6111c:	cmp	r2, #0
   61120:	beq	6113c <fputs@plt+0x4fd88>
   61124:	add	r1, r7, #1
   61128:	cmp	r2, #95	; 0x5f
   6112c:	beq	61114 <fputs@plt+0x4fd60>
   61130:	ldrb	r2, [r0, r2]
   61134:	ands	r2, r2, #6
   61138:	bne	61114 <fputs@plt+0x4fd60>
   6113c:	ldrb	r0, [r6]
   61140:	sub	r0, r0, #48	; 0x30
   61144:	cmp	r0, #10
   61148:	bcc	61178 <fputs@plt+0x4fdc4>
   6114c:	mov	r0, r6
   61150:	mov	r1, r7
   61154:	bl	1fff0 <fputs@plt+0xec3c>
   61158:	cmp	r0, #27
   6115c:	bne	61178 <fputs@plt+0x4fdc4>
   61160:	cmp	r7, #0
   61164:	beq	61178 <fputs@plt+0x4fdc4>
   61168:	ldrb	r1, [r6, r7]
   6116c:	mov	r0, #0
   61170:	cmp	r1, #0
   61174:	beq	61188 <fputs@plt+0x4fdd4>
   61178:	mov	r0, #34	; 0x22
   6117c:	strb	r0, [r5, r4]
   61180:	add	r4, r4, #1
   61184:	mov	r0, #1
   61188:	ldrb	r3, [r6]
   6118c:	cmp	r3, #0
   61190:	beq	611c4 <fputs@plt+0x4fe10>
   61194:	add	r1, r6, #1
   61198:	mov	r2, #34	; 0x22
   6119c:	strb	r3, [r5, r4]
   611a0:	add	r3, r4, #1
   611a4:	ldrb	r7, [r1, #-1]
   611a8:	cmp	r7, #34	; 0x22
   611ac:	strbeq	r2, [r5, r3]
   611b0:	addeq	r4, r4, #2
   611b4:	movne	r4, r3
   611b8:	ldrb	r3, [r1], #1
   611bc:	cmp	r3, #0
   611c0:	bne	6119c <fputs@plt+0x4fde8>
   611c4:	cmp	r0, #0
   611c8:	movne	r0, #34	; 0x22
   611cc:	strbne	r0, [r5, r4]
   611d0:	addne	r4, r4, #1
   611d4:	mov	r0, #0
   611d8:	strb	r0, [r5, r4]
   611dc:	str	r4, [r8]
   611e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   611e4:	add	r1, r1, #4
   611e8:	mov	r2, #0
   611ec:	b	59ef0 <fputs@plt+0x48b3c>
   611f0:	ldrb	r1, [r0]
   611f4:	cmp	r1, #95	; 0x5f
   611f8:	ldreq	r0, [r0, #12]
   611fc:	ldrbeq	r1, [r0]
   61200:	cmp	r1, #97	; 0x61
   61204:	moveq	r1, #27
   61208:	strbeq	r1, [r0]
   6120c:	bx	lr
   61210:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   61214:	add	fp, sp, #24
   61218:	mov	r6, r1
   6121c:	mov	r5, r0
   61220:	add	r8, r1, #8
   61224:	mov	r4, #0
   61228:	mov	r1, #0
   6122c:	mov	r2, r8
   61230:	bl	5fe5c <fputs@plt+0x4eaa8>
   61234:	mov	r7, r0
   61238:	ldr	r0, [r5]
   6123c:	ldr	r1, [r6, #24]
   61240:	bl	13ae8 <fputs@plt+0x2734>
   61244:	str	r7, [r6, #24]
   61248:	cmp	r7, #0
   6124c:	ldrhne	r0, [r7, #36]	; 0x24
   61250:	addne	r0, r0, #1
   61254:	strhne	r0, [r7, #36]	; 0x24
   61258:	mov	r0, r5
   6125c:	mov	r1, r8
   61260:	bl	6006c <fputs@plt+0x4ecb8>
   61264:	cmp	r0, #0
   61268:	moveq	r4, r7
   6126c:	mov	r0, r4
   61270:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61274:	ldr	ip, [r1]
   61278:	str	r1, [r0]
   6127c:	ldr	ip, [ip, #16]
   61280:	ldr	r1, [ip, r2, lsl #4]!
   61284:	str	r1, [r0, #12]
   61288:	ldr	r1, [ip, #12]
   6128c:	str	r3, [r0, #16]
   61290:	ldr	r3, [sp]
   61294:	str	r3, [r0, #20]
   61298:	sub	r2, r2, #1
   6129c:	clz	r2, r2
   612a0:	lsr	r2, r2, #5
   612a4:	stmib	r0, {r1, r2}
   612a8:	bx	lr
   612ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   612b0:	add	fp, sp, #28
   612b4:	sub	sp, sp, #4
   612b8:	mov	r7, #0
   612bc:	cmp	r1, #0
   612c0:	beq	61398 <fputs@plt+0x4ffe4>
   612c4:	mov	sl, r1
   612c8:	mov	r4, r0
   612cc:	ldr	r0, [r1]
   612d0:	cmp	r0, #1
   612d4:	blt	61398 <fputs@plt+0x4ffe4>
   612d8:	ldr	r8, [r4, #12]
   612dc:	add	r6, sl, #28
   612e0:	mov	r9, #0
   612e4:	mov	r5, #0
   612e8:	ldr	r0, [r4, #8]
   612ec:	cmp	r0, #0
   612f0:	bne	61330 <fputs@plt+0x4ff7c>
   612f4:	ldr	r7, [r6, #-16]
   612f8:	cmp	r7, #0
   612fc:	beq	61314 <fputs@plt+0x4ff60>
   61300:	mov	r0, r7
   61304:	mov	r1, r8
   61308:	bl	15b10 <fputs@plt+0x475c>
   6130c:	cmp	r0, #0
   61310:	bne	61378 <fputs@plt+0x4ffc4>
   61314:	ldr	r0, [r4]
   61318:	ldr	r0, [r0]
   6131c:	mov	r1, r7
   61320:	bl	13cb4 <fputs@plt+0x2900>
   61324:	str	r9, [r6, #-16]
   61328:	ldr	r0, [r4, #4]
   6132c:	str	r0, [r6, #-20]	; 0xffffffec
   61330:	ldr	r1, [r6]
   61334:	mov	r0, r4
   61338:	bl	617bc <fputs@plt+0x50408>
   6133c:	mov	r7, #1
   61340:	cmp	r0, #0
   61344:	bne	61398 <fputs@plt+0x4ffe4>
   61348:	ldr	r1, [r6, #28]
   6134c:	mov	r0, r4
   61350:	bl	61890 <fputs@plt+0x504dc>
   61354:	cmp	r0, #0
   61358:	bne	61398 <fputs@plt+0x4ffe4>
   6135c:	add	r6, r6, #72	; 0x48
   61360:	add	r5, r5, #1
   61364:	ldr	r0, [sl]
   61368:	cmp	r5, r0
   6136c:	blt	612e8 <fputs@plt+0x4ff34>
   61370:	mov	r7, #0
   61374:	b	61398 <fputs@plt+0x4ffe4>
   61378:	ldr	r0, [r4]
   6137c:	ldr	r2, [r4, #16]
   61380:	ldr	r3, [r4, #20]
   61384:	str	r7, [sp]
   61388:	movw	r1, #26291	; 0x66b3
   6138c:	movt	r1, #8
   61390:	bl	1a8e8 <fputs@plt+0x9534>
   61394:	mov	r7, #1
   61398:	mov	r0, r7
   6139c:	sub	sp, fp, #28
   613a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   613a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   613a8:	add	fp, sp, #24
   613ac:	mov	r8, r3
   613b0:	mov	r5, r1
   613b4:	mov	r1, #7
   613b8:	add	r1, r1, r5, lsl #2
   613bc:	bic	r6, r1, #7
   613c0:	mov	r1, #2
   613c4:	add	r7, r1, r5, lsl #1
   613c8:	add	r1, r5, r5, lsl #1
   613cc:	add	r1, r1, r7
   613d0:	add	r1, r1, #7
   613d4:	bic	r1, r1, #7
   613d8:	add	r1, r6, r1
   613dc:	add	r4, r1, #56	; 0x38
   613e0:	add	r2, r4, r2
   613e4:	asr	r3, r2, #31
   613e8:	bl	19680 <fputs@plt+0x82cc>
   613ec:	cmp	r0, #0
   613f0:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   613f4:	lsl	r1, r5, #1
   613f8:	strh	r5, [r0, #52]	; 0x34
   613fc:	add	r2, r0, #56	; 0x38
   61400:	sub	r3, r5, #1
   61404:	strh	r3, [r0, #50]	; 0x32
   61408:	add	r3, r2, r6
   6140c:	add	r7, r3, r7
   61410:	str	r7, [r0, #4]
   61414:	str	r3, [r0, #8]
   61418:	add	r1, r7, r1
   6141c:	str	r1, [r0, #28]
   61420:	str	r2, [r0, #32]
   61424:	add	r1, r0, r4
   61428:	str	r1, [r8]
   6142c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61434:	add	fp, sp, #28
   61438:	sub	sp, sp, #60	; 0x3c
   6143c:	mov	r8, r2
   61440:	mov	r5, r1
   61444:	mov	r9, r0
   61448:	ldr	r4, [r1, #12]
   6144c:	ldr	sl, [r0, #72]	; 0x48
   61450:	add	r0, sl, #2
   61454:	str	r0, [r9, #72]	; 0x48
   61458:	ldr	r1, [r1, #24]
   6145c:	ldr	r6, [r9]
   61460:	mov	r0, r6
   61464:	bl	1aa0c <fputs@plt+0x9658>
   61468:	mov	r7, r0
   6146c:	ldr	r0, [r6, #16]
   61470:	ldr	r0, [r0, r7, lsl #4]
   61474:	ldr	r2, [r5]
   61478:	str	r0, [sp]
   6147c:	mov	r0, r9
   61480:	mov	r1, #27
   61484:	mov	r3, #0
   61488:	bl	5bb94 <fputs@plt+0x4a7e0>
   6148c:	cmp	r0, #0
   61490:	bne	617b4 <fputs@plt+0x50400>
   61494:	ldr	r0, [r4]
   61498:	ldr	r2, [r4, #28]
   6149c:	str	r0, [sp]
   614a0:	mov	r0, r9
   614a4:	mov	r1, r7
   614a8:	mov	r3, #1
   614ac:	bl	56498 <fputs@plt+0x450e4>
   614b0:	mov	r0, r9
   614b4:	bl	56018 <fputs@plt+0x44c64>
   614b8:	cmp	r0, #0
   614bc:	beq	617b4 <fputs@plt+0x50400>
   614c0:	mov	r6, r0
   614c4:	str	r4, [sp, #40]	; 0x28
   614c8:	str	r7, [sp, #44]	; 0x2c
   614cc:	cmn	r8, #1
   614d0:	mov	r0, r8
   614d4:	str	r8, [sp, #24]
   614d8:	ldrle	r0, [r5, #44]	; 0x2c
   614dc:	str	r0, [sp, #32]
   614e0:	add	r0, sl, #1
   614e4:	str	r0, [fp, #-36]	; 0xffffffdc
   614e8:	mov	r0, r9
   614ec:	mov	r1, r5
   614f0:	bl	56590 <fputs@plt+0x451dc>
   614f4:	mov	r4, r5
   614f8:	mov	r8, r0
   614fc:	ldr	r5, [r9, #72]	; 0x48
   61500:	add	r0, r5, #1
   61504:	str	r0, [r9, #72]	; 0x48
   61508:	str	sl, [fp, #-40]	; 0xffffffd8
   6150c:	ldrh	r7, [r4, #50]	; 0x32
   61510:	mov	r0, r8
   61514:	bl	619bc <fputs@plt+0x50608>
   61518:	mvn	r0, #5
   6151c:	str	r7, [sp]
   61520:	ldr	sl, [fp, #-40]	; 0xffffffd8
   61524:	mov	r7, r4
   61528:	str	r8, [sp, #36]	; 0x24
   6152c:	str	r8, [sp, #4]
   61530:	str	r0, [sp, #8]
   61534:	mov	r0, r6
   61538:	mov	r1, #58	; 0x3a
   6153c:	mov	r2, r5
   61540:	mov	r3, #0
   61544:	bl	560f8 <fputs@plt+0x44d44>
   61548:	mov	r0, #54	; 0x36
   6154c:	str	r0, [sp]
   61550:	mov	r0, r9
   61554:	mov	r1, sl
   61558:	ldr	r2, [sp, #44]	; 0x2c
   6155c:	ldr	r3, [sp, #40]	; 0x28
   61560:	mov	r4, sl
   61564:	bl	563b0 <fputs@plt+0x44ffc>
   61568:	mov	r0, r6
   6156c:	mov	r1, #108	; 0x6c
   61570:	mov	r2, sl
   61574:	mov	r3, #0
   61578:	bl	56a58 <fputs@plt+0x456a4>
   6157c:	mov	sl, r0
   61580:	mov	r0, r9
   61584:	bl	58f08 <fputs@plt+0x47b54>
   61588:	mov	r8, r0
   6158c:	sub	r0, fp, #32
   61590:	mov	r1, #0
   61594:	str	r1, [sp]
   61598:	stmib	sp, {r0, r1}
   6159c:	str	r1, [sp, #12]
   615a0:	mov	r0, r9
   615a4:	str	r7, [sp, #20]
   615a8:	mov	r1, r7
   615ac:	mov	r2, r4
   615b0:	mov	r3, r8
   615b4:	bl	619d0 <fputs@plt+0x5061c>
   615b8:	mov	r0, r6
   615bc:	mov	r1, #109	; 0x6d
   615c0:	str	r5, [sp, #28]
   615c4:	mov	r2, r5
   615c8:	str	r8, [sp, #40]	; 0x28
   615cc:	mov	r3, r8
   615d0:	ldr	r8, [sp, #32]
   615d4:	bl	56a58 <fputs@plt+0x456a4>
   615d8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   615dc:	mov	r0, r9
   615e0:	bl	61b70 <fputs@plt+0x507bc>
   615e4:	add	r3, sl, #1
   615e8:	mov	r0, r6
   615ec:	mov	r1, #7
   615f0:	mov	r2, r4
   615f4:	bl	56a58 <fputs@plt+0x456a4>
   615f8:	mov	r0, r6
   615fc:	mov	r1, sl
   61600:	ldr	r7, [sp, #44]	; 0x2c
   61604:	bl	560e4 <fputs@plt+0x44d30>
   61608:	ldr	r4, [sp, #24]
   6160c:	cmn	r4, #1
   61610:	bgt	61628 <fputs@plt+0x50274>
   61614:	mov	r0, r6
   61618:	mov	r1, #119	; 0x77
   6161c:	mov	r2, r8
   61620:	mov	r3, r7
   61624:	bl	56a58 <fputs@plt+0x456a4>
   61628:	str	r7, [sp]
   6162c:	ldr	r7, [sp, #36]	; 0x24
   61630:	str	r7, [sp, #4]
   61634:	mvn	r0, #5
   61638:	str	r0, [sp, #8]
   6163c:	mov	r0, r6
   61640:	mov	r1, #55	; 0x37
   61644:	ldr	r2, [fp, #-36]	; 0xffffffdc
   61648:	mov	r3, r8
   6164c:	bl	560f8 <fputs@plt+0x44d44>
   61650:	mov	r0, #16
   61654:	and	r0, r0, r4, lsr #27
   61658:	eor	r1, r0, #17
   6165c:	mov	r0, r6
   61660:	bl	1aaa0 <fputs@plt+0x96ec>
   61664:	mov	r0, r6
   61668:	mov	r1, #106	; 0x6a
   6166c:	ldr	r2, [sp, #28]
   61670:	mov	r8, r2
   61674:	mov	r3, #0
   61678:	bl	56a58 <fputs@plt+0x456a4>
   6167c:	str	r0, [sp, #44]	; 0x2c
   61680:	ldr	r0, [sp, #20]
   61684:	mov	sl, r0
   61688:	ldrb	r4, [r0, #54]	; 0x36
   6168c:	mov	r0, r6
   61690:	bl	5afb8 <fputs@plt+0x49c04>
   61694:	mov	r5, r0
   61698:	cmp	r7, #0
   6169c:	cmpne	r4, #0
   616a0:	beq	616f4 <fputs@plt+0x50340>
   616a4:	add	r4, r5, #3
   616a8:	mov	r0, r6
   616ac:	mov	r1, r4
   616b0:	bl	562d8 <fputs@plt+0x44f24>
   616b4:	mov	r0, r6
   616b8:	bl	5afb8 <fputs@plt+0x49c04>
   616bc:	mov	r5, r0
   616c0:	ldrh	r0, [sl, #50]	; 0x32
   616c4:	ldr	r1, [sp, #40]	; 0x28
   616c8:	str	r1, [sp]
   616cc:	str	r0, [sp, #4]
   616d0:	mov	r0, r6
   616d4:	mov	r1, #99	; 0x63
   616d8:	mov	r2, r8
   616dc:	mov	r3, r4
   616e0:	bl	1aa5c <fputs@plt+0x96a8>
   616e4:	mov	r0, r9
   616e8:	mov	r1, #2
   616ec:	mov	r2, sl
   616f0:	bl	61b98 <fputs@plt+0x507e4>
   616f4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   616f8:	str	r4, [sp]
   616fc:	mov	r0, r6
   61700:	mov	r1, #100	; 0x64
   61704:	mov	r2, r8
   61708:	ldr	r7, [sp, #40]	; 0x28
   6170c:	mov	r3, r7
   61710:	bl	4644c <fputs@plt+0x35098>
   61714:	mvn	r0, #0
   61718:	str	r0, [sp]
   6171c:	mov	r0, r6
   61720:	mov	r1, #105	; 0x69
   61724:	mov	r2, r4
   61728:	mov	r3, #0
   6172c:	bl	4644c <fputs@plt+0x35098>
   61730:	mov	r0, #0
   61734:	str	r0, [sp]
   61738:	mov	r0, r6
   6173c:	mov	r1, #110	; 0x6e
   61740:	mov	r2, r4
   61744:	mov	r3, r7
   61748:	bl	4644c <fputs@plt+0x35098>
   6174c:	mov	r0, r6
   61750:	mov	r1, #16
   61754:	bl	1aaa0 <fputs@plt+0x96ec>
   61758:	mov	r0, r9
   6175c:	mov	r1, r7
   61760:	bl	58f44 <fputs@plt+0x47b90>
   61764:	mov	r0, r6
   61768:	mov	r1, #3
   6176c:	mov	r2, r8
   61770:	mov	r3, r5
   61774:	bl	56a58 <fputs@plt+0x456a4>
   61778:	mov	r0, r6
   6177c:	ldr	r1, [sp, #44]	; 0x2c
   61780:	bl	560e4 <fputs@plt+0x44d30>
   61784:	mov	r0, r6
   61788:	mov	r1, #61	; 0x3d
   6178c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   61790:	bl	57fcc <fputs@plt+0x46c18>
   61794:	mov	r0, r6
   61798:	mov	r1, #61	; 0x3d
   6179c:	mov	r2, r4
   617a0:	bl	57fcc <fputs@plt+0x46c18>
   617a4:	mov	r0, r6
   617a8:	mov	r1, #61	; 0x3d
   617ac:	mov	r2, r8
   617b0:	bl	57fcc <fputs@plt+0x46c18>
   617b4:	sub	sp, fp, #28
   617b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   617bc:	push	{r4, r5, r6, sl, fp, lr}
   617c0:	add	fp, sp, #16
   617c4:	cmp	r1, #0
   617c8:	beq	61884 <fputs@plt+0x504d0>
   617cc:	mov	r5, r1
   617d0:	mov	r6, r0
   617d4:	mov	r4, #1
   617d8:	ldr	r1, [r5]
   617dc:	mov	r0, r6
   617e0:	bl	61958 <fputs@plt+0x505a4>
   617e4:	cmp	r0, #0
   617e8:	bne	61888 <fputs@plt+0x504d4>
   617ec:	ldr	r1, [r5, #28]
   617f0:	mov	r0, r6
   617f4:	bl	612ac <fputs@plt+0x4fef8>
   617f8:	cmp	r0, #0
   617fc:	bne	61888 <fputs@plt+0x504d4>
   61800:	ldr	r1, [r5, #32]
   61804:	mov	r0, r6
   61808:	bl	61890 <fputs@plt+0x504dc>
   6180c:	cmp	r0, #0
   61810:	bne	61888 <fputs@plt+0x504d4>
   61814:	ldr	r1, [r5, #36]	; 0x24
   61818:	mov	r0, r6
   6181c:	bl	61958 <fputs@plt+0x505a4>
   61820:	cmp	r0, #0
   61824:	bne	61888 <fputs@plt+0x504d4>
   61828:	ldr	r1, [r5, #40]	; 0x28
   6182c:	mov	r0, r6
   61830:	bl	61890 <fputs@plt+0x504dc>
   61834:	cmp	r0, #0
   61838:	bne	61888 <fputs@plt+0x504d4>
   6183c:	ldr	r1, [r5, #44]	; 0x2c
   61840:	mov	r0, r6
   61844:	bl	61958 <fputs@plt+0x505a4>
   61848:	cmp	r0, #0
   6184c:	bne	61888 <fputs@plt+0x504d4>
   61850:	ldr	r1, [r5, #56]	; 0x38
   61854:	mov	r0, r6
   61858:	bl	61890 <fputs@plt+0x504dc>
   6185c:	cmp	r0, #0
   61860:	bne	61888 <fputs@plt+0x504d4>
   61864:	ldr	r1, [r5, #60]	; 0x3c
   61868:	mov	r0, r6
   6186c:	bl	61890 <fputs@plt+0x504dc>
   61870:	cmp	r0, #0
   61874:	bne	61888 <fputs@plt+0x504d4>
   61878:	ldr	r5, [r5, #48]	; 0x30
   6187c:	cmp	r5, #0
   61880:	bne	617d8 <fputs@plt+0x50424>
   61884:	mov	r4, #0
   61888:	mov	r0, r4
   6188c:	pop	{r4, r5, r6, sl, fp, pc}
   61890:	push	{r4, r5, r6, r7, fp, lr}
   61894:	add	fp, sp, #16
   61898:	mov	r4, #0
   6189c:	cmp	r1, #0
   618a0:	beq	61934 <fputs@plt+0x50580>
   618a4:	mov	r6, r1
   618a8:	mov	r5, r0
   618ac:	mov	r7, #101	; 0x65
   618b0:	ldrb	r0, [r6]
   618b4:	cmp	r0, #135	; 0x87
   618b8:	bne	618d4 <fputs@plt+0x50520>
   618bc:	ldr	r0, [r5]
   618c0:	ldr	r1, [r0]
   618c4:	ldrb	r1, [r1, #149]	; 0x95
   618c8:	cmp	r1, #0
   618cc:	beq	6193c <fputs@plt+0x50588>
   618d0:	strb	r7, [r6]
   618d4:	ldr	r0, [r6, #4]
   618d8:	tst	r0, #16384	; 0x4000
   618dc:	bne	61934 <fputs@plt+0x50580>
   618e0:	tst	r0, #2048	; 0x800
   618e4:	bne	61900 <fputs@plt+0x5054c>
   618e8:	ldr	r1, [r6, #20]
   618ec:	mov	r0, r5
   618f0:	bl	61958 <fputs@plt+0x505a4>
   618f4:	cmp	r0, #0
   618f8:	beq	61914 <fputs@plt+0x50560>
   618fc:	b	6194c <fputs@plt+0x50598>
   61900:	ldr	r1, [r6, #20]
   61904:	mov	r0, r5
   61908:	bl	617bc <fputs@plt+0x50408>
   6190c:	cmp	r0, #0
   61910:	bne	6194c <fputs@plt+0x50598>
   61914:	ldr	r1, [r6, #16]
   61918:	mov	r0, r5
   6191c:	bl	61890 <fputs@plt+0x504dc>
   61920:	cmp	r0, #0
   61924:	bne	6194c <fputs@plt+0x50598>
   61928:	ldr	r6, [r6, #12]
   6192c:	cmp	r6, #0
   61930:	bne	618b0 <fputs@plt+0x504fc>
   61934:	mov	r0, r4
   61938:	pop	{r4, r5, r6, r7, fp, pc}
   6193c:	ldr	r2, [r5, #16]
   61940:	movw	r1, #26337	; 0x66e1
   61944:	movt	r1, #8
   61948:	bl	1a8e8 <fputs@plt+0x9534>
   6194c:	mov	r4, #1
   61950:	mov	r0, r4
   61954:	pop	{r4, r5, r6, r7, fp, pc}
   61958:	push	{r4, r5, r6, r7, fp, lr}
   6195c:	add	fp, sp, #16
   61960:	mov	r5, r0
   61964:	mov	r0, #0
   61968:	cmp	r1, #0
   6196c:	beq	619b8 <fputs@plt+0x50604>
   61970:	mov	r4, r1
   61974:	ldr	r1, [r1]
   61978:	cmp	r1, #1
   6197c:	poplt	{r4, r5, r6, r7, fp, pc}
   61980:	ldr	r6, [r4, #4]
   61984:	mov	r7, #0
   61988:	ldr	r1, [r6]
   6198c:	mov	r0, r5
   61990:	bl	61890 <fputs@plt+0x504dc>
   61994:	cmp	r0, #0
   61998:	movne	r0, #1
   6199c:	popne	{r4, r5, r6, r7, fp, pc}
   619a0:	add	r6, r6, #20
   619a4:	add	r7, r7, #1
   619a8:	ldr	r0, [r4]
   619ac:	cmp	r7, r0
   619b0:	blt	61988 <fputs@plt+0x505d4>
   619b4:	mov	r0, #0
   619b8:	pop	{r4, r5, r6, r7, fp, pc}
   619bc:	cmp	r0, #0
   619c0:	ldrne	r1, [r0]
   619c4:	addne	r1, r1, #1
   619c8:	strne	r1, [r0]
   619cc:	bx	lr
   619d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   619d4:	add	fp, sp, #28
   619d8:	sub	sp, sp, #20
   619dc:	mov	r8, r3
   619e0:	str	r2, [sp, #12]
   619e4:	mov	r5, r1
   619e8:	mov	r4, r0
   619ec:	ldr	r0, [r0, #8]
   619f0:	str	r0, [sp, #16]
   619f4:	ldr	r7, [fp, #12]
   619f8:	ldr	r6, [fp, #8]
   619fc:	cmp	r7, #0
   61a00:	beq	61a48 <fputs@plt+0x50694>
   61a04:	ldr	r0, [r5, #36]	; 0x24
   61a08:	cmp	r0, #0
   61a0c:	beq	61a40 <fputs@plt+0x5068c>
   61a10:	ldr	r0, [sp, #16]
   61a14:	bl	57ff0 <fputs@plt+0x46c3c>
   61a18:	str	r0, [r7]
   61a1c:	ldr	r0, [sp, #12]
   61a20:	str	r0, [r4, #104]	; 0x68
   61a24:	mov	r0, r4
   61a28:	bl	580a0 <fputs@plt+0x46cec>
   61a2c:	ldr	r2, [r7]
   61a30:	ldr	r1, [r5, #36]	; 0x24
   61a34:	mov	r0, r4
   61a38:	bl	61cb8 <fputs@plt+0x50904>
   61a3c:	b	61a48 <fputs@plt+0x50694>
   61a40:	mov	r0, #0
   61a44:	str	r0, [r7]
   61a48:	ldr	r9, [fp, #16]
   61a4c:	cmp	r6, #0
   61a50:	ldrbne	r0, [r5, #55]	; 0x37
   61a54:	tstne	r0, #8
   61a58:	bne	61a64 <fputs@plt+0x506b0>
   61a5c:	add	r0, r5, #52	; 0x34
   61a60:	b	61a68 <fputs@plt+0x506b4>
   61a64:	add	r0, r5, #50	; 0x32
   61a68:	ldrh	r7, [r0]
   61a6c:	mov	r0, r4
   61a70:	mov	r1, r7
   61a74:	bl	58308 <fputs@plt+0x46f54>
   61a78:	mov	r6, r0
   61a7c:	cmp	r9, #0
   61a80:	str	r8, [sp, #4]
   61a84:	beq	61aa0 <fputs@plt+0x506ec>
   61a88:	ldr	r0, [fp, #20]
   61a8c:	cmp	r6, r0
   61a90:	ldreq	r0, [r9, #36]	; 0x24
   61a94:	cmpeq	r0, #0
   61a98:	movne	r9, #0
   61a9c:	b	61aa4 <fputs@plt+0x506f0>
   61aa0:	mov	r9, #0
   61aa4:	str	r7, [sp, #8]
   61aa8:	cmp	r7, #0
   61aac:	beq	61b2c <fputs@plt+0x50778>
   61ab0:	ldr	r0, [sp, #8]
   61ab4:	lsl	sl, r0, #1
   61ab8:	mov	r7, #0
   61abc:	mov	r8, #0
   61ac0:	cmp	r9, #0
   61ac4:	beq	61af4 <fputs@plt+0x50740>
   61ac8:	ldr	r0, [r9, #4]
   61acc:	add	r0, r0, r7
   61ad0:	ldrh	r0, [r0]
   61ad4:	movw	r1, #65534	; 0xfffe
   61ad8:	cmp	r0, r1
   61adc:	beq	61af4 <fputs@plt+0x50740>
   61ae0:	ldr	r1, [r5, #4]
   61ae4:	add	r1, r1, r7
   61ae8:	ldrh	r1, [r1]
   61aec:	cmp	r0, r1
   61af0:	beq	61b1c <fputs@plt+0x50768>
   61af4:	add	r0, r6, r8
   61af8:	str	r0, [sp]
   61afc:	mov	r0, r4
   61b00:	mov	r1, r5
   61b04:	ldr	r2, [sp, #12]
   61b08:	mov	r3, r8
   61b0c:	bl	61d0c <fputs@plt+0x50958>
   61b10:	ldr	r0, [sp, #16]
   61b14:	mov	r1, #39	; 0x27
   61b18:	bl	56080 <fputs@plt+0x44ccc>
   61b1c:	add	r7, r7, #2
   61b20:	add	r8, r8, #1
   61b24:	cmp	sl, r7
   61b28:	bne	61ac0 <fputs@plt+0x5070c>
   61b2c:	ldr	r0, [sp, #4]
   61b30:	cmp	r0, #0
   61b34:	ldr	r5, [sp, #8]
   61b38:	beq	61b54 <fputs@plt+0x507a0>
   61b3c:	str	r0, [sp]
   61b40:	ldr	r0, [sp, #16]
   61b44:	mov	r1, #49	; 0x31
   61b48:	mov	r2, r6
   61b4c:	mov	r3, r5
   61b50:	bl	4644c <fputs@plt+0x35098>
   61b54:	mov	r0, r4
   61b58:	mov	r1, r6
   61b5c:	mov	r2, r5
   61b60:	bl	58648 <fputs@plt+0x47294>
   61b64:	mov	r0, r6
   61b68:	sub	sp, fp, #28
   61b6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61b70:	cmp	r1, #0
   61b74:	bxeq	lr
   61b78:	push	{r4, sl, fp, lr}
   61b7c:	add	fp, sp, #8
   61b80:	mov	r4, r0
   61b84:	ldr	r0, [r0, #8]
   61b88:	bl	58114 <fputs@plt+0x46d60>
   61b8c:	mov	r0, r4
   61b90:	pop	{r4, sl, fp, lr}
   61b94:	b	580b0 <fputs@plt+0x46cfc>
   61b98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61b9c:	add	fp, sp, #28
   61ba0:	sub	sp, sp, #44	; 0x2c
   61ba4:	mov	r6, r2
   61ba8:	mov	r4, r1
   61bac:	mov	r5, r0
   61bb0:	ldr	r8, [r2, #12]
   61bb4:	ldr	r1, [r0]
   61bb8:	mov	r0, #200	; 0xc8
   61bbc:	str	r0, [sp]
   61bc0:	add	r0, sp, #16
   61bc4:	mov	r2, #0
   61bc8:	mov	r3, #0
   61bcc:	bl	143f0 <fputs@plt+0x303c>
   61bd0:	ldr	r0, [r6, #40]	; 0x28
   61bd4:	cmp	r0, #0
   61bd8:	str	r4, [sp, #12]
   61bdc:	str	r5, [sp, #8]
   61be0:	beq	61bfc <fputs@plt+0x50848>
   61be4:	ldr	r2, [r6]
   61be8:	add	r0, sp, #16
   61bec:	movw	r1, #26361	; 0x66f9
   61bf0:	movt	r1, #8
   61bf4:	bl	38928 <fputs@plt+0x27574>
   61bf8:	b	61c74 <fputs@plt+0x508c0>
   61bfc:	ldrh	r0, [r6, #50]	; 0x32
   61c00:	cmp	r0, #0
   61c04:	beq	61c74 <fputs@plt+0x508c0>
   61c08:	mov	r9, #0
   61c0c:	add	r7, sp, #16
   61c10:	movw	r4, #17205	; 0x4335
   61c14:	movt	r4, #8
   61c18:	mov	sl, #0
   61c1c:	ldr	r0, [r6, #4]
   61c20:	add	r0, r0, r9
   61c24:	ldrsh	r0, [r0]
   61c28:	ldr	r1, [r8, #4]
   61c2c:	ldr	r5, [r1, r0, lsl #4]
   61c30:	cmp	r9, #0
   61c34:	beq	61c4c <fputs@plt+0x50898>
   61c38:	mov	r0, r7
   61c3c:	movw	r1, #26372	; 0x6704
   61c40:	movt	r1, #8
   61c44:	mov	r2, #2
   61c48:	bl	2057c <fputs@plt+0xf1c8>
   61c4c:	ldr	r2, [r8]
   61c50:	mov	r0, r7
   61c54:	mov	r1, r4
   61c58:	mov	r3, r5
   61c5c:	bl	38928 <fputs@plt+0x27574>
   61c60:	add	r9, r9, #2
   61c64:	add	sl, sl, #1
   61c68:	ldrh	r0, [r6, #50]	; 0x32
   61c6c:	cmp	sl, r0
   61c70:	bcc	61c1c <fputs@plt+0x50868>
   61c74:	add	r0, sp, #16
   61c78:	bl	15770 <fputs@plt+0x43bc>
   61c7c:	mov	r3, r0
   61c80:	ldrb	r0, [r6, #55]	; 0x37
   61c84:	mov	r1, #2
   61c88:	mvn	r2, #0
   61c8c:	str	r2, [sp]
   61c90:	str	r1, [sp, #4]
   61c94:	and	r0, r0, #3
   61c98:	movw	r1, #2067	; 0x813
   61c9c:	cmp	r0, #2
   61ca0:	movweq	r1, #1555	; 0x613
   61ca4:	ldr	r0, [sp, #8]
   61ca8:	ldr	r2, [sp, #12]
   61cac:	bl	5944c <fputs@plt+0x48098>
   61cb0:	sub	sp, fp, #28
   61cb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61cb8:	push	{r4, r5, r6, r7, fp, lr}
   61cbc:	add	fp, sp, #16
   61cc0:	mov	r5, r2
   61cc4:	mov	r6, r0
   61cc8:	ldr	r4, [r0]
   61ccc:	mov	r0, r4
   61cd0:	mov	r2, #0
   61cd4:	bl	5a3c8 <fputs@plt+0x49014>
   61cd8:	mov	r7, r0
   61cdc:	ldrb	r0, [r4, #69]	; 0x45
   61ce0:	cmp	r0, #0
   61ce4:	bne	61cfc <fputs@plt+0x50948>
   61ce8:	mov	r0, r6
   61cec:	mov	r1, r7
   61cf0:	mov	r2, r5
   61cf4:	mov	r3, #16
   61cf8:	bl	58fc8 <fputs@plt+0x47c14>
   61cfc:	mov	r0, r4
   61d00:	mov	r1, r7
   61d04:	pop	{r4, r5, r6, r7, fp, lr}
   61d08:	b	43f70 <fputs@plt+0x32bbc>
   61d0c:	ldr	ip, [r1, #4]
   61d10:	add	ip, ip, r3, lsl #1
   61d14:	ldrsh	ip, [ip]
   61d18:	cmn	ip, #2
   61d1c:	bne	61d40 <fputs@plt+0x5098c>
   61d20:	ldr	ip, [sp]
   61d24:	str	r2, [r0, #104]	; 0x68
   61d28:	ldr	r1, [r1, #40]	; 0x28
   61d2c:	ldr	r1, [r1, #4]
   61d30:	add	r2, r3, r3, lsl #2
   61d34:	ldr	r1, [r1, r2, lsl #2]
   61d38:	mov	r2, ip
   61d3c:	b	61d50 <fputs@plt+0x5099c>
   61d40:	ldr	r1, [r1, #12]
   61d44:	ldr	r0, [r0, #8]
   61d48:	mov	r3, ip
   61d4c:	b	594e8 <fputs@plt+0x48134>
   61d50:	push	{r4, r5, r6, r7, fp, lr}
   61d54:	add	fp, sp, #16
   61d58:	mov	r5, r2
   61d5c:	mov	r6, r0
   61d60:	ldr	r4, [r0]
   61d64:	mov	r0, r4
   61d68:	mov	r2, #0
   61d6c:	bl	5a3c8 <fputs@plt+0x49014>
   61d70:	mov	r7, r0
   61d74:	ldrb	r0, [r4, #69]	; 0x45
   61d78:	cmp	r0, #0
   61d7c:	bne	61d90 <fputs@plt+0x509dc>
   61d80:	mov	r0, r6
   61d84:	mov	r1, r7
   61d88:	mov	r2, r5
   61d8c:	bl	5626c <fputs@plt+0x44eb8>
   61d90:	mov	r0, r4
   61d94:	mov	r1, r7
   61d98:	pop	{r4, r5, r6, r7, fp, lr}
   61d9c:	b	43f70 <fputs@plt+0x32bbc>
   61da0:	push	{r4, r5, r6, r7, fp, lr}
   61da4:	add	fp, sp, #16
   61da8:	mov	r5, r0
   61dac:	ldr	r7, [r0]
   61db0:	ldr	r0, [r7, #20]
   61db4:	cmp	r0, #1
   61db8:	poplt	{r4, r5, r6, r7, fp, pc}
   61dbc:	mov	r4, r1
   61dc0:	mov	r6, #0
   61dc4:	ldr	r0, [r7, #16]
   61dc8:	add	r1, r0, r6, lsl #4
   61dcc:	ldr	r1, [r1, #4]
   61dd0:	cmp	r1, #0
   61dd4:	beq	61e00 <fputs@plt+0x50a4c>
   61dd8:	cmp	r4, #0
   61ddc:	beq	61df4 <fputs@plt+0x50a40>
   61de0:	ldr	r1, [r0, r6, lsl #4]
   61de4:	mov	r0, r4
   61de8:	bl	15b10 <fputs@plt+0x475c>
   61dec:	cmp	r0, #0
   61df0:	bne	61e00 <fputs@plt+0x50a4c>
   61df4:	mov	r0, r5
   61df8:	mov	r1, r6
   61dfc:	bl	5b4f8 <fputs@plt+0x4a144>
   61e00:	ldr	r0, [r7, #20]
   61e04:	add	r6, r6, #1
   61e08:	cmp	r6, r0
   61e0c:	blt	61dc4 <fputs@plt+0x50a10>
   61e10:	pop	{r4, r5, r6, r7, fp, pc}
   61e14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61e18:	add	fp, sp, #28
   61e1c:	sub	sp, sp, #36	; 0x24
   61e20:	mov	r8, r3
   61e24:	mov	r9, r2
   61e28:	mov	r6, r0
   61e2c:	ldr	r0, [r0]
   61e30:	ldr	r0, [r0, #16]
   61e34:	ldr	r7, [r0, r1, lsl #4]
   61e38:	mov	r4, #1
   61e3c:	add	r5, sp, #12
   61e40:	movw	sl, #26688	; 0x6840
   61e44:	movt	sl, #8
   61e48:	b	61e5c <fputs@plt+0x50aa8>
   61e4c:	add	r4, r4, #1
   61e50:	cmp	r4, #5
   61e54:	subeq	sp, fp, #28
   61e58:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61e5c:	mov	r0, #24
   61e60:	mov	r1, r5
   61e64:	mov	r2, sl
   61e68:	mov	r3, r4
   61e6c:	bl	158b8 <fputs@plt+0x4504>
   61e70:	ldr	r0, [r6]
   61e74:	mov	r1, r5
   61e78:	mov	r2, r7
   61e7c:	bl	1f6d0 <fputs@plt+0xe31c>
   61e80:	cmp	r0, #0
   61e84:	beq	61e4c <fputs@plt+0x50a98>
   61e88:	str	r9, [sp]
   61e8c:	str	r8, [sp, #4]
   61e90:	mov	r0, r6
   61e94:	movw	r1, #26702	; 0x684e
   61e98:	movt	r1, #8
   61e9c:	mov	r2, r7
   61ea0:	mov	r3, r5
   61ea4:	bl	5c860 <fputs@plt+0x4b4ac>
   61ea8:	b	61e4c <fputs@plt+0x50a98>
   61eac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61eb0:	add	fp, sp, #28
   61eb4:	sub	sp, sp, #12
   61eb8:	mov	r4, r0
   61ebc:	ldr	r6, [r0]
   61ec0:	ldrb	r0, [r6, #26]
   61ec4:	tst	r0, #8
   61ec8:	beq	61ee4 <fputs@plt+0x50b30>
   61ecc:	mov	r5, r2
   61ed0:	ldrb	r0, [r2, #42]	; 0x2a
   61ed4:	tst	r0, #16
   61ed8:	ldreq	r0, [r5, #12]
   61edc:	cmpeq	r0, #0
   61ee0:	beq	61eec <fputs@plt+0x50b38>
   61ee4:	sub	sp, fp, #28
   61ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61eec:	mov	r7, r1
   61ef0:	mov	r0, r4
   61ef4:	bl	56018 <fputs@plt+0x44c64>
   61ef8:	mov	r8, r0
   61efc:	mov	r0, r5
   61f00:	bl	6216c <fputs@plt+0x50db8>
   61f04:	mov	sl, #0
   61f08:	cmp	r0, #0
   61f0c:	mov	r9, #0
   61f10:	bne	61f64 <fputs@plt+0x50bb0>
   61f14:	ldr	r0, [r5, #16]
   61f18:	cmp	r0, #0
   61f1c:	bne	61f30 <fputs@plt+0x50b7c>
   61f20:	b	61ee4 <fputs@plt+0x50b30>
   61f24:	ldr	r0, [r0, #4]
   61f28:	cmp	r0, #0
   61f2c:	beq	61ee4 <fputs@plt+0x50b30>
   61f30:	ldrb	r1, [r0, #24]
   61f34:	cmp	r1, #0
   61f38:	ldrbeq	r1, [r6, #27]
   61f3c:	tsteq	r1, #1
   61f40:	beq	61f24 <fputs@plt+0x50b70>
   61f44:	mov	r0, r8
   61f48:	bl	57ff0 <fputs@plt+0x46c3c>
   61f4c:	mov	r9, r0
   61f50:	mov	r0, r8
   61f54:	mov	r1, #136	; 0x88
   61f58:	mov	r2, #1
   61f5c:	mov	r3, r9
   61f60:	bl	56a58 <fputs@plt+0x456a4>
   61f64:	mov	r0, #1
   61f68:	strb	r0, [r4, #442]	; 0x1ba
   61f6c:	mov	r0, r6
   61f70:	mov	r1, r7
   61f74:	mov	r2, #0
   61f78:	bl	5a9ac <fputs@plt+0x495f8>
   61f7c:	mov	r1, r0
   61f80:	mov	r0, r4
   61f84:	mov	r2, #0
   61f88:	bl	4e530 <fputs@plt+0x3d17c>
   61f8c:	strb	sl, [r4, #442]	; 0x1ba
   61f90:	ldrb	r0, [r6, #27]
   61f94:	tst	r0, #1
   61f98:	bne	61fdc <fputs@plt+0x50c28>
   61f9c:	mov	r0, r8
   61fa0:	bl	5afb8 <fputs@plt+0x49c04>
   61fa4:	add	r3, r0, #2
   61fa8:	mov	r0, r8
   61fac:	mov	r1, #136	; 0x88
   61fb0:	mov	r2, #0
   61fb4:	bl	56a58 <fputs@plt+0x456a4>
   61fb8:	mov	r0, #4
   61fbc:	mvn	r1, #1
   61fc0:	str	r1, [sp]
   61fc4:	str	r0, [sp, #4]
   61fc8:	mov	r0, r4
   61fcc:	movw	r1, #787	; 0x313
   61fd0:	mov	r2, #2
   61fd4:	mov	r3, #0
   61fd8:	bl	5944c <fputs@plt+0x48098>
   61fdc:	cmp	r9, #0
   61fe0:	beq	61ee4 <fputs@plt+0x50b30>
   61fe4:	mov	r0, r8
   61fe8:	mov	r1, r9
   61fec:	sub	sp, fp, #28
   61ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61ff4:	b	58114 <fputs@plt+0x46d60>
   61ff8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61ffc:	add	fp, sp, #28
   62000:	sub	sp, sp, #20
   62004:	str	r3, [sp, #16]
   62008:	mov	r4, r2
   6200c:	mov	r5, r1
   62010:	mov	r6, r0
   62014:	ldr	r8, [r0]
   62018:	ldr	r9, [r8, #16]
   6201c:	bl	56018 <fputs@plt+0x44c64>
   62020:	mov	sl, r0
   62024:	mov	r0, r6
   62028:	mov	r1, #1
   6202c:	mov	r2, r4
   62030:	bl	5be0c <fputs@plt+0x4aa58>
   62034:	ldrb	r0, [r5, #42]	; 0x2a
   62038:	tst	r0, #16
   6203c:	beq	6204c <fputs@plt+0x50c98>
   62040:	mov	r0, sl
   62044:	mov	r1, #149	; 0x95
   62048:	bl	560bc <fputs@plt+0x44d08>
   6204c:	mov	r0, r6
   62050:	mov	r1, r5
   62054:	bl	6217c <fputs@plt+0x50dc8>
   62058:	cmp	r0, #0
   6205c:	beq	6207c <fputs@plt+0x50cc8>
   62060:	mov	r7, r0
   62064:	mov	r0, r6
   62068:	mov	r1, r7
   6206c:	bl	62220 <fputs@plt+0x50e6c>
   62070:	ldr	r7, [r7, #32]
   62074:	cmp	r7, #0
   62078:	bne	62064 <fputs@plt+0x50cb0>
   6207c:	ldrb	r0, [r5, #42]	; 0x2a
   62080:	tst	r0, #8
   62084:	beq	620a0 <fputs@plt+0x50cec>
   62088:	ldr	r2, [r9, r4, lsl #4]
   6208c:	ldr	r3, [r5]
   62090:	movw	r1, #26732	; 0x686c
   62094:	movt	r1, #8
   62098:	mov	r0, r6
   6209c:	bl	5c860 <fputs@plt+0x4b4ac>
   620a0:	ldr	r2, [r9, r4, lsl #4]
   620a4:	ldr	r0, [r5]
   620a8:	str	r0, [sp]
   620ac:	movw	r0, #20061	; 0x4e5d
   620b0:	movt	r0, #8
   620b4:	movw	r3, #20080	; 0x4e70
   620b8:	movt	r3, #8
   620bc:	cmp	r4, #1
   620c0:	moveq	r3, r0
   620c4:	movw	r1, #26777	; 0x6899
   620c8:	movt	r1, #8
   620cc:	mov	r0, r6
   620d0:	bl	5c860 <fputs@plt+0x4b4ac>
   620d4:	ldr	r0, [sp, #16]
   620d8:	cmp	r0, #0
   620dc:	bne	620f8 <fputs@plt+0x50d44>
   620e0:	ldrb	r0, [r5, #42]	; 0x2a
   620e4:	tst	r0, #16
   620e8:	bne	620f8 <fputs@plt+0x50d44>
   620ec:	mov	r0, r6
   620f0:	mov	r1, r5
   620f4:	bl	62324 <fputs@plt+0x50f70>
   620f8:	ldrb	r0, [r5, #42]	; 0x2a
   620fc:	tst	r0, #16
   62100:	beq	62128 <fputs@plt+0x50d74>
   62104:	ldr	r0, [r5]
   62108:	mov	r1, #0
   6210c:	str	r1, [sp]
   62110:	stmib	sp, {r0, r1}
   62114:	mov	r0, sl
   62118:	mov	r1, #151	; 0x97
   6211c:	mov	r2, r4
   62120:	mov	r3, #0
   62124:	bl	560f8 <fputs@plt+0x44d44>
   62128:	ldr	r0, [r5]
   6212c:	mov	r1, #0
   62130:	str	r1, [sp]
   62134:	stmib	sp, {r0, r1}
   62138:	mov	r0, sl
   6213c:	mov	r1, #125	; 0x7d
   62140:	mov	r2, r4
   62144:	mov	r3, #0
   62148:	bl	560f8 <fputs@plt+0x44d44>
   6214c:	mov	r0, r6
   62150:	mov	r1, r4
   62154:	bl	5c960 <fputs@plt+0x4b5ac>
   62158:	mov	r0, r8
   6215c:	mov	r1, r4
   62160:	sub	sp, fp, #28
   62164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62168:	b	623bc <fputs@plt+0x51008>
   6216c:	ldr	r1, [r0]
   62170:	ldr	r0, [r0, #64]	; 0x40
   62174:	add	r0, r0, #56	; 0x38
   62178:	b	43714 <fputs@plt+0x32360>
   6217c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62180:	add	fp, sp, #24
   62184:	mov	r8, r1
   62188:	ldrb	r1, [r0, #442]	; 0x1ba
   6218c:	mov	r4, #0
   62190:	cmp	r1, #0
   62194:	beq	621a0 <fputs@plt+0x50dec>
   62198:	mov	r0, r4
   6219c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   621a0:	ldr	r0, [r0]
   621a4:	ldr	r0, [r0, #16]
   621a8:	ldr	r0, [r0, #28]
   621ac:	ldr	r6, [r8, #64]	; 0x40
   621b0:	cmp	r0, r6
   621b4:	ldrne	r7, [r0, #48]	; 0x30
   621b8:	cmpne	r7, #0
   621bc:	bne	621cc <fputs@plt+0x50e18>
   621c0:	ldr	r4, [r8, #60]	; 0x3c
   621c4:	mov	r0, r4
   621c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   621cc:	mov	r4, #0
   621d0:	ldr	r5, [r7, #8]
   621d4:	ldr	r0, [r5, #24]
   621d8:	cmp	r0, r6
   621dc:	bne	62204 <fputs@plt+0x50e50>
   621e0:	ldr	r1, [r8]
   621e4:	ldr	r0, [r5, #4]
   621e8:	bl	15b10 <fputs@plt+0x475c>
   621ec:	cmp	r0, #0
   621f0:	bne	62204 <fputs@plt+0x50e50>
   621f4:	cmp	r4, #0
   621f8:	ldreq	r4, [r8, #60]	; 0x3c
   621fc:	str	r4, [r5, #32]
   62200:	mov	r4, r5
   62204:	ldr	r7, [r7]
   62208:	cmp	r7, #0
   6220c:	bne	621d0 <fputs@plt+0x50e1c>
   62210:	cmp	r4, #0
   62214:	ldreq	r4, [r8, #60]	; 0x3c
   62218:	mov	r0, r4
   6221c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62220:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62224:	add	fp, sp, #28
   62228:	sub	sp, sp, #12
   6222c:	mov	r5, r1
   62230:	mov	r6, r0
   62234:	ldr	r1, [r1, #20]
   62238:	ldr	sl, [r0]
   6223c:	mov	r0, sl
   62240:	bl	1aa0c <fputs@plt+0x9658>
   62244:	mov	r8, r0
   62248:	mov	r0, r5
   6224c:	bl	442f4 <fputs@plt+0x32f40>
   62250:	ldr	r1, [sl, #16]
   62254:	ldr	r7, [r1, r8, lsl #4]
   62258:	ldr	r2, [r5]
   6225c:	ldr	r3, [r0]
   62260:	str	r7, [sp]
   62264:	movw	r0, #20061	; 0x4e5d
   62268:	movt	r0, #8
   6226c:	movw	r4, #20080	; 0x4e70
   62270:	movt	r4, #8
   62274:	cmp	r8, #1
   62278:	moveq	r4, r0
   6227c:	mov	r1, #16
   62280:	movweq	r1, #14
   62284:	mov	r0, r6
   62288:	bl	5bb94 <fputs@plt+0x4a7e0>
   6228c:	cmp	r0, #0
   62290:	bne	6231c <fputs@plt+0x50f68>
   62294:	str	r7, [sp]
   62298:	mov	r0, r6
   6229c:	mov	r1, #9
   622a0:	mov	r2, r4
   622a4:	mov	r3, #0
   622a8:	bl	5bb94 <fputs@plt+0x4a7e0>
   622ac:	cmp	r0, #0
   622b0:	bne	6231c <fputs@plt+0x50f68>
   622b4:	mov	r0, r6
   622b8:	bl	56018 <fputs@plt+0x44c64>
   622bc:	cmp	r0, #0
   622c0:	beq	6231c <fputs@plt+0x50f68>
   622c4:	mov	r9, r0
   622c8:	ldr	r0, [sl, #16]
   622cc:	ldr	r2, [r0, r8, lsl #4]
   622d0:	ldr	r0, [r5]
   622d4:	str	r0, [sp]
   622d8:	movw	r1, #26833	; 0x68d1
   622dc:	movt	r1, #8
   622e0:	mov	r0, r6
   622e4:	mov	r3, r4
   622e8:	bl	5c860 <fputs@plt+0x4b4ac>
   622ec:	mov	r0, r6
   622f0:	mov	r1, r8
   622f4:	bl	5c960 <fputs@plt+0x4b5ac>
   622f8:	ldr	r0, [r5]
   622fc:	mov	r1, #0
   62300:	str	r1, [sp]
   62304:	stmib	sp, {r0, r1}
   62308:	mov	r0, r9
   6230c:	mov	r1, #127	; 0x7f
   62310:	mov	r2, r8
   62314:	mov	r3, #0
   62318:	bl	560f8 <fputs@plt+0x44d44>
   6231c:	sub	sp, fp, #28
   62320:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62324:	push	{r4, r5, r6, r7, fp, lr}
   62328:	add	fp, sp, #16
   6232c:	mov	r4, r1
   62330:	mov	r5, r0
   62334:	ldr	r7, [r1, #28]
   62338:	mov	r0, #0
   6233c:	b	62368 <fputs@plt+0x50fb4>
   62340:	cmp	r6, #0
   62344:	popeq	{r4, r5, r6, r7, fp, pc}
   62348:	ldr	r1, [r4, #64]	; 0x40
   6234c:	ldr	r0, [r5]
   62350:	bl	1aa0c <fputs@plt+0x9658>
   62354:	mov	r2, r0
   62358:	mov	r0, r5
   6235c:	mov	r1, r6
   62360:	bl	62444 <fputs@plt+0x51090>
   62364:	mov	r0, r6
   62368:	cmp	r7, r0
   6236c:	mov	r6, #0
   62370:	movlt	r6, r7
   62374:	cmp	r0, #0
   62378:	moveq	r6, r7
   6237c:	ldr	r1, [r4, #8]
   62380:	cmp	r1, #0
   62384:	beq	62340 <fputs@plt+0x50f8c>
   62388:	ldr	r2, [r1, #20]
   6238c:	ldr	r1, [r1, #44]	; 0x2c
   62390:	cmp	r1, r0
   62394:	mov	r3, r6
   62398:	movlt	r3, r1
   6239c:	cmp	r0, #0
   623a0:	moveq	r3, r1
   623a4:	cmp	r1, r6
   623a8:	movgt	r6, r3
   623ac:	cmp	r2, #0
   623b0:	mov	r1, r2
   623b4:	bne	62388 <fputs@plt+0x50fd4>
   623b8:	b	62340 <fputs@plt+0x50f8c>
   623bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   623c0:	add	fp, sp, #24
   623c4:	mov	r8, r1
   623c8:	mov	r5, r0
   623cc:	ldr	r0, [r0, #16]
   623d0:	add	r0, r0, r1, lsl #4
   623d4:	ldr	r0, [r0, #12]
   623d8:	ldrb	r1, [r0, #78]	; 0x4e
   623dc:	tst	r1, #2
   623e0:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   623e4:	ldr	r7, [r0, #16]
   623e8:	cmp	r7, #0
   623ec:	beq	62424 <fputs@plt+0x51070>
   623f0:	mov	r4, #0
   623f4:	ldr	r6, [r7, #8]
   623f8:	ldr	r0, [r6, #12]
   623fc:	cmp	r0, #0
   62400:	beq	62418 <fputs@plt+0x51064>
   62404:	mov	r0, r5
   62408:	mov	r1, r6
   6240c:	bl	46ab8 <fputs@plt+0x35704>
   62410:	strh	r4, [r6, #34]	; 0x22
   62414:	str	r4, [r6, #4]
   62418:	ldr	r7, [r7]
   6241c:	cmp	r7, #0
   62420:	bne	623f4 <fputs@plt+0x51040>
   62424:	ldr	r0, [r5, #16]
   62428:	add	r0, r0, r8, lsl #4
   6242c:	ldr	r0, [r0, #12]
   62430:	ldrh	r1, [r0, #78]	; 0x4e
   62434:	movw	r2, #65533	; 0xfffd
   62438:	and	r1, r1, r2
   6243c:	strh	r1, [r0, #78]	; 0x4e
   62440:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62444:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62448:	add	fp, sp, #24
   6244c:	sub	sp, sp, #16
   62450:	mov	r5, r2
   62454:	mov	r8, r1
   62458:	mov	r4, r0
   6245c:	bl	56018 <fputs@plt+0x44c64>
   62460:	mov	r7, r0
   62464:	mov	r0, r4
   62468:	bl	58f08 <fputs@plt+0x47b54>
   6246c:	mov	r6, r0
   62470:	str	r5, [sp]
   62474:	mov	r0, r7
   62478:	mov	r1, #118	; 0x76
   6247c:	mov	r2, r8
   62480:	mov	r3, r6
   62484:	bl	4644c <fputs@plt+0x35098>
   62488:	mov	r0, r4
   6248c:	bl	59434 <fputs@plt+0x48080>
   62490:	ldr	r0, [r4]
   62494:	ldr	r0, [r0, #16]
   62498:	ldr	r2, [r0, r5, lsl #4]
   6249c:	str	r8, [sp]
   624a0:	str	r6, [sp, #4]
   624a4:	str	r6, [sp, #8]
   624a8:	movw	r0, #20061	; 0x4e5d
   624ac:	movt	r0, #8
   624b0:	movw	r3, #20080	; 0x4e70
   624b4:	movt	r3, #8
   624b8:	cmp	r5, #1
   624bc:	moveq	r3, r0
   624c0:	movw	r1, #26884	; 0x6904
   624c4:	movt	r1, #8
   624c8:	mov	r0, r4
   624cc:	bl	5c860 <fputs@plt+0x4b4ac>
   624d0:	mov	r0, r4
   624d4:	mov	r1, r6
   624d8:	sub	sp, fp, #24
   624dc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   624e0:	b	58f44 <fputs@plt+0x47b90>
   624e4:	mov	r3, r0
   624e8:	mov	r0, #0
   624ec:	cmp	r2, #2
   624f0:	blt	62524 <fputs@plt+0x51170>
   624f4:	ldrb	r1, [r1]
   624f8:	orr	r1, r1, #1
   624fc:	cmp	r1, #11
   62500:	bxne	lr
   62504:	push	{fp, lr}
   62508:	mov	fp, sp
   6250c:	movw	r1, #27057	; 0x69b1
   62510:	movt	r1, #8
   62514:	mov	r0, r3
   62518:	bl	1a8e8 <fputs@plt+0x9534>
   6251c:	mov	r0, #1
   62520:	pop	{fp, lr}
   62524:	bx	lr
   62528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6252c:	add	fp, sp, #28
   62530:	sub	sp, sp, #4
   62534:	vpush	{d8-d9}
   62538:	sub	sp, sp, #48	; 0x30
   6253c:	mov	r8, r3
   62540:	mov	r9, r0
   62544:	ldr	r7, [r0]
   62548:	ldrb	r3, [r7, #64]	; 0x40
   6254c:	mov	r0, #0
   62550:	tst	r3, #1
   62554:	bne	627a4 <fputs@plt+0x513f0>
   62558:	ldr	r0, [r9, #496]	; 0x1f0
   6255c:	ldr	ip, [fp, #8]
   62560:	ldr	lr, [r1, #28]
   62564:	add	r5, r2, r2, lsl #3
   62568:	add	r3, lr, r5, lsl #3
   6256c:	mov	r4, r3
   62570:	ldr	sl, [r4, #28]!
   62574:	ldr	r6, [r4, #24]
   62578:	cmp	ip, #0
   6257c:	beq	62604 <fputs@plt+0x51250>
   62580:	str	sl, [sp, #40]	; 0x28
   62584:	cmp	r8, #0
   62588:	bne	627a0 <fputs@plt+0x513ec>
   6258c:	str	r0, [sp, #44]	; 0x2c
   62590:	ldr	r0, [lr]
   62594:	cmp	r0, #1
   62598:	bgt	627a0 <fputs@plt+0x513ec>
   6259c:	ldr	r0, [r1, #32]
   625a0:	cmp	r0, #0
   625a4:	ldrbne	r0, [r0, #6]
   625a8:	tstne	r0, #32
   625ac:	bne	627a0 <fputs@plt+0x513ec>
   625b0:	str	r4, [sp, #32]
   625b4:	mov	sl, lr
   625b8:	str	r3, [sp, #36]	; 0x24
   625bc:	str	r2, [sp, #24]
   625c0:	ldr	r0, [r1]
   625c4:	mov	r4, r1
   625c8:	bl	60aa8 <fputs@plt+0x4f6f4>
   625cc:	tst	r0, #2097152	; 0x200000
   625d0:	bne	627a0 <fputs@plt+0x513ec>
   625d4:	ldr	r0, [r4, #44]	; 0x2c
   625d8:	bl	60aa8 <fputs@plt+0x4f6f4>
   625dc:	tst	r0, #2097152	; 0x200000
   625e0:	mov	r1, r4
   625e4:	ldr	ip, [fp, #8]
   625e8:	ldr	r2, [sp, #24]
   625ec:	ldr	r3, [sp, #36]	; 0x24
   625f0:	mov	lr, sl
   625f4:	ldr	r4, [sp, #32]
   625f8:	ldr	r0, [sp, #44]	; 0x2c
   625fc:	ldr	sl, [sp, #40]	; 0x28
   62600:	bne	627a0 <fputs@plt+0x513ec>
   62604:	str	r0, [sp, #44]	; 0x2c
   62608:	str	r4, [sp, #32]
   6260c:	str	lr, [sp, #28]
   62610:	str	r3, [sp, #36]	; 0x24
   62614:	ldr	r0, [sl, #28]
   62618:	ldr	lr, [sl, #56]	; 0x38
   6261c:	cmp	lr, #0
   62620:	ldrne	r3, [r1, #56]	; 0x38
   62624:	cmpne	r3, #0
   62628:	bne	627a0 <fputs@plt+0x513ec>
   6262c:	ldr	r3, [sl, #60]	; 0x3c
   62630:	cmp	r3, #0
   62634:	bne	627a0 <fputs@plt+0x513ec>
   62638:	str	r2, [sp, #24]
   6263c:	str	r6, [sp, #20]
   62640:	str	r5, [sp, #40]	; 0x28
   62644:	ldr	r5, [r1, #8]
   62648:	cmp	lr, #0
   6264c:	andsne	r3, r5, #128	; 0x80
   62650:	bne	627a0 <fputs@plt+0x513ec>
   62654:	ldr	r0, [r0]
   62658:	cmp	r0, #0
   6265c:	beq	627a0 <fputs@plt+0x513ec>
   62660:	ldr	r0, [sl, #8]
   62664:	tst	r0, #1
   62668:	bne	627a0 <fputs@plt+0x513ec>
   6266c:	cmp	lr, #0
   62670:	beq	6268c <fputs@plt+0x512d8>
   62674:	cmp	r8, #0
   62678:	bne	627a0 <fputs@plt+0x513ec>
   6267c:	ldr	r2, [sp, #28]
   62680:	ldr	r3, [r2]
   62684:	cmp	r3, #1
   62688:	bgt	627a0 <fputs@plt+0x513ec>
   6268c:	and	r2, r5, #1
   62690:	cmp	ip, #0
   62694:	cmpne	r2, #0
   62698:	bne	627a0 <fputs@plt+0x513ec>
   6269c:	str	r7, [sp, #16]
   626a0:	str	r1, [sp, #12]
   626a4:	ldr	r7, [r1, #44]	; 0x2c
   626a8:	cmp	r7, #0
   626ac:	ldrne	r3, [sl, #44]	; 0x2c
   626b0:	cmpne	r3, #0
   626b4:	bne	627a0 <fputs@plt+0x513ec>
   626b8:	cmp	r8, #0
   626bc:	ldrne	r3, [sl, #44]	; 0x2c
   626c0:	cmpne	r3, #0
   626c4:	bne	627a0 <fputs@plt+0x513ec>
   626c8:	cmp	lr, #0
   626cc:	beq	626f4 <fputs@plt+0x51340>
   626d0:	and	r0, r0, #12288	; 0x3000
   626d4:	orrs	r0, r0, r2
   626d8:	ldr	r3, [sp, #36]	; 0x24
   626dc:	bne	627a0 <fputs@plt+0x513ec>
   626e0:	ldr	r0, [sp, #12]
   626e4:	ldr	r0, [r0, #32]
   626e8:	cmp	r0, #0
   626ec:	beq	62700 <fputs@plt+0x5134c>
   626f0:	b	627a0 <fputs@plt+0x513ec>
   626f4:	tst	r0, #12288	; 0x3000
   626f8:	ldr	r3, [sp, #36]	; 0x24
   626fc:	bne	627a0 <fputs@plt+0x513ec>
   62700:	tst	r5, #8192	; 0x2000
   62704:	ldrne	r0, [sl, #48]	; 0x30
   62708:	cmpne	r0, #0
   6270c:	bne	627a0 <fputs@plt+0x513ec>
   62710:	mov	r1, r3
   62714:	ldrb	r0, [r1, #44]!	; 0x2c
   62718:	str	r1, [sp, #4]
   6271c:	tst	r0, #32
   62720:	bne	627a0 <fputs@plt+0x513ec>
   62724:	ldr	r0, [sl, #48]	; 0x30
   62728:	cmp	r0, #0
   6272c:	beq	62804 <fputs@plt+0x51450>
   62730:	cmp	r2, #0
   62734:	bne	627a0 <fputs@plt+0x513ec>
   62738:	cmp	r8, #0
   6273c:	bne	627a0 <fputs@plt+0x513ec>
   62740:	mov	r6, sl
   62744:	ldr	r0, [sl, #44]	; 0x2c
   62748:	cmp	r0, #0
   6274c:	bne	627a0 <fputs@plt+0x513ec>
   62750:	ldr	r0, [sp, #28]
   62754:	ldr	r0, [r0]
   62758:	cmp	r0, #1
   6275c:	bne	627a0 <fputs@plt+0x513ec>
   62760:	mov	r0, r6
   62764:	cmp	r0, #0
   62768:	beq	627b4 <fputs@plt+0x51400>
   6276c:	ldrb	r1, [r0, #8]
   62770:	tst	r1, #9
   62774:	bne	627a0 <fputs@plt+0x513ec>
   62778:	ldr	r1, [r0, #48]	; 0x30
   6277c:	cmp	r1, #0
   62780:	ldrbne	r2, [r0, #4]
   62784:	cmpne	r2, #116	; 0x74
   62788:	bne	627a0 <fputs@plt+0x513ec>
   6278c:	ldr	r0, [r0, #28]
   62790:	ldr	r0, [r0]
   62794:	cmp	r0, #1
   62798:	mov	r0, r1
   6279c:	bge	62764 <fputs@plt+0x513b0>
   627a0:	mov	r0, #0
   627a4:	sub	sp, fp, #48	; 0x30
   627a8:	vpop	{d8-d9}
   627ac:	add	sp, sp, #4
   627b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   627b4:	cmp	r7, #0
   627b8:	ldr	r3, [sp, #36]	; 0x24
   627bc:	mov	sl, r6
   627c0:	beq	62804 <fputs@plt+0x51450>
   627c4:	ldr	r0, [r7]
   627c8:	cmp	r0, #1
   627cc:	blt	62804 <fputs@plt+0x51450>
   627d0:	ldr	r0, [r7, #4]
   627d4:	add	r0, r0, #16
   627d8:	mov	r1, #0
   627dc:	ldr	r3, [sp, #36]	; 0x24
   627e0:	ldrh	r2, [r0]
   627e4:	cmp	r2, #0
   627e8:	beq	627a0 <fputs@plt+0x513ec>
   627ec:	add	r1, r1, #1
   627f0:	add	r0, r0, #20
   627f4:	ldr	r2, [r7]
   627f8:	cmp	r1, r2
   627fc:	mov	sl, r6
   62800:	blt	627e0 <fputs@plt+0x5142c>
   62804:	mov	r8, r3
   62808:	ldr	r0, [r8, #16]!
   6280c:	str	r0, [r9, #496]	; 0x1f0
   62810:	mov	r7, #0
   62814:	str	r7, [sp]
   62818:	mov	r0, r9
   6281c:	mov	r1, #21
   62820:	mov	r2, #0
   62824:	mov	r3, #0
   62828:	bl	5bb94 <fputs@plt+0x4a7e0>
   6282c:	ldr	r0, [sp, #44]	; 0x2c
   62830:	str	r0, [r9, #496]	; 0x1f0
   62834:	ldr	r4, [sl, #48]	; 0x30
   62838:	cmp	r4, #0
   6283c:	ldr	r2, [sp, #16]
   62840:	ldr	r1, [sp, #12]
   62844:	beq	628e8 <fputs@plt+0x51534>
   62848:	mov	sl, #116	; 0x74
   6284c:	str	r7, [r1, #28]
   62850:	ldr	r0, [r1, #44]	; 0x2c
   62854:	str	r0, [sp, #44]	; 0x2c
   62858:	ldr	r6, [r1, #48]	; 0x30
   6285c:	ldr	r5, [r1, #56]	; 0x38
   62860:	ldr	r0, [r1, #60]	; 0x3c
   62864:	str	r0, [sp, #8]
   62868:	str	r7, [r1, #44]	; 0x2c
   6286c:	str	r7, [r1, #48]	; 0x30
   62870:	str	r7, [r1, #56]	; 0x38
   62874:	str	r7, [r1, #60]	; 0x3c
   62878:	mov	r0, r2
   6287c:	mov	r2, #0
   62880:	bl	5a6d0 <fputs@plt+0x4931c>
   62884:	ldr	r1, [sp, #12]
   62888:	str	r5, [r1, #56]	; 0x38
   6288c:	ldr	r2, [sp, #8]
   62890:	str	r2, [r1, #60]	; 0x3c
   62894:	ldr	r2, [sp, #44]	; 0x2c
   62898:	str	r2, [r1, #44]	; 0x2c
   6289c:	ldr	r2, [sp, #28]
   628a0:	str	r2, [r1, #28]
   628a4:	strb	sl, [r1, #4]
   628a8:	cmp	r0, #0
   628ac:	beq	628c4 <fputs@plt+0x51510>
   628b0:	str	r6, [r0, #48]	; 0x30
   628b4:	cmp	r6, #0
   628b8:	strne	r0, [r6, #52]	; 0x34
   628bc:	str	r1, [r0, #52]	; 0x34
   628c0:	b	628c8 <fputs@plt+0x51514>
   628c4:	mov	r0, r6
   628c8:	ldr	r2, [sp, #16]
   628cc:	str	r0, [r1, #48]	; 0x30
   628d0:	ldrb	r0, [r2, #69]	; 0x45
   628d4:	cmp	r0, #0
   628d8:	bne	62c74 <fputs@plt+0x518c0>
   628dc:	ldr	r4, [r4, #48]	; 0x30
   628e0:	cmp	r4, #0
   628e4:	bne	6284c <fputs@plt+0x51498>
   628e8:	ldr	r5, [sp, #36]	; 0x24
   628ec:	ldr	r1, [r5, #12]
   628f0:	ldr	r6, [sp, #32]
   628f4:	ldr	r0, [r6]
   628f8:	str	r0, [sp, #8]
   628fc:	mov	r0, r2
   62900:	mov	r4, r2
   62904:	bl	13cb4 <fputs@plt+0x2900>
   62908:	ldr	r1, [r8]
   6290c:	mov	r0, r4
   62910:	bl	13cb4 <fputs@plt+0x2900>
   62914:	ldr	r1, [r5, #20]
   62918:	mov	r0, r4
   6291c:	bl	13cb4 <fputs@plt+0x2900>
   62920:	str	r7, [r5, #12]
   62924:	str	r7, [r8]
   62928:	str	r7, [r5, #20]
   6292c:	str	r7, [r6]
   62930:	ldr	r0, [r5, #24]!
   62934:	cmp	r0, #0
   62938:	beq	62978 <fputs@plt+0x515c4>
   6293c:	mov	r3, r5
   62940:	ldrh	r1, [r0, #36]	; 0x24
   62944:	cmp	r1, #1
   62948:	bne	62968 <fputs@plt+0x515b4>
   6294c:	ldr	r1, [r9, #416]	; 0x1a0
   62950:	cmp	r1, #0
   62954:	moveq	r1, r9
   62958:	ldr	r2, [r1, #528]	; 0x210
   6295c:	str	r2, [r0, #68]	; 0x44
   62960:	str	r0, [r1, #528]	; 0x210
   62964:	b	62970 <fputs@plt+0x515bc>
   62968:	sub	r1, r1, #1
   6296c:	strh	r1, [r0, #36]	; 0x24
   62970:	mov	r0, #0
   62974:	str	r0, [r3]
   62978:	ldr	r0, [sp, #12]
   6297c:	cmp	r0, #0
   62980:	ldr	ip, [sp, #16]
   62984:	beq	62c68 <fputs@plt+0x518b4>
   62988:	mov	r0, #60	; 0x3c
   6298c:	ldr	r1, [sp, #40]	; 0x28
   62990:	add	r0, r0, r1, lsl #3
   62994:	str	r0, [sp, #32]
   62998:	ldr	r0, [sp, #24]
   6299c:	add	r0, r0, #1
   629a0:	str	r0, [sp, #28]
   629a4:	vmov.i32	q4, #0	; 0x00000000
   629a8:	mov	sl, #0
   629ac:	ldr	r8, [sp, #8]
   629b0:	ldr	r0, [sp, #12]
   629b4:	ldr	r6, [r0, #28]
   629b8:	ldr	r7, [r8, #28]
   629bc:	ldr	r4, [r7]
   629c0:	cmp	r6, #0
   629c4:	beq	629e4 <fputs@plt+0x51630>
   629c8:	ldr	r0, [sp, #4]
   629cc:	ldrb	r5, [r0]
   629d0:	cmp	r4, #2
   629d4:	bge	62a1c <fputs@plt+0x51668>
   629d8:	cmp	r4, #1
   629dc:	beq	62a4c <fputs@plt+0x51698>
   629e0:	b	62ac8 <fputs@plt+0x51714>
   629e4:	mov	r5, #0
   629e8:	mov	r0, ip
   629ec:	mov	r1, #0
   629f0:	mov	r2, #0
   629f4:	mov	r3, #0
   629f8:	bl	4e2d4 <fputs@plt+0x3cf20>
   629fc:	ldr	ip, [sp, #16]
   62a00:	mov	r6, r0
   62a04:	ldr	r0, [sp, #12]
   62a08:	str	r6, [r0, #28]
   62a0c:	cmp	r6, #0
   62a10:	beq	62c68 <fputs@plt+0x518b4>
   62a14:	cmp	r4, #2
   62a18:	blt	629d8 <fputs@plt+0x51624>
   62a1c:	sub	r2, r4, #1
   62a20:	mov	r0, ip
   62a24:	mov	r1, r6
   62a28:	ldr	r3, [sp, #28]
   62a2c:	bl	65db8 <fputs@plt+0x54a04>
   62a30:	ldr	ip, [sp, #16]
   62a34:	mov	r6, r0
   62a38:	ldr	r0, [sp, #12]
   62a3c:	str	r6, [r0, #28]
   62a40:	ldrb	r0, [ip, #69]	; 0x45
   62a44:	cmp	r0, #0
   62a48:	bne	62c68 <fputs@plt+0x518b4>
   62a4c:	str	r5, [sp, #36]	; 0x24
   62a50:	str	r8, [sp, #44]	; 0x2c
   62a54:	ldr	r0, [sp, #32]
   62a58:	add	r5, r6, r0
   62a5c:	add	r7, r7, #8
   62a60:	mov	r9, r5
   62a64:	mov	r8, #68	; 0x44
   62a68:	ldr	r1, [r9], #72	; 0x48
   62a6c:	mov	r0, ip
   62a70:	bl	44290 <fputs@plt+0x32edc>
   62a74:	sub	r0, r5, #52	; 0x34
   62a78:	mov	r1, r7
   62a7c:	mov	r2, #72	; 0x48
   62a80:	bl	1121c <memcpy@plt>
   62a84:	ldr	ip, [sp, #16]
   62a88:	add	r0, r7, #48	; 0x30
   62a8c:	vst1.64	{d8-d9}, [r0]
   62a90:	add	r0, r7, #32
   62a94:	vst1.64	{d8-d9}, [r0]
   62a98:	add	r0, r7, #16
   62a9c:	vst1.64	{d8-d9}, [r0]
   62aa0:	str	sl, [r7, #64]	; 0x40
   62aa4:	add	r0, r7, #72	; 0x48
   62aa8:	vst1.64	{d8-d9}, [r7], r8
   62aac:	str	sl, [r7]
   62ab0:	subs	r4, r4, #1
   62ab4:	mov	r5, r9
   62ab8:	mov	r7, r0
   62abc:	bne	62a68 <fputs@plt+0x516b4>
   62ac0:	ldr	r8, [sp, #44]	; 0x2c
   62ac4:	ldr	r5, [sp, #36]	; 0x24
   62ac8:	ldr	r0, [sp, #40]	; 0x28
   62acc:	add	r0, r6, r0, lsl #3
   62ad0:	strb	r5, [r0, #44]	; 0x2c
   62ad4:	ldr	r0, [sp, #12]
   62ad8:	ldr	r4, [r0]
   62adc:	ldr	r0, [r4]
   62ae0:	cmp	r0, #1
   62ae4:	blt	62b3c <fputs@plt+0x51788>
   62ae8:	mov	r7, #0
   62aec:	mov	r5, #0
   62af0:	ldr	r0, [r4, #4]
   62af4:	add	r0, r0, r7
   62af8:	ldr	r1, [r0, #4]
   62afc:	cmp	r1, #0
   62b00:	bne	62b28 <fputs@plt+0x51774>
   62b04:	ldr	r1, [r0, #8]
   62b08:	mov	r0, ip
   62b0c:	bl	1945c <fputs@plt+0x80a8>
   62b10:	mov	r6, r0
   62b14:	bl	5bc8c <fputs@plt+0x4a8d8>
   62b18:	ldr	ip, [sp, #16]
   62b1c:	ldr	r0, [r4, #4]
   62b20:	add	r0, r0, r7
   62b24:	str	r6, [r0, #4]
   62b28:	add	r7, r7, #20
   62b2c:	add	r5, r5, #1
   62b30:	ldr	r0, [r4]
   62b34:	cmp	r5, r0
   62b38:	blt	62af0 <fputs@plt+0x5173c>
   62b3c:	ldr	r0, [r8, #44]	; 0x2c
   62b40:	cmp	r0, #0
   62b44:	beq	62b88 <fputs@plt+0x517d4>
   62b48:	ldr	r1, [r0]
   62b4c:	cmp	r1, #1
   62b50:	blt	62b7c <fputs@plt+0x517c8>
   62b54:	mov	r1, #0
   62b58:	mov	r2, #16
   62b5c:	ldr	r3, [r0, #4]
   62b60:	add	r3, r3, r2
   62b64:	strh	sl, [r3]
   62b68:	add	r2, r2, #20
   62b6c:	add	r1, r1, #1
   62b70:	ldr	r3, [r0]
   62b74:	cmp	r1, r3
   62b78:	blt	62b5c <fputs@plt+0x517a8>
   62b7c:	ldr	r1, [sp, #12]
   62b80:	str	r0, [r1, #44]	; 0x2c
   62b84:	str	sl, [r8, #44]	; 0x2c
   62b88:	ldr	r1, [r8, #32]
   62b8c:	mov	r0, ip
   62b90:	mov	r2, #0
   62b94:	mov	r4, ip
   62b98:	bl	5a3c8 <fputs@plt+0x49014>
   62b9c:	mov	r2, r0
   62ba0:	ldr	r0, [fp, #8]
   62ba4:	cmp	r0, #0
   62ba8:	beq	62bfc <fputs@plt+0x51848>
   62bac:	ldr	r5, [sp, #12]
   62bb0:	ldr	r6, [r5, #32]
   62bb4:	str	r2, [r5, #32]
   62bb8:	str	r6, [r5, #40]	; 0x28
   62bbc:	ldr	r1, [r8, #40]	; 0x28
   62bc0:	mov	r0, r4
   62bc4:	mov	r2, #0
   62bc8:	bl	5a3c8 <fputs@plt+0x49014>
   62bcc:	mov	r2, r0
   62bd0:	mov	r0, r4
   62bd4:	mov	r1, r6
   62bd8:	bl	606e8 <fputs@plt+0x4f334>
   62bdc:	str	r0, [r5, #40]	; 0x28
   62be0:	ldr	r1, [r8, #36]	; 0x24
   62be4:	mov	r0, r4
   62be8:	mov	r2, #0
   62bec:	bl	5a820 <fputs@plt+0x4946c>
   62bf0:	mov	r1, r5
   62bf4:	str	r0, [r5, #36]	; 0x24
   62bf8:	b	62c14 <fputs@plt+0x51860>
   62bfc:	ldr	r5, [sp, #12]
   62c00:	ldr	r1, [r5, #32]
   62c04:	mov	r0, r4
   62c08:	bl	606e8 <fputs@plt+0x4f334>
   62c0c:	mov	r1, r5
   62c10:	str	r0, [r5, #32]
   62c14:	ldr	r3, [r8]
   62c18:	str	sl, [sp]
   62c1c:	mov	r0, r4
   62c20:	ldr	r2, [sp, #20]
   62c24:	bl	65ee8 <fputs@plt+0x54b34>
   62c28:	ldr	r2, [sp, #12]
   62c2c:	ldr	r0, [r2, #8]
   62c30:	ldr	r1, [r8, #8]
   62c34:	and	r1, r1, #1
   62c38:	orr	r0, r0, r1
   62c3c:	str	r0, [r2, #8]
   62c40:	ldr	r0, [r8, #56]	; 0x38
   62c44:	cmp	r0, #0
   62c48:	strne	r0, [r2, #56]	; 0x38
   62c4c:	strne	sl, [r8, #56]	; 0x38
   62c50:	ldr	r8, [r8, #48]	; 0x30
   62c54:	ldr	r2, [r2, #48]	; 0x30
   62c58:	str	r2, [sp, #12]
   62c5c:	cmp	r2, #0
   62c60:	ldr	ip, [sp, #16]
   62c64:	bne	629b0 <fputs@plt+0x515fc>
   62c68:	mov	r0, ip
   62c6c:	ldr	r1, [sp, #8]
   62c70:	bl	4408c <fputs@plt+0x32cd8>
   62c74:	mov	r0, #1
   62c78:	b	627a4 <fputs@plt+0x513f0>
   62c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62c80:	add	fp, sp, #28
   62c84:	sub	sp, sp, #100	; 0x64
   62c88:	mov	r9, r2
   62c8c:	mov	r4, r1
   62c90:	mov	r7, r0
   62c94:	mov	r0, r2
   62c98:	vld1.32	{d16-d17}, [r0]!
   62c9c:	ldr	r5, [r7]
   62ca0:	ldr	r8, [r1, #48]	; 0x30
   62ca4:	sub	r1, fp, #48	; 0x30
   62ca8:	vst1.64	{d16-d17}, [r1]!
   62cac:	ldr	r0, [r0]
   62cb0:	str	r0, [r1]
   62cb4:	ldr	r0, [r8, #44]	; 0x2c
   62cb8:	cmp	r0, #0
   62cbc:	beq	62cd8 <fputs@plt+0x51924>
   62cc0:	ldrb	r0, [r4, #4]
   62cc4:	bl	60fbc <fputs@plt+0x4fc08>
   62cc8:	mov	r2, r0
   62ccc:	movw	r1, #27129	; 0x69f9
   62cd0:	movt	r1, #8
   62cd4:	b	62cf8 <fputs@plt+0x51944>
   62cd8:	ldr	r0, [r8, #56]	; 0x38
   62cdc:	cmp	r0, #0
   62ce0:	beq	62d30 <fputs@plt+0x5197c>
   62ce4:	ldrb	r0, [r4, #4]
   62ce8:	bl	60fbc <fputs@plt+0x4fc08>
   62cec:	mov	r2, r0
   62cf0:	movw	r1, #27177	; 0x6a29
   62cf4:	movt	r1, #8
   62cf8:	mov	r0, r7
   62cfc:	bl	1a8e8 <fputs@plt+0x9534>
   62d00:	mov	r6, #1
   62d04:	mov	r7, #0
   62d08:	ldr	r0, [fp, #-40]	; 0xffffffd8
   62d0c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   62d10:	str	r0, [r9, #8]
   62d14:	str	r1, [r9, #12]
   62d18:	mov	r0, r5
   62d1c:	mov	r1, r7
   62d20:	bl	4408c <fputs@plt+0x32cd8>
   62d24:	mov	r0, r6
   62d28:	sub	sp, fp, #28
   62d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62d30:	str	r5, [sp, #52]	; 0x34
   62d34:	mov	r0, r7
   62d38:	bl	56018 <fputs@plt+0x44c64>
   62d3c:	mov	sl, r0
   62d40:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   62d44:	cmp	r0, #12
   62d48:	bne	62d6c <fputs@plt+0x519b8>
   62d4c:	ldr	r0, [r4]
   62d50:	ldr	r3, [r0]
   62d54:	ldr	r2, [fp, #-44]	; 0xffffffd4
   62d58:	mov	r0, sl
   62d5c:	mov	r1, #57	; 0x39
   62d60:	bl	56a58 <fputs@plt+0x456a4>
   62d64:	mov	r0, #14
   62d68:	strb	r0, [fp, #-48]	; 0xffffffd0
   62d6c:	ldr	r0, [r4, #8]
   62d70:	tst	r0, #512	; 0x200
   62d74:	bne	62da4 <fputs@plt+0x519f0>
   62d78:	tst	r0, #8192	; 0x2000
   62d7c:	bne	62dc4 <fputs@plt+0x51a10>
   62d80:	ldr	r0, [r4, #44]	; 0x2c
   62d84:	cmp	r0, #0
   62d88:	beq	62e98 <fputs@plt+0x51ae4>
   62d8c:	mov	r0, r7
   62d90:	mov	r1, r4
   62d94:	mov	r2, r9
   62d98:	bl	66598 <fputs@plt+0x551e4>
   62d9c:	mov	r6, r0
   62da0:	b	62d24 <fputs@plt+0x51970>
   62da4:	sub	r2, fp, #48	; 0x30
   62da8:	mov	r0, r7
   62dac:	mov	r1, r4
   62db0:	bl	6616c <fputs@plt+0x54db8>
   62db4:	mov	r6, r0
   62db8:	mov	r7, #0
   62dbc:	ldr	r5, [sp, #52]	; 0x34
   62dc0:	b	62d08 <fputs@plt+0x51954>
   62dc4:	sub	r2, fp, #48	; 0x30
   62dc8:	mov	r0, r7
   62dcc:	mov	r1, r4
   62dd0:	bl	661dc <fputs@plt+0x54e28>
   62dd4:	mov	r3, #0
   62dd8:	mov	r2, #0
   62ddc:	mov	r8, r7
   62de0:	mov	r7, #0
   62de4:	mov	r6, #0
   62de8:	ldrb	r1, [r4, #4]
   62dec:	subs	r0, r1, #116	; 0x74
   62df0:	movwne	r0, #1
   62df4:	str	r0, [sp]
   62df8:	str	r8, [sp, #48]	; 0x30
   62dfc:	mov	r0, r8
   62e00:	bl	66e6c <fputs@plt+0x55ab8>
   62e04:	ldrb	r0, [r4, #8]
   62e08:	tst	r0, #16
   62e0c:	bne	62e18 <fputs@plt+0x51a64>
   62e10:	ldr	r5, [sp, #52]	; 0x34
   62e14:	b	62d08 <fputs@plt+0x51954>
   62e18:	ldr	r0, [r4]
   62e1c:	ldr	r8, [r0]
   62e20:	ldr	r0, [sp, #52]	; 0x34
   62e24:	mov	r1, r8
   62e28:	mov	r2, #1
   62e2c:	bl	5666c <fputs@plt+0x452b8>
   62e30:	cmp	r0, #0
   62e34:	beq	62ec0 <fputs@plt+0x51b0c>
   62e38:	mov	r5, r0
   62e3c:	str	r6, [sp, #44]	; 0x2c
   62e40:	str	r7, [sp, #36]	; 0x24
   62e44:	cmp	r8, #1
   62e48:	str	r9, [sp, #40]	; 0x28
   62e4c:	blt	634e4 <fputs@plt+0x52130>
   62e50:	str	r4, [sp, #56]	; 0x38
   62e54:	add	r4, r5, #20
   62e58:	mov	r6, #0
   62e5c:	ldr	r7, [sp, #48]	; 0x30
   62e60:	mov	r0, r7
   62e64:	ldr	r1, [sp, #56]	; 0x38
   62e68:	mov	r2, r6
   62e6c:	bl	66f08 <fputs@plt+0x55b54>
   62e70:	str	r0, [r4, r6, lsl #2]
   62e74:	cmp	r0, #0
   62e78:	ldreq	r0, [sp, #52]	; 0x34
   62e7c:	ldreq	r0, [r0, #8]
   62e80:	streq	r0, [r4, r6, lsl #2]
   62e84:	add	r6, r6, #1
   62e88:	cmp	r8, r6
   62e8c:	bne	62e60 <fputs@plt+0x51aac>
   62e90:	ldr	r4, [sp, #56]	; 0x38
   62e94:	b	634dc <fputs@plt+0x52128>
   62e98:	ldrb	r0, [r4, #4]
   62e9c:	cmp	r0, #115	; 0x73
   62ea0:	cmpne	r0, #117	; 0x75
   62ea4:	bne	62ecc <fputs@plt+0x51b18>
   62ea8:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   62eac:	cmp	r0, #1
   62eb0:	str	r4, [sp, #56]	; 0x38
   62eb4:	bne	62f30 <fputs@plt+0x51b7c>
   62eb8:	ldr	r5, [fp, #-44]	; 0xffffffd4
   62ebc:	b	62f68 <fputs@plt+0x51bb4>
   62ec0:	mov	r6, #7
   62ec4:	ldr	r5, [sp, #52]	; 0x34
   62ec8:	b	62d08 <fputs@plt+0x51954>
   62ecc:	cmp	r0, #116	; 0x74
   62ed0:	bne	6317c <fputs@plt+0x51dc8>
   62ed4:	ldr	r0, [r4, #12]
   62ed8:	str	r0, [r8, #12]
   62edc:	ldr	r0, [r4, #16]
   62ee0:	str	r0, [r8, #16]
   62ee4:	ldr	r0, [r4, #56]	; 0x38
   62ee8:	str	r0, [r8, #56]	; 0x38
   62eec:	ldr	r0, [r4, #60]	; 0x3c
   62ef0:	str	r0, [r8, #60]	; 0x3c
   62ef4:	ldr	r0, [r7, #472]	; 0x1d8
   62ef8:	str	r0, [sp, #32]
   62efc:	sub	r2, fp, #48	; 0x30
   62f00:	mov	r0, r7
   62f04:	mov	r1, r8
   62f08:	bl	4c8d4 <fputs@plt+0x3b520>
   62f0c:	mov	r5, r7
   62f10:	mov	r7, #0
   62f14:	str	r7, [r4, #56]	; 0x38
   62f18:	str	r7, [r4, #60]	; 0x3c
   62f1c:	cmp	r0, #0
   62f20:	beq	633e0 <fputs@plt+0x5202c>
   62f24:	mov	r6, r0
   62f28:	ldr	r5, [sp, #52]	; 0x34
   62f2c:	b	62d08 <fputs@plt+0x51954>
   62f30:	ldr	r5, [r7, #72]	; 0x48
   62f34:	add	r0, r5, #1
   62f38:	str	r0, [r7, #72]	; 0x48
   62f3c:	mov	r0, sl
   62f40:	mov	r1, #57	; 0x39
   62f44:	mov	r2, r5
   62f48:	mov	r3, #0
   62f4c:	bl	56a58 <fputs@plt+0x456a4>
   62f50:	str	r0, [r4, #20]
   62f54:	mov	r0, r4
   62f58:	bl	5f874 <fputs@plt+0x4e4c0>
   62f5c:	ldr	r1, [r0, #8]
   62f60:	orr	r1, r1, #16
   62f64:	str	r1, [r0, #8]
   62f68:	add	r4, sp, #60	; 0x3c
   62f6c:	mov	r6, #1
   62f70:	mov	r0, r4
   62f74:	mov	r1, #1
   62f78:	mov	r2, r5
   62f7c:	bl	5af14 <fputs@plt+0x49b60>
   62f80:	ldr	r0, [r7, #472]	; 0x1d8
   62f84:	str	r0, [sp, #32]
   62f88:	mov	r0, r7
   62f8c:	mov	r1, r8
   62f90:	mov	r2, r4
   62f94:	bl	4c8d4 <fputs@plt+0x3b520>
   62f98:	cmp	r0, #0
   62f9c:	beq	62fb4 <fputs@plt+0x51c00>
   62fa0:	mov	r1, r0
   62fa4:	mov	r7, #0
   62fa8:	ldr	r5, [sp, #52]	; 0x34
   62fac:	mov	r6, r0
   62fb0:	b	62d08 <fputs@plt+0x51954>
   62fb4:	str	r9, [sp, #40]	; 0x28
   62fb8:	mov	r9, #0
   62fbc:	ldr	r4, [sp, #56]	; 0x38
   62fc0:	str	r9, [r4, #48]	; 0x30
   62fc4:	ldr	r0, [r4, #56]	; 0x38
   62fc8:	str	r0, [sp, #44]	; 0x2c
   62fcc:	str	r9, [r4, #56]	; 0x38
   62fd0:	ldr	r0, [r4, #60]	; 0x3c
   62fd4:	str	r0, [sp, #36]	; 0x24
   62fd8:	str	r9, [r4, #60]	; 0x3c
   62fdc:	ldrb	r0, [r4, #4]
   62fe0:	cmp	r0, #117	; 0x75
   62fe4:	movweq	r6, #2
   62fe8:	strb	r6, [sp, #60]	; 0x3c
   62fec:	ldr	r0, [r7, #472]	; 0x1d8
   62ff0:	str	r0, [sp, #28]
   62ff4:	add	r2, sp, #60	; 0x3c
   62ff8:	str	r7, [sp, #48]	; 0x30
   62ffc:	mov	r0, r7
   63000:	mov	r1, r4
   63004:	bl	4c8d4 <fputs@plt+0x3b520>
   63008:	mov	r6, r0
   6300c:	ldr	r1, [r4, #44]	; 0x2c
   63010:	ldr	r0, [sp, #52]	; 0x34
   63014:	bl	4400c <fputs@plt+0x32c58>
   63018:	str	r9, [r4, #44]	; 0x2c
   6301c:	ldr	r7, [r4, #48]	; 0x30
   63020:	str	r8, [r4, #48]	; 0x30
   63024:	ldrb	r0, [r4, #4]
   63028:	cmp	r0, #115	; 0x73
   6302c:	bne	63040 <fputs@plt+0x51c8c>
   63030:	ldrsh	r1, [r8, #6]
   63034:	ldrsh	r0, [r4, #6]
   63038:	bl	66ddc <fputs@plt+0x55a28>
   6303c:	strh	r0, [r4, #6]
   63040:	ldr	r1, [r4, #56]	; 0x38
   63044:	ldr	r0, [sp, #52]	; 0x34
   63048:	bl	43f70 <fputs@plt+0x32bbc>
   6304c:	ldr	r0, [sp, #44]	; 0x2c
   63050:	str	r0, [r4, #56]	; 0x38
   63054:	ldr	r0, [sp, #36]	; 0x24
   63058:	str	r0, [r4, #60]	; 0x3c
   6305c:	str	r9, [r4, #12]
   63060:	str	r9, [r4, #16]
   63064:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   63068:	cmp	r0, #1
   6306c:	ldr	r9, [sp, #40]	; 0x28
   63070:	beq	63174 <fputs@plt+0x51dc0>
   63074:	str	r6, [sp, #44]	; 0x2c
   63078:	str	r7, [sp, #36]	; 0x24
   6307c:	cmp	r0, #9
   63080:	bne	630a8 <fputs@plt+0x51cf4>
   63084:	mov	r1, r4
   63088:	mov	r0, r1
   6308c:	ldr	r1, [r1, #48]	; 0x30
   63090:	cmp	r1, #0
   63094:	bne	63088 <fputs@plt+0x51cd4>
   63098:	ldr	r2, [r0]
   6309c:	ldr	r1, [r0, #28]
   630a0:	ldr	r0, [sp, #48]	; 0x30
   630a4:	bl	65bcc <fputs@plt+0x54818>
   630a8:	mov	r0, sl
   630ac:	bl	57ff0 <fputs@plt+0x46c3c>
   630b0:	mov	r8, r4
   630b4:	mov	r4, r0
   630b8:	mov	r0, sl
   630bc:	bl	57ff0 <fputs@plt+0x46c3c>
   630c0:	mov	r7, r0
   630c4:	ldr	r6, [sp, #48]	; 0x30
   630c8:	mov	r0, r6
   630cc:	mov	r1, r8
   630d0:	mov	r2, r4
   630d4:	bl	63748 <fputs@plt+0x52394>
   630d8:	mov	r0, sl
   630dc:	mov	r1, #108	; 0x6c
   630e0:	mov	r2, r5
   630e4:	mov	r3, r4
   630e8:	bl	56a58 <fputs@plt+0x456a4>
   630ec:	mov	r0, sl
   630f0:	bl	5afb8 <fputs@plt+0x49c04>
   630f4:	str	r0, [sp, #24]
   630f8:	ldr	r2, [r8]
   630fc:	mov	r0, #0
   63100:	str	r0, [sp]
   63104:	str	r0, [sp, #4]
   63108:	sub	r0, fp, #48	; 0x30
   6310c:	str	r0, [sp, #8]
   63110:	str	r7, [sp, #12]
   63114:	str	r4, [sp, #16]
   63118:	mov	r0, r6
   6311c:	mov	r1, r8
   63120:	mov	r3, r5
   63124:	bl	642e0 <fputs@plt+0x52f2c>
   63128:	mov	r0, sl
   6312c:	mov	r1, r7
   63130:	bl	58114 <fputs@plt+0x46d60>
   63134:	mov	r0, sl
   63138:	mov	r1, #7
   6313c:	mov	r2, r5
   63140:	ldr	r3, [sp, #24]
   63144:	bl	56a58 <fputs@plt+0x456a4>
   63148:	mov	r0, sl
   6314c:	mov	r1, r4
   63150:	mov	r4, r8
   63154:	bl	58114 <fputs@plt+0x46d60>
   63158:	mov	r0, sl
   6315c:	mov	r1, #61	; 0x3d
   63160:	mov	r2, r5
   63164:	mov	r3, #0
   63168:	bl	56a58 <fputs@plt+0x456a4>
   6316c:	ldr	r7, [sp, #36]	; 0x24
   63170:	ldr	r6, [sp, #44]	; 0x2c
   63174:	ldr	r8, [sp, #48]	; 0x30
   63178:	b	634d0 <fputs@plt+0x5211c>
   6317c:	ldr	r5, [r7, #72]	; 0x48
   63180:	add	r0, r5, #2
   63184:	str	r0, [r7, #72]	; 0x48
   63188:	mov	r0, sl
   6318c:	mov	r1, #57	; 0x39
   63190:	mov	r2, r5
   63194:	mov	r3, #0
   63198:	bl	56a58 <fputs@plt+0x456a4>
   6319c:	str	r0, [r4, #20]
   631a0:	mov	r0, r4
   631a4:	bl	5f874 <fputs@plt+0x4e4c0>
   631a8:	ldr	r1, [r0, #8]
   631ac:	orr	r1, r1, #16
   631b0:	str	r1, [r0, #8]
   631b4:	add	r6, sp, #60	; 0x3c
   631b8:	mov	r0, r6
   631bc:	mov	r1, #1
   631c0:	mov	r2, r5
   631c4:	bl	5af14 <fputs@plt+0x49b60>
   631c8:	ldr	r0, [r7, #472]	; 0x1d8
   631cc:	str	r0, [sp, #32]
   631d0:	mov	r0, r7
   631d4:	mov	r1, r8
   631d8:	mov	r2, r6
   631dc:	bl	4c8d4 <fputs@plt+0x3b520>
   631e0:	cmp	r0, #0
   631e4:	bne	62db4 <fputs@plt+0x51a00>
   631e8:	str	r9, [sp, #40]	; 0x28
   631ec:	str	r5, [sp, #24]
   631f0:	add	r5, r5, #1
   631f4:	mov	r6, #0
   631f8:	mov	r0, sl
   631fc:	mov	r1, #57	; 0x39
   63200:	mov	r2, r5
   63204:	mov	r3, #0
   63208:	bl	56a58 <fputs@plt+0x456a4>
   6320c:	str	r0, [r4, #24]
   63210:	str	r6, [r4, #48]	; 0x30
   63214:	ldr	r9, [r4, #56]	; 0x38
   63218:	ldr	r0, [r4, #60]	; 0x3c
   6321c:	str	r0, [sp, #20]
   63220:	str	r6, [r4, #56]	; 0x38
   63224:	str	r6, [r4, #60]	; 0x3c
   63228:	str	r5, [sp, #48]	; 0x30
   6322c:	str	r5, [sp, #64]	; 0x40
   63230:	ldr	r0, [r7, #472]	; 0x1d8
   63234:	str	r0, [sp, #28]
   63238:	add	r2, sp, #60	; 0x3c
   6323c:	mov	r6, r7
   63240:	mov	r0, r7
   63244:	mov	r1, r4
   63248:	bl	4c8d4 <fputs@plt+0x3b520>
   6324c:	str	r0, [sp, #44]	; 0x2c
   63250:	ldr	r0, [r4, #48]	; 0x30
   63254:	str	r0, [sp, #36]	; 0x24
   63258:	str	r8, [r4, #48]	; 0x30
   6325c:	ldrsh	r0, [r8, #6]
   63260:	ldrsh	r1, [r4, #6]
   63264:	cmp	r1, r0
   63268:	strhgt	r0, [r4, #6]
   6326c:	ldr	r1, [r4, #56]	; 0x38
   63270:	ldr	r0, [sp, #52]	; 0x34
   63274:	bl	43f70 <fputs@plt+0x32bbc>
   63278:	str	r9, [r4, #56]	; 0x38
   6327c:	ldr	r0, [sp, #20]
   63280:	str	r0, [r4, #60]	; 0x3c
   63284:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   63288:	cmp	r0, #9
   6328c:	bne	632b4 <fputs@plt+0x51f00>
   63290:	mov	r1, r4
   63294:	mov	r0, r1
   63298:	ldr	r1, [r1, #48]	; 0x30
   6329c:	cmp	r1, #0
   632a0:	bne	63294 <fputs@plt+0x51ee0>
   632a4:	ldr	r2, [r0]
   632a8:	ldr	r1, [r0, #28]
   632ac:	mov	r0, r6
   632b0:	bl	65bcc <fputs@plt+0x54818>
   632b4:	mov	r0, sl
   632b8:	bl	57ff0 <fputs@plt+0x46c3c>
   632bc:	mov	r9, r4
   632c0:	mov	r4, r0
   632c4:	mov	r0, sl
   632c8:	bl	57ff0 <fputs@plt+0x46c3c>
   632cc:	mov	r7, r0
   632d0:	mov	r8, r6
   632d4:	mov	r0, r6
   632d8:	mov	r1, r9
   632dc:	mov	r2, r4
   632e0:	bl	63748 <fputs@plt+0x52394>
   632e4:	mov	r0, sl
   632e8:	mov	r1, #108	; 0x6c
   632ec:	ldr	r5, [sp, #24]
   632f0:	mov	r2, r5
   632f4:	mov	r3, r4
   632f8:	bl	56a58 <fputs@plt+0x456a4>
   632fc:	mov	r0, r6
   63300:	bl	58f08 <fputs@plt+0x47b54>
   63304:	mov	r6, r0
   63308:	mov	r0, sl
   6330c:	mov	r1, #101	; 0x65
   63310:	mov	r2, r5
   63314:	mov	r3, r6
   63318:	bl	56a58 <fputs@plt+0x456a4>
   6331c:	str	r0, [sp, #20]
   63320:	mov	r0, #0
   63324:	str	r6, [sp]
   63328:	str	r0, [sp, #4]
   6332c:	mov	r0, sl
   63330:	mov	r1, #68	; 0x44
   63334:	ldr	r2, [sp, #48]	; 0x30
   63338:	mov	r3, r7
   6333c:	bl	1aa5c <fputs@plt+0x96a8>
   63340:	mov	r0, r8
   63344:	mov	r1, r6
   63348:	bl	58f44 <fputs@plt+0x47b90>
   6334c:	ldr	r2, [r9]
   63350:	mov	r0, #0
   63354:	str	r0, [sp]
   63358:	str	r0, [sp, #4]
   6335c:	sub	r0, fp, #48	; 0x30
   63360:	str	r0, [sp, #8]
   63364:	str	r7, [sp, #12]
   63368:	str	r4, [sp, #16]
   6336c:	mov	r0, r8
   63370:	mov	r1, r9
   63374:	mov	r3, r5
   63378:	bl	642e0 <fputs@plt+0x52f2c>
   6337c:	mov	r0, sl
   63380:	mov	r1, r7
   63384:	bl	58114 <fputs@plt+0x46d60>
   63388:	mov	r0, sl
   6338c:	mov	r1, #7
   63390:	mov	r2, r5
   63394:	ldr	r3, [sp, #20]
   63398:	bl	56a58 <fputs@plt+0x456a4>
   6339c:	mov	r0, sl
   633a0:	mov	r1, r4
   633a4:	mov	r4, r9
   633a8:	bl	58114 <fputs@plt+0x46d60>
   633ac:	mov	r0, sl
   633b0:	mov	r1, #61	; 0x3d
   633b4:	ldr	r2, [sp, #48]	; 0x30
   633b8:	mov	r3, #0
   633bc:	bl	56a58 <fputs@plt+0x456a4>
   633c0:	mov	r0, sl
   633c4:	mov	r1, #61	; 0x3d
   633c8:	mov	r2, r5
   633cc:	mov	r3, #0
   633d0:	bl	56a58 <fputs@plt+0x456a4>
   633d4:	ldr	r9, [sp, #40]	; 0x28
   633d8:	ldr	r7, [sp, #36]	; 0x24
   633dc:	b	634cc <fputs@plt+0x52118>
   633e0:	mov	r0, #0
   633e4:	mov	r6, #0
   633e8:	str	r0, [r4, #48]	; 0x30
   633ec:	ldr	r2, [r8, #12]
   633f0:	str	r2, [r4, #12]
   633f4:	ldr	r0, [r8, #16]
   633f8:	str	r0, [r4, #16]
   633fc:	cmp	r2, #0
   63400:	beq	63438 <fputs@plt+0x52084>
   63404:	mov	r0, sl
   63408:	mov	r1, #46	; 0x2e
   6340c:	bl	57fcc <fputs@plt+0x46c18>
   63410:	mov	r6, r0
   63414:	ldr	r0, [r4, #16]
   63418:	cmp	r0, #0
   6341c:	beq	63438 <fputs@plt+0x52084>
   63420:	ldr	r2, [r4, #12]
   63424:	str	r0, [sp]
   63428:	add	r3, r0, #1
   6342c:	mov	r0, sl
   63430:	mov	r1, #139	; 0x8b
   63434:	bl	4644c <fputs@plt+0x35098>
   63438:	ldr	r0, [r5, #472]	; 0x1d8
   6343c:	str	r0, [sp, #28]
   63440:	sub	r2, fp, #48	; 0x30
   63444:	str	r5, [sp, #48]	; 0x30
   63448:	mov	r0, r5
   6344c:	mov	r1, r4
   63450:	bl	4c8d4 <fputs@plt+0x3b520>
   63454:	str	r0, [sp, #44]	; 0x2c
   63458:	ldr	r7, [r4, #48]	; 0x30
   6345c:	str	r8, [r4, #48]	; 0x30
   63460:	ldrsh	r0, [r4, #6]
   63464:	ldrsh	r1, [r8, #6]
   63468:	bl	66ddc <fputs@plt+0x55a28>
   6346c:	strh	r0, [r4, #6]
   63470:	ldr	r0, [r8, #56]	; 0x38
   63474:	cmp	r0, #0
   63478:	beq	634b4 <fputs@plt+0x52100>
   6347c:	add	r1, sp, #60	; 0x3c
   63480:	bl	5af30 <fputs@plt+0x49b7c>
   63484:	cmp	r0, #0
   63488:	beq	634b4 <fputs@plt+0x52100>
   6348c:	ldr	r0, [sp, #60]	; 0x3c
   63490:	cmp	r0, #1
   63494:	blt	634b4 <fputs@plt+0x52100>
   63498:	mov	r5, r4
   6349c:	ldrsh	r4, [r4, #6]
   634a0:	asr	r1, r0, #31
   634a4:	bl	43b64 <fputs@plt+0x327b0>
   634a8:	cmp	r4, r0
   634ac:	mov	r4, r5
   634b0:	strhgt	r0, [r4, #6]
   634b4:	cmp	r6, #0
   634b8:	beq	634c8 <fputs@plt+0x52114>
   634bc:	mov	r0, sl
   634c0:	mov	r1, r6
   634c4:	bl	560e4 <fputs@plt+0x44d30>
   634c8:	ldr	r8, [sp, #48]	; 0x30
   634cc:	ldr	r6, [sp, #44]	; 0x2c
   634d0:	ldr	r2, [sp, #32]
   634d4:	ldr	r3, [sp, #28]
   634d8:	b	62de8 <fputs@plt+0x51a34>
   634dc:	cmp	r4, #0
   634e0:	beq	63548 <fputs@plt+0x52194>
   634e4:	str	r4, [sp, #56]	; 0x38
   634e8:	add	r7, r4, #20
   634ec:	mov	r4, #0
   634f0:	mvn	r9, #0
   634f4:	ldr	r6, [r7, r4, lsl #2]
   634f8:	cmp	r6, #0
   634fc:	blt	6353c <fputs@plt+0x52188>
   63500:	mov	r0, sl
   63504:	mov	r1, r6
   63508:	mov	r2, r8
   6350c:	bl	56364 <fputs@plt+0x44fb0>
   63510:	mov	r0, r5
   63514:	bl	619bc <fputs@plt+0x50608>
   63518:	mov	r0, sl
   6351c:	mov	r1, r6
   63520:	mov	r2, r5
   63524:	mvn	r3, #5
   63528:	bl	1ac10 <fputs@plt+0x985c>
   6352c:	str	r9, [r7, r4, lsl #2]
   63530:	add	r4, r4, #1
   63534:	cmp	r4, #2
   63538:	bcc	634f4 <fputs@plt+0x52140>
   6353c:	ldr	r4, [sp, #56]	; 0x38
   63540:	ldr	r4, [r4, #48]	; 0x30
   63544:	b	634dc <fputs@plt+0x52128>
   63548:	mov	r0, r5
   6354c:	bl	2f580 <fputs@plt+0x1e1cc>
   63550:	ldr	r9, [sp, #40]	; 0x28
   63554:	ldr	r5, [sp, #52]	; 0x34
   63558:	ldr	r7, [sp, #36]	; 0x24
   6355c:	ldr	r6, [sp, #44]	; 0x2c
   63560:	b	62d08 <fputs@plt+0x51954>
   63564:	push	{fp, lr}
   63568:	mov	fp, sp
   6356c:	sub	sp, sp, #8
   63570:	mov	r1, #0
   63574:	str	r1, [sp, #4]
   63578:	add	r1, sp, #4
   6357c:	bl	609d8 <fputs@plt+0x4f624>
   63580:	ldr	r0, [sp, #4]
   63584:	mov	sp, fp
   63588:	pop	{fp, pc}
   6358c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   63590:	add	fp, sp, #24
   63594:	mov	r8, #0
   63598:	cmp	r2, #0
   6359c:	beq	6367c <fputs@plt+0x522c8>
   635a0:	mov	r7, r1
   635a4:	mov	r6, r0
   635a8:	ldrh	r0, [r1, #8]
   635ac:	movw	r1, #8200	; 0x2008
   635b0:	tst	r0, r1
   635b4:	bne	6367c <fputs@plt+0x522c8>
   635b8:	ldr	r0, [r7, #56]	; 0x38
   635bc:	cmp	r0, #0
   635c0:	bne	6367c <fputs@plt+0x522c8>
   635c4:	mov	r9, r3
   635c8:	mov	r5, r2
   635cc:	ldrb	r0, [r2]
   635d0:	mov	r8, #0
   635d4:	mov	r4, #0
   635d8:	cmp	r0, #72	; 0x48
   635dc:	bne	63608 <fputs@plt+0x52254>
   635e0:	ldr	r2, [r5, #16]
   635e4:	mov	r0, r6
   635e8:	mov	r1, r7
   635ec:	mov	r3, r9
   635f0:	bl	6358c <fputs@plt+0x521d8>
   635f4:	add	r4, r0, r4
   635f8:	ldr	r5, [r5, #12]
   635fc:	ldrb	r0, [r5]
   63600:	cmp	r0, #72	; 0x48
   63604:	beq	635e0 <fputs@plt+0x5222c>
   63608:	ldrb	r0, [r5, #4]
   6360c:	tst	r0, #1
   63610:	bne	6367c <fputs@plt+0x522c8>
   63614:	mov	r0, r5
   63618:	mov	r1, r9
   6361c:	bl	673c4 <fputs@plt+0x56010>
   63620:	cmp	r0, #0
   63624:	moveq	r0, r4
   63628:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   6362c:	add	r8, r4, #1
   63630:	cmp	r7, #0
   63634:	beq	6367c <fputs@plt+0x522c8>
   63638:	mov	r0, r6
   6363c:	mov	r1, r5
   63640:	mov	r2, #0
   63644:	bl	5a3c8 <fputs@plt+0x49014>
   63648:	mov	r1, r0
   6364c:	ldr	r3, [r7]
   63650:	mov	r0, r6
   63654:	mov	r2, r9
   63658:	bl	66064 <fputs@plt+0x54cb0>
   6365c:	mov	r2, r0
   63660:	ldr	r1, [r7, #32]
   63664:	mov	r0, r6
   63668:	bl	606e8 <fputs@plt+0x4f334>
   6366c:	str	r0, [r7, #32]
   63670:	ldr	r7, [r7, #48]	; 0x30
   63674:	cmp	r7, #0
   63678:	bne	63638 <fputs@plt+0x52284>
   6367c:	mov	r0, r8
   63680:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   63684:	mov	r1, #0
   63688:	str	r1, [r0, #60]	; 0x3c
   6368c:	strb	r1, [r0, #19]
   63690:	bx	lr
   63694:	push	{r4, sl, fp, lr}
   63698:	add	fp, sp, #8
   6369c:	mov	r4, r2
   636a0:	bl	5637c <fputs@plt+0x44fc8>
   636a4:	str	r4, [r0, #4]
   636a8:	pop	{r4, sl, fp, pc}
   636ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   636b0:	add	fp, sp, #28
   636b4:	sub	sp, sp, #4
   636b8:	mov	r5, r2
   636bc:	mov	r4, r1
   636c0:	mov	r8, r0
   636c4:	ldr	r7, [r1]
   636c8:	sub	r1, r7, r2
   636cc:	ldr	sl, [r0]
   636d0:	add	r2, r3, #1
   636d4:	mov	r0, sl
   636d8:	bl	5666c <fputs@plt+0x452b8>
   636dc:	mov	r6, r0
   636e0:	cmp	r0, #0
   636e4:	beq	6373c <fputs@plt+0x52388>
   636e8:	cmp	r7, r5
   636ec:	ble	6373c <fputs@plt+0x52388>
   636f0:	sub	r9, r5, r7
   636f4:	ldr	r0, [r4, #4]
   636f8:	add	r1, r5, r5, lsl #2
   636fc:	add	r5, r0, r1, lsl #2
   63700:	add	r4, r6, #20
   63704:	mov	r7, #0
   63708:	ldr	r1, [r5]
   6370c:	mov	r0, r8
   63710:	bl	58148 <fputs@plt+0x46d94>
   63714:	cmp	r0, #0
   63718:	ldreq	r0, [sl, #8]
   6371c:	str	r0, [r4, -r7, lsl #2]
   63720:	ldr	r0, [r6, #16]
   63724:	ldrb	r1, [r5, #12]
   63728:	strb	r1, [r0, -r7]
   6372c:	add	r5, r5, #20
   63730:	sub	r7, r7, #1
   63734:	cmp	r9, r7
   63738:	bne	63708 <fputs@plt+0x52354>
   6373c:	mov	r0, r6
   63740:	sub	sp, fp, #28
   63744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63748:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6374c:	add	fp, sp, #24
   63750:	sub	sp, sp, #8
   63754:	mov	r5, r0
   63758:	ldr	r0, [r1, #12]
   6375c:	cmp	r0, #0
   63760:	beq	6376c <fputs@plt+0x523b8>
   63764:	sub	sp, fp, #24
   63768:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6376c:	mov	r7, r2
   63770:	mov	r6, r1
   63774:	mov	r0, r5
   63778:	bl	650dc <fputs@plt+0x53d28>
   6377c:	ldr	r0, [r6, #56]	; 0x38
   63780:	cmp	r0, #0
   63784:	beq	63764 <fputs@plt+0x523b0>
   63788:	ldr	r0, [r5, #76]	; 0x4c
   6378c:	add	r9, r0, #1
   63790:	str	r9, [r5, #76]	; 0x4c
   63794:	str	r9, [r6, #12]
   63798:	mov	r0, r5
   6379c:	bl	56018 <fputs@plt+0x44c64>
   637a0:	mov	r8, r0
   637a4:	ldr	r0, [r6, #56]	; 0x38
   637a8:	add	r1, sp, #4
   637ac:	bl	5af30 <fputs@plt+0x49b7c>
   637b0:	cmp	r0, #0
   637b4:	beq	63808 <fputs@plt+0x52454>
   637b8:	ldr	r4, [sp, #4]
   637bc:	mov	r0, r8
   637c0:	mov	r1, #22
   637c4:	mov	r2, r4
   637c8:	mov	r3, r9
   637cc:	bl	56a58 <fputs@plt+0x456a4>
   637d0:	cmp	r4, #0
   637d4:	beq	63840 <fputs@plt+0x5248c>
   637d8:	blt	6384c <fputs@plt+0x52498>
   637dc:	ldrsh	r7, [r6, #6]
   637e0:	asr	r1, r4, #31
   637e4:	mov	r0, r4
   637e8:	bl	43b64 <fputs@plt+0x327b0>
   637ec:	cmp	r7, r0
   637f0:	ble	6384c <fputs@plt+0x52498>
   637f4:	strh	r0, [r6, #6]
   637f8:	ldr	r0, [r6, #8]
   637fc:	orr	r0, r0, #16384	; 0x4000
   63800:	str	r0, [r6, #8]
   63804:	b	6384c <fputs@plt+0x52498>
   63808:	ldr	r1, [r6, #56]	; 0x38
   6380c:	mov	r0, r5
   63810:	mov	r2, r9
   63814:	bl	5626c <fputs@plt+0x44eb8>
   63818:	mov	r0, r8
   6381c:	mov	r1, #38	; 0x26
   63820:	mov	r2, r9
   63824:	bl	57fcc <fputs@plt+0x46c18>
   63828:	mov	r0, r8
   6382c:	mov	r1, #46	; 0x2e
   63830:	mov	r2, r9
   63834:	mov	r3, r7
   63838:	bl	56a58 <fputs@plt+0x456a4>
   6383c:	b	6384c <fputs@plt+0x52498>
   63840:	mov	r0, r8
   63844:	mov	r1, r7
   63848:	bl	562d8 <fputs@plt+0x44f24>
   6384c:	ldr	r1, [r6, #60]	; 0x3c
   63850:	cmp	r1, #0
   63854:	beq	63764 <fputs@plt+0x523b0>
   63858:	ldr	r0, [r5, #76]	; 0x4c
   6385c:	add	r4, r0, #1
   63860:	str	r4, [r6, #16]
   63864:	add	r6, r0, #2
   63868:	str	r6, [r5, #76]	; 0x4c
   6386c:	mov	r0, r5
   63870:	mov	r2, r4
   63874:	bl	5626c <fputs@plt+0x44eb8>
   63878:	mov	r0, r8
   6387c:	mov	r1, #38	; 0x26
   63880:	mov	r2, r4
   63884:	bl	57fcc <fputs@plt+0x46c18>
   63888:	str	r4, [sp]
   6388c:	mov	r0, r8
   63890:	mov	r1, #139	; 0x8b
   63894:	mov	r2, r9
   63898:	mov	r3, r6
   6389c:	bl	4644c <fputs@plt+0x35098>
   638a0:	sub	sp, fp, #24
   638a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   638a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   638ac:	add	fp, sp, #28
   638b0:	sub	sp, sp, #92	; 0x5c
   638b4:	mov	r4, r1
   638b8:	ldr	r6, [r0, #8]
   638bc:	vmov.i32	q8, #0	; 0x00000000
   638c0:	str	r0, [fp, #-52]	; 0xffffffcc
   638c4:	ldr	r7, [r0]
   638c8:	sub	r0, fp, #48	; 0x30
   638cc:	vst1.64	{d16-d17}, [r0]!
   638d0:	mov	r9, #0
   638d4:	str	r9, [r0]
   638d8:	ldr	r5, [fp, #12]
   638dc:	cmp	r3, #0
   638e0:	beq	638f4 <fputs@plt+0x52540>
   638e4:	ldr	r0, [r3]
   638e8:	cmp	r0, #63	; 0x3f
   638ec:	movwgt	r3, #0
   638f0:	mov	r9, r3
   638f4:	str	r9, [fp, #-40]	; 0xffffffd8
   638f8:	movw	r0, #64511	; 0xfbff
   638fc:	ldrb	r1, [r7, #64]	; 0x40
   63900:	tst	r1, #32
   63904:	andne	r5, r5, r0
   63908:	ldr	r8, [r4]
   6390c:	cmp	r8, #65	; 0x41
   63910:	blt	6392c <fputs@plt+0x52578>
   63914:	movw	r1, #27320	; 0x6ab8
   63918:	movt	r1, #8
   6391c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   63920:	mov	r2, #64	; 0x40
   63924:	bl	1a8e8 <fputs@plt+0x9534>
   63928:	b	63c20 <fputs@plt+0x5286c>
   6392c:	str	r6, [fp, #-56]	; 0xffffffc8
   63930:	str	r2, [sp, #60]	; 0x3c
   63934:	ands	r0, r5, #64	; 0x40
   63938:	str	r0, [sp, #48]	; 0x30
   6393c:	movwne	r8, #1
   63940:	add	r0, r8, r8, lsl #2
   63944:	movw	r1, #743	; 0x2e7
   63948:	add	r0, r1, r0, lsl #4
   6394c:	bic	r6, r0, #15
   63950:	add	r2, r6, #72	; 0x48
   63954:	mov	r0, r7
   63958:	mov	r3, #0
   6395c:	bl	19680 <fputs@plt+0x82cc>
   63960:	mov	sl, r0
   63964:	ldrb	r0, [r7, #69]	; 0x45
   63968:	cmp	r0, #0
   6396c:	beq	63980 <fputs@plt+0x525cc>
   63970:	mov	r0, r7
   63974:	mov	r1, sl
   63978:	bl	13cb4 <fputs@plt+0x2900>
   6397c:	b	63c20 <fputs@plt+0x5286c>
   63980:	str	r7, [sp, #56]	; 0x38
   63984:	ldr	r1, [fp, #8]
   63988:	mvn	r0, #0
   6398c:	str	r0, [sl, #60]	; 0x3c
   63990:	str	r0, [sl, #64]	; 0x40
   63994:	strb	r8, [sl, #43]	; 0x2b
   63998:	ldr	r7, [fp, #-52]	; 0xffffffcc
   6399c:	str	r7, [sl]
   639a0:	str	r4, [sp, #52]	; 0x34
   639a4:	stmib	sl, {r4, r9}
   639a8:	str	r1, [sl, #12]
   639ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   639b0:	bl	57ff0 <fputs@plt+0x46c3c>
   639b4:	str	r0, [sl, #48]	; 0x30
   639b8:	str	r0, [sl, #52]	; 0x34
   639bc:	str	r5, [sp, #32]
   639c0:	strh	r5, [sl, #36]	; 0x24
   639c4:	mov	r5, r7
   639c8:	ldr	r0, [fp, #16]
   639cc:	strh	r0, [sl, #34]	; 0x22
   639d0:	ldr	r0, [r7, #428]	; 0x1ac
   639d4:	str	r0, [sl, #56]	; 0x38
   639d8:	add	r4, sl, #328	; 0x148
   639dc:	str	r4, [fp, #-44]	; 0xffffffd4
   639e0:	str	sl, [fp, #-48]	; 0xffffffd0
   639e4:	add	r0, sl, r6
   639e8:	str	r0, [fp, #-36]	; 0xffffffdc
   639ec:	bl	673d0 <fputs@plt+0x5601c>
   639f0:	mov	r6, #0
   639f4:	mov	r0, sl
   639f8:	str	r6, [r0, #68]!	; 0x44
   639fc:	str	r0, [sp, #36]	; 0x24
   63a00:	mov	r0, r4
   63a04:	mov	r1, sl
   63a08:	bl	673f0 <fputs@plt+0x5603c>
   63a0c:	str	r4, [sp, #40]	; 0x28
   63a10:	mov	r0, r4
   63a14:	ldr	r1, [sp, #60]	; 0x3c
   63a18:	mov	r2, #72	; 0x48
   63a1c:	bl	67414 <fputs@plt+0x56060>
   63a20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   63a24:	ldr	r1, [r0, #12]
   63a28:	cmp	r1, #1
   63a2c:	blt	63a98 <fputs@plt+0x526e4>
   63a30:	ldr	r4, [fp, #-44]	; 0xffffffd4
   63a34:	mov	r7, #0
   63a38:	cmp	r8, #0
   63a3c:	beq	63a54 <fputs@plt+0x526a0>
   63a40:	ldr	r0, [r0, #20]
   63a44:	ldr	r0, [r0, r6]
   63a48:	bl	59c88 <fputs@plt+0x488d4>
   63a4c:	cmp	r0, #0
   63a50:	beq	63a80 <fputs@plt+0x526cc>
   63a54:	ldr	r0, [r4, #20]
   63a58:	ldr	r1, [r0, r6]
   63a5c:	ldr	r2, [sl, #52]	; 0x34
   63a60:	mov	r0, r5
   63a64:	mov	r3, #16
   63a68:	bl	58fc8 <fputs@plt+0x47c14>
   63a6c:	ldr	r0, [r4, #20]
   63a70:	add	r0, r0, r6
   63a74:	ldrh	r1, [r0, #20]
   63a78:	orr	r1, r1, #4
   63a7c:	strh	r1, [r0, #20]
   63a80:	add	r6, r6, #48	; 0x30
   63a84:	add	r7, r7, #1
   63a88:	ldr	r0, [r4, #12]
   63a8c:	cmp	r7, r0
   63a90:	mov	r0, r4
   63a94:	blt	63a38 <fputs@plt+0x52684>
   63a98:	cmp	r8, #0
   63a9c:	bne	63abc <fputs@plt+0x52708>
   63aa0:	cmp	r9, #0
   63aa4:	ldrne	r0, [r9]
   63aa8:	strbne	r0, [sl, #38]	; 0x26
   63aac:	ldr	r0, [sp, #32]
   63ab0:	tst	r0, #1024	; 0x400
   63ab4:	movne	r0, #1
   63ab8:	strbne	r0, [sl, #42]	; 0x2a
   63abc:	str	r9, [sp, #28]
   63ac0:	str	r8, [sp, #60]	; 0x3c
   63ac4:	str	sl, [sp, #44]	; 0x2c
   63ac8:	ldr	r8, [sp, #52]	; 0x34
   63acc:	ldr	r0, [r8]
   63ad0:	cmp	r0, #1
   63ad4:	ldr	sl, [sp, #40]	; 0x28
   63ad8:	ldr	r9, [sp, #36]	; 0x24
   63adc:	blt	63b1c <fputs@plt+0x52768>
   63ae0:	add	r7, r8, #52	; 0x34
   63ae4:	mov	r4, #0
   63ae8:	mov	r6, r7
   63aec:	ldr	r1, [r6], #72	; 0x48
   63af0:	mov	r0, r9
   63af4:	bl	6747c <fputs@plt+0x560c8>
   63af8:	sub	r1, r7, #44	; 0x2c
   63afc:	mov	r0, r5
   63b00:	mov	r2, sl
   63b04:	bl	67490 <fputs@plt+0x560dc>
   63b08:	add	r4, r4, #1
   63b0c:	ldr	r0, [r8]
   63b10:	cmp	r4, r0
   63b14:	mov	r7, r6
   63b18:	blt	63aec <fputs@plt+0x52738>
   63b1c:	mov	r0, r8
   63b20:	mov	r1, sl
   63b24:	bl	675c8 <fputs@plt+0x56214>
   63b28:	ldr	r0, [sp, #56]	; 0x38
   63b2c:	ldrb	r0, [r0, #69]	; 0x45
   63b30:	cmp	r0, #0
   63b34:	ldr	r6, [sp, #44]	; 0x2c
   63b38:	bne	63c00 <fputs@plt+0x5284c>
   63b3c:	mov	r2, sl
   63b40:	ldr	r0, [sp, #32]
   63b44:	ands	sl, r0, #1024	; 0x400
   63b48:	ldr	r4, [sp, #60]	; 0x3c
   63b4c:	bne	63b5c <fputs@plt+0x527a8>
   63b50:	cmp	r4, #1
   63b54:	bne	63bd0 <fputs@plt+0x5281c>
   63b58:	b	63b84 <fputs@plt+0x527d0>
   63b5c:	mov	r0, r5
   63b60:	ldr	r1, [sp, #52]	; 0x34
   63b64:	ldr	r3, [fp, #8]
   63b68:	bl	67608 <fputs@plt+0x56254>
   63b6c:	cmp	r0, #0
   63b70:	beq	63ba8 <fputs@plt+0x527f4>
   63b74:	mov	r0, #1
   63b78:	strb	r0, [r6, #42]	; 0x2a
   63b7c:	cmp	r4, #1
   63b80:	bne	63bd0 <fputs@plt+0x5281c>
   63b84:	sub	r0, fp, #48	; 0x30
   63b88:	bl	6775c <fputs@plt+0x563a8>
   63b8c:	cmp	r0, #0
   63b90:	beq	63bd0 <fputs@plt+0x5281c>
   63b94:	ldr	r0, [r6, #8]
   63b98:	cmp	r0, #0
   63b9c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   63ba0:	bne	63c80 <fputs@plt+0x528cc>
   63ba4:	b	63c68 <fputs@plt+0x528b4>
   63ba8:	ldr	r0, [sp, #28]
   63bac:	cmp	r0, #0
   63bb0:	bne	63b50 <fputs@plt+0x5279c>
   63bb4:	ldr	r0, [fp, #8]
   63bb8:	str	r0, [r6, #8]
   63bbc:	ldrh	r0, [r6, #36]	; 0x24
   63bc0:	orr	r0, r0, #512	; 0x200
   63bc4:	strh	r0, [r6, #36]	; 0x24
   63bc8:	cmp	r4, #1
   63bcc:	beq	63b84 <fputs@plt+0x527d0>
   63bd0:	sub	r0, fp, #48	; 0x30
   63bd4:	bl	67970 <fputs@plt+0x565bc>
   63bd8:	cmp	r0, #0
   63bdc:	ldr	r5, [fp, #-52]	; 0xffffffcc
   63be0:	bne	63c00 <fputs@plt+0x5284c>
   63be4:	mov	r0, r6
   63be8:	mov	r1, #0
   63bec:	bl	67ba0 <fputs@plt+0x567ec>
   63bf0:	ldr	r0, [sp, #56]	; 0x38
   63bf4:	ldrb	r0, [r0, #69]	; 0x45
   63bf8:	cmp	r0, #0
   63bfc:	beq	63c30 <fputs@plt+0x5287c>
   63c00:	cmp	r6, #0
   63c04:	beq	63c20 <fputs@plt+0x5286c>
   63c08:	ldr	r0, [r6, #56]	; 0x38
   63c0c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   63c10:	str	r0, [r1, #428]	; 0x1ac
   63c14:	ldr	r0, [sp, #56]	; 0x38
   63c18:	mov	r1, r6
   63c1c:	bl	6a6e8 <fputs@plt+0x59334>
   63c20:	mov	r6, #0
   63c24:	mov	r0, r6
   63c28:	sub	sp, fp, #28
   63c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63c30:	ldr	r0, [r6, #8]
   63c34:	cmp	r0, #0
   63c38:	ldr	r4, [sp, #60]	; 0x3c
   63c3c:	beq	63c68 <fputs@plt+0x528b4>
   63c40:	ldrh	r0, [r6, #32]
   63c44:	add	r0, r0, #1
   63c48:	sxth	r1, r0
   63c4c:	mov	r0, r6
   63c50:	bl	67ba0 <fputs@plt+0x567ec>
   63c54:	ldr	r0, [sp, #56]	; 0x38
   63c58:	ldrb	r0, [r0, #69]	; 0x45
   63c5c:	cmp	r0, #0
   63c60:	bne	63c08 <fputs@plt+0x52854>
   63c64:	b	63b94 <fputs@plt+0x527e0>
   63c68:	ldr	r0, [sp, #56]	; 0x38
   63c6c:	ldrb	r0, [r0, #26]
   63c70:	tst	r0, #2
   63c74:	mvnne	r0, #0
   63c78:	strne	r0, [r6, #24]
   63c7c:	strne	r0, [r6, #28]
   63c80:	ldr	r0, [r5, #68]	; 0x44
   63c84:	cmp	r0, #0
   63c88:	bne	63c08 <fputs@plt+0x52854>
   63c8c:	ldr	r0, [sp, #56]	; 0x38
   63c90:	ldrb	r0, [r0, #69]	; 0x45
   63c94:	cmp	r0, #0
   63c98:	bne	63c08 <fputs@plt+0x52854>
   63c9c:	ldr	r0, [fp, #8]
   63ca0:	cmp	r0, #0
   63ca4:	beq	63dec <fputs@plt+0x52a38>
   63ca8:	ldrb	r0, [r6, #43]	; 0x2b
   63cac:	cmp	r0, #2
   63cb0:	bcc	63dec <fputs@plt+0x52a38>
   63cb4:	ldr	r0, [sp, #56]	; 0x38
   63cb8:	ldrb	r0, [r0, #65]	; 0x41
   63cbc:	tst	r0, #4
   63cc0:	bne	63dec <fputs@plt+0x52a38>
   63cc4:	ldr	r5, [sp, #36]	; 0x24
   63cc8:	mov	r0, r5
   63ccc:	ldr	r1, [fp, #8]
   63cd0:	bl	68344 <fputs@plt+0x56f90>
   63cd4:	mov	r8, r0
   63cd8:	mov	r7, r1
   63cdc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   63ce0:	cmp	r1, #0
   63ce4:	beq	63cf8 <fputs@plt+0x52944>
   63ce8:	mov	r0, r5
   63cec:	bl	68344 <fputs@plt+0x56f90>
   63cf0:	orr	r7, r1, r7
   63cf4:	orr	r8, r0, r8
   63cf8:	ldrb	r2, [r6, #43]	; 0x2b
   63cfc:	cmp	r2, #2
   63d00:	bcc	63dec <fputs@plt+0x52a38>
   63d04:	str	r7, [sp, #28]
   63d08:	str	r8, [sp, #36]	; 0x24
   63d0c:	add	r0, r6, #736	; 0x2e0
   63d10:	str	r0, [sp, #60]	; 0x3c
   63d14:	ldr	lr, [r6, #4]
   63d18:	ldr	r9, [fp, #-44]	; 0xffffffd4
   63d1c:	uxtb	r1, r2
   63d20:	lsl	r1, r1, #2
   63d24:	uxtab	r1, r1, r2
   63d28:	ldr	r0, [sp, #60]	; 0x3c
   63d2c:	add	r1, r0, r1, lsl #4
   63d30:	ldr	r1, [r1, #-16]
   63d34:	ldrb	r7, [r1, #16]
   63d38:	add	r7, r7, r7, lsl #3
   63d3c:	add	r7, lr, r7, lsl #3
   63d40:	ldrb	r7, [r7, #44]	; 0x2c
   63d44:	tst	r7, #8
   63d48:	beq	63dec <fputs@plt+0x52a38>
   63d4c:	mov	ip, r4
   63d50:	cmp	sl, #0
   63d54:	ldrbeq	r7, [r1, #37]	; 0x25
   63d58:	tsteq	r7, #16
   63d5c:	beq	63de8 <fputs@plt+0x52a34>
   63d60:	ldr	r8, [r1, #8]
   63d64:	ldr	r7, [r1, #12]
   63d68:	ldr	r0, [sp, #28]
   63d6c:	and	r1, r7, r0
   63d70:	ldr	r0, [sp, #36]	; 0x24
   63d74:	and	r5, r8, r0
   63d78:	orrs	r1, r5, r1
   63d7c:	bne	63de8 <fputs@plt+0x52a34>
   63d80:	ldr	r1, [r9, #12]
   63d84:	cmp	r1, #1
   63d88:	blt	63dc8 <fputs@plt+0x52a14>
   63d8c:	ldr	r5, [r9, #20]
   63d90:	add	r1, r1, r1, lsl #1
   63d94:	add	r3, r5, r1, lsl #4
   63d98:	ldrd	r0, [r5, #40]	; 0x28
   63d9c:	and	r1, r1, r7
   63da0:	and	r0, r0, r8
   63da4:	orrs	r0, r0, r1
   63da8:	beq	63dbc <fputs@plt+0x52a08>
   63dac:	ldr	r0, [r5]
   63db0:	ldrb	r0, [r0, #4]
   63db4:	tst	r0, #1
   63db8:	beq	63de8 <fputs@plt+0x52a34>
   63dbc:	add	r5, r5, #48	; 0x30
   63dc0:	cmp	r5, r3
   63dc4:	bcc	63d98 <fputs@plt+0x529e4>
   63dc8:	sub	r2, r2, #1
   63dcc:	strb	r2, [r6, #43]	; 0x2b
   63dd0:	mov	r4, ip
   63dd4:	sub	r4, ip, #1
   63dd8:	uxtb	r0, r2
   63ddc:	cmp	r0, #1
   63de0:	bhi	63d1c <fputs@plt+0x52968>
   63de4:	b	63dec <fputs@plt+0x52a38>
   63de8:	mov	r4, ip
   63dec:	str	r4, [sp, #60]	; 0x3c
   63df0:	ldrsh	r0, [r6, #32]
   63df4:	ldr	r1, [r6]
   63df8:	ldr	r2, [r1, #428]	; 0x1ac
   63dfc:	add	r0, r2, r0
   63e00:	str	r0, [r1, #428]	; 0x1ac
   63e04:	mov	r0, #0
   63e08:	str	r0, [sp, #16]
   63e0c:	ldr	r0, [sp, #32]
   63e10:	tst	r0, #4
   63e14:	bne	63e20 <fputs@plt+0x52a6c>
   63e18:	ldr	r8, [sp, #56]	; 0x38
   63e1c:	b	63e90 <fputs@plt+0x52adc>
   63e20:	ldr	r0, [r6, #800]	; 0x320
   63e24:	ldr	r1, [r0, #36]	; 0x24
   63e28:	ands	r2, r1, #4096	; 0x1000
   63e2c:	ldr	r8, [sp, #56]	; 0x38
   63e30:	bne	63e48 <fputs@plt+0x52a94>
   63e34:	ldr	r3, [sp, #32]
   63e38:	tst	r3, #8192	; 0x2000
   63e3c:	beq	63e90 <fputs@plt+0x52adc>
   63e40:	ands	r3, r1, #1024	; 0x400
   63e44:	bne	63e90 <fputs@plt+0x52adc>
   63e48:	mov	r3, #2
   63e4c:	cmp	r2, #0
   63e50:	movwne	r3, #1
   63e54:	ldr	r2, [sp, #44]	; 0x2c
   63e58:	strb	r3, [r2, #40]	; 0x28
   63e5c:	tst	r1, #64	; 0x40
   63e60:	beq	63e90 <fputs@plt+0x52adc>
   63e64:	ldr	r2, [sp, #52]	; 0x34
   63e68:	ldr	r2, [r2, #24]
   63e6c:	ldrb	r2, [r2, #42]	; 0x2a
   63e70:	ands	r2, r2, #32
   63e74:	bne	63e90 <fputs@plt+0x52adc>
   63e78:	bic	r1, r1, #64	; 0x40
   63e7c:	str	r1, [r0, #36]	; 0x24
   63e80:	mov	r0, #8
   63e84:	ldr	r1, [sp, #32]
   63e88:	and	r0, r0, r1, lsr #10
   63e8c:	str	r0, [sp, #16]
   63e90:	ldr	r0, [sp, #60]	; 0x3c
   63e94:	cmp	r0, #1
   63e98:	ldr	r2, [sp, #48]	; 0x30
   63e9c:	blt	641dc <fputs@plt+0x52e28>
   63ea0:	ldr	r0, [sp, #44]	; 0x2c
   63ea4:	add	r4, r0, #736	; 0x2e0
   63ea8:	mov	r0, #53	; 0x35
   63eac:	ldr	r1, [sp, #32]
   63eb0:	tst	r1, #4096	; 0x1000
   63eb4:	movweq	r0, #54	; 0x36
   63eb8:	str	r0, [sp, #28]
   63ebc:	clz	r0, r2
   63ec0:	lsr	r2, r0, #5
   63ec4:	ldr	r0, [fp, #16]
   63ec8:	clz	r0, r0
   63ecc:	lsr	r0, r0, #5
   63ed0:	str	r2, [sp, #48]	; 0x30
   63ed4:	orr	r0, r0, r2
   63ed8:	str	r0, [sp, #24]
   63edc:	and	r0, r1, #16
   63ee0:	str	r0, [sp, #20]
   63ee4:	mov	sl, #0
   63ee8:	b	63fe8 <fputs@plt+0x52c34>
   63eec:	mov	r0, r8
   63ef0:	mov	r1, r3
   63ef4:	str	r6, [sp, #36]	; 0x24
   63ef8:	mov	r6, r3
   63efc:	bl	45b98 <fputs@plt+0x347e4>
   63f00:	ldr	r2, [r7, #52]	; 0x34
   63f04:	mov	r1, #0
   63f08:	str	r1, [sp]
   63f0c:	str	r0, [sp, #4]
   63f10:	mvn	r0, #9
   63f14:	str	r0, [sp, #8]
   63f18:	ldr	r0, [fp, #-56]	; 0xffffffc8
   63f1c:	mov	r1, #152	; 0x98
   63f20:	mov	r3, #0
   63f24:	bl	560f8 <fputs@plt+0x44d44>
   63f28:	mov	r3, r6
   63f2c:	ldr	r6, [sp, #36]	; 0x24
   63f30:	b	6402c <fputs@plt+0x52c78>
   63f34:	ldr	r1, [sp, #44]	; 0x2c
   63f38:	ldrb	r0, [r1, #40]	; 0x28
   63f3c:	cmp	r0, #0
   63f40:	beq	63f54 <fputs@plt+0x52ba0>
   63f44:	ldr	r0, [r7, #52]	; 0x34
   63f48:	str	r0, [r1, #60]	; 0x3c
   63f4c:	mov	r0, #55	; 0x37
   63f50:	b	63f58 <fputs@plt+0x52ba4>
   63f54:	mov	r0, #54	; 0x36
   63f58:	ldr	r1, [r7, #52]	; 0x34
   63f5c:	str	r0, [sp]
   63f60:	ldr	r0, [fp, #-52]	; 0xffffffcc
   63f64:	str	r6, [sp, #36]	; 0x24
   63f68:	mov	r2, r6
   63f6c:	str	r3, [sp, #12]
   63f70:	bl	563b0 <fputs@plt+0x44ffc>
   63f74:	ldr	r0, [sp, #44]	; 0x2c
   63f78:	ldrb	r0, [r0, #40]	; 0x28
   63f7c:	cmp	r0, #0
   63f80:	bne	63fd0 <fputs@plt+0x52c1c>
   63f84:	ldr	r0, [sp, #12]
   63f88:	ldrsh	r0, [r0, #34]	; 0x22
   63f8c:	cmp	r0, #63	; 0x3f
   63f90:	bgt	63fd0 <fputs@plt+0x52c1c>
   63f94:	ldr	r0, [sp, #12]
   63f98:	ldrb	r0, [r0, #42]	; 0x2a
   63f9c:	tst	r0, #32
   63fa0:	bne	63fd0 <fputs@plt+0x52c1c>
   63fa4:	ldrd	r0, [r7, #64]	; 0x40
   63fa8:	clz	r2, r0
   63fac:	add	r3, r2, #32
   63fb0:	cmp	r1, #0
   63fb4:	clzne	r3, r1
   63fb8:	orrs	r2, r0, r1
   63fbc:	rsbne	r2, r3, #64	; 0x40
   63fc0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   63fc4:	mvn	r1, #0
   63fc8:	mvn	r3, #13
   63fcc:	bl	1ac10 <fputs@plt+0x985c>
   63fd0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   63fd4:	ldr	r1, [sp, #16]
   63fd8:	bl	1aaa0 <fputs@plt+0x96ec>
   63fdc:	ldr	r6, [sp, #36]	; 0x24
   63fe0:	ldr	r3, [sp, #12]
   63fe4:	b	6402c <fputs@plt+0x52c78>
   63fe8:	ldrb	r0, [r4, #44]	; 0x2c
   63fec:	add	r0, r0, r0, lsl #3
   63ff0:	ldr	r1, [sp, #52]	; 0x34
   63ff4:	add	r7, r1, r0, lsl #3
   63ff8:	mov	r5, r7
   63ffc:	ldr	r6, [r5, #24]!
   64000:	ldr	r1, [r6, #64]	; 0x40
   64004:	mov	r0, r8
   64008:	bl	1aa0c <fputs@plt+0x9658>
   6400c:	mov	r3, r6
   64010:	mov	r6, r0
   64014:	ldrb	r0, [r3, #42]	; 0x2a
   64018:	ldr	r9, [r4, #64]	; 0x40
   6401c:	tst	r0, #2
   64020:	ldreq	r1, [r3, #12]
   64024:	cmpeq	r1, #0
   64028:	beq	640cc <fputs@plt+0x52d18>
   6402c:	ldrb	r0, [r9, #37]	; 0x25
   64030:	tst	r0, #2
   64034:	beq	641b4 <fputs@plt+0x52e00>
   64038:	ldr	r7, [r9, #28]
   6403c:	ldrb	r0, [r3, #42]	; 0x2a
   64040:	tst	r0, #32
   64044:	beq	6406c <fputs@plt+0x52cb8>
   64048:	ldr	r0, [sp, #48]	; 0x30
   6404c:	eor	r0, r0, #1
   64050:	ldrb	r1, [r7, #55]	; 0x37
   64054:	and	r1, r1, #3
   64058:	sub	r1, r1, #2
   6405c:	clz	r1, r1
   64060:	lsr	r1, r1, #5
   64064:	tst	r1, r0
   64068:	bne	641ac <fputs@plt+0x52df8>
   6406c:	ldr	r0, [sp, #44]	; 0x2c
   64070:	ldrb	r0, [r0, #40]	; 0x28
   64074:	cmp	r0, #0
   64078:	beq	64118 <fputs@plt+0x52d64>
   6407c:	ldr	r0, [r5]
   64080:	ldr	r0, [r0, #8]
   64084:	cmp	r0, #0
   64088:	ldr	r2, [fp, #16]
   6408c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   64090:	beq	640b8 <fputs@plt+0x52d04>
   64094:	cmp	r0, r7
   64098:	ldr	r2, [fp, #16]
   6409c:	beq	640b8 <fputs@plt+0x52d04>
   640a0:	ldr	r2, [fp, #16]
   640a4:	add	r2, r2, #1
   640a8:	ldr	r0, [r0, #20]
   640ac:	cmp	r0, #0
   640b0:	cmpne	r0, r7
   640b4:	bne	640a4 <fputs@plt+0x52cf0>
   640b8:	mov	r8, r9
   640bc:	ldr	r0, [sp, #44]	; 0x2c
   640c0:	str	r2, [r0, #64]	; 0x40
   640c4:	mov	r1, #55	; 0x37
   640c8:	b	64140 <fputs@plt+0x52d8c>
   640cc:	ldr	r1, [r9, #36]	; 0x24
   640d0:	tst	r1, #1024	; 0x400
   640d4:	bne	63eec <fputs@plt+0x52b38>
   640d8:	tst	r0, #16
   640dc:	bne	6402c <fputs@plt+0x52c78>
   640e0:	and	r0, r1, #64	; 0x40
   640e4:	ldr	r1, [sp, #20]
   640e8:	orrs	r0, r0, r1
   640ec:	beq	63f34 <fputs@plt+0x52b80>
   640f0:	ldr	r0, [r3]
   640f4:	ldr	r2, [r3, #28]
   640f8:	str	r0, [sp]
   640fc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64100:	mov	r1, r6
   64104:	mov	r7, r3
   64108:	mov	r3, #0
   6410c:	bl	56498 <fputs@plt+0x450e4>
   64110:	mov	r3, r7
   64114:	b	6402c <fputs@plt+0x52c78>
   64118:	mov	r8, r9
   6411c:	ldr	r0, [sp, #24]
   64120:	cmp	r0, #0
   64124:	ldr	r2, [fp, #16]
   64128:	ldr	r1, [sp, #28]
   6412c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   64130:	ldrne	r2, [r5, #72]	; 0x48
   64134:	addne	r0, r2, #1
   64138:	strne	r0, [r5, #72]	; 0x48
   6413c:	movne	r1, #54	; 0x36
   64140:	str	r2, [r4, #8]
   64144:	ldr	r3, [r7, #44]	; 0x2c
   64148:	str	r6, [sp]
   6414c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   64150:	mov	r9, r6
   64154:	bl	4644c <fputs@plt+0x35098>
   64158:	mov	r0, r5
   6415c:	mov	r1, r7
   64160:	bl	56568 <fputs@plt+0x451b4>
   64164:	ldr	r0, [r8, #36]	; 0x24
   64168:	tst	r0, #15
   6416c:	ldr	r8, [sp, #56]	; 0x38
   64170:	beq	641b4 <fputs@plt+0x52e00>
   64174:	movw	r1, #32770	; 0x8002
   64178:	ands	r0, r0, r1
   6417c:	bne	641b4 <fputs@plt+0x52e00>
   64180:	ldr	r0, [sp, #44]	; 0x2c
   64184:	ldrb	r0, [r0, #36]	; 0x24
   64188:	tst	r0, #1
   6418c:	bne	641b4 <fputs@plt+0x52e00>
   64190:	ldr	r0, [fp, #-56]	; 0xffffffc8
   64194:	mov	r1, #2
   64198:	bl	1aaa0 <fputs@plt+0x96ec>
   6419c:	mov	r6, r9
   641a0:	cmp	r6, #0
   641a4:	bge	641bc <fputs@plt+0x52e08>
   641a8:	b	641c8 <fputs@plt+0x52e14>
   641ac:	ldr	r0, [r4, #4]
   641b0:	str	r0, [r4, #8]
   641b4:	cmp	r6, #0
   641b8:	blt	641c8 <fputs@plt+0x52e14>
   641bc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   641c0:	mov	r1, r6
   641c4:	bl	5b4f8 <fputs@plt+0x4a144>
   641c8:	add	r4, r4, #80	; 0x50
   641cc:	add	sl, sl, #1
   641d0:	ldr	r0, [sp, #60]	; 0x3c
   641d4:	cmp	sl, r0
   641d8:	bne	63fe8 <fputs@plt+0x52c34>
   641dc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   641e0:	bl	5afb8 <fputs@plt+0x49c04>
   641e4:	ldr	r6, [sp, #44]	; 0x2c
   641e8:	str	r0, [r6, #44]	; 0x2c
   641ec:	ldrb	r0, [r8, #69]	; 0x45
   641f0:	cmp	r0, #0
   641f4:	ldr	r8, [sp, #60]	; 0x3c
   641f8:	bne	63c08 <fputs@plt+0x52854>
   641fc:	cmp	r8, #1
   64200:	blt	63c24 <fputs@plt+0x52870>
   64204:	add	r5, r6, #800	; 0x320
   64208:	mvn	r9, #0
   6420c:	mov	r7, #0
   64210:	mvn	sl, #0
   64214:	mov	r4, r5
   64218:	ldr	r0, [r4], #-64	; 0xffffffc0
   6421c:	ldrb	r0, [r0, #37]	; 0x25
   64220:	tst	r0, #64	; 0x40
   64224:	beq	64260 <fputs@plt+0x52eac>
   64228:	ldrb	r0, [r5, #-20]	; 0xffffffec
   6422c:	stm	sp, {r9, sl}
   64230:	str	r4, [sp, #8]
   64234:	add	r0, r0, r0, lsl #3
   64238:	ldr	r1, [sp, #52]	; 0x34
   6423c:	add	r0, r1, r0, lsl #3
   64240:	add	r2, r0, #8
   64244:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64248:	ldr	r1, [sp, #40]	; 0x28
   6424c:	bl	683b0 <fputs@plt+0x56ffc>
   64250:	ldr	r0, [sp, #56]	; 0x38
   64254:	ldrb	r0, [r0, #69]	; 0x45
   64258:	cmp	r0, #0
   6425c:	bne	63c08 <fputs@plt+0x52854>
   64260:	ldrb	r0, [r5, #-20]	; 0xffffffec
   64264:	str	r0, [sp]
   64268:	ldr	r0, [sp, #32]
   6426c:	str	r0, [sp, #4]
   64270:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64274:	ldr	r1, [sp, #52]	; 0x34
   64278:	mov	r2, r4
   6427c:	mov	r3, r7
   64280:	bl	68b78 <fputs@plt+0x577c4>
   64284:	ldr	r0, [fp, #-56]	; 0xffffffc8
   64288:	bl	5afb8 <fputs@plt+0x49c04>
   6428c:	str	r0, [r5, #-32]	; 0xffffffe0
   64290:	mov	r0, r6
   64294:	mov	r1, r7
   64298:	mov	r2, r9
   6429c:	mov	r3, sl
   642a0:	bl	68e34 <fputs@plt+0x57a80>
   642a4:	mov	r9, r0
   642a8:	mov	sl, r1
   642ac:	ldr	r0, [r5, #-40]	; 0xffffffd8
   642b0:	str	r0, [r6, #48]	; 0x30
   642b4:	add	r5, r5, #80	; 0x50
   642b8:	add	r7, r7, #1
   642bc:	cmp	r7, r8
   642c0:	blt	64214 <fputs@plt+0x52e60>
   642c4:	b	63c24 <fputs@plt+0x52870>
   642c8:	ldrsh	r0, [r0, #32]
   642cc:	bx	lr
   642d0:	ldrb	r0, [r0, #42]	; 0x2a
   642d4:	bx	lr
   642d8:	ldrsb	r0, [r0, #38]	; 0x26
   642dc:	bx	lr
   642e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   642e4:	add	fp, sp, #28
   642e8:	sub	sp, sp, #60	; 0x3c
   642ec:	mov	r6, r3
   642f0:	str	r2, [fp, #-40]	; 0xffffffd8
   642f4:	mov	lr, r1
   642f8:	mov	sl, r0
   642fc:	ldr	r5, [r0, #8]
   64300:	ldr	r4, [fp, #16]
   64304:	ldr	r0, [r4, #4]
   64308:	str	r0, [sp, #24]
   6430c:	ldrb	ip, [r4]
   64310:	mov	r1, #0
   64314:	ldr	r0, [fp, #24]
   64318:	str	r0, [sp, #16]
   6431c:	ldr	r0, [fp, #20]
   64320:	str	r0, [sp, #44]	; 0x2c
   64324:	ldr	r2, [fp, #12]
   64328:	ldr	r0, [fp, #8]
   6432c:	cmp	r2, #0
   64330:	mov	r9, #0
   64334:	ldrbne	r9, [r2, #1]
   64338:	str	r2, [sp, #28]
   6433c:	cmp	r0, #0
   64340:	beq	64350 <fputs@plt+0x52f9c>
   64344:	ldr	r1, [r0]
   64348:	cmp	r1, #0
   6434c:	movne	r1, r0
   64350:	cmp	r9, #0
   64354:	str	r1, [sp, #40]	; 0x28
   64358:	cmpeq	r1, #0
   6435c:	bne	64384 <fputs@plt+0x52fd0>
   64360:	ldr	r1, [lr, #16]
   64364:	mov	r0, r5
   64368:	ldr	r2, [sp, #44]	; 0x2c
   6436c:	mov	r7, ip
   64370:	mov	r8, lr
   64374:	bl	67070 <fputs@plt+0x55cbc>
   64378:	mov	lr, r8
   6437c:	mov	ip, r7
   64380:	ldr	r1, [sp, #40]	; 0x28
   64384:	str	r4, [sp, #32]
   64388:	ldr	r0, [r4, #8]
   6438c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   64390:	ldr	r8, [r2]
   64394:	cmp	r0, #0
   64398:	beq	643bc <fputs@plt+0x53008>
   6439c:	add	r2, r0, r8
   643a0:	mov	r0, sl
   643a4:	ldr	r1, [r0, #76]!	; 0x4c
   643a8:	mov	r3, #0
   643ac:	str	r3, [sp, #20]
   643b0:	cmp	r2, r1
   643b4:	bgt	64410 <fputs@plt+0x5305c>
   643b8:	b	64418 <fputs@plt+0x53064>
   643bc:	cmp	r1, #0
   643c0:	beq	643f4 <fputs@plt+0x53040>
   643c4:	ldrb	r0, [r1, #28]
   643c8:	mov	r2, r1
   643cc:	mov	r1, #1
   643d0:	bic	r0, r1, r0
   643d4:	ldr	r1, [r2]
   643d8:	ldr	r1, [r1]
   643dc:	add	r1, r1, r0
   643e0:	ldr	r0, [sl, #76]	; 0x4c
   643e4:	str	r1, [sp, #20]
   643e8:	add	r0, r1, r0
   643ec:	str	r0, [sl, #76]	; 0x4c
   643f0:	b	643fc <fputs@plt+0x53048>
   643f4:	mov	r0, #0
   643f8:	str	r0, [sp, #20]
   643fc:	mov	r0, sl
   64400:	ldr	r1, [r0, #76]!	; 0x4c
   64404:	add	r2, r1, #1
   64408:	ldr	r3, [sp, #32]
   6440c:	str	r2, [r3, #8]
   64410:	add	r1, r1, r8
   64414:	str	r1, [r0]
   64418:	mov	r4, lr
   6441c:	ldr	r0, [sp, #32]
   64420:	str	r8, [r0, #12]
   64424:	ldr	r0, [r0, #8]
   64428:	str	r0, [fp, #-32]	; 0xffffffe0
   6442c:	cmp	r6, #0
   64430:	str	sl, [fp, #-36]	; 0xffffffdc
   64434:	str	ip, [sp, #36]	; 0x24
   64438:	blt	64478 <fputs@plt+0x530c4>
   6443c:	cmp	r8, #1
   64440:	ldr	sl, [fp, #-32]	; 0xffffffe0
   64444:	blt	644b8 <fputs@plt+0x53104>
   64448:	mov	r7, #0
   6444c:	add	r0, sl, r7
   64450:	str	r0, [sp]
   64454:	mov	r0, r5
   64458:	mov	r1, #47	; 0x2f
   6445c:	mov	r2, r6
   64460:	mov	r3, r7
   64464:	bl	4644c <fputs@plt+0x35098>
   64468:	add	r7, r7, #1
   6446c:	cmp	r8, r7
   64470:	bne	6444c <fputs@plt+0x53098>
   64474:	b	644b8 <fputs@plt+0x53104>
   64478:	sub	r1, ip, #9
   6447c:	mov	r0, #1
   64480:	cmp	r1, #2
   64484:	bcc	644a0 <fputs@plt+0x530ec>
   64488:	cmp	ip, #3
   6448c:	beq	644b8 <fputs@plt+0x53104>
   64490:	ldr	r1, [sp, #36]	; 0x24
   64494:	cmp	r1, #13
   64498:	ldr	sl, [fp, #-36]	; 0xffffffdc
   6449c:	movne	r0, #0
   644a0:	str	r0, [sp]
   644a4:	mov	r0, sl
   644a8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   644ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   644b0:	mov	r3, #0
   644b4:	bl	58348 <fputs@plt+0x46f94>
   644b8:	cmp	r9, #0
   644bc:	ldr	r7, [fp, #-36]	; 0xffffffdc
   644c0:	mov	sl, r4
   644c4:	beq	64638 <fputs@plt+0x53284>
   644c8:	ldr	r2, [sp, #28]
   644cc:	ldrb	r0, [r2, #1]
   644d0:	cmp	r0, #1
   644d4:	beq	645f0 <fputs@plt+0x5323c>
   644d8:	cmp	r0, #2
   644dc:	bne	64600 <fputs@plt+0x5324c>
   644e0:	str	sl, [sp, #12]
   644e4:	ldr	r6, [r7, #76]	; 0x4c
   644e8:	add	r0, r6, r8
   644ec:	str	r0, [r7, #76]	; 0x4c
   644f0:	ldr	r1, [r2, #8]
   644f4:	mov	r0, r5
   644f8:	mov	r4, r2
   644fc:	bl	56304 <fputs@plt+0x44f50>
   64500:	ldr	r1, [r4, #8]
   64504:	mov	r0, r5
   64508:	bl	5637c <fputs@plt+0x44fc8>
   6450c:	mov	r1, #25
   64510:	strb	r1, [r0]
   64514:	mov	r1, #1
   64518:	add	r6, r6, #1
   6451c:	stmib	r0, {r1, r6}
   64520:	mov	r0, r5
   64524:	bl	5afb8 <fputs@plt+0x49c04>
   64528:	cmp	r8, #1
   6452c:	blt	645cc <fputs@plt+0x53218>
   64530:	add	r0, r0, r8
   64534:	str	r0, [sp, #28]
   64538:	sub	r4, r8, #1
   6453c:	mov	r9, #0
   64540:	mov	sl, #0
   64544:	ldr	r0, [fp, #-40]	; 0xffffffd8
   64548:	ldr	r0, [r0, #4]
   6454c:	ldr	r1, [r0, r9]
   64550:	mov	r0, r7
   64554:	bl	58148 <fputs@plt+0x46d94>
   64558:	mov	r7, r0
   6455c:	add	r0, r6, sl
   64560:	ldr	r1, [fp, #-32]	; 0xffffffe0
   64564:	add	r2, r1, sl
   64568:	cmp	sl, r4
   6456c:	bge	64584 <fputs@plt+0x531d0>
   64570:	str	r0, [sp]
   64574:	mov	r0, r5
   64578:	mov	r1, #78	; 0x4e
   6457c:	ldr	r3, [sp, #28]
   64580:	b	64594 <fputs@plt+0x531e0>
   64584:	str	r0, [sp]
   64588:	mov	r0, r5
   6458c:	mov	r1, #79	; 0x4f
   64590:	ldr	r3, [sp, #44]	; 0x2c
   64594:	bl	4644c <fputs@plt+0x35098>
   64598:	mov	r0, r5
   6459c:	mvn	r1, #0
   645a0:	mov	r2, r7
   645a4:	mvn	r3, #3
   645a8:	bl	1ac10 <fputs@plt+0x985c>
   645ac:	mov	r0, r5
   645b0:	mov	r1, #128	; 0x80
   645b4:	bl	1aaa0 <fputs@plt+0x96ec>
   645b8:	add	r9, r9, #20
   645bc:	add	sl, sl, #1
   645c0:	cmp	r8, sl
   645c4:	ldr	r7, [fp, #-36]	; 0xffffffdc
   645c8:	bne	64544 <fputs@plt+0x53190>
   645cc:	sub	r0, r8, #1
   645d0:	str	r0, [sp]
   645d4:	mov	r0, r5
   645d8:	mov	r1, #30
   645dc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   645e0:	mov	r3, r6
   645e4:	bl	4644c <fputs@plt+0x35098>
   645e8:	ldr	sl, [sp, #12]
   645ec:	b	6461c <fputs@plt+0x53268>
   645f0:	ldr	r1, [r2, #8]
   645f4:	mov	r0, r5
   645f8:	bl	56304 <fputs@plt+0x44f50>
   645fc:	b	6461c <fputs@plt+0x53268>
   64600:	ldr	r1, [r2, #4]
   64604:	ldr	r0, [fp, #-32]	; 0xffffffe0
   64608:	str	r0, [sp]
   6460c:	mov	r0, r7
   64610:	ldr	r2, [sp, #44]	; 0x2c
   64614:	mov	r3, r8
   64618:	bl	706d8 <fputs@plt+0x5f324>
   6461c:	ldr	r0, [sp, #40]	; 0x28
   64620:	cmp	r0, #0
   64624:	bne	64638 <fputs@plt+0x53284>
   64628:	ldr	r1, [sl, #16]
   6462c:	mov	r0, r5
   64630:	ldr	r2, [sp, #44]	; 0x2c
   64634:	bl	67070 <fputs@plt+0x55cbc>
   64638:	ldr	r0, [sp, #36]	; 0x24
   6463c:	sub	r0, r0, #1
   64640:	cmp	r0, #13
   64644:	bhi	64a40 <fputs@plt+0x5368c>
   64648:	add	r1, pc, #0
   6464c:	ldr	pc, [r1, r0, lsl #2]
   64650:	andeq	r4, r6, r4, ror r8
   64654:			; <UNDEFINED> instruction: 0x000648bc
   64658:	ldrdeq	r4, [r6], -r8
   6465c:	andeq	r4, r6, r0, asr #20
   64660:	andeq	r4, r6, r8, lsl #13
   64664:	andeq	r4, r6, r8, lsl #13
   64668:	andeq	r4, r6, r8, asr #14
   6466c:	andeq	r4, r6, r8, asr #14
   64670:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   64674:	strdeq	r4, [r6], -r0
   64678:	andeq	r4, r6, r0, lsl #18
   6467c:	andeq	r4, r6, r8, lsl #13
   64680:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   64684:	andeq	r4, r6, r8, lsl #13
   64688:	ldr	r4, [sp, #20]
   6468c:	add	r9, r4, #1
   64690:	mov	r0, r7
   64694:	mov	r1, r9
   64698:	bl	58308 <fputs@plt+0x46f54>
   6469c:	mov	r6, r0
   646a0:	add	r4, r0, r4
   646a4:	str	r4, [sp]
   646a8:	mov	r0, r5
   646ac:	mov	r1, #49	; 0x31
   646b0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   646b4:	mov	r3, r8
   646b8:	bl	4644c <fputs@plt+0x35098>
   646bc:	ldr	r0, [sp, #36]	; 0x24
   646c0:	cmp	r0, #6
   646c4:	bne	64710 <fputs@plt+0x5335c>
   646c8:	mov	r0, r5
   646cc:	bl	5afb8 <fputs@plt+0x49c04>
   646d0:	mov	r1, #0
   646d4:	str	r6, [sp]
   646d8:	str	r1, [sp, #4]
   646dc:	ldr	r1, [sp, #24]
   646e0:	add	r7, r1, #1
   646e4:	add	r3, r0, #4
   646e8:	mov	r0, r5
   646ec:	mov	r1, #69	; 0x45
   646f0:	mov	r2, r7
   646f4:	bl	1aa5c <fputs@plt+0x96a8>
   646f8:	mov	r0, r5
   646fc:	mov	r1, #110	; 0x6e
   64700:	mov	r2, r7
   64704:	ldr	r7, [fp, #-36]	; 0xffffffdc
   64708:	mov	r3, r6
   6470c:	bl	56a58 <fputs@plt+0x456a4>
   64710:	ldr	r1, [sp, #40]	; 0x28
   64714:	cmp	r1, #0
   64718:	beq	6480c <fputs@plt+0x53458>
   6471c:	mov	r0, #1
   64720:	ldr	r2, [fp, #-32]	; 0xffffffe0
   64724:	str	r2, [sp]
   64728:	str	r0, [sp, #4]
   6472c:	ldr	r0, [sp, #20]
   64730:	str	r0, [sp, #8]
   64734:	mov	r0, r7
   64738:	mov	r2, sl
   6473c:	mov	r3, r4
   64740:	bl	70760 <fputs@plt+0x5f3ac>
   64744:	b	64860 <fputs@plt+0x534ac>
   64748:	str	sl, [sp, #12]
   6474c:	ldr	r0, [sp, #32]
   64750:	ldr	sl, [r0, #16]
   64754:	ldr	r9, [sl]
   64758:	mov	r0, r7
   6475c:	bl	58f08 <fputs@plt+0x47b54>
   64760:	str	r0, [sp, #44]	; 0x2c
   64764:	add	r1, r9, #2
   64768:	mov	r0, r7
   6476c:	str	r1, [fp, #-40]	; 0xffffffd8
   64770:	bl	58308 <fputs@plt+0x46f54>
   64774:	str	r0, [sp, #32]
   64778:	add	r0, r0, r9
   6477c:	str	r0, [sp, #28]
   64780:	add	r6, r0, #1
   64784:	ldr	r0, [sp, #36]	; 0x24
   64788:	cmp	r0, #8
   6478c:	bne	64954 <fputs@plt+0x535a0>
   64790:	ldr	r7, [fp, #-32]	; 0xffffffe0
   64794:	stm	sp, {r7, r8}
   64798:	ldr	r0, [sp, #24]
   6479c:	add	r4, r0, #1
   647a0:	mov	r0, r5
   647a4:	mov	r1, #69	; 0x45
   647a8:	mov	r2, r4
   647ac:	mov	r3, #0
   647b0:	bl	1aa5c <fputs@plt+0x96a8>
   647b4:	str	r0, [sp, #36]	; 0x24
   647b8:	str	r6, [sp]
   647bc:	mov	r0, r5
   647c0:	mov	r1, #49	; 0x31
   647c4:	mov	r2, r7
   647c8:	mov	r3, r8
   647cc:	bl	4644c <fputs@plt+0x35098>
   647d0:	mov	r0, r5
   647d4:	mov	r1, #110	; 0x6e
   647d8:	mov	r2, r4
   647dc:	mov	r3, r6
   647e0:	bl	56a58 <fputs@plt+0x456a4>
   647e4:	mov	r0, r5
   647e8:	mov	r1, #16
   647ec:	bl	1aaa0 <fputs@plt+0x96ec>
   647f0:	b	64978 <fputs@plt+0x535c4>
   647f4:	ldr	r1, [sp, #40]	; 0x28
   647f8:	cmp	r1, #0
   647fc:	beq	64a78 <fputs@plt+0x536c4>
   64800:	ldr	r3, [fp, #-32]	; 0xffffffe0
   64804:	stm	sp, {r3, r8}
   64808:	b	64938 <fputs@plt+0x53584>
   6480c:	mov	r0, r7
   64810:	bl	58f08 <fputs@plt+0x47b54>
   64814:	mov	r8, r0
   64818:	mov	r0, r5
   6481c:	mov	r1, #74	; 0x4a
   64820:	ldr	r4, [sp, #24]
   64824:	mov	r2, r4
   64828:	mov	r3, r8
   6482c:	bl	56a58 <fputs@plt+0x456a4>
   64830:	str	r8, [sp]
   64834:	mov	r0, r5
   64838:	mov	r1, #75	; 0x4b
   6483c:	mov	r2, r4
   64840:	mov	r3, r6
   64844:	bl	4644c <fputs@plt+0x35098>
   64848:	mov	r0, r5
   6484c:	mov	r1, #8
   64850:	bl	1aaa0 <fputs@plt+0x96ec>
   64854:	mov	r0, r7
   64858:	mov	r1, r8
   6485c:	bl	58f44 <fputs@plt+0x47b90>
   64860:	mov	r0, r7
   64864:	mov	r1, r6
   64868:	mov	r2, r9
   6486c:	bl	58648 <fputs@plt+0x47294>
   64870:	b	64a40 <fputs@plt+0x5368c>
   64874:	mov	r0, r7
   64878:	bl	58f08 <fputs@plt+0x47b54>
   6487c:	mov	r6, r0
   64880:	str	r0, [sp]
   64884:	mov	r0, r5
   64888:	mov	r1, #49	; 0x31
   6488c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   64890:	mov	r3, r8
   64894:	bl	4644c <fputs@plt+0x35098>
   64898:	mov	r0, r5
   6489c:	mov	r1, #110	; 0x6e
   648a0:	ldr	r2, [sp, #24]
   648a4:	mov	r3, r6
   648a8:	bl	56a58 <fputs@plt+0x456a4>
   648ac:	mov	r0, r7
   648b0:	mov	r1, r6
   648b4:	bl	58f44 <fputs@plt+0x47b90>
   648b8:	b	64a40 <fputs@plt+0x5368c>
   648bc:	str	r8, [sp]
   648c0:	mov	r0, r5
   648c4:	mov	r1, #111	; 0x6f
   648c8:	ldr	r2, [sp, #24]
   648cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   648d0:	bl	4644c <fputs@plt+0x35098>
   648d4:	b	64a40 <fputs@plt+0x5368c>
   648d8:	mov	r0, r5
   648dc:	mov	r1, #22
   648e0:	mov	r2, #1
   648e4:	ldr	r3, [sp, #24]
   648e8:	bl	56a58 <fputs@plt+0x456a4>
   648ec:	b	64a40 <fputs@plt+0x5368c>
   648f0:	ldr	r1, [sp, #40]	; 0x28
   648f4:	cmp	r1, #0
   648f8:	bne	64928 <fputs@plt+0x53574>
   648fc:	b	64a4c <fputs@plt+0x53698>
   64900:	ldr	r4, [sp, #32]
   64904:	ldrb	r1, [r4, #1]!
   64908:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6490c:	ldr	r0, [r0, #4]
   64910:	ldr	r0, [r0]
   64914:	bl	5ae2c <fputs@plt+0x49a78>
   64918:	strb	r0, [r4]
   6491c:	ldr	r1, [sp, #40]	; 0x28
   64920:	cmp	r1, #0
   64924:	beq	64a9c <fputs@plt+0x536e8>
   64928:	mov	r0, #1
   6492c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   64930:	str	r3, [sp]
   64934:	str	r0, [sp, #4]
   64938:	ldr	r0, [sp, #20]
   6493c:	str	r0, [sp, #8]
   64940:	mov	r0, r7
   64944:	mov	r2, sl
   64948:	bl	70760 <fputs@plt+0x5f3ac>
   6494c:	sub	sp, fp, #28
   64950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64954:	str	r6, [sp]
   64958:	mov	r0, r5
   6495c:	mov	r1, #49	; 0x31
   64960:	ldr	r7, [fp, #-32]	; 0xffffffe0
   64964:	mov	r2, r7
   64968:	mov	r3, r8
   6496c:	bl	4644c <fputs@plt+0x35098>
   64970:	mov	r0, #0
   64974:	str	r0, [sp, #36]	; 0x24
   64978:	cmp	r9, #1
   6497c:	ldr	r8, [sp, #32]
   64980:	blt	649c0 <fputs@plt+0x5360c>
   64984:	sub	r6, r7, #1
   64988:	mov	r7, #16
   6498c:	mov	r4, r8
   64990:	ldr	r0, [sl, #4]
   64994:	add	r0, r0, r7
   64998:	ldrh	r0, [r0]
   6499c:	add	r2, r6, r0
   649a0:	mov	r0, r5
   649a4:	mov	r1, #31
   649a8:	mov	r3, r4
   649ac:	bl	56a58 <fputs@plt+0x456a4>
   649b0:	add	r4, r4, #1
   649b4:	add	r7, r7, #20
   649b8:	subs	r9, r9, #1
   649bc:	bne	64990 <fputs@plt+0x535dc>
   649c0:	mov	r0, r5
   649c4:	mov	r1, #73	; 0x49
   649c8:	ldr	r4, [sp, #24]
   649cc:	mov	r2, r4
   649d0:	ldr	r3, [sp, #28]
   649d4:	bl	56a58 <fputs@plt+0x456a4>
   649d8:	ldr	r7, [sp, #44]	; 0x2c
   649dc:	str	r7, [sp]
   649e0:	mov	r0, r5
   649e4:	mov	r1, #49	; 0x31
   649e8:	mov	r2, r8
   649ec:	ldr	r6, [fp, #-40]	; 0xffffffd8
   649f0:	mov	r3, r6
   649f4:	bl	4644c <fputs@plt+0x35098>
   649f8:	mov	r0, r5
   649fc:	mov	r1, #110	; 0x6e
   64a00:	mov	r2, r4
   64a04:	mov	r3, r7
   64a08:	bl	56a58 <fputs@plt+0x456a4>
   64a0c:	ldr	r1, [sp, #36]	; 0x24
   64a10:	cmp	r1, #0
   64a14:	movne	r0, r5
   64a18:	blne	560e4 <fputs@plt+0x44d30>
   64a1c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   64a20:	mov	r0, r4
   64a24:	mov	r1, r7
   64a28:	bl	58f44 <fputs@plt+0x47b90>
   64a2c:	mov	r0, r4
   64a30:	mov	r1, r8
   64a34:	mov	r2, r6
   64a38:	bl	58648 <fputs@plt+0x47294>
   64a3c:	ldr	sl, [sp, #12]
   64a40:	ldr	r0, [sp, #40]	; 0x28
   64a44:	cmp	r0, #0
   64a48:	bne	64a70 <fputs@plt+0x536bc>
   64a4c:	ldr	r2, [sl, #12]
   64a50:	cmp	r2, #0
   64a54:	beq	64a70 <fputs@plt+0x536bc>
   64a58:	mov	r0, r5
   64a5c:	mov	r1, #141	; 0x8d
   64a60:	ldr	r3, [sp, #16]
   64a64:	sub	sp, fp, #28
   64a68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64a6c:	b	56a58 <fputs@plt+0x456a4>
   64a70:	sub	sp, fp, #28
   64a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64a78:	ldr	r0, [sp, #36]	; 0x24
   64a7c:	cmp	r0, #13
   64a80:	bne	64b04 <fputs@plt+0x53750>
   64a84:	ldr	r0, [sp, #32]
   64a88:	ldr	r2, [r0, #4]
   64a8c:	mov	r0, r5
   64a90:	mov	r1, #18
   64a94:	bl	57fcc <fputs@plt+0x46c18>
   64a98:	b	64a4c <fputs@plt+0x53698>
   64a9c:	mov	r0, r7
   64aa0:	bl	58f08 <fputs@plt+0x47b54>
   64aa4:	mov	r6, r0
   64aa8:	mov	r0, #1
   64aac:	str	r6, [sp]
   64ab0:	str	r4, [sp, #4]
   64ab4:	str	r0, [sp, #8]
   64ab8:	mov	r0, r5
   64abc:	mov	r1, #49	; 0x31
   64ac0:	ldr	r4, [fp, #-32]	; 0xffffffe0
   64ac4:	mov	r2, r4
   64ac8:	mov	r3, #1
   64acc:	bl	560f8 <fputs@plt+0x44d44>
   64ad0:	mov	r0, r7
   64ad4:	mov	r1, r4
   64ad8:	mov	r2, #1
   64adc:	bl	57e3c <fputs@plt+0x46a88>
   64ae0:	mov	r0, r5
   64ae4:	mov	r1, #110	; 0x6e
   64ae8:	ldr	r2, [sp, #24]
   64aec:	mov	r3, r6
   64af0:	bl	56a58 <fputs@plt+0x456a4>
   64af4:	mov	r0, r7
   64af8:	mov	r1, r6
   64afc:	bl	58f44 <fputs@plt+0x47b90>
   64b00:	b	64a4c <fputs@plt+0x53698>
   64b04:	mov	r0, r5
   64b08:	mov	r1, #33	; 0x21
   64b0c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   64b10:	mov	r2, r4
   64b14:	mov	r3, r8
   64b18:	bl	56a58 <fputs@plt+0x456a4>
   64b1c:	mov	r0, r7
   64b20:	mov	r1, r4
   64b24:	mov	r2, r8
   64b28:	bl	57e3c <fputs@plt+0x46a88>
   64b2c:	b	64a4c <fputs@plt+0x53698>
   64b30:	ldr	r0, [r0, #48]	; 0x30
   64b34:	bx	lr
   64b38:	ldr	r0, [r0, #52]	; 0x34
   64b3c:	bx	lr
   64b40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64b44:	add	fp, sp, #28
   64b48:	sub	sp, sp, #28
   64b4c:	mov	r5, r0
   64b50:	ldrd	r0, [r0]
   64b54:	str	r1, [sp, #20]
   64b58:	ldr	r1, [r0]
   64b5c:	str	r1, [sp, #8]
   64b60:	ldr	r6, [r0, #8]
   64b64:	str	r0, [sp, #4]
   64b68:	bl	650dc <fputs@plt+0x53d28>
   64b6c:	ldrb	sl, [r5, #43]	; 0x2b
   64b70:	cmp	sl, #0
   64b74:	str	r5, [sp, #16]
   64b78:	beq	64d84 <fputs@plt+0x539d0>
   64b7c:	sub	r0, sl, #1
   64b80:	mov	r4, r0
   64b84:	add	r0, r0, r0, lsl #2
   64b88:	add	r7, r5, r0, lsl #4
   64b8c:	ldr	r1, [r7, #760]	; 0x2f8
   64b90:	ldr	r5, [r7, #800]	; 0x320
   64b94:	mov	r0, r6
   64b98:	bl	58114 <fputs@plt+0x46d60>
   64b9c:	mov	r9, r7
   64ba0:	ldrb	r1, [r9, #781]!	; 0x30d
   64ba4:	cmp	r1, #160	; 0xa0
   64ba8:	beq	64bd0 <fputs@plt+0x5381c>
   64bac:	ldr	r2, [r7, #784]	; 0x310
   64bb0:	ldr	r3, [r7, #788]	; 0x314
   64bb4:	ldrb	r0, [r7, #782]	; 0x30e
   64bb8:	str	r0, [sp]
   64bbc:	mov	r0, r6
   64bc0:	bl	4644c <fputs@plt+0x35098>
   64bc4:	ldrb	r1, [r7, #783]	; 0x30f
   64bc8:	mov	r0, r6
   64bcc:	bl	1aaa0 <fputs@plt+0x96ec>
   64bd0:	str	r5, [sp, #24]
   64bd4:	ldrb	r0, [r5, #37]	; 0x25
   64bd8:	tst	r0, #8
   64bdc:	beq	64c5c <fputs@plt+0x538a8>
   64be0:	mov	r5, r7
   64be4:	ldr	r0, [r5, #792]!	; 0x318
   64be8:	cmp	r0, #1
   64bec:	blt	64c5c <fputs@plt+0x538a8>
   64bf0:	ldr	r1, [r7, #752]	; 0x2f0
   64bf4:	mov	r0, r6
   64bf8:	bl	58114 <fputs@plt+0x46d60>
   64bfc:	ldr	r0, [r5]
   64c00:	cmp	r0, #1
   64c04:	blt	64c5c <fputs@plt+0x538a8>
   64c08:	ldr	r1, [r7, #796]	; 0x31c
   64c0c:	add	r2, r0, r0, lsl #1
   64c10:	add	r1, r1, r2, lsl #2
   64c14:	sub	r5, r1, #4
   64c18:	add	r8, r0, #1
   64c1c:	ldr	r0, [r5, #-4]
   64c20:	add	r1, r0, #1
   64c24:	mov	r0, r6
   64c28:	bl	560e4 <fputs@plt+0x44d30>
   64c2c:	ldmdb	r5, {r2, r3}
   64c30:	ldrb	r1, [r5]
   64c34:	mov	r0, r6
   64c38:	bl	56a58 <fputs@plt+0x456a4>
   64c3c:	ldr	r0, [r5, #-4]
   64c40:	sub	r1, r0, #1
   64c44:	mov	r0, r6
   64c48:	bl	560e4 <fputs@plt+0x44d30>
   64c4c:	sub	r8, r8, #1
   64c50:	sub	r5, r5, #12
   64c54:	cmp	r8, #1
   64c58:	bgt	64c1c <fputs@plt+0x53868>
   64c5c:	ldr	r1, [r7, #748]	; 0x2ec
   64c60:	mov	r0, r6
   64c64:	bl	58114 <fputs@plt+0x46d60>
   64c68:	mov	r5, r7
   64c6c:	ldr	r1, [r5, #756]!	; 0x2f4
   64c70:	cmp	r1, #0
   64c74:	beq	64c9c <fputs@plt+0x538e8>
   64c78:	mov	r0, r6
   64c7c:	bl	562d8 <fputs@plt+0x44f24>
   64c80:	ldr	r1, [r5]
   64c84:	mov	r0, r6
   64c88:	bl	560e4 <fputs@plt+0x44d30>
   64c8c:	ldr	r0, [r5]
   64c90:	sub	r1, r0, #2
   64c94:	mov	r0, r6
   64c98:	bl	560e4 <fputs@plt+0x44d30>
   64c9c:	ldr	r5, [r7, #776]	; 0x308
   64ca0:	cmp	r5, #0
   64ca4:	beq	64cd4 <fputs@plt+0x53920>
   64ca8:	sub	r1, r5, #1
   64cac:	mov	r0, r6
   64cb0:	bl	5637c <fputs@plt+0x44fc8>
   64cb4:	ldr	r0, [r0, #4]
   64cb8:	cmp	r0, #0
   64cbc:	mov	r1, #141	; 0x8d
   64cc0:	movweq	r1, #142	; 0x8e
   64cc4:	ldr	r2, [r7, #772]	; 0x304
   64cc8:	mov	r0, r6
   64ccc:	mov	r3, r5
   64cd0:	bl	56a58 <fputs@plt+0x456a4>
   64cd4:	ldr	r2, [r7, #736]	; 0x2e0
   64cd8:	cmp	r2, #0
   64cdc:	ldr	r5, [sp, #24]
   64ce0:	beq	64d74 <fputs@plt+0x539c0>
   64ce4:	mov	r0, r6
   64ce8:	mov	r1, #138	; 0x8a
   64cec:	bl	57fcc <fputs@plt+0x46c18>
   64cf0:	mov	r8, r0
   64cf4:	ldrb	r0, [r5, #36]	; 0x24
   64cf8:	tst	r0, #64	; 0x40
   64cfc:	bne	64d1c <fputs@plt+0x53968>
   64d00:	add	r0, r4, r4, lsl #3
   64d04:	ldr	r1, [sp, #20]
   64d08:	add	r0, r1, r0, lsl #3
   64d0c:	ldr	r2, [r0, #52]	; 0x34
   64d10:	mov	r0, r6
   64d14:	mov	r1, #104	; 0x68
   64d18:	bl	57fcc <fputs@plt+0x46c18>
   64d1c:	ldrb	r0, [r5, #37]	; 0x25
   64d20:	tst	r0, #2
   64d24:	beq	64d38 <fputs@plt+0x53984>
   64d28:	ldr	r2, [r7, #744]	; 0x2e8
   64d2c:	mov	r0, r6
   64d30:	mov	r1, #104	; 0x68
   64d34:	bl	57fcc <fputs@plt+0x46c18>
   64d38:	ldrb	r0, [r9]
   64d3c:	cmp	r0, #15
   64d40:	bne	64d5c <fputs@plt+0x539a8>
   64d44:	ldr	r3, [r7, #764]	; 0x2fc
   64d48:	ldr	r2, [r7, #784]	; 0x310
   64d4c:	mov	r0, r6
   64d50:	mov	r1, #14
   64d54:	bl	56a58 <fputs@plt+0x456a4>
   64d58:	b	64d68 <fputs@plt+0x539b4>
   64d5c:	ldr	r1, [r7, #764]	; 0x2fc
   64d60:	mov	r0, r6
   64d64:	bl	562d8 <fputs@plt+0x44f24>
   64d68:	mov	r0, r6
   64d6c:	mov	r1, r8
   64d70:	bl	560e4 <fputs@plt+0x44d30>
   64d74:	cmp	sl, #1
   64d78:	mov	sl, r4
   64d7c:	ldr	r5, [sp, #16]
   64d80:	bgt	64b7c <fputs@plt+0x537c8>
   64d84:	ldr	r1, [r5, #52]	; 0x34
   64d88:	mov	r0, r6
   64d8c:	bl	58114 <fputs@plt+0x46d60>
   64d90:	ldrb	r0, [r5, #43]	; 0x2b
   64d94:	cmp	r0, #0
   64d98:	ldr	sl, [sp, #8]
   64d9c:	beq	64fb8 <fputs@plt+0x53c04>
   64da0:	add	r8, r5, #736	; 0x2e0
   64da4:	mov	r9, #0
   64da8:	b	64e18 <fputs@plt+0x53a64>
   64dac:	ldrb	r1, [r5, #36]	; 0x24
   64db0:	tst	r1, #16
   64db4:	bne	64e5c <fputs@plt+0x53aa8>
   64db8:	ldrb	r1, [r5, #40]	; 0x28
   64dbc:	ldr	r7, [r4, #36]	; 0x24
   64dc0:	cmp	r1, #0
   64dc4:	andseq	r1, r7, #64	; 0x40
   64dc8:	bne	64de4 <fputs@plt+0x53a30>
   64dcc:	ldr	r2, [r0, #52]	; 0x34
   64dd0:	mov	r0, r6
   64dd4:	mov	r1, #61	; 0x3d
   64dd8:	str	r3, [sp, #12]
   64ddc:	bl	57fcc <fputs@plt+0x46c18>
   64de0:	ldr	r3, [sp, #12]
   64de4:	and	r0, r7, #17152	; 0x4300
   64de8:	cmp	r0, #512	; 0x200
   64dec:	bne	64e5c <fputs@plt+0x53aa8>
   64df0:	ldr	r2, [r8, #8]
   64df4:	ldr	r0, [r5, #64]	; 0x40
   64df8:	cmp	r2, r0
   64dfc:	beq	64e5c <fputs@plt+0x53aa8>
   64e00:	mov	r0, r6
   64e04:	mov	r1, #61	; 0x3d
   64e08:	mov	r7, r3
   64e0c:	bl	57fcc <fputs@plt+0x46c18>
   64e10:	mov	r3, r7
   64e14:	b	64e5c <fputs@plt+0x53aa8>
   64e18:	ldrb	r0, [r8, #44]	; 0x2c
   64e1c:	add	r0, r0, r0, lsl #3
   64e20:	ldr	r1, [sp, #20]
   64e24:	add	r0, r1, r0, lsl #3
   64e28:	ldr	r3, [r0, #24]
   64e2c:	ldrb	r1, [r0, #45]	; 0x2d
   64e30:	ldr	r4, [r8, #64]	; 0x40
   64e34:	tst	r1, #16
   64e38:	beq	64e48 <fputs@plt+0x53a94>
   64e3c:	ldrb	r1, [sl, #69]	; 0x45
   64e40:	cmp	r1, #0
   64e44:	beq	64f88 <fputs@plt+0x53bd4>
   64e48:	ldrb	r1, [r3, #42]	; 0x2a
   64e4c:	tst	r1, #2
   64e50:	ldreq	r1, [r3, #12]
   64e54:	cmpeq	r1, #0
   64e58:	beq	64dac <fputs@plt+0x539f8>
   64e5c:	ldr	r0, [r4, #36]	; 0x24
   64e60:	tst	r0, #576	; 0x240
   64e64:	beq	64e70 <fputs@plt+0x53abc>
   64e68:	add	r0, r4, #28
   64e6c:	b	64e7c <fputs@plt+0x53ac8>
   64e70:	tst	r0, #8192	; 0x2000
   64e74:	beq	64fa4 <fputs@plt+0x53bf0>
   64e78:	add	r0, r8, #56	; 0x38
   64e7c:	ldr	r1, [r0]
   64e80:	cmp	r1, #0
   64e84:	beq	64fa4 <fputs@plt+0x53bf0>
   64e88:	ldrb	r0, [r5, #40]	; 0x28
   64e8c:	cmp	r0, #0
   64e90:	beq	64ea4 <fputs@plt+0x53af0>
   64e94:	ldr	r0, [r1, #12]
   64e98:	ldrb	r0, [r0, #42]	; 0x2a
   64e9c:	tst	r0, #32
   64ea0:	beq	64fa4 <fputs@plt+0x53bf0>
   64ea4:	ldrb	r0, [sl, #69]	; 0x45
   64ea8:	cmp	r0, #0
   64eac:	bne	64fa4 <fputs@plt+0x53bf0>
   64eb0:	mov	r0, r6
   64eb4:	str	r3, [sp, #12]
   64eb8:	str	r1, [sp, #24]
   64ebc:	bl	5afb8 <fputs@plt+0x49c04>
   64ec0:	ldr	r4, [r8, #32]
   64ec4:	cmp	r4, r0
   64ec8:	bge	64fa4 <fputs@plt+0x53bf0>
   64ecc:	mov	r7, r0
   64ed0:	mov	r0, r6
   64ed4:	mov	r1, r4
   64ed8:	bl	5637c <fputs@plt+0x44fc8>
   64edc:	ldr	r3, [sp, #24]
   64ee0:	ldr	r2, [sp, #12]
   64ee4:	sub	r4, r7, r4
   64ee8:	add	r7, r0, #4
   64eec:	ldr	r0, [r8, #4]
   64ef0:	ldr	r1, [r7]
   64ef4:	cmp	r1, r0
   64ef8:	bne	64f78 <fputs@plt+0x53bc4>
   64efc:	ldrb	r0, [r7, #-4]
   64f00:	cmp	r0, #103	; 0x67
   64f04:	beq	64f68 <fputs@plt+0x53bb4>
   64f08:	cmp	r0, #47	; 0x2f
   64f0c:	bne	64f78 <fputs@plt+0x53bc4>
   64f10:	ldr	sl, [r7, #4]
   64f14:	ldrb	r0, [r2, #42]	; 0x2a
   64f18:	tst	r0, #32
   64f1c:	beq	64f38 <fputs@plt+0x53b84>
   64f20:	mov	r0, r2
   64f24:	bl	439a8 <fputs@plt+0x325f4>
   64f28:	ldr	r3, [sp, #24]
   64f2c:	ldr	r0, [r0, #4]
   64f30:	add	r0, r0, sl, lsl #1
   64f34:	ldrsh	sl, [r0]
   64f38:	sxth	r1, sl
   64f3c:	mov	r0, r3
   64f40:	bl	59688 <fputs@plt+0x482d4>
   64f44:	ldr	r3, [sp, #24]
   64f48:	cmp	r0, #0
   64f4c:	ldr	r5, [sp, #16]
   64f50:	ldr	sl, [sp, #8]
   64f54:	ldr	r2, [sp, #12]
   64f58:	blt	64f78 <fputs@plt+0x53bc4>
   64f5c:	str	r0, [r7, #4]
   64f60:	ldr	r0, [r8, #8]
   64f64:	b	64f74 <fputs@plt+0x53bc0>
   64f68:	ldr	r0, [r8, #8]
   64f6c:	mov	r1, #113	; 0x71
   64f70:	strb	r1, [r7, #-4]
   64f74:	str	r0, [r7]
   64f78:	subs	r4, r4, #1
   64f7c:	add	r7, r7, #20
   64f80:	bne	64eec <fputs@plt+0x53b38>
   64f84:	b	64fa4 <fputs@plt+0x53bf0>
   64f88:	ldr	r3, [r0, #40]	; 0x28
   64f8c:	ldr	r2, [r8, #4]
   64f90:	ldr	r1, [r8, #32]
   64f94:	mov	r0, #0
   64f98:	str	r0, [sp]
   64f9c:	mov	r0, r6
   64fa0:	bl	6fa78 <fputs@plt+0x5e6c4>
   64fa4:	add	r8, r8, #80	; 0x50
   64fa8:	add	r9, r9, #1
   64fac:	ldrb	r0, [r5, #43]	; 0x2b
   64fb0:	cmp	r9, r0
   64fb4:	bcc	64e18 <fputs@plt+0x53a64>
   64fb8:	ldr	r0, [r5, #56]	; 0x38
   64fbc:	ldr	r1, [sp, #4]
   64fc0:	str	r0, [r1, #428]	; 0x1ac
   64fc4:	mov	r0, sl
   64fc8:	mov	r1, r5
   64fcc:	sub	sp, fp, #28
   64fd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64fd4:	b	6a6e8 <fputs@plt+0x59334>
   64fd8:	push	{r4, r5, r6, r7, fp, lr}
   64fdc:	add	fp, sp, #16
   64fe0:	cmp	r1, #0
   64fe4:	beq	65020 <fputs@plt+0x53c6c>
   64fe8:	mov	r4, r1
   64fec:	mov	r5, r0
   64ff0:	ldr	r0, [r1]
   64ff4:	cmp	r0, #1
   64ff8:	poplt	{r4, r5, r6, r7, fp, pc}
   64ffc:	ldr	r6, [r4, #4]
   65000:	mov	r7, #0
   65004:	ldr	r1, [r6], #20
   65008:	mov	r0, r5
   6500c:	bl	65024 <fputs@plt+0x53c70>
   65010:	add	r7, r7, #1
   65014:	ldr	r0, [r4]
   65018:	cmp	r7, r0
   6501c:	blt	65004 <fputs@plt+0x53c50>
   65020:	pop	{r4, r5, r6, r7, fp, pc}
   65024:	push	{fp, lr}
   65028:	mov	fp, sp
   6502c:	sub	sp, sp, #32
   65030:	vmov.i32	q8, #0	; 0x00000000
   65034:	mov	ip, #20
   65038:	mov	lr, sp
   6503c:	mov	r2, lr
   65040:	vst1.64	{d16-d17}, [r2], ip
   65044:	mov	r3, #0
   65048:	str	r3, [r2]
   6504c:	str	r3, [sp, #16]
   65050:	str	r0, [sp, #24]
   65054:	movw	r0, #2788	; 0xae4
   65058:	movt	r0, #7
   6505c:	str	r0, [sp, #4]
   65060:	movw	r0, #3468	; 0xd8c
   65064:	movt	r0, #7
   65068:	str	r0, [sp, #8]
   6506c:	mov	r0, lr
   65070:	bl	5a010 <fputs@plt+0x48c5c>
   65074:	mov	sp, fp
   65078:	pop	{fp, pc}
   6507c:	push	{r4, r5, fp, lr}
   65080:	add	fp, sp, #8
   65084:	sub	sp, sp, #16
   65088:	mov	r4, r0
   6508c:	ldrb	r0, [r0, #453]	; 0x1c5
   65090:	cmp	r0, #2
   65094:	bne	650d4 <fputs@plt+0x53d20>
   65098:	mov	r2, r1
   6509c:	ldr	r0, [r4]
   650a0:	ldr	r5, [r4, #8]
   650a4:	movw	r1, #27697	; 0x6c31
   650a8:	movt	r1, #8
   650ac:	bl	1a96c <fputs@plt+0x95b8>
   650b0:	ldr	r2, [r4, #468]	; 0x1d4
   650b4:	mvn	r1, #0
   650b8:	mov	r3, #0
   650bc:	str	r3, [sp]
   650c0:	stmib	sp, {r0, r1}
   650c4:	mov	r0, r5
   650c8:	mov	r1, #161	; 0xa1
   650cc:	mov	r3, #0
   650d0:	bl	560f8 <fputs@plt+0x44d44>
   650d4:	sub	sp, fp, #8
   650d8:	pop	{r4, r5, fp, pc}
   650dc:	push	{r4, r5, r6, r7, fp, lr}
   650e0:	add	fp, sp, #16
   650e4:	mov	r4, r0
   650e8:	mov	r5, #0
   650ec:	mov	r6, #0
   650f0:	b	65100 <fputs@plt+0x53d4c>
   650f4:	add	r6, r6, #20
   650f8:	cmp	r6, #200	; 0xc8
   650fc:	popeq	{r4, r5, r6, r7, fp, pc}
   65100:	add	r7, r4, r6
   65104:	ldr	r0, [r7, #136]	; 0x88
   65108:	cmp	r0, #0
   6510c:	beq	650f4 <fputs@plt+0x53d40>
   65110:	add	r1, r7, #124	; 0x7c
   65114:	mov	r0, r4
   65118:	bl	5ae78 <fputs@plt+0x49ac4>
   6511c:	str	r5, [r7, #136]	; 0x88
   65120:	b	650f4 <fputs@plt+0x53d40>
   65124:	push	{r4, r5, fp, lr}
   65128:	add	fp, sp, #8
   6512c:	sub	sp, sp, #8
   65130:	mov	r4, r0
   65134:	mov	r0, #0
   65138:	str	r0, [sp, #4]
   6513c:	ldr	r5, [fp, #8]
   65140:	str	r5, [sp]
   65144:	mov	r0, r4
   65148:	bl	57930 <fputs@plt+0x4657c>
   6514c:	cmp	r0, r5
   65150:	subeq	sp, fp, #8
   65154:	popeq	{r4, r5, fp, pc}
   65158:	mov	r2, r0
   6515c:	ldr	r0, [r4, #8]
   65160:	mov	r1, #31
   65164:	mov	r3, r5
   65168:	sub	sp, fp, #8
   6516c:	pop	{r4, r5, fp, lr}
   65170:	b	56a58 <fputs@plt+0x456a4>
   65174:	ldrb	r0, [r0, #39]	; 0x27
   65178:	bx	lr
   6517c:	push	{r4, r5, r6, sl, fp, lr}
   65180:	add	fp, sp, #16
   65184:	sub	sp, sp, #8
   65188:	mov	r4, r3
   6518c:	mov	r3, r2
   65190:	mov	r5, r1
   65194:	mov	r6, r0
   65198:	ldr	r0, [r0, #8]
   6519c:	str	r4, [sp]
   651a0:	mov	r1, #29
   651a4:	mov	r2, r5
   651a8:	bl	4644c <fputs@plt+0x35098>
   651ac:	mov	r0, r6
   651b0:	mov	r1, r5
   651b4:	mov	r2, r4
   651b8:	sub	sp, fp, #16
   651bc:	pop	{r4, r5, r6, sl, fp, lr}
   651c0:	b	58048 <fputs@plt+0x46c94>
   651c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   651c8:	add	fp, sp, #28
   651cc:	sub	sp, sp, #36	; 0x24
   651d0:	mov	r8, r1
   651d4:	mov	r5, r0
   651d8:	ldr	r4, [r0, #8]
   651dc:	mov	r0, #1
   651e0:	strb	r0, [r1]
   651e4:	ldr	r0, [r1, #44]	; 0x2c
   651e8:	cmp	r0, #1
   651ec:	str	r4, [sp, #16]
   651f0:	blt	653f0 <fputs@plt+0x5403c>
   651f4:	ldr	r9, [r8, #40]	; 0x28
   651f8:	mov	r1, #0
   651fc:	mov	r6, #0
   65200:	str	r8, [sp, #20]
   65204:	str	r6, [sp, #28]
   65208:	str	r1, [sp, #32]
   6520c:	ldr	r0, [r9]
   65210:	ldr	r8, [r0, #20]
   65214:	cmp	r8, #0
   65218:	mov	r7, #0
   6521c:	mov	sl, #0
   65220:	beq	65254 <fputs@plt+0x53ea0>
   65224:	ldr	r7, [r8]
   65228:	mov	r0, r5
   6522c:	mov	r1, r7
   65230:	bl	58308 <fputs@plt+0x46f54>
   65234:	mov	sl, r0
   65238:	mov	r0, #1
   6523c:	str	r0, [sp]
   65240:	mov	r0, r5
   65244:	mov	r1, r8
   65248:	mov	r2, sl
   6524c:	mov	r3, #0
   65250:	bl	58348 <fputs@plt+0x46f94>
   65254:	ldr	r0, [r9, #12]
   65258:	cmp	r0, #0
   6525c:	blt	65288 <fputs@plt+0x53ed4>
   65260:	mov	r0, r4
   65264:	bl	57ff0 <fputs@plt+0x46c3c>
   65268:	mov	r2, r0
   6526c:	ldr	r1, [r9, #12]
   65270:	str	sl, [sp]
   65274:	mov	r0, r5
   65278:	str	r2, [sp, #24]
   6527c:	mov	r3, #1
   65280:	bl	706d8 <fputs@plt+0x5f324>
   65284:	b	65290 <fputs@plt+0x53edc>
   65288:	mov	r0, #0
   6528c:	str	r0, [sp, #24]
   65290:	ldr	r0, [r9, #4]
   65294:	ldrb	r0, [r0, #2]
   65298:	tst	r0, #32
   6529c:	bne	652ac <fputs@plt+0x53ef8>
   652a0:	ldr	r8, [sp, #20]
   652a4:	ldr	r6, [sp, #28]
   652a8:	b	65348 <fputs@plt+0x53f94>
   652ac:	cmp	r7, #1
   652b0:	blt	652e8 <fputs@plt+0x53f34>
   652b4:	ldr	r4, [r8, #4]
   652b8:	mov	r6, #1
   652bc:	ldr	r1, [r4], #20
   652c0:	mov	r0, r5
   652c4:	bl	58148 <fputs@plt+0x46d94>
   652c8:	cmp	r6, r7
   652cc:	bge	652dc <fputs@plt+0x53f28>
   652d0:	add	r6, r6, #1
   652d4:	cmp	r0, #0
   652d8:	beq	652bc <fputs@plt+0x53f08>
   652dc:	cmp	r0, #0
   652e0:	ldr	r4, [sp, #16]
   652e4:	bne	652f0 <fputs@plt+0x53f3c>
   652e8:	ldr	r0, [r5]
   652ec:	ldr	r0, [r0, #8]
   652f0:	ldr	r6, [sp, #28]
   652f4:	cmp	r6, #0
   652f8:	ldr	r8, [sp, #20]
   652fc:	bne	65320 <fputs@plt+0x53f6c>
   65300:	ldr	r1, [r8, #36]	; 0x24
   65304:	cmp	r1, #0
   65308:	beq	6531c <fputs@plt+0x53f68>
   6530c:	ldr	r1, [r5, #76]	; 0x4c
   65310:	add	r6, r1, #1
   65314:	str	r6, [r5, #76]	; 0x4c
   65318:	b	65320 <fputs@plt+0x53f6c>
   6531c:	mov	r6, #0
   65320:	mov	r1, #0
   65324:	str	r1, [sp]
   65328:	str	r0, [sp, #4]
   6532c:	mvn	r0, #3
   65330:	str	r0, [sp, #8]
   65334:	mov	r0, r4
   65338:	mov	r1, #34	; 0x22
   6533c:	mov	r2, r6
   65340:	mov	r3, #0
   65344:	bl	560f8 <fputs@plt+0x44d44>
   65348:	ldmib	r9, {r0, r1}
   6534c:	str	r1, [sp]
   65350:	str	r0, [sp, #4]
   65354:	mvn	r0, #4
   65358:	str	r0, [sp, #8]
   6535c:	mov	r0, r4
   65360:	mov	r1, #143	; 0x8f
   65364:	mov	r2, #0
   65368:	mov	r3, sl
   6536c:	bl	560f8 <fputs@plt+0x44d44>
   65370:	uxtb	r1, r7
   65374:	mov	r0, r4
   65378:	bl	1aaa0 <fputs@plt+0x96ec>
   6537c:	mov	r0, r5
   65380:	mov	r1, sl
   65384:	mov	r2, r7
   65388:	bl	57e3c <fputs@plt+0x46a88>
   6538c:	mov	r0, r5
   65390:	mov	r1, sl
   65394:	mov	r2, r7
   65398:	bl	58648 <fputs@plt+0x47294>
   6539c:	ldr	r1, [sp, #24]
   653a0:	cmp	r1, #0
   653a4:	beq	653b8 <fputs@plt+0x54004>
   653a8:	mov	r0, r4
   653ac:	bl	58114 <fputs@plt+0x46d60>
   653b0:	mov	r0, r5
   653b4:	bl	650dc <fputs@plt+0x53d28>
   653b8:	add	r9, r9, #16
   653bc:	ldr	r1, [sp, #32]
   653c0:	add	r1, r1, #1
   653c4:	ldr	r0, [r8, #44]	; 0x2c
   653c8:	cmp	r1, r0
   653cc:	blt	65204 <fputs@plt+0x53e50>
   653d0:	cmp	r6, #0
   653d4:	beq	653f0 <fputs@plt+0x5403c>
   653d8:	mov	r0, r4
   653dc:	mov	r1, #45	; 0x2d
   653e0:	mov	r2, r6
   653e4:	bl	57fcc <fputs@plt+0x46c18>
   653e8:	mov	r4, r0
   653ec:	b	653f4 <fputs@plt+0x54040>
   653f0:	mov	r4, #0
   653f4:	mov	r0, r5
   653f8:	bl	650dc <fputs@plt+0x53d28>
   653fc:	ldr	r0, [r8, #36]	; 0x24
   65400:	cmp	r0, #1
   65404:	blt	65438 <fputs@plt+0x54084>
   65408:	ldr	r0, [r8, #28]
   6540c:	add	r6, r0, #16
   65410:	mov	r7, #0
   65414:	ldr	r2, [r6]
   65418:	ldr	r1, [r6, #4]
   6541c:	mov	r0, r5
   65420:	bl	5626c <fputs@plt+0x44eb8>
   65424:	add	r6, r6, #24
   65428:	add	r7, r7, #1
   6542c:	ldr	r0, [r8, #36]	; 0x24
   65430:	cmp	r7, r0
   65434:	blt	65414 <fputs@plt+0x54060>
   65438:	mov	r0, #0
   6543c:	strb	r0, [r8]
   65440:	mov	r0, r5
   65444:	bl	650dc <fputs@plt+0x53d28>
   65448:	cmp	r4, #0
   6544c:	subeq	sp, fp, #28
   65450:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65454:	ldr	r0, [sp, #16]
   65458:	mov	r1, r4
   6545c:	sub	sp, fp, #28
   65460:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65464:	b	560e4 <fputs@plt+0x44d30>
   65468:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6546c:	add	fp, sp, #24
   65470:	sub	sp, sp, #16
   65474:	mov	r4, r1
   65478:	ldr	r1, [r1, #44]	; 0x2c
   6547c:	cmp	r1, #1
   65480:	blt	654dc <fputs@plt+0x54128>
   65484:	ldr	r5, [r0, #8]
   65488:	ldr	r6, [r4, #40]	; 0x28
   6548c:	mov	r8, #0
   65490:	mvn	r9, #4
   65494:	mov	r7, #0
   65498:	mov	r0, r6
   6549c:	ldr	r1, [r0, r7, lsl #4]!
   654a0:	ldr	r2, [r0, #8]
   654a4:	ldr	r1, [r1, #20]
   654a8:	cmp	r1, #0
   654ac:	mov	r3, #0
   654b0:	ldrne	r3, [r1]
   654b4:	ldr	r0, [r0, #4]
   654b8:	str	r8, [sp]
   654bc:	stmib	sp, {r0, r9}
   654c0:	mov	r0, r5
   654c4:	mov	r1, #145	; 0x91
   654c8:	bl	560f8 <fputs@plt+0x44d44>
   654cc:	add	r7, r7, #1
   654d0:	ldr	r0, [r4, #44]	; 0x2c
   654d4:	cmp	r7, r0
   654d8:	blt	65498 <fputs@plt+0x540e4>
   654dc:	sub	sp, fp, #24
   654e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   654e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   654e8:	add	fp, sp, #28
   654ec:	sub	sp, sp, #12
   654f0:	mov	r4, r1
   654f4:	mov	r5, r0
   654f8:	ldr	r0, [r1, #32]
   654fc:	ldr	r1, [r1, #44]	; 0x2c
   65500:	cmn	r1, r0
   65504:	beq	655cc <fputs@plt+0x54218>
   65508:	ldr	r6, [r5, #8]
   6550c:	ldr	r3, [r4, #16]
   65510:	ldr	r0, [r4, #20]
   65514:	str	r0, [sp]
   65518:	mov	r0, r6
   6551c:	mov	r1, #25
   65520:	mov	r2, #0
   65524:	bl	4644c <fputs@plt+0x35098>
   65528:	ldr	r0, [r4, #44]	; 0x2c
   6552c:	cmp	r0, #1
   65530:	blt	655cc <fputs@plt+0x54218>
   65534:	ldr	r7, [r4, #40]	; 0x28
   65538:	mvn	sl, #0
   6553c:	mov	r8, #0
   65540:	add	r9, r7, r8, lsl #4
   65544:	ldr	r0, [r9, #12]
   65548:	cmp	r0, #0
   6554c:	blt	655bc <fputs@plt+0x54208>
   65550:	ldr	r0, [r7, r8, lsl #4]
   65554:	ldr	r1, [r0, #20]
   65558:	cmp	r1, #0
   6555c:	beq	655a8 <fputs@plt+0x541f4>
   65560:	ldr	r0, [r1]
   65564:	cmp	r0, #1
   65568:	bne	655a8 <fputs@plt+0x541f4>
   6556c:	mov	r0, r5
   65570:	mov	r2, #0
   65574:	mov	r3, #0
   65578:	bl	636ac <fputs@plt+0x522f8>
   6557c:	ldr	r2, [r9, #12]
   65580:	mov	r1, #0
   65584:	str	r1, [sp]
   65588:	str	r0, [sp, #4]
   6558c:	mvn	r0, #5
   65590:	str	r0, [sp, #8]
   65594:	mov	r0, r6
   65598:	mov	r1, #57	; 0x39
   6559c:	mov	r3, #0
   655a0:	bl	560f8 <fputs@plt+0x44d44>
   655a4:	b	655bc <fputs@plt+0x54208>
   655a8:	mov	r0, r5
   655ac:	movw	r1, #27720	; 0x6c48
   655b0:	movt	r1, #8
   655b4:	bl	1a8e8 <fputs@plt+0x9534>
   655b8:	str	sl, [r9, #12]
   655bc:	ldr	r0, [r4, #44]	; 0x2c
   655c0:	add	r8, r8, #1
   655c4:	cmp	r8, r0
   655c8:	blt	65540 <fputs@plt+0x5418c>
   655cc:	sub	sp, fp, #28
   655d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   655d4:	mov	r2, r0
   655d8:	ldr	r3, [r0, #32]
   655dc:	mov	r0, #0
   655e0:	cmp	r3, #0
   655e4:	bne	65610 <fputs@plt+0x5425c>
   655e8:	ldr	ip, [r2]
   655ec:	ldr	r3, [ip]
   655f0:	cmp	r3, #1
   655f4:	bne	65610 <fputs@plt+0x5425c>
   655f8:	ldr	r2, [r2, #28]
   655fc:	ldr	r3, [r2]
   65600:	cmp	r3, #1
   65604:	ldreq	r3, [r2, #28]
   65608:	cmpeq	r3, #0
   6560c:	beq	65614 <fputs@plt+0x54260>
   65610:	bx	lr
   65614:	ldr	r2, [r2, #24]
   65618:	ldrb	r3, [r2, #42]	; 0x2a
   6561c:	tst	r3, #16
   65620:	bne	65610 <fputs@plt+0x5425c>
   65624:	ldr	r3, [ip, #4]
   65628:	ldr	ip, [r3]
   6562c:	ldrb	r3, [ip]
   65630:	cmp	r3, #153	; 0x99
   65634:	bne	65610 <fputs@plt+0x5425c>
   65638:	ldr	r3, [r1, #44]	; 0x2c
   6563c:	cmp	r3, #0
   65640:	beq	65610 <fputs@plt+0x5425c>
   65644:	ldr	r1, [r1, #40]	; 0x28
   65648:	ldr	r1, [r1, #4]
   6564c:	ldrb	r1, [r1, #3]
   65650:	tst	r1, #1
   65654:	bxeq	lr
   65658:	ldrb	r0, [ip, #4]
   6565c:	tst	r0, #16
   65660:	movne	r2, #0
   65664:	mov	r0, r2
   65668:	bx	lr
   6566c:	push	{r4, sl, fp, lr}
   65670:	add	fp, sp, #8
   65674:	sub	sp, sp, #16
   65678:	mov	r4, r0
   6567c:	ldrb	r0, [r0, #453]	; 0x1c5
   65680:	cmp	r0, #2
   65684:	bne	65724 <fputs@plt+0x54370>
   65688:	mov	r3, r2
   6568c:	cmp	r2, #0
   65690:	beq	656ac <fputs@plt+0x542f8>
   65694:	ldrb	r0, [r1, #42]	; 0x2a
   65698:	tst	r0, #32
   6569c:	bne	656b8 <fputs@plt+0x54304>
   656a0:	ldr	r2, [r1]
   656a4:	ldr	r0, [r4]
   656a8:	b	656e0 <fputs@plt+0x5432c>
   656ac:	ldr	r2, [r1]
   656b0:	ldr	r0, [r4]
   656b4:	b	656d0 <fputs@plt+0x5431c>
   656b8:	ldr	r2, [r1]
   656bc:	ldr	r0, [r4]
   656c0:	ldrb	r1, [r3, #55]	; 0x37
   656c4:	and	r1, r1, #3
   656c8:	cmp	r1, #2
   656cc:	bne	656e0 <fputs@plt+0x5432c>
   656d0:	movw	r3, #58763	; 0xe58b
   656d4:	movt	r3, #7
   656d8:	mov	r1, r3
   656dc:	b	656ec <fputs@plt+0x54338>
   656e0:	ldr	r1, [r3]
   656e4:	movw	r3, #27789	; 0x6c8d
   656e8:	movt	r3, #8
   656ec:	str	r1, [sp]
   656f0:	movw	r1, #27771	; 0x6c7b
   656f4:	movt	r1, #8
   656f8:	bl	1a96c <fputs@plt+0x95b8>
   656fc:	ldr	r1, [r4, #8]
   65700:	ldr	r2, [r4, #468]	; 0x1d4
   65704:	mvn	r3, #0
   65708:	mov	r4, #0
   6570c:	str	r4, [sp]
   65710:	stmib	sp, {r0, r3}
   65714:	mov	r0, r1
   65718:	mov	r1, #161	; 0xa1
   6571c:	mov	r3, #0
   65720:	bl	560f8 <fputs@plt+0x44d44>
   65724:	sub	sp, fp, #8
   65728:	pop	{r4, sl, fp, pc}
   6572c:	push	{r4, r5, r6, r7, fp, lr}
   65730:	add	fp, sp, #16
   65734:	mov	r5, r1
   65738:	mov	r4, #0
   6573c:	str	r4, [r1]
   65740:	ldr	r1, [r0, #44]	; 0x2c
   65744:	cmp	r1, #1
   65748:	bne	657b8 <fputs@plt+0x54404>
   6574c:	ldr	r0, [r0, #40]	; 0x28
   65750:	ldr	r0, [r0]
   65754:	ldr	r7, [r0, #20]
   65758:	cmp	r7, #0
   6575c:	beq	657b8 <fputs@plt+0x54404>
   65760:	ldr	r1, [r7]
   65764:	cmp	r1, #1
   65768:	bne	657b8 <fputs@plt+0x54404>
   6576c:	ldr	r1, [r7, #4]
   65770:	ldr	r1, [r1]
   65774:	ldrb	r1, [r1]
   65778:	cmp	r1, #154	; 0x9a
   6577c:	bne	657b8 <fputs@plt+0x54404>
   65780:	ldr	r6, [r0, #8]
   65784:	movw	r1, #27812	; 0x6ca4
   65788:	movt	r1, #8
   6578c:	mov	r0, r6
   65790:	bl	15b10 <fputs@plt+0x475c>
   65794:	cmp	r0, #0
   65798:	beq	657c0 <fputs@plt+0x5440c>
   6579c:	movw	r1, #27816	; 0x6ca8
   657a0:	movt	r1, #8
   657a4:	mov	r0, r6
   657a8:	bl	15b10 <fputs@plt+0x475c>
   657ac:	cmp	r0, #0
   657b0:	streq	r7, [r5]
   657b4:	moveq	r4, #2
   657b8:	mov	r0, r4
   657bc:	pop	{r4, r5, r6, r7, fp, pc}
   657c0:	str	r7, [r5]
   657c4:	mov	r4, #1
   657c8:	mov	r0, r4
   657cc:	pop	{r4, r5, r6, r7, fp, pc}
   657d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   657d4:	add	fp, sp, #28
   657d8:	sub	sp, sp, #68	; 0x44
   657dc:	mov	r8, r3
   657e0:	mov	sl, r2
   657e4:	str	r1, [sp, #32]
   657e8:	mov	r7, r0
   657ec:	ldr	r6, [r2, #24]
   657f0:	ldr	r5, [r0, #8]
   657f4:	mov	r0, r5
   657f8:	bl	57ff0 <fputs@plt+0x46c3c>
   657fc:	mov	r9, r0
   65800:	ldr	r0, [sl]
   65804:	str	r0, [sp, #36]	; 0x24
   65808:	ldr	r3, [sl, #16]
   6580c:	ldr	r4, [fp, #8]
   65810:	ldr	r0, [r4, #4]
   65814:	str	r0, [sp, #20]
   65818:	ldrb	r0, [r4]
   6581c:	str	r0, [fp, #-36]	; 0xffffffdc
   65820:	cmp	r3, #0
   65824:	beq	65850 <fputs@plt+0x5449c>
   65828:	ldr	r2, [sl, #12]
   6582c:	mov	r0, r5
   65830:	mov	r1, #14
   65834:	bl	56a58 <fputs@plt+0x456a4>
   65838:	mov	r0, r5
   6583c:	mov	r1, r6
   65840:	bl	562d8 <fputs@plt+0x44f24>
   65844:	ldr	r1, [sl, #16]
   65848:	mov	r0, r5
   6584c:	bl	58114 <fputs@plt+0x46d60>
   65850:	ldr	r0, [sl, #8]
   65854:	str	r0, [fp, #-32]	; 0xffffffe0
   65858:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6585c:	orr	r0, r0, #4
   65860:	cmp	r0, #13
   65864:	str	r8, [sp, #16]
   65868:	str	r4, [sp, #40]	; 0x28
   6586c:	bne	65884 <fputs@plt+0x544d0>
   65870:	ldr	r0, [r4, #8]
   65874:	str	r0, [fp, #-40]	; 0xffffffd8
   65878:	mov	r0, #0
   6587c:	str	r0, [sp, #44]	; 0x2c
   65880:	b	658a0 <fputs@plt+0x544ec>
   65884:	mov	r0, r7
   65888:	bl	58f08 <fputs@plt+0x47b54>
   6588c:	str	r0, [sp, #44]	; 0x2c
   65890:	mov	r0, r7
   65894:	bl	58f08 <fputs@plt+0x47b54>
   65898:	str	r0, [fp, #-40]	; 0xffffffd8
   6589c:	mov	r8, #1
   658a0:	ldr	r1, [sl, #4]
   658a4:	ldr	r0, [sp, #36]	; 0x24
   658a8:	ldr	r2, [r0]
   658ac:	ldrb	r0, [sl, #28]
   658b0:	tst	r0, #1
   658b4:	str	r9, [fp, #-44]	; 0xffffffd4
   658b8:	str	r7, [sp, #48]	; 0x30
   658bc:	str	r1, [sp, #28]
   658c0:	str	r2, [sp, #24]
   658c4:	bne	6590c <fputs@plt+0x54558>
   658c8:	mov	r0, r5
   658cc:	mov	r1, #107	; 0x6b
   658d0:	ldr	r4, [fp, #-32]	; 0xffffffe0
   658d4:	mov	r2, r4
   658d8:	mov	r3, r6
   658dc:	bl	56a58 <fputs@plt+0x456a4>
   658e0:	str	r0, [sp, #36]	; 0x24
   658e4:	ldr	r0, [sp, #32]
   658e8:	ldr	r1, [r0, #16]
   658ec:	mov	r0, r5
   658f0:	mov	r2, r9
   658f4:	mov	r9, r6
   658f8:	bl	67070 <fputs@plt+0x55cbc>
   658fc:	mov	r0, #1
   65900:	cmp	r8, #1
   65904:	bge	659d8 <fputs@plt+0x54624>
   65908:	b	65a14 <fputs@plt+0x54660>
   6590c:	str	r6, [sp, #12]
   65910:	mov	r0, r7
   65914:	sub	r7, r2, r1
   65918:	ldr	r4, [r0, #72]	; 0x48
   6591c:	ldr	r1, [r0, #76]	; 0x4c
   65920:	add	r6, r1, #1
   65924:	add	r1, r4, #1
   65928:	str	r1, [r0, #72]	; 0x48
   6592c:	str	r6, [r0, #76]	; 0x4c
   65930:	ldr	r1, [sl, #16]
   65934:	cmp	r1, #0
   65938:	beq	65948 <fputs@plt+0x54594>
   6593c:	bl	5aeec <fputs@plt+0x49b38>
   65940:	mov	r9, r0
   65944:	b	6594c <fputs@plt+0x54598>
   65948:	mov	r9, #0
   6594c:	add	r0, r8, r7
   65950:	add	r0, r0, #1
   65954:	str	r0, [sp]
   65958:	mov	r0, r5
   6595c:	mov	r1, #60	; 0x3c
   65960:	mov	r2, r4
   65964:	mov	r3, r6
   65968:	bl	4644c <fputs@plt+0x35098>
   6596c:	cmp	r9, #0
   65970:	beq	65980 <fputs@plt+0x545cc>
   65974:	mov	r0, r5
   65978:	mov	r1, r9
   6597c:	bl	560e4 <fputs@plt+0x44d30>
   65980:	mov	r0, r5
   65984:	mov	r1, #106	; 0x6a
   65988:	ldr	r7, [fp, #-32]	; 0xffffffe0
   6598c:	mov	r2, r7
   65990:	ldr	r9, [sp, #12]
   65994:	mov	r3, r9
   65998:	bl	56a58 <fputs@plt+0x456a4>
   6599c:	str	r0, [sp, #36]	; 0x24
   659a0:	ldr	r0, [sp, #32]
   659a4:	ldr	r1, [r0, #16]
   659a8:	mov	r0, r5
   659ac:	ldr	r2, [fp, #-44]	; 0xffffffd4
   659b0:	bl	67070 <fputs@plt+0x55cbc>
   659b4:	str	r4, [sp]
   659b8:	mov	r0, r5
   659bc:	mov	r1, #100	; 0x64
   659c0:	mov	r2, r7
   659c4:	mov	r3, r6
   659c8:	bl	4644c <fputs@plt+0x35098>
   659cc:	mov	r0, #0
   659d0:	cmp	r8, #1
   659d4:	blt	65a14 <fputs@plt+0x54660>
   659d8:	ldr	r1, [sp, #24]
   659dc:	add	r0, r0, r1
   659e0:	ldr	r1, [sp, #28]
   659e4:	sub	r7, r0, r1
   659e8:	ldr	r6, [fp, #-40]	; 0xffffffd8
   659ec:	str	r6, [sp]
   659f0:	mov	r0, r5
   659f4:	mov	r1, #47	; 0x2f
   659f8:	mov	r2, r4
   659fc:	mov	r3, r7
   65a00:	bl	4644c <fputs@plt+0x35098>
   65a04:	add	r6, r6, #1
   65a08:	subs	r8, r8, #1
   65a0c:	add	r7, r7, #1
   65a10:	bne	659ec <fputs@plt+0x54638>
   65a14:	ldr	r0, [fp, #-36]	; 0xffffffdc
   65a18:	sub	r0, r0, #9
   65a1c:	cmp	r0, #3
   65a20:	bhi	65a74 <fputs@plt+0x546c0>
   65a24:	add	r1, pc, #12
   65a28:	ldr	r4, [sp, #48]	; 0x30
   65a2c:	ldr	r7, [sp, #44]	; 0x2c
   65a30:	ldr	r6, [sp, #40]	; 0x28
   65a34:	ldr	pc, [r1, r0, lsl #2]
   65a38:	andeq	r5, r6, r8, asr #20
   65a3c:	andeq	r5, r6, r0, lsr #21
   65a40:			; <UNDEFINED> instruction: 0x00065ab8
   65a44:	andeq	r5, r6, ip, lsl #22
   65a48:	ldr	r2, [r6, #8]
   65a4c:	mov	r0, r5
   65a50:	mov	r1, #33	; 0x21
   65a54:	ldr	r8, [sp, #16]
   65a58:	mov	r3, r8
   65a5c:	bl	56a58 <fputs@plt+0x456a4>
   65a60:	ldr	r1, [r6, #8]
   65a64:	mov	r0, r4
   65a68:	mov	r2, r8
   65a6c:	bl	57e3c <fputs@plt+0x46a88>
   65a70:	b	65b48 <fputs@plt+0x54794>
   65a74:	ldr	r0, [sp, #40]	; 0x28
   65a78:	ldr	r2, [r0, #4]
   65a7c:	mov	r0, r5
   65a80:	mov	r1, #18
   65a84:	bl	57fcc <fputs@plt+0x46c18>
   65a88:	ldr	r6, [fp, #-44]	; 0xffffffd4
   65a8c:	ldr	r4, [sp, #48]	; 0x30
   65a90:	ldr	r7, [sp, #44]	; 0x2c
   65a94:	cmp	r7, #0
   65a98:	bne	65b54 <fputs@plt+0x547a0>
   65a9c:	b	65b6c <fputs@plt+0x547b8>
   65aa0:	mov	r0, r4
   65aa4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   65aa8:	ldr	r2, [sp, #20]
   65aac:	mov	r3, #1
   65ab0:	bl	6517c <fputs@plt+0x53dc8>
   65ab4:	b	65b48 <fputs@plt+0x54794>
   65ab8:	mov	r0, #1
   65abc:	add	r1, r6, #1
   65ac0:	str	r7, [sp]
   65ac4:	str	r1, [sp, #4]
   65ac8:	str	r0, [sp, #8]
   65acc:	mov	r0, r5
   65ad0:	mov	r1, #49	; 0x31
   65ad4:	ldr	r6, [fp, #-40]	; 0xffffffd8
   65ad8:	mov	r2, r6
   65adc:	mov	r3, #1
   65ae0:	bl	560f8 <fputs@plt+0x44d44>
   65ae4:	mov	r0, r4
   65ae8:	mov	r1, r6
   65aec:	mov	r2, #1
   65af0:	bl	57e3c <fputs@plt+0x46a88>
   65af4:	mov	r0, r5
   65af8:	mov	r1, #110	; 0x6e
   65afc:	ldr	r2, [sp, #20]
   65b00:	mov	r3, r7
   65b04:	bl	56a58 <fputs@plt+0x456a4>
   65b08:	b	65b48 <fputs@plt+0x54794>
   65b0c:	mov	r0, r5
   65b10:	mov	r1, #74	; 0x4a
   65b14:	ldr	r6, [sp, #20]
   65b18:	mov	r2, r6
   65b1c:	mov	r3, r7
   65b20:	bl	56a58 <fputs@plt+0x456a4>
   65b24:	str	r7, [sp]
   65b28:	mov	r0, r5
   65b2c:	mov	r1, #75	; 0x4b
   65b30:	mov	r2, r6
   65b34:	ldr	r3, [fp, #-40]	; 0xffffffd8
   65b38:	bl	4644c <fputs@plt+0x35098>
   65b3c:	mov	r0, r5
   65b40:	mov	r1, #8
   65b44:	bl	1aaa0 <fputs@plt+0x96ec>
   65b48:	ldr	r6, [fp, #-44]	; 0xffffffd4
   65b4c:	cmp	r7, #0
   65b50:	beq	65b6c <fputs@plt+0x547b8>
   65b54:	mov	r0, r4
   65b58:	ldr	r1, [fp, #-40]	; 0xffffffd8
   65b5c:	bl	58f44 <fputs@plt+0x47b90>
   65b60:	mov	r0, r4
   65b64:	mov	r1, r7
   65b68:	bl	58f44 <fputs@plt+0x47b90>
   65b6c:	ldr	r0, [sp, #36]	; 0x24
   65b70:	add	r4, r0, #1
   65b74:	mov	r0, r5
   65b78:	mov	r1, r6
   65b7c:	bl	58114 <fputs@plt+0x46d60>
   65b80:	ldrb	r0, [sl, #28]
   65b84:	tst	r0, #1
   65b88:	mov	r0, r5
   65b8c:	moveq	r1, #7
   65b90:	movne	r1, #3
   65b94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   65b98:	mov	r3, r4
   65b9c:	bl	56a58 <fputs@plt+0x456a4>
   65ba0:	ldr	r2, [sl, #12]
   65ba4:	cmp	r2, #0
   65ba8:	beq	65bb8 <fputs@plt+0x54804>
   65bac:	mov	r0, r5
   65bb0:	mov	r1, #15
   65bb4:	bl	57fcc <fputs@plt+0x46c18>
   65bb8:	mov	r0, r5
   65bbc:	mov	r1, r9
   65bc0:	sub	sp, fp, #28
   65bc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65bc8:	b	58114 <fputs@plt+0x46d60>
   65bcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65bd0:	add	fp, sp, #28
   65bd4:	sub	sp, sp, #20
   65bd8:	mov	sl, r0
   65bdc:	ldrb	r0, [r0, #453]	; 0x1c5
   65be0:	cmp	r0, #0
   65be4:	bne	65c04 <fputs@plt+0x54850>
   65be8:	ldrb	r0, [sl, #16]
   65bec:	cmp	r0, #0
   65bf0:	bne	65c04 <fputs@plt+0x54850>
   65bf4:	ldr	r8, [sl]
   65bf8:	ldrb	r0, [r8, #69]	; 0x45
   65bfc:	cmp	r0, #0
   65c00:	beq	65c0c <fputs@plt+0x54858>
   65c04:	sub	sp, fp, #28
   65c08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65c0c:	mov	r4, r2
   65c10:	mov	r5, r1
   65c14:	ldr	r9, [sl, #8]
   65c18:	mov	r0, #1
   65c1c:	strb	r0, [sl, #16]
   65c20:	ldr	r7, [r8, #24]
   65c24:	ldr	r1, [r2]
   65c28:	mov	r0, r9
   65c2c:	bl	47354 <fputs@plt+0x35fa0>
   65c30:	ldr	r0, [r4]
   65c34:	cmp	r0, #1
   65c38:	blt	65da0 <fputs@plt+0x549ec>
   65c3c:	and	r0, r7, #4
   65c40:	str	r0, [sp, #12]
   65c44:	add	r0, r5, #52	; 0x34
   65c48:	str	r0, [sp, #8]
   65c4c:	and	r0, r7, #68	; 0x44
   65c50:	str	r0, [sp, #16]
   65c54:	mov	r7, #0
   65c58:	mvn	r6, #0
   65c5c:	ldr	r0, [r4, #4]
   65c60:	add	r1, r7, r7, lsl #2
   65c64:	ldr	r2, [r0, r1, lsl #2]
   65c68:	cmp	r2, #0
   65c6c:	beq	65d90 <fputs@plt+0x549dc>
   65c70:	add	r0, r0, r1, lsl #2
   65c74:	ldr	r3, [r0, #4]
   65c78:	cmp	r3, #0
   65c7c:	beq	65c88 <fputs@plt+0x548d4>
   65c80:	str	r6, [sp]
   65c84:	b	65d80 <fputs@plt+0x549cc>
   65c88:	ldrb	r1, [r2]
   65c8c:	orr	r1, r1, #2
   65c90:	cmp	r1, #154	; 0x9a
   65c94:	bne	65cd8 <fputs@plt+0x54924>
   65c98:	ldrsh	ip, [r2, #32]
   65c9c:	ldr	r1, [r5]
   65ca0:	cmp	r1, #1
   65ca4:	blt	65cfc <fputs@plt+0x54948>
   65ca8:	ldr	r3, [r2, #28]
   65cac:	mov	r2, #0
   65cb0:	ldr	r1, [sp, #8]
   65cb4:	ldr	r6, [r1]
   65cb8:	cmp	r6, r3
   65cbc:	beq	65d00 <fputs@plt+0x5494c>
   65cc0:	add	r1, r1, #72	; 0x48
   65cc4:	add	r2, r2, #1
   65cc8:	ldr	r6, [r5]
   65ccc:	cmp	r2, r6
   65cd0:	blt	65cb4 <fputs@plt+0x54900>
   65cd4:	b	65d00 <fputs@plt+0x5494c>
   65cd8:	ldr	r1, [r0, #8]
   65cdc:	cmp	r1, #0
   65ce0:	bne	65d68 <fputs@plt+0x549b4>
   65ce4:	add	r2, r7, #1
   65ce8:	mov	r0, r8
   65cec:	movw	r1, #27820	; 0x6cac
   65cf0:	movt	r1, #8
   65cf4:	bl	1a96c <fputs@plt+0x95b8>
   65cf8:	b	65d70 <fputs@plt+0x549bc>
   65cfc:	mov	r2, #0
   65d00:	add	r1, r2, r2, lsl #3
   65d04:	add	r1, r5, r1, lsl #3
   65d08:	ldr	r2, [r1, #24]
   65d0c:	cmn	ip, #1
   65d10:	bgt	65d28 <fputs@plt+0x54974>
   65d14:	ldrsh	ip, [r2, #32]
   65d18:	cmp	ip, #0
   65d1c:	movw	r3, #20152	; 0x4eb8
   65d20:	movt	r3, #8
   65d24:	blt	65d30 <fputs@plt+0x5497c>
   65d28:	ldr	r1, [r2, #4]
   65d2c:	ldr	r3, [r1, ip, lsl #4]
   65d30:	ldr	r1, [sp, #16]
   65d34:	cmp	r1, #0
   65d38:	mvn	r6, #0
   65d3c:	beq	65d64 <fputs@plt+0x549b0>
   65d40:	ldr	r0, [sp, #12]
   65d44:	cmp	r0, #0
   65d48:	beq	65c80 <fputs@plt+0x548cc>
   65d4c:	ldr	r2, [r2]
   65d50:	mov	r0, r8
   65d54:	movw	r1, #17205	; 0x4335
   65d58:	movt	r1, #8
   65d5c:	bl	1a96c <fputs@plt+0x95b8>
   65d60:	b	65d70 <fputs@plt+0x549bc>
   65d64:	ldr	r1, [r0, #8]
   65d68:	mov	r0, r8
   65d6c:	bl	1945c <fputs@plt+0x80a8>
   65d70:	mov	r3, r0
   65d74:	movw	r0, #16856	; 0x41d8
   65d78:	movt	r0, #1
   65d7c:	str	r0, [sp]
   65d80:	mov	r0, r9
   65d84:	mov	r1, r7
   65d88:	mov	r2, #0
   65d8c:	bl	473dc <fputs@plt+0x36028>
   65d90:	ldr	r0, [r4]
   65d94:	add	r7, r7, #1
   65d98:	cmp	r7, r0
   65d9c:	blt	65c5c <fputs@plt+0x548a8>
   65da0:	mov	r0, sl
   65da4:	mov	r1, r5
   65da8:	mov	r2, r4
   65dac:	sub	sp, fp, #28
   65db0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65db4:	b	70e94 <fputs@plt+0x5fae0>
   65db8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65dbc:	add	fp, sp, #28
   65dc0:	sub	sp, sp, #4
   65dc4:	mov	r4, r3
   65dc8:	mov	r9, r2
   65dcc:	mov	r7, r1
   65dd0:	mov	r8, r0
   65dd4:	ldrd	r0, [r1]
   65dd8:	add	r0, r0, r2
   65ddc:	cmp	r0, r1
   65de0:	bls	65e38 <fputs@plt+0x54a84>
   65de4:	add	r0, r0, r0, lsl #3
   65de8:	mov	r1, #8
   65dec:	add	r2, r1, r0, lsl #3
   65df0:	mov	r0, r8
   65df4:	mov	r1, r7
   65df8:	mov	r3, #0
   65dfc:	bl	20938 <fputs@plt+0xf584>
   65e00:	cmp	r0, #0
   65e04:	beq	65edc <fputs@plt+0x54b28>
   65e08:	mov	sl, r0
   65e0c:	mov	r0, r8
   65e10:	mov	r1, sl
   65e14:	bl	20534 <fputs@plt+0xf180>
   65e18:	sub	r0, r0, #80	; 0x50
   65e1c:	movw	r1, #36409	; 0x8e39
   65e20:	movt	r1, #14563	; 0x38e3
   65e24:	umull	r0, r1, r0, r1
   65e28:	mov	r0, #1
   65e2c:	add	r0, r0, r1, lsr #4
   65e30:	str	r0, [sl, #4]
   65e34:	b	65e3c <fputs@plt+0x54a88>
   65e38:	mov	sl, r7
   65e3c:	ldr	r6, [sl]
   65e40:	cmp	r6, r4
   65e44:	ble	65e88 <fputs@plt+0x54ad4>
   65e48:	add	r0, r6, r6, lsl #3
   65e4c:	add	r0, sl, r0, lsl #3
   65e50:	sub	r7, r0, #64	; 0x40
   65e54:	add	r0, r6, r9
   65e58:	add	r0, r0, r0, lsl #3
   65e5c:	add	r0, sl, r0, lsl #3
   65e60:	sub	r5, r0, #64	; 0x40
   65e64:	mov	r0, r5
   65e68:	mov	r1, r7
   65e6c:	mov	r2, #72	; 0x48
   65e70:	bl	1121c <memcpy@plt>
   65e74:	sub	r7, r7, #72	; 0x48
   65e78:	sub	r5, r5, #72	; 0x48
   65e7c:	sub	r6, r6, #1
   65e80:	cmp	r6, r4
   65e84:	bgt	65e64 <fputs@plt+0x54ab0>
   65e88:	ldr	r0, [sl]
   65e8c:	add	r0, r0, r9
   65e90:	add	r5, r4, r4, lsl #3
   65e94:	mov	r1, sl
   65e98:	str	r0, [r1], r5, lsl #3
   65e9c:	add	r0, r1, #8
   65ea0:	add	r1, r9, r9, lsl #3
   65ea4:	lsl	r2, r1, #3
   65ea8:	mov	r1, #0
   65eac:	bl	11174 <memset@plt>
   65eb0:	cmp	r9, #1
   65eb4:	blt	65ed8 <fputs@plt+0x54b24>
   65eb8:	add	r0, r4, r9
   65ebc:	add	r1, sl, r5, lsl #3
   65ec0:	add	r1, r1, #52	; 0x34
   65ec4:	mvn	r2, #0
   65ec8:	str	r2, [r1], #72	; 0x48
   65ecc:	add	r4, r4, #1
   65ed0:	cmp	r4, r0
   65ed4:	blt	65ec8 <fputs@plt+0x54b14>
   65ed8:	mov	r7, sl
   65edc:	mov	r0, r7
   65ee0:	sub	sp, fp, #28
   65ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65ee8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65eec:	add	fp, sp, #28
   65ef0:	sub	sp, sp, #4
   65ef4:	cmp	r1, #0
   65ef8:	beq	65ff0 <fputs@plt+0x54c3c>
   65efc:	mov	r4, r3
   65f00:	mov	r5, r2
   65f04:	mov	sl, r1
   65f08:	mov	r7, r0
   65f0c:	mov	r9, #1
   65f10:	ldr	r1, [sl]
   65f14:	mov	r0, r7
   65f18:	mov	r2, r5
   65f1c:	mov	r3, r4
   65f20:	bl	65ff8 <fputs@plt+0x54c44>
   65f24:	ldr	r1, [sl, #36]	; 0x24
   65f28:	mov	r0, r7
   65f2c:	mov	r2, r5
   65f30:	mov	r3, r4
   65f34:	bl	65ff8 <fputs@plt+0x54c44>
   65f38:	ldr	r1, [sl, #44]	; 0x2c
   65f3c:	mov	r0, r7
   65f40:	mov	r2, r5
   65f44:	mov	r3, r4
   65f48:	bl	65ff8 <fputs@plt+0x54c44>
   65f4c:	ldr	r1, [sl, #40]	; 0x28
   65f50:	mov	r0, r7
   65f54:	mov	r2, r5
   65f58:	mov	r3, r4
   65f5c:	bl	66064 <fputs@plt+0x54cb0>
   65f60:	str	r0, [sl, #40]	; 0x28
   65f64:	ldr	r1, [sl, #32]
   65f68:	mov	r0, r7
   65f6c:	mov	r2, r5
   65f70:	mov	r3, r4
   65f74:	bl	66064 <fputs@plt+0x54cb0>
   65f78:	str	r0, [sl, #32]
   65f7c:	ldr	r0, [sl, #28]
   65f80:	ldr	r1, [r0]
   65f84:	cmp	r1, #1
   65f88:	blt	65fdc <fputs@plt+0x54c28>
   65f8c:	add	r6, r0, #45	; 0x2d
   65f90:	add	r8, r1, #1
   65f94:	ldr	r1, [r6, #-17]	; 0xffffffef
   65f98:	str	r9, [sp]
   65f9c:	mov	r0, r7
   65fa0:	mov	r2, r5
   65fa4:	mov	r3, r4
   65fa8:	bl	65ee8 <fputs@plt+0x54b34>
   65fac:	ldrb	r0, [r6]
   65fb0:	tst	r0, #4
   65fb4:	beq	65fcc <fputs@plt+0x54c18>
   65fb8:	ldr	r1, [r6, #27]
   65fbc:	mov	r0, r7
   65fc0:	mov	r2, r5
   65fc4:	mov	r3, r4
   65fc8:	bl	65ff8 <fputs@plt+0x54c44>
   65fcc:	add	r6, r6, #72	; 0x48
   65fd0:	sub	r8, r8, #1
   65fd4:	cmp	r8, #1
   65fd8:	bgt	65f94 <fputs@plt+0x54be0>
   65fdc:	ldr	r0, [fp, #8]
   65fe0:	cmp	r0, #0
   65fe4:	ldrne	sl, [sl, #48]	; 0x30
   65fe8:	cmpne	sl, #0
   65fec:	bne	65f10 <fputs@plt+0x54b5c>
   65ff0:	sub	sp, fp, #28
   65ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65ff8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   65ffc:	add	fp, sp, #24
   66000:	cmp	r1, #0
   66004:	beq	66060 <fputs@plt+0x54cac>
   66008:	mov	r6, r1
   6600c:	mov	r7, r0
   66010:	ldr	r0, [r1]
   66014:	cmp	r0, #1
   66018:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   6601c:	mov	r8, r3
   66020:	mov	r9, r2
   66024:	mov	r4, #0
   66028:	mov	r5, #0
   6602c:	ldr	r0, [r6, #4]
   66030:	ldr	r1, [r0, r4]
   66034:	mov	r0, r7
   66038:	mov	r2, r9
   6603c:	mov	r3, r8
   66040:	bl	66064 <fputs@plt+0x54cb0>
   66044:	ldr	r1, [r6, #4]
   66048:	str	r0, [r1, r4]
   6604c:	add	r4, r4, #20
   66050:	add	r5, r5, #1
   66054:	ldr	r0, [r6]
   66058:	cmp	r5, r0
   6605c:	blt	6602c <fputs@plt+0x54c78>
   66060:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   66064:	push	{r4, r5, r6, r7, fp, lr}
   66068:	add	fp, sp, #16
   6606c:	sub	sp, sp, #8
   66070:	cmp	r1, #0
   66074:	beq	660f0 <fputs@plt+0x54d3c>
   66078:	mov	r6, r3
   6607c:	mov	r7, r2
   66080:	mov	r4, r1
   66084:	mov	r5, r0
   66088:	ldrb	r0, [r1]
   6608c:	cmp	r0, #152	; 0x98
   66090:	ldreq	r0, [r4, #28]
   66094:	cmpeq	r0, r7
   66098:	beq	66120 <fputs@plt+0x54d6c>
   6609c:	ldr	r1, [r4, #12]
   660a0:	mov	r0, r5
   660a4:	mov	r2, r7
   660a8:	mov	r3, r6
   660ac:	bl	66064 <fputs@plt+0x54cb0>
   660b0:	str	r0, [r4, #12]
   660b4:	ldr	r1, [r4, #16]
   660b8:	mov	r0, r5
   660bc:	mov	r2, r7
   660c0:	mov	r3, r6
   660c4:	bl	66064 <fputs@plt+0x54cb0>
   660c8:	str	r0, [r4, #16]
   660cc:	ldrb	r0, [r4, #5]
   660d0:	tst	r0, #8
   660d4:	bne	660f8 <fputs@plt+0x54d44>
   660d8:	ldr	r1, [r4, #20]
   660dc:	mov	r0, r5
   660e0:	mov	r2, r7
   660e4:	mov	r3, r6
   660e8:	bl	65ff8 <fputs@plt+0x54c44>
   660ec:	b	66114 <fputs@plt+0x54d60>
   660f0:	mov	r4, #0
   660f4:	b	66114 <fputs@plt+0x54d60>
   660f8:	ldr	r1, [r4, #20]
   660fc:	mov	r0, #1
   66100:	str	r0, [sp]
   66104:	mov	r0, r5
   66108:	mov	r2, r7
   6610c:	mov	r3, r6
   66110:	bl	65ee8 <fputs@plt+0x54b34>
   66114:	mov	r0, r4
   66118:	sub	sp, fp, #16
   6611c:	pop	{r4, r5, r6, r7, fp, pc}
   66120:	ldrsh	r0, [r4, #32]
   66124:	cmn	r0, #1
   66128:	ble	66160 <fputs@plt+0x54dac>
   6612c:	ldr	r1, [r6, #4]
   66130:	add	r0, r0, r0, lsl #2
   66134:	ldr	r1, [r1, r0, lsl #2]
   66138:	mov	r0, r5
   6613c:	mov	r2, #0
   66140:	bl	5a3c8 <fputs@plt+0x49014>
   66144:	mov	r6, r0
   66148:	mov	r0, r5
   6614c:	mov	r1, r4
   66150:	bl	43f70 <fputs@plt+0x32bbc>
   66154:	mov	r0, r6
   66158:	sub	sp, fp, #16
   6615c:	pop	{r4, r5, r6, r7, fp, pc}
   66160:	mov	r0, #101	; 0x65
   66164:	strb	r0, [r4]
   66168:	b	66114 <fputs@plt+0x54d60>
   6616c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   66170:	add	fp, sp, #24
   66174:	mov	r9, r2
   66178:	mov	r5, r0
   6617c:	mov	r7, #0
   66180:	mov	r6, r1
   66184:	add	r7, r7, #1
   66188:	ldr	r1, [r1, #48]	; 0x30
   6618c:	cmp	r1, #0
   66190:	bne	66180 <fputs@plt+0x54dcc>
   66194:	cmp	r6, #0
   66198:	beq	661d4 <fputs@plt+0x54e20>
   6619c:	mov	r8, #0
   661a0:	ldr	r4, [r6, #48]	; 0x30
   661a4:	str	r8, [r6, #48]	; 0x30
   661a8:	mov	r0, r5
   661ac:	mov	r1, r6
   661b0:	mov	r2, r9
   661b4:	bl	4c8d4 <fputs@plt+0x3b520>
   661b8:	str	r4, [r6, #48]	; 0x30
   661bc:	cmp	r0, #0
   661c0:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   661c4:	strh	r7, [r6, #6]
   661c8:	ldr	r6, [r6, #52]	; 0x34
   661cc:	cmp	r6, #0
   661d0:	bne	661a0 <fputs@plt+0x54dec>
   661d4:	mov	r0, #0
   661d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   661dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   661e0:	add	fp, sp, #28
   661e4:	sub	sp, sp, #92	; 0x5c
   661e8:	mov	sl, r2
   661ec:	mov	r4, r1
   661f0:	mov	r6, r0
   661f4:	ldr	r8, [r0, #8]
   661f8:	ldr	r0, [r1]
   661fc:	ldr	r7, [r1, #28]
   66200:	ldr	r1, [r1, #48]	; 0x30
   66204:	str	r1, [fp, #-52]	; 0xffffffcc
   66208:	ldr	r9, [r0]
   6620c:	mov	r5, #0
   66210:	str	r5, [sp]
   66214:	mov	r0, r6
   66218:	mov	r1, #33	; 0x21
   6621c:	mov	r2, #0
   66220:	mov	r3, #0
   66224:	bl	5bb94 <fputs@plt+0x4a7e0>
   66228:	cmp	r0, #0
   6622c:	beq	66238 <fputs@plt+0x54e84>
   66230:	sub	sp, fp, #28
   66234:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66238:	str	r9, [sp, #44]	; 0x2c
   6623c:	str	sl, [sp, #36]	; 0x24
   66240:	str	r8, [sp, #52]	; 0x34
   66244:	mov	r0, r8
   66248:	bl	57ff0 <fputs@plt+0x46c3c>
   6624c:	mov	r8, r0
   66250:	mov	r9, r6
   66254:	mov	r0, r6
   66258:	mov	r1, r4
   6625c:	mov	r2, r8
   66260:	bl	63748 <fputs@plt+0x52394>
   66264:	ldr	r0, [r4, #60]	; 0x3c
   66268:	str	r0, [sp, #60]	; 0x3c
   6626c:	str	r5, [r4, #60]	; 0x3c
   66270:	ldr	r3, [r4, #12]
   66274:	ldr	r0, [r4, #16]
   66278:	str	r0, [sp, #28]
   6627c:	ldr	r0, [r4, #44]	; 0x2c
   66280:	str	r0, [fp, #-56]	; 0xffffffc8
   66284:	ldr	r0, [r4, #56]	; 0x38
   66288:	str	r0, [sp, #56]	; 0x38
   6628c:	str	r5, [r4, #56]	; 0x38
   66290:	str	r5, [r4, #12]
   66294:	mov	sl, #0
   66298:	str	r5, [r4, #16]
   6629c:	ldr	r0, [r7]
   662a0:	cmp	r0, #1
   662a4:	blt	662dc <fputs@plt+0x54f28>
   662a8:	add	r0, r7, #52	; 0x34
   662ac:	mov	r1, #0
   662b0:	ldrb	r2, [r0, #-7]
   662b4:	tst	r2, #32
   662b8:	bne	662d8 <fputs@plt+0x54f24>
   662bc:	add	r0, r0, #72	; 0x48
   662c0:	add	r1, r1, #1
   662c4:	ldr	r2, [r7]
   662c8:	cmp	r1, r2
   662cc:	blt	662b0 <fputs@plt+0x54efc>
   662d0:	mov	sl, #0
   662d4:	b	662dc <fputs@plt+0x54f28>
   662d8:	ldr	sl, [r0]
   662dc:	str	r8, [sp, #40]	; 0x28
   662e0:	mov	r5, r9
   662e4:	ldr	r7, [r9, #72]	; 0x48
   662e8:	add	r1, r7, #1
   662ec:	str	r1, [r9, #72]	; 0x48
   662f0:	ldrb	r0, [r4, #4]
   662f4:	cmp	r0, #115	; 0x73
   662f8:	str	r3, [sp, #32]
   662fc:	bne	66320 <fputs@plt+0x54f6c>
   66300:	str	r1, [sp, #48]	; 0x30
   66304:	add	r0, r7, #2
   66308:	str	r0, [r5, #72]	; 0x48
   6630c:	mov	r1, #6
   66310:	ldr	r6, [fp, #-56]	; 0xffffffc8
   66314:	cmp	r6, #0
   66318:	movwne	r1, #8
   6631c:	b	66338 <fputs@plt+0x54f84>
   66320:	mov	r1, #5
   66324:	ldr	r6, [fp, #-56]	; 0xffffffc8
   66328:	cmp	r6, #0
   6632c:	movwne	r1, #7
   66330:	mov	r0, #0
   66334:	str	r0, [sp, #48]	; 0x30
   66338:	sub	r0, fp, #48	; 0x30
   6633c:	mov	r2, r7
   66340:	bl	5af14 <fputs@plt+0x49b60>
   66344:	ldr	r0, [r5, #76]	; 0x4c
   66348:	add	r3, r0, #1
   6634c:	str	r3, [r5, #76]	; 0x4c
   66350:	ldr	r8, [sp, #44]	; 0x2c
   66354:	str	r8, [sp]
   66358:	ldr	r9, [sp, #52]	; 0x34
   6635c:	mov	r0, r9
   66360:	mov	r1, #60	; 0x3c
   66364:	mov	r2, sl
   66368:	str	r3, [sp, #24]
   6636c:	bl	4644c <fputs@plt+0x35098>
   66370:	cmp	r6, #0
   66374:	beq	663b4 <fputs@plt+0x55000>
   66378:	mov	r0, r5
   6637c:	mov	r1, r4
   66380:	bl	66f6c <fputs@plt+0x55bb8>
   66384:	ldr	r1, [r6]
   66388:	mvn	r2, #5
   6638c:	mov	r3, #0
   66390:	str	r3, [sp]
   66394:	stmib	sp, {r0, r2}
   66398:	add	r3, r1, #2
   6639c:	mov	r0, r9
   663a0:	mov	r1, #57	; 0x39
   663a4:	mov	r2, r7
   663a8:	bl	560f8 <fputs@plt+0x44d44>
   663ac:	str	r6, [fp, #-32]	; 0xffffffe0
   663b0:	b	663c8 <fputs@plt+0x55014>
   663b4:	mov	r0, r9
   663b8:	mov	r1, #57	; 0x39
   663bc:	mov	r2, r7
   663c0:	mov	r3, r8
   663c4:	bl	56a58 <fputs@plt+0x456a4>
   663c8:	mov	r8, r7
   663cc:	ldr	r2, [sp, #48]	; 0x30
   663d0:	cmp	r2, #0
   663d4:	beq	663f8 <fputs@plt+0x55044>
   663d8:	mov	r0, r9
   663dc:	mov	r1, #57	; 0x39
   663e0:	mov	r3, #0
   663e4:	bl	56a58 <fputs@plt+0x456a4>
   663e8:	str	r0, [r4, #20]
   663ec:	ldr	r0, [r4, #8]
   663f0:	orr	r0, r0, #16
   663f4:	str	r0, [r4, #8]
   663f8:	mov	r0, #0
   663fc:	str	r0, [r4, #44]	; 0x2c
   66400:	ldr	r7, [fp, #-52]	; 0xffffffcc
   66404:	str	r0, [r7, #52]	; 0x34
   66408:	sub	r2, fp, #48	; 0x30
   6640c:	mov	r0, r5
   66410:	mov	r1, r7
   66414:	bl	4c8d4 <fputs@plt+0x3b520>
   66418:	str	r4, [r7, #52]	; 0x34
   6641c:	cmp	r0, #0
   66420:	bne	66570 <fputs@plt+0x551bc>
   66424:	mov	r0, r9
   66428:	mov	r1, #108	; 0x6c
   6642c:	mov	r2, r8
   66430:	ldr	r3, [sp, #40]	; 0x28
   66434:	bl	56a58 <fputs@plt+0x456a4>
   66438:	str	r0, [sp, #52]	; 0x34
   6643c:	mov	r0, r9
   66440:	mov	r1, #104	; 0x68
   66444:	mov	r2, sl
   66448:	bl	57fcc <fputs@plt+0x46c18>
   6644c:	cmp	r6, #0
   66450:	beq	66478 <fputs@plt+0x550c4>
   66454:	ldr	r0, [r6]
   66458:	ldr	r1, [sp, #24]
   6645c:	str	r1, [sp]
   66460:	add	r3, r0, #1
   66464:	mov	r0, r9
   66468:	mov	r1, #47	; 0x2f
   6646c:	mov	r2, r8
   66470:	bl	4644c <fputs@plt+0x35098>
   66474:	b	6648c <fputs@plt+0x550d8>
   66478:	mov	r0, r9
   6647c:	mov	r1, #102	; 0x66
   66480:	mov	r2, r8
   66484:	ldr	r3, [sp, #24]
   66488:	bl	56a58 <fputs@plt+0x456a4>
   6648c:	mov	r0, r9
   66490:	mov	r1, #95	; 0x5f
   66494:	mov	r2, r8
   66498:	bl	57fcc <fputs@plt+0x46c18>
   6649c:	mov	r0, r9
   664a0:	bl	57ff0 <fputs@plt+0x46c3c>
   664a4:	mov	r7, r0
   664a8:	mov	r0, r9
   664ac:	ldr	r1, [sp, #28]
   664b0:	mov	r2, r7
   664b4:	bl	67070 <fputs@plt+0x55cbc>
   664b8:	ldr	r2, [r4]
   664bc:	mov	r0, #0
   664c0:	str	r0, [sp]
   664c4:	str	r0, [sp, #4]
   664c8:	ldr	r0, [sp, #36]	; 0x24
   664cc:	str	r0, [sp, #8]
   664d0:	str	r7, [sp, #12]
   664d4:	ldr	r6, [sp, #40]	; 0x28
   664d8:	str	r6, [sp, #16]
   664dc:	mov	r0, r5
   664e0:	mov	r1, r4
   664e4:	mov	r3, sl
   664e8:	bl	642e0 <fputs@plt+0x52f2c>
   664ec:	ldr	r2, [sp, #32]
   664f0:	cmp	r2, #0
   664f4:	beq	66508 <fputs@plt+0x55154>
   664f8:	mov	r0, r9
   664fc:	mov	r1, #141	; 0x8d
   66500:	mov	r3, r6
   66504:	bl	56a58 <fputs@plt+0x456a4>
   66508:	mov	r0, r9
   6650c:	mov	r1, r7
   66510:	bl	58114 <fputs@plt+0x46d60>
   66514:	ldrb	r0, [r4, #8]
   66518:	tst	r0, #8
   6651c:	ldr	r7, [fp, #-52]	; 0xffffffcc
   66520:	bne	66544 <fputs@plt+0x55190>
   66524:	mov	r0, #0
   66528:	str	r0, [r4, #48]	; 0x30
   6652c:	sub	r2, fp, #48	; 0x30
   66530:	mov	r0, r5
   66534:	mov	r1, r4
   66538:	bl	4c8d4 <fputs@plt+0x3b520>
   6653c:	str	r7, [r4, #48]	; 0x30
   66540:	b	66554 <fputs@plt+0x551a0>
   66544:	movw	r1, #27222	; 0x6a56
   66548:	movt	r1, #8
   6654c:	mov	r0, r5
   66550:	bl	1a8e8 <fputs@plt+0x9534>
   66554:	ldr	r1, [sp, #52]	; 0x34
   66558:	mov	r0, r9
   6655c:	bl	562d8 <fputs@plt+0x44f24>
   66560:	mov	r0, r9
   66564:	mov	r1, r6
   66568:	bl	58114 <fputs@plt+0x46d60>
   6656c:	ldr	r6, [fp, #-56]	; 0xffffffc8
   66570:	ldr	r1, [r4, #44]	; 0x2c
   66574:	ldr	r0, [r5]
   66578:	bl	4400c <fputs@plt+0x32c58>
   6657c:	str	r6, [r4, #44]	; 0x2c
   66580:	ldr	r0, [sp, #56]	; 0x38
   66584:	str	r0, [r4, #56]	; 0x38
   66588:	ldr	r0, [sp, #60]	; 0x3c
   6658c:	str	r0, [r4, #60]	; 0x3c
   66590:	sub	sp, fp, #28
   66594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66598:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6659c:	add	fp, sp, #28
   665a0:	sub	sp, sp, #148	; 0x94
   665a4:	str	r2, [sp, #84]	; 0x54
   665a8:	mov	r5, r1
   665ac:	mov	sl, r0
   665b0:	ldr	r8, [r0]
   665b4:	ldr	r4, [r0, #8]
   665b8:	mov	r0, r4
   665bc:	bl	57ff0 <fputs@plt+0x46c3c>
   665c0:	str	r0, [fp, #-84]	; 0xffffffac
   665c4:	str	r4, [fp, #-72]	; 0xffffffb8
   665c8:	mov	r0, r4
   665cc:	bl	57ff0 <fputs@plt+0x46c3c>
   665d0:	str	r0, [sp, #80]	; 0x50
   665d4:	ldr	r7, [r5, #44]	; 0x2c
   665d8:	ldr	r6, [r5, #48]	; 0x30
   665dc:	ldrb	r0, [r5, #4]
   665e0:	ldr	r9, [r7]
   665e4:	str	r0, [fp, #-76]	; 0xffffffb4
   665e8:	cmp	r0, #116	; 0x74
   665ec:	beq	665fc <fputs@plt+0x55248>
   665f0:	ldrb	r0, [r8, #69]	; 0x45
   665f4:	cmp	r0, #0
   665f8:	beq	66734 <fputs@plt+0x55380>
   665fc:	mov	r0, #4
   66600:	add	r2, r0, r9, lsl #2
   66604:	mov	r0, #0
   66608:	str	r0, [sp, #68]	; 0x44
   6660c:	mov	r0, r8
   66610:	mov	r3, #0
   66614:	bl	209ac <fputs@plt+0xf5f8>
   66618:	mov	r4, r0
   6661c:	cmp	r0, #0
   66620:	mov	r0, #0
   66624:	beq	66664 <fputs@plt+0x552b0>
   66628:	str	r9, [r4]
   6662c:	cmp	r9, #1
   66630:	blt	66658 <fputs@plt+0x552a4>
   66634:	add	r0, r4, #4
   66638:	ldr	r1, [r7, #4]
   6663c:	add	r1, r1, #16
   66640:	mov	r2, r9
   66644:	ldrh	r3, [r1], #20
   66648:	sub	r3, r3, #1
   6664c:	str	r3, [r0], #4
   66650:	subs	r2, r2, #1
   66654:	bne	66644 <fputs@plt+0x55290>
   66658:	mov	r0, sl
   6665c:	mov	r1, r5
   66660:	bl	66f6c <fputs@plt+0x55bb8>
   66664:	str	r0, [sp, #48]	; 0x30
   66668:	str	r7, [r5, #44]	; 0x2c
   6666c:	ldr	r0, [sl]
   66670:	mov	r1, r7
   66674:	mov	r2, #0
   66678:	bl	5a820 <fputs@plt+0x4946c>
   6667c:	str	r0, [r6, #44]	; 0x2c
   66680:	ldr	r0, [fp, #-76]	; 0xffffffb4
   66684:	cmp	r0, #116	; 0x74
   66688:	mov	r0, #0
   6668c:	str	r0, [sp, #56]	; 0x38
   66690:	str	r6, [fp, #-80]	; 0xffffffb0
   66694:	str	r4, [sp, #52]	; 0x34
   66698:	str	r8, [sp, #16]
   6669c:	beq	66814 <fputs@plt+0x55460>
   666a0:	ldr	r0, [r5]
   666a4:	ldr	r7, [r0]
   666a8:	ldr	r0, [sl, #76]	; 0x4c
   666ac:	add	r3, r0, #1
   666b0:	add	r0, r3, r7
   666b4:	str	r0, [sl, #76]	; 0x4c
   666b8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   666bc:	mov	r1, #22
   666c0:	mov	r2, #0
   666c4:	str	r3, [sp, #68]	; 0x44
   666c8:	bl	56a58 <fputs@plt+0x456a4>
   666cc:	mov	r0, r8
   666d0:	mov	r1, r7
   666d4:	mov	r2, #1
   666d8:	bl	5666c <fputs@plt+0x452b8>
   666dc:	cmp	r0, #0
   666e0:	beq	66804 <fputs@plt+0x55450>
   666e4:	mov	r4, r0
   666e8:	cmp	r7, #1
   666ec:	blt	66810 <fputs@plt+0x5545c>
   666f0:	mov	r8, #0
   666f4:	mov	r6, #0
   666f8:	mov	r0, sl
   666fc:	mov	r1, r5
   66700:	mov	r2, r6
   66704:	bl	66f08 <fputs@plt+0x55b54>
   66708:	add	r1, r4, r6, lsl #2
   6670c:	str	r0, [r1, #20]
   66710:	ldr	r0, [r4, #16]
   66714:	strb	r8, [r0, r6]
   66718:	add	r6, r6, #1
   6671c:	cmp	r7, r6
   66720:	bne	666f8 <fputs@plt+0x55344>
   66724:	str	r4, [sp, #56]	; 0x38
   66728:	ldr	r8, [sp, #16]
   6672c:	ldr	r6, [fp, #-80]	; 0xffffffb0
   66730:	b	66814 <fputs@plt+0x55460>
   66734:	mov	r4, #1
   66738:	ldr	r0, [r5]
   6673c:	ldr	r0, [r0]
   66740:	cmp	r4, r0
   66744:	bgt	665fc <fputs@plt+0x55248>
   66748:	cmp	r9, #1
   6674c:	blt	66784 <fputs@plt+0x553d0>
   66750:	ldr	r0, [r7, #4]
   66754:	add	r1, r0, #16
   66758:	mov	r0, #0
   6675c:	ldrh	r2, [r1]
   66760:	cmp	r4, r2
   66764:	beq	66778 <fputs@plt+0x553c4>
   66768:	add	r1, r1, #20
   6676c:	add	r0, r0, #1
   66770:	cmp	r0, r9
   66774:	blt	6675c <fputs@plt+0x553a8>
   66778:	cmp	r0, r9
   6677c:	beq	66790 <fputs@plt+0x553dc>
   66780:	b	667f0 <fputs@plt+0x5543c>
   66784:	mov	r0, #0
   66788:	cmp	r0, r9
   6678c:	bne	667f0 <fputs@plt+0x5543c>
   66790:	mov	r0, r8
   66794:	mov	r1, #132	; 0x84
   66798:	mov	r2, #0
   6679c:	bl	4e188 <fputs@plt+0x3cdd4>
   667a0:	cmp	r0, #0
   667a4:	beq	66dd0 <fputs@plt+0x55a1c>
   667a8:	mov	r2, r0
   667ac:	str	r4, [r0, #8]
   667b0:	ldr	r0, [r0, #4]
   667b4:	orr	r0, r0, #1024	; 0x400
   667b8:	str	r0, [r2, #4]
   667bc:	mov	r0, sl
   667c0:	mov	r1, r7
   667c4:	bl	4e008 <fputs@plt+0x3cc54>
   667c8:	cmp	r0, #0
   667cc:	beq	667ec <fputs@plt+0x55438>
   667d0:	mov	r7, r0
   667d4:	ldr	r0, [r0, #4]
   667d8:	add	r1, r9, r9, lsl #2
   667dc:	add	r0, r0, r1, lsl #2
   667e0:	strh	r4, [r0, #16]
   667e4:	add	r9, r9, #1
   667e8:	b	667f0 <fputs@plt+0x5543c>
   667ec:	mov	r7, #0
   667f0:	ldrb	r0, [r8, #69]	; 0x45
   667f4:	add	r4, r4, #1
   667f8:	cmp	r0, #0
   667fc:	beq	66738 <fputs@plt+0x55384>
   66800:	b	665fc <fputs@plt+0x55248>
   66804:	mov	r0, #0
   66808:	str	r0, [sp, #56]	; 0x38
   6680c:	b	66814 <fputs@plt+0x55460>
   66810:	str	r4, [sp, #56]	; 0x38
   66814:	mov	r7, #0
   66818:	str	r7, [r5, #48]	; 0x30
   6681c:	str	r7, [r6, #52]	; 0x34
   66820:	ldr	r2, [r5, #44]	; 0x2c
   66824:	movw	r3, #24661	; 0x6055
   66828:	movt	r3, #8
   6682c:	mov	r0, sl
   66830:	mov	r1, r5
   66834:	bl	60ec8 <fputs@plt+0x4fb14>
   66838:	ldr	r0, [r6, #48]	; 0x30
   6683c:	cmp	r0, #0
   66840:	bne	6685c <fputs@plt+0x554a8>
   66844:	ldr	r2, [r6, #44]	; 0x2c
   66848:	movw	r3, #24661	; 0x6055
   6684c:	movt	r3, #8
   66850:	mov	r0, sl
   66854:	mov	r1, r6
   66858:	bl	60ec8 <fputs@plt+0x4fb14>
   6685c:	mov	r0, sl
   66860:	mov	r1, r5
   66864:	ldr	r2, [fp, #-84]	; 0xffffffac
   66868:	bl	63748 <fputs@plt+0x52394>
   6686c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   66870:	cmp	r0, #116	; 0x74
   66874:	bne	668d0 <fputs@plt+0x5551c>
   66878:	ldr	r2, [r5, #12]
   6687c:	cmp	r2, #0
   66880:	mov	r6, #0
   66884:	beq	668d4 <fputs@plt+0x55520>
   66888:	ldr	r0, [sl, #76]	; 0x4c
   6688c:	add	r7, r0, #2
   66890:	str	r7, [sl, #76]	; 0x4c
   66894:	ldr	r1, [r5, #16]
   66898:	cmp	r1, #0
   6689c:	addne	r2, r1, #1
   668a0:	add	r6, r0, #1
   668a4:	ldr	r4, [fp, #-72]	; 0xffffffb8
   668a8:	mov	r0, r4
   668ac:	mov	r1, #30
   668b0:	mov	r3, r6
   668b4:	bl	56a58 <fputs@plt+0x456a4>
   668b8:	mov	r0, r4
   668bc:	mov	r1, #30
   668c0:	mov	r2, r6
   668c4:	mov	r3, r7
   668c8:	bl	56a58 <fputs@plt+0x456a4>
   668cc:	b	668d4 <fputs@plt+0x55520>
   668d0:	mov	r6, #0
   668d4:	str	r7, [sp, #72]	; 0x48
   668d8:	ldr	r1, [r5, #56]	; 0x38
   668dc:	mov	r0, r8
   668e0:	bl	43f70 <fputs@plt+0x32bbc>
   668e4:	mov	r4, #0
   668e8:	str	r4, [r5, #56]	; 0x38
   668ec:	ldr	r1, [r5, #60]	; 0x3c
   668f0:	mov	r0, r8
   668f4:	bl	43f70 <fputs@plt+0x32bbc>
   668f8:	str	r4, [r5, #60]	; 0x3c
   668fc:	ldr	r1, [sl, #76]	; 0x4c
   66900:	add	r0, r1, #4
   66904:	str	r0, [sp, #76]	; 0x4c
   66908:	str	r0, [sl, #76]	; 0x4c
   6690c:	add	r7, r1, #1
   66910:	mov	r4, r1
   66914:	str	r1, [sp, #60]	; 0x3c
   66918:	sub	r0, fp, #48	; 0x30
   6691c:	mov	r1, #13
   66920:	mov	r2, r7
   66924:	bl	5af14 <fputs@plt+0x49b60>
   66928:	add	r4, r4, #2
   6692c:	sub	r0, fp, #68	; 0x44
   66930:	mov	r1, #13
   66934:	mov	r2, r4
   66938:	bl	5af14 <fputs@plt+0x49b60>
   6693c:	str	r5, [sp, #24]
   66940:	mov	r5, r6
   66944:	ldr	r8, [fp, #-72]	; 0xffffffb8
   66948:	mov	r0, r8
   6694c:	bl	5afb8 <fputs@plt+0x49c04>
   66950:	add	r0, r0, #1
   66954:	str	r0, [sp]
   66958:	mov	r0, r8
   6695c:	mov	r1, #16
   66960:	mov	r2, r7
   66964:	mov	r3, #0
   66968:	bl	4644c <fputs@plt+0x35098>
   6696c:	mov	r6, r0
   66970:	ldr	r1, [fp, #-80]	; 0xffffffb0
   66974:	str	r5, [r1, #12]
   66978:	ldr	r5, [sp, #24]
   6697c:	ldr	r0, [sl, #472]	; 0x1d8
   66980:	str	r0, [sp, #44]	; 0x2c
   66984:	mov	r0, sl
   66988:	sub	r2, fp, #48	; 0x30
   6698c:	bl	4c8d4 <fputs@plt+0x3b520>
   66990:	mov	r0, r8
   66994:	str	r7, [sp, #88]	; 0x58
   66998:	mov	r1, r7
   6699c:	bl	5c440 <fputs@plt+0x4b08c>
   669a0:	mov	r0, r8
   669a4:	mov	r1, r6
   669a8:	bl	560e4 <fputs@plt+0x44d30>
   669ac:	mov	r0, r8
   669b0:	bl	5afb8 <fputs@plt+0x49c04>
   669b4:	add	r0, r0, #1
   669b8:	str	r0, [sp]
   669bc:	mov	r0, r8
   669c0:	mov	r1, #16
   669c4:	mov	r2, r4
   669c8:	mov	r3, #0
   669cc:	bl	4644c <fputs@plt+0x35098>
   669d0:	str	r0, [sp, #36]	; 0x24
   669d4:	ldr	r6, [r5, #12]
   669d8:	ldr	r7, [r5, #16]
   669dc:	ldr	r0, [sp, #72]	; 0x48
   669e0:	str	r0, [r5, #12]
   669e4:	mov	r0, #0
   669e8:	str	r0, [sp, #72]	; 0x48
   669ec:	mov	r0, #0
   669f0:	str	r0, [r5, #16]
   669f4:	ldr	r0, [sl, #472]	; 0x1d8
   669f8:	str	r0, [sp, #40]	; 0x28
   669fc:	mov	r0, sl
   66a00:	mov	r1, r5
   66a04:	sub	r2, fp, #68	; 0x44
   66a08:	bl	4c8d4 <fputs@plt+0x3b520>
   66a0c:	str	r6, [r5, #12]
   66a10:	str	r7, [r5, #16]
   66a14:	mov	r0, r8
   66a18:	str	r4, [sp, #64]	; 0x40
   66a1c:	mov	r1, r4
   66a20:	bl	5c440 <fputs@plt+0x4b08c>
   66a24:	ldr	r0, [sp, #60]	; 0x3c
   66a28:	add	r0, r0, #3
   66a2c:	str	r0, [sp, #28]
   66a30:	str	r0, [sp]
   66a34:	ldr	r7, [sp, #68]	; 0x44
   66a38:	str	r7, [sp, #4]
   66a3c:	ldr	r6, [sp, #56]	; 0x38
   66a40:	str	r6, [sp, #8]
   66a44:	ldr	r4, [fp, #-84]	; 0xffffffac
   66a48:	str	r4, [sp, #12]
   66a4c:	mov	r0, sl
   66a50:	mov	r1, r5
   66a54:	sub	r2, fp, #48	; 0x30
   66a58:	ldr	r3, [sp, #84]	; 0x54
   66a5c:	bl	670a4 <fputs@plt+0x55cf0>
   66a60:	str	r0, [sp, #60]	; 0x3c
   66a64:	ldr	r8, [fp, #-76]	; 0xffffffb4
   66a68:	sub	r0, r8, #115	; 0x73
   66a6c:	uxtb	r0, r0
   66a70:	str	r0, [sp, #32]
   66a74:	cmp	r0, #1
   66a78:	bhi	66aa4 <fputs@plt+0x556f0>
   66a7c:	ldr	r0, [sp, #76]	; 0x4c
   66a80:	stm	sp, {r0, r7}
   66a84:	str	r6, [sp, #8]
   66a88:	str	r4, [sp, #12]
   66a8c:	sub	r2, fp, #68	; 0x44
   66a90:	mov	r0, sl
   66a94:	mov	r1, r5
   66a98:	ldr	r3, [sp, #84]	; 0x54
   66a9c:	bl	670a4 <fputs@plt+0x55cf0>
   66aa0:	str	r0, [sp, #72]	; 0x48
   66aa4:	str	sl, [sp, #20]
   66aa8:	mov	r0, r6
   66aac:	bl	2f580 <fputs@plt+0x1e1cc>
   66ab0:	sub	r0, r8, #117	; 0x75
   66ab4:	uxtb	r0, r0
   66ab8:	cmp	r0, #2
   66abc:	str	r4, [sp, #68]	; 0x44
   66ac0:	mov	sl, r4
   66ac4:	ldr	r6, [fp, #-80]	; 0xffffffb0
   66ac8:	bcc	66b1c <fputs@plt+0x55768>
   66acc:	ldr	r7, [fp, #-72]	; 0xffffffb8
   66ad0:	mov	r0, r7
   66ad4:	mov	r1, #14
   66ad8:	ldr	r2, [sp, #76]	; 0x4c
   66adc:	ldr	r3, [sp, #72]	; 0x48
   66ae0:	bl	56a58 <fputs@plt+0x456a4>
   66ae4:	mov	sl, r0
   66ae8:	mov	r0, r7
   66aec:	mov	r1, #18
   66af0:	ldr	r2, [sp, #64]	; 0x40
   66af4:	mov	r3, r4
   66af8:	bl	56a58 <fputs@plt+0x456a4>
   66afc:	str	r0, [sp, #68]	; 0x44
   66b00:	mov	r0, r7
   66b04:	mov	r1, sl
   66b08:	bl	562d8 <fputs@plt+0x44f24>
   66b0c:	ldrsh	r1, [r6, #6]
   66b10:	ldrsh	r0, [r5, #6]
   66b14:	bl	66ddc <fputs@plt+0x55a28>
   66b18:	strh	r0, [r5, #6]
   66b1c:	cmp	r8, #118	; 0x76
   66b20:	bne	66b44 <fputs@plt+0x55790>
   66b24:	ldrsh	r0, [r6, #6]
   66b28:	ldrsh	r1, [r5, #6]
   66b2c:	cmp	r1, r0
   66b30:	mov	r4, sl
   66b34:	ldr	r6, [sp, #28]
   66b38:	strhgt	r0, [r5, #6]
   66b3c:	movgt	r4, sl
   66b40:	b	66b88 <fputs@plt+0x557d4>
   66b44:	ldr	r7, [fp, #-72]	; 0xffffffb8
   66b48:	mov	r0, r7
   66b4c:	mov	r1, #14
   66b50:	ldr	r6, [sp, #28]
   66b54:	mov	r2, r6
   66b58:	ldr	r3, [sp, #60]	; 0x3c
   66b5c:	bl	56a58 <fputs@plt+0x456a4>
   66b60:	mov	ip, r0
   66b64:	mov	r0, r7
   66b68:	mov	r1, #18
   66b6c:	ldr	r2, [sp, #88]	; 0x58
   66b70:	mov	r3, r4
   66b74:	mov	r4, ip
   66b78:	bl	56a58 <fputs@plt+0x456a4>
   66b7c:	mov	r0, r7
   66b80:	mov	r1, r4
   66b84:	bl	562d8 <fputs@plt+0x44f24>
   66b88:	ldr	r8, [fp, #-72]	; 0xffffffb8
   66b8c:	mov	r0, r8
   66b90:	mov	r1, #14
   66b94:	mov	r2, r6
   66b98:	ldr	r3, [sp, #60]	; 0x3c
   66b9c:	bl	56a58 <fputs@plt+0x456a4>
   66ba0:	mov	r7, r0
   66ba4:	mov	r0, r8
   66ba8:	mov	r1, #18
   66bac:	ldr	r2, [sp, #88]	; 0x58
   66bb0:	mov	r3, sl
   66bb4:	bl	56a58 <fputs@plt+0x456a4>
   66bb8:	mov	r0, r8
   66bbc:	ldr	r1, [sp, #80]	; 0x50
   66bc0:	bl	562d8 <fputs@plt+0x44f24>
   66bc4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   66bc8:	cmp	r0, #116	; 0x74
   66bcc:	bne	66be0 <fputs@plt+0x5582c>
   66bd0:	str	r7, [fp, #-76]	; 0xffffffb4
   66bd4:	str	r7, [sp, #60]	; 0x3c
   66bd8:	ldr	r7, [fp, #-72]	; 0xffffffb8
   66bdc:	b	66c2c <fputs@plt+0x55878>
   66be0:	cmp	r0, #118	; 0x76
   66be4:	bne	66bfc <fputs@plt+0x55848>
   66be8:	add	r0, r7, #1
   66bec:	str	r0, [sp, #60]	; 0x3c
   66bf0:	str	r7, [fp, #-76]	; 0xffffffb4
   66bf4:	ldr	r7, [fp, #-72]	; 0xffffffb8
   66bf8:	b	66c2c <fputs@plt+0x55878>
   66bfc:	ldr	r6, [fp, #-72]	; 0xffffffb8
   66c00:	mov	r0, r6
   66c04:	mov	r1, #18
   66c08:	ldr	r2, [sp, #88]	; 0x58
   66c0c:	mov	r3, sl
   66c10:	bl	56a58 <fputs@plt+0x456a4>
   66c14:	str	r0, [fp, #-76]	; 0xffffffb4
   66c18:	mov	r0, r6
   66c1c:	ldr	r1, [sp, #80]	; 0x50
   66c20:	bl	562d8 <fputs@plt+0x44f24>
   66c24:	str	r7, [sp, #60]	; 0x3c
   66c28:	mov	r7, r6
   66c2c:	ldr	r6, [sp, #20]
   66c30:	mov	r0, r7
   66c34:	bl	5afb8 <fputs@plt+0x49c04>
   66c38:	str	r0, [fp, #-72]	; 0xffffffb8
   66c3c:	ldr	r0, [sp, #32]
   66c40:	cmp	r0, #1
   66c44:	bhi	66c5c <fputs@plt+0x558a8>
   66c48:	mov	r0, r7
   66c4c:	mov	r1, #14
   66c50:	ldr	r2, [sp, #76]	; 0x4c
   66c54:	ldr	r3, [sp, #72]	; 0x48
   66c58:	bl	56a58 <fputs@plt+0x456a4>
   66c5c:	mov	r0, r7
   66c60:	mov	r1, #18
   66c64:	ldr	r8, [sp, #64]	; 0x40
   66c68:	mov	r2, r8
   66c6c:	mov	r3, r4
   66c70:	bl	56a58 <fputs@plt+0x456a4>
   66c74:	mov	r0, r7
   66c78:	mov	sl, r4
   66c7c:	ldr	r4, [sp, #80]	; 0x50
   66c80:	mov	r1, r4
   66c84:	bl	562d8 <fputs@plt+0x44f24>
   66c88:	mov	r0, r7
   66c8c:	ldr	r1, [sp, #36]	; 0x24
   66c90:	bl	560e4 <fputs@plt+0x44d30>
   66c94:	mov	r0, r7
   66c98:	mov	r1, #18
   66c9c:	ldr	r2, [sp, #88]	; 0x58
   66ca0:	ldr	r3, [sp, #68]	; 0x44
   66ca4:	bl	56a58 <fputs@plt+0x456a4>
   66ca8:	mov	r0, r7
   66cac:	mov	r1, #18
   66cb0:	mov	r2, r8
   66cb4:	mov	r3, sl
   66cb8:	bl	56a58 <fputs@plt+0x456a4>
   66cbc:	mov	r0, r7
   66cc0:	mov	r1, r4
   66cc4:	bl	58114 <fputs@plt+0x46d60>
   66cc8:	mvn	r0, #14
   66ccc:	mov	r1, #0
   66cd0:	str	r1, [sp]
   66cd4:	ldr	r1, [sp, #52]	; 0x34
   66cd8:	str	r1, [sp, #4]
   66cdc:	str	r0, [sp, #8]
   66ce0:	mov	r0, r7
   66ce4:	mov	r1, #41	; 0x29
   66ce8:	mov	r2, #0
   66cec:	mov	r3, #0
   66cf0:	bl	560f8 <fputs@plt+0x44d44>
   66cf4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   66cf8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   66cfc:	mvn	r0, #5
   66d00:	str	r9, [sp]
   66d04:	ldr	r1, [sp, #48]	; 0x30
   66d08:	str	r1, [sp, #4]
   66d0c:	str	r0, [sp, #8]
   66d10:	mov	r0, r7
   66d14:	mov	r1, #42	; 0x2a
   66d18:	bl	560f8 <fputs@plt+0x44d44>
   66d1c:	mov	r0, r7
   66d20:	mov	r1, #1
   66d24:	bl	1aaa0 <fputs@plt+0x96ec>
   66d28:	ldr	r0, [fp, #-72]	; 0xffffffb8
   66d2c:	str	r0, [sp]
   66d30:	mov	r0, r7
   66d34:	mov	r1, #43	; 0x2b
   66d38:	ldr	r2, [sp, #60]	; 0x3c
   66d3c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   66d40:	bl	4644c <fputs@plt+0x35098>
   66d44:	mov	r0, r7
   66d48:	ldr	r1, [fp, #-84]	; 0xffffffac
   66d4c:	bl	58114 <fputs@plt+0x46d60>
   66d50:	ldr	r0, [sp, #84]	; 0x54
   66d54:	ldrb	r0, [r0]
   66d58:	cmp	r0, #9
   66d5c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   66d60:	bne	66d88 <fputs@plt+0x559d4>
   66d64:	mov	r1, r4
   66d68:	mov	r0, r1
   66d6c:	ldr	r1, [r1, #48]	; 0x30
   66d70:	cmp	r1, #0
   66d74:	bne	66d68 <fputs@plt+0x559b4>
   66d78:	ldr	r2, [r0]
   66d7c:	ldr	r1, [r0, #28]
   66d80:	mov	r0, r6
   66d84:	bl	65bcc <fputs@plt+0x54818>
   66d88:	ldr	r1, [r5, #48]	; 0x30
   66d8c:	cmp	r1, #0
   66d90:	ldrne	r0, [sp, #16]
   66d94:	blne	4408c <fputs@plt+0x32cd8>
   66d98:	str	r4, [r5, #48]	; 0x30
   66d9c:	str	r5, [r4, #52]	; 0x34
   66da0:	ldrb	r1, [r5, #4]
   66da4:	mov	r0, #0
   66da8:	str	r0, [sp]
   66dac:	mov	r0, r6
   66db0:	ldr	r2, [sp, #44]	; 0x2c
   66db4:	ldr	r3, [sp, #40]	; 0x28
   66db8:	bl	66e6c <fputs@plt+0x55ab8>
   66dbc:	ldr	r0, [r6, #68]	; 0x44
   66dc0:	cmp	r0, #0
   66dc4:	movwne	r0, #1
   66dc8:	sub	sp, fp, #28
   66dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66dd0:	mov	r0, #7
   66dd4:	sub	sp, fp, #28
   66dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66ddc:	cmp	r0, r1
   66de0:	bge	66e24 <fputs@plt+0x55a70>
   66de4:	add	r2, r0, #49	; 0x31
   66de8:	cmp	r2, r1
   66dec:	mov	r2, r1
   66df0:	blt	66e34 <fputs@plt+0x55a80>
   66df4:	add	r2, r0, #31
   66df8:	cmp	r2, r1
   66dfc:	addlt	r2, r1, #1
   66e00:	sxthlt	r0, r2
   66e04:	bxlt	lr
   66e08:	sub	r0, r1, r0
   66e0c:	movw	r2, #34349	; 0x862d
   66e10:	movt	r2, #8
   66e14:	ldrb	r0, [r2, r0]
   66e18:	add	r2, r0, r1
   66e1c:	sxth	r0, r2
   66e20:	bx	lr
   66e24:	add	r2, r1, #49	; 0x31
   66e28:	cmp	r2, r0
   66e2c:	mov	r2, r0
   66e30:	bge	66e3c <fputs@plt+0x55a88>
   66e34:	sxth	r0, r2
   66e38:	bx	lr
   66e3c:	add	r2, r1, #31
   66e40:	cmp	r2, r0
   66e44:	addlt	r2, r0, #1
   66e48:	sxthlt	r0, r2
   66e4c:	bxlt	lr
   66e50:	sub	r1, r0, r1
   66e54:	movw	r2, #34349	; 0x862d
   66e58:	movt	r2, #8
   66e5c:	ldrb	r1, [r2, r1]
   66e60:	add	r2, r1, r0
   66e64:	sxth	r0, r2
   66e68:	bx	lr
   66e6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   66e70:	add	fp, sp, #24
   66e74:	sub	sp, sp, #16
   66e78:	mov	r4, r0
   66e7c:	ldrb	r0, [r0, #453]	; 0x1c5
   66e80:	cmp	r0, #2
   66e84:	bne	66f00 <fputs@plt+0x55b4c>
   66e88:	mov	r5, r3
   66e8c:	mov	r6, r2
   66e90:	ldr	r9, [fp, #8]
   66e94:	ldr	r7, [r4]
   66e98:	ldr	r8, [r4, #8]
   66e9c:	mov	r0, r1
   66ea0:	bl	60fbc <fputs@plt+0x4fc08>
   66ea4:	movw	r1, #58763	; 0xe58b
   66ea8:	movt	r1, #7
   66eac:	movw	r2, #27301	; 0x6aa5
   66eb0:	movt	r2, #8
   66eb4:	cmp	r9, #0
   66eb8:	moveq	r2, r1
   66ebc:	str	r2, [sp]
   66ec0:	str	r0, [sp, #4]
   66ec4:	movw	r1, #27264	; 0x6a80
   66ec8:	movt	r1, #8
   66ecc:	mov	r0, r7
   66ed0:	mov	r2, r6
   66ed4:	mov	r3, r5
   66ed8:	bl	1a96c <fputs@plt+0x95b8>
   66edc:	ldr	r2, [r4, #468]	; 0x1d4
   66ee0:	mvn	r1, #0
   66ee4:	mov	r3, #0
   66ee8:	str	r3, [sp]
   66eec:	stmib	sp, {r0, r1}
   66ef0:	mov	r0, r8
   66ef4:	mov	r1, #161	; 0xa1
   66ef8:	mov	r3, #0
   66efc:	bl	560f8 <fputs@plt+0x44d44>
   66f00:	sub	sp, fp, #24
   66f04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   66f08:	push	{r4, r5, r6, sl, fp, lr}
   66f0c:	add	fp, sp, #16
   66f10:	mov	r5, r2
   66f14:	mov	r6, r1
   66f18:	mov	r4, r0
   66f1c:	ldr	r1, [r1, #48]	; 0x30
   66f20:	cmp	r1, #0
   66f24:	beq	66f3c <fputs@plt+0x55b88>
   66f28:	mov	r0, r4
   66f2c:	mov	r2, r5
   66f30:	bl	66f08 <fputs@plt+0x55b54>
   66f34:	cmp	r0, #0
   66f38:	popne	{r4, r5, r6, sl, fp, pc}
   66f3c:	ldr	r1, [r6]
   66f40:	ldr	r2, [r1]
   66f44:	mov	r0, #0
   66f48:	cmp	r2, r5
   66f4c:	ble	66f68 <fputs@plt+0x55bb4>
   66f50:	ldr	r0, [r1, #4]
   66f54:	add	r1, r5, r5, lsl #2
   66f58:	ldr	r1, [r0, r1, lsl #2]
   66f5c:	mov	r0, r4
   66f60:	pop	{r4, r5, r6, sl, fp, lr}
   66f64:	b	58148 <fputs@plt+0x46d94>
   66f68:	pop	{r4, r5, r6, sl, fp, pc}
   66f6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66f70:	add	fp, sp, #28
   66f74:	sub	sp, sp, #20
   66f78:	mov	r5, r0
   66f7c:	ldr	r0, [r0]
   66f80:	str	r1, [sp, #8]
   66f84:	ldr	r7, [r1, #44]	; 0x2c
   66f88:	ldr	r1, [r7]
   66f8c:	str	r1, [sp, #16]
   66f90:	add	r1, r1, #1
   66f94:	str	r0, [sp, #4]
   66f98:	mov	r2, #1
   66f9c:	bl	5666c <fputs@plt+0x452b8>
   66fa0:	mov	sl, r0
   66fa4:	cmp	r0, #0
   66fa8:	beq	67064 <fputs@plt+0x55cb0>
   66fac:	ldr	r0, [sp, #16]
   66fb0:	cmp	r0, #1
   66fb4:	blt	67064 <fputs@plt+0x55cb0>
   66fb8:	add	r0, sl, #20
   66fbc:	str	r0, [sp, #12]
   66fc0:	mov	r8, #0
   66fc4:	mov	r9, #16
   66fc8:	ldr	r0, [r7, #4]
   66fcc:	add	r0, r0, r9
   66fd0:	ldr	r6, [r0, #-16]
   66fd4:	ldrb	r1, [r6, #5]
   66fd8:	tst	r1, #1
   66fdc:	bne	67024 <fputs@plt+0x55c70>
   66fe0:	ldrh	r0, [r0]
   66fe4:	sub	r2, r0, #1
   66fe8:	mov	r0, r5
   66fec:	ldr	r1, [sp, #8]
   66ff0:	bl	66f08 <fputs@plt+0x55b54>
   66ff4:	mov	r4, r0
   66ff8:	cmp	r0, #0
   66ffc:	ldreq	r0, [sp, #4]
   67000:	ldreq	r4, [r0, #8]
   67004:	ldr	r2, [r4]
   67008:	mov	r0, r5
   6700c:	mov	r1, r6
   67010:	bl	5e688 <fputs@plt+0x4d2d4>
   67014:	ldr	r1, [r7, #4]
   67018:	add	r1, r1, r9
   6701c:	str	r0, [r1, #-16]
   67020:	b	67034 <fputs@plt+0x55c80>
   67024:	mov	r0, r5
   67028:	mov	r1, r6
   6702c:	bl	58148 <fputs@plt+0x46d94>
   67030:	mov	r4, r0
   67034:	ldr	r0, [sp, #12]
   67038:	str	r4, [r0, r8, lsl #2]
   6703c:	ldr	r0, [r7, #4]
   67040:	add	r0, r0, r9
   67044:	ldrb	r0, [r0, #-4]
   67048:	ldr	r1, [sl, #16]
   6704c:	strb	r0, [r1, r8]
   67050:	add	r9, r9, #20
   67054:	add	r8, r8, #1
   67058:	ldr	r0, [sp, #16]
   6705c:	cmp	r0, r8
   67060:	bne	66fc8 <fputs@plt+0x55c14>
   67064:	mov	r0, sl
   67068:	sub	sp, fp, #28
   6706c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67070:	cmp	r1, #1
   67074:	bxlt	lr
   67078:	push	{fp, lr}
   6707c:	mov	fp, sp
   67080:	sub	sp, sp, #8
   67084:	mov	r3, r2
   67088:	mov	r2, r1
   6708c:	mov	r1, #1
   67090:	str	r1, [sp]
   67094:	mov	r1, #138	; 0x8a
   67098:	bl	4644c <fputs@plt+0x35098>
   6709c:	mov	sp, fp
   670a0:	pop	{fp, pc}
   670a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   670a8:	add	fp, sp, #28
   670ac:	sub	sp, sp, #28
   670b0:	mov	r6, r3
   670b4:	mov	r7, r2
   670b8:	str	r1, [sp, #24]
   670bc:	mov	r9, r0
   670c0:	ldr	r4, [r0, #8]
   670c4:	mov	r0, r4
   670c8:	bl	5afb8 <fputs@plt+0x49c04>
   670cc:	str	r0, [sp, #20]
   670d0:	mov	r0, r4
   670d4:	bl	57ff0 <fputs@plt+0x46c3c>
   670d8:	mov	r8, r0
   670dc:	ldr	r2, [fp, #12]
   670e0:	cmp	r2, #0
   670e4:	beq	67198 <fputs@plt+0x55de4>
   670e8:	mov	r0, r4
   670ec:	mov	r1, #46	; 0x2e
   670f0:	bl	57fcc <fputs@plt+0x46c18>
   670f4:	str	r0, [sp, #16]
   670f8:	ldr	r5, [r7, #8]
   670fc:	mov	sl, r6
   67100:	ldr	r6, [r7, #12]
   67104:	ldr	r0, [fp, #16]
   67108:	bl	619bc <fputs@plt+0x50608>
   6710c:	mvn	r0, #5
   67110:	str	r6, [sp]
   67114:	mov	r6, sl
   67118:	ldr	r1, [fp, #16]
   6711c:	str	r1, [sp, #4]
   67120:	str	r0, [sp, #8]
   67124:	ldr	r0, [fp, #12]
   67128:	add	sl, r0, #1
   6712c:	mov	r0, r4
   67130:	mov	r1, #42	; 0x2a
   67134:	mov	r2, r5
   67138:	mov	r3, sl
   6713c:	bl	560f8 <fputs@plt+0x44d44>
   67140:	add	r2, r0, #2
   67144:	str	r2, [sp]
   67148:	mov	r0, r4
   6714c:	mov	r1, #43	; 0x2b
   67150:	mov	r3, r8
   67154:	bl	4644c <fputs@plt+0x35098>
   67158:	mov	r0, r4
   6715c:	ldr	r1, [sp, #16]
   67160:	bl	560e4 <fputs@plt+0x44d30>
   67164:	ldr	r2, [r7, #8]
   67168:	ldr	r0, [r7, #12]
   6716c:	sub	r0, r0, #1
   67170:	str	r0, [sp]
   67174:	mov	r0, r4
   67178:	mov	r1, #30
   6717c:	mov	r3, sl
   67180:	bl	4644c <fputs@plt+0x35098>
   67184:	mov	r0, r4
   67188:	mov	r1, #22
   6718c:	mov	r2, #1
   67190:	ldr	r3, [fp, #12]
   67194:	bl	56a58 <fputs@plt+0x456a4>
   67198:	ldr	r0, [r9]
   6719c:	ldrb	r1, [r0, #69]	; 0x45
   671a0:	mov	r0, #0
   671a4:	cmp	r1, #0
   671a8:	beq	671b4 <fputs@plt+0x55e00>
   671ac:	sub	sp, fp, #28
   671b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   671b4:	ldr	r0, [sp, #24]
   671b8:	ldr	r1, [r0, #16]
   671bc:	mov	r0, r4
   671c0:	mov	r2, r8
   671c4:	bl	67070 <fputs@plt+0x55cbc>
   671c8:	ldrb	r0, [r6]
   671cc:	sub	r0, r0, #10
   671d0:	cmp	r0, #3
   671d4:	bhi	67208 <fputs@plt+0x55e54>
   671d8:	add	r1, pc, #0
   671dc:	ldr	pc, [r1, r0, lsl #2]
   671e0:	strdeq	r7, [r6], -r0
   671e4:	andeq	r7, r6, r0, lsr r2
   671e8:	andeq	r7, r6, ip, lsr #5
   671ec:	andeq	r7, r6, r0, lsr r3
   671f0:	ldr	r2, [r6, #4]
   671f4:	ldr	r1, [r7, #8]
   671f8:	mov	r0, r9
   671fc:	mov	r3, #1
   67200:	bl	6517c <fputs@plt+0x53dc8>
   67204:	b	67378 <fputs@plt+0x55fc4>
   67208:	ldr	r2, [r7, #8]
   6720c:	ldr	r3, [r7, #12]
   67210:	mov	r0, r4
   67214:	mov	r1, #33	; 0x21
   67218:	bl	56a58 <fputs@plt+0x456a4>
   6721c:	ldr	r1, [r7, #8]
   67220:	ldr	r2, [r7, #12]
   67224:	mov	r0, r9
   67228:	bl	57e3c <fputs@plt+0x46a88>
   6722c:	b	67378 <fputs@plt+0x55fc4>
   67230:	ldrb	r1, [r6, #1]!
   67234:	ldr	r0, [sp, #24]
   67238:	ldr	r0, [r0]
   6723c:	ldr	r0, [r0, #4]
   67240:	ldr	r0, [r0]
   67244:	bl	5ae2c <fputs@plt+0x49a78>
   67248:	strb	r0, [r6]
   6724c:	mov	r0, r9
   67250:	bl	58f08 <fputs@plt+0x47b54>
   67254:	mov	r5, r0
   67258:	ldr	r2, [r7, #8]
   6725c:	mov	r0, #1
   67260:	stm	sp, {r5, r6}
   67264:	str	r0, [sp, #8]
   67268:	mov	r0, r4
   6726c:	mov	r1, #49	; 0x31
   67270:	mov	r3, #1
   67274:	bl	560f8 <fputs@plt+0x44d44>
   67278:	ldr	r1, [r7, #8]
   6727c:	mov	r0, r9
   67280:	mov	r2, #1
   67284:	bl	57e3c <fputs@plt+0x46a88>
   67288:	ldr	r2, [r6, #3]
   6728c:	mov	r0, r4
   67290:	mov	r1, #110	; 0x6e
   67294:	mov	r3, r5
   67298:	bl	56a58 <fputs@plt+0x456a4>
   6729c:	mov	r0, r9
   672a0:	mov	r1, r5
   672a4:	bl	58f44 <fputs@plt+0x47b90>
   672a8:	b	67378 <fputs@plt+0x55fc4>
   672ac:	mov	r0, r9
   672b0:	bl	58f08 <fputs@plt+0x47b54>
   672b4:	mov	sl, r0
   672b8:	mov	r0, r9
   672bc:	bl	58f08 <fputs@plt+0x47b54>
   672c0:	mov	r5, r0
   672c4:	ldr	r2, [r7, #8]
   672c8:	ldr	r3, [r7, #12]
   672cc:	str	sl, [sp]
   672d0:	mov	r0, r4
   672d4:	mov	r1, #49	; 0x31
   672d8:	bl	4644c <fputs@plt+0x35098>
   672dc:	ldr	r2, [r6, #4]
   672e0:	mov	r0, r4
   672e4:	mov	r1, #74	; 0x4a
   672e8:	mov	r3, r5
   672ec:	bl	56a58 <fputs@plt+0x456a4>
   672f0:	ldr	r2, [r6, #4]
   672f4:	str	r5, [sp]
   672f8:	mov	r0, r4
   672fc:	mov	r1, #75	; 0x4b
   67300:	mov	r3, sl
   67304:	bl	4644c <fputs@plt+0x35098>
   67308:	mov	r0, r4
   6730c:	mov	r1, #8
   67310:	bl	1aaa0 <fputs@plt+0x96ec>
   67314:	mov	r0, r9
   67318:	mov	r1, r5
   6731c:	bl	58f44 <fputs@plt+0x47b90>
   67320:	mov	r0, r9
   67324:	mov	r1, sl
   67328:	bl	58f44 <fputs@plt+0x47b90>
   6732c:	b	67378 <fputs@plt+0x55fc4>
   67330:	ldr	r0, [r6, #8]
   67334:	cmp	r0, #0
   67338:	bne	67354 <fputs@plt+0x55fa0>
   6733c:	ldr	r1, [r7, #12]
   67340:	mov	r0, r9
   67344:	bl	58308 <fputs@plt+0x46f54>
   67348:	str	r0, [r6, #8]
   6734c:	ldr	r0, [r7, #12]
   67350:	str	r0, [r6, #12]
   67354:	ldr	r2, [r6, #8]
   67358:	ldr	r1, [r7, #8]
   6735c:	ldr	r3, [r7, #12]
   67360:	mov	r0, r9
   67364:	bl	6517c <fputs@plt+0x53dc8>
   67368:	ldr	r2, [r6, #4]
   6736c:	mov	r0, r4
   67370:	mov	r1, #18
   67374:	bl	57fcc <fputs@plt+0x46c18>
   67378:	ldr	r5, [fp, #8]
   6737c:	ldr	r0, [sp, #24]
   67380:	ldr	r2, [r0, #12]
   67384:	cmp	r2, #0
   67388:	beq	6739c <fputs@plt+0x55fe8>
   6738c:	ldr	r3, [fp, #20]
   67390:	mov	r0, r4
   67394:	mov	r1, #141	; 0x8d
   67398:	bl	56a58 <fputs@plt+0x456a4>
   6739c:	mov	r0, r4
   673a0:	mov	r1, r8
   673a4:	bl	58114 <fputs@plt+0x46d60>
   673a8:	mov	r0, r4
   673ac:	mov	r1, #15
   673b0:	mov	r2, r5
   673b4:	bl	57fcc <fputs@plt+0x46c18>
   673b8:	ldr	r0, [sp, #20]
   673bc:	sub	sp, fp, #28
   673c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   673c4:	mov	r2, r1
   673c8:	mov	r1, #3
   673cc:	b	59ef0 <fputs@plt+0x48b3c>
   673d0:	mov	r1, #0
   673d4:	strh	r1, [r0, #40]	; 0x28
   673d8:	mov	r2, #3
   673dc:	strh	r2, [r0, #44]	; 0x2c
   673e0:	str	r1, [r0, #36]	; 0x24
   673e4:	add	r1, r0, #56	; 0x38
   673e8:	str	r1, [r0, #48]	; 0x30
   673ec:	bx	lr
   673f0:	mov	r2, r1
   673f4:	mov	r3, #0
   673f8:	strd	r2, [r0]
   673fc:	mov	r1, #8
   67400:	add	r2, r0, #24
   67404:	str	r3, [r0, #12]
   67408:	str	r1, [r0, #16]
   6740c:	str	r2, [r0, #20]
   67410:	bx	lr
   67414:	push	{r4, r5, r6, r7, fp, lr}
   67418:	add	fp, sp, #16
   6741c:	mov	r5, r2
   67420:	mov	r6, r1
   67424:	mov	r4, r0
   67428:	mov	r0, r1
   6742c:	b	67448 <fputs@plt+0x56094>
   67430:	ldr	r1, [r7, #12]
   67434:	mov	r0, r4
   67438:	mov	r2, r5
   6743c:	bl	67414 <fputs@plt+0x56060>
   67440:	ldr	r6, [r7, #16]
   67444:	mov	r0, r6
   67448:	bl	59c40 <fputs@plt+0x4888c>
   6744c:	strb	r5, [r4, #8]
   67450:	cmp	r0, #0
   67454:	popeq	{r4, r5, r6, r7, fp, pc}
   67458:	mov	r7, r0
   6745c:	ldrb	r0, [r0]
   67460:	cmp	r0, r5
   67464:	beq	67430 <fputs@plt+0x5607c>
   67468:	mov	r0, r4
   6746c:	mov	r1, r6
   67470:	mov	r2, #0
   67474:	pop	{r4, r5, r6, r7, fp, lr}
   67478:	b	6a788 <fputs@plt+0x593d4>
   6747c:	ldr	r2, [r0]
   67480:	add	r3, r2, #1
   67484:	str	r3, [r0], r2, lsl #2
   67488:	str	r1, [r0, #4]
   6748c:	bx	lr
   67490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67494:	add	fp, sp, #28
   67498:	sub	sp, sp, #12
   6749c:	mov	r6, r1
   674a0:	ldrb	r1, [r1, #37]	; 0x25
   674a4:	tst	r1, #4
   674a8:	ldrne	sl, [r6, #64]	; 0x40
   674ac:	cmpne	sl, #0
   674b0:	bne	674bc <fputs@plt+0x56108>
   674b4:	sub	sp, fp, #28
   674b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   674bc:	ldr	r1, [sl]
   674c0:	cmp	r1, #1
   674c4:	blt	674b4 <fputs@plt+0x56100>
   674c8:	ldr	r4, [r6, #16]
   674cc:	mov	r5, #0
   674d0:	mov	r7, #0
   674d4:	mov	r8, #0
   674d8:	ldrsh	r1, [r4, #34]	; 0x22
   674dc:	cmp	r8, r1
   674e0:	bge	675ac <fputs@plt+0x561f8>
   674e4:	ldr	r3, [r4, #4]
   674e8:	add	r1, r3, r8, lsl #4
   674ec:	ldrb	r1, [r1, #15]
   674f0:	tst	r1, #2
   674f4:	bne	6750c <fputs@plt+0x56158>
   674f8:	ldrsh	r1, [r4, #34]	; 0x22
   674fc:	add	r8, r8, #1
   67500:	cmp	r8, r1
   67504:	blt	674e8 <fputs@plt+0x56134>
   67508:	b	675ac <fputs@plt+0x561f8>
   6750c:	str	r5, [sp]
   67510:	mov	r1, #152	; 0x98
   67514:	str	r2, [sp, #8]
   67518:	mov	r2, #0
   6751c:	mov	r9, r0
   67520:	mov	r3, #0
   67524:	bl	4ae18 <fputs@plt+0x39a64>
   67528:	cmp	r0, #0
   6752c:	beq	674b4 <fputs@plt+0x56100>
   67530:	mov	r5, r0
   67534:	ldr	r0, [r6, #44]	; 0x2c
   67538:	strh	r8, [r5, #32]
   6753c:	str	r4, [r5, #44]	; 0x2c
   67540:	str	r0, [r5, #28]
   67544:	ldr	r0, [sl, #4]
   67548:	add	r1, r7, r7, lsl #2
   6754c:	ldr	r1, [r0, r1, lsl #2]
   67550:	ldr	r0, [r9]
   67554:	mov	r2, #0
   67558:	bl	5a3c8 <fputs@plt+0x49014>
   6755c:	mov	r3, r0
   67560:	mov	r0, #0
   67564:	str	r0, [sp]
   67568:	mov	r0, r9
   6756c:	mov	r1, #79	; 0x4f
   67570:	mov	r2, r5
   67574:	bl	4ae18 <fputs@plt+0x39a64>
   67578:	mov	r1, r0
   6757c:	ldr	r0, [sp, #8]
   67580:	mov	r2, #1
   67584:	bl	6a788 <fputs@plt+0x593d4>
   67588:	mov	r5, #0
   6758c:	mov	r0, r9
   67590:	ldr	r2, [sp, #8]
   67594:	add	r7, r7, #1
   67598:	add	r8, r8, #1
   6759c:	ldr	r1, [sl]
   675a0:	cmp	r7, r1
   675a4:	blt	674d8 <fputs@plt+0x56124>
   675a8:	b	674b4 <fputs@plt+0x56100>
   675ac:	ldr	r2, [r4]
   675b0:	movw	r1, #27348	; 0x6ad4
   675b4:	movt	r1, #8
   675b8:	mov	r3, r7
   675bc:	sub	sp, fp, #28
   675c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   675c4:	b	1a8e8 <fputs@plt+0x9534>
   675c8:	push	{r4, r5, r6, sl, fp, lr}
   675cc:	add	fp, sp, #16
   675d0:	mov	r5, r0
   675d4:	ldr	r0, [r1, #12]
   675d8:	cmp	r0, #1
   675dc:	poplt	{r4, r5, r6, sl, fp, pc}
   675e0:	mov	r4, r1
   675e4:	add	r6, r0, #1
   675e8:	sub	r2, r6, #2
   675ec:	mov	r0, r5
   675f0:	mov	r1, r4
   675f4:	bl	6a8e0 <fputs@plt+0x5952c>
   675f8:	sub	r6, r6, #1
   675fc:	cmp	r6, #1
   67600:	bgt	675e8 <fputs@plt+0x56234>
   67604:	pop	{r4, r5, r6, sl, fp, pc}
   67608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6760c:	add	fp, sp, #28
   67610:	sub	sp, sp, #20
   67614:	mov	r6, r2
   67618:	ldr	r2, [r1]
   6761c:	mov	r9, #0
   67620:	cmp	r2, #1
   67624:	bne	67750 <fputs@plt+0x5639c>
   67628:	mov	sl, r3
   6762c:	str	r0, [sp, #16]
   67630:	ldr	r8, [r1, #24]
   67634:	ldr	r4, [r1, #52]	; 0x34
   67638:	ldr	r0, [r3]
   6763c:	cmp	r0, #1
   67640:	blt	67690 <fputs@plt+0x562dc>
   67644:	ldr	r7, [sl, #4]
   67648:	mov	r5, #0
   6764c:	ldr	r0, [r7]
   67650:	bl	59c40 <fputs@plt+0x4888c>
   67654:	ldrb	r1, [r0]
   67658:	cmp	r1, #152	; 0x98
   6765c:	ldreq	r1, [r0, #28]
   67660:	cmpeq	r1, r4
   67664:	beq	67680 <fputs@plt+0x562cc>
   67668:	add	r7, r7, #20
   6766c:	add	r5, r5, #1
   67670:	ldr	r0, [sl]
   67674:	cmp	r5, r0
   67678:	blt	6764c <fputs@plt+0x56298>
   6767c:	b	67690 <fputs@plt+0x562dc>
   67680:	ldrsh	r0, [r0, #32]
   67684:	cmp	r0, #0
   67688:	bge	67668 <fputs@plt+0x562b4>
   6768c:	b	6774c <fputs@plt+0x56398>
   67690:	ldr	r7, [r8, #8]
   67694:	cmp	r7, #0
   67698:	beq	67750 <fputs@plt+0x5639c>
   6769c:	mov	r8, #2
   676a0:	mvn	r9, #0
   676a4:	ldrb	r0, [r7, #54]	; 0x36
   676a8:	cmp	r0, #0
   676ac:	beq	67738 <fputs@plt+0x56384>
   676b0:	ldrh	r0, [r7, #50]	; 0x32
   676b4:	mov	r5, #0
   676b8:	cmp	r0, #0
   676bc:	beq	6772c <fputs@plt+0x56378>
   676c0:	str	r9, [sp]
   676c4:	str	r9, [sp, #4]
   676c8:	str	r8, [sp, #8]
   676cc:	str	r7, [sp, #12]
   676d0:	mov	r0, r6
   676d4:	mov	r1, r4
   676d8:	mov	r2, r5
   676dc:	bl	6c348 <fputs@plt+0x5af94>
   676e0:	cmp	r0, #0
   676e4:	bne	6771c <fputs@plt+0x56368>
   676e8:	str	r5, [sp]
   676ec:	ldr	r0, [sp, #16]
   676f0:	mov	r1, sl
   676f4:	mov	r2, r4
   676f8:	mov	r3, r7
   676fc:	bl	6c3f0 <fputs@plt+0x5b03c>
   67700:	cmp	r0, #0
   67704:	blt	6772c <fputs@plt+0x56378>
   67708:	mov	r0, r7
   6770c:	mov	r1, r5
   67710:	bl	6c4c4 <fputs@plt+0x5b110>
   67714:	cmp	r0, #0
   67718:	beq	6772c <fputs@plt+0x56378>
   6771c:	ldrh	r0, [r7, #50]	; 0x32
   67720:	add	r5, r5, #1
   67724:	cmp	r5, r0
   67728:	bcc	676c0 <fputs@plt+0x5630c>
   6772c:	ldrh	r0, [r7, #50]	; 0x32
   67730:	cmp	r5, r0
   67734:	beq	6774c <fputs@plt+0x56398>
   67738:	ldr	r7, [r7, #20]
   6773c:	cmp	r7, #0
   67740:	bne	676a4 <fputs@plt+0x562f0>
   67744:	mov	r9, #0
   67748:	b	67750 <fputs@plt+0x5639c>
   6774c:	mov	r9, #1
   67750:	mov	r0, r9
   67754:	sub	sp, fp, #28
   67758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6775c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67760:	add	fp, sp, #28
   67764:	sub	sp, sp, #28
   67768:	ldr	r4, [r0]
   6776c:	ldrb	r1, [r4, #36]	; 0x24
   67770:	mov	r5, #0
   67774:	tst	r1, #32
   67778:	bne	67798 <fputs@plt+0x563e4>
   6777c:	ldr	r6, [r4, #4]
   67780:	ldr	r7, [r6, #24]
   67784:	ldrb	r1, [r7, #42]	; 0x2a
   67788:	tst	r1, #16
   6778c:	ldrbeq	r1, [r6, #45]	; 0x2d
   67790:	tsteq	r1, #2
   67794:	beq	677a4 <fputs@plt+0x563f0>
   67798:	mov	r0, r5
   6779c:	sub	sp, fp, #28
   677a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   677a4:	ldr	r1, [r6, #52]	; 0x34
   677a8:	ldr	r8, [r0, #12]
   677ac:	mov	r0, #0
   677b0:	strh	r0, [r8, #42]	; 0x2a
   677b4:	str	r0, [r8, #36]	; 0x24
   677b8:	mov	r2, #130	; 0x82
   677bc:	str	r0, [sp]
   677c0:	stmib	sp, {r0, r2}
   677c4:	str	r0, [sp, #12]
   677c8:	add	r9, r4, #328	; 0x148
   677cc:	mov	r0, r9
   677d0:	str	r1, [sp, #24]
   677d4:	mvn	r2, #0
   677d8:	bl	6c348 <fputs@plt+0x5af94>
   677dc:	cmp	r0, #0
   677e0:	beq	6780c <fputs@plt+0x56458>
   677e4:	movw	r1, #4353	; 0x1101
   677e8:	str	r1, [r8, #36]	; 0x24
   677ec:	ldr	r1, [r8, #48]	; 0x30
   677f0:	str	r0, [r1]
   677f4:	mov	r0, #1
   677f8:	strh	r0, [r8, #24]
   677fc:	strh	r0, [r8, #40]	; 0x28
   67800:	mov	r0, #33	; 0x21
   67804:	strh	r0, [r8, #20]
   67808:	b	678b8 <fputs@plt+0x56504>
   6780c:	str	r6, [sp, #20]
   67810:	ldr	r5, [r7, #8]
   67814:	cmp	r5, #0
   67818:	beq	678b8 <fputs@plt+0x56504>
   6781c:	mov	r6, #0
   67820:	ldrb	r0, [r5, #54]	; 0x36
   67824:	cmp	r0, #0
   67828:	beq	678ac <fputs@plt+0x564f8>
   6782c:	ldr	r0, [r5, #36]	; 0x24
   67830:	cmp	r0, #0
   67834:	bne	678ac <fputs@plt+0x564f8>
   67838:	ldrh	r0, [r5, #50]	; 0x32
   6783c:	cmp	r0, #3
   67840:	bhi	678ac <fputs@plt+0x564f8>
   67844:	ldrb	r0, [r5, #55]	; 0x37
   67848:	tst	r0, #8
   6784c:	mov	sl, #130	; 0x82
   67850:	movweq	sl, #2
   67854:	ldrh	r0, [r5, #50]	; 0x32
   67858:	mov	r7, #0
   6785c:	cmp	r0, #0
   67860:	beq	678a0 <fputs@plt+0x564ec>
   67864:	str	r6, [sp]
   67868:	stmib	sp, {r6, sl}
   6786c:	str	r5, [sp, #12]
   67870:	mov	r0, r9
   67874:	ldr	r1, [sp, #24]
   67878:	mov	r2, r7
   6787c:	bl	6c348 <fputs@plt+0x5af94>
   67880:	cmp	r0, #0
   67884:	beq	678a0 <fputs@plt+0x564ec>
   67888:	ldr	r1, [r8, #48]	; 0x30
   6788c:	str	r0, [r1, r7, lsl #2]
   67890:	add	r7, r7, #1
   67894:	ldrh	r0, [r5, #50]	; 0x32
   67898:	cmp	r7, r0
   6789c:	bcc	67864 <fputs@plt+0x564b0>
   678a0:	ldrh	r0, [r5, #50]	; 0x32
   678a4:	cmp	r7, r0
   678a8:	beq	67918 <fputs@plt+0x56564>
   678ac:	ldr	r5, [r5, #20]
   678b0:	cmp	r5, #0
   678b4:	bne	67820 <fputs@plt+0x5646c>
   678b8:	ldr	r0, [r8, #36]	; 0x24
   678bc:	cmp	r0, #0
   678c0:	beq	67910 <fputs@plt+0x5655c>
   678c4:	mov	r5, #1
   678c8:	strh	r5, [r8, #22]
   678cc:	str	r8, [r4, #800]	; 0x320
   678d0:	add	r0, r4, #68	; 0x44
   678d4:	ldr	r7, [sp, #24]
   678d8:	mov	r1, r7
   678dc:	bl	6b358 <fputs@plt+0x59fa4>
   678e0:	strd	r0, [r8, #8]
   678e4:	strh	r5, [r4, #32]
   678e8:	str	r7, [r4, #740]	; 0x2e4
   678ec:	ldr	r0, [r4, #8]
   678f0:	cmp	r0, #0
   678f4:	ldrne	r0, [r0]
   678f8:	strbne	r0, [r4, #38]	; 0x26
   678fc:	ldrb	r0, [r4, #37]	; 0x25
   67900:	tst	r0, #4
   67904:	movne	r5, #1
   67908:	strbne	r5, [r4, #42]	; 0x2a
   6790c:	b	67798 <fputs@plt+0x563e4>
   67910:	mov	r5, #0
   67914:	b	67798 <fputs@plt+0x563e4>
   67918:	movw	r0, #4609	; 0x1201
   6791c:	str	r0, [r8, #36]	; 0x24
   67920:	ldrb	r0, [r5, #55]	; 0x37
   67924:	tst	r0, #32
   67928:	bne	67950 <fputs@plt+0x5659c>
   6792c:	ldr	r0, [sp, #20]
   67930:	ldr	r6, [r0, #64]	; 0x40
   67934:	ldr	r9, [r0, #68]	; 0x44
   67938:	mov	r0, r5
   6793c:	bl	6c8c8 <fputs@plt+0x5b514>
   67940:	bic	r1, r9, r1
   67944:	bic	r0, r6, r0
   67948:	orrs	r0, r0, r1
   6794c:	bne	67958 <fputs@plt+0x565a4>
   67950:	movw	r0, #4673	; 0x1241
   67954:	str	r0, [r8, #36]	; 0x24
   67958:	strh	r7, [r8, #24]
   6795c:	strh	r7, [r8, #40]	; 0x28
   67960:	str	r5, [r8, #28]
   67964:	mov	r0, #39	; 0x27
   67968:	strh	r0, [r8, #20]
   6796c:	b	678b8 <fputs@plt+0x56504>
   67970:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67974:	add	fp, sp, #28
   67978:	sub	sp, sp, #52	; 0x34
   6797c:	ldr	r4, [r0]
   67980:	str	r0, [sp, #28]
   67984:	ldr	r7, [r0, #12]
   67988:	ldm	r4, {r0, r5}
   6798c:	ldr	r0, [r0]
   67990:	str	r0, [sp, #12]
   67994:	ldrb	r6, [r4, #43]	; 0x2b
   67998:	mov	r0, r7
   6799c:	bl	673d0 <fputs@plt+0x5601c>
   679a0:	cmp	r6, #0
   679a4:	str	r7, [sp, #16]
   679a8:	beq	67b7c <fputs@plt+0x567c8>
   679ac:	add	r0, r6, r6, lsl #3
   679b0:	add	r0, r5, r0, lsl #3
   679b4:	add	r8, r0, #8
   679b8:	add	r0, r5, #124	; 0x7c
   679bc:	str	r0, [sp, #32]
   679c0:	add	r0, r7, #8
   679c4:	str	r0, [sp, #24]
   679c8:	add	r7, r4, #68	; 0x44
   679cc:	add	sl, r5, #8
   679d0:	mov	r4, #0
   679d4:	mov	r0, #0
   679d8:	str	r0, [fp, #-32]	; 0xffffffe0
   679dc:	mov	r0, #0
   679e0:	str	r0, [fp, #-36]	; 0xffffffdc
   679e4:	mov	r0, #0
   679e8:	str	r0, [sp, #40]	; 0x28
   679ec:	mov	r0, #0
   679f0:	str	r0, [sp, #36]	; 0x24
   679f4:	mov	r9, #0
   679f8:	ldr	r0, [sp, #16]
   679fc:	strb	r9, [r0, #16]
   67a00:	ldr	r1, [sl, #44]	; 0x2c
   67a04:	mov	r0, r7
   67a08:	bl	6b358 <fputs@plt+0x59fa4>
   67a0c:	ldr	r2, [sp, #24]
   67a10:	strd	r0, [r2]
   67a14:	ldrb	r0, [sl, #36]	; 0x24
   67a18:	str	r0, [sp, #20]
   67a1c:	orr	r0, r0, r4
   67a20:	ands	r0, r0, #10
   67a24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   67a28:	ldr	r0, [sp, #36]	; 0x24
   67a2c:	movne	r3, r0
   67a30:	ldr	r2, [fp, #-32]	; 0xffffffe0
   67a34:	ldr	r0, [sp, #40]	; 0x28
   67a38:	movne	r2, r0
   67a3c:	ldr	r0, [sl, #16]
   67a40:	ldrb	r0, [r0, #42]	; 0x2a
   67a44:	tst	r0, #16
   67a48:	str	r2, [fp, #-32]	; 0xffffffe0
   67a4c:	str	r3, [fp, #-36]	; 0xffffffdc
   67a50:	bne	67a74 <fputs@plt+0x566c0>
   67a54:	ldr	r0, [sp, #28]
   67a58:	bl	6cd5c <fputs@plt+0x5b9a8>
   67a5c:	mov	r6, r0
   67a60:	mov	r5, #0
   67a64:	mov	r4, #0
   67a68:	cmp	r6, #0
   67a6c:	beq	67b04 <fputs@plt+0x56750>
   67a70:	b	67b88 <fputs@plt+0x567d4>
   67a74:	add	r0, sl, #72	; 0x48
   67a78:	mov	r5, #0
   67a7c:	cmp	r0, r8
   67a80:	mov	r4, #0
   67a84:	bcs	67ae0 <fputs@plt+0x5672c>
   67a88:	mov	r5, #0
   67a8c:	ldr	r6, [sp, #32]
   67a90:	mov	r4, #0
   67a94:	b	67aa4 <fputs@plt+0x566f0>
   67a98:	mov	r5, #0
   67a9c:	mov	r4, #0
   67aa0:	b	67acc <fputs@plt+0x56718>
   67aa4:	orrs	r0, r5, r4
   67aa8:	bne	67ab8 <fputs@plt+0x56704>
   67aac:	ldrb	r0, [r6, #-8]
   67ab0:	tst	r0, #10
   67ab4:	beq	67a98 <fputs@plt+0x566e4>
   67ab8:	ldr	r1, [r6]
   67abc:	mov	r0, r7
   67ac0:	bl	6b358 <fputs@plt+0x59fa4>
   67ac4:	orr	r4, r1, r4
   67ac8:	orr	r5, r0, r5
   67acc:	add	r0, r6, #72	; 0x48
   67ad0:	add	r1, r6, #28
   67ad4:	cmp	r1, r8
   67ad8:	mov	r6, r0
   67adc:	bcc	67aa4 <fputs@plt+0x566f0>
   67ae0:	str	r5, [sp]
   67ae4:	str	r4, [sp, #4]
   67ae8:	ldr	r0, [sp, #28]
   67aec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   67af0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   67af4:	bl	6c948 <fputs@plt+0x5b594>
   67af8:	mov	r6, r0
   67afc:	cmp	r6, #0
   67b00:	bne	67b88 <fputs@plt+0x567d4>
   67b04:	str	r5, [sp]
   67b08:	str	r4, [sp, #4]
   67b0c:	ldr	r0, [sp, #28]
   67b10:	ldr	r2, [fp, #-32]	; 0xffffffe0
   67b14:	ldr	r3, [fp, #-36]	; 0xffffffdc
   67b18:	bl	6d280 <fputs@plt+0x5becc>
   67b1c:	cmp	r0, #0
   67b20:	bne	67b84 <fputs@plt+0x567d0>
   67b24:	ldr	r0, [sp, #12]
   67b28:	ldrb	r0, [r0, #69]	; 0x45
   67b2c:	mov	r6, #0
   67b30:	cmp	r0, #0
   67b34:	bne	67b88 <fputs@plt+0x567d4>
   67b38:	ldr	r0, [sp, #24]
   67b3c:	ldrd	r0, [r0]
   67b40:	ldr	r2, [sp, #36]	; 0x24
   67b44:	orr	r2, r1, r2
   67b48:	str	r2, [sp, #36]	; 0x24
   67b4c:	ldr	r1, [sp, #40]	; 0x28
   67b50:	orr	r1, r0, r1
   67b54:	str	r1, [sp, #40]	; 0x28
   67b58:	ldr	r0, [sp, #32]
   67b5c:	add	r0, r0, #72	; 0x48
   67b60:	str	r0, [sp, #32]
   67b64:	add	sl, sl, #72	; 0x48
   67b68:	add	r9, r9, #1
   67b6c:	cmp	sl, r8
   67b70:	ldr	r4, [sp, #20]
   67b74:	bcc	679f8 <fputs@plt+0x56644>
   67b78:	b	67b88 <fputs@plt+0x567d4>
   67b7c:	mov	r6, #0
   67b80:	b	67b88 <fputs@plt+0x567d4>
   67b84:	mov	r6, r0
   67b88:	ldr	r0, [sp, #12]
   67b8c:	ldr	r1, [sp, #16]
   67b90:	bl	6d6b4 <fputs@plt+0x5c300>
   67b94:	mov	r0, r6
   67b98:	sub	sp, fp, #28
   67b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67ba0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67ba4:	add	fp, sp, #28
   67ba8:	sub	sp, sp, #132	; 0x84
   67bac:	ldrb	r5, [r0, #43]	; 0x2b
   67bb0:	mov	r7, #10
   67bb4:	cmp	r5, #2
   67bb8:	movweq	r7, #5
   67bbc:	movwcc	r7, #1
   67bc0:	ldr	r2, [r0]
   67bc4:	str	r2, [sp, #20]
   67bc8:	ldr	r4, [r2]
   67bcc:	mov	r2, #0
   67bd0:	str	r1, [sp, #40]	; 0x28
   67bd4:	cmp	r1, #0
   67bd8:	str	r0, [sp, #72]	; 0x48
   67bdc:	ldrne	r0, [r0, #8]
   67be0:	cmpne	r0, #0
   67be4:	ldrne	r2, [r0]
   67be8:	mov	r0, #32
   67bec:	add	r0, r0, r5, lsl #2
   67bf0:	smulbb	r0, r7, r0
   67bf4:	str	r2, [sp, #64]	; 0x40
   67bf8:	lsl	r9, r2, #1
   67bfc:	add	r2, r9, r0, lsl #1
   67c00:	asr	r3, r2, #31
   67c04:	mov	r0, r4
   67c08:	mov	r6, r7
   67c0c:	bl	209ac <fputs@plt+0xf5f8>
   67c10:	cmp	r0, #0
   67c14:	subeq	sp, fp, #28
   67c18:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67c1c:	mov	r8, r0
   67c20:	vmov.i32	q8, #0	; 0x00000000
   67c24:	add	r0, r0, r6, lsl #5
   67c28:	mov	sl, r0
   67c2c:	vst1.64	{d16-d17}, [r0]!
   67c30:	vst1.64	{d16-d17}, [r0]
   67c34:	add	r1, r8, r6, lsl #6
   67c38:	mov	r0, #1
   67c3c:	orr	r0, r0, r6, lsl #1
   67c40:	lsl	r7, r5, #2
   67c44:	mov	r2, #0
   67c48:	str	r7, [sp, #28]
   67c4c:	mov	r3, r1
   67c50:	sub	r1, r8, r2, lsl #5
   67c54:	str	r3, [r1, #24]
   67c58:	add	r1, r3, r7
   67c5c:	sub	r2, r2, #1
   67c60:	add	r7, r0, r2
   67c64:	cmp	r7, #1
   67c68:	ldr	r7, [sp, #28]
   67c6c:	bgt	67c4c <fputs@plt+0x56898>
   67c70:	ldr	r0, [sp, #64]	; 0x40
   67c74:	cmp	r0, #0
   67c78:	str	r6, [fp, #-64]	; 0xffffffc0
   67c7c:	beq	67c9c <fputs@plt+0x568e8>
   67c80:	add	r0, r3, r5, lsl #2
   67c84:	str	r0, [sp, #48]	; 0x30
   67c88:	mov	r1, #0
   67c8c:	mov	r2, r9
   67c90:	bl	11174 <memset@plt>
   67c94:	ldr	r6, [fp, #-64]	; 0xffffffc0
   67c98:	b	67ca4 <fputs@plt+0x568f0>
   67c9c:	mov	r0, #0
   67ca0:	str	r0, [sp, #48]	; 0x30
   67ca4:	mov	r7, sl
   67ca8:	add	r0, r8, r6, lsl #5
   67cac:	ldr	r1, [sp, #20]
   67cb0:	ldr	r1, [r1, #428]	; 0x1ac
   67cb4:	cmp	r1, #48	; 0x30
   67cb8:	movcs	r1, #48	; 0x30
   67cbc:	strh	r1, [r0, #16]
   67cc0:	ldr	r1, [sp, #64]	; 0x40
   67cc4:	cmp	r1, #0
   67cc8:	mov	r9, r4
   67ccc:	beq	67cdc <fputs@plt+0x56928>
   67cd0:	cmp	r5, #0
   67cd4:	mvnne	r1, #0
   67cd8:	strb	r1, [r0, #22]
   67cdc:	cmp	r5, #0
   67ce0:	ldr	r6, [sp, #72]	; 0x48
   67ce4:	beq	68200 <fputs@plt+0x56e4c>
   67ce8:	str	r9, [sp, #16]
   67cec:	mov	r1, #1
   67cf0:	mov	r6, #0
   67cf4:	mov	r0, #0
   67cf8:	str	r0, [sp, #76]	; 0x4c
   67cfc:	mov	r0, #0
   67d00:	str	r0, [fp, #-52]	; 0xffffffcc
   67d04:	mov	ip, #0
   67d08:	str	r8, [sp, #12]
   67d0c:	mov	r0, r8
   67d10:	mov	lr, #0
   67d14:	str	r5, [sp, #24]
   67d18:	cmp	r1, #1
   67d1c:	str	r0, [sp, #80]	; 0x50
   67d20:	str	r7, [sp, #32]
   67d24:	bge	67d34 <fputs@plt+0x56980>
   67d28:	mov	r0, #0
   67d2c:	str	r0, [fp, #-44]	; 0xffffffd4
   67d30:	b	68108 <fputs@plt+0x56d54>
   67d34:	add	r0, r0, #52	; 0x34
   67d38:	str	r0, [sp, #36]	; 0x24
   67d3c:	ldr	r0, [sp, #76]	; 0x4c
   67d40:	lsl	r0, r0, #2
   67d44:	str	r0, [sp, #52]	; 0x34
   67d48:	mov	r0, #0
   67d4c:	mov	r3, r7
   67d50:	mov	r2, #0
   67d54:	str	r2, [fp, #-44]	; 0xffffffd4
   67d58:	str	r1, [sp, #44]	; 0x2c
   67d5c:	str	r0, [sp, #68]	; 0x44
   67d60:	ldr	r0, [sp, #72]	; 0x48
   67d64:	ldr	r9, [r0, #16]
   67d68:	cmp	r9, #0
   67d6c:	beq	680f0 <fputs@plt+0x56d3c>
   67d70:	add	r0, r3, #8
   67d74:	str	r0, [sp, #60]	; 0x3c
   67d78:	str	r3, [fp, #-76]	; 0xffffffb4
   67d7c:	b	67d98 <fputs@plt+0x569e4>
   67d80:	ldr	r8, [fp, #-44]	; 0xffffffd4
   67d84:	bne	67f84 <fputs@plt+0x56bd0>
   67d88:	ldrsh	r1, [r5, #16]
   67d8c:	cmp	r1, ip
   67d90:	bgt	67f84 <fputs@plt+0x56bd0>
   67d94:	b	680d8 <fputs@plt+0x56d24>
   67d98:	ldrsb	r7, [r3, #22]
   67d9c:	str	r6, [fp, #-36]	; 0xffffffdc
   67da0:	str	r6, [fp, #-40]	; 0xffffffd8
   67da4:	ldrd	r4, [r3]
   67da8:	ldrd	r0, [r9]
   67dac:	bic	r1, r1, r5
   67db0:	bic	r0, r0, r4
   67db4:	orrs	r0, r0, r1
   67db8:	bne	680e4 <fputs@plt+0x56d30>
   67dbc:	mov	sl, r9
   67dc0:	ldr	r2, [sl, #8]!
   67dc4:	and	r0, r2, r4
   67dc8:	ldr	r8, [sl, #4]
   67dcc:	and	r1, r8, r5
   67dd0:	orrs	r0, r0, r1
   67dd4:	bne	680e4 <fputs@plt+0x56d30>
   67dd8:	ldrb	r0, [r9, #37]	; 0x25
   67ddc:	tst	r0, #64	; 0x40
   67de0:	beq	67df0 <fputs@plt+0x56a3c>
   67de4:	ldrsh	r0, [r3, #16]
   67de8:	cmp	r0, #10
   67dec:	blt	680e4 <fputs@plt+0x56d30>
   67df0:	str	r2, [fp, #-56]	; 0xffffffc8
   67df4:	str	lr, [fp, #-72]	; 0xffffffb8
   67df8:	str	ip, [fp, #-60]	; 0xffffffc4
   67dfc:	ldrh	r0, [r9, #20]
   67e00:	ldrh	r1, [r3, #16]
   67e04:	str	r1, [fp, #-68]	; 0xffffffbc
   67e08:	add	r0, r1, r0
   67e0c:	sxth	r1, r0
   67e10:	ldrsh	r0, [r9, #18]
   67e14:	mov	r6, r3
   67e18:	bl	66ddc <fputs@plt+0x55a28>
   67e1c:	ldrsh	r1, [r6, #20]
   67e20:	bl	66ddc <fputs@plt+0x55a28>
   67e24:	str	r0, [fp, #-48]	; 0xffffffd0
   67e28:	ldrh	r3, [r9, #22]
   67e2c:	cmn	r7, #1
   67e30:	ble	67e48 <fputs@plt+0x56a94>
   67e34:	ldr	r0, [sp, #60]	; 0x3c
   67e38:	ldrd	r0, [r0]
   67e3c:	str	r1, [fp, #-36]	; 0xffffffdc
   67e40:	str	r0, [fp, #-40]	; 0xffffffd8
   67e44:	b	67e80 <fputs@plt+0x56acc>
   67e48:	ldr	r7, [sp, #72]	; 0x48
   67e4c:	str	r3, [sp, #56]	; 0x38
   67e50:	ldrh	r3, [r7, #36]	; 0x24
   67e54:	ldr	r1, [r7, #8]
   67e58:	ldr	r0, [sp, #76]	; 0x4c
   67e5c:	uxth	r0, r0
   67e60:	stm	sp, {r0, r9}
   67e64:	sub	r0, fp, #40	; 0x28
   67e68:	str	r0, [sp, #8]
   67e6c:	mov	r0, r7
   67e70:	mov	r2, r6
   67e74:	bl	6f088 <fputs@plt+0x5dcd4>
   67e78:	ldr	r3, [sp, #56]	; 0x38
   67e7c:	mov	r7, r0
   67e80:	ldr	lr, [fp, #-64]	; 0xffffffc0
   67e84:	ldr	r6, [fp, #-44]	; 0xffffffd4
   67e88:	ldr	r1, [fp, #-56]	; 0xffffffc8
   67e8c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   67e90:	add	r3, r3, r0
   67e94:	cmp	r7, #0
   67e98:	ldr	r0, [fp, #-48]	; 0xffffffd0
   67e9c:	blt	67f00 <fputs@plt+0x56b4c>
   67ea0:	ldr	r0, [sp, #64]	; 0x40
   67ea4:	cmp	r0, r7
   67ea8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   67eac:	ble	67f00 <fputs@plt+0x56b4c>
   67eb0:	str	r3, [fp, #-68]	; 0xffffffbc
   67eb4:	lsl	r0, r7, #1
   67eb8:	ldr	r1, [sp, #48]	; 0x30
   67ebc:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   67ec0:	cmp	r0, #0
   67ec4:	bne	67ee8 <fputs@plt+0x56b34>
   67ec8:	ldr	r0, [sp, #72]	; 0x48
   67ecc:	str	r1, [sp, #56]	; 0x38
   67ed0:	ldr	r1, [sp, #40]	; 0x28
   67ed4:	ldr	r2, [sp, #64]	; 0x40
   67ed8:	mov	r3, r7
   67edc:	bl	6fa18 <fputs@plt+0x5e664>
   67ee0:	ldr	r1, [sp, #56]	; 0x38
   67ee4:	strh	r0, [r1]
   67ee8:	ldrsh	r1, [r1]
   67eec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   67ef0:	bl	66ddc <fputs@plt+0x55a28>
   67ef4:	ldr	lr, [fp, #-64]	; 0xffffffc0
   67ef8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   67efc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   67f00:	sxth	ip, r3
   67f04:	cmp	r6, #1
   67f08:	blt	67f5c <fputs@plt+0x56ba8>
   67f0c:	orr	r2, r1, r4
   67f10:	orr	r3, r8, r5
   67f14:	mov	r4, #0
   67f18:	ldr	r5, [sp, #80]	; 0x50
   67f1c:	ldr	r8, [r5]
   67f20:	ldr	r1, [r5, #4]
   67f24:	eor	r1, r1, r3
   67f28:	eor	r6, r8, r2
   67f2c:	orrs	r1, r6, r1
   67f30:	bne	67f48 <fputs@plt+0x56b94>
   67f34:	ldrb	r1, [r5, #22]
   67f38:	eor	r1, r1, r7
   67f3c:	sxtb	r1, r1
   67f40:	cmn	r1, #1
   67f44:	bgt	680c8 <fputs@plt+0x56d14>
   67f48:	add	r5, r5, #32
   67f4c:	add	r4, r4, #1
   67f50:	ldr	r6, [fp, #-44]	; 0xffffffd4
   67f54:	cmp	r4, r6
   67f58:	blt	67f1c <fputs@plt+0x56b68>
   67f5c:	cmp	r6, lr
   67f60:	ldr	r3, [fp, #-76]	; 0xffffffb4
   67f64:	bge	68000 <fputs@plt+0x56c4c>
   67f68:	cmp	r6, lr
   67f6c:	mov	r8, r6
   67f70:	addlt	r8, r8, #1
   67f74:	ldr	r1, [fp, #-52]	; 0xffffffcc
   67f78:	movge	r6, r1
   67f7c:	ldr	r1, [sp, #80]	; 0x50
   67f80:	add	r5, r1, r6, lsl #5
   67f84:	ldm	r3, {r2, r4}
   67f88:	ldr	r6, [sl]
   67f8c:	ldr	r1, [sl, #4]
   67f90:	orr	r1, r1, r4
   67f94:	str	r1, [r5, #4]
   67f98:	orr	r1, r6, r2
   67f9c:	str	r1, [r5]
   67fa0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   67fa4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   67fa8:	strh	ip, [r5, #16]
   67fac:	strh	r0, [r5, #18]
   67fb0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   67fb4:	strh	r0, [r5, #20]
   67fb8:	strb	r7, [r5, #22]
   67fbc:	str	r2, [r5, #12]
   67fc0:	str	r1, [r5, #8]
   67fc4:	ldr	r0, [r5, #24]
   67fc8:	ldr	r1, [r3, #24]
   67fcc:	ldr	r2, [sp, #52]	; 0x34
   67fd0:	bl	1121c <memcpy@plt>
   67fd4:	ldr	r4, [fp, #-64]	; 0xffffffc0
   67fd8:	ldr	r0, [r5, #24]
   67fdc:	ldr	r1, [sp, #76]	; 0x4c
   67fe0:	str	r9, [r0, r1, lsl #2]
   67fe4:	cmp	r8, r4
   67fe8:	bge	6803c <fputs@plt+0x56c88>
   67fec:	str	r8, [fp, #-44]	; 0xffffffd4
   67ff0:	mov	r6, #0
   67ff4:	ldr	ip, [fp, #-60]	; 0xffffffc4
   67ff8:	ldr	lr, [fp, #-72]	; 0xffffffb8
   67ffc:	b	680c0 <fputs@plt+0x56d0c>
   68000:	ldr	r1, [fp, #-60]	; 0xffffffc4
   68004:	sxth	r1, r1
   68008:	cmp	r0, r1
   6800c:	bgt	680d8 <fputs@plt+0x56d24>
   68010:	ldr	r1, [fp, #-72]	; 0xffffffb8
   68014:	sxth	r1, r1
   68018:	ldr	r2, [fp, #-48]	; 0xffffffd0
   6801c:	cmp	r2, r1
   68020:	blt	67f68 <fputs@plt+0x56bb4>
   68024:	ldr	r1, [fp, #-60]	; 0xffffffc4
   68028:	uxth	r1, r1
   6802c:	uxth	r2, r0
   68030:	cmp	r2, r1
   68034:	beq	680d8 <fputs@plt+0x56d24>
   68038:	b	67f68 <fputs@plt+0x56bb4>
   6803c:	ldr	r0, [sp, #80]	; 0x50
   68040:	ldrh	lr, [r0, #16]
   68044:	ldrh	ip, [r0, #18]
   68048:	mov	r0, #0
   6804c:	str	r0, [fp, #-52]	; 0xffffffcc
   68050:	cmp	r4, #2
   68054:	mov	r6, #0
   68058:	bcc	680bc <fputs@plt+0x56d08>
   6805c:	mov	r0, #0
   68060:	str	r0, [fp, #-52]	; 0xffffffcc
   68064:	mov	r0, #1
   68068:	ldr	r1, [sp, #36]	; 0x24
   6806c:	ldrsh	r2, [r1, #-2]
   68070:	sxth	r3, ip
   68074:	cmp	r2, r3
   68078:	ble	6808c <fputs@plt+0x56cd8>
   6807c:	ldrh	lr, [r1]
   68080:	mov	ip, r2
   68084:	str	r0, [fp, #-52]	; 0xffffffcc
   68088:	b	680ac <fputs@plt+0x56cf8>
   6808c:	uxth	r3, ip
   68090:	uxth	r7, r2
   68094:	cmp	r7, r3
   68098:	bne	680ac <fputs@plt+0x56cf8>
   6809c:	ldrsh	r3, [r1]
   680a0:	sxth	r7, lr
   680a4:	cmp	r3, r7
   680a8:	bgt	6807c <fputs@plt+0x56cc8>
   680ac:	add	r1, r1, #32
   680b0:	add	r0, r0, #1
   680b4:	cmp	r4, r0
   680b8:	bne	6806c <fputs@plt+0x56cb8>
   680bc:	str	r8, [fp, #-44]	; 0xffffffd4
   680c0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   680c4:	b	680e4 <fputs@plt+0x56d30>
   680c8:	ldrsh	r1, [r5, #18]
   680cc:	cmp	r1, r0
   680d0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   680d4:	bge	67d80 <fputs@plt+0x569cc>
   680d8:	mov	r6, #0
   680dc:	ldr	ip, [fp, #-60]	; 0xffffffc4
   680e0:	ldr	lr, [fp, #-72]	; 0xffffffb8
   680e4:	ldr	r9, [r9, #52]	; 0x34
   680e8:	cmp	r9, #0
   680ec:	bne	67d98 <fputs@plt+0x569e4>
   680f0:	add	r3, r3, #32
   680f4:	ldr	r0, [sp, #68]	; 0x44
   680f8:	add	r0, r0, #1
   680fc:	ldr	r1, [sp, #44]	; 0x2c
   68100:	cmp	r0, r1
   68104:	bne	67d5c <fputs@plt+0x569a8>
   68108:	ldr	r0, [sp, #76]	; 0x4c
   6810c:	mov	r1, r0
   68110:	add	r1, r0, #1
   68114:	ldr	r5, [sp, #24]
   68118:	mov	r0, r1
   6811c:	str	r1, [sp, #76]	; 0x4c
   68120:	cmp	r1, r5
   68124:	ldr	r0, [sp, #32]
   68128:	ldr	r4, [sp, #80]	; 0x50
   6812c:	mov	r7, r4
   68130:	ldr	r2, [fp, #-44]	; 0xffffffd4
   68134:	mov	r1, r2
   68138:	bne	67d18 <fputs@plt+0x56964>
   6813c:	cmp	r2, #0
   68140:	beq	68190 <fputs@plt+0x56ddc>
   68144:	mov	r0, r2
   68148:	cmp	r2, #2
   6814c:	ldr	r9, [sp, #16]
   68150:	ldr	r8, [sp, #12]
   68154:	blt	681ac <fputs@plt+0x56df8>
   68158:	sub	r0, r0, #1
   6815c:	add	r2, r4, #50	; 0x32
   68160:	mov	r1, r2
   68164:	ldr	r6, [sp, #72]	; 0x48
   68168:	ldrsh	r3, [r1], #32
   6816c:	ldrsh	r7, [r4, #18]
   68170:	cmp	r7, r3
   68174:	subgt	r4, r2, #18
   68178:	subs	r0, r0, #1
   6817c:	mov	r2, r1
   68180:	bne	68168 <fputs@plt+0x56db4>
   68184:	cmp	r5, #0
   68188:	bne	681b8 <fputs@plt+0x56e04>
   6818c:	b	681fc <fputs@plt+0x56e48>
   68190:	movw	r1, #27429	; 0x6b25
   68194:	movt	r1, #8
   68198:	ldr	r0, [sp, #20]
   6819c:	bl	1a8e8 <fputs@plt+0x9534>
   681a0:	ldr	r0, [sp, #16]
   681a4:	ldr	r1, [sp, #12]
   681a8:	b	682c8 <fputs@plt+0x56f14>
   681ac:	ldr	r6, [sp, #72]	; 0x48
   681b0:	cmp	r5, #0
   681b4:	beq	681fc <fputs@plt+0x56e48>
   681b8:	add	r0, r6, #800	; 0x320
   681bc:	mov	r1, #0
   681c0:	ldr	r7, [sp, #28]
   681c4:	ldr	r2, [r4, #24]
   681c8:	ldr	r2, [r2, r1]
   681cc:	str	r2, [r0]
   681d0:	ldrb	r2, [r2, #16]
   681d4:	strb	r2, [r0, #-20]	; 0xffffffec
   681d8:	add	r2, r2, r2, lsl #3
   681dc:	ldr	r3, [r6, #4]
   681e0:	add	r2, r3, r2, lsl #3
   681e4:	ldr	r2, [r2, #52]	; 0x34
   681e8:	str	r2, [r0, #-60]	; 0xffffffc4
   681ec:	add	r0, r0, #80	; 0x50
   681f0:	add	r1, r1, #4
   681f4:	cmp	r7, r1
   681f8:	bne	681c4 <fputs@plt+0x56e10>
   681fc:	mov	r7, r4
   68200:	ldrh	r0, [r6, #36]	; 0x24
   68204:	and	r0, r0, #1536	; 0x600
   68208:	cmp	r0, #1024	; 0x400
   6820c:	bne	6826c <fputs@plt+0x56eb8>
   68210:	ldr	r0, [sp, #40]	; 0x28
   68214:	cmp	r0, #0
   68218:	beq	6826c <fputs@plt+0x56eb8>
   6821c:	ldrb	r0, [r6, #42]	; 0x2a
   68220:	cmp	r0, #0
   68224:	bne	6826c <fputs@plt+0x56eb8>
   68228:	ldr	r0, [r7, #24]
   6822c:	sub	r2, r5, #1
   68230:	ldr	r0, [r0, r2, lsl #2]
   68234:	ldr	r1, [r6, #12]
   68238:	sub	r3, fp, #40	; 0x28
   6823c:	uxth	r2, r2
   68240:	str	r2, [sp]
   68244:	stmib	sp, {r0, r3}
   68248:	mov	r0, r6
   6824c:	mov	r2, r7
   68250:	mov	r3, #512	; 0x200
   68254:	bl	6f088 <fputs@plt+0x5dcd4>
   68258:	ldr	r1, [r6, #12]
   6825c:	ldr	r1, [r1]
   68260:	cmp	r1, r0
   68264:	moveq	r0, #2
   68268:	strbeq	r0, [r6, #42]	; 0x2a
   6826c:	ldr	r1, [r6, #8]
   68270:	cmp	r1, #0
   68274:	beq	682b8 <fputs@plt+0x56f04>
   68278:	ldrsb	r2, [r7, #22]
   6827c:	ldrh	r0, [r6, #36]	; 0x24
   68280:	tst	r0, #512	; 0x200
   68284:	bne	6829c <fputs@plt+0x56ee8>
   68288:	bic	r2, r2, r2, asr #31
   6828c:	strb	r2, [r6, #38]	; 0x26
   68290:	ldrd	r2, [r7, #8]
   68294:	strd	r2, [r6, #24]
   68298:	b	682ac <fputs@plt+0x56ef8>
   6829c:	ldr	r3, [r1]
   682a0:	cmp	r3, r2
   682a4:	moveq	r2, #2
   682a8:	strbeq	r2, [r6, #42]	; 0x2a
   682ac:	tst	r0, #2048	; 0x800
   682b0:	cmpne	r5, #0
   682b4:	bne	682d4 <fputs@plt+0x56f20>
   682b8:	ldrh	r0, [r7, #16]
   682bc:	strh	r0, [r6, #32]
   682c0:	mov	r0, r9
   682c4:	mov	r1, r8
   682c8:	sub	sp, fp, #28
   682cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   682d0:	b	13cb4 <fputs@plt+0x2900>
   682d4:	ldrsb	r0, [r6, #38]	; 0x26
   682d8:	ldr	r2, [r1]
   682dc:	cmp	r2, r0
   682e0:	bne	682b8 <fputs@plt+0x56f04>
   682e4:	mov	r0, #0
   682e8:	str	r0, [fp, #-36]	; 0xffffffdc
   682ec:	str	r0, [fp, #-40]	; 0xffffffd8
   682f0:	ldr	r0, [r7, #24]
   682f4:	sub	r2, r5, #1
   682f8:	ldr	r0, [r0, r2, lsl #2]
   682fc:	sub	r3, fp, #40	; 0x28
   68300:	uxth	r2, r2
   68304:	str	r2, [sp]
   68308:	stmib	sp, {r0, r3}
   6830c:	mov	r0, r6
   68310:	mov	r2, r7
   68314:	mov	r3, #0
   68318:	bl	6f088 <fputs@plt+0x5dcd4>
   6831c:	ldr	r1, [r6, #8]
   68320:	ldr	r1, [r1]
   68324:	cmp	r1, r0
   68328:	bne	682b8 <fputs@plt+0x56f04>
   6832c:	mov	r0, #1
   68330:	strb	r0, [r6, #39]	; 0x27
   68334:	ldr	r0, [fp, #-40]	; 0xffffffd8
   68338:	ldr	r1, [fp, #-36]	; 0xffffffdc
   6833c:	strd	r0, [r6, #24]
   68340:	b	682b8 <fputs@plt+0x56f04>
   68344:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   68348:	add	fp, sp, #24
   6834c:	cmp	r1, #0
   68350:	beq	6839c <fputs@plt+0x56fe8>
   68354:	mov	r8, r0
   68358:	ldr	r0, [r1]
   6835c:	cmp	r0, #1
   68360:	blt	6839c <fputs@plt+0x56fe8>
   68364:	ldr	r9, [r1]
   68368:	ldr	r5, [r1, #4]
   6836c:	mov	r4, #0
   68370:	mov	r6, #0
   68374:	mov	r7, #0
   68378:	ldr	r1, [r5], #20
   6837c:	mov	r0, r8
   68380:	bl	6b194 <fputs@plt+0x59de0>
   68384:	orr	r6, r1, r6
   68388:	orr	r4, r0, r4
   6838c:	add	r7, r7, #1
   68390:	cmp	r7, r9
   68394:	blt	68378 <fputs@plt+0x56fc4>
   68398:	b	683a4 <fputs@plt+0x56ff0>
   6839c:	mov	r4, #0
   683a0:	mov	r6, #0
   683a4:	mov	r0, r4
   683a8:	mov	r1, r6
   683ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   683b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   683b4:	add	fp, sp, #28
   683b8:	sub	sp, sp, #84	; 0x54
   683bc:	mov	r6, r2
   683c0:	mov	r4, r1
   683c4:	ldr	r1, [r0, #8]
   683c8:	str	r1, [sp, #36]	; 0x24
   683cc:	str	r0, [sp, #52]	; 0x34
   683d0:	bl	5aeec <fputs@plt+0x49b38>
   683d4:	str	r0, [sp, #28]
   683d8:	ldr	r0, [r4, #12]
   683dc:	str	r4, [sp, #32]
   683e0:	ldr	r5, [r4, #20]
   683e4:	add	r1, r0, r0, lsl #1
   683e8:	add	r1, r5, r1, lsl #4
   683ec:	str	r1, [fp, #-40]	; 0xffffffd8
   683f0:	ldr	r1, [fp, #16]
   683f4:	ldr	r8, [r1, #64]	; 0x40
   683f8:	str	r6, [fp, #-36]	; 0xffffffdc
   683fc:	ldr	sl, [r6, #16]
   68400:	cmp	r0, #1
   68404:	str	r8, [sp, #56]	; 0x38
   68408:	str	sl, [fp, #-52]	; 0xffffffcc
   6840c:	blt	685a0 <fputs@plt+0x571ec>
   68410:	mov	r4, #0
   68414:	mov	r0, #0
   68418:	str	r0, [fp, #-44]	; 0xffffffd4
   6841c:	mov	r9, #0
   68420:	mov	r0, #0
   68424:	str	r0, [fp, #-48]	; 0xffffffd0
   68428:	mov	r0, #0
   6842c:	str	r0, [sp, #40]	; 0x28
   68430:	ldrd	r0, [r8]
   68434:	orrs	r0, r0, r1
   68438:	bne	684a4 <fputs@plt+0x570f0>
   6843c:	ldrb	r0, [r5, #20]
   68440:	tst	r0, #2
   68444:	bne	684a4 <fputs@plt+0x570f0>
   68448:	ldr	sl, [r5]
   6844c:	ldrb	r0, [sl, #4]
   68450:	tst	r0, #1
   68454:	bne	684a0 <fputs@plt+0x570ec>
   68458:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6845c:	ldr	r1, [r0, #44]	; 0x2c
   68460:	mov	r0, sl
   68464:	bl	673c4 <fputs@plt+0x56010>
   68468:	cmp	r0, #0
   6846c:	beq	684a0 <fputs@plt+0x570ec>
   68470:	ldr	r0, [sp, #52]	; 0x34
   68474:	ldr	r6, [r0]
   68478:	mov	r0, r6
   6847c:	mov	r1, sl
   68480:	mov	r2, #0
   68484:	bl	5a3c8 <fputs@plt+0x49014>
   68488:	mov	r2, r0
   6848c:	mov	r0, r6
   68490:	ldr	r8, [sp, #56]	; 0x38
   68494:	ldr	r1, [sp, #40]	; 0x28
   68498:	bl	606e8 <fputs@plt+0x4f334>
   6849c:	str	r0, [sp, #40]	; 0x28
   684a0:	ldr	sl, [fp, #-52]	; 0xffffffcc
   684a4:	mov	r0, r5
   684a8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   684ac:	ldr	r2, [fp, #8]
   684b0:	ldr	r3, [fp, #12]
   684b4:	bl	6e484 <fputs@plt+0x5d0d0>
   684b8:	cmp	r0, #0
   684bc:	beq	6858c <fputs@plt+0x571d8>
   684c0:	ldr	r0, [r5, #12]
   684c4:	rsb	r1, r0, #32
   684c8:	mov	r3, #1
   684cc:	lsr	r7, r3, r1
   684d0:	sub	r1, r0, #32
   684d4:	cmp	r1, #0
   684d8:	lslge	r7, r3, r1
   684dc:	cmp	r0, #63	; 0x3f
   684e0:	mov	r2, #-2147483648	; 0x80000000
   684e4:	movgt	r7, r2
   684e8:	lsl	r6, r3, r0
   684ec:	cmp	r1, #0
   684f0:	movwge	r6, #0
   684f4:	cmp	r0, #63	; 0x3f
   684f8:	movwgt	r6, #0
   684fc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   68500:	tst	r1, #255	; 0xff
   68504:	bne	6852c <fputs@plt+0x57178>
   68508:	ldr	r2, [sl]
   6850c:	ldr	r1, [sl, #4]
   68510:	ldr	r3, [r1, r0, lsl #4]
   68514:	mov	r0, #284	; 0x11c
   68518:	movw	r1, #27447	; 0x6b37
   6851c:	movt	r1, #8
   68520:	bl	158e8 <fputs@plt+0x4534>
   68524:	mov	r0, #1
   68528:	str	r0, [fp, #-48]	; 0xffffffd0
   6852c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   68530:	and	r0, r6, r0
   68534:	and	r1, r7, r9
   68538:	orrs	r0, r0, r1
   6853c:	beq	68548 <fputs@plt+0x57194>
   68540:	ldr	r8, [sp, #56]	; 0x38
   68544:	b	6858c <fputs@plt+0x571d8>
   68548:	ldr	r0, [sp, #52]	; 0x34
   6854c:	ldr	r0, [r0]
   68550:	add	sl, r4, #1
   68554:	ldr	r8, [sp, #56]	; 0x38
   68558:	mov	r1, r8
   6855c:	mov	r2, sl
   68560:	bl	6d950 <fputs@plt+0x5c59c>
   68564:	cmp	r0, #0
   68568:	bne	6886c <fputs@plt+0x574b8>
   6856c:	ldr	r0, [r8, #48]	; 0x30
   68570:	str	r5, [r0, r4, lsl #2]
   68574:	ldr	r0, [fp, #-44]	; 0xffffffd4
   68578:	orr	r0, r6, r0
   6857c:	str	r0, [fp, #-44]	; 0xffffffd4
   68580:	orr	r9, r7, r9
   68584:	mov	r4, sl
   68588:	ldr	sl, [fp, #-52]	; 0xffffffcc
   6858c:	add	r5, r5, #48	; 0x30
   68590:	ldr	r0, [fp, #-40]	; 0xffffffd8
   68594:	cmp	r5, r0
   68598:	bcc	68430 <fputs@plt+0x5707c>
   6859c:	b	685b8 <fputs@plt+0x57204>
   685a0:	mov	r0, #0
   685a4:	str	r0, [sp, #40]	; 0x28
   685a8:	mov	r0, #0
   685ac:	str	r0, [fp, #-44]	; 0xffffffd4
   685b0:	mov	r9, #0
   685b4:	mov	r4, #0
   685b8:	strh	r4, [r8, #24]
   685bc:	strh	r4, [r8, #40]	; 0x28
   685c0:	movw	r0, #16961	; 0x4241
   685c4:	str	r0, [r8, #36]	; 0x24
   685c8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   685cc:	ldr	r0, [r2, #56]!	; 0x38
   685d0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   685d4:	bic	r6, r0, r1
   685d8:	mov	r0, #-2147483648	; 0x80000000
   685dc:	orr	r0, r9, r0
   685e0:	mvn	r1, #-2147483648	; 0x80000000
   685e4:	eor	r1, r0, r1
   685e8:	ldr	ip, [r2, #4]
   685ec:	and	r9, ip, r1
   685f0:	ldrsh	r0, [sl, #34]	; 0x22
   685f4:	cmp	r0, #63	; 0x3f
   685f8:	mov	r1, r0
   685fc:	movge	r1, #63	; 0x3f
   68600:	sxth	r8, r1
   68604:	cmp	r0, #1
   68608:	str	r2, [sp, #24]
   6860c:	blt	68650 <fputs@plt+0x5729c>
   68610:	mov	r1, #0
   68614:	mov	r2, #1
   68618:	lsl	r3, r2, r1
   6861c:	sub	r7, r1, #32
   68620:	cmp	r7, #0
   68624:	movwge	r3, #0
   68628:	and	r3, r3, r6
   6862c:	rsb	r5, r1, #32
   68630:	lsr	r5, r2, r5
   68634:	lslge	r5, r2, r7
   68638:	and	r7, r5, r9
   6863c:	orrs	r3, r3, r7
   68640:	addne	r4, r4, #1
   68644:	add	r1, r1, #1
   68648:	cmp	r1, r8
   6864c:	blt	68618 <fputs@plt+0x57264>
   68650:	mov	r1, #1
   68654:	cmp	ip, #0
   68658:	str	r0, [sp, #20]
   6865c:	sublt	r1, r0, #62	; 0x3e
   68660:	add	r5, r1, r4
   68664:	sxth	r1, r5
   68668:	ldr	r0, [sp, #52]	; 0x34
   6866c:	ldr	r0, [r0]
   68670:	mov	r2, #0
   68674:	str	r2, [fp, #-44]	; 0xffffffd4
   68678:	sub	r3, fp, #32
   6867c:	mov	r2, #0
   68680:	bl	613a4 <fputs@plt+0x4fff0>
   68684:	cmp	r0, #0
   68688:	beq	6886c <fputs@plt+0x574b8>
   6868c:	mov	r4, r0
   68690:	str	r5, [sp, #16]
   68694:	ldr	r0, [sp, #56]	; 0x38
   68698:	str	r4, [r0, #28]
   6869c:	str	sl, [r4, #12]
   686a0:	movw	r0, #27473	; 0x6b51
   686a4:	movt	r0, #8
   686a8:	str	r0, [r4]
   686ac:	ldr	r0, [sp, #32]
   686b0:	ldr	r5, [r0, #20]
   686b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   686b8:	cmp	r5, r0
   686bc:	str	r4, [fp, #-48]	; 0xffffffd0
   686c0:	bcs	687d4 <fputs@plt+0x57420>
   686c4:	mov	r0, #0
   686c8:	str	r0, [fp, #-44]	; 0xffffffd4
   686cc:	mov	r0, #0
   686d0:	str	r0, [sp, #48]	; 0x30
   686d4:	mov	r0, #0
   686d8:	str	r0, [sp, #44]	; 0x2c
   686dc:	mov	r0, r5
   686e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   686e4:	ldr	r2, [fp, #8]
   686e8:	ldr	r3, [fp, #12]
   686ec:	bl	6e484 <fputs@plt+0x5d0d0>
   686f0:	cmp	r0, #0
   686f4:	beq	68750 <fputs@plt+0x5739c>
   686f8:	ldr	r0, [r5, #12]
   686fc:	mov	r4, #1
   68700:	lsl	sl, r4, r0
   68704:	sub	r1, r0, #32
   68708:	cmp	r1, #0
   6870c:	movwge	sl, #0
   68710:	cmp	r0, #63	; 0x3f
   68714:	movwgt	sl, #0
   68718:	ldr	r2, [sp, #48]	; 0x30
   6871c:	and	r2, sl, r2
   68720:	rsb	r3, r0, #32
   68724:	lsr	r7, r4, r3
   68728:	cmp	r1, #0
   6872c:	lslge	r7, r4, r1
   68730:	cmp	r0, #63	; 0x3f
   68734:	mov	r1, #-2147483648	; 0x80000000
   68738:	movgt	r7, r1
   6873c:	ldr	r1, [sp, #44]	; 0x2c
   68740:	and	r1, r7, r1
   68744:	orrs	r1, r2, r1
   68748:	beq	68758 <fputs@plt+0x573a4>
   6874c:	ldr	sl, [fp, #-52]	; 0xffffffcc
   68750:	ldr	r4, [fp, #-48]	; 0xffffffd0
   68754:	b	687c4 <fputs@plt+0x57410>
   68758:	ldr	r1, [fp, #-48]	; 0xffffffd0
   6875c:	ldr	r1, [r1, #4]
   68760:	ldr	r2, [fp, #-44]	; 0xffffffd4
   68764:	add	r1, r1, r2, lsl #1
   68768:	ldr	r2, [r5]
   6876c:	strh	r0, [r1]
   68770:	ldr	r1, [r2, #12]
   68774:	ldr	r2, [r2, #16]
   68778:	ldr	r0, [sp, #52]	; 0x34
   6877c:	bl	5ace8 <fputs@plt+0x49934>
   68780:	cmp	r0, #0
   68784:	movw	r1, #3417	; 0xd59
   68788:	movt	r1, #8
   6878c:	ldrne	r1, [r0]
   68790:	ldr	r0, [sp, #48]	; 0x30
   68794:	orr	r0, sl, r0
   68798:	str	r0, [sp, #48]	; 0x30
   6879c:	ldr	r0, [sp, #44]	; 0x2c
   687a0:	orr	r0, r7, r0
   687a4:	str	r0, [sp, #44]	; 0x2c
   687a8:	ldr	r4, [fp, #-48]	; 0xffffffd0
   687ac:	ldr	r0, [r4, #32]
   687b0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   687b4:	str	r1, [r0, r2, lsl #2]
   687b8:	add	r2, r2, #1
   687bc:	str	r2, [fp, #-44]	; 0xffffffd4
   687c0:	ldr	sl, [fp, #-52]	; 0xffffffcc
   687c4:	add	r5, r5, #48	; 0x30
   687c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   687cc:	cmp	r5, r0
   687d0:	bcc	686dc <fputs@plt+0x57328>
   687d4:	ldr	r0, [sp, #20]
   687d8:	cmp	r0, #1
   687dc:	blt	68848 <fputs@plt+0x57494>
   687e0:	mov	r0, #0
   687e4:	mov	r1, #1
   687e8:	movw	r2, #3417	; 0xd59
   687ec:	movt	r2, #8
   687f0:	lsl	r3, r1, r0
   687f4:	sub	r7, r0, #32
   687f8:	cmp	r7, #0
   687fc:	movwge	r3, #0
   68800:	and	r3, r3, r6
   68804:	rsb	r5, r0, #32
   68808:	lsr	r5, r1, r5
   6880c:	lslge	r5, r1, r7
   68810:	and	r7, r5, r9
   68814:	orrs	r3, r3, r7
   68818:	beq	6883c <fputs@plt+0x57488>
   6881c:	ldr	r3, [r4, #4]
   68820:	ldr	r7, [fp, #-44]	; 0xffffffd4
   68824:	add	r3, r3, r7, lsl #1
   68828:	strh	r0, [r3]
   6882c:	ldr	r3, [r4, #32]
   68830:	str	r2, [r3, r7, lsl #2]
   68834:	add	r7, r7, #1
   68838:	str	r7, [fp, #-44]	; 0xffffffd4
   6883c:	add	r0, r0, #1
   68840:	cmp	r0, r8
   68844:	blt	687f0 <fputs@plt+0x5743c>
   68848:	ldr	r0, [sp, #24]
   6884c:	ldr	r0, [r0, #4]
   68850:	cmn	r0, #1
   68854:	ble	68878 <fputs@plt+0x574c4>
   68858:	ldr	r5, [sp, #52]	; 0x34
   6885c:	ldr	r8, [sp, #36]	; 0x24
   68860:	ldr	r9, [sp, #40]	; 0x28
   68864:	ldr	r6, [fp, #16]
   68868:	b	688e8 <fputs@plt+0x57534>
   6886c:	ldr	r4, [sp, #52]	; 0x34
   68870:	ldr	r6, [sp, #40]	; 0x28
   68874:	b	68b64 <fputs@plt+0x577b0>
   68878:	ldrsh	r0, [sl, #34]	; 0x22
   6887c:	cmp	r0, #64	; 0x40
   68880:	ldr	r5, [sp, #52]	; 0x34
   68884:	ldr	r8, [sp, #36]	; 0x24
   68888:	ldr	r9, [sp, #40]	; 0x28
   6888c:	ldr	r6, [fp, #16]
   68890:	blt	688e8 <fputs@plt+0x57534>
   68894:	ldr	r0, [fp, #-44]	; 0xffffffd4
   68898:	lsl	r0, r0, #1
   6889c:	mov	r2, #0
   688a0:	movw	r1, #3417	; 0xd59
   688a4:	movt	r1, #8
   688a8:	ldr	r3, [r4, #4]
   688ac:	add	r3, r3, r0
   688b0:	add	r7, r2, #63	; 0x3f
   688b4:	strh	r7, [r3]
   688b8:	ldr	r3, [r4, #32]
   688bc:	str	r1, [r3, r0, lsl #1]
   688c0:	add	r3, r2, #1
   688c4:	add	r0, r0, #2
   688c8:	ldrsh	r7, [sl, #34]	; 0x22
   688cc:	add	r2, r2, #64	; 0x40
   688d0:	cmp	r2, r7
   688d4:	mov	r2, r3
   688d8:	blt	688a8 <fputs@plt+0x574f4>
   688dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   688e0:	add	r0, r0, r3
   688e4:	str	r0, [fp, #-44]	; 0xffffffd4
   688e8:	ldr	r0, [r4, #4]
   688ec:	ldr	r2, [fp, #-44]	; 0xffffffd4
   688f0:	add	r0, r0, r2, lsl #1
   688f4:	movw	r1, #65535	; 0xffff
   688f8:	strh	r1, [r0]
   688fc:	ldr	r0, [r4, #32]
   68900:	movw	r1, #3417	; 0xd59
   68904:	movt	r1, #8
   68908:	str	r1, [r0, r2, lsl #2]
   6890c:	ldr	r2, [r5, #72]	; 0x48
   68910:	add	r0, r2, #1
   68914:	str	r0, [r5, #72]	; 0x48
   68918:	str	r2, [r6, #8]
   6891c:	mov	r0, r8
   68920:	mov	r1, #56	; 0x38
   68924:	ldr	r3, [sp, #16]
   68928:	bl	56a58 <fputs@plt+0x456a4>
   6892c:	mov	r0, r5
   68930:	mov	r1, r4
   68934:	bl	56568 <fputs@plt+0x451b4>
   68938:	mov	r0, r5
   6893c:	bl	580a0 <fputs@plt+0x46cec>
   68940:	ldr	r0, [sp, #32]
   68944:	ldr	r0, [r0]
   68948:	ldr	r0, [r0, #4]
   6894c:	ldrb	r1, [r6, #44]	; 0x2c
   68950:	add	r1, r1, r1, lsl #3
   68954:	add	r7, r0, r1, lsl #3
   68958:	mov	r4, r7
   6895c:	ldrb	r0, [r4, #45]!	; 0x2d
   68960:	tst	r0, #16
   68964:	str	r7, [fp, #-52]	; 0xffffffcc
   68968:	bne	6898c <fputs@plt+0x575d8>
   6896c:	ldr	r2, [r6, #4]
   68970:	mov	r0, r8
   68974:	mov	r1, #108	; 0x6c
   68978:	bl	57fcc <fputs@plt+0x46c18>
   6897c:	str	r0, [fp, #-36]	; 0xffffffdc
   68980:	mov	r0, #0
   68984:	str	r0, [sp, #48]	; 0x30
   68988:	b	689d8 <fputs@plt+0x57624>
   6898c:	ldr	r5, [r7, #36]	; 0x24
   68990:	mov	r0, r8
   68994:	mov	r1, #22
   68998:	mov	r2, #0
   6899c:	mov	r3, #0
   689a0:	bl	56a58 <fputs@plt+0x456a4>
   689a4:	str	r0, [sp, #48]	; 0x30
   689a8:	ldr	r0, [r7, #32]
   689ac:	str	r0, [sp]
   689b0:	mov	r0, r8
   689b4:	mov	r1, #16
   689b8:	mov	r2, r5
   689bc:	mov	r3, #0
   689c0:	bl	4644c <fputs@plt+0x35098>
   689c4:	mov	r0, r8
   689c8:	mov	r1, #18
   689cc:	mov	r2, r5
   689d0:	bl	57fcc <fputs@plt+0x46c18>
   689d4:	str	r0, [fp, #-36]	; 0xffffffdc
   689d8:	str	r4, [fp, #-40]	; 0xffffffd8
   689dc:	mov	r5, #0
   689e0:	cmp	r9, #0
   689e4:	mov	r7, #0
   689e8:	ldr	r6, [sp, #52]	; 0x34
   689ec:	mov	r4, r9
   689f0:	ldr	r8, [sp, #36]	; 0x24
   689f4:	beq	68a28 <fputs@plt+0x57674>
   689f8:	mov	r0, r8
   689fc:	bl	57ff0 <fputs@plt+0x46c3c>
   68a00:	mov	r7, r0
   68a04:	mov	r0, r6
   68a08:	mov	r1, r4
   68a0c:	mov	r2, r7
   68a10:	mov	r3, #16
   68a14:	bl	58fc8 <fputs@plt+0x47c14>
   68a18:	ldr	r1, [sp, #56]	; 0x38
   68a1c:	ldr	r0, [r1, #36]	; 0x24
   68a20:	orr	r0, r0, #131072	; 0x20000
   68a24:	str	r0, [r1, #36]	; 0x24
   68a28:	mov	r0, r6
   68a2c:	bl	58f08 <fputs@plt+0x47b54>
   68a30:	mov	sl, r0
   68a34:	ldr	r0, [fp, #16]
   68a38:	mov	r9, r0
   68a3c:	ldr	r2, [r0, #4]
   68a40:	str	r5, [sp]
   68a44:	str	r5, [sp, #4]
   68a48:	str	r5, [sp, #8]
   68a4c:	str	r5, [sp, #12]
   68a50:	mov	r0, r6
   68a54:	ldr	r1, [fp, #-48]	; 0xffffffd0
   68a58:	mov	r3, sl
   68a5c:	bl	619d0 <fputs@plt+0x5061c>
   68a60:	mov	r5, r0
   68a64:	ldr	r2, [r9, #8]
   68a68:	mov	r0, r8
   68a6c:	mov	r1, #110	; 0x6e
   68a70:	mov	r3, sl
   68a74:	bl	56a58 <fputs@plt+0x456a4>
   68a78:	mov	r0, r8
   68a7c:	mov	r1, #16
   68a80:	bl	1aaa0 <fputs@plt+0x96ec>
   68a84:	cmp	r4, #0
   68a88:	beq	68a98 <fputs@plt+0x576e4>
   68a8c:	mov	r0, r8
   68a90:	mov	r1, r7
   68a94:	bl	58114 <fputs@plt+0x46d60>
   68a98:	ldr	r4, [fp, #-40]	; 0xffffffd8
   68a9c:	ldrb	r0, [r4]
   68aa0:	tst	r0, #16
   68aa4:	bne	68acc <fputs@plt+0x57718>
   68aa8:	ldr	r0, [fp, #16]
   68aac:	ldr	r2, [r0, #4]
   68ab0:	ldr	r7, [fp, #-36]	; 0xffffffdc
   68ab4:	add	r3, r7, #1
   68ab8:	ldr	r5, [sp, #36]	; 0x24
   68abc:	mov	r0, r5
   68ac0:	mov	r1, #7
   68ac4:	bl	56a58 <fputs@plt+0x456a4>
   68ac8:	b	68b24 <fputs@plt+0x57770>
   68acc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   68ad0:	add	r2, r5, r0
   68ad4:	ldr	r5, [sp, #36]	; 0x24
   68ad8:	mov	r0, r5
   68adc:	ldr	r1, [sp, #48]	; 0x30
   68ae0:	bl	56364 <fputs@plt+0x44fb0>
   68ae4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   68ae8:	ldr	r3, [r0, #40]	; 0x28
   68aec:	ldr	r0, [fp, #16]
   68af0:	ldr	r2, [r0, #4]
   68af4:	mov	r0, #1
   68af8:	str	r0, [sp]
   68afc:	mov	r0, r5
   68b00:	ldr	r7, [fp, #-36]	; 0xffffffdc
   68b04:	mov	r1, r7
   68b08:	bl	6fa78 <fputs@plt+0x5e6c4>
   68b0c:	mov	r0, r5
   68b10:	mov	r1, r7
   68b14:	bl	562d8 <fputs@plt+0x44f24>
   68b18:	ldrb	r0, [r4]
   68b1c:	and	r0, r0, #239	; 0xef
   68b20:	strb	r0, [r4]
   68b24:	ldr	r6, [sp, #40]	; 0x28
   68b28:	mov	r0, r5
   68b2c:	mov	r1, #3
   68b30:	bl	1aaa0 <fputs@plt+0x96ec>
   68b34:	mov	r0, r5
   68b38:	mov	r1, r7
   68b3c:	bl	560e4 <fputs@plt+0x44d30>
   68b40:	ldr	r4, [sp, #52]	; 0x34
   68b44:	mov	r0, r4
   68b48:	mov	r1, sl
   68b4c:	bl	58f44 <fputs@plt+0x47b90>
   68b50:	mov	r0, r4
   68b54:	bl	580b0 <fputs@plt+0x46cfc>
   68b58:	mov	r0, r5
   68b5c:	ldr	r1, [sp, #28]
   68b60:	bl	560e4 <fputs@plt+0x44d30>
   68b64:	ldr	r0, [r4]
   68b68:	mov	r1, r6
   68b6c:	bl	43f70 <fputs@plt+0x32bbc>
   68b70:	sub	sp, fp, #28
   68b74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68b78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68b7c:	add	fp, sp, #28
   68b80:	sub	sp, sp, #156	; 0x9c
   68b84:	mov	r5, r1
   68b88:	ldrb	r1, [r0, #453]	; 0x1c5
   68b8c:	cmp	r1, #2
   68b90:	bne	68bac <fputs@plt+0x577f8>
   68b94:	ldr	r7, [r2, #64]	; 0x40
   68b98:	ldr	r6, [r7, #36]	; 0x24
   68b9c:	tst	r6, #8192	; 0x2000
   68ba0:	ldreq	r4, [fp, #12]
   68ba4:	tsteq	r4, #64	; 0x40
   68ba8:	beq	68bb4 <fputs@plt+0x57800>
   68bac:	sub	sp, fp, #28
   68bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68bb4:	mov	sl, r3
   68bb8:	ldr	r1, [r0]
   68bbc:	ldr	r3, [r0, #8]
   68bc0:	str	r3, [sp, #24]
   68bc4:	ldr	r8, [r0, #468]	; 0x1d4
   68bc8:	ldrb	r9, [r2, #44]	; 0x2c
   68bcc:	ands	r0, r6, #48	; 0x30
   68bd0:	str	r0, [sp, #20]
   68bd4:	movw	r0, #51712	; 0xca00
   68bd8:	movt	r0, #15258	; 0x3b9a
   68bdc:	beq	68c34 <fputs@plt+0x57880>
   68be0:	str	r0, [sp]
   68be4:	sub	r0, fp, #56	; 0x38
   68be8:	add	r2, sp, #28
   68bec:	mov	r3, #100	; 0x64
   68bf0:	bl	143f0 <fputs@plt+0x303c>
   68bf4:	movw	r1, #27484	; 0x6b5c
   68bf8:	movt	r1, #8
   68bfc:	mov	r0, #1
   68c00:	str	r0, [sp, #16]
   68c04:	sub	r0, fp, #56	; 0x38
   68c08:	bl	20734 <fputs@plt+0xf380>
   68c0c:	add	r0, r9, r9, lsl #3
   68c10:	add	r5, r5, r0, lsl #3
   68c14:	ldr	r0, [r5, #28]
   68c18:	cmp	r0, #0
   68c1c:	beq	68c74 <fputs@plt+0x578c0>
   68c20:	ldrb	r2, [r5, #48]	; 0x30
   68c24:	sub	r0, fp, #56	; 0x38
   68c28:	movw	r1, #23480	; 0x5bb8
   68c2c:	movt	r1, #8
   68c30:	b	68c84 <fputs@plt+0x578d0>
   68c34:	tst	r6, #1024	; 0x400
   68c38:	bne	68c48 <fputs@plt+0x57894>
   68c3c:	ldrh	r2, [r7, #24]
   68c40:	cmp	r2, #0
   68c44:	bne	68be0 <fputs@plt+0x5782c>
   68c48:	str	r0, [sp]
   68c4c:	sub	r0, fp, #56	; 0x38
   68c50:	add	r2, sp, #28
   68c54:	mov	r3, #100	; 0x64
   68c58:	bl	143f0 <fputs@plt+0x303c>
   68c5c:	tst	r4, #3
   68c60:	bne	68bf4 <fputs@plt+0x57840>
   68c64:	movw	r1, #27491	; 0x6b63
   68c68:	movt	r1, #8
   68c6c:	mov	r0, #0
   68c70:	b	68c00 <fputs@plt+0x5784c>
   68c74:	ldr	r2, [r5, #16]
   68c78:	sub	r0, fp, #56	; 0x38
   68c7c:	movw	r1, #58419	; 0xe433
   68c80:	movt	r1, #7
   68c84:	bl	38928 <fputs@plt+0x27574>
   68c88:	ldr	r2, [r5, #20]
   68c8c:	cmp	r2, #0
   68c90:	beq	68ca4 <fputs@plt+0x578f0>
   68c94:	sub	r0, fp, #56	; 0x38
   68c98:	movw	r1, #27496	; 0x6b68
   68c9c:	movt	r1, #8
   68ca0:	bl	38928 <fputs@plt+0x27574>
   68ca4:	ldr	r4, [fp, #8]
   68ca8:	tst	r6, #1280	; 0x500
   68cac:	beq	68ce4 <fputs@plt+0x57930>
   68cb0:	tst	r6, #256	; 0x100
   68cb4:	andsne	r0, r6, #15
   68cb8:	bne	68d58 <fputs@plt+0x579a4>
   68cbc:	tst	r6, #1024	; 0x400
   68cc0:	ldr	r5, [sp, #24]
   68cc4:	beq	68e04 <fputs@plt+0x57a50>
   68cc8:	ldr	r2, [r7, #24]
   68ccc:	ldr	r3, [r7, #32]
   68cd0:	sub	r0, fp, #56	; 0x38
   68cd4:	movw	r1, #27641	; 0x6bf9
   68cd8:	movt	r1, #8
   68cdc:	bl	38928 <fputs@plt+0x27574>
   68ce0:	b	68e04 <fputs@plt+0x57a50>
   68ce4:	ldr	r0, [r5, #24]
   68ce8:	ldrb	r0, [r0, #42]	; 0x2a
   68cec:	ldr	r1, [r7, #28]
   68cf0:	tst	r0, #32
   68cf4:	beq	68d28 <fputs@plt+0x57974>
   68cf8:	ldrb	r0, [r1, #55]	; 0x37
   68cfc:	and	r0, r0, #3
   68d00:	cmp	r0, #2
   68d04:	bne	68d28 <fputs@plt+0x57974>
   68d08:	ldr	r0, [sp, #16]
   68d0c:	cmp	r0, #0
   68d10:	ldr	r5, [sp, #24]
   68d14:	beq	68e04 <fputs@plt+0x57a50>
   68d18:	str	r1, [sp, #20]
   68d1c:	movw	r9, #25845	; 0x64f5
   68d20:	movt	r9, #8
   68d24:	b	68d9c <fputs@plt+0x579e8>
   68d28:	tst	r6, #131072	; 0x20000
   68d2c:	str	r1, [sp, #20]
   68d30:	bne	68d6c <fputs@plt+0x579b8>
   68d34:	tst	r6, #16384	; 0x4000
   68d38:	bne	68d90 <fputs@plt+0x579dc>
   68d3c:	movw	r0, #27570	; 0x6bb2
   68d40:	movt	r0, #8
   68d44:	movw	r9, #27561	; 0x6ba9
   68d48:	movt	r9, #8
   68d4c:	tst	r6, #64	; 0x40
   68d50:	moveq	r9, r0
   68d54:	b	68d98 <fputs@plt+0x579e4>
   68d58:	tst	r6, #5
   68d5c:	beq	68d78 <fputs@plt+0x579c4>
   68d60:	movw	r2, #27587	; 0x6bc3
   68d64:	movt	r2, #8
   68d68:	b	68df0 <fputs@plt+0x57a3c>
   68d6c:	movw	r9, #27503	; 0x6b6f
   68d70:	movt	r9, #8
   68d74:	b	68d98 <fputs@plt+0x579e4>
   68d78:	ldr	r0, [sp, #20]
   68d7c:	cmp	r0, #48	; 0x30
   68d80:	bne	68dd8 <fputs@plt+0x57a24>
   68d84:	movw	r2, #27589	; 0x6bc5
   68d88:	movt	r2, #8
   68d8c:	b	68df0 <fputs@plt+0x57a3c>
   68d90:	movw	r9, #27536	; 0x6b90
   68d94:	movt	r9, #8
   68d98:	ldr	r5, [sp, #24]
   68d9c:	sub	r6, fp, #56	; 0x38
   68da0:	movw	r1, #27579	; 0x6bbb
   68da4:	movt	r1, #8
   68da8:	mov	r0, r6
   68dac:	mov	r2, #7
   68db0:	bl	2057c <fputs@plt+0xf1c8>
   68db4:	ldr	r0, [sp, #20]
   68db8:	ldr	r2, [r0]
   68dbc:	mov	r0, r6
   68dc0:	mov	r1, r9
   68dc4:	bl	38928 <fputs@plt+0x27574>
   68dc8:	mov	r0, r6
   68dcc:	mov	r1, r7
   68dd0:	bl	6fb34 <fputs@plt+0x5e780>
   68dd4:	b	68e04 <fputs@plt+0x57a50>
   68dd8:	movw	r0, #27601	; 0x6bd1
   68ddc:	movt	r0, #8
   68de0:	movw	r2, #27695	; 0x6c2f
   68de4:	movt	r2, #8
   68de8:	tst	r6, #32
   68dec:	moveq	r2, r0
   68df0:	ldr	r5, [sp, #24]
   68df4:	sub	r0, fp, #56	; 0x38
   68df8:	movw	r1, #27603	; 0x6bd3
   68dfc:	movt	r1, #8
   68e00:	bl	38928 <fputs@plt+0x27574>
   68e04:	sub	r0, fp, #56	; 0x38
   68e08:	bl	15770 <fputs@plt+0x43bc>
   68e0c:	mvn	r1, #0
   68e10:	str	r4, [sp]
   68e14:	stmib	sp, {r0, r1}
   68e18:	mov	r0, r5
   68e1c:	mov	r1, #161	; 0xa1
   68e20:	mov	r2, r8
   68e24:	mov	r3, sl
   68e28:	bl	560f8 <fputs@plt+0x44d44>
   68e2c:	sub	sp, fp, #28
   68e30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68e34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68e38:	add	fp, sp, #28
   68e3c:	sub	sp, sp, #156	; 0x9c
   68e40:	mov	r7, r3
   68e44:	mov	r5, r2
   68e48:	mov	r8, r1
   68e4c:	mov	r4, r0
   68e50:	add	r0, r1, r1, lsl #2
   68e54:	add	sl, r4, r0, lsl #4
   68e58:	mov	r6, sl
   68e5c:	ldrb	r0, [r6, #780]!	; 0x30c
   68e60:	ldr	r9, [r6, #20]
   68e64:	add	r0, r0, r0, lsl #3
   68e68:	ldr	r2, [r4]
   68e6c:	ldr	r1, [r4, #4]
   68e70:	add	r0, r1, r0, lsl #3
   68e74:	str	r0, [fp, #-76]	; 0xffffffb4
   68e78:	ldr	r1, [r0, #52]	; 0x34
   68e7c:	ldr	r0, [r2]
   68e80:	str	r0, [fp, #-80]	; 0xffffffb0
   68e84:	str	r2, [fp, #-48]	; 0xffffffd0
   68e88:	ldr	r0, [r2, #8]
   68e8c:	str	r0, [fp, #-56]	; 0xffffffc8
   68e90:	add	r0, r4, #68	; 0x44
   68e94:	str	r1, [fp, #-64]	; 0xffffffc0
   68e98:	bl	6b358 <fputs@plt+0x59fa4>
   68e9c:	str	r7, [fp, #-84]	; 0xffffffac
   68ea0:	bic	r1, r7, r1
   68ea4:	str	r5, [fp, #-88]	; 0xffffffa8
   68ea8:	bic	r0, r5, r0
   68eac:	mov	r5, r6
   68eb0:	strd	r0, [r5, #28]
   68eb4:	ldrd	r0, [r4, #24]
   68eb8:	sub	r2, r8, #32
   68ebc:	lsr	r0, r0, r8
   68ec0:	str	r8, [sp, #92]	; 0x5c
   68ec4:	rsb	r3, r8, #32
   68ec8:	orr	r7, r0, r1, lsl r3
   68ecc:	cmp	r2, #0
   68ed0:	lsrge	r7, r1, r2
   68ed4:	mov	r8, #0
   68ed8:	mov	r6, r9
   68edc:	ldrb	r0, [r9, #36]	; 0x24
   68ee0:	tst	r0, #64	; 0x40
   68ee4:	ldrbne	r0, [r4, #36]	; 0x24
   68ee8:	andne	r0, r0, #32
   68eec:	movne	r1, #1
   68ef0:	eorne	r8, r1, r0, lsr #5
   68ef4:	str	r4, [fp, #-52]	; 0xffffffcc
   68ef8:	sub	r0, r5, #44	; 0x2c
   68efc:	str	r0, [fp, #-44]	; 0xffffffd4
   68f00:	ldr	r9, [fp, #-56]	; 0xffffffc8
   68f04:	mov	r0, r9
   68f08:	bl	57ff0 <fputs@plt+0x46c3c>
   68f0c:	mov	r4, r0
   68f10:	str	sl, [fp, #-68]	; 0xffffffbc
   68f14:	str	r0, [sl, #748]!	; 0x2ec
   68f18:	mov	r0, r9
   68f1c:	mov	r9, sl
   68f20:	mov	r1, sl
   68f24:	str	r4, [r1, #4]!
   68f28:	str	r1, [fp, #-72]	; 0xffffffb8
   68f2c:	bl	57ff0 <fputs@plt+0x46c3c>
   68f30:	str	r0, [fp, #-60]	; 0xffffffc4
   68f34:	str	r0, [sl, #12]
   68f38:	ldrb	r0, [r5]
   68f3c:	cmp	r0, #0
   68f40:	ldr	r2, [fp, #-76]	; 0xffffffb4
   68f44:	ldrbne	r0, [r2, #44]	; 0x2c
   68f48:	tstne	r0, #8
   68f4c:	bne	6935c <fputs@plt+0x57fa8>
   68f50:	ldrb	r1, [r2, #45]	; 0x2d
   68f54:	tst	r1, #16
   68f58:	bne	6904c <fputs@plt+0x57c98>
   68f5c:	mov	sl, r6
   68f60:	and	r7, r7, #1
   68f64:	ldr	r0, [r6, #36]	; 0x24
   68f68:	tst	r0, #1024	; 0x400
   68f6c:	bne	690a4 <fputs@plt+0x57cf0>
   68f70:	tst	r0, #256	; 0x100
   68f74:	andsne	r2, r0, #5
   68f78:	bne	6938c <fputs@plt+0x57fd8>
   68f7c:	movw	r2, #258	; 0x102
   68f80:	and	r3, r0, r2
   68f84:	cmp	r3, r2
   68f88:	ldr	ip, [fp, #-52]	; 0xffffffcc
   68f8c:	str	r5, [sp, #88]	; 0x58
   68f90:	bne	69450 <fputs@plt+0x5809c>
   68f94:	mov	r9, #0
   68f98:	tst	r0, #32
   68f9c:	mov	r1, #0
   68fa0:	mov	r2, #0
   68fa4:	ldrne	r1, [sl, #48]	; 0x30
   68fa8:	ldrne	r1, [r1]
   68fac:	movne	r2, #1
   68fb0:	tst	r0, #16
   68fb4:	ldrne	r0, [sl, #48]	; 0x30
   68fb8:	ldrne	r9, [r0, r2, lsl #2]
   68fbc:	cmp	r7, #0
   68fc0:	mov	r6, r1
   68fc4:	movne	r6, r9
   68fc8:	movne	r9, r1
   68fcc:	cmp	r6, #0
   68fd0:	beq	69508 <fputs@plt+0x58154>
   68fd4:	ldr	r5, [r6]
   68fd8:	ldr	r1, [r5, #16]
   68fdc:	sub	r2, fp, #32
   68fe0:	mov	sl, r7
   68fe4:	ldr	r7, [fp, #-48]	; 0xffffffd0
   68fe8:	mov	r0, r7
   68fec:	bl	57e40 <fputs@plt+0x46a8c>
   68ff0:	mov	r8, r0
   68ff4:	ldrb	r0, [r5]
   68ff8:	str	r8, [sp]
   68ffc:	movw	r1, #34444	; 0x868c
   69000:	movt	r1, #8
   69004:	add	r0, r1, r0
   69008:	ldrb	r1, [r0, #-80]	; 0xffffffb0
   6900c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69010:	ldr	r2, [fp, #-64]	; 0xffffffc0
   69014:	mov	r3, r4
   69018:	bl	4644c <fputs@plt+0x35098>
   6901c:	mov	r0, r7
   69020:	mov	r1, r8
   69024:	mov	r2, #1
   69028:	bl	57e3c <fputs@plt+0x46a88>
   6902c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   69030:	mov	r0, r7
   69034:	mov	r7, sl
   69038:	bl	58f44 <fputs@plt+0x47b90>
   6903c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69040:	mov	r1, r6
   69044:	bl	6ff18 <fputs@plt+0x5eb64>
   69048:	b	69524 <fputs@plt+0x58170>
   6904c:	mov	r7, r5
   69050:	ldr	r0, [r2, #32]
   69054:	ldr	r5, [r2, #36]	; 0x24
   69058:	str	r0, [sp]
   6905c:	ldr	r6, [fp, #-56]	; 0xffffffc8
   69060:	mov	r0, r6
   69064:	mov	r1, #16
   69068:	mov	r2, r5
   6906c:	mov	r3, #0
   69070:	bl	4644c <fputs@plt+0x35098>
   69074:	mov	r0, r6
   69078:	mov	r1, #18
   6907c:	mov	r2, r5
   69080:	mov	r5, r7
   69084:	mov	r3, r4
   69088:	bl	56a58 <fputs@plt+0x456a4>
   6908c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   69090:	str	r0, [r1, #788]	; 0x314
   69094:	mov	r0, #13
   69098:	strb	r0, [r1, #781]	; 0x30d
   6909c:	ldr	ip, [fp, #-52]	; 0xffffffcc
   690a0:	b	6a3ec <fputs@plt+0x59038>
   690a4:	str	r5, [sp, #88]	; 0x58
   690a8:	ldrh	r5, [sl, #40]	; 0x28
   690ac:	ldr	r6, [fp, #-48]	; 0xffffffd0
   690b0:	mov	r0, r6
   690b4:	bl	580a0 <fputs@plt+0x46cec>
   690b8:	add	r4, r5, #2
   690bc:	mov	r0, r6
   690c0:	mov	r1, r4
   690c4:	bl	58308 <fputs@plt+0x46f54>
   690c8:	str	r9, [sp, #80]	; 0x50
   690cc:	ldr	r9, [r9]
   690d0:	cmp	r5, #0
   690d4:	str	r0, [fp, #-76]	; 0xffffffb4
   690d8:	str	r4, [sp, #84]	; 0x54
   690dc:	beq	6914c <fputs@plt+0x57d98>
   690e0:	mov	r8, r7
   690e4:	add	r4, r0, #2
   690e8:	mov	r7, #0
   690ec:	ldr	r0, [sl, #48]	; 0x30
   690f0:	ldr	r1, [r0, r7, lsl #2]
   690f4:	cmp	r1, #0
   690f8:	beq	69140 <fputs@plt+0x57d8c>
   690fc:	add	r2, r4, r7
   69100:	ldrb	r0, [r1, #18]
   69104:	tst	r0, #1
   69108:	bne	69120 <fputs@plt+0x57d6c>
   6910c:	ldr	r0, [r1]
   69110:	ldr	r1, [r0, #16]
   69114:	mov	r0, r6
   69118:	bl	5626c <fputs@plt+0x44eb8>
   6911c:	b	69140 <fputs@plt+0x57d8c>
   69120:	str	r8, [sp]
   69124:	str	r2, [sp, #4]
   69128:	mov	r0, r6
   6912c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   69130:	mov	r3, r7
   69134:	bl	6fd34 <fputs@plt+0x5e980>
   69138:	ldr	r0, [fp, #-72]	; 0xffffffb8
   6913c:	ldr	r9, [r0]
   69140:	add	r7, r7, #1
   69144:	cmp	r5, r7
   69148:	bne	690ec <fputs@plt+0x57d38>
   6914c:	ldr	r2, [sl, #24]
   69150:	ldr	r6, [fp, #-56]	; 0xffffffc8
   69154:	mov	r0, r6
   69158:	mov	r1, #22
   6915c:	ldr	r4, [fp, #-76]	; 0xffffffb4
   69160:	mov	r3, r4
   69164:	bl	56a58 <fputs@plt+0x456a4>
   69168:	add	r3, r4, #1
   6916c:	mov	r0, r6
   69170:	mov	r1, #22
   69174:	mov	r2, r5
   69178:	bl	56a58 <fputs@plt+0x456a4>
   6917c:	ldrb	r0, [sl, #28]
   69180:	ldr	r1, [sl, #32]
   69184:	mvn	r2, #10
   69188:	cmp	r0, #0
   6918c:	mvneq	r2, #1
   69190:	str	r4, [sp]
   69194:	stmib	sp, {r1, r2}
   69198:	mov	r0, r6
   6919c:	mov	r1, #11
   691a0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   691a4:	mov	r2, r7
   691a8:	mov	r3, r9
   691ac:	bl	560f8 <fputs@plt+0x44d44>
   691b0:	mov	r0, #0
   691b4:	strb	r0, [sl, #28]
   691b8:	ldr	r4, [fp, #-68]	; 0xffffffbc
   691bc:	str	r7, [r4, #784]	; 0x310
   691c0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   691c4:	ldrb	r0, [r0, #40]	; 0x28
   691c8:	mvn	r1, #95	; 0x5f
   691cc:	cmp	r0, #0
   691d0:	mvneq	r1, #101	; 0x65
   691d4:	strb	r1, [r4, #781]	; 0x30d
   691d8:	mov	r0, r6
   691dc:	bl	5afb8 <fputs@plt+0x49c04>
   691e0:	str	r0, [r4, #788]	; 0x314
   691e4:	cmp	r5, #0
   691e8:	ldr	r4, [fp, #-80]	; 0xffffffb0
   691ec:	beq	69334 <fputs@plt+0x57f80>
   691f0:	ldr	r0, [sp, #80]	; 0x50
   691f4:	add	r0, r0, #12
   691f8:	str	r0, [fp, #-72]	; 0xffffffb8
   691fc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   69200:	add	r1, r0, #796	; 0x31c
   69204:	str	r1, [sp, #92]	; 0x5c
   69208:	ldr	r8, [r0, #792]	; 0x318
   6920c:	sub	r9, r5, #1
   69210:	ldr	r0, [sl, #48]	; 0x30
   69214:	ldr	r5, [r0, r9, lsl #2]
   69218:	add	r7, r9, #1
   6921c:	cmp	r7, #16
   69220:	bgt	69244 <fputs@plt+0x57e90>
   69224:	ldrh	r0, [sl, #30]
   69228:	mov	r1, #1
   6922c:	tst	r0, r1, lsl r9
   69230:	beq	69244 <fputs@plt+0x57e90>
   69234:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69238:	mov	r1, r5
   6923c:	bl	6ff18 <fputs@plt+0x5eb64>
   69240:	b	69328 <fputs@plt+0x57f74>
   69244:	ldrb	r0, [r5, #18]
   69248:	tst	r0, #1
   6924c:	beq	69328 <fputs@plt+0x57f74>
   69250:	ldrb	r0, [r4, #69]	; 0x45
   69254:	cmp	r0, #0
   69258:	bne	6929c <fputs@plt+0x57ee8>
   6925c:	ldr	r0, [sp, #92]	; 0x5c
   69260:	ldr	r0, [r0]
   69264:	sub	r8, r8, #1
   69268:	add	r1, r8, r8, lsl #1
   6926c:	add	r0, r0, r1, lsl #2
   69270:	ldr	r1, [r0, #4]
   69274:	ldr	r4, [fp, #-56]	; 0xffffffc8
   69278:	mov	r0, r4
   6927c:	bl	5637c <fputs@plt+0x44fc8>
   69280:	ldrb	r1, [r0]
   69284:	ldmib	r0, {r2, r3}
   69288:	ldr	r0, [r0, #12]
   6928c:	str	r0, [sp]
   69290:	mov	r0, r4
   69294:	ldr	r4, [fp, #-80]	; 0xffffffb0
   69298:	bl	4644c <fputs@plt+0x35098>
   6929c:	mov	r0, #0
   692a0:	str	r0, [sp]
   692a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   692a8:	mov	r1, #79	; 0x4f
   692ac:	mov	r2, #0
   692b0:	mov	r3, #0
   692b4:	bl	4ae18 <fputs@plt+0x39a64>
   692b8:	cmp	r0, #0
   692bc:	beq	69328 <fputs@plt+0x57f74>
   692c0:	mov	r6, r0
   692c4:	ldr	r0, [r5]
   692c8:	ldr	r0, [r0, #12]
   692cc:	str	r0, [r6, #12]
   692d0:	mov	r0, r4
   692d4:	mov	r1, #157	; 0x9d
   692d8:	mov	r2, #0
   692dc:	bl	4e188 <fputs@plt+0x3cdd4>
   692e0:	str	r0, [r6, #16]
   692e4:	cmp	r0, #0
   692e8:	beq	69314 <fputs@plt+0x57f60>
   692ec:	ldr	r1, [fp, #-76]	; 0xffffffb4
   692f0:	add	r1, r1, r9
   692f4:	add	r1, r1, #2
   692f8:	str	r1, [r0, #28]
   692fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   69300:	ldr	r2, [r0]
   69304:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69308:	mov	r1, r6
   6930c:	mov	r3, #0
   69310:	bl	58fc8 <fputs@plt+0x47c14>
   69314:	mov	r0, #0
   69318:	str	r0, [r6, #12]
   6931c:	mov	r0, r4
   69320:	mov	r1, r6
   69324:	bl	43f70 <fputs@plt+0x32bbc>
   69328:	sub	r9, r9, #1
   6932c:	cmp	r7, #1
   69330:	bgt	69210 <fputs@plt+0x57e5c>
   69334:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69338:	mov	r0, r4
   6933c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   69340:	ldr	r2, [sp, #84]	; 0x54
   69344:	bl	58648 <fputs@plt+0x47294>
   69348:	mov	r0, r4
   6934c:	bl	580b0 <fputs@plt+0x46cfc>
   69350:	ldr	ip, [fp, #-52]	; 0xffffffcc
   69354:	ldr	r5, [sp, #88]	; 0x58
   69358:	b	6a3ec <fputs@plt+0x59038>
   6935c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   69360:	ldr	r0, [r1, #76]	; 0x4c
   69364:	add	r3, r0, #1
   69368:	str	r3, [r1, #76]	; 0x4c
   6936c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69370:	str	r3, [r0]
   69374:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69378:	mov	r1, #22
   6937c:	mov	r2, #0
   69380:	bl	56a58 <fputs@plt+0x456a4>
   69384:	ldr	r2, [fp, #-76]	; 0xffffffb4
   69388:	b	68f50 <fputs@plt+0x57b9c>
   6938c:	mov	r9, r5
   69390:	ldr	r0, [sl, #48]	; 0x30
   69394:	ldr	r1, [r0]
   69398:	ldr	r4, [fp, #-48]	; 0xffffffd0
   6939c:	ldr	r0, [r4, #76]	; 0x4c
   693a0:	add	r6, r0, #1
   693a4:	str	r6, [r4, #76]	; 0x4c
   693a8:	str	r7, [sp]
   693ac:	str	r6, [sp, #4]
   693b0:	mov	r0, r4
   693b4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   693b8:	mov	r3, #0
   693bc:	bl	6fd34 <fputs@plt+0x5e980>
   693c0:	mov	r5, r0
   693c4:	cmp	r0, r6
   693c8:	beq	693d8 <fputs@plt+0x58024>
   693cc:	mov	r0, r4
   693d0:	mov	r1, r6
   693d4:	bl	58f44 <fputs@plt+0x47b90>
   693d8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   693dc:	ldr	r6, [r0]
   693e0:	ldr	r7, [fp, #-56]	; 0xffffffc8
   693e4:	mov	r0, r7
   693e8:	mov	r1, #38	; 0x26
   693ec:	mov	r2, r5
   693f0:	mov	r3, r6
   693f4:	bl	56a58 <fputs@plt+0x456a4>
   693f8:	str	r5, [sp]
   693fc:	mov	r0, r7
   69400:	mov	r1, #70	; 0x46
   69404:	ldr	r7, [fp, #-64]	; 0xffffffc0
   69408:	mov	r2, r7
   6940c:	mov	r3, r6
   69410:	bl	4644c <fputs@plt+0x35098>
   69414:	mov	r0, r4
   69418:	mov	r1, r5
   6941c:	mov	r2, #1
   69420:	bl	57e3c <fputs@plt+0x46a88>
   69424:	mov	r0, r4
   69428:	mov	r1, r7
   6942c:	mvn	r2, #0
   69430:	mov	r3, r5
   69434:	bl	595b0 <fputs@plt+0x481fc>
   69438:	mov	r0, #160	; 0xa0
   6943c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   69440:	strb	r0, [r1, #781]	; 0x30d
   69444:	ldr	ip, [fp, #-52]	; 0xffffffcc
   69448:	mov	r5, r9
   6944c:	b	6a3ec <fputs@plt+0x59038>
   69450:	tst	r0, #512	; 0x200
   69454:	bne	694b4 <fputs@plt+0x58100>
   69458:	tst	r0, #8192	; 0x2000
   6945c:	bne	69584 <fputs@plt+0x581d0>
   69460:	tst	r1, #32
   69464:	ldr	r5, [fp, #-68]	; 0xffffffbc
   69468:	bne	69758 <fputs@plt+0x583a4>
   6946c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   69470:	str	r2, [r5, #784]	; 0x310
   69474:	movw	r0, #13836	; 0x360c
   69478:	movt	r0, #8
   6947c:	ldrb	r0, [r0, r7]
   69480:	strb	r0, [r5, #781]	; 0x30d
   69484:	movw	r0, #13838	; 0x360e
   69488:	movt	r0, #8
   6948c:	ldrb	r1, [r0, r7]
   69490:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69494:	mov	r3, r4
   69498:	bl	56a58 <fputs@plt+0x456a4>
   6949c:	ldr	ip, [fp, #-52]	; 0xffffffcc
   694a0:	mov	r1, #1
   694a4:	strb	r1, [r5, #783]	; 0x30f
   694a8:	add	r0, r0, #1
   694ac:	str	r0, [r5, #788]	; 0x314
   694b0:	b	69354 <fputs@plt+0x57fa0>
   694b4:	ldrh	r9, [sl, #24]
   694b8:	mov	r5, #0
   694bc:	strb	r5, [fp, #-37]	; 0xffffffdb
   694c0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   694c4:	ldr	r1, [r1, #744]	; 0x2e8
   694c8:	str	r1, [sp, #92]	; 0x5c
   694cc:	ldr	r2, [sl, #28]
   694d0:	ldrb	r1, [ip, #36]	; 0x24
   694d4:	tst	r1, #1
   694d8:	mov	r6, #0
   694dc:	mov	r3, #0
   694e0:	beq	69778 <fputs@plt+0x583c4>
   694e4:	ldrsb	r1, [ip, #38]	; 0x26
   694e8:	cmp	r1, #1
   694ec:	blt	69770 <fputs@plt+0x583bc>
   694f0:	ldrh	r1, [r2, #50]	; 0x32
   694f4:	mov	r6, #0
   694f8:	cmp	r1, r9
   694fc:	movwhi	r6, #1
   69500:	mov	r3, r6
   69504:	b	69778 <fputs@plt+0x583c4>
   69508:	mov	r1, #108	; 0x6c
   6950c:	cmp	r7, #0
   69510:	movwne	r1, #105	; 0x69
   69514:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69518:	ldr	r2, [fp, #-64]	; 0xffffffc0
   6951c:	mov	r3, r4
   69520:	bl	56a58 <fputs@plt+0x456a4>
   69524:	ldr	r6, [fp, #-68]	; 0xffffffbc
   69528:	mov	sl, r7
   6952c:	cmp	r9, #0
   69530:	beq	69574 <fputs@plt+0x581c0>
   69534:	ldr	r5, [r9]
   69538:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6953c:	ldr	r1, [r0, #76]	; 0x4c
   69540:	add	r8, r1, #1
   69544:	str	r8, [r0, #76]	; 0x4c
   69548:	ldr	r1, [r5, #16]
   6954c:	mov	r2, r8
   69550:	bl	5626c <fputs@plt+0x44eb8>
   69554:	ldrb	r0, [r5]
   69558:	orr	r0, r0, #2
   6955c:	cmp	r0, #82	; 0x52
   69560:	bne	696a4 <fputs@plt+0x582f0>
   69564:	mov	r7, #83	; 0x53
   69568:	cmp	sl, #0
   6956c:	movwne	r7, #81	; 0x51
   69570:	b	696b0 <fputs@plt+0x582fc>
   69574:	mov	r7, #160	; 0xa0
   69578:	mov	r8, #0
   6957c:	ldr	r5, [sp, #88]	; 0x58
   69580:	b	696c0 <fputs@plt+0x5830c>
   69584:	ldr	r2, [fp, #-48]	; 0xffffffd0
   69588:	ldr	r5, [r2, #72]	; 0x48
   6958c:	ldr	r0, [r2, #76]	; 0x4c
   69590:	add	r1, r5, #1
   69594:	add	r4, r0, #1
   69598:	str	r1, [r2, #72]	; 0x48
   6959c:	str	r4, [r2, #76]	; 0x4c
   695a0:	ldr	r6, [fp, #-56]	; 0xffffffc8
   695a4:	mov	r0, r6
   695a8:	bl	57ff0 <fputs@plt+0x46c3c>
   695ac:	ldr	r1, [fp, #-52]	; 0xffffffcc
   695b0:	str	r0, [sp, #60]	; 0x3c
   695b4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   695b8:	ldr	r0, [r0, #24]
   695bc:	str	r0, [sp, #52]	; 0x34
   695c0:	ldr	r0, [sl, #48]	; 0x30
   695c4:	ldr	r0, [r0]
   695c8:	str	r0, [sp, #20]
   695cc:	ldr	r0, [r0, #12]
   695d0:	str	r0, [sp, #40]	; 0x28
   695d4:	ldr	r8, [fp, #-68]	; 0xffffffbc
   695d8:	str	r4, [sp, #56]	; 0x38
   695dc:	str	r4, [r8, #784]	; 0x310
   695e0:	mov	r0, #15
   695e4:	strb	r0, [r8, #781]	; 0x30d
   695e8:	ldrb	r4, [r1, #43]	; 0x2b
   695ec:	cmp	r4, #2
   695f0:	str	r5, [sp, #76]	; 0x4c
   695f4:	bcc	69764 <fputs@plt+0x583b0>
   695f8:	ldr	sl, [sp, #92]	; 0x5c
   695fc:	sub	r7, r4, sl
   69600:	add	r0, r7, r7, lsl #3
   69604:	mov	r1, #8
   69608:	add	r2, r1, r0, lsl #3
   6960c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   69610:	mov	r3, #0
   69614:	bl	1a7c8 <fputs@plt+0x9414>
   69618:	cmp	r0, #0
   6961c:	beq	69d28 <fputs@plt+0x58974>
   69620:	ldr	r1, [fp, #-76]	; 0xffffffb4
   69624:	add	r1, r1, #8
   69628:	uxtb	r2, r7
   6962c:	str	r2, [r0]
   69630:	str	r2, [r0, #4]
   69634:	str	r0, [sp, #64]	; 0x40
   69638:	add	r0, r0, #8
   6963c:	mov	r2, #72	; 0x48
   69640:	bl	1121c <memcpy@plt>
   69644:	cmp	r7, #2
   69648:	blt	69d50 <fputs@plt+0x5899c>
   6964c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69650:	mov	r6, r8
   69654:	ldr	r8, [r0, #4]
   69658:	sub	r0, r4, #1
   6965c:	sub	r4, r0, sl
   69660:	add	r7, r6, #860	; 0x35c
   69664:	mov	r6, #80	; 0x50
   69668:	ldr	r5, [sp, #64]	; 0x40
   6966c:	add	r0, r5, r6
   69670:	ldrb	r1, [r7], #80	; 0x50
   69674:	add	r1, r1, r1, lsl #3
   69678:	add	r1, r8, r1, lsl #3
   6967c:	add	r1, r1, #8
   69680:	mov	r2, #72	; 0x48
   69684:	bl	1121c <memcpy@plt>
   69688:	subs	r4, r4, #1
   6968c:	add	r6, r6, #72	; 0x48
   69690:	bne	6966c <fputs@plt+0x582b8>
   69694:	ldr	r1, [fp, #-52]	; 0xffffffcc
   69698:	ldr	r8, [fp, #-68]	; 0xffffffbc
   6969c:	ldr	r6, [fp, #-56]	; 0xffffffc8
   696a0:	b	69d54 <fputs@plt+0x589a0>
   696a4:	mov	r7, #80	; 0x50
   696a8:	cmp	sl, #0
   696ac:	movwne	r7, #82	; 0x52
   696b0:	ldr	r5, [sp, #88]	; 0x58
   696b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   696b8:	mov	r1, r9
   696bc:	bl	6ff18 <fputs@plt+0x5eb64>
   696c0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   696c4:	bl	5afb8 <fputs@plt+0x49c04>
   696c8:	eor	r1, sl, #7
   696cc:	strb	r1, [r6, #781]	; 0x30d
   696d0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   696d4:	str	r1, [r6, #784]	; 0x310
   696d8:	str	r0, [r6, #788]	; 0x314
   696dc:	cmp	r7, #160	; 0xa0
   696e0:	ldr	ip, [fp, #-52]	; 0xffffffcc
   696e4:	beq	6a3ec <fputs@plt+0x59038>
   696e8:	ldr	r6, [fp, #-48]	; 0xffffffd0
   696ec:	ldr	r0, [r6, #76]	; 0x4c
   696f0:	mov	sl, r5
   696f4:	add	r5, r0, #1
   696f8:	str	r5, [r6, #76]	; 0x4c
   696fc:	ldr	r9, [fp, #-56]	; 0xffffffc8
   69700:	mov	r0, r9
   69704:	mov	r1, #103	; 0x67
   69708:	ldr	r2, [fp, #-64]	; 0xffffffc0
   6970c:	mov	r3, r5
   69710:	bl	56a58 <fputs@plt+0x456a4>
   69714:	mov	r0, r6
   69718:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6971c:	mvn	r2, #0
   69720:	mov	r3, r5
   69724:	bl	595b0 <fputs@plt+0x481fc>
   69728:	str	r5, [sp]
   6972c:	mov	r5, sl
   69730:	mov	r0, r9
   69734:	mov	r1, r7
   69738:	mov	r2, r8
   6973c:	mov	r3, r4
   69740:	bl	4644c <fputs@plt+0x35098>
   69744:	mov	r0, r9
   69748:	mov	r1, #83	; 0x53
   6974c:	bl	1aaa0 <fputs@plt+0x96ec>
   69750:	ldr	ip, [fp, #-52]	; 0xffffffcc
   69754:	b	6a3ec <fputs@plt+0x59038>
   69758:	mov	r0, #160	; 0xa0
   6975c:	strb	r0, [r5, #781]	; 0x30d
   69760:	b	69354 <fputs@plt+0x57fa0>
   69764:	ldr	r0, [r1, #4]
   69768:	str	r0, [sp, #64]	; 0x40
   6976c:	b	69d54 <fputs@plt+0x589a0>
   69770:	mov	r6, #0
   69774:	mov	r3, #0
   69778:	tst	r0, #32
   6977c:	mov	r1, r9
   69780:	ldrne	r1, [sl, #48]	; 0x30
   69784:	ldrne	r5, [r1, r9, lsl #2]
   69788:	addne	r1, r9, #1
   6978c:	movne	r3, #1
   69790:	mov	r4, #0
   69794:	tst	r0, #16
   69798:	str	r8, [sp, #68]	; 0x44
   6979c:	str	r2, [sp, #60]	; 0x3c
   697a0:	beq	6984c <fputs@plt+0x58498>
   697a4:	ldr	r0, [sl, #48]	; 0x30
   697a8:	ldr	r4, [r0, r1, lsl #2]
   697ac:	ldrb	r0, [r4, #21]
   697b0:	tst	r0, #1
   697b4:	beq	69814 <fputs@plt+0x58460>
   697b8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   697bc:	ldr	r0, [r1, #76]	; 0x4c
   697c0:	add	r3, r0, #1
   697c4:	str	r3, [r1, #76]	; 0x4c
   697c8:	str	r4, [sp, #80]	; 0x50
   697cc:	ldr	r4, [fp, #-68]	; 0xffffffbc
   697d0:	str	r3, [r4, #772]	; 0x304
   697d4:	ldr	r0, [r2, #28]
   697d8:	ldrb	r0, [r0, r9]
   697dc:	cmp	r0, #1
   697e0:	mov	r2, r7
   697e4:	eoreq	r2, r2, #1
   697e8:	mov	r8, r7
   697ec:	ldr	r7, [fp, #-56]	; 0xffffffc8
   697f0:	mov	r0, r7
   697f4:	mov	r1, #22
   697f8:	bl	56a58 <fputs@plt+0x456a4>
   697fc:	mov	r0, r7
   69800:	mov	r7, r8
   69804:	bl	5afb8 <fputs@plt+0x49c04>
   69808:	ldr	r2, [sp, #60]	; 0x3c
   6980c:	str	r0, [r4, #776]	; 0x308
   69810:	ldr	r4, [sp, #80]	; 0x50
   69814:	mov	r3, #1
   69818:	cmp	r5, #0
   6981c:	bne	6984c <fputs@plt+0x58498>
   69820:	ldr	r0, [r2, #4]
   69824:	add	r0, r0, r9, lsl #1
   69828:	ldrsh	r0, [r0]
   6982c:	cmp	r0, #0
   69830:	blt	6984c <fputs@plt+0x58498>
   69834:	ldr	r1, [r2, #12]
   69838:	ldr	r1, [r1, #4]
   6983c:	add	r0, r1, r0, lsl #4
   69840:	ldrb	r0, [r0, #12]
   69844:	cmp	r0, #0
   69848:	movweq	r6, #1
   6984c:	ldrh	r0, [r2, #50]	; 0x32
   69850:	cmp	r9, r0
   69854:	bcs	69870 <fputs@plt+0x584bc>
   69858:	ldr	r1, [r2, #28]
   6985c:	ldrb	r1, [r1, r9]
   69860:	clz	r1, r1
   69864:	lsr	r1, r1, #5
   69868:	cmp	r7, r1
   6986c:	beq	69880 <fputs@plt+0x584cc>
   69870:	cmp	r7, #0
   69874:	beq	69894 <fputs@plt+0x584e0>
   69878:	cmp	r0, r9
   6987c:	bne	69894 <fputs@plt+0x584e0>
   69880:	mov	r0, #0
   69884:	str	r0, [sp, #76]	; 0x4c
   69888:	str	r6, [sp, #52]	; 0x34
   6988c:	mov	r6, r5
   69890:	b	698a8 <fputs@plt+0x584f4>
   69894:	mov	r0, #0
   69898:	str	r0, [sp, #52]	; 0x34
   6989c:	str	r6, [sp, #76]	; 0x4c
   698a0:	mov	r6, r4
   698a4:	mov	r4, r5
   698a8:	ldr	r5, [sp, #88]	; 0x58
   698ac:	sub	r0, fp, #36	; 0x24
   698b0:	str	r0, [sp]
   698b4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   698b8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   698bc:	mov	r2, r7
   698c0:	bl	6ffcc <fputs@plt+0x5ec18>
   698c4:	str	r0, [fp, #-76]	; 0xffffffb4
   698c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   698cc:	cmp	r3, #0
   698d0:	ldrbne	r0, [r3, r9]
   698d4:	strbne	r0, [fp, #-37]	; 0xffffffdb
   698d8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   698dc:	ldr	r0, [r0]
   698e0:	str	r0, [sp, #84]	; 0x54
   698e4:	mov	r1, #1
   698e8:	cmp	r4, #0
   698ec:	mov	r2, #1
   698f0:	beq	69900 <fputs@plt+0x5854c>
   698f4:	ldrb	r0, [r4, #18]
   698f8:	ands	r2, r0, #40	; 0x28
   698fc:	movwne	r2, #1
   69900:	cmp	r6, #0
   69904:	beq	69914 <fputs@plt+0x58560>
   69908:	ldrb	r0, [r6, #18]
   6990c:	ands	r1, r0, #40	; 0x28
   69910:	movwne	r1, #1
   69914:	orrs	r8, r9, r4
   69918:	movwne	r8, #1
   6991c:	cmp	r4, #0
   69920:	str	r3, [fp, #-72]	; 0xffffffb8
   69924:	str	r4, [sp, #80]	; 0x50
   69928:	str	r6, [sp, #72]	; 0x48
   6992c:	str	r1, [sp, #64]	; 0x40
   69930:	str	r2, [sp, #56]	; 0x38
   69934:	beq	699e4 <fputs@plt+0x58630>
   69938:	ldr	r0, [fp, #-76]	; 0xffffffb4
   6993c:	add	r6, r0, r9
   69940:	ldr	r0, [r4]
   69944:	ldr	r5, [r0, #16]
   69948:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6994c:	mov	r1, r5
   69950:	mov	r2, r6
   69954:	bl	5626c <fputs@plt+0x44eb8>
   69958:	mov	r2, r4
   6995c:	ldr	r4, [fp, #-56]	; 0xffffffc8
   69960:	mov	r0, r4
   69964:	ldr	r1, [fp, #-44]	; 0xffffffd4
   69968:	bl	701fc <fputs@plt+0x5ee48>
   6996c:	mov	r0, r5
   69970:	bl	5b3b4 <fputs@plt+0x4a000>
   69974:	cmp	r0, #0
   69978:	beq	69990 <fputs@plt+0x585dc>
   6997c:	mov	r0, r4
   69980:	mov	r1, #76	; 0x4c
   69984:	mov	r2, r6
   69988:	ldr	r3, [sp, #84]	; 0x54
   6998c:	bl	56a58 <fputs@plt+0x456a4>
   69990:	ldr	r3, [fp, #-72]	; 0xffffffb8
   69994:	cmp	r3, #0
   69998:	ldr	r6, [sp, #72]	; 0x48
   6999c:	beq	699d8 <fputs@plt+0x58624>
   699a0:	ldrb	r1, [r3, r9]
   699a4:	mov	r0, r5
   699a8:	bl	5ae2c <fputs@plt+0x49a78>
   699ac:	ldr	r1, [fp, #-72]	; 0xffffffb8
   699b0:	cmp	r0, #65	; 0x41
   699b4:	moveq	r0, #65	; 0x41
   699b8:	strbeq	r0, [r1, r9]
   699bc:	ldrb	r1, [r1, r9]
   699c0:	mov	r0, r5
   699c4:	bl	70230 <fputs@plt+0x5ee7c>
   699c8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   699cc:	cmp	r0, #0
   699d0:	movne	r0, #65	; 0x41
   699d4:	strbne	r0, [r3, r9]
   699d8:	add	r4, r9, #1
   699dc:	ldr	r5, [sp, #88]	; 0x58
   699e0:	b	69a20 <fputs@plt+0x5866c>
   699e4:	ldr	r0, [sp, #76]	; 0x4c
   699e8:	cmp	r0, #0
   699ec:	mov	r4, r9
   699f0:	beq	69a20 <fputs@plt+0x5866c>
   699f4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   699f8:	add	r3, r0, r9
   699fc:	mov	r0, #0
   69a00:	str	r0, [sp, #56]	; 0x38
   69a04:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69a08:	mov	r1, #25
   69a0c:	mov	r2, #0
   69a10:	bl	56a58 <fputs@plt+0x456a4>
   69a14:	ldr	r3, [fp, #-72]	; 0xffffffb8
   69a18:	add	r4, r9, #1
   69a1c:	mov	r8, #1
   69a20:	ldr	r0, [sp, #76]	; 0x4c
   69a24:	sub	r2, r4, r0
   69a28:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69a2c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   69a30:	bl	70364 <fputs@plt+0x5efb0>
   69a34:	ldrh	r0, [sl, #42]	; 0x2a
   69a38:	cmp	r0, #0
   69a3c:	beq	69a48 <fputs@plt+0x58694>
   69a40:	cmp	r4, r0
   69a44:	beq	69a78 <fputs@plt+0x586c4>
   69a48:	ldr	r0, [fp, #-76]	; 0xffffffb4
   69a4c:	stm	sp, {r0, r4}
   69a50:	orr	r0, r7, r8, lsl #2
   69a54:	ldr	r1, [sp, #56]	; 0x38
   69a58:	orr	r0, r0, r1, lsl #1
   69a5c:	movw	r1, #34484	; 0x86b4
   69a60:	movt	r1, #8
   69a64:	ldrb	r1, [r1, r0]
   69a68:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69a6c:	ldr	r2, [sp, #92]	; 0x5c
   69a70:	ldr	r3, [sp, #84]	; 0x54
   69a74:	bl	1aa5c <fputs@plt+0x96a8>
   69a78:	cmp	r6, #0
   69a7c:	beq	69b40 <fputs@plt+0x5878c>
   69a80:	ldr	r0, [fp, #-76]	; 0xffffffb4
   69a84:	add	r5, r0, r9
   69a88:	ldr	r0, [r6]
   69a8c:	ldr	r8, [r0, #16]
   69a90:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69a94:	mov	r0, r4
   69a98:	mov	r1, r5
   69a9c:	mov	r2, #1
   69aa0:	bl	58048 <fputs@plt+0x46c94>
   69aa4:	mov	r0, r4
   69aa8:	mov	r1, r8
   69aac:	mov	r2, r5
   69ab0:	bl	5626c <fputs@plt+0x44eb8>
   69ab4:	ldr	r4, [fp, #-56]	; 0xffffffc8
   69ab8:	mov	r0, r4
   69abc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   69ac0:	mov	r2, r6
   69ac4:	bl	701fc <fputs@plt+0x5ee48>
   69ac8:	mov	r0, r8
   69acc:	bl	5b3b4 <fputs@plt+0x4a000>
   69ad0:	cmp	r0, #0
   69ad4:	beq	69aec <fputs@plt+0x58738>
   69ad8:	mov	r0, r4
   69adc:	mov	r1, #76	; 0x4c
   69ae0:	mov	r2, r5
   69ae4:	ldr	r3, [sp, #84]	; 0x54
   69ae8:	bl	56a58 <fputs@plt+0x456a4>
   69aec:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   69af0:	mov	r0, r8
   69af4:	bl	5ae2c <fputs@plt+0x49a78>
   69af8:	cmp	r0, #65	; 0x41
   69afc:	ldr	r4, [fp, #-80]	; 0xffffffb0
   69b00:	beq	69b2c <fputs@plt+0x58778>
   69b04:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   69b08:	mov	r0, r8
   69b0c:	bl	70230 <fputs@plt+0x5ee7c>
   69b10:	cmp	r0, #0
   69b14:	bne	69b2c <fputs@plt+0x58778>
   69b18:	sub	r3, fp, #37	; 0x25
   69b1c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69b20:	mov	r1, r5
   69b24:	mov	r2, #1
   69b28:	bl	70364 <fputs@plt+0x5efb0>
   69b2c:	add	r9, r9, #1
   69b30:	ldr	r5, [sp, #88]	; 0x58
   69b34:	ldr	r6, [sp, #72]	; 0x48
   69b38:	ldr	r8, [fp, #-68]	; 0xffffffbc
   69b3c:	b	69b78 <fputs@plt+0x587c4>
   69b40:	ldr	r0, [sp, #52]	; 0x34
   69b44:	cmp	r0, #0
   69b48:	ldr	r8, [fp, #-68]	; 0xffffffbc
   69b4c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   69b50:	beq	69b78 <fputs@plt+0x587c4>
   69b54:	ldr	r0, [fp, #-76]	; 0xffffffb4
   69b58:	add	r3, r0, r9
   69b5c:	mov	r0, #0
   69b60:	str	r0, [sp, #64]	; 0x40
   69b64:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69b68:	mov	r1, #25
   69b6c:	mov	r2, #0
   69b70:	bl	56a58 <fputs@plt+0x456a4>
   69b74:	add	r9, r9, #1
   69b78:	mov	r0, r4
   69b7c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   69b80:	bl	13cb4 <fputs@plt+0x2900>
   69b84:	ldr	r4, [fp, #-56]	; 0xffffffc8
   69b88:	mov	r0, r4
   69b8c:	bl	5afb8 <fputs@plt+0x49c04>
   69b90:	str	r0, [r8, #788]	; 0x314
   69b94:	cmp	r9, #0
   69b98:	beq	69bc8 <fputs@plt+0x58814>
   69b9c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   69ba0:	stm	sp, {r0, r9}
   69ba4:	ldr	r0, [sp, #64]	; 0x40
   69ba8:	orr	r0, r0, r7, lsl #1
   69bac:	movw	r1, #34448	; 0x8690
   69bb0:	movt	r1, #8
   69bb4:	ldrb	r1, [r1, r0]
   69bb8:	mov	r0, r4
   69bbc:	ldr	r2, [sp, #92]	; 0x5c
   69bc0:	ldr	r3, [sp, #84]	; 0x54
   69bc4:	bl	1aa5c <fputs@plt+0x96a8>
   69bc8:	ldr	r4, [fp, #-44]	; 0xffffffd4
   69bcc:	mov	r0, r4
   69bd0:	ldr	r1, [sp, #80]	; 0x50
   69bd4:	bl	6ff18 <fputs@plt+0x5eb64>
   69bd8:	mov	r0, r4
   69bdc:	mov	r1, r6
   69be0:	bl	6ff18 <fputs@plt+0x5eb64>
   69be4:	ldr	r0, [sp, #68]	; 0x44
   69be8:	cmp	r0, #0
   69bec:	ldr	ip, [fp, #-52]	; 0xffffffcc
   69bf0:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69bf4:	ldr	r6, [sp, #92]	; 0x5c
   69bf8:	bne	6a3a4 <fputs@plt+0x58ff0>
   69bfc:	ldr	r1, [sp, #60]	; 0x3c
   69c00:	ldr	r0, [r1, #12]
   69c04:	ldrb	r2, [r0, #42]	; 0x2a
   69c08:	tst	r2, #32
   69c0c:	bne	69c84 <fputs@plt+0x588d0>
   69c10:	ldrb	r0, [ip, #40]	; 0x28
   69c14:	cmp	r0, #0
   69c18:	beq	69d38 <fputs@plt+0x58984>
   69c1c:	ldr	r0, [r4, #76]	; 0x4c
   69c20:	add	r5, r0, #1
   69c24:	str	r5, [r4, #76]	; 0x4c
   69c28:	mov	r9, r8
   69c2c:	ldr	r8, [fp, #-56]	; 0xffffffc8
   69c30:	mov	r0, r8
   69c34:	mov	r1, #113	; 0x71
   69c38:	mov	r2, r6
   69c3c:	mov	r3, r5
   69c40:	bl	56a58 <fputs@plt+0x456a4>
   69c44:	mov	r0, r4
   69c48:	ldr	r4, [fp, #-64]	; 0xffffffc0
   69c4c:	mov	r1, r4
   69c50:	mvn	r2, #0
   69c54:	mov	r3, r5
   69c58:	bl	595b0 <fputs@plt+0x481fc>
   69c5c:	str	r5, [sp]
   69c60:	ldr	r5, [sp, #88]	; 0x58
   69c64:	mov	r0, r8
   69c68:	mov	r8, r9
   69c6c:	mov	r1, #70	; 0x46
   69c70:	mov	r2, r4
   69c74:	mov	r3, #0
   69c78:	bl	4644c <fputs@plt+0x35098>
   69c7c:	ldr	ip, [fp, #-52]	; 0xffffffcc
   69c80:	b	6a3a4 <fputs@plt+0x58ff0>
   69c84:	ldr	r1, [fp, #-64]	; 0xffffffc0
   69c88:	cmp	r1, r6
   69c8c:	beq	6a3a4 <fputs@plt+0x58ff0>
   69c90:	bl	439a8 <fputs@plt+0x325f4>
   69c94:	mov	r6, r0
   69c98:	ldrh	r1, [r0, #50]	; 0x32
   69c9c:	mov	r0, r4
   69ca0:	bl	58308 <fputs@plt+0x46f54>
   69ca4:	ldrh	r1, [r6, #50]	; 0x32
   69ca8:	cmp	r1, #0
   69cac:	beq	6a380 <fputs@plt+0x58fcc>
   69cb0:	str	r7, [fp, #-76]	; 0xffffffb4
   69cb4:	mov	r4, #0
   69cb8:	mov	r7, #0
   69cbc:	ldr	r5, [fp, #-56]	; 0xffffffc8
   69cc0:	ldr	r8, [sp, #92]	; 0x5c
   69cc4:	ldr	r9, [sp, #60]	; 0x3c
   69cc8:	str	r0, [fp, #-72]	; 0xffffffb8
   69ccc:	ldr	r0, [r6, #4]
   69cd0:	add	r0, r0, r4
   69cd4:	ldrsh	r1, [r0]
   69cd8:	mov	r0, r9
   69cdc:	bl	59688 <fputs@plt+0x482d4>
   69ce0:	mov	r3, r0
   69ce4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   69ce8:	add	r0, r0, r7
   69cec:	str	r0, [sp]
   69cf0:	mov	r0, r5
   69cf4:	mov	r1, #47	; 0x2f
   69cf8:	mov	r2, r8
   69cfc:	bl	4644c <fputs@plt+0x35098>
   69d00:	add	r4, r4, #2
   69d04:	add	r7, r7, #1
   69d08:	ldrh	r1, [r6, #50]	; 0x32
   69d0c:	cmp	r7, r1
   69d10:	bcc	69ccc <fputs@plt+0x58918>
   69d14:	ldr	r5, [sp, #88]	; 0x58
   69d18:	ldr	r7, [fp, #-76]	; 0xffffffb4
   69d1c:	ldr	r8, [fp, #-68]	; 0xffffffbc
   69d20:	ldr	r0, [fp, #-72]	; 0xffffffb8
   69d24:	b	6a384 <fputs@plt+0x58fd0>
   69d28:	ldr	r1, [fp, #-84]	; 0xffffffac
   69d2c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   69d30:	sub	sp, fp, #28
   69d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69d38:	mov	r0, ip
   69d3c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   69d40:	mov	r3, r6
   69d44:	bl	7040c <fputs@plt+0x5f058>
   69d48:	ldr	ip, [fp, #-52]	; 0xffffffcc
   69d4c:	b	6a3a4 <fputs@plt+0x58ff0>
   69d50:	ldr	r1, [fp, #-52]	; 0xffffffcc
   69d54:	ldrb	r0, [r1, #36]	; 0x24
   69d58:	tst	r0, #8
   69d5c:	mov	r0, #0
   69d60:	str	r0, [sp, #36]	; 0x24
   69d64:	mov	r0, #0
   69d68:	str	r0, [sp, #28]
   69d6c:	mov	r4, r1
   69d70:	bne	69df8 <fputs@plt+0x58a44>
   69d74:	ldr	r0, [sp, #52]	; 0x34
   69d78:	ldrb	r1, [r0, #42]	; 0x2a
   69d7c:	tst	r1, #32
   69d80:	bne	69dac <fputs@plt+0x589f8>
   69d84:	ldr	r5, [fp, #-48]	; 0xffffffd0
   69d88:	ldr	r0, [r5, #76]	; 0x4c
   69d8c:	add	r3, r0, #1
   69d90:	str	r3, [r5, #76]	; 0x4c
   69d94:	mov	r0, r6
   69d98:	mov	r1, #25
   69d9c:	mov	r2, #0
   69da0:	str	r3, [sp, #36]	; 0x24
   69da4:	bl	56a58 <fputs@plt+0x456a4>
   69da8:	b	69de4 <fputs@plt+0x58a30>
   69dac:	bl	439a8 <fputs@plt+0x325f4>
   69db0:	mov	r4, r0
   69db4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   69db8:	ldr	r2, [r5, #72]	; 0x48
   69dbc:	add	r0, r2, #1
   69dc0:	str	r0, [r5, #72]	; 0x48
   69dc4:	ldrh	r3, [r4, #50]	; 0x32
   69dc8:	mov	r0, r6
   69dcc:	mov	r1, #57	; 0x39
   69dd0:	str	r2, [sp, #36]	; 0x24
   69dd4:	bl	56a58 <fputs@plt+0x456a4>
   69dd8:	mov	r0, r5
   69ddc:	mov	r1, r4
   69de0:	bl	56568 <fputs@plt+0x451b4>
   69de4:	ldr	r0, [r5, #76]	; 0x4c
   69de8:	add	r0, r0, #1
   69dec:	str	r0, [sp, #28]
   69df0:	str	r0, [r5, #76]	; 0x4c
   69df4:	ldr	r4, [fp, #-52]	; 0xffffffcc
   69df8:	mov	r0, r6
   69dfc:	mov	r1, #22
   69e00:	mov	r2, #0
   69e04:	ldr	r3, [sp, #56]	; 0x38
   69e08:	bl	56a58 <fputs@plt+0x456a4>
   69e0c:	mov	r7, r0
   69e10:	ldr	r0, [r4, #340]	; 0x154
   69e14:	cmp	r0, #2
   69e18:	blt	69ef4 <fputs@plt+0x58b40>
   69e1c:	mov	r3, r4
   69e20:	ldr	r0, [r4, #340]	; 0x154
   69e24:	cmp	r0, #1
   69e28:	mov	r4, #0
   69e2c:	blt	69f10 <fputs@plt+0x58b5c>
   69e30:	mov	r5, r7
   69e34:	mov	sl, r9
   69e38:	mov	r4, #0
   69e3c:	movw	r8, #8191	; 0x1fff
   69e40:	mov	r7, #0
   69e44:	mov	r9, #0
   69e48:	ldr	r6, [sp, #20]
   69e4c:	ldr	r0, [r3, #348]	; 0x15c
   69e50:	sub	r1, r6, r0
   69e54:	cmp	r1, r4
   69e58:	beq	69eb4 <fputs@plt+0x58b00>
   69e5c:	ldr	r1, [r0, r4]
   69e60:	ldrb	r2, [r1, #4]
   69e64:	tst	r2, #1
   69e68:	bne	69eb4 <fputs@plt+0x58b00>
   69e6c:	add	r0, r0, r4
   69e70:	ldrb	r2, [r0, #20]
   69e74:	tst	r2, #6
   69e78:	bne	69eb4 <fputs@plt+0x58b00>
   69e7c:	ldrh	r0, [r0, #18]
   69e80:	tst	r0, r8
   69e84:	beq	69eb4 <fputs@plt+0x58b00>
   69e88:	ldr	r6, [fp, #-80]	; 0xffffffb0
   69e8c:	mov	r0, r6
   69e90:	mov	r2, #0
   69e94:	bl	5a3c8 <fputs@plt+0x49014>
   69e98:	mov	r2, r0
   69e9c:	mov	r0, r6
   69ea0:	ldr	r6, [sp, #20]
   69ea4:	mov	r1, r9
   69ea8:	bl	606e8 <fputs@plt+0x4f334>
   69eac:	ldr	r3, [fp, #-52]	; 0xffffffcc
   69eb0:	mov	r9, r0
   69eb4:	add	r4, r4, #48	; 0x30
   69eb8:	add	r7, r7, #1
   69ebc:	ldr	r0, [r3, #340]	; 0x154
   69ec0:	cmp	r7, r0
   69ec4:	blt	69e4c <fputs@plt+0x58a98>
   69ec8:	cmp	r9, #0
   69ecc:	beq	69efc <fputs@plt+0x58b48>
   69ed0:	mov	r0, #0
   69ed4:	str	r0, [sp]
   69ed8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69edc:	mov	r1, #328	; 0x148
   69ee0:	mov	r2, #0
   69ee4:	mov	r3, r9
   69ee8:	bl	4ae18 <fputs@plt+0x39a64>
   69eec:	mov	r4, r0
   69ef0:	b	69f00 <fputs@plt+0x58b4c>
   69ef4:	mov	r4, #0
   69ef8:	b	69f10 <fputs@plt+0x58b5c>
   69efc:	mov	r4, #0
   69f00:	ldr	r8, [fp, #-68]	; 0xffffffbc
   69f04:	ldr	r6, [fp, #-56]	; 0xffffffc8
   69f08:	mov	r9, sl
   69f0c:	mov	r7, r5
   69f10:	ldr	r0, [sp, #40]	; 0x28
   69f14:	ldr	r0, [r0, #12]
   69f18:	cmp	r0, #0
   69f1c:	ble	6a2e8 <fputs@plt+0x58f34>
   69f20:	str	r7, [sp, #16]
   69f24:	mov	r0, #240	; 0xf0
   69f28:	str	r0, [sp, #84]	; 0x54
   69f2c:	mov	r5, #0
   69f30:	mov	r0, #0
   69f34:	str	r0, [fp, #-76]	; 0xffffffb4
   69f38:	mov	r0, #0
   69f3c:	str	r0, [sp, #68]	; 0x44
   69f40:	ldr	r6, [sp, #64]	; 0x40
   69f44:	ldr	sl, [sp, #40]	; 0x28
   69f48:	ldr	r8, [fp, #-48]	; 0xffffffd0
   69f4c:	str	r4, [sp, #72]	; 0x48
   69f50:	str	r9, [sp, #80]	; 0x50
   69f54:	ldr	r0, [sl, #20]
   69f58:	add	r1, r5, r5, lsl #1
   69f5c:	add	r2, r0, r1, lsl #4
   69f60:	ldr	r3, [r2, #8]
   69f64:	ldr	r7, [fp, #-64]	; 0xffffffc0
   69f68:	cmp	r3, r7
   69f6c:	beq	69f7c <fputs@plt+0x58bc8>
   69f70:	ldrb	r2, [r2, #19]
   69f74:	tst	r2, #4
   69f78:	beq	6a2a0 <fputs@plt+0x58eec>
   69f7c:	ldr	r2, [r0, r1, lsl #4]
   69f80:	cmp	r4, #0
   69f84:	str	r5, [fp, #-72]	; 0xffffffb8
   69f88:	beq	69f9c <fputs@plt+0x58be8>
   69f8c:	ldrb	r0, [r2, #4]
   69f90:	tst	r0, #1
   69f94:	streq	r2, [r4, #12]
   69f98:	moveq	r2, r4
   69f9c:	mov	r4, #0
   69fa0:	ldr	r0, [sp, #84]	; 0x54
   69fa4:	uxth	r0, r0
   69fa8:	str	r4, [sp]
   69fac:	str	r0, [sp, #4]
   69fb0:	ldr	r0, [sp, #76]	; 0x4c
   69fb4:	str	r0, [sp, #8]
   69fb8:	mov	r0, r8
   69fbc:	mov	r1, r6
   69fc0:	mov	r3, #0
   69fc4:	bl	638a8 <fputs@plt+0x524f4>
   69fc8:	cmp	r0, #0
   69fcc:	beq	6a298 <fputs@plt+0x58ee4>
   69fd0:	mov	r5, r0
   69fd4:	ldr	r0, [sp, #88]	; 0x58
   69fd8:	ldrb	r0, [r0]
   69fdc:	stm	sp, {r0, r4}
   69fe0:	add	r2, r5, #736	; 0x2e0
   69fe4:	mov	r0, r8
   69fe8:	mov	r1, r6
   69fec:	ldr	r3, [sp, #92]	; 0x5c
   69ff0:	bl	68b78 <fputs@plt+0x577c4>
   69ff4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69ff8:	ldrb	r0, [r0, #36]	; 0x24
   69ffc:	tst	r0, #8
   6a000:	bne	6a078 <fputs@plt+0x58cc4>
   6a004:	mov	r7, r8
   6a008:	ldr	r0, [sl, #12]
   6a00c:	sub	r0, r0, #1
   6a010:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6a014:	cmp	r1, r0
   6a018:	mov	r6, r1
   6a01c:	mvneq	r6, #0
   6a020:	ldr	r8, [sp, #52]	; 0x34
   6a024:	ldrb	r0, [r8, #42]	; 0x2a
   6a028:	tst	r0, #32
   6a02c:	bne	6a090 <fputs@plt+0x58cdc>
   6a030:	ldr	r0, [sp, #28]
   6a034:	stm	sp, {r0, r4}
   6a038:	mov	r0, r7
   6a03c:	mov	r1, r8
   6a040:	mov	r8, r7
   6a044:	mvn	r2, #0
   6a048:	ldr	r3, [fp, #-64]	; 0xffffffc0
   6a04c:	bl	57930 <fputs@plt+0x4657c>
   6a050:	stm	sp, {r0, r6}
   6a054:	ldr	r4, [fp, #-56]	; 0xffffffc8
   6a058:	mov	r0, r4
   6a05c:	mov	r1, #131	; 0x83
   6a060:	ldr	r2, [sp, #36]	; 0x24
   6a064:	mov	r3, #0
   6a068:	bl	1aa5c <fputs@plt+0x96a8>
   6a06c:	mov	r6, r0
   6a070:	ldr	sl, [sp, #40]	; 0x28
   6a074:	b	6a1e4 <fputs@plt+0x58e30>
   6a078:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a07c:	mov	r1, #14
   6a080:	ldr	r2, [sp, #56]	; 0x38
   6a084:	ldr	r3, [sp, #60]	; 0x3c
   6a088:	bl	56a58 <fputs@plt+0x456a4>
   6a08c:	b	6a20c <fputs@plt+0x58e58>
   6a090:	str	r6, [sp, #32]
   6a094:	str	r5, [sp, #24]
   6a098:	mov	r0, r8
   6a09c:	bl	439a8 <fputs@plt+0x325f4>
   6a0a0:	mov	r6, r0
   6a0a4:	ldrh	r4, [r0, #50]	; 0x32
   6a0a8:	mov	r0, r7
   6a0ac:	mov	r1, r4
   6a0b0:	bl	58308 <fputs@plt+0x46f54>
   6a0b4:	str	r0, [sp, #44]	; 0x2c
   6a0b8:	str	r4, [sp, #48]	; 0x30
   6a0bc:	cmp	r4, #0
   6a0c0:	ldr	r5, [fp, #-64]	; 0xffffffc0
   6a0c4:	beq	6a108 <fputs@plt+0x58d54>
   6a0c8:	ldr	r0, [sp, #48]	; 0x30
   6a0cc:	lsl	r4, r0, #1
   6a0d0:	mov	r9, #0
   6a0d4:	ldr	sl, [sp, #44]	; 0x2c
   6a0d8:	ldr	r0, [r6, #4]
   6a0dc:	add	r0, r0, r9
   6a0e0:	ldrsh	r2, [r0]
   6a0e4:	str	sl, [sp]
   6a0e8:	mov	r0, r7
   6a0ec:	mov	r1, r8
   6a0f0:	mov	r3, r5
   6a0f4:	bl	65124 <fputs@plt+0x53d70>
   6a0f8:	add	sl, sl, #1
   6a0fc:	add	r9, r9, #2
   6a100:	cmp	r4, r9
   6a104:	bne	6a0d8 <fputs@plt+0x58d24>
   6a108:	ldr	r4, [sp, #32]
   6a10c:	cmp	r4, #0
   6a110:	beq	6a160 <fputs@plt+0x58dac>
   6a114:	ldr	r6, [sp, #44]	; 0x2c
   6a118:	str	r6, [sp]
   6a11c:	ldr	r5, [sp, #48]	; 0x30
   6a120:	str	r5, [sp, #4]
   6a124:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a128:	mov	r1, #69	; 0x45
   6a12c:	ldr	r2, [sp, #36]	; 0x24
   6a130:	mov	r3, #0
   6a134:	bl	1aa5c <fputs@plt+0x96a8>
   6a138:	mov	r2, r6
   6a13c:	mov	r3, r5
   6a140:	mov	r6, r0
   6a144:	cmp	r4, #0
   6a148:	ldr	r8, [fp, #-48]	; 0xffffffd0
   6a14c:	ldr	r9, [sp, #80]	; 0x50
   6a150:	ldr	sl, [sp, #40]	; 0x28
   6a154:	ldr	r5, [sp, #24]
   6a158:	bge	6a17c <fputs@plt+0x58dc8>
   6a15c:	b	6a1d0 <fputs@plt+0x58e1c>
   6a160:	mov	r6, #0
   6a164:	ldr	r8, [fp, #-48]	; 0xffffffd0
   6a168:	ldr	r9, [sp, #80]	; 0x50
   6a16c:	ldr	sl, [sp, #40]	; 0x28
   6a170:	ldr	r5, [sp, #24]
   6a174:	ldr	r3, [sp, #48]	; 0x30
   6a178:	ldr	r2, [sp, #44]	; 0x2c
   6a17c:	ldr	r7, [sp, #28]
   6a180:	str	r7, [sp]
   6a184:	ldr	r4, [fp, #-56]	; 0xffffffc8
   6a188:	mov	r0, r4
   6a18c:	mov	r1, #49	; 0x31
   6a190:	bl	4644c <fputs@plt+0x35098>
   6a194:	mov	r0, #0
   6a198:	str	r0, [sp]
   6a19c:	mov	r0, r4
   6a1a0:	mov	r1, #110	; 0x6e
   6a1a4:	ldr	r2, [sp, #36]	; 0x24
   6a1a8:	mov	r3, r7
   6a1ac:	bl	4644c <fputs@plt+0x35098>
   6a1b0:	ldr	r0, [sp, #32]
   6a1b4:	cmp	r0, #0
   6a1b8:	beq	6a1c8 <fputs@plt+0x58e14>
   6a1bc:	mov	r0, r4
   6a1c0:	mov	r1, #16
   6a1c4:	bl	1aaa0 <fputs@plt+0x96ec>
   6a1c8:	ldr	r3, [sp, #48]	; 0x30
   6a1cc:	ldr	r2, [sp, #44]	; 0x2c
   6a1d0:	mov	r0, r8
   6a1d4:	mov	r1, r2
   6a1d8:	mov	r2, r3
   6a1dc:	bl	58648 <fputs@plt+0x47294>
   6a1e0:	ldr	r4, [fp, #-56]	; 0xffffffc8
   6a1e4:	mov	r0, r4
   6a1e8:	mov	r1, #14
   6a1ec:	ldr	r2, [sp, #56]	; 0x38
   6a1f0:	ldr	r3, [sp, #60]	; 0x3c
   6a1f4:	bl	56a58 <fputs@plt+0x456a4>
   6a1f8:	cmp	r6, #0
   6a1fc:	beq	6a20c <fputs@plt+0x58e58>
   6a200:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a204:	mov	r1, r6
   6a208:	bl	560e4 <fputs@plt+0x44d30>
   6a20c:	ldrb	r0, [r5, #41]	; 0x29
   6a210:	cmp	r0, #0
   6a214:	ldr	r0, [fp, #-76]	; 0xffffffb4
   6a218:	movne	r0, #1
   6a21c:	str	r0, [fp, #-76]	; 0xffffffb4
   6a220:	ldr	r0, [r5, #800]	; 0x320
   6a224:	ldrb	r1, [r0, #37]	; 0x25
   6a228:	tst	r1, #2
   6a22c:	beq	6a270 <fputs@plt+0x58ebc>
   6a230:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6a234:	cmp	r1, #0
   6a238:	beq	6a24c <fputs@plt+0x58e98>
   6a23c:	ldr	r1, [r0, #28]
   6a240:	ldr	r2, [sp, #68]	; 0x44
   6a244:	cmp	r1, r2
   6a248:	bne	6a270 <fputs@plt+0x58ebc>
   6a24c:	ldr	r1, [sp, #52]	; 0x34
   6a250:	ldrb	r1, [r1, #42]	; 0x2a
   6a254:	tst	r1, #32
   6a258:	beq	6a278 <fputs@plt+0x58ec4>
   6a25c:	ldr	r1, [r0, #28]
   6a260:	ldrb	r1, [r1, #55]	; 0x37
   6a264:	and	r1, r1, #3
   6a268:	cmp	r1, #2
   6a26c:	bne	6a278 <fputs@plt+0x58ec4>
   6a270:	mov	r0, #0
   6a274:	b	6a288 <fputs@plt+0x58ed4>
   6a278:	ldr	r1, [sp, #84]	; 0x54
   6a27c:	orr	r1, r1, #4096	; 0x1000
   6a280:	str	r1, [sp, #84]	; 0x54
   6a284:	ldr	r0, [r0, #28]
   6a288:	str	r0, [sp, #68]	; 0x44
   6a28c:	ldr	r6, [sp, #64]	; 0x40
   6a290:	mov	r0, r5
   6a294:	bl	64b40 <fputs@plt+0x5378c>
   6a298:	ldr	r4, [sp, #72]	; 0x48
   6a29c:	ldr	r5, [fp, #-72]	; 0xffffffb8
   6a2a0:	ldr	r0, [sl, #12]
   6a2a4:	add	r5, r5, #1
   6a2a8:	cmp	r5, r0
   6a2ac:	blt	69f54 <fputs@plt+0x58ba0>
   6a2b0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6a2b4:	ldr	r1, [sp, #68]	; 0x44
   6a2b8:	str	r1, [r0, #792]	; 0x318
   6a2bc:	cmp	r1, #0
   6a2c0:	ldr	r6, [fp, #-56]	; 0xffffffc8
   6a2c4:	ldr	r5, [sp, #88]	; 0x58
   6a2c8:	ldr	r7, [sp, #16]
   6a2cc:	ldrne	r1, [sp, #76]	; 0x4c
   6a2d0:	strne	r1, [r0, #744]	; 0x2e8
   6a2d4:	ldr	sl, [fp, #-76]	; 0xffffffb4
   6a2d8:	ldr	r8, [fp, #-80]	; 0xffffffb0
   6a2dc:	cmp	r4, #0
   6a2e0:	bne	6a300 <fputs@plt+0x58f4c>
   6a2e4:	b	6a314 <fputs@plt+0x58f60>
   6a2e8:	mov	sl, #0
   6a2ec:	str	sl, [r8, #792]	; 0x318
   6a2f0:	ldr	r8, [fp, #-80]	; 0xffffffb0
   6a2f4:	ldr	r5, [sp, #88]	; 0x58
   6a2f8:	cmp	r4, #0
   6a2fc:	beq	6a314 <fputs@plt+0x58f60>
   6a300:	mov	r0, #0
   6a304:	str	r0, [r4, #12]
   6a308:	mov	r0, r8
   6a30c:	mov	r1, r4
   6a310:	bl	43f70 <fputs@plt+0x32bbc>
   6a314:	mov	r0, r6
   6a318:	bl	5afb8 <fputs@plt+0x49c04>
   6a31c:	mov	r2, r0
   6a320:	mov	r0, r6
   6a324:	mov	r1, r7
   6a328:	bl	63694 <fputs@plt+0x522e0>
   6a32c:	ldr	r1, [r9]
   6a330:	mov	r0, r6
   6a334:	bl	562d8 <fputs@plt+0x44f24>
   6a338:	mov	r0, r6
   6a33c:	ldr	r1, [sp, #60]	; 0x3c
   6a340:	bl	58114 <fputs@plt+0x46d60>
   6a344:	ldr	ip, [fp, #-52]	; 0xffffffcc
   6a348:	ldrb	r0, [ip, #43]	; 0x2b
   6a34c:	cmp	r0, #2
   6a350:	bcc	6a364 <fputs@plt+0x58fb0>
   6a354:	mov	r0, r8
   6a358:	ldr	r1, [sp, #64]	; 0x40
   6a35c:	bl	13cb4 <fputs@plt+0x2900>
   6a360:	ldr	ip, [fp, #-52]	; 0xffffffcc
   6a364:	cmp	sl, #0
   6a368:	ldr	r1, [sp, #20]
   6a36c:	bne	6a3ec <fputs@plt+0x59038>
   6a370:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6a374:	bl	6ff18 <fputs@plt+0x5eb64>
   6a378:	ldr	ip, [fp, #-52]	; 0xffffffcc
   6a37c:	b	6a3ec <fputs@plt+0x59038>
   6a380:	mov	r1, #0
   6a384:	stm	sp, {r0, r1}
   6a388:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a38c:	mov	r1, #68	; 0x44
   6a390:	ldr	r2, [fp, #-64]	; 0xffffffc0
   6a394:	ldr	r3, [fp, #-60]	; 0xffffffc4
   6a398:	bl	1aa5c <fputs@plt+0x96a8>
   6a39c:	ldr	ip, [fp, #-52]	; 0xffffffcc
   6a3a0:	ldr	r6, [sp, #92]	; 0x5c
   6a3a4:	ldr	r0, [sl, #36]	; 0x24
   6a3a8:	tst	r0, #4096	; 0x1000
   6a3ac:	bne	6a3cc <fputs@plt+0x59018>
   6a3b0:	movw	r1, #781	; 0x30d
   6a3b4:	add	r1, r8, r1
   6a3b8:	cmp	r7, #0
   6a3bc:	moveq	r2, #7
   6a3c0:	movne	r2, #6
   6a3c4:	strb	r2, [r1]
   6a3c8:	b	6a3d4 <fputs@plt+0x59020>
   6a3cc:	mov	r1, #160	; 0xa0
   6a3d0:	strb	r1, [r8, #781]	; 0x30d
   6a3d4:	ubfx	r1, r0, #16, #1
   6a3d8:	strb	r1, [r8, #782]	; 0x30e
   6a3dc:	str	r6, [r8, #784]	; 0x310
   6a3e0:	tst	r0, #15
   6a3e4:	moveq	r0, #1
   6a3e8:	strbeq	r0, [r8, #783]	; 0x30f
   6a3ec:	add	sl, r5, #28
   6a3f0:	ldr	r0, [ip, #340]	; 0x154
   6a3f4:	cmp	r0, #1
   6a3f8:	blt	6a620 <fputs@plt+0x5926c>
   6a3fc:	add	r1, ip, #328	; 0x148
   6a400:	str	r1, [fp, #-72]	; 0xffffffb8
   6a404:	ldr	r1, [fp, #-68]	; 0xffffffbc
   6a408:	add	r9, r1, #772	; 0x304
   6a40c:	add	r4, r0, #1
   6a410:	ldr	r0, [ip, #348]	; 0x15c
   6a414:	add	r7, r0, #20
   6a418:	mov	r8, #1
   6a41c:	ldrh	r0, [r7]
   6a420:	tst	r0, #6
   6a424:	bne	6a4d8 <fputs@plt+0x59124>
   6a428:	ldrd	r2, [r7, #20]
   6a42c:	ldr	r6, [sl]
   6a430:	ldr	r1, [sl, #4]
   6a434:	and	r1, r1, r3
   6a438:	and	r2, r6, r2
   6a43c:	orrs	r1, r2, r1
   6a440:	beq	6a44c <fputs@plt+0x59098>
   6a444:	strb	r8, [ip, #41]	; 0x29
   6a448:	b	6a4d8 <fputs@plt+0x59124>
   6a44c:	ldr	r5, [r7, #-20]	; 0xffffffec
   6a450:	ldr	r1, [fp, #-44]	; 0xffffffd4
   6a454:	ldr	r1, [r1]
   6a458:	cmp	r1, #0
   6a45c:	beq	6a46c <fputs@plt+0x590b8>
   6a460:	ldrb	r1, [r5, #4]
   6a464:	tst	r1, #1
   6a468:	beq	6a4d8 <fputs@plt+0x59124>
   6a46c:	tst	r0, #512	; 0x200
   6a470:	bne	6a48c <fputs@plt+0x590d8>
   6a474:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a478:	mov	r1, r5
   6a47c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6a480:	mov	r3, #16
   6a484:	bl	58fc8 <fputs@plt+0x47c14>
   6a488:	b	6a4c8 <fputs@plt+0x59114>
   6a48c:	ldr	r2, [r9]
   6a490:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a494:	mov	r1, #46	; 0x2e
   6a498:	bl	57fcc <fputs@plt+0x46c18>
   6a49c:	mov	r6, r0
   6a4a0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a4a4:	mov	r1, r5
   6a4a8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6a4ac:	mov	r3, #16
   6a4b0:	bl	58fc8 <fputs@plt+0x47c14>
   6a4b4:	cmp	r6, #0
   6a4b8:	beq	6a4c8 <fputs@plt+0x59114>
   6a4bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a4c0:	mov	r1, r6
   6a4c4:	bl	560e4 <fputs@plt+0x44d30>
   6a4c8:	ldrh	r0, [r7]
   6a4cc:	orr	r0, r0, #4
   6a4d0:	strh	r0, [r7]
   6a4d4:	ldr	ip, [fp, #-52]	; 0xffffffcc
   6a4d8:	add	r7, r7, #48	; 0x30
   6a4dc:	sub	r4, r4, #1
   6a4e0:	cmp	r4, #1
   6a4e4:	bgt	6a41c <fputs@plt+0x59068>
   6a4e8:	ldr	r0, [ip, #340]	; 0x154
   6a4ec:	cmp	r0, #1
   6a4f0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6a4f4:	blt	6a620 <fputs@plt+0x5926c>
   6a4f8:	add	r4, r0, #1
   6a4fc:	ldr	r0, [ip, #348]	; 0x15c
   6a500:	add	r5, r0, #12
   6a504:	mov	r8, #131	; 0x83
   6a508:	b	6a5f4 <fputs@plt+0x59240>
   6a50c:	ldr	r0, [r5, #-4]
   6a510:	cmp	r0, r1
   6a514:	bne	6a610 <fputs@plt+0x5925c>
   6a518:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6a51c:	ldr	r0, [r0]
   6a520:	cmp	r0, #0
   6a524:	bne	6a610 <fputs@plt+0x5925c>
   6a528:	ldr	r7, [r5, #-12]
   6a52c:	ldr	r2, [r5]
   6a530:	ldr	r0, [fp, #-88]	; 0xffffffa8
   6a534:	str	r0, [sp]
   6a538:	ldr	r0, [fp, #-84]	; 0xffffffac
   6a53c:	stmib	sp, {r0, r8}
   6a540:	mov	r0, #0
   6a544:	str	r0, [sp, #12]
   6a548:	ldr	r0, [fp, #-72]	; 0xffffffb8
   6a54c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6a550:	bl	6c348 <fputs@plt+0x5af94>
   6a554:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6a558:	cmp	r0, #0
   6a55c:	beq	6a610 <fputs@plt+0x5925c>
   6a560:	mov	r6, r0
   6a564:	ldrb	r0, [r0, #20]
   6a568:	tst	r0, #4
   6a56c:	bne	6a610 <fputs@plt+0x5925c>
   6a570:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a574:	mov	r2, #48	; 0x30
   6a578:	mov	r3, #0
   6a57c:	bl	1a7c8 <fputs@plt+0x9414>
   6a580:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6a584:	cmp	r0, #0
   6a588:	beq	6a610 <fputs@plt+0x5925c>
   6a58c:	mov	r9, r0
   6a590:	ldr	r0, [r6]
   6a594:	add	r1, r0, #16
   6a598:	mov	r2, #32
   6a59c:	vld1.32	{d16-d17}, [r0], r2
   6a5a0:	vld1.32	{d18-d19}, [r1]
   6a5a4:	add	r1, r9, #16
   6a5a8:	vld1.32	{d20-d21}, [r0]
   6a5ac:	vst1.32	{d18-d19}, [r1]
   6a5b0:	add	r0, r9, #32
   6a5b4:	vst1.32	{d20-d21}, [r0]
   6a5b8:	mov	r0, r9
   6a5bc:	mov	r1, #12
   6a5c0:	vst1.32	{d16-d17}, [r0], r1
   6a5c4:	ldr	r1, [r7, #12]
   6a5c8:	str	r1, [r0]
   6a5cc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a5d0:	mov	r1, r9
   6a5d4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6a5d8:	mov	r3, #16
   6a5dc:	bl	58fc8 <fputs@plt+0x47c14>
   6a5e0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a5e4:	mov	r1, r9
   6a5e8:	bl	13cb4 <fputs@plt+0x2900>
   6a5ec:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6a5f0:	b	6a610 <fputs@plt+0x5925c>
   6a5f4:	ldrb	r0, [r5, #8]
   6a5f8:	tst	r0, #6
   6a5fc:	bne	6a610 <fputs@plt+0x5925c>
   6a600:	ldrh	r0, [r5, #6]
   6a604:	tst	r0, #130	; 0x82
   6a608:	andsne	r0, r0, #2048	; 0x800
   6a60c:	bne	6a50c <fputs@plt+0x59158>
   6a610:	add	r5, r5, #48	; 0x30
   6a614:	sub	r4, r4, #1
   6a618:	cmp	r4, #1
   6a61c:	bgt	6a5f4 <fputs@plt+0x59240>
   6a620:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6a624:	ldr	r5, [r0]
   6a628:	cmp	r5, #0
   6a62c:	ldr	r6, [fp, #-48]	; 0xffffffd0
   6a630:	beq	6a6dc <fputs@plt+0x59328>
   6a634:	ldr	r4, [fp, #-56]	; 0xffffffc8
   6a638:	mov	r0, r4
   6a63c:	bl	5afb8 <fputs@plt+0x49c04>
   6a640:	ldr	r1, [fp, #-68]	; 0xffffffbc
   6a644:	str	r0, [r1, #764]	; 0x2fc
   6a648:	mov	r0, r4
   6a64c:	mov	r1, #22
   6a650:	mov	r2, #1
   6a654:	mov	r3, r5
   6a658:	bl	56a58 <fputs@plt+0x456a4>
   6a65c:	mov	r0, r6
   6a660:	bl	650dc <fputs@plt+0x53d28>
   6a664:	ldr	r7, [fp, #-52]	; 0xffffffcc
   6a668:	ldr	r0, [r7, #340]	; 0x154
   6a66c:	cmp	r0, #1
   6a670:	blt	6a6dc <fputs@plt+0x59328>
   6a674:	ldr	r0, [r7, #348]	; 0x15c
   6a678:	add	r4, r0, #20
   6a67c:	mov	r5, #0
   6a680:	ldrb	r0, [r4]
   6a684:	tst	r0, #6
   6a688:	bne	6a6c8 <fputs@plt+0x59314>
   6a68c:	ldrd	r0, [r4, #20]
   6a690:	ldrd	r2, [sl]
   6a694:	and	r1, r3, r1
   6a698:	and	r0, r2, r0
   6a69c:	orrs	r0, r0, r1
   6a6a0:	bne	6a6c8 <fputs@plt+0x59314>
   6a6a4:	ldr	r1, [r4, #-20]	; 0xffffffec
   6a6a8:	mov	r0, r6
   6a6ac:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6a6b0:	mov	r3, #16
   6a6b4:	bl	58fc8 <fputs@plt+0x47c14>
   6a6b8:	ldr	r7, [fp, #-52]	; 0xffffffcc
   6a6bc:	ldrh	r0, [r4]
   6a6c0:	orr	r0, r0, #4
   6a6c4:	strh	r0, [r4]
   6a6c8:	add	r4, r4, #48	; 0x30
   6a6cc:	add	r5, r5, #1
   6a6d0:	ldr	r0, [r7, #340]	; 0x154
   6a6d4:	cmp	r5, r0
   6a6d8:	blt	6a680 <fputs@plt+0x592cc>
   6a6dc:	ldrd	r0, [sl]
   6a6e0:	sub	sp, fp, #28
   6a6e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6a6e8:	cmp	r1, #0
   6a6ec:	bxeq	lr
   6a6f0:	push	{r4, r5, r6, r7, fp, lr}
   6a6f4:	add	fp, sp, #16
   6a6f8:	mov	r4, r1
   6a6fc:	mov	r5, r0
   6a700:	ldrb	r0, [r1, #43]	; 0x2b
   6a704:	cmp	r0, #0
   6a708:	beq	6a750 <fputs@plt+0x5939c>
   6a70c:	add	r6, r4, #800	; 0x320
   6a710:	mov	r7, #0
   6a714:	b	6a728 <fputs@plt+0x59374>
   6a718:	ldr	r1, [r6, #-4]
   6a71c:	mov	r0, r5
   6a720:	bl	13cb4 <fputs@plt+0x2900>
   6a724:	b	6a73c <fputs@plt+0x59388>
   6a728:	ldr	r0, [r6]
   6a72c:	cmp	r0, #0
   6a730:	ldrbne	r0, [r0, #37]	; 0x25
   6a734:	tstne	r0, #8
   6a738:	bne	6a718 <fputs@plt+0x59364>
   6a73c:	add	r6, r6, #80	; 0x50
   6a740:	add	r7, r7, #1
   6a744:	ldrb	r0, [r4, #43]	; 0x2b
   6a748:	cmp	r7, r0
   6a74c:	bcc	6a728 <fputs@plt+0x59374>
   6a750:	add	r0, r4, #328	; 0x148
   6a754:	bl	705e4 <fputs@plt+0x5f230>
   6a758:	b	6a76c <fputs@plt+0x593b8>
   6a75c:	ldr	r0, [r1, #52]	; 0x34
   6a760:	str	r0, [r4, #16]
   6a764:	mov	r0, r5
   6a768:	bl	6e24c <fputs@plt+0x5ce98>
   6a76c:	ldr	r1, [r4, #16]
   6a770:	cmp	r1, #0
   6a774:	bne	6a75c <fputs@plt+0x593a8>
   6a778:	mov	r0, r5
   6a77c:	mov	r1, r4
   6a780:	pop	{r4, r5, r6, r7, fp, lr}
   6a784:	b	13cb4 <fputs@plt+0x2900>
   6a788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6a78c:	add	fp, sp, #28
   6a790:	sub	sp, sp, #4
   6a794:	mov	r8, r2
   6a798:	mov	r9, r1
   6a79c:	mov	r4, r0
   6a7a0:	ldr	r1, [r0, #12]
   6a7a4:	ldr	r0, [r0, #16]
   6a7a8:	cmp	r1, r0
   6a7ac:	blt	6a850 <fputs@plt+0x5949c>
   6a7b0:	ldr	r1, [r4]
   6a7b4:	ldr	r7, [r4, #20]
   6a7b8:	ldr	r1, [r1]
   6a7bc:	ldr	r6, [r1]
   6a7c0:	add	r0, r0, r0, lsl #1
   6a7c4:	lsl	r2, r0, #5
   6a7c8:	mov	r0, r6
   6a7cc:	mov	r3, #0
   6a7d0:	bl	209ac <fputs@plt+0xf5f8>
   6a7d4:	str	r0, [r4, #20]
   6a7d8:	cmp	r0, #0
   6a7dc:	beq	6a8c0 <fputs@plt+0x5950c>
   6a7e0:	ldr	r1, [r4, #12]
   6a7e4:	add	r1, r1, r1, lsl #1
   6a7e8:	lsl	r2, r1, #4
   6a7ec:	mov	r1, r7
   6a7f0:	bl	1121c <memcpy@plt>
   6a7f4:	add	r0, r4, #24
   6a7f8:	cmp	r7, r0
   6a7fc:	beq	6a80c <fputs@plt+0x59458>
   6a800:	mov	r0, r6
   6a804:	mov	r1, r7
   6a808:	bl	13cb4 <fputs@plt+0x2900>
   6a80c:	ldr	r1, [r4, #20]
   6a810:	mov	r0, r6
   6a814:	bl	20534 <fputs@plt+0xf180>
   6a818:	movw	r1, #43691	; 0xaaab
   6a81c:	movt	r1, #43690	; 0xaaaa
   6a820:	umull	r0, r1, r0, r1
   6a824:	lsr	r0, r1, #5
   6a828:	str	r0, [r4, #16]
   6a82c:	ldr	r2, [r4, #12]
   6a830:	ldr	r0, [r4, #20]
   6a834:	add	r3, r2, r2, lsl #1
   6a838:	add	r0, r0, r3, lsl #4
   6a83c:	rsb	r1, r2, r1, lsr #5
   6a840:	add	r1, r1, r1, lsl #1
   6a844:	lsl	r2, r1, #4
   6a848:	mov	r1, #0
   6a84c:	bl	11174 <memset@plt>
   6a850:	ldr	r7, [r4, #12]
   6a854:	ldr	sl, [r4, #20]
   6a858:	add	r0, r7, #1
   6a85c:	str	r0, [r4, #12]
   6a860:	mov	r0, #1
   6a864:	cmp	r9, #0
   6a868:	ldrbne	r1, [r9, #6]
   6a86c:	tstne	r1, #4
   6a870:	bne	6a8a8 <fputs@plt+0x594f4>
   6a874:	add	r5, r7, r7, lsl #1
   6a878:	add	r6, sl, r5, lsl #4
   6a87c:	strh	r0, [r6, #16]
   6a880:	mov	r0, r9
   6a884:	bl	59c40 <fputs@plt+0x4888c>
   6a888:	str	r0, [sl, r5, lsl #4]
   6a88c:	strh	r8, [r6, #20]
   6a890:	str	r4, [r6, #24]
   6a894:	mvn	r0, #0
   6a898:	str	r0, [r6, #4]
   6a89c:	mov	r0, r7
   6a8a0:	sub	sp, fp, #28
   6a8a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6a8a8:	ldr	r0, [r9, #28]
   6a8ac:	asr	r1, r0, #31
   6a8b0:	bl	43b64 <fputs@plt+0x327b0>
   6a8b4:	movw	r1, #270	; 0x10e
   6a8b8:	sub	r0, r0, r1
   6a8bc:	b	6a874 <fputs@plt+0x594c0>
   6a8c0:	tst	r8, #1
   6a8c4:	beq	6a8d4 <fputs@plt+0x59520>
   6a8c8:	mov	r0, r6
   6a8cc:	mov	r1, r9
   6a8d0:	bl	43f70 <fputs@plt+0x32bbc>
   6a8d4:	str	r7, [r4, #20]
   6a8d8:	mov	r7, #0
   6a8dc:	b	6a89c <fputs@plt+0x594e8>
   6a8e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6a8e4:	add	fp, sp, #28
   6a8e8:	sub	sp, sp, #108	; 0x6c
   6a8ec:	mov	r8, r2
   6a8f0:	ldr	r7, [r1]
   6a8f4:	mov	r5, #0
   6a8f8:	str	r5, [fp, #-32]	; 0xffffffe0
   6a8fc:	str	r5, [fp, #-36]	; 0xffffffdc
   6a900:	str	r5, [fp, #-40]	; 0xffffffd8
   6a904:	ldr	sl, [r7]
   6a908:	ldr	r3, [sl]
   6a90c:	ldrb	r2, [r3, #69]	; 0x45
   6a910:	cmp	r2, #0
   6a914:	bne	6b18c <fputs@plt+0x59dd8>
   6a918:	str	r0, [fp, #-52]	; 0xffffffcc
   6a91c:	str	r3, [sp, #48]	; 0x30
   6a920:	str	r1, [sp, #64]	; 0x40
   6a924:	ldr	r4, [r1, #20]
   6a928:	add	r9, r8, r8, lsl #1
   6a92c:	str	r4, [fp, #-56]	; 0xffffffc8
   6a930:	ldr	r6, [r4, r9, lsl #4]!
   6a934:	ldr	r1, [r6, #12]
   6a938:	add	r7, r7, #68	; 0x44
   6a93c:	mov	r0, r7
   6a940:	str	r1, [sp, #28]
   6a944:	bl	6b194 <fputs@plt+0x59de0>
   6a948:	str	r0, [sp, #44]	; 0x2c
   6a94c:	str	r1, [sp, #40]	; 0x28
   6a950:	str	r6, [fp, #-64]	; 0xffffffc0
   6a954:	ldrb	r0, [r6]
   6a958:	cmp	r0, #76	; 0x4c
   6a95c:	str	r0, [sp, #68]	; 0x44
   6a960:	str	r4, [sp, #36]	; 0x24
   6a964:	mov	r6, r9
   6a968:	beq	6a994 <fputs@plt+0x595e0>
   6a96c:	cmp	r0, #75	; 0x4b
   6a970:	bne	6a9a0 <fputs@plt+0x595ec>
   6a974:	ldr	r9, [fp, #-64]	; 0xffffffc0
   6a978:	ldrb	r0, [r9, #5]
   6a97c:	tst	r0, #8
   6a980:	bne	6a9b4 <fputs@plt+0x59600>
   6a984:	ldr	r1, [r9, #20]
   6a988:	mov	r0, r7
   6a98c:	bl	68344 <fputs@plt+0x56f90>
   6a990:	b	6a9c0 <fputs@plt+0x5960c>
   6a994:	mov	r1, #0
   6a998:	ldr	r9, [fp, #-64]	; 0xffffffc0
   6a99c:	b	6a9c4 <fputs@plt+0x59610>
   6a9a0:	ldr	r9, [fp, #-64]	; 0xffffffc0
   6a9a4:	ldr	r1, [r9, #16]
   6a9a8:	mov	r0, r7
   6a9ac:	bl	6b194 <fputs@plt+0x59de0>
   6a9b0:	b	6a9c0 <fputs@plt+0x5960c>
   6a9b4:	ldr	r1, [r9, #20]
   6a9b8:	mov	r0, r7
   6a9bc:	bl	6b22c <fputs@plt+0x59e78>
   6a9c0:	mov	r5, r0
   6a9c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a9c8:	add	r0, r0, r6, lsl #4
   6a9cc:	str	r0, [sp, #52]	; 0x34
   6a9d0:	str	r5, [r0, #32]
   6a9d4:	str	r1, [r0, #36]	; 0x24
   6a9d8:	mov	r0, r7
   6a9dc:	mov	r1, r9
   6a9e0:	bl	6b194 <fputs@plt+0x59de0>
   6a9e4:	mov	r4, r0
   6a9e8:	mov	r5, r1
   6a9ec:	ldrb	r0, [r9, #4]
   6a9f0:	mov	r1, #0
   6a9f4:	tst	r0, #1
   6a9f8:	str	r8, [fp, #-60]	; 0xffffffc4
   6a9fc:	str	r6, [sp, #32]
   6aa00:	str	sl, [fp, #-56]	; 0xffffffc8
   6aa04:	str	r7, [sp, #24]
   6aa08:	bne	6aa20 <fputs@plt+0x5966c>
   6aa0c:	mov	r0, #0
   6aa10:	str	r0, [sp, #60]	; 0x3c
   6aa14:	mov	r0, #0
   6aa18:	str	r0, [sp, #56]	; 0x38
   6aa1c:	b	6aa48 <fputs@plt+0x59694>
   6aa20:	ldrsh	r1, [r9, #36]	; 0x24
   6aa24:	mov	r0, r7
   6aa28:	bl	6b358 <fputs@plt+0x59fa4>
   6aa2c:	subs	r2, r0, #1
   6aa30:	str	r2, [sp, #60]	; 0x3c
   6aa34:	sbc	r2, r1, #0
   6aa38:	str	r2, [sp, #56]	; 0x38
   6aa3c:	orr	r5, r1, r5
   6aa40:	mov	r1, #0
   6aa44:	orr	r4, r0, r4
   6aa48:	mov	r8, r9
   6aa4c:	mvn	r0, #0
   6aa50:	ldr	r6, [sp, #52]	; 0x34
   6aa54:	mov	sl, r6
   6aa58:	str	r0, [sl, #8]!
   6aa5c:	str	r4, [sp, #20]
   6aa60:	str	r5, [sp, #16]
   6aa64:	strd	r4, [sl, #32]
   6aa68:	str	r0, [sl, #-4]
   6aa6c:	mov	r5, sl
   6aa70:	strh	r1, [r5, #10]!
   6aa74:	ldr	r4, [sp, #68]	; 0x44
   6aa78:	mov	r0, r4
   6aa7c:	bl	6b3b8 <fputs@plt+0x5a004>
   6aa80:	cmp	r0, #0
   6aa84:	beq	6aba0 <fputs@plt+0x597ec>
   6aa88:	ldr	r0, [sp, #28]
   6aa8c:	bl	59c40 <fputs@plt+0x4888c>
   6aa90:	mov	r7, r0
   6aa94:	ldr	r0, [r8, #16]
   6aa98:	bl	59c40 <fputs@plt+0x4888c>
   6aa9c:	mov	r4, r0
   6aaa0:	mov	r9, r6
   6aaa4:	ldr	r0, [r9, #32]!
   6aaa8:	ldr	r1, [r9, #4]
   6aaac:	sub	r2, fp, #48	; 0x30
   6aab0:	sub	r3, fp, #44	; 0x2c
   6aab4:	str	r7, [sp]
   6aab8:	ldr	r7, [sp, #68]	; 0x44
   6aabc:	str	r3, [sp, #4]
   6aac0:	str	r2, [sp, #8]
   6aac4:	ldr	r2, [sp, #44]	; 0x2c
   6aac8:	and	r0, r0, r2
   6aacc:	ldr	r3, [sp, #40]	; 0x28
   6aad0:	and	r1, r1, r3
   6aad4:	orrs	r0, r0, r1
   6aad8:	mov	r8, #2048	; 0x800
   6aadc:	movweq	r8, #8191	; 0x1fff
   6aae0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6aae4:	bl	6b3ec <fputs@plt+0x5a038>
   6aae8:	cmp	r0, #0
   6aaec:	beq	6ab10 <fputs@plt+0x5975c>
   6aaf0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6aaf4:	str	r0, [sl]
   6aaf8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6aafc:	str	r0, [r6, #12]
   6ab00:	mov	r0, r7
   6ab04:	bl	6b548 <fputs@plt+0x5a194>
   6ab08:	and	r0, r0, r8
   6ab0c:	strh	r0, [r5]
   6ab10:	cmp	r7, #73	; 0x49
   6ab14:	ldrheq	r0, [r6, #20]
   6ab18:	orreq	r0, r0, #2048	; 0x800
   6ab1c:	strheq	r0, [r6, #20]
   6ab20:	cmp	r4, #0
   6ab24:	beq	6ac94 <fputs@plt+0x598e0>
   6ab28:	ldrd	r2, [r9]
   6ab2c:	str	r4, [sp]
   6ab30:	sub	r0, fp, #44	; 0x2c
   6ab34:	str	r0, [sp, #4]
   6ab38:	sub	r0, fp, #48	; 0x30
   6ab3c:	str	r0, [sp, #8]
   6ab40:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6ab44:	bl	6b3ec <fputs@plt+0x5a038>
   6ab48:	cmp	r0, #0
   6ab4c:	ldr	r4, [sp, #64]	; 0x40
   6ab50:	beq	6ac98 <fputs@plt+0x598e4>
   6ab54:	mov	r9, r4
   6ab58:	ldr	r0, [sl]
   6ab5c:	cmp	r0, #0
   6ab60:	blt	6acd4 <fputs@plt+0x59920>
   6ab64:	ldr	r4, [sp, #48]	; 0x30
   6ab68:	mov	r0, r4
   6ab6c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6ab70:	mov	r2, #0
   6ab74:	bl	5a3c8 <fputs@plt+0x49014>
   6ab78:	mov	r6, r0
   6ab7c:	ldrb	r0, [r4, #69]	; 0x45
   6ab80:	cmp	r0, #0
   6ab84:	ldr	r7, [fp, #-60]	; 0xffffffc4
   6ab88:	beq	6ace8 <fputs@plt+0x59934>
   6ab8c:	mov	r0, r4
   6ab90:	mov	r1, r6
   6ab94:	bl	43f70 <fputs@plt+0x32bbc>
   6ab98:	sub	sp, fp, #28
   6ab9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6aba0:	cmp	r4, #71	; 0x47
   6aba4:	beq	6aca4 <fputs@plt+0x598f0>
   6aba8:	cmp	r4, #74	; 0x4a
   6abac:	ldr	r4, [sp, #64]	; 0x40
   6abb0:	bne	6accc <fputs@plt+0x59918>
   6abb4:	ldrb	r0, [r4, #8]
   6abb8:	cmp	r0, #72	; 0x48
   6abbc:	ldr	r7, [sp, #36]	; 0x24
   6abc0:	bne	6adec <fputs@plt+0x59a38>
   6abc4:	mov	r9, r8
   6abc8:	mov	r8, r4
   6abcc:	ldr	r0, [r9, #20]
   6abd0:	str	r0, [sp, #68]	; 0x44
   6abd4:	movw	r5, #13800	; 0x35e8
   6abd8:	movt	r5, #8
   6abdc:	mov	r4, #0
   6abe0:	ldr	sl, [sp, #48]	; 0x30
   6abe4:	ldrb	r6, [r5], #1
   6abe8:	ldr	r1, [r9, #12]
   6abec:	mov	r0, sl
   6abf0:	mov	r2, #0
   6abf4:	bl	5a3c8 <fputs@plt+0x49014>
   6abf8:	mov	r7, r0
   6abfc:	ldr	r0, [sp, #68]	; 0x44
   6ac00:	ldr	r0, [r0, #4]
   6ac04:	ldr	r1, [r0, -r4]
   6ac08:	mov	r0, sl
   6ac0c:	mov	r2, #0
   6ac10:	bl	5a3c8 <fputs@plt+0x49014>
   6ac14:	mov	r3, r0
   6ac18:	mov	r0, #0
   6ac1c:	str	r0, [sp]
   6ac20:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6ac24:	mov	r1, r6
   6ac28:	mov	r2, r7
   6ac2c:	bl	4ae18 <fputs@plt+0x39a64>
   6ac30:	mov	r6, r0
   6ac34:	mov	r1, r9
   6ac38:	bl	6b724 <fputs@plt+0x5a370>
   6ac3c:	mov	r0, r8
   6ac40:	mov	r1, r6
   6ac44:	mov	r2, #3
   6ac48:	bl	6a788 <fputs@plt+0x593d4>
   6ac4c:	mov	r6, r0
   6ac50:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6ac54:	mov	r1, r8
   6ac58:	mov	r2, r6
   6ac5c:	bl	6a8e0 <fputs@plt+0x5952c>
   6ac60:	ldr	r7, [r8, #20]
   6ac64:	mov	r0, r8
   6ac68:	mov	r1, r6
   6ac6c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6ac70:	bl	6b588 <fputs@plt+0x5a1d4>
   6ac74:	sub	r4, r4, #20
   6ac78:	cmn	r4, #40	; 0x28
   6ac7c:	bne	6abe4 <fputs@plt+0x59830>
   6ac80:	ldr	r0, [sp, #32]
   6ac84:	add	r7, r7, r0, lsl #4
   6ac88:	mov	r4, r8
   6ac8c:	mov	r8, r9
   6ac90:	b	6adec <fputs@plt+0x59a38>
   6ac94:	ldr	r4, [sp, #64]	; 0x40
   6ac98:	ldr	r7, [sp, #36]	; 0x24
   6ac9c:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6aca0:	b	6adec <fputs@plt+0x59a38>
   6aca4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6aca8:	ldr	r4, [sp, #64]	; 0x40
   6acac:	mov	r1, r4
   6acb0:	ldr	r5, [fp, #-60]	; 0xffffffc4
   6acb4:	mov	r2, r5
   6acb8:	bl	6b74c <fputs@plt+0x5a398>
   6acbc:	ldr	r0, [r4, #20]
   6acc0:	ldr	r1, [sp, #32]
   6acc4:	add	r7, r0, r1, lsl #4
   6acc8:	b	6adec <fputs@plt+0x59a38>
   6accc:	ldr	r7, [sp, #36]	; 0x24
   6acd0:	b	6adec <fputs@plt+0x59a38>
   6acd4:	mov	sl, #0
   6acd8:	ldr	r6, [fp, #-64]	; 0xffffffc0
   6acdc:	ldr	r7, [sp, #36]	; 0x24
   6ace0:	mov	r4, r7
   6ace4:	b	6ad84 <fputs@plt+0x599d0>
   6ace8:	mov	sl, r9
   6acec:	mov	r0, r9
   6acf0:	mov	r1, r6
   6acf4:	mov	r2, #3
   6acf8:	bl	6a788 <fputs@plt+0x593d4>
   6acfc:	cmp	r0, #0
   6ad00:	beq	6b18c <fputs@plt+0x59dd8>
   6ad04:	mov	r5, r0
   6ad08:	ldr	r4, [sl, #20]
   6ad0c:	mov	r0, sl
   6ad10:	mov	r1, r5
   6ad14:	mov	r2, r7
   6ad18:	bl	6b588 <fputs@plt+0x5a1d4>
   6ad1c:	add	r0, r5, r5, lsl #1
   6ad20:	ldr	r1, [sp, #68]	; 0x44
   6ad24:	cmp	r1, #73	; 0x49
   6ad28:	addeq	r1, r4, r0, lsl #4
   6ad2c:	ldrheq	r2, [r1, #20]
   6ad30:	orreq	r2, r2, #2048	; 0x800
   6ad34:	strheq	r2, [r1, #20]
   6ad38:	add	r4, r4, r0, lsl #4
   6ad3c:	ldr	sl, [sl, #20]
   6ad40:	ldr	r5, [sp, #32]
   6ad44:	add	r7, sl, r5, lsl #4
   6ad48:	ldrh	r0, [r7, #20]
   6ad4c:	orr	r0, r0, #8
   6ad50:	strh	r0, [r7, #20]
   6ad54:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6ad58:	mov	r1, r6
   6ad5c:	bl	6b5b8 <fputs@plt+0x5a204>
   6ad60:	cmp	r0, #0
   6ad64:	beq	6ad80 <fputs@plt+0x599cc>
   6ad68:	add	r0, sl, r5, lsl #4
   6ad6c:	ldrh	r1, [r0, #18]
   6ad70:	orr	r1, r1, #2048	; 0x800
   6ad74:	strh	r1, [r0, #18]
   6ad78:	mov	sl, #2048	; 0x800
   6ad7c:	b	6ad84 <fputs@plt+0x599d0>
   6ad80:	mov	sl, #0
   6ad84:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6ad88:	mov	r1, r6
   6ad8c:	bl	6b6a0 <fputs@plt+0x5a2ec>
   6ad90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6ad94:	ldr	r1, [sp, #56]	; 0x38
   6ad98:	ldr	r2, [sp, #40]	; 0x28
   6ad9c:	orr	r1, r1, r2
   6ada0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   6ada4:	ldr	r2, [sp, #60]	; 0x3c
   6ada8:	ldr	r5, [sp, #44]	; 0x2c
   6adac:	orr	r2, r2, r5
   6adb0:	str	r2, [r4, #32]
   6adb4:	str	r1, [r4, #36]	; 0x24
   6adb8:	ldr	r1, [sp, #20]
   6adbc:	str	r1, [r4, #40]	; 0x28
   6adc0:	ldr	r1, [sp, #16]
   6adc4:	str	r1, [r4, #44]	; 0x2c
   6adc8:	str	r0, [r4, #8]
   6adcc:	str	r3, [r4, #12]
   6add0:	ldrb	r0, [r6]
   6add4:	bl	6b548 <fputs@plt+0x5a194>
   6add8:	add	r0, r0, sl
   6addc:	and	r0, r0, r8
   6ade0:	strh	r0, [r4, #18]
   6ade4:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6ade8:	mov	r4, r9
   6adec:	ldrb	r0, [r4, #8]
   6adf0:	cmp	r0, #72	; 0x48
   6adf4:	bne	6b07c <fputs@plt+0x59cc8>
   6adf8:	sub	r0, fp, #40	; 0x28
   6adfc:	str	r0, [sp]
   6ae00:	sub	r2, fp, #32
   6ae04:	sub	r3, fp, #36	; 0x24
   6ae08:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6ae0c:	mov	r1, r8
   6ae10:	bl	6bd88 <fputs@plt+0x5a9d4>
   6ae14:	cmp	r0, #0
   6ae18:	beq	6b07c <fputs@plt+0x59cc8>
   6ae1c:	ldr	r0, [r8, #20]
   6ae20:	ldr	r0, [r0, #4]
   6ae24:	ldr	r0, [r0, #20]
   6ae28:	str	r0, [sp, #68]	; 0x44
   6ae2c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   6ae30:	ldr	sl, [sp, #48]	; 0x30
   6ae34:	mov	r0, sl
   6ae38:	mov	r1, r9
   6ae3c:	mov	r2, #0
   6ae40:	bl	5a3c8 <fputs@plt+0x49014>
   6ae44:	mov	r4, r0
   6ae48:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6ae4c:	mov	ip, r0
   6ae50:	cmp	r0, #0
   6ae54:	beq	6aee0 <fputs@plt+0x59b2c>
   6ae58:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6ae5c:	ldr	r0, [r0]
   6ae60:	ldrb	r0, [r0, #69]	; 0x45
   6ae64:	cmp	r0, #0
   6ae68:	bne	6aee0 <fputs@plt+0x59b2c>
   6ae6c:	ldrh	r0, [r7, #20]
   6ae70:	orr	r0, r0, #1024	; 0x400
   6ae74:	strh	r0, [r7, #20]
   6ae78:	ldr	r0, [r9, #8]
   6ae7c:	ldrb	r3, [r0]
   6ae80:	cmp	r3, #0
   6ae84:	beq	6aee0 <fputs@plt+0x59b2c>
   6ae88:	mov	r6, #0
   6ae8c:	movw	r1, #2956	; 0xb8c
   6ae90:	movt	r1, #8
   6ae94:	movw	r2, #2644	; 0xa54
   6ae98:	movt	r2, #8
   6ae9c:	uxtb	r5, r3
   6aea0:	ldrb	r7, [r1, r5]
   6aea4:	mvn	r7, r7
   6aea8:	orr	r7, r7, #223	; 0xdf
   6aeac:	and	r3, r3, r7
   6aeb0:	strb	r3, [r0]
   6aeb4:	ldrb	r0, [r2, r5]
   6aeb8:	ldr	r3, [r4, #8]
   6aebc:	strb	r0, [r3, r6]
   6aec0:	ldr	r3, [r9, #8]
   6aec4:	add	r7, r6, #1
   6aec8:	add	r0, r3, r7
   6aecc:	add	r3, r3, r6
   6aed0:	ldrb	r3, [r3, #1]
   6aed4:	cmp	r3, #0
   6aed8:	mov	r6, r7
   6aedc:	bne	6ae9c <fputs@plt+0x59ae8>
   6aee0:	ldrb	r0, [sl, #69]	; 0x45
   6aee4:	cmp	r0, #0
   6aee8:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6aeec:	mov	r7, ip
   6aef0:	bne	6af3c <fputs@plt+0x59b88>
   6aef4:	mov	r5, r4
   6aef8:	ldr	r6, [r4, #8]
   6aefc:	mov	r0, r6
   6af00:	bl	1358c <fputs@plt+0x21d8>
   6af04:	sub	r0, r0, #1
   6af08:	ldrb	r1, [r6, r0]
   6af0c:	cmp	r7, #0
   6af10:	beq	6af2c <fputs@plt+0x59b78>
   6af14:	cmp	r1, #64	; 0x40
   6af18:	moveq	r2, #0
   6af1c:	streq	r2, [fp, #-36]	; 0xffffffdc
   6af20:	movw	r2, #2644	; 0xa54
   6af24:	movt	r2, #8
   6af28:	ldrb	r1, [r2, r1]
   6af2c:	mov	r4, r5
   6af30:	add	r1, r1, #1
   6af34:	strb	r1, [r6, r0]
   6af38:	ldr	sl, [sp, #48]	; 0x30
   6af3c:	str	r4, [sp, #52]	; 0x34
   6af40:	mov	r4, #0
   6af44:	mov	r0, sl
   6af48:	ldr	r1, [sp, #68]	; 0x44
   6af4c:	mov	r2, #0
   6af50:	bl	5a3c8 <fputs@plt+0x49014>
   6af54:	mov	r1, r0
   6af58:	movw	r0, #19567	; 0x4c6f
   6af5c:	movt	r0, #8
   6af60:	movw	r6, #27384	; 0x6af8
   6af64:	movt	r6, #8
   6af68:	cmp	r7, #0
   6af6c:	moveq	r6, r0
   6af70:	ldr	r5, [fp, #-56]	; 0xffffffc8
   6af74:	mov	r0, r5
   6af78:	mov	r2, r6
   6af7c:	bl	5e688 <fputs@plt+0x4d2d4>
   6af80:	mov	r2, r0
   6af84:	str	r4, [sp]
   6af88:	mov	r0, r5
   6af8c:	mov	r1, #83	; 0x53
   6af90:	mov	r3, r9
   6af94:	bl	4ae18 <fputs@plt+0x39a64>
   6af98:	mov	r7, r0
   6af9c:	mov	r1, r8
   6afa0:	bl	6b724 <fputs@plt+0x5a370>
   6afa4:	ldr	r4, [sp, #64]	; 0x40
   6afa8:	mov	r0, r4
   6afac:	mov	r1, r7
   6afb0:	movw	r2, #259	; 0x103
   6afb4:	bl	6a788 <fputs@plt+0x593d4>
   6afb8:	mov	r9, r0
   6afbc:	ldr	r7, [fp, #-52]	; 0xffffffcc
   6afc0:	mov	r0, r7
   6afc4:	mov	r1, r4
   6afc8:	mov	r2, r9
   6afcc:	bl	6a8e0 <fputs@plt+0x5952c>
   6afd0:	mov	r0, sl
   6afd4:	ldr	r1, [sp, #68]	; 0x44
   6afd8:	mov	r2, #0
   6afdc:	bl	5a3c8 <fputs@plt+0x49014>
   6afe0:	mov	r1, r0
   6afe4:	mov	r0, r5
   6afe8:	mov	r2, r6
   6afec:	bl	5e688 <fputs@plt+0x4d2d4>
   6aff0:	mov	r2, r0
   6aff4:	mov	r0, #0
   6aff8:	str	r0, [sp]
   6affc:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6b000:	mov	r0, r5
   6b004:	mov	r1, #82	; 0x52
   6b008:	ldr	r3, [sp, #52]	; 0x34
   6b00c:	bl	4ae18 <fputs@plt+0x39a64>
   6b010:	mov	r6, r0
   6b014:	mov	r1, r8
   6b018:	bl	6b724 <fputs@plt+0x5a370>
   6b01c:	mov	r0, r4
   6b020:	mov	r1, r6
   6b024:	movw	r2, #259	; 0x103
   6b028:	bl	6a788 <fputs@plt+0x593d4>
   6b02c:	mov	r6, r0
   6b030:	mov	r0, r7
   6b034:	mov	r1, r4
   6b038:	mov	r2, r6
   6b03c:	bl	6a8e0 <fputs@plt+0x5952c>
   6b040:	ldr	r0, [r4, #20]
   6b044:	ldr	r1, [sp, #32]
   6b048:	add	r7, r0, r1, lsl #4
   6b04c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6b050:	cmp	r0, #0
   6b054:	beq	6b07c <fputs@plt+0x59cc8>
   6b058:	mov	r0, r4
   6b05c:	mov	r1, r9
   6b060:	ldr	r5, [fp, #-60]	; 0xffffffc4
   6b064:	mov	r2, r5
   6b068:	bl	6b588 <fputs@plt+0x5a1d4>
   6b06c:	mov	r0, r4
   6b070:	mov	r1, r6
   6b074:	mov	r2, r5
   6b078:	bl	6b588 <fputs@plt+0x5a1d4>
   6b07c:	sub	r1, fp, #44	; 0x2c
   6b080:	mov	r0, r8
   6b084:	bl	6c030 <fputs@plt+0x5ac7c>
   6b088:	cmp	r0, #0
   6b08c:	beq	6b174 <fputs@plt+0x59dc0>
   6b090:	mov	sl, r4
   6b094:	ldr	r0, [r8, #20]
   6b098:	ldr	r0, [r0, #4]
   6b09c:	ldr	r6, [r0]
   6b0a0:	ldr	r5, [r0, #20]
   6b0a4:	ldr	r4, [sp, #24]
   6b0a8:	mov	r0, r4
   6b0ac:	mov	r1, r6
   6b0b0:	bl	6b194 <fputs@plt+0x59de0>
   6b0b4:	mov	r8, r0
   6b0b8:	mov	r9, r1
   6b0bc:	mov	r0, r4
   6b0c0:	mov	r1, r5
   6b0c4:	bl	6b194 <fputs@plt+0x59de0>
   6b0c8:	and	r1, r1, r9
   6b0cc:	and	r0, r0, r8
   6b0d0:	orrs	r0, r0, r1
   6b0d4:	bne	6b174 <fputs@plt+0x59dc0>
   6b0d8:	mov	r4, #0
   6b0dc:	ldr	r0, [sp, #48]	; 0x30
   6b0e0:	mov	r1, r6
   6b0e4:	mov	r2, #0
   6b0e8:	bl	5a3c8 <fputs@plt+0x49014>
   6b0ec:	mov	r3, r0
   6b0f0:	str	r4, [sp]
   6b0f4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6b0f8:	mov	r1, #51	; 0x33
   6b0fc:	mov	r2, #0
   6b100:	bl	4ae18 <fputs@plt+0x39a64>
   6b104:	mov	r1, r0
   6b108:	mov	r0, sl
   6b10c:	mov	r2, #3
   6b110:	bl	6a788 <fputs@plt+0x593d4>
   6b114:	mov	r1, r0
   6b118:	add	r0, r0, r0, lsl #1
   6b11c:	ldr	r2, [sl, #20]
   6b120:	add	r6, r2, r0, lsl #4
   6b124:	strd	r8, [r6, #32]
   6b128:	ldr	r0, [r5, #28]
   6b12c:	str	r0, [r6, #8]
   6b130:	ldrsh	r0, [r5, #32]
   6b134:	mov	r2, #64	; 0x40
   6b138:	strh	r2, [r6, #18]
   6b13c:	str	r0, [r6, #12]
   6b140:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   6b144:	strb	r0, [r6, #23]
   6b148:	mov	r0, sl
   6b14c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6b150:	bl	6b588 <fputs@plt+0x5a1d4>
   6b154:	ldr	r0, [sl, #20]
   6b158:	ldr	r1, [sp, #32]
   6b15c:	add	r7, r0, r1, lsl #4
   6b160:	ldrh	r0, [r7, #20]
   6b164:	orr	r0, r0, #8
   6b168:	strh	r0, [r7, #20]
   6b16c:	ldrd	r0, [r7, #40]	; 0x28
   6b170:	strd	r0, [r6, #40]	; 0x28
   6b174:	ldrd	r0, [r7, #32]
   6b178:	ldr	r2, [sp, #56]	; 0x38
   6b17c:	orr	r1, r1, r2
   6b180:	ldr	r2, [sp, #60]	; 0x3c
   6b184:	orr	r0, r0, r2
   6b188:	strd	r0, [r7, #32]
   6b18c:	sub	sp, fp, #28
   6b190:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b194:	push	{r4, r5, r6, r7, fp, lr}
   6b198:	add	fp, sp, #16
   6b19c:	cmp	r1, #0
   6b1a0:	moveq	r0, #0
   6b1a4:	moveq	r1, #0
   6b1a8:	popeq	{r4, r5, r6, r7, fp, pc}
   6b1ac:	mov	r5, r1
   6b1b0:	mov	r4, r0
   6b1b4:	ldrb	r0, [r1]
   6b1b8:	cmp	r0, #152	; 0x98
   6b1bc:	bne	6b1d0 <fputs@plt+0x59e1c>
   6b1c0:	ldr	r1, [r5, #28]
   6b1c4:	mov	r0, r4
   6b1c8:	pop	{r4, r5, r6, r7, fp, lr}
   6b1cc:	b	6b358 <fputs@plt+0x59fa4>
   6b1d0:	ldr	r1, [r5, #16]
   6b1d4:	mov	r0, r4
   6b1d8:	bl	6b194 <fputs@plt+0x59de0>
   6b1dc:	mov	r6, r0
   6b1e0:	mov	r7, r1
   6b1e4:	ldr	r1, [r5, #12]
   6b1e8:	mov	r0, r4
   6b1ec:	bl	6b194 <fputs@plt+0x59de0>
   6b1f0:	orr	r7, r1, r7
   6b1f4:	orr	r6, r0, r6
   6b1f8:	ldrb	r0, [r5, #5]
   6b1fc:	tst	r0, #8
   6b200:	bne	6b214 <fputs@plt+0x59e60>
   6b204:	ldr	r1, [r5, #20]
   6b208:	mov	r0, r4
   6b20c:	bl	68344 <fputs@plt+0x56f90>
   6b210:	b	6b220 <fputs@plt+0x59e6c>
   6b214:	ldr	r1, [r5, #20]
   6b218:	mov	r0, r4
   6b21c:	bl	6b22c <fputs@plt+0x59e78>
   6b220:	orr	r0, r6, r0
   6b224:	orr	r1, r7, r1
   6b228:	pop	{r4, r5, r6, r7, fp, pc}
   6b22c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b230:	add	fp, sp, #28
   6b234:	sub	sp, sp, #12
   6b238:	cmp	r1, #0
   6b23c:	beq	6b340 <fputs@plt+0x59f8c>
   6b240:	mov	r4, r1
   6b244:	mov	r8, r0
   6b248:	mov	r6, #0
   6b24c:	mov	r7, #0
   6b250:	ldr	r1, [r4]
   6b254:	ldr	sl, [r4, #28]
   6b258:	mov	r0, r8
   6b25c:	bl	68344 <fputs@plt+0x56f90>
   6b260:	str	r0, [sp, #4]
   6b264:	orr	r5, r1, r7
   6b268:	ldr	r1, [r4, #36]	; 0x24
   6b26c:	mov	r0, r8
   6b270:	bl	68344 <fputs@plt+0x56f90>
   6b274:	str	r0, [sp]
   6b278:	orr	r5, r5, r1
   6b27c:	ldr	r1, [r4, #44]	; 0x2c
   6b280:	mov	r0, r8
   6b284:	bl	68344 <fputs@plt+0x56f90>
   6b288:	mov	r9, r0
   6b28c:	orr	r7, r5, r1
   6b290:	ldr	r1, [r4, #32]
   6b294:	mov	r0, r8
   6b298:	bl	6b194 <fputs@plt+0x59de0>
   6b29c:	mov	r5, r0
   6b2a0:	orr	r7, r7, r1
   6b2a4:	ldr	r1, [r4, #40]	; 0x28
   6b2a8:	mov	r0, r8
   6b2ac:	bl	6b194 <fputs@plt+0x59de0>
   6b2b0:	orr	r7, r7, r1
   6b2b4:	ldr	r1, [sp, #4]
   6b2b8:	orr	r1, r1, r6
   6b2bc:	ldr	r2, [sp]
   6b2c0:	orr	r1, r1, r2
   6b2c4:	orr	r1, r1, r9
   6b2c8:	orr	r1, r1, r5
   6b2cc:	orr	r6, r1, r0
   6b2d0:	cmp	sl, #0
   6b2d4:	str	r4, [sp, #8]
   6b2d8:	beq	6b32c <fputs@plt+0x59f78>
   6b2dc:	ldr	r0, [sl]
   6b2e0:	cmp	r0, #1
   6b2e4:	blt	6b32c <fputs@plt+0x59f78>
   6b2e8:	ldr	r5, [sl], #28
   6b2ec:	mov	r9, #0
   6b2f0:	ldr	r1, [sl]
   6b2f4:	mov	r0, r8
   6b2f8:	bl	6b22c <fputs@plt+0x59e78>
   6b2fc:	mov	r4, r0
   6b300:	orr	r7, r1, r7
   6b304:	ldr	r1, [sl, #28]
   6b308:	mov	r0, r8
   6b30c:	bl	6b194 <fputs@plt+0x59de0>
   6b310:	orr	r7, r7, r1
   6b314:	orr	r1, r4, r6
   6b318:	orr	r6, r1, r0
   6b31c:	add	sl, sl, #72	; 0x48
   6b320:	add	r9, r9, #1
   6b324:	cmp	r9, r5
   6b328:	blt	6b2f0 <fputs@plt+0x59f3c>
   6b32c:	ldr	r4, [sp, #8]
   6b330:	ldr	r4, [r4, #48]	; 0x30
   6b334:	cmp	r4, #0
   6b338:	bne	6b250 <fputs@plt+0x59e9c>
   6b33c:	b	6b348 <fputs@plt+0x59f94>
   6b340:	mov	r6, #0
   6b344:	mov	r7, #0
   6b348:	mov	r0, r6
   6b34c:	mov	r1, r7
   6b350:	sub	sp, fp, #28
   6b354:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b358:	ldr	r2, [r0]
   6b35c:	cmp	r2, #1
   6b360:	blt	6b388 <fputs@plt+0x59fd4>
   6b364:	add	ip, r0, #4
   6b368:	mov	r2, #0
   6b36c:	ldr	r3, [ip, r2, lsl #2]
   6b370:	cmp	r3, r1
   6b374:	beq	6b394 <fputs@plt+0x59fe0>
   6b378:	add	r2, r2, #1
   6b37c:	ldr	r3, [r0]
   6b380:	cmp	r2, r3
   6b384:	blt	6b36c <fputs@plt+0x59fb8>
   6b388:	mov	r0, #0
   6b38c:	mov	r1, #0
   6b390:	bx	lr
   6b394:	rsb	r0, r2, #32
   6b398:	mov	r3, #1
   6b39c:	lsr	r1, r3, r0
   6b3a0:	sub	r0, r2, #32
   6b3a4:	cmp	r0, #0
   6b3a8:	lslge	r1, r3, r0
   6b3ac:	lsl	r0, r3, r2
   6b3b0:	movwge	r0, #0
   6b3b4:	bx	lr
   6b3b8:	sub	r1, r0, #75	; 0x4b
   6b3bc:	cmp	r1, #9
   6b3c0:	bcs	6b3dc <fputs@plt+0x5a028>
   6b3c4:	uxth	r1, r1
   6b3c8:	movw	r2, #499	; 0x1f3
   6b3cc:	mov	r3, #1
   6b3d0:	tst	r3, r2, lsr r1
   6b3d4:	movne	r0, #1
   6b3d8:	bxne	lr
   6b3dc:	sub	r0, r0, #73	; 0x49
   6b3e0:	clz	r0, r0
   6b3e4:	lsr	r0, r0, #5
   6b3e8:	bx	lr
   6b3ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b3f0:	add	fp, sp, #28
   6b3f4:	sub	sp, sp, #4
   6b3f8:	ldr	r4, [fp, #8]
   6b3fc:	ldrb	r1, [r4]
   6b400:	ldr	r7, [fp, #16]
   6b404:	ldr	r6, [fp, #12]
   6b408:	cmp	r1, #152	; 0x98
   6b40c:	bne	6b428 <fputs@plt+0x5a074>
   6b410:	ldr	r0, [r4, #28]
   6b414:	str	r0, [r6]
   6b418:	ldrsh	r0, [r4, #32]
   6b41c:	str	r0, [r7]
   6b420:	mov	r5, #1
   6b424:	b	6b44c <fputs@plt+0x5a098>
   6b428:	orrs	r1, r2, r3
   6b42c:	mov	r5, #0
   6b430:	beq	6b44c <fputs@plt+0x5a098>
   6b434:	subs	r1, r2, #1
   6b438:	and	r1, r1, r2
   6b43c:	sbc	r7, r3, #0
   6b440:	and	r7, r7, r3
   6b444:	orrs	r1, r1, r7
   6b448:	beq	6b458 <fputs@plt+0x5a0a4>
   6b44c:	mov	r0, r5
   6b450:	sub	sp, fp, #28
   6b454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b458:	mov	r5, #0
   6b45c:	subs	r1, r2, #2
   6b460:	sbcs	r1, r3, #0
   6b464:	mov	r1, #0
   6b468:	bcc	6b490 <fputs@plt+0x5a0dc>
   6b46c:	mov	r1, #0
   6b470:	lsrs	r7, r3, #1
   6b474:	rrx	r6, r2
   6b478:	add	r1, r1, #1
   6b47c:	rsbs	r2, r2, #3
   6b480:	rscs	r2, r3, #0
   6b484:	mov	r2, r6
   6b488:	mov	r3, r7
   6b48c:	bcc	6b470 <fputs@plt+0x5a0bc>
   6b490:	add	r1, r1, r1, lsl #3
   6b494:	add	r0, r0, r1, lsl #3
   6b498:	ldr	r1, [r0, #24]
   6b49c:	ldr	r7, [r1, #8]
   6b4a0:	cmp	r7, #0
   6b4a4:	beq	6b44c <fputs@plt+0x5a098>
   6b4a8:	ldr	r6, [r0, #52]	; 0x34
   6b4ac:	movw	r1, #65534	; 0xfffe
   6b4b0:	b	6b508 <fputs@plt+0x5a154>
   6b4b4:	ldr	r9, [r7, #4]
   6b4b8:	mov	sl, #0
   6b4bc:	mov	r5, #0
   6b4c0:	ldrh	r0, [r9]
   6b4c4:	cmp	r0, r1
   6b4c8:	bne	6b4ec <fputs@plt+0x5a138>
   6b4cc:	ldr	r0, [r8, #4]
   6b4d0:	ldr	r1, [r0, sl]
   6b4d4:	mov	r0, r4
   6b4d8:	mov	r2, r6
   6b4dc:	bl	59c94 <fputs@plt+0x488e0>
   6b4e0:	movw	r1, #65534	; 0xfffe
   6b4e4:	cmp	r0, #0
   6b4e8:	beq	6b530 <fputs@plt+0x5a17c>
   6b4ec:	add	sl, sl, #20
   6b4f0:	add	r9, r9, #2
   6b4f4:	add	r5, r5, #1
   6b4f8:	ldrh	r0, [r7, #50]	; 0x32
   6b4fc:	cmp	r5, r0
   6b500:	bcc	6b4c0 <fputs@plt+0x5a10c>
   6b504:	b	6b51c <fputs@plt+0x5a168>
   6b508:	ldr	r8, [r7, #40]	; 0x28
   6b50c:	cmp	r8, #0
   6b510:	ldrhne	r0, [r7, #50]	; 0x32
   6b514:	cmpne	r0, #0
   6b518:	bne	6b4b4 <fputs@plt+0x5a100>
   6b51c:	ldr	r7, [r7, #20]
   6b520:	cmp	r7, #0
   6b524:	bne	6b508 <fputs@plt+0x5a154>
   6b528:	mov	r5, #0
   6b52c:	b	6b44c <fputs@plt+0x5a098>
   6b530:	ldr	r0, [fp, #12]
   6b534:	str	r6, [r0]
   6b538:	mvn	r0, #1
   6b53c:	ldr	r1, [fp, #16]
   6b540:	str	r0, [r1]
   6b544:	b	6b420 <fputs@plt+0x5a06c>
   6b548:	cmp	r0, #73	; 0x49
   6b54c:	beq	6b57c <fputs@plt+0x5a1c8>
   6b550:	cmp	r0, #75	; 0x4b
   6b554:	moveq	r0, #1
   6b558:	uxtheq	r0, r0
   6b55c:	bxeq	lr
   6b560:	cmp	r0, #76	; 0x4c
   6b564:	moveq	r0, #256	; 0x100
   6b568:	subne	r0, r0, #79	; 0x4f
   6b56c:	movne	r1, #2
   6b570:	lslne	r0, r1, r0
   6b574:	uxth	r0, r0
   6b578:	bx	lr
   6b57c:	mov	r0, #128	; 0x80
   6b580:	uxth	r0, r0
   6b584:	bx	lr
   6b588:	ldr	r0, [r0, #20]
   6b58c:	add	r1, r1, r1, lsl #1
   6b590:	add	r1, r0, r1, lsl #4
   6b594:	str	r2, [r1, #4]
   6b598:	add	r2, r2, r2, lsl #1
   6b59c:	add	r0, r0, r2, lsl #4
   6b5a0:	ldrh	r2, [r0, #16]
   6b5a4:	strh	r2, [r1, #16]
   6b5a8:	ldrb	r1, [r0, #22]
   6b5ac:	add	r1, r1, #1
   6b5b0:	strb	r1, [r0, #22]
   6b5b4:	bx	lr
   6b5b8:	push	{r4, r5, r6, r7, fp, lr}
   6b5bc:	add	fp, sp, #16
   6b5c0:	mov	r4, r0
   6b5c4:	ldr	r0, [r0]
   6b5c8:	ldrb	r0, [r0, #65]	; 0x41
   6b5cc:	mov	r6, #0
   6b5d0:	tst	r0, #2
   6b5d4:	bne	6b698 <fputs@plt+0x5a2e4>
   6b5d8:	mov	r5, r1
   6b5dc:	ldrb	r0, [r1]
   6b5e0:	cmp	r0, #79	; 0x4f
   6b5e4:	cmpne	r0, #73	; 0x49
   6b5e8:	bne	6b698 <fputs@plt+0x5a2e4>
   6b5ec:	ldrb	r0, [r5, #4]
   6b5f0:	tst	r0, #1
   6b5f4:	bne	6b698 <fputs@plt+0x5a2e4>
   6b5f8:	ldr	r0, [r5, #12]
   6b5fc:	bl	5ad70 <fputs@plt+0x499bc>
   6b600:	mov	r7, r0
   6b604:	ldr	r0, [r5, #16]
   6b608:	bl	5ad70 <fputs@plt+0x499bc>
   6b60c:	cmp	r7, r0
   6b610:	beq	6b620 <fputs@plt+0x5a26c>
   6b614:	cmp	r7, #67	; 0x43
   6b618:	cmpcs	r0, #67	; 0x43
   6b61c:	bcc	6b698 <fputs@plt+0x5a2e4>
   6b620:	ldr	r1, [r5, #12]
   6b624:	ldr	r2, [r5, #16]
   6b628:	mov	r0, r4
   6b62c:	bl	5ace8 <fputs@plt+0x49934>
   6b630:	mov	r6, #1
   6b634:	cmp	r0, #0
   6b638:	beq	6b698 <fputs@plt+0x5a2e4>
   6b63c:	ldr	r0, [r0]
   6b640:	movw	r1, #19567	; 0x4c6f
   6b644:	movt	r1, #8
   6b648:	bl	15b10 <fputs@plt+0x475c>
   6b64c:	cmp	r0, #0
   6b650:	beq	6b698 <fputs@plt+0x5a2e4>
   6b654:	ldr	r1, [r5, #12]
   6b658:	mov	r0, r4
   6b65c:	bl	58148 <fputs@plt+0x46d94>
   6b660:	mov	r6, #0
   6b664:	cmp	r0, #0
   6b668:	mov	r7, #0
   6b66c:	ldrne	r7, [r0]
   6b670:	ldr	r1, [r5, #16]
   6b674:	mov	r0, r4
   6b678:	bl	58148 <fputs@plt+0x46d94>
   6b67c:	cmp	r0, #0
   6b680:	ldrne	r6, [r0]
   6b684:	mov	r0, r7
   6b688:	mov	r1, r6
   6b68c:	bl	15b10 <fputs@plt+0x475c>
   6b690:	clz	r0, r0
   6b694:	lsr	r6, r0, #5
   6b698:	mov	r0, r6
   6b69c:	pop	{r4, r5, r6, r7, fp, pc}
   6b6a0:	push	{r4, sl, fp, lr}
   6b6a4:	add	fp, sp, #8
   6b6a8:	mov	r4, r1
   6b6ac:	ldr	r1, [r1, #12]
   6b6b0:	ldr	ip, [r4, #16]
   6b6b4:	ldr	lr, [ip, #4]
   6b6b8:	and	r2, lr, #256	; 0x100
   6b6bc:	ldr	r3, [r1, #4]
   6b6c0:	and	r3, r3, #256	; 0x100
   6b6c4:	cmp	r3, r2
   6b6c8:	bne	6b6f8 <fputs@plt+0x5a344>
   6b6cc:	cmp	r2, #0
   6b6d0:	bne	6b6f0 <fputs@plt+0x5a33c>
   6b6d4:	bl	58148 <fputs@plt+0x46d94>
   6b6d8:	cmp	r0, #0
   6b6dc:	ldrne	r0, [r4, #12]
   6b6e0:	ldrne	r1, [r0, #4]
   6b6e4:	orrne	r1, r1, #256	; 0x100
   6b6e8:	strne	r1, [r0, #4]
   6b6ec:	b	6b6f8 <fputs@plt+0x5a344>
   6b6f0:	bic	r0, lr, #256	; 0x100
   6b6f4:	str	r0, [ip, #4]
   6b6f8:	ldr	r0, [r4, #12]
   6b6fc:	ldr	r1, [r4, #16]
   6b700:	str	r1, [r4, #12]
   6b704:	str	r0, [r4, #16]
   6b708:	ldrb	r0, [r4]
   6b70c:	cmp	r0, #80	; 0x50
   6b710:	subcs	r0, r0, #80	; 0x50
   6b714:	eorcs	r0, r0, #2
   6b718:	addcs	r0, r0, #80	; 0x50
   6b71c:	strbcs	r0, [r4]
   6b720:	pop	{r4, sl, fp, pc}
   6b724:	cmp	r0, #0
   6b728:	bxeq	lr
   6b72c:	ldr	r2, [r0, #4]
   6b730:	ldr	r3, [r1, #4]
   6b734:	and	r3, r3, #1
   6b738:	orr	r2, r2, r3
   6b73c:	str	r2, [r0, #4]
   6b740:	ldrh	r1, [r1, #36]	; 0x24
   6b744:	strh	r1, [r0, #36]	; 0x24
   6b748:	bx	lr
   6b74c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b750:	add	fp, sp, #28
   6b754:	sub	sp, sp, #68	; 0x44
   6b758:	mov	sl, r1
   6b75c:	str	r0, [sp, #40]	; 0x28
   6b760:	ldr	r1, [r1]
   6b764:	ldr	r4, [sl, #20]
   6b768:	str	r2, [sp, #8]
   6b76c:	add	r0, r2, r2, lsl #1
   6b770:	str	r4, [sp, #20]
   6b774:	str	r0, [sp, #28]
   6b778:	ldr	r0, [r4, r0, lsl #4]!
   6b77c:	str	r0, [sp, #24]
   6b780:	str	r1, [sp, #32]
   6b784:	ldr	r0, [r1]
   6b788:	str	r0, [sp, #12]
   6b78c:	ldr	r8, [r0]
   6b790:	mov	r0, r8
   6b794:	mov	r2, #416	; 0x1a0
   6b798:	mov	r3, #0
   6b79c:	bl	19680 <fputs@plt+0x82cc>
   6b7a0:	str	r0, [r4, #12]
   6b7a4:	str	r0, [sp, #44]	; 0x2c
   6b7a8:	cmp	r0, #0
   6b7ac:	beq	6bd80 <fputs@plt+0x5a9cc>
   6b7b0:	ldr	r0, [sp, #28]
   6b7b4:	ldr	r1, [sp, #20]
   6b7b8:	add	r5, r1, r0, lsl #4
   6b7bc:	ldrh	r0, [r5, #20]
   6b7c0:	orr	r0, r0, #16
   6b7c4:	strh	r0, [r5, #20]
   6b7c8:	ldr	r4, [sp, #44]	; 0x2c
   6b7cc:	add	r0, r4, #24
   6b7d0:	mov	r1, #0
   6b7d4:	mov	r2, #384	; 0x180
   6b7d8:	bl	11174 <memset@plt>
   6b7dc:	mov	r0, r4
   6b7e0:	ldr	r1, [sp, #32]
   6b7e4:	bl	673f0 <fputs@plt+0x5603c>
   6b7e8:	mov	r0, r4
   6b7ec:	ldr	r1, [sp, #24]
   6b7f0:	mov	r2, #71	; 0x47
   6b7f4:	bl	67414 <fputs@plt+0x56060>
   6b7f8:	ldr	r0, [sp, #40]	; 0x28
   6b7fc:	mov	r1, r4
   6b800:	bl	675c8 <fputs@plt+0x56214>
   6b804:	ldrb	r0, [r8, #69]	; 0x45
   6b808:	cmp	r0, #0
   6b80c:	bne	6bd80 <fputs@plt+0x5a9cc>
   6b810:	ldr	r4, [sp, #44]	; 0x2c
   6b814:	ldr	r6, [r4, #12]
   6b818:	mvn	ip, #0
   6b81c:	cmp	r6, #0
   6b820:	ble	6ba70 <fputs@plt+0x5a6bc>
   6b824:	str	r5, [sp, #4]
   6b828:	ldr	r0, [sp, #32]
   6b82c:	add	r7, r0, #68	; 0x44
   6b830:	ldr	r9, [r4, #20]
   6b834:	mvn	r0, #0
   6b838:	str	r0, [fp, #-36]	; 0xffffffdc
   6b83c:	mvn	r3, #0
   6b840:	mvn	r2, #0
   6b844:	str	r8, [sp, #36]	; 0x24
   6b848:	str	r7, [fp, #-32]	; 0xffffffe0
   6b84c:	str	sl, [sp, #16]
   6b850:	ldrh	r5, [r9, #18]
   6b854:	movw	r0, #511	; 0x1ff
   6b858:	tst	r5, r0
   6b85c:	beq	6b8f4 <fputs@plt+0x5a540>
   6b860:	ldrh	r4, [r9, #20]
   6b864:	tst	r4, #8
   6b868:	bne	6ba34 <fputs@plt+0x5a680>
   6b86c:	str	r2, [fp, #-44]	; 0xffffffd4
   6b870:	str	r3, [fp, #-40]	; 0xffffffd8
   6b874:	str	ip, [sp, #48]	; 0x30
   6b878:	ldr	r1, [r9, #8]
   6b87c:	mov	r0, r7
   6b880:	bl	6b358 <fputs@plt+0x59fa4>
   6b884:	mov	r7, r0
   6b888:	mov	r8, r1
   6b88c:	tst	r4, #2
   6b890:	beq	6b8bc <fputs@plt+0x5a508>
   6b894:	ldr	r0, [sp, #44]	; 0x2c
   6b898:	ldr	r0, [r0, #20]
   6b89c:	ldr	r1, [r9, #4]
   6b8a0:	add	r1, r1, r1, lsl #1
   6b8a4:	add	r0, r0, r1, lsl #4
   6b8a8:	ldr	r1, [r0, #8]
   6b8ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6b8b0:	bl	6b358 <fputs@plt+0x59fa4>
   6b8b4:	orr	r8, r1, r8
   6b8b8:	orr	r7, r0, r7
   6b8bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   6b8c0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   6b8c4:	and	r3, r7, r3
   6b8c8:	ldr	r0, [sp, #48]	; 0x30
   6b8cc:	and	r0, r7, r0
   6b8d0:	lsl	r1, r5, #30
   6b8d4:	and	ip, r0, r1, asr #31
   6b8d8:	and	r2, r8, r2
   6b8dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6b8e0:	and	r0, r8, r0
   6b8e4:	and	r0, r0, r1, asr #31
   6b8e8:	str	r0, [fp, #-36]	; 0xffffffdc
   6b8ec:	ldr	r8, [sp, #36]	; 0x24
   6b8f0:	b	6ba30 <fputs@plt+0x5a67c>
   6b8f4:	str	r2, [fp, #-44]	; 0xffffffd4
   6b8f8:	str	r3, [fp, #-40]	; 0xffffffd8
   6b8fc:	mov	r0, r8
   6b900:	mov	r2, #408	; 0x198
   6b904:	mov	r3, #0
   6b908:	bl	209ac <fputs@plt+0xf5f8>
   6b90c:	cmp	r0, #0
   6b910:	beq	6b9e0 <fputs@plt+0x5a62c>
   6b914:	mov	r4, r0
   6b918:	str	r0, [r9, #12]
   6b91c:	mov	r0, #1024	; 0x400
   6b920:	strh	r0, [r9, #18]
   6b924:	ldrh	r0, [r9, #20]
   6b928:	orr	r0, r0, #32
   6b92c:	strh	r0, [r9, #20]
   6b930:	add	r0, r4, #24
   6b934:	mov	r1, #0
   6b938:	mov	r2, #384	; 0x180
   6b93c:	bl	11174 <memset@plt>
   6b940:	ldr	r1, [sl]
   6b944:	mov	r0, r4
   6b948:	bl	673f0 <fputs@plt+0x5603c>
   6b94c:	ldr	r1, [r9]
   6b950:	mov	r0, r4
   6b954:	mov	r2, #72	; 0x48
   6b958:	bl	67414 <fputs@plt+0x56060>
   6b95c:	ldr	r0, [sp, #40]	; 0x28
   6b960:	mov	r1, r4
   6b964:	bl	675c8 <fputs@plt+0x56214>
   6b968:	str	sl, [r4, #4]
   6b96c:	ldrb	r0, [r8, #69]	; 0x45
   6b970:	cmp	r0, #0
   6b974:	mov	r7, #0
   6b978:	mov	sl, #0
   6b97c:	bne	6ba0c <fputs@plt+0x5a658>
   6b980:	ldr	r0, [r4, #12]
   6b984:	cmp	r0, #1
   6b988:	blt	6ba04 <fputs@plt+0x5a650>
   6b98c:	ldr	r5, [r4, #12]
   6b990:	ldr	r0, [r4, #20]
   6b994:	add	r4, r0, #8
   6b998:	mov	r7, #0
   6b99c:	mov	sl, #0
   6b9a0:	mov	r8, #0
   6b9a4:	ldr	r0, [r4, #-8]
   6b9a8:	ldrb	r0, [r0]
   6b9ac:	bl	6b3b8 <fputs@plt+0x5a004>
   6b9b0:	cmp	r0, #0
   6b9b4:	beq	6b9cc <fputs@plt+0x5a618>
   6b9b8:	ldr	r1, [r4]
   6b9bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6b9c0:	bl	6b358 <fputs@plt+0x59fa4>
   6b9c4:	orr	sl, r1, sl
   6b9c8:	orr	r7, r0, r7
   6b9cc:	add	r4, r4, #48	; 0x30
   6b9d0:	add	r8, r8, #1
   6b9d4:	cmp	r8, r5
   6b9d8:	blt	6b9a4 <fputs@plt+0x5a5f0>
   6b9dc:	b	6ba0c <fputs@plt+0x5a658>
   6b9e0:	mov	r0, #0
   6b9e4:	str	r0, [fp, #-36]	; 0xffffffdc
   6b9e8:	ldr	r7, [fp, #-32]	; 0xffffffe0
   6b9ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   6b9f0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   6b9f4:	mov	ip, #0
   6b9f8:	orrs	r1, r3, r2
   6b9fc:	bne	6ba3c <fputs@plt+0x5a688>
   6ba00:	b	6ba48 <fputs@plt+0x5a694>
   6ba04:	mov	r7, #0
   6ba08:	mov	sl, #0
   6ba0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   6ba10:	and	r3, r7, r3
   6ba14:	ldr	r2, [fp, #-44]	; 0xffffffd4
   6ba18:	and	r2, sl, r2
   6ba1c:	mov	r0, #0
   6ba20:	str	r0, [fp, #-36]	; 0xffffffdc
   6ba24:	ldr	sl, [sp, #16]
   6ba28:	ldr	r8, [sp, #36]	; 0x24
   6ba2c:	mov	ip, #0
   6ba30:	ldr	r7, [fp, #-32]	; 0xffffffe0
   6ba34:	orrs	r1, r3, r2
   6ba38:	beq	6ba48 <fputs@plt+0x5a694>
   6ba3c:	subs	r6, r6, #1
   6ba40:	add	r9, r9, #48	; 0x30
   6ba44:	bgt	6b850 <fputs@plt+0x5a49c>
   6ba48:	ldr	r4, [sp, #44]	; 0x2c
   6ba4c:	str	r3, [r4, #408]	; 0x198
   6ba50:	str	r2, [r4, #412]	; 0x19c
   6ba54:	ldr	r0, [sp, #4]
   6ba58:	add	r0, r0, #18
   6ba5c:	cmp	r1, #0
   6ba60:	bne	6ba84 <fputs@plt+0x5a6d0>
   6ba64:	mov	r1, #0
   6ba68:	strh	r1, [r0]
   6ba6c:	b	6bb2c <fputs@plt+0x5a778>
   6ba70:	str	ip, [r4, #408]	; 0x198
   6ba74:	str	ip, [r4, #412]	; 0x19c
   6ba78:	add	r0, r5, #18
   6ba7c:	mvn	r1, #0
   6ba80:	str	r1, [fp, #-36]	; 0xffffffdc
   6ba84:	mov	r1, #512	; 0x200
   6ba88:	strh	r1, [r0]
   6ba8c:	ldr	r0, [r4, #12]
   6ba90:	cmp	r0, #2
   6ba94:	bne	6bb2c <fputs@plt+0x5a778>
   6ba98:	str	ip, [sp, #48]	; 0x30
   6ba9c:	ldr	r0, [r4, #20]
   6baa0:	mov	r1, #0
   6baa4:	bl	6c0d8 <fputs@plt+0x5ad24>
   6baa8:	cmp	r0, #0
   6baac:	beq	6bb28 <fputs@plt+0x5a774>
   6bab0:	mov	r7, r0
   6bab4:	mov	r9, #1
   6bab8:	ldr	r5, [sp, #40]	; 0x28
   6babc:	ldr	r0, [r4, #20]
   6bac0:	add	r0, r0, #48	; 0x30
   6bac4:	mov	r1, #0
   6bac8:	bl	6c0d8 <fputs@plt+0x5ad24>
   6bacc:	cmp	r0, #0
   6bad0:	beq	6bb0c <fputs@plt+0x5a758>
   6bad4:	mov	r3, r0
   6bad8:	mov	r6, #1
   6badc:	mov	r0, r5
   6bae0:	mov	r1, sl
   6bae4:	mov	r2, r7
   6bae8:	bl	6c110 <fputs@plt+0x5ad5c>
   6baec:	ldr	r0, [r4, #20]
   6baf0:	add	r0, r0, #48	; 0x30
   6baf4:	mov	r1, r6
   6baf8:	bl	6c0d8 <fputs@plt+0x5ad24>
   6bafc:	mov	r3, r0
   6bb00:	add	r6, r6, #1
   6bb04:	cmp	r0, #0
   6bb08:	bne	6badc <fputs@plt+0x5a728>
   6bb0c:	ldr	r0, [r4, #20]
   6bb10:	mov	r1, r9
   6bb14:	bl	6c0d8 <fputs@plt+0x5ad24>
   6bb18:	mov	r7, r0
   6bb1c:	add	r9, r9, #1
   6bb20:	cmp	r0, #0
   6bb24:	bne	6babc <fputs@plt+0x5a708>
   6bb28:	ldr	ip, [sp, #48]	; 0x30
   6bb2c:	str	ip, [sp, #48]	; 0x30
   6bb30:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6bb34:	orrs	r0, ip, r0
   6bb38:	beq	6bd80 <fputs@plt+0x5a9cc>
   6bb3c:	ldr	r0, [sp, #32]
   6bb40:	add	r0, r0, #68	; 0x44
   6bb44:	str	r0, [fp, #-32]	; 0xffffffe0
   6bb48:	mvn	r6, #0
   6bb4c:	mov	r0, #0
   6bb50:	str	r0, [fp, #-40]	; 0xffffffd8
   6bb54:	ldr	r0, [sp, #44]	; 0x2c
   6bb58:	ldr	r4, [r0, #12]
   6bb5c:	cmp	r4, #1
   6bb60:	blt	6bd80 <fputs@plt+0x5a9cc>
   6bb64:	ldr	r0, [sp, #44]	; 0x2c
   6bb68:	ldr	r5, [r0, #20]
   6bb6c:	add	r9, r5, #20
   6bb70:	ldrh	r0, [r5, #20]
   6bb74:	movw	r1, #65471	; 0xffbf
   6bb78:	and	r0, r0, r1
   6bb7c:	strh	r0, [r5, #20]
   6bb80:	ldr	r7, [r5, #8]
   6bb84:	cmp	r7, r6
   6bb88:	beq	6bbb0 <fputs@plt+0x5a7fc>
   6bb8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6bb90:	mov	r1, r7
   6bb94:	bl	6b358 <fputs@plt+0x59fa4>
   6bb98:	ldr	r2, [fp, #-36]	; 0xffffffdc
   6bb9c:	and	r1, r1, r2
   6bba0:	ldr	r2, [sp, #48]	; 0x30
   6bba4:	and	r0, r0, r2
   6bba8:	orrs	r0, r0, r1
   6bbac:	bne	6bbcc <fputs@plt+0x5a818>
   6bbb0:	sub	r4, r4, #1
   6bbb4:	add	r9, r9, #48	; 0x30
   6bbb8:	add	r5, r5, #48	; 0x30
   6bbbc:	add	r0, r4, #1
   6bbc0:	cmp	r0, #1
   6bbc4:	bgt	6bb70 <fputs@plt+0x5a7bc>
   6bbc8:	b	6bd80 <fputs@plt+0x5a9cc>
   6bbcc:	cmp	r4, #1
   6bbd0:	blt	6bc64 <fputs@plt+0x5a8b0>
   6bbd4:	ldr	r5, [r5, #12]
   6bbd8:	ldr	r0, [r9, #-12]
   6bbdc:	cmp	r0, r7
   6bbe0:	bne	6bc24 <fputs@plt+0x5a870>
   6bbe4:	ldr	r0, [r9, #-8]
   6bbe8:	cmp	r0, r5
   6bbec:	bne	6bc48 <fputs@plt+0x5a894>
   6bbf0:	ldr	r0, [r9, #-20]	; 0xffffffec
   6bbf4:	ldr	r0, [r0, #16]
   6bbf8:	bl	5ad70 <fputs@plt+0x499bc>
   6bbfc:	mov	r6, r0
   6bc00:	ldr	r0, [r9, #-20]	; 0xffffffec
   6bc04:	ldr	r0, [r0, #12]
   6bc08:	bl	5ad70 <fputs@plt+0x499bc>
   6bc0c:	cmp	r6, #0
   6bc10:	cmpne	r6, r0
   6bc14:	bne	6bc48 <fputs@plt+0x5a894>
   6bc18:	ldrh	r0, [r9]
   6bc1c:	orr	r0, r0, #64	; 0x40
   6bc20:	b	6bc30 <fputs@plt+0x5a87c>
   6bc24:	ldrh	r0, [r9]
   6bc28:	movw	r1, #65471	; 0xffbf
   6bc2c:	and	r0, r0, r1
   6bc30:	strh	r0, [r9]
   6bc34:	add	r9, r9, #48	; 0x30
   6bc38:	sub	r4, r4, #1
   6bc3c:	cmp	r4, #0
   6bc40:	bgt	6bbd8 <fputs@plt+0x5a824>
   6bc44:	b	6bc64 <fputs@plt+0x5a8b0>
   6bc48:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6bc4c:	add	r0, r0, #1
   6bc50:	str	r0, [fp, #-40]	; 0xffffffd8
   6bc54:	cmp	r0, #2
   6bc58:	mov	r6, r7
   6bc5c:	bcc	6bb54 <fputs@plt+0x5a7a0>
   6bc60:	b	6bd80 <fputs@plt+0x5a9cc>
   6bc64:	ldr	r1, [sp, #44]	; 0x2c
   6bc68:	ldr	r0, [r1, #12]
   6bc6c:	mov	r9, #0
   6bc70:	cmp	r0, #1
   6bc74:	blt	6bce0 <fputs@plt+0x5a92c>
   6bc78:	add	r7, r0, #1
   6bc7c:	ldr	r0, [r1, #20]
   6bc80:	add	r6, r0, #20
   6bc84:	mov	r1, #0
   6bc88:	mov	r4, #0
   6bc8c:	ldrb	r0, [r6]
   6bc90:	tst	r0, #64	; 0x40
   6bc94:	beq	6bccc <fputs@plt+0x5a918>
   6bc98:	ldr	r0, [r6, #-20]	; 0xffffffec
   6bc9c:	ldr	r1, [r0, #16]
   6bca0:	mov	r0, r8
   6bca4:	mov	r2, #0
   6bca8:	bl	5a3c8 <fputs@plt+0x49014>
   6bcac:	mov	r2, r0
   6bcb0:	ldr	r0, [sp, #32]
   6bcb4:	ldr	r0, [r0]
   6bcb8:	mov	r1, r4
   6bcbc:	bl	4e008 <fputs@plt+0x3cc54>
   6bcc0:	mov	r4, r0
   6bcc4:	ldr	r0, [r6, #-20]	; 0xffffffec
   6bcc8:	ldr	r1, [r0, #12]
   6bccc:	add	r6, r6, #48	; 0x30
   6bcd0:	sub	r7, r7, #1
   6bcd4:	cmp	r7, #1
   6bcd8:	bgt	6bc8c <fputs@plt+0x5a8d8>
   6bcdc:	b	6bce8 <fputs@plt+0x5a934>
   6bce0:	mov	r4, #0
   6bce4:	mov	r1, #0
   6bce8:	mov	r0, r8
   6bcec:	mov	r2, #0
   6bcf0:	bl	5a3c8 <fputs@plt+0x49014>
   6bcf4:	mov	r2, r0
   6bcf8:	str	r9, [sp]
   6bcfc:	ldr	r0, [sp, #12]
   6bd00:	mov	r1, #75	; 0x4b
   6bd04:	mov	r3, #0
   6bd08:	bl	4ae18 <fputs@plt+0x39a64>
   6bd0c:	cmp	r0, #0
   6bd10:	beq	6bd60 <fputs@plt+0x5a9ac>
   6bd14:	mov	r6, r0
   6bd18:	ldr	r1, [sp, #24]
   6bd1c:	bl	6b724 <fputs@plt+0x5a370>
   6bd20:	str	r4, [r6, #20]
   6bd24:	mov	r0, sl
   6bd28:	mov	r1, r6
   6bd2c:	mov	r2, #3
   6bd30:	bl	6a788 <fputs@plt+0x593d4>
   6bd34:	mov	r4, r0
   6bd38:	ldr	r0, [sp, #40]	; 0x28
   6bd3c:	mov	r1, sl
   6bd40:	mov	r2, r4
   6bd44:	bl	6a8e0 <fputs@plt+0x5952c>
   6bd48:	ldr	r5, [sl, #20]
   6bd4c:	mov	r0, sl
   6bd50:	mov	r1, r4
   6bd54:	ldr	r2, [sp, #8]
   6bd58:	bl	6b588 <fputs@plt+0x5a1d4>
   6bd5c:	b	6bd70 <fputs@plt+0x5a9bc>
   6bd60:	mov	r0, r8
   6bd64:	mov	r1, r4
   6bd68:	bl	4400c <fputs@plt+0x32c58>
   6bd6c:	ldr	r5, [sp, #20]
   6bd70:	ldr	r0, [sp, #28]
   6bd74:	add	r0, r5, r0, lsl #4
   6bd78:	mov	r1, #4096	; 0x1000
   6bd7c:	strh	r1, [r0, #18]
   6bd80:	sub	sp, fp, #28
   6bd84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bd88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bd8c:	add	fp, sp, #28
   6bd90:	sub	sp, sp, #12
   6bd94:	mov	r9, r3
   6bd98:	mov	sl, r2
   6bd9c:	mov	r6, r1
   6bda0:	mov	r8, r0
   6bda4:	ldr	r7, [r0]
   6bda8:	ldr	r2, [fp, #8]
   6bdac:	add	r3, sp, #9
   6bdb0:	mov	r0, r7
   6bdb4:	bl	6c20c <fputs@plt+0x5ae58>
   6bdb8:	mov	r4, #0
   6bdbc:	cmp	r0, #0
   6bdc0:	beq	6c01c <fputs@plt+0x5ac68>
   6bdc4:	ldr	r5, [r6, #20]
   6bdc8:	ldr	r0, [r5, #4]
   6bdcc:	ldr	r6, [r0, #20]
   6bdd0:	ldrb	r0, [r6]
   6bdd4:	cmp	r0, #152	; 0x98
   6bdd8:	bne	6c01c <fputs@plt+0x5ac68>
   6bddc:	mov	r0, r6
   6bde0:	bl	5ad70 <fputs@plt+0x499bc>
   6bde4:	cmp	r0, #66	; 0x42
   6bde8:	bne	6c01c <fputs@plt+0x5ac68>
   6bdec:	ldr	r0, [r6, #44]	; 0x2c
   6bdf0:	ldrb	r0, [r0, #42]	; 0x2a
   6bdf4:	tst	r0, #16
   6bdf8:	bne	6c01c <fputs@plt+0x5ac68>
   6bdfc:	ldr	r0, [r5, #4]
   6be00:	ldr	r0, [r0]
   6be04:	bl	59c40 <fputs@plt+0x4888c>
   6be08:	mov	r5, r0
   6be0c:	ldrb	r0, [r0]
   6be10:	cmp	r0, #135	; 0x87
   6be14:	bne	6be74 <fputs@plt+0x5aac0>
   6be18:	stm	sp, {r0, r5}
   6be1c:	ldrsh	r5, [r5, #32]
   6be20:	ldr	r0, [r8, #480]	; 0x1e0
   6be24:	mov	r1, r5
   6be28:	bl	6c2a4 <fputs@plt+0x5aef0>
   6be2c:	mov	r6, r0
   6be30:	mov	r4, #0
   6be34:	cmp	r0, #0
   6be38:	beq	6be58 <fputs@plt+0x5aaa4>
   6be3c:	mov	r0, r6
   6be40:	bl	18874 <fputs@plt+0x74c0>
   6be44:	cmp	r0, #3
   6be48:	bne	6be58 <fputs@plt+0x5aaa4>
   6be4c:	mov	r0, r6
   6be50:	bl	18684 <fputs@plt+0x72d0>
   6be54:	mov	r4, r0
   6be58:	ldr	r0, [r8, #8]
   6be5c:	mov	r1, r5
   6be60:	bl	6c308 <fputs@plt+0x5af54>
   6be64:	ldr	r5, [sp, #4]
   6be68:	cmp	r4, #0
   6be6c:	bne	6be98 <fputs@plt+0x5aae4>
   6be70:	b	6bf28 <fputs@plt+0x5ab74>
   6be74:	mov	r6, #0
   6be78:	cmp	r0, #97	; 0x61
   6be7c:	mov	r4, #0
   6be80:	bne	6c00c <fputs@plt+0x5ac58>
   6be84:	str	r0, [sp]
   6be88:	ldr	r4, [r5, #8]
   6be8c:	mov	r6, #0
   6be90:	cmp	r4, #0
   6be94:	beq	6bf28 <fputs@plt+0x5ab74>
   6be98:	ldrb	r3, [r4]
   6be9c:	cmp	r3, #0
   6bea0:	beq	6bf28 <fputs@plt+0x5ab74>
   6bea4:	ldrb	r0, [sp, #9]
   6bea8:	subs	r0, r3, r0
   6beac:	beq	6bf28 <fputs@plt+0x5ab74>
   6beb0:	clz	r0, r0
   6beb4:	lsr	r0, r0, #5
   6beb8:	ldrb	r1, [sp, #10]
   6bebc:	cmp	r3, r1
   6bec0:	str	r6, [sp, #4]
   6bec4:	beq	6bf30 <fputs@plt+0x5ab7c>
   6bec8:	ldrb	r2, [sp, #11]
   6becc:	cmp	r3, r2
   6bed0:	mov	r6, #0
   6bed4:	beq	6bf34 <fputs@plt+0x5ab80>
   6bed8:	mov	ip, r5
   6bedc:	ldrb	r3, [sp, #9]
   6bee0:	mov	r6, #1
   6bee4:	ldrb	r5, [r4, r6]
   6bee8:	sub	r0, r5, r3
   6beec:	clz	r0, r0
   6bef0:	lsr	r0, r0, #5
   6bef4:	cmp	r5, #0
   6bef8:	beq	6c028 <fputs@plt+0x5ac74>
   6befc:	cmp	r5, r3
   6bf00:	beq	6c028 <fputs@plt+0x5ac74>
   6bf04:	add	r6, r6, #1
   6bf08:	cmp	r5, r1
   6bf0c:	cmpne	r5, r2
   6bf10:	bne	6bee4 <fputs@plt+0x5ab30>
   6bf14:	sub	r6, r6, #1
   6bf18:	mov	r5, ip
   6bf1c:	cmp	r6, #0
   6bf20:	bne	6bf3c <fputs@plt+0x5ab88>
   6bf24:	b	6c004 <fputs@plt+0x5ac50>
   6bf28:	mov	r4, #0
   6bf2c:	b	6c00c <fputs@plt+0x5ac58>
   6bf30:	mov	r6, #0
   6bf34:	cmp	r6, #0
   6bf38:	beq	6c004 <fputs@plt+0x5ac50>
   6bf3c:	add	r1, r4, r6
   6bf40:	ldrb	r2, [r1, #-1]
   6bf44:	cmp	r2, #255	; 0xff
   6bf48:	beq	6c004 <fputs@plt+0x5ac50>
   6bf4c:	mov	r2, #0
   6bf50:	cmp	r0, #0
   6bf54:	ldrbne	r0, [r1, #1]
   6bf58:	clzne	r0, r0
   6bf5c:	lsrne	r2, r0, #5
   6bf60:	str	r2, [r9]
   6bf64:	mov	r0, r7
   6bf68:	mov	r1, #97	; 0x61
   6bf6c:	mov	r2, r4
   6bf70:	bl	4e188 <fputs@plt+0x3cdd4>
   6bf74:	cmp	r0, #0
   6bf78:	ldrne	r1, [r0, #8]
   6bf7c:	movne	r2, #0
   6bf80:	strbne	r2, [r1, r6]
   6bf84:	str	r0, [sl]
   6bf88:	ldr	r0, [sp]
   6bf8c:	cmp	r0, #135	; 0x87
   6bf90:	bne	6c008 <fputs@plt+0x5ac54>
   6bf94:	ldrsh	r1, [r5, #32]
   6bf98:	ldr	r7, [r8, #8]
   6bf9c:	mov	r0, r7
   6bfa0:	bl	6c308 <fputs@plt+0x5af54>
   6bfa4:	ldr	r0, [r9]
   6bfa8:	cmp	r0, #0
   6bfac:	ldr	r6, [sp, #4]
   6bfb0:	beq	6c00c <fputs@plt+0x5ac58>
   6bfb4:	ldr	r0, [r5, #8]
   6bfb8:	ldrb	r0, [r0, #1]
   6bfbc:	cmp	r0, #0
   6bfc0:	beq	6c00c <fputs@plt+0x5ac58>
   6bfc4:	mov	r0, r8
   6bfc8:	bl	58f08 <fputs@plt+0x47b54>
   6bfcc:	mov	r1, r5
   6bfd0:	mov	r5, r0
   6bfd4:	mov	r0, r8
   6bfd8:	mov	r2, r5
   6bfdc:	bl	56a78 <fputs@plt+0x456c4>
   6bfe0:	mov	r0, r7
   6bfe4:	bl	5afb8 <fputs@plt+0x49c04>
   6bfe8:	sub	r1, r0, #1
   6bfec:	mov	r0, r7
   6bff0:	bl	6c330 <fputs@plt+0x5af7c>
   6bff4:	mov	r0, r8
   6bff8:	mov	r1, r5
   6bffc:	bl	58f44 <fputs@plt+0x47b90>
   6c000:	b	6c00c <fputs@plt+0x5ac58>
   6c004:	mov	r4, #0
   6c008:	ldr	r6, [sp, #4]
   6c00c:	mov	r0, r6
   6c010:	bl	189e4 <fputs@plt+0x7630>
   6c014:	cmp	r4, #0
   6c018:	movwne	r4, #1
   6c01c:	mov	r0, r4
   6c020:	sub	sp, fp, #28
   6c024:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c028:	mov	r5, ip
   6c02c:	b	6bf3c <fputs@plt+0x5ab88>
   6c030:	push	{r4, r5, r6, r7, fp, lr}
   6c034:	add	fp, sp, #16
   6c038:	mov	r4, r1
   6c03c:	mov	r1, r0
   6c040:	ldrb	r2, [r0]
   6c044:	mov	r0, #0
   6c048:	cmp	r2, #151	; 0x97
   6c04c:	bne	6c0c0 <fputs@plt+0x5ad0c>
   6c050:	ldr	r2, [r1, #20]
   6c054:	cmp	r2, #0
   6c058:	beq	6c0c0 <fputs@plt+0x5ad0c>
   6c05c:	ldr	r3, [r2]
   6c060:	cmp	r3, #2
   6c064:	bne	6c0c0 <fputs@plt+0x5ad0c>
   6c068:	ldr	r2, [r2, #4]
   6c06c:	ldr	r2, [r2, #20]
   6c070:	ldrb	r3, [r2]
   6c074:	cmp	r3, #152	; 0x98
   6c078:	bne	6c0c0 <fputs@plt+0x5ad0c>
   6c07c:	ldr	r2, [r2, #44]	; 0x2c
   6c080:	ldrb	r2, [r2, #42]	; 0x2a
   6c084:	tst	r2, #16
   6c088:	popeq	{r4, r5, r6, r7, fp, pc}
   6c08c:	ldr	r5, [r1, #8]
   6c090:	mov	r6, #0
   6c094:	movw	r7, #13804	; 0x35ec
   6c098:	movt	r7, #8
   6c09c:	ldr	r1, [r7, r6, lsl #3]
   6c0a0:	mov	r0, r5
   6c0a4:	bl	15b10 <fputs@plt+0x475c>
   6c0a8:	cmp	r0, #0
   6c0ac:	beq	6c0c4 <fputs@plt+0x5ad10>
   6c0b0:	add	r6, r6, #1
   6c0b4:	mov	r0, #0
   6c0b8:	cmp	r6, #4
   6c0bc:	bcc	6c09c <fputs@plt+0x5ace8>
   6c0c0:	pop	{r4, r5, r6, r7, fp, pc}
   6c0c4:	add	r0, r7, r6, lsl #3
   6c0c8:	ldrb	r0, [r0, #4]
   6c0cc:	strb	r0, [r4]
   6c0d0:	mov	r0, #1
   6c0d4:	pop	{r4, r5, r6, r7, fp, pc}
   6c0d8:	ldrh	r2, [r0, #18]
   6c0dc:	cmp	r2, #1024	; 0x400
   6c0e0:	bne	6c104 <fputs@plt+0x5ad50>
   6c0e4:	ldr	r2, [r0, #12]
   6c0e8:	ldr	r3, [r2, #12]
   6c0ec:	mov	r0, #0
   6c0f0:	cmp	r3, r1
   6c0f4:	ldrgt	r0, [r2, #20]
   6c0f8:	addgt	r1, r1, r1, lsl #1
   6c0fc:	addgt	r0, r0, r1, lsl #4
   6c100:	bx	lr
   6c104:	cmp	r1, #0
   6c108:	movne	r0, #0
   6c10c:	bx	lr
   6c110:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6c114:	add	fp, sp, #24
   6c118:	mov	r8, r0
   6c11c:	ldrh	r0, [r2, #18]
   6c120:	tst	r0, #62	; 0x3e
   6c124:	movne	r4, r1
   6c128:	ldrhne	r1, [r3, #18]
   6c12c:	andsne	r7, r1, #62	; 0x3e
   6c130:	bne	6c138 <fputs@plt+0x5ad84>
   6c134:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6c138:	orr	r7, r1, r0
   6c13c:	and	r0, r7, #26
   6c140:	cmp	r0, r7
   6c144:	andne	r0, r7, #38	; 0x26
   6c148:	cmpne	r0, r7
   6c14c:	bne	6c134 <fputs@plt+0x5ad80>
   6c150:	ldr	r5, [r3]
   6c154:	ldr	r1, [r5, #12]
   6c158:	ldr	r6, [r2]
   6c15c:	ldr	r0, [r6, #12]
   6c160:	mvn	r2, #0
   6c164:	bl	59c94 <fputs@plt+0x488e0>
   6c168:	cmp	r0, #0
   6c16c:	bne	6c134 <fputs@plt+0x5ad80>
   6c170:	ldr	r1, [r5, #16]
   6c174:	ldr	r0, [r6, #16]
   6c178:	mvn	r2, #0
   6c17c:	bl	59c94 <fputs@plt+0x488e0>
   6c180:	cmp	r0, #0
   6c184:	bne	6c134 <fputs@plt+0x5ad80>
   6c188:	sub	r0, r7, #1
   6c18c:	tst	r0, r7
   6c190:	beq	6c1a4 <fputs@plt+0x5adf0>
   6c194:	mov	r5, #8
   6c198:	tst	r7, #24
   6c19c:	movweq	r5, #32
   6c1a0:	b	6c1a8 <fputs@plt+0x5adf4>
   6c1a4:	mov	r5, r7
   6c1a8:	ldr	r0, [r4]
   6c1ac:	ldr	r0, [r0]
   6c1b0:	ldr	r0, [r0]
   6c1b4:	mov	r1, r6
   6c1b8:	mov	r2, #0
   6c1bc:	bl	5a3c8 <fputs@plt+0x49014>
   6c1c0:	cmp	r0, #0
   6c1c4:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   6c1c8:	mov	r1, r0
   6c1cc:	mov	r2, #78	; 0x4e
   6c1d0:	mov	r0, #2
   6c1d4:	add	r3, r2, #1
   6c1d8:	sub	r2, r2, #78	; 0x4e
   6c1dc:	cmp	r5, r0, lsl r2
   6c1e0:	mov	r2, r3
   6c1e4:	bne	6c1d4 <fputs@plt+0x5ae20>
   6c1e8:	strb	r3, [r1]
   6c1ec:	mov	r0, r4
   6c1f0:	mov	r2, #3
   6c1f4:	bl	6a788 <fputs@plt+0x593d4>
   6c1f8:	mov	r2, r0
   6c1fc:	mov	r0, r8
   6c200:	mov	r1, r4
   6c204:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   6c208:	b	6a8e0 <fputs@plt+0x5952c>
   6c20c:	push	{r4, r5, r6, sl, fp, lr}
   6c210:	add	fp, sp, #16
   6c214:	sub	sp, sp, #8
   6c218:	mov	r4, r2
   6c21c:	ldrb	r2, [r1]
   6c220:	mov	r5, #0
   6c224:	cmp	r2, #151	; 0x97
   6c228:	bne	6c270 <fputs@plt+0x5aebc>
   6c22c:	ldr	r2, [r1, #20]
   6c230:	cmp	r2, #0
   6c234:	beq	6c270 <fputs@plt+0x5aebc>
   6c238:	ldr	r2, [r2]
   6c23c:	cmp	r2, #2
   6c240:	bne	6c270 <fputs@plt+0x5aebc>
   6c244:	mov	r6, r3
   6c248:	ldr	r1, [r1, #8]
   6c24c:	mov	r5, #0
   6c250:	str	r5, [sp]
   6c254:	mov	r2, #2
   6c258:	mov	r3, #1
   6c25c:	bl	1e3d4 <fputs@plt+0xd020>
   6c260:	cmp	r0, #0
   6c264:	ldrbne	r1, [r0, #2]
   6c268:	tstne	r1, #4
   6c26c:	bne	6c27c <fputs@plt+0x5aec8>
   6c270:	mov	r0, r5
   6c274:	sub	sp, fp, #16
   6c278:	pop	{r4, r5, r6, sl, fp, pc}
   6c27c:	ldr	r1, [r0, #4]
   6c280:	ldrb	r2, [r1, #2]
   6c284:	strb	r2, [r6, #2]
   6c288:	ldrh	r1, [r1]
   6c28c:	strh	r1, [r6]
   6c290:	ldrh	r0, [r0, #2]
   6c294:	mov	r5, #1
   6c298:	bic	r0, r5, r0, lsr #3
   6c29c:	str	r0, [r4]
   6c2a0:	b	6c270 <fputs@plt+0x5aebc>
   6c2a4:	push	{r4, r5, r6, sl, fp, lr}
   6c2a8:	add	fp, sp, #16
   6c2ac:	mov	r4, #0
   6c2b0:	cmp	r0, #0
   6c2b4:	beq	6c300 <fputs@plt+0x5af4c>
   6c2b8:	ldr	r2, [r0, #60]	; 0x3c
   6c2bc:	add	r1, r1, r1, lsl #2
   6c2c0:	add	r6, r2, r1, lsl #3
   6c2c4:	ldrb	r1, [r6, #-32]	; 0xffffffe0
   6c2c8:	tst	r1, #1
   6c2cc:	bne	6c300 <fputs@plt+0x5af4c>
   6c2d0:	ldr	r0, [r0]
   6c2d4:	bl	1d17c <fputs@plt+0xbdc8>
   6c2d8:	cmp	r0, #0
   6c2dc:	beq	6c300 <fputs@plt+0x5af4c>
   6c2e0:	mov	r5, r0
   6c2e4:	sub	r1, r6, #40	; 0x28
   6c2e8:	bl	18e84 <fputs@plt+0x7ad0>
   6c2ec:	mov	r0, r5
   6c2f0:	mov	r1, #65	; 0x41
   6c2f4:	mov	r2, #1
   6c2f8:	bl	3c858 <fputs@plt+0x2b4a4>
   6c2fc:	mov	r4, r5
   6c300:	mov	r0, r4
   6c304:	pop	{r4, r5, r6, sl, fp, pc}
   6c308:	cmp	r1, #33	; 0x21
   6c30c:	mvnge	r1, #0
   6c310:	strge	r1, [r0, #188]	; 0xbc
   6c314:	bxge	lr
   6c318:	ldr	r2, [r0, #188]	; 0xbc
   6c31c:	sub	r1, r1, #1
   6c320:	mov	r3, #1
   6c324:	orr	r1, r2, r3, lsl r1
   6c328:	str	r1, [r0, #188]	; 0xbc
   6c32c:	bx	lr
   6c330:	push	{fp, lr}
   6c334:	mov	fp, sp
   6c338:	bl	5637c <fputs@plt+0x44fc8>
   6c33c:	mov	r1, #0
   6c340:	str	r1, [r0, #12]
   6c344:	pop	{fp, pc}
   6c348:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6c34c:	add	fp, sp, #24
   6c350:	sub	sp, sp, #104	; 0x68
   6c354:	mov	r3, r2
   6c358:	mov	r2, r1
   6c35c:	mov	r1, r0
   6c360:	ldr	r0, [fp, #20]
   6c364:	str	r0, [sp, #4]
   6c368:	ldr	r4, [fp, #16]
   6c36c:	str	r4, [sp]
   6c370:	add	r0, sp, #8
   6c374:	bl	6c500 <fputs@plt+0x5b14c>
   6c378:	cmp	r0, #0
   6c37c:	beq	6c3d8 <fputs@plt+0x5b024>
   6c380:	and	r8, r4, #130	; 0x82
   6c384:	ldr	r9, [fp, #12]
   6c388:	ldr	r6, [fp, #8]
   6c38c:	mov	r4, #0
   6c390:	add	r5, sp, #8
   6c394:	ldrd	r2, [r0, #32]
   6c398:	and	r1, r3, r9
   6c39c:	and	r7, r2, r6
   6c3a0:	orrs	r1, r7, r1
   6c3a4:	bne	6c3c4 <fputs@plt+0x5b010>
   6c3a8:	orrs	r1, r2, r3
   6c3ac:	bne	6c3bc <fputs@plt+0x5b008>
   6c3b0:	ldrh	r1, [r0, #18]
   6c3b4:	tst	r8, r1
   6c3b8:	bne	6c3e8 <fputs@plt+0x5b034>
   6c3bc:	cmp	r4, #0
   6c3c0:	moveq	r4, r0
   6c3c4:	mov	r0, r5
   6c3c8:	bl	6c5d4 <fputs@plt+0x5b220>
   6c3cc:	cmp	r0, #0
   6c3d0:	bne	6c394 <fputs@plt+0x5afe0>
   6c3d4:	b	6c3dc <fputs@plt+0x5b028>
   6c3d8:	mov	r4, #0
   6c3dc:	mov	r0, r4
   6c3e0:	sub	sp, fp, #24
   6c3e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6c3e8:	mov	r4, r0
   6c3ec:	b	6c3dc <fputs@plt+0x5b028>
   6c3f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c3f4:	add	fp, sp, #28
   6c3f8:	sub	sp, sp, #12
   6c3fc:	str	r0, [sp, #8]
   6c400:	ldr	r0, [r1]
   6c404:	mvn	sl, #0
   6c408:	cmp	r0, #1
   6c40c:	blt	6c4b8 <fputs@plt+0x5b104>
   6c410:	mov	r5, r3
   6c414:	mov	r6, r2
   6c418:	mov	r7, r1
   6c41c:	ldr	r0, [r3, #32]
   6c420:	ldr	r8, [fp, #8]
   6c424:	ldr	r0, [r0, r8, lsl #2]
   6c428:	str	r0, [sp, #4]
   6c42c:	mov	r9, #0
   6c430:	mov	sl, #0
   6c434:	ldr	r0, [r7, #4]
   6c438:	ldr	r4, [r0, r9]
   6c43c:	mov	r0, r4
   6c440:	bl	59c40 <fputs@plt+0x4888c>
   6c444:	ldrb	r1, [r0]
   6c448:	cmp	r1, #152	; 0x98
   6c44c:	bne	6c470 <fputs@plt+0x5b0bc>
   6c450:	ldr	r1, [r5, #4]
   6c454:	add	r1, r1, r8, lsl #1
   6c458:	ldrh	r1, [r1]
   6c45c:	ldrh	r2, [r0, #32]
   6c460:	cmp	r2, r1
   6c464:	ldreq	r0, [r0, #28]
   6c468:	cmpeq	r0, r6
   6c46c:	beq	6c488 <fputs@plt+0x5b0d4>
   6c470:	add	r9, r9, #20
   6c474:	add	sl, sl, #1
   6c478:	ldr	r0, [r7]
   6c47c:	cmp	sl, r0
   6c480:	blt	6c434 <fputs@plt+0x5b080>
   6c484:	b	6c4b4 <fputs@plt+0x5b100>
   6c488:	ldr	r0, [sp, #8]
   6c48c:	mov	r1, r4
   6c490:	bl	58148 <fputs@plt+0x46d94>
   6c494:	cmp	r0, #0
   6c498:	beq	6c470 <fputs@plt+0x5b0bc>
   6c49c:	ldr	r0, [r0]
   6c4a0:	ldr	r1, [sp, #4]
   6c4a4:	bl	15b10 <fputs@plt+0x475c>
   6c4a8:	cmp	r0, #0
   6c4ac:	bne	6c470 <fputs@plt+0x5b0bc>
   6c4b0:	b	6c4b8 <fputs@plt+0x5b104>
   6c4b4:	mvn	sl, #0
   6c4b8:	mov	r0, sl
   6c4bc:	sub	sp, fp, #28
   6c4c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c4c4:	ldr	r2, [r0, #4]
   6c4c8:	add	r1, r2, r1, lsl #1
   6c4cc:	ldrsh	r1, [r1]
   6c4d0:	cmp	r1, #0
   6c4d4:	blt	6c4ec <fputs@plt+0x5b138>
   6c4d8:	ldr	r0, [r0, #12]
   6c4dc:	ldr	r0, [r0, #4]
   6c4e0:	add	r0, r0, r1, lsl #4
   6c4e4:	ldrb	r0, [r0, #12]
   6c4e8:	bx	lr
   6c4ec:	mvn	r0, #0
   6c4f0:	sub	r0, r1, r0
   6c4f4:	clz	r0, r0
   6c4f8:	lsr	r0, r0, #5
   6c4fc:	bx	lr
   6c500:	push	{r4, r5, r6, r7, fp, lr}
   6c504:	add	fp, sp, #16
   6c508:	str	r1, [r0]
   6c50c:	str	r1, [r0, #4]
   6c510:	mov	ip, #0
   6c514:	str	ip, [r0, #12]
   6c518:	ldr	r1, [fp, #12]
   6c51c:	ldr	lr, [fp, #8]
   6c520:	cmp	r1, #0
   6c524:	beq	6c5a4 <fputs@plt+0x5b1f0>
   6c528:	ldr	r4, [r1, #4]
   6c52c:	add	r4, r4, r3, lsl #1
   6c530:	ldrh	r4, [r4]
   6c534:	mvn	r5, #0
   6c538:	sub	r6, r5, #1
   6c53c:	uxth	r6, r6
   6c540:	cmp	r4, r6
   6c544:	bne	6c55c <fputs@plt+0x5b1a8>
   6c548:	ldr	r6, [r1, #40]	; 0x28
   6c54c:	ldr	r6, [r6, #4]
   6c550:	add	r7, r3, r3, lsl #2
   6c554:	ldr	r6, [r6, r7, lsl #2]
   6c558:	str	r6, [r0, #12]
   6c55c:	ldr	r6, [r1, #12]
   6c560:	ldrh	r6, [r6, #32]
   6c564:	cmp	r4, r6
   6c568:	moveq	r4, r5
   6c56c:	sxth	r4, r4
   6c570:	cmp	r1, #0
   6c574:	beq	6c5a8 <fputs@plt+0x5b1f4>
   6c578:	cmp	r4, r5
   6c57c:	ble	6c5a8 <fputs@plt+0x5b1f4>
   6c580:	ldr	r7, [r1, #12]
   6c584:	ldr	r7, [r7, #4]
   6c588:	add	r7, r7, r4, lsl #4
   6c58c:	ldrb	r7, [r7, #13]
   6c590:	strb	r7, [r0, #16]
   6c594:	ldr	r1, [r1, #32]
   6c598:	ldr	r1, [r1, r3, lsl #2]
   6c59c:	str	r1, [r0, #8]
   6c5a0:	b	6c5b0 <fputs@plt+0x5b1fc>
   6c5a4:	mov	r4, r3
   6c5a8:	str	ip, [r0, #8]
   6c5ac:	strb	ip, [r0, #16]
   6c5b0:	mov	r1, #0
   6c5b4:	str	lr, [r0, #20]
   6c5b8:	str	r1, [r0, #24]
   6c5bc:	str	r2, [r0, #28]
   6c5c0:	strh	r4, [r0, #72]	; 0x48
   6c5c4:	movw	r1, #257	; 0x101
   6c5c8:	strh	r1, [r0, #17]
   6c5cc:	pop	{r4, r5, r6, r7, fp, lr}
   6c5d0:	b	6c5d4 <fputs@plt+0x5b220>
   6c5d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c5d8:	add	fp, sp, #28
   6c5dc:	sub	sp, sp, #28
   6c5e0:	mov	r4, r0
   6c5e4:	ldrb	r1, [r0, #17]
   6c5e8:	ldrb	r0, [r0, #18]
   6c5ec:	cmp	r0, r1
   6c5f0:	bls	6c5fc <fputs@plt+0x5b248>
   6c5f4:	mov	r6, #0
   6c5f8:	b	6c8bc <fputs@plt+0x5b508>
   6c5fc:	add	r1, r4, #72	; 0x48
   6c600:	str	r1, [sp, #4]
   6c604:	add	r1, r4, #28
   6c608:	str	r1, [sp, #12]
   6c60c:	ldr	r9, [r4, #24]
   6c610:	mvn	r1, #0
   6c614:	movw	sl, #65534	; 0xfffe
   6c618:	uxtab	r0, r1, r0
   6c61c:	add	r1, r4, r0, lsl #2
   6c620:	ldr	r2, [r1, #28]
   6c624:	add	r0, r4, r0, lsl #1
   6c628:	ldrsh	r5, [r0, #72]	; 0x48
   6c62c:	uxth	r0, r5
   6c630:	str	r0, [sp, #24]
   6c634:	cmp	r0, sl
   6c638:	ldreq	r0, [r4, #12]
   6c63c:	cmpeq	r0, #0
   6c640:	beq	6c5f4 <fputs@plt+0x5b240>
   6c644:	ldr	r8, [r4, #4]
   6c648:	cmp	r8, #0
   6c64c:	beq	6c884 <fputs@plt+0x5b4d0>
   6c650:	str	r2, [sp, #16]
   6c654:	str	r5, [sp, #20]
   6c658:	ldr	r0, [r8, #12]
   6c65c:	cmp	r9, r0
   6c660:	bge	6c86c <fputs@plt+0x5b4b8>
   6c664:	ldr	r0, [r8, #20]
   6c668:	add	r1, r9, r9, lsl #1
   6c66c:	add	r6, r0, r1, lsl #4
   6c670:	ldr	r0, [r6, #8]
   6c674:	cmp	r0, r2
   6c678:	ldreq	r0, [r6, #12]
   6c67c:	cmpeq	r0, r5
   6c680:	beq	6c69c <fputs@plt+0x5b2e8>
   6c684:	add	r6, r6, #48	; 0x30
   6c688:	add	r9, r9, #1
   6c68c:	ldr	r0, [r8, #12]
   6c690:	cmp	r9, r0
   6c694:	blt	6c670 <fputs@plt+0x5b2bc>
   6c698:	b	6c86c <fputs@plt+0x5b4b8>
   6c69c:	ldr	r0, [sp, #24]
   6c6a0:	cmp	r0, sl
   6c6a4:	bne	6c6c8 <fputs@plt+0x5b314>
   6c6a8:	ldr	r1, [r4, #12]
   6c6ac:	ldr	r0, [r6]
   6c6b0:	ldr	r0, [r0, #12]
   6c6b4:	bl	59c94 <fputs@plt+0x488e0>
   6c6b8:	ldr	r5, [sp, #20]
   6c6bc:	ldr	r2, [sp, #16]
   6c6c0:	cmp	r0, #0
   6c6c4:	bne	6c684 <fputs@plt+0x5b2d0>
   6c6c8:	ldrb	r0, [r4, #18]
   6c6cc:	cmp	r0, #2
   6c6d0:	bcc	6c6e4 <fputs@plt+0x5b330>
   6c6d4:	ldr	r0, [r6]
   6c6d8:	ldrb	r0, [r0, #4]
   6c6dc:	tst	r0, #1
   6c6e0:	bne	6c684 <fputs@plt+0x5b2d0>
   6c6e4:	ldrb	r0, [r6, #19]
   6c6e8:	tst	r0, #8
   6c6ec:	beq	6c79c <fputs@plt+0x5b3e8>
   6c6f0:	ldrb	sl, [r4, #17]
   6c6f4:	cmp	sl, #10
   6c6f8:	bhi	6c79c <fputs@plt+0x5b3e8>
   6c6fc:	ldr	r0, [r6]
   6c700:	ldr	r0, [r0, #16]
   6c704:	bl	59c40 <fputs@plt+0x4888c>
   6c708:	ldr	r5, [sp, #20]
   6c70c:	ldr	r2, [sp, #16]
   6c710:	ldrb	r1, [r0]
   6c714:	cmp	r1, #152	; 0x98
   6c718:	bne	6c79c <fputs@plt+0x5b3e8>
   6c71c:	mov	ip, r4
   6c720:	cmp	sl, #0
   6c724:	beq	6c768 <fputs@plt+0x5b3b4>
   6c728:	ldr	lr, [r0, #28]
   6c72c:	mov	r1, #0
   6c730:	ldr	r3, [sp, #4]
   6c734:	ldr	r4, [sp, #12]
   6c738:	ldr	r4, [r4, r1, lsl #2]
   6c73c:	cmp	r4, lr
   6c740:	bne	6c754 <fputs@plt+0x5b3a0>
   6c744:	ldrh	r4, [r0, #32]
   6c748:	ldrh	r5, [r3]
   6c74c:	cmp	r5, r4
   6c750:	beq	6c76c <fputs@plt+0x5b3b8>
   6c754:	add	r3, r3, #2
   6c758:	add	r1, r1, #1
   6c75c:	cmp	r1, sl
   6c760:	bcc	6c734 <fputs@plt+0x5b380>
   6c764:	b	6c76c <fputs@plt+0x5b3b8>
   6c768:	mov	r1, #0
   6c76c:	cmp	r1, sl
   6c770:	mov	r4, ip
   6c774:	ldr	r5, [sp, #20]
   6c778:	bne	6c79c <fputs@plt+0x5b3e8>
   6c77c:	add	r7, r4, r1, lsl #2
   6c780:	ldr	r3, [r0, #28]
   6c784:	str	r3, [r7, #28]
   6c788:	add	r1, r4, r1, lsl #1
   6c78c:	ldrh	r0, [r0, #32]
   6c790:	strh	r0, [r1, #72]	; 0x48
   6c794:	add	r0, sl, #1
   6c798:	strb	r0, [r4, #17]
   6c79c:	ldrh	r0, [r6, #18]
   6c7a0:	ldr	r1, [r4, #20]
   6c7a4:	tst	r1, r0
   6c7a8:	movw	sl, #65534	; 0xfffe
   6c7ac:	beq	6c684 <fputs@plt+0x5b2d0>
   6c7b0:	tst	r0, #256	; 0x100
   6c7b4:	bne	6c82c <fputs@plt+0x5b478>
   6c7b8:	ldr	r0, [r4, #8]
   6c7bc:	cmp	r0, #0
   6c7c0:	beq	6c82c <fputs@plt+0x5b478>
   6c7c4:	ldr	r0, [r8]
   6c7c8:	ldr	r0, [r0]
   6c7cc:	str	r0, [sp, #8]
   6c7d0:	ldrb	r1, [r4, #16]
   6c7d4:	ldr	r7, [r6]
   6c7d8:	mov	r0, r7
   6c7dc:	bl	5b550 <fputs@plt+0x4a19c>
   6c7e0:	ldr	r5, [sp, #20]
   6c7e4:	ldr	r2, [sp, #16]
   6c7e8:	cmp	r0, #0
   6c7ec:	beq	6c684 <fputs@plt+0x5b2d0>
   6c7f0:	ldr	r1, [r7, #12]
   6c7f4:	ldr	r2, [r7, #16]
   6c7f8:	ldr	r5, [sp, #8]
   6c7fc:	mov	r0, r5
   6c800:	bl	5ace8 <fputs@plt+0x49934>
   6c804:	cmp	r0, #0
   6c808:	ldreq	r0, [r5]
   6c80c:	ldreq	r0, [r0, #8]
   6c810:	ldr	r1, [r4, #8]
   6c814:	ldr	r0, [r0]
   6c818:	bl	15b10 <fputs@plt+0x475c>
   6c81c:	cmp	r0, #0
   6c820:	ldr	r2, [sp, #16]
   6c824:	ldr	r5, [sp, #20]
   6c828:	bne	6c684 <fputs@plt+0x5b2d0>
   6c82c:	ldrb	r0, [r6, #18]
   6c830:	tst	r0, #130	; 0x82
   6c834:	beq	6c8b4 <fputs@plt+0x5b500>
   6c838:	ldr	r0, [r6]
   6c83c:	ldr	r0, [r0, #16]
   6c840:	ldrb	r1, [r0]
   6c844:	cmp	r1, #152	; 0x98
   6c848:	ldreq	r1, [r4, #28]
   6c84c:	ldreq	r3, [r0, #28]
   6c850:	cmpeq	r3, r1
   6c854:	bne	6c8b4 <fputs@plt+0x5b500>
   6c858:	ldrh	r1, [r4, #72]	; 0x48
   6c85c:	ldrh	r0, [r0, #32]
   6c860:	cmp	r0, r1
   6c864:	beq	6c684 <fputs@plt+0x5b2d0>
   6c868:	b	6c8b4 <fputs@plt+0x5b500>
   6c86c:	ldr	r0, [r4, #4]
   6c870:	ldr	r8, [r0, #4]
   6c874:	str	r8, [r4, #4]
   6c878:	mov	r9, #0
   6c87c:	cmp	r8, #0
   6c880:	bne	6c658 <fputs@plt+0x5b2a4>
   6c884:	ldr	r0, [r4]
   6c888:	str	r0, [r4, #4]
   6c88c:	ldrb	r0, [r4, #18]
   6c890:	add	r0, r0, #1
   6c894:	strb	r0, [r4, #18]
   6c898:	ldrb	r1, [r4, #17]
   6c89c:	uxtb	r2, r0
   6c8a0:	mov	r9, #0
   6c8a4:	cmp	r2, r1
   6c8a8:	mvn	r1, #0
   6c8ac:	bls	6c618 <fputs@plt+0x5b264>
   6c8b0:	b	6c5f4 <fputs@plt+0x5b240>
   6c8b4:	add	r0, r9, #1
   6c8b8:	str	r0, [r4, #24]
   6c8bc:	mov	r0, r6
   6c8c0:	sub	sp, fp, #28
   6c8c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c8c8:	push	{r4, r5, fp, lr}
   6c8cc:	add	fp, sp, #8
   6c8d0:	ldrh	r1, [r0, #52]	; 0x34
   6c8d4:	cmp	r1, #0
   6c8d8:	moveq	r0, #0
   6c8dc:	moveq	r1, #0
   6c8e0:	popeq	{r4, r5, fp, pc}
   6c8e4:	ldr	r0, [r0, #4]
   6c8e8:	add	r0, r0, r1, lsl #1
   6c8ec:	sub	lr, r0, #2
   6c8f0:	add	r3, r1, #1
   6c8f4:	mov	r0, #0
   6c8f8:	mov	ip, #1
   6c8fc:	mov	r1, #0
   6c900:	b	6c914 <fputs@plt+0x5b560>
   6c904:	sub	lr, lr, #2
   6c908:	sub	r3, r3, #1
   6c90c:	cmp	r3, #1
   6c910:	pople	{r4, r5, fp, pc}
   6c914:	ldrsh	r2, [lr]
   6c918:	cmp	r2, #62	; 0x3e
   6c91c:	bhi	6c904 <fputs@plt+0x5b550>
   6c920:	lsl	r4, ip, r2
   6c924:	sub	r5, r2, #32
   6c928:	cmp	r5, #0
   6c92c:	movwge	r4, #0
   6c930:	orr	r0, r4, r0
   6c934:	rsb	r2, r2, #32
   6c938:	lsr	r2, ip, r2
   6c93c:	lslge	r2, ip, r5
   6c940:	orr	r1, r2, r1
   6c944:	b	6c904 <fputs@plt+0x5b550>
   6c948:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c94c:	add	fp, sp, #28
   6c950:	sub	sp, sp, #84	; 0x54
   6c954:	mov	r9, r3
   6c958:	mov	sl, r2
   6c95c:	mov	r7, r0
   6c960:	ldr	r0, [r0]
   6c964:	ldmib	r7, {r1, r2, r6}
   6c968:	ldr	r4, [r0]
   6c96c:	ldr	r3, [r0, #4]
   6c970:	ldrb	r0, [r6, #16]
   6c974:	add	r0, r0, r0, lsl #3
   6c978:	add	r0, r3, r0, lsl #3
   6c97c:	add	r0, r0, #8
   6c980:	stm	sp, {r0, r2}
   6c984:	ldr	r2, [fp, #8]
   6c988:	ldr	r3, [fp, #12]
   6c98c:	mov	r0, r4
   6c990:	str	r1, [fp, #-36]	; 0xffffffdc
   6c994:	bl	6d6f0 <fputs@plt+0x5c33c>
   6c998:	mov	r5, #7
   6c99c:	cmp	r0, #0
   6c9a0:	beq	6ca54 <fputs@plt+0x5b6a0>
   6c9a4:	mov	r8, r0
   6c9a8:	mov	r5, sl
   6c9ac:	str	r9, [fp, #-40]	; 0xffffffd8
   6c9b0:	mov	r0, #1024	; 0x400
   6c9b4:	str	r0, [r6, #36]	; 0x24
   6c9b8:	mov	sl, #0
   6c9bc:	strh	sl, [r6, #18]
   6c9c0:	strh	sl, [r6, #40]	; 0x28
   6c9c4:	strb	sl, [r6, #28]
   6c9c8:	ldr	r0, [r4]
   6c9cc:	ldr	r9, [r8]
   6c9d0:	mov	r1, r6
   6c9d4:	mov	r2, r9
   6c9d8:	bl	6d950 <fputs@plt+0x5c59c>
   6c9dc:	cmp	r0, #0
   6c9e0:	beq	6c9f8 <fputs@plt+0x5b644>
   6c9e4:	ldr	r0, [r4]
   6c9e8:	mov	r1, r8
   6c9ec:	bl	13cb4 <fputs@plt+0x2900>
   6c9f0:	mov	r5, #7
   6c9f4:	b	6ca54 <fputs@plt+0x5b6a0>
   6c9f8:	str	r9, [fp, #-48]	; 0xffffffd0
   6c9fc:	sub	r0, fp, #32
   6ca00:	mvn	r1, #0
   6ca04:	str	r1, [sp]
   6ca08:	stmib	sp, {r1, sl}
   6ca0c:	str	r8, [sp, #12]
   6ca10:	str	r0, [sp, #16]
   6ca14:	mov	r0, r7
   6ca18:	mov	sl, r5
   6ca1c:	mov	r2, r5
   6ca20:	ldr	r3, [fp, #-40]	; 0xffffffd8
   6ca24:	mov	r9, r3
   6ca28:	bl	6d9d0 <fputs@plt+0x5c61c>
   6ca2c:	mov	r5, r0
   6ca30:	cmp	r0, #0
   6ca34:	beq	6ca60 <fputs@plt+0x5b6ac>
   6ca38:	ldr	r0, [r8, #28]
   6ca3c:	cmp	r0, #0
   6ca40:	ldrne	r0, [r8, #24]
   6ca44:	blne	14168 <fputs@plt+0x2db4>
   6ca48:	ldr	r0, [r4]
   6ca4c:	mov	r1, r8
   6ca50:	bl	13cb4 <fputs@plt+0x2900>
   6ca54:	mov	r0, r5
   6ca58:	sub	sp, fp, #28
   6ca5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ca60:	ldrd	r0, [r6]
   6ca64:	bic	r1, r1, r9
   6ca68:	bic	r0, r0, sl
   6ca6c:	str	r1, [fp, #-52]	; 0xffffffcc
   6ca70:	str	r0, [sp, #56]	; 0x38
   6ca74:	orrs	r0, r0, r1
   6ca78:	beq	6cb14 <fputs@plt+0x5b760>
   6ca7c:	mov	r3, r9
   6ca80:	str	r8, [fp, #-44]	; 0xffffffd4
   6ca84:	str	r6, [sp, #32]
   6ca88:	str	r7, [sp, #52]	; 0x34
   6ca8c:	mov	r2, sl
   6ca90:	mvn	r9, sl
   6ca94:	mvn	sl, r3
   6ca98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6ca9c:	cmp	r0, #0
   6caa0:	str	r2, [sp, #36]	; 0x24
   6caa4:	str	r4, [sp, #24]
   6caa8:	beq	6cb1c <fputs@plt+0x5b768>
   6caac:	mov	r0, #1
   6cab0:	mvn	r1, #0
   6cab4:	str	r1, [sp]
   6cab8:	str	r1, [sp, #4]
   6cabc:	str	r0, [sp, #8]
   6cac0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6cac4:	str	r0, [sp, #12]
   6cac8:	sub	r0, fp, #32
   6cacc:	str	r0, [sp, #16]
   6cad0:	ldr	r0, [sp, #52]	; 0x34
   6cad4:	bl	6d9d0 <fputs@plt+0x5c61c>
   6cad8:	mov	r2, r0
   6cadc:	ldr	r0, [sp, #32]
   6cae0:	ldrd	r0, [r0]
   6cae4:	and	r1, r1, sl
   6cae8:	and	r0, r0, r9
   6caec:	str	r0, [sp, #48]	; 0x30
   6caf0:	str	r1, [sp, #44]	; 0x2c
   6caf4:	orr	r0, r0, r1
   6caf8:	clz	r0, r0
   6cafc:	lsr	r0, r0, #5
   6cb00:	cmp	r2, #0
   6cb04:	str	r0, [sp, #28]
   6cb08:	str	r0, [sp, #40]	; 0x28
   6cb0c:	bne	6cc98 <fputs@plt+0x5b8e4>
   6cb10:	b	6cb34 <fputs@plt+0x5b780>
   6cb14:	mov	r5, #0
   6cb18:	b	6ca38 <fputs@plt+0x5b684>
   6cb1c:	mov	r0, #0
   6cb20:	str	r0, [sp, #48]	; 0x30
   6cb24:	mov	r0, #0
   6cb28:	str	r0, [sp, #44]	; 0x2c
   6cb2c:	mov	r0, #0
   6cb30:	str	r0, [sp, #28]
   6cb34:	ldr	r0, [sp, #28]
   6cb38:	str	r0, [sp, #40]	; 0x28
   6cb3c:	mov	r8, #0
   6cb40:	mov	r4, #0
   6cb44:	ldr	r7, [fp, #-48]	; 0xffffffd0
   6cb48:	cmp	r7, #1
   6cb4c:	blt	6cc94 <fputs@plt+0x5b8e0>
   6cb50:	mov	ip, r4
   6cb54:	mov	lr, r8
   6cb58:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6cb5c:	ldr	r2, [r0, #20]
   6cb60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6cb64:	ldr	r3, [r0, #4]
   6cb68:	add	r3, r3, #8
   6cb6c:	mvn	r8, #0
   6cb70:	mvn	r4, #0
   6cb74:	ldr	r5, [r3], #12
   6cb78:	add	r5, r5, r5, lsl #1
   6cb7c:	add	r5, r2, r5, lsl #4
   6cb80:	ldr	r0, [r5, #32]
   6cb84:	ldr	r5, [r5, #36]	; 0x24
   6cb88:	and	r5, r5, sl
   6cb8c:	and	r0, r0, r9
   6cb90:	subs	r6, r0, r8
   6cb94:	sbcs	r6, r5, r4
   6cb98:	mov	r6, #0
   6cb9c:	movwcc	r6, #1
   6cba0:	subs	r1, lr, r0
   6cba4:	sbcs	r1, ip, r5
   6cba8:	mov	r1, #0
   6cbac:	movwcc	r1, #1
   6cbb0:	ands	r1, r1, r6
   6cbb4:	movne	r4, r5
   6cbb8:	movne	r8, r0
   6cbbc:	subs	r7, r7, #1
   6cbc0:	bne	6cb74 <fputs@plt+0x5b7c0>
   6cbc4:	mvn	r1, #0
   6cbc8:	eor	r0, r8, r1
   6cbcc:	eor	r1, r4, r1
   6cbd0:	orrs	r0, r0, r1
   6cbd4:	beq	6cc94 <fputs@plt+0x5b8e0>
   6cbd8:	ldr	r0, [sp, #56]	; 0x38
   6cbdc:	eor	r0, r8, r0
   6cbe0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   6cbe4:	eor	r1, r4, r1
   6cbe8:	orrs	r0, r0, r1
   6cbec:	mov	r2, #0
   6cbf0:	ldrne	r0, [sp, #48]	; 0x30
   6cbf4:	eorne	r0, r8, r0
   6cbf8:	ldrne	r1, [sp, #44]	; 0x2c
   6cbfc:	eorne	r1, r4, r1
   6cc00:	orrsne	r0, r0, r1
   6cc04:	bne	6cc14 <fputs@plt+0x5b860>
   6cc08:	cmp	r2, #0
   6cc0c:	beq	6cb44 <fputs@plt+0x5b790>
   6cc10:	b	6cc98 <fputs@plt+0x5b8e4>
   6cc14:	ldr	r7, [sp, #36]	; 0x24
   6cc18:	orr	r0, r8, r7
   6cc1c:	ldr	r5, [fp, #-40]	; 0xffffffd8
   6cc20:	orr	r1, r4, r5
   6cc24:	stm	sp, {r0, r1}
   6cc28:	mov	r0, #0
   6cc2c:	str	r0, [sp, #8]
   6cc30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6cc34:	str	r0, [sp, #12]
   6cc38:	sub	r0, fp, #32
   6cc3c:	str	r0, [sp, #16]
   6cc40:	ldr	r0, [sp, #52]	; 0x34
   6cc44:	mov	r2, r7
   6cc48:	mov	r3, r5
   6cc4c:	bl	6d9d0 <fputs@plt+0x5c61c>
   6cc50:	mov	r2, r0
   6cc54:	ldr	r0, [sp, #32]
   6cc58:	ldrd	r0, [r0]
   6cc5c:	eor	r1, r1, r5
   6cc60:	eor	r0, r0, r7
   6cc64:	orrs	r0, r0, r1
   6cc68:	bne	6cc08 <fputs@plt+0x5b854>
   6cc6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6cc70:	cmp	r0, #0
   6cc74:	ldr	r0, [sp, #40]	; 0x28
   6cc78:	movweq	r0, #1
   6cc7c:	str	r0, [sp, #40]	; 0x28
   6cc80:	mov	r0, #1
   6cc84:	str	r0, [sp, #28]
   6cc88:	cmp	r2, #0
   6cc8c:	beq	6cb44 <fputs@plt+0x5b790>
   6cc90:	b	6cc98 <fputs@plt+0x5b8e4>
   6cc94:	mov	r2, #0
   6cc98:	ldr	r0, [sp, #28]
   6cc9c:	orrs	r0, r0, r2
   6cca0:	beq	6cccc <fputs@plt+0x5b918>
   6cca4:	mov	r5, r2
   6cca8:	ldr	r4, [sp, #24]
   6ccac:	ldr	r6, [fp, #-40]	; 0xffffffd8
   6ccb0:	ldr	r7, [sp, #36]	; 0x24
   6ccb4:	ldr	r9, [sp, #52]	; 0x34
   6ccb8:	ldr	r8, [fp, #-44]	; 0xffffffd4
   6ccbc:	ldr	r0, [sp, #40]	; 0x28
   6ccc0:	orrs	r0, r0, r5
   6ccc4:	bne	6ca38 <fputs@plt+0x5b684>
   6ccc8:	b	6cd28 <fputs@plt+0x5b974>
   6cccc:	mov	r0, #0
   6ccd0:	ldr	r7, [sp, #36]	; 0x24
   6ccd4:	str	r7, [sp]
   6ccd8:	ldr	r6, [fp, #-40]	; 0xffffffd8
   6ccdc:	str	r6, [sp, #4]
   6cce0:	str	r0, [sp, #8]
   6cce4:	ldr	r8, [fp, #-44]	; 0xffffffd4
   6cce8:	str	r8, [sp, #12]
   6ccec:	sub	r0, fp, #32
   6ccf0:	str	r0, [sp, #16]
   6ccf4:	ldr	r9, [sp, #52]	; 0x34
   6ccf8:	mov	r0, r9
   6ccfc:	mov	r2, r7
   6cd00:	mov	r3, r6
   6cd04:	bl	6d9d0 <fputs@plt+0x5c61c>
   6cd08:	mov	r5, r0
   6cd0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6cd10:	cmp	r0, #0
   6cd14:	ldr	r0, [sp, #40]	; 0x28
   6cd18:	movweq	r0, #1
   6cd1c:	ldr	r4, [sp, #24]
   6cd20:	orrs	r0, r0, r5
   6cd24:	bne	6ca38 <fputs@plt+0x5b684>
   6cd28:	mov	r0, #1
   6cd2c:	str	r7, [sp]
   6cd30:	str	r6, [sp, #4]
   6cd34:	str	r0, [sp, #8]
   6cd38:	str	r8, [sp, #12]
   6cd3c:	sub	r0, fp, #32
   6cd40:	str	r0, [sp, #16]
   6cd44:	mov	r0, r9
   6cd48:	mov	r2, r7
   6cd4c:	mov	r3, r6
   6cd50:	bl	6d9d0 <fputs@plt+0x5c61c>
   6cd54:	mov	r5, r0
   6cd58:	b	6ca38 <fputs@plt+0x5b684>
   6cd5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6cd60:	add	fp, sp, #28
   6cd64:	sub	sp, sp, #116	; 0x74
   6cd68:	str	r3, [sp, #32]
   6cd6c:	mov	r8, r2
   6cd70:	mov	r5, r0
   6cd74:	movw	r0, #65535	; 0xffff
   6cd78:	strh	r0, [sp, #50]	; 0x32
   6cd7c:	ldr	r9, [r5]
   6cd80:	ldr	r0, [r5, #4]
   6cd84:	str	r0, [sp, #36]	; 0x24
   6cd88:	ldr	r6, [r5, #12]
   6cd8c:	ldr	r0, [r9, #4]
   6cd90:	ldrb	r1, [r6, #16]
   6cd94:	add	r1, r1, r1, lsl #3
   6cd98:	add	ip, r0, r1, lsl #3
   6cd9c:	mov	r4, ip
   6cda0:	ldr	r7, [r4, #76]!	; 0x4c
   6cda4:	mov	r0, r4
   6cda8:	ldr	r3, [r0, #-52]!	; 0xffffffcc
   6cdac:	cmp	r7, #0
   6cdb0:	bne	6ce48 <fputs@plt+0x5ba94>
   6cdb4:	ldrb	r1, [r3, #42]	; 0x2a
   6cdb8:	tst	r1, #32
   6cdbc:	bne	6ce44 <fputs@plt+0x5ba90>
   6cdc0:	vmov.i32	q8, #0	; 0x00000000
   6cdc4:	mov	r1, #52	; 0x34
   6cdc8:	add	r7, sp, #56	; 0x38
   6cdcc:	mov	r2, r7
   6cdd0:	vst1.64	{d16-d17}, [r2], r1
   6cdd4:	mov	r1, #0
   6cdd8:	str	r1, [r2]
   6cddc:	add	r2, r7, #32
   6cde0:	vst1.64	{d16-d17}, [r2]
   6cde4:	add	r2, r7, #16
   6cde8:	vst1.64	{d16-d17}, [r2]
   6cdec:	str	r1, [sp, #104]	; 0x68
   6cdf0:	add	r2, sp, #50	; 0x32
   6cdf4:	str	r2, [sp, #60]	; 0x3c
   6cdf8:	add	r2, sp, #52	; 0x34
   6cdfc:	str	r2, [sp, #64]	; 0x40
   6ce00:	str	r3, [sp, #68]	; 0x44
   6ce04:	movw	r2, #1
   6ce08:	movt	r2, #1
   6ce0c:	str	r2, [sp, #106]	; 0x6a
   6ce10:	mov	r2, #5
   6ce14:	strb	r2, [sp, #110]	; 0x6e
   6ce18:	ldrh	r2, [r3, #40]	; 0x28
   6ce1c:	strh	r2, [sp, #104]	; 0x68
   6ce20:	ldrh	r2, [r3, #38]	; 0x26
   6ce24:	strh	r1, [sp, #54]	; 0x36
   6ce28:	strh	r2, [sp, #52]	; 0x34
   6ce2c:	ldrb	r1, [ip, #45]	; 0x2d
   6ce30:	tst	r1, #1
   6ce34:	ldreq	r0, [r0]
   6ce38:	ldreq	r0, [r0, #8]
   6ce3c:	streq	r0, [sp, #76]	; 0x4c
   6ce40:	b	6ce48 <fputs@plt+0x5ba94>
   6ce44:	ldr	r7, [r3, #8]
   6ce48:	str	ip, [sp, #40]	; 0x28
   6ce4c:	sub	r0, r4, #68	; 0x44
   6ce50:	str	r0, [sp, #28]
   6ce54:	str	r3, [sp, #20]
   6ce58:	ldrsh	sl, [r3, #38]	; 0x26
   6ce5c:	mov	r0, sl
   6ce60:	bl	6e458 <fputs@plt+0x5d0a4>
   6ce64:	mov	r2, r0
   6ce68:	str	r5, [sp, #44]	; 0x2c
   6ce6c:	ldr	r0, [r5, #16]
   6ce70:	mov	r5, #0
   6ce74:	cmp	r0, #0
   6ce78:	str	r8, [sp, #16]
   6ce7c:	str	r9, [sp, #8]
   6ce80:	str	r4, [sp, #24]
   6ce84:	bne	6cedc <fputs@plt+0x5bb28>
   6ce88:	ldrb	r0, [r9, #36]	; 0x24
   6ce8c:	tst	r0, #128	; 0x80
   6ce90:	bne	6cedc <fputs@plt+0x5bb28>
   6ce94:	ldr	r0, [r9]
   6ce98:	ldr	r0, [r0]
   6ce9c:	ldrb	r0, [r0, #26]
   6cea0:	tst	r0, #16
   6cea4:	beq	6cedc <fputs@plt+0x5bb28>
   6cea8:	ldr	r0, [r4]
   6ceac:	cmp	r0, #0
   6ceb0:	bne	6cedc <fputs@plt+0x5bb28>
   6ceb4:	ldr	r0, [sp, #40]	; 0x28
   6ceb8:	ldrb	r0, [r0, #45]	; 0x2d
   6cebc:	tst	r0, #1
   6cec0:	bne	6cedc <fputs@plt+0x5bb28>
   6cec4:	and	r0, r0, #40	; 0x28
   6cec8:	ldr	r1, [sp, #20]
   6cecc:	ldrb	r1, [r1, #42]	; 0x2a
   6ced0:	and	r1, r1, #32
   6ced4:	orrs	r0, r0, r1
   6ced8:	beq	6d140 <fputs@plt+0x5bd8c>
   6cedc:	cmp	r5, #0
   6cee0:	bne	6d134 <fputs@plt+0x5bd80>
   6cee4:	cmp	r7, #0
   6cee8:	beq	6d134 <fputs@plt+0x5bd80>
   6ceec:	ldr	r1, [sp, #40]	; 0x28
   6cef0:	add	r0, r1, #64	; 0x40
   6cef4:	str	r0, [sp, #12]
   6cef8:	add	r0, r1, #52	; 0x34
   6cefc:	str	r0, [sp, #40]	; 0x28
   6cf00:	mov	r9, #1
   6cf04:	ldr	r2, [r7, #36]	; 0x24
   6cf08:	cmp	r2, #0
   6cf0c:	beq	6cf28 <fputs@plt+0x5bb74>
   6cf10:	ldr	r0, [sp, #40]	; 0x28
   6cf14:	ldr	r0, [r0]
   6cf18:	ldr	r1, [sp, #36]	; 0x24
   6cf1c:	bl	6e4f8 <fputs@plt+0x5d144>
   6cf20:	cmp	r0, #0
   6cf24:	beq	6d120 <fputs@plt+0x5bd6c>
   6cf28:	ldr	r0, [r7, #8]
   6cf2c:	ldrh	sl, [r0]
   6cf30:	ldr	r0, [sp, #32]
   6cf34:	str	r8, [r6]
   6cf38:	str	r0, [r6, #4]
   6cf3c:	mov	r0, #0
   6cf40:	strh	r0, [r6, #24]
   6cf44:	str	r0, [r6, #40]	; 0x28
   6cf48:	strb	r0, [r6, #17]
   6cf4c:	strh	r0, [r6, #18]
   6cf50:	str	r7, [r6, #28]
   6cf54:	strh	sl, [r6, #22]
   6cf58:	ldr	r0, [sp, #40]	; 0x28
   6cf5c:	ldr	r2, [r0]
   6cf60:	ldr	r4, [sp, #44]	; 0x2c
   6cf64:	mov	r0, r4
   6cf68:	mov	r1, r7
   6cf6c:	bl	6e5ac <fputs@plt+0x5d1f8>
   6cf70:	mov	r5, r0
   6cf74:	ldr	r0, [r7, #44]	; 0x2c
   6cf78:	cmp	r0, #0
   6cf7c:	ble	6cfc4 <fputs@plt+0x5bc10>
   6cf80:	ldrb	r0, [r7, #55]	; 0x37
   6cf84:	tst	r0, #32
   6cf88:	bne	6cfe0 <fputs@plt+0x5bc2c>
   6cf8c:	ldr	r0, [sp, #12]
   6cf90:	ldm	r0, {r4, r8}
   6cf94:	mov	r0, r7
   6cf98:	bl	6c8c8 <fputs@plt+0x5b514>
   6cf9c:	bic	r1, r8, r1
   6cfa0:	ldr	r8, [sp, #16]
   6cfa4:	bic	r0, r4, r0
   6cfa8:	orrs	r2, r0, r1
   6cfac:	mov	r2, #512	; 0x200
   6cfb0:	movweq	r2, #576	; 0x240
   6cfb4:	str	r2, [r6, #36]	; 0x24
   6cfb8:	cmp	r5, #0
   6cfbc:	bne	6d06c <fputs@plt+0x5bcb8>
   6cfc0:	b	6cff8 <fputs@plt+0x5bc44>
   6cfc4:	mov	r0, #256	; 0x100
   6cfc8:	str	r0, [r6, #36]	; 0x24
   6cfcc:	cmp	r5, #0
   6cfd0:	movne	r5, r9
   6cfd4:	strb	r5, [r6, #17]
   6cfd8:	add	r0, sl, #16
   6cfdc:	b	6d0b0 <fputs@plt+0x5bcfc>
   6cfe0:	mov	r0, #576	; 0x240
   6cfe4:	str	r0, [r6, #36]	; 0x24
   6cfe8:	mov	r0, #0
   6cfec:	mov	r1, #0
   6cff0:	cmp	r5, #0
   6cff4:	bne	6d06c <fputs@plt+0x5bcb8>
   6cff8:	ldr	r2, [sp, #20]
   6cffc:	ldrb	r2, [r2, #42]	; 0x2a
   6d000:	tst	r2, #32
   6d004:	bne	6d06c <fputs@plt+0x5bcb8>
   6d008:	orrs	r2, r0, r1
   6d00c:	bne	6d0dc <fputs@plt+0x5bd28>
   6d010:	ldrb	r2, [r7, #55]	; 0x37
   6d014:	tst	r2, #4
   6d018:	bne	6d0dc <fputs@plt+0x5bd28>
   6d01c:	ldr	r2, [sp, #20]
   6d020:	ldrsh	r2, [r2, #40]	; 0x28
   6d024:	ldrsh	r3, [r7, #48]	; 0x30
   6d028:	cmp	r3, r2
   6d02c:	bge	6d0dc <fputs@plt+0x5bd28>
   6d030:	ldr	r2, [sp, #8]
   6d034:	ldrh	r2, [r2, #36]	; 0x24
   6d038:	tst	r2, #4
   6d03c:	bne	6d0dc <fputs@plt+0x5bd28>
   6d040:	movw	r2, #37176	; 0x9138
   6d044:	movt	r2, #9
   6d048:	ldr	r2, [r2, #16]
   6d04c:	cmp	r2, #0
   6d050:	beq	6d0dc <fputs@plt+0x5bd28>
   6d054:	ldr	r2, [sp, #8]
   6d058:	ldr	r2, [r2]
   6d05c:	ldr	r2, [r2]
   6d060:	ldrb	r2, [r2, #64]	; 0x40
   6d064:	tst	r2, #64	; 0x40
   6d068:	bne	6d0dc <fputs@plt+0x5bd28>
   6d06c:	cmp	r5, #0
   6d070:	movne	r5, r9
   6d074:	strb	r5, [r6, #17]
   6d078:	orrs	r0, r0, r1
   6d07c:	ldr	r0, [sp, #20]
   6d080:	ldrsh	r0, [r0, #40]	; 0x28
   6d084:	ldrsh	r1, [r7, #48]	; 0x30
   6d088:	rsb	r1, r1, r1, lsl #4
   6d08c:	sdiv	r0, r1, r0
   6d090:	add	r0, sl, r0
   6d094:	add	r0, r0, #1
   6d098:	beq	6d0ac <fputs@plt+0x5bcf8>
   6d09c:	sxth	r0, r0
   6d0a0:	add	r1, sl, #16
   6d0a4:	sxth	r1, r1
   6d0a8:	bl	66ddc <fputs@plt+0x55a28>
   6d0ac:	ldr	r4, [sp, #44]	; 0x2c
   6d0b0:	strh	r0, [r6, #20]
   6d0b4:	sxth	r2, sl
   6d0b8:	ldr	r0, [sp, #36]	; 0x24
   6d0bc:	mov	r1, r6
   6d0c0:	bl	6e714 <fputs@plt+0x5d360>
   6d0c4:	mov	r0, r4
   6d0c8:	mov	r1, r6
   6d0cc:	bl	6de20 <fputs@plt+0x5ca6c>
   6d0d0:	strh	sl, [r6, #22]
   6d0d4:	cmp	r0, #0
   6d0d8:	bne	6d130 <fputs@plt+0x5bd7c>
   6d0dc:	ldr	r0, [sp, #44]	; 0x2c
   6d0e0:	ldr	r1, [sp, #28]
   6d0e4:	mov	r2, r7
   6d0e8:	mov	r3, #0
   6d0ec:	bl	6e8ac <fputs@plt+0x5d4f8>
   6d0f0:	mov	r5, r0
   6d0f4:	ldr	r0, [sp, #24]
   6d0f8:	ldr	r0, [r0]
   6d0fc:	cmp	r0, #0
   6d100:	bne	6d134 <fputs@plt+0x5bd80>
   6d104:	cmp	r5, #0
   6d108:	bne	6d134 <fputs@plt+0x5bd80>
   6d10c:	add	r9, r9, #1
   6d110:	ldr	r7, [r7, #20]
   6d114:	cmp	r7, #0
   6d118:	bne	6cf04 <fputs@plt+0x5bb50>
   6d11c:	b	6d134 <fputs@plt+0x5bd80>
   6d120:	mov	r5, #0
   6d124:	cmp	r5, #0
   6d128:	beq	6d10c <fputs@plt+0x5bd58>
   6d12c:	b	6d134 <fputs@plt+0x5bd80>
   6d130:	mov	r5, r0
   6d134:	mov	r0, r5
   6d138:	sub	sp, fp, #28
   6d13c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d140:	str	r2, [sp, #12]
   6d144:	ldr	r0, [sp, #36]	; 0x24
   6d148:	ldr	r0, [r0, #12]
   6d14c:	cmp	r0, #1
   6d150:	blt	6cedc <fputs@plt+0x5bb28>
   6d154:	uxth	r1, sl
   6d158:	ldr	r2, [sp, #36]	; 0x24
   6d15c:	ldr	sl, [r2, #20]
   6d160:	add	r0, r0, r0, lsl #1
   6d164:	add	r4, sl, r0, lsl #4
   6d168:	ldr	r0, [sp, #12]
   6d16c:	add	r0, r0, r1
   6d170:	add	r1, r0, #28
   6d174:	str	r1, [sp]
   6d178:	add	r0, r0, #4
   6d17c:	str	r0, [sp, #4]
   6d180:	add	r9, r6, #8
   6d184:	mov	r8, sl
   6d188:	ldr	r0, [r8, #32]!
   6d18c:	ldrd	r2, [r9]
   6d190:	and	r0, r2, r0
   6d194:	ldr	r1, [r8, #4]
   6d198:	and	r1, r3, r1
   6d19c:	orrs	r0, r0, r1
   6d1a0:	mov	r5, #0
   6d1a4:	bne	6d254 <fputs@plt+0x5bea0>
   6d1a8:	mov	r5, #0
   6d1ac:	mov	r0, sl
   6d1b0:	ldr	r1, [sp, #28]
   6d1b4:	mov	r2, #0
   6d1b8:	mov	r3, #0
   6d1bc:	bl	6e484 <fputs@plt+0x5d0d0>
   6d1c0:	cmp	r0, #0
   6d1c4:	beq	6d254 <fputs@plt+0x5bea0>
   6d1c8:	mov	r0, #1
   6d1cc:	strh	r0, [r6, #24]
   6d1d0:	mov	r1, #0
   6d1d4:	str	r1, [r6, #28]
   6d1d8:	str	r0, [r6, #40]	; 0x28
   6d1dc:	ldr	r0, [r6, #48]	; 0x30
   6d1e0:	str	sl, [r0]
   6d1e4:	ldr	r0, [sp, #4]
   6d1e8:	strh	r0, [r6, #18]
   6d1ec:	ldr	r1, [sp, #20]
   6d1f0:	ldr	r0, [r1, #12]
   6d1f4:	cmp	r0, #0
   6d1f8:	ldr	r0, [sp, #12]
   6d1fc:	bne	6d210 <fputs@plt+0x5be5c>
   6d200:	ldrb	r1, [r1, #42]	; 0x2a
   6d204:	tst	r1, #2
   6d208:	ldreq	r1, [sp]
   6d20c:	strheq	r1, [r6, #18]
   6d210:	mov	r1, #43	; 0x2b
   6d214:	strh	r1, [r6, #22]
   6d218:	mov	r1, #43	; 0x2b
   6d21c:	bl	66ddc <fputs@plt+0x55a28>
   6d220:	strh	r0, [r6, #20]
   6d224:	mov	r0, #16384	; 0x4000
   6d228:	str	r0, [r6, #36]	; 0x24
   6d22c:	ldrd	r0, [r8]
   6d230:	ldr	r2, [sp, #32]
   6d234:	orr	r1, r1, r2
   6d238:	ldr	r2, [sp, #16]
   6d23c:	orr	r0, r0, r2
   6d240:	strd	r0, [r6]
   6d244:	ldr	r0, [sp, #44]	; 0x2c
   6d248:	mov	r1, r6
   6d24c:	bl	6de20 <fputs@plt+0x5ca6c>
   6d250:	mov	r5, r0
   6d254:	cmp	r5, #0
   6d258:	bne	6d270 <fputs@plt+0x5bebc>
   6d25c:	add	sl, sl, #48	; 0x30
   6d260:	cmp	sl, r4
   6d264:	ldr	r8, [sp, #16]
   6d268:	bcc	6d184 <fputs@plt+0x5bdd0>
   6d26c:	b	6cedc <fputs@plt+0x5bb28>
   6d270:	ldr	r8, [sp, #16]
   6d274:	cmp	r5, #0
   6d278:	beq	6cee4 <fputs@plt+0x5bb30>
   6d27c:	b	6d134 <fputs@plt+0x5bd80>
   6d280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d284:	add	fp, sp, #28
   6d288:	sub	sp, sp, #700	; 0x2bc
   6d28c:	mov	r8, r3
   6d290:	mov	r9, r2
   6d294:	mov	sl, r0
   6d298:	ldr	r0, [r0]
   6d29c:	ldr	r2, [sl, #4]
   6d2a0:	ldr	r7, [sl, #12]
   6d2a4:	ldr	r1, [r2, #12]
   6d2a8:	str	r2, [sp, #28]
   6d2ac:	ldr	r6, [r2, #20]
   6d2b0:	add	r3, sp, #208	; 0xd0
   6d2b4:	vmov.i32	q8, #0	; 0x00000000
   6d2b8:	add	r2, r3, #32
   6d2bc:	vst1.64	{d16-d17}, [r2]
   6d2c0:	add	r2, r3, #16
   6d2c4:	str	r2, [sp, #16]
   6d2c8:	vst1.64	{d16-d17}, [r2]
   6d2cc:	mov	r2, #52	; 0x34
   6d2d0:	vst1.64	{d16-d17}, [r3], r2
   6d2d4:	mov	r2, #0
   6d2d8:	str	r2, [r3]
   6d2dc:	str	r2, [sp, #256]	; 0x100
   6d2e0:	cmp	r1, #1
   6d2e4:	blt	6d6a8 <fputs@plt+0x5c2f4>
   6d2e8:	add	r1, r1, r1, lsl #1
   6d2ec:	add	r1, r6, r1, lsl #4
   6d2f0:	str	r1, [sp, #24]
   6d2f4:	ldr	r0, [r0, #4]
   6d2f8:	ldrb	r1, [r7, #16]
   6d2fc:	add	r1, r1, r1, lsl #3
   6d300:	add	r0, r0, r1, lsl #3
   6d304:	ldr	r1, [r0, #52]	; 0x34
   6d308:	str	r1, [sp, #44]	; 0x2c
   6d30c:	add	r0, r0, #24
   6d310:	str	r0, [sp, #56]	; 0x38
   6d314:	add	r0, sp, #152	; 0x98
   6d318:	add	r0, r0, #16
   6d31c:	str	r0, [sp, #76]	; 0x4c
   6d320:	add	r0, r7, #24
   6d324:	str	r0, [sp, #12]
   6d328:	add	r0, r7, #8
   6d32c:	str	r0, [sp, #20]
   6d330:	str	r8, [sp, #40]	; 0x28
   6d334:	str	r9, [sp, #36]	; 0x24
   6d338:	str	sl, [sp, #32]
   6d33c:	str	r7, [sp, #48]	; 0x30
   6d340:	str	r6, [sp, #52]	; 0x34
   6d344:	ldrb	r0, [r6, #19]
   6d348:	tst	r0, #2
   6d34c:	beq	6d690 <fputs@plt+0x5c2dc>
   6d350:	ldr	r0, [sp, #20]
   6d354:	ldm	r0, {r0, r3}
   6d358:	ldr	r1, [sp, #52]	; 0x34
   6d35c:	ldr	r1, [r1, #12]
   6d360:	ldr	r2, [r1, #408]	; 0x198
   6d364:	ldr	r7, [r1, #412]	; 0x19c
   6d368:	and	r3, r3, r7
   6d36c:	ldr	r7, [sp, #48]	; 0x30
   6d370:	and	r0, r0, r2
   6d374:	orrs	r0, r0, r3
   6d378:	beq	6d690 <fputs@plt+0x5c2dc>
   6d37c:	vld1.32	{d16-d17}, [sl]
   6d380:	ldr	r0, [r1, #12]
   6d384:	ldr	r6, [r1, #20]
   6d388:	add	r1, sp, #264	; 0x108
   6d38c:	vst1.64	{d16-d17}, [r1]!
   6d390:	add	r2, sp, #152	; 0x98
   6d394:	str	r2, [r1]
   6d398:	mov	r2, #0
   6d39c:	str	r2, [sp, #272]	; 0x110
   6d3a0:	cmp	r0, #1
   6d3a4:	add	r4, sp, #208	; 0xd0
   6d3a8:	blt	6d5f8 <fputs@plt+0x5c244>
   6d3ac:	add	r0, r0, r0, lsl #1
   6d3b0:	add	r0, r6, r0, lsl #4
   6d3b4:	str	r0, [sp, #72]	; 0x48
   6d3b8:	mov	r2, #0
   6d3bc:	mov	r5, #1
   6d3c0:	ldrb	r0, [r6, #19]
   6d3c4:	tst	r0, #4
   6d3c8:	bne	6d40c <fputs@plt+0x5c058>
   6d3cc:	ldr	r0, [r6, #8]
   6d3d0:	ldr	r1, [sp, #44]	; 0x2c
   6d3d4:	cmp	r0, r1
   6d3d8:	bne	6d5dc <fputs@plt+0x5c228>
   6d3dc:	ldr	r1, [sp, #28]
   6d3e0:	ldr	r0, [r1]
   6d3e4:	str	r1, [sp, #292]	; 0x124
   6d3e8:	mov	r1, #72	; 0x48
   6d3ec:	strb	r1, [sp, #296]	; 0x128
   6d3f0:	mov	r1, #1
   6d3f4:	str	r1, [sp, #300]	; 0x12c
   6d3f8:	str	r6, [sp, #308]	; 0x134
   6d3fc:	add	r1, sp, #288	; 0x120
   6d400:	str	r1, [sp, #268]	; 0x10c
   6d404:	str	r0, [sp, #288]	; 0x120
   6d408:	b	6d414 <fputs@plt+0x5c060>
   6d40c:	ldr	r0, [r6, #12]
   6d410:	str	r0, [sp, #268]	; 0x10c
   6d414:	mov	r0, #0
   6d418:	strh	r0, [sp, #152]	; 0x98
   6d41c:	ldr	r0, [sp, #56]	; 0x38
   6d420:	ldr	r0, [r0]
   6d424:	ldrb	r0, [r0, #42]	; 0x2a
   6d428:	tst	r0, #16
   6d42c:	bne	6d444 <fputs@plt+0x5c090>
   6d430:	add	r0, sp, #264	; 0x108
   6d434:	mov	r2, r9
   6d438:	mov	r3, r8
   6d43c:	bl	6cd5c <fputs@plt+0x5b9a8>
   6d440:	b	6d464 <fputs@plt+0x5c0b0>
   6d444:	ldr	r0, [fp, #8]
   6d448:	str	r0, [sp]
   6d44c:	ldr	r0, [fp, #12]
   6d450:	str	r0, [sp, #4]
   6d454:	add	r0, sp, #264	; 0x108
   6d458:	mov	r2, r9
   6d45c:	mov	r3, r8
   6d460:	bl	6c948 <fputs@plt+0x5b594>
   6d464:	mov	r2, r0
   6d468:	cmp	r0, #0
   6d46c:	bne	6d494 <fputs@plt+0x5c0e0>
   6d470:	ldr	r0, [fp, #8]
   6d474:	str	r0, [sp]
   6d478:	ldr	r0, [fp, #12]
   6d47c:	str	r0, [sp, #4]
   6d480:	add	r0, sp, #264	; 0x108
   6d484:	mov	r2, r9
   6d488:	mov	r3, r8
   6d48c:	bl	6d280 <fputs@plt+0x5becc>
   6d490:	mov	r2, r0
   6d494:	ldrh	r0, [sp, #152]	; 0x98
   6d498:	cmp	r0, #0
   6d49c:	beq	6d5f0 <fputs@plt+0x5c23c>
   6d4a0:	cmp	r5, #0
   6d4a4:	bne	6d5ac <fputs@plt+0x5c1f8>
   6d4a8:	str	r5, [sp, #60]	; 0x3c
   6d4ac:	str	r2, [sp, #64]	; 0x40
   6d4b0:	str	r6, [sp, #68]	; 0x44
   6d4b4:	add	r0, sp, #96	; 0x60
   6d4b8:	mov	r1, r4
   6d4bc:	bl	6f078 <fputs@plt+0x5dcc4>
   6d4c0:	mov	r0, #0
   6d4c4:	strh	r0, [sp, #208]	; 0xd0
   6d4c8:	ldrh	r0, [sp, #96]	; 0x60
   6d4cc:	cmp	r0, #0
   6d4d0:	beq	6d58c <fputs@plt+0x5c1d8>
   6d4d4:	mov	r0, #0
   6d4d8:	str	r0, [sp, #84]	; 0x54
   6d4dc:	ldrh	r0, [sp, #96]	; 0x60
   6d4e0:	str	r0, [sp, #80]	; 0x50
   6d4e4:	ldrh	r0, [sp, #152]	; 0x98
   6d4e8:	cmp	r0, #0
   6d4ec:	beq	6d574 <fputs@plt+0x5c1c0>
   6d4f0:	add	r0, sp, #96	; 0x60
   6d4f4:	ldr	r1, [sp, #84]	; 0x54
   6d4f8:	add	r0, r0, r1, lsl #4
   6d4fc:	ldr	r1, [r0, #8]
   6d500:	ldr	r2, [r0, #12]
   6d504:	str	r2, [sp, #88]	; 0x58
   6d508:	str	r1, [sp, #92]	; 0x5c
   6d50c:	ldrh	sl, [r0, #18]
   6d510:	ldrh	r7, [r0, #16]
   6d514:	mov	r6, #0
   6d518:	ldr	r9, [sp, #76]	; 0x4c
   6d51c:	ldrd	r4, [r9, #-8]
   6d520:	ldrsh	r1, [r9]
   6d524:	sxth	r0, r7
   6d528:	bl	66ddc <fputs@plt+0x55a28>
   6d52c:	mov	r8, r0
   6d530:	ldrsh	r1, [r9, #2]
   6d534:	sxth	r0, sl
   6d538:	bl	66ddc <fputs@plt+0x55a28>
   6d53c:	str	r8, [sp]
   6d540:	str	r0, [sp, #4]
   6d544:	ldr	r0, [sp, #92]	; 0x5c
   6d548:	orr	r2, r4, r0
   6d54c:	add	r4, sp, #208	; 0xd0
   6d550:	ldr	r0, [sp, #88]	; 0x58
   6d554:	orr	r3, r5, r0
   6d558:	mov	r0, r4
   6d55c:	bl	6df7c <fputs@plt+0x5cbc8>
   6d560:	add	r9, r9, #16
   6d564:	add	r6, r6, #1
   6d568:	ldrh	r0, [sp, #152]	; 0x98
   6d56c:	cmp	r6, r0
   6d570:	bcc	6d51c <fputs@plt+0x5c168>
   6d574:	ldr	r0, [sp, #84]	; 0x54
   6d578:	add	r0, r0, #1
   6d57c:	str	r0, [sp, #84]	; 0x54
   6d580:	ldr	r1, [sp, #80]	; 0x50
   6d584:	cmp	r0, r1
   6d588:	bcc	6d4e4 <fputs@plt+0x5c130>
   6d58c:	ldr	r8, [sp, #40]	; 0x28
   6d590:	ldr	r9, [sp, #36]	; 0x24
   6d594:	ldr	sl, [sp, #32]
   6d598:	ldr	r7, [sp, #48]	; 0x30
   6d59c:	ldr	r6, [sp, #68]	; 0x44
   6d5a0:	ldr	r2, [sp, #64]	; 0x40
   6d5a4:	ldr	r5, [sp, #60]	; 0x3c
   6d5a8:	b	6d5dc <fputs@plt+0x5c228>
   6d5ac:	mov	r0, r4
   6d5b0:	add	r1, sp, #152	; 0x98
   6d5b4:	mov	r5, sl
   6d5b8:	mov	sl, r9
   6d5bc:	mov	r9, r8
   6d5c0:	mov	r8, r2
   6d5c4:	bl	6f078 <fputs@plt+0x5dcc4>
   6d5c8:	mov	r2, r8
   6d5cc:	mov	r8, r9
   6d5d0:	mov	r9, sl
   6d5d4:	mov	sl, r5
   6d5d8:	mov	r5, #0
   6d5dc:	add	r6, r6, #48	; 0x30
   6d5e0:	ldr	r0, [sp, #72]	; 0x48
   6d5e4:	cmp	r6, r0
   6d5e8:	bcc	6d3c0 <fputs@plt+0x5c00c>
   6d5ec:	b	6d5f8 <fputs@plt+0x5c244>
   6d5f0:	mov	r0, #0
   6d5f4:	strh	r0, [sp, #208]	; 0xd0
   6d5f8:	mov	r0, #1
   6d5fc:	strh	r0, [r7, #40]	; 0x28
   6d600:	ldr	r0, [r7, #48]	; 0x30
   6d604:	ldr	r1, [sp, #52]	; 0x34
   6d608:	str	r1, [r0]
   6d60c:	mov	r1, #0
   6d610:	strb	r1, [r7, #17]
   6d614:	strh	r1, [r7, #18]
   6d618:	mov	r0, #8192	; 0x2000
   6d61c:	str	r0, [r7, #36]	; 0x24
   6d620:	ldr	r0, [sp, #12]
   6d624:	str	r1, [r0]
   6d628:	str	r1, [r0, #4]
   6d62c:	str	r1, [r0, #8]
   6d630:	cmp	r2, #0
   6d634:	bne	6d6a8 <fputs@plt+0x5c2f4>
   6d638:	mvn	r4, #0
   6d63c:	ldrh	r5, [sp, #208]	; 0xd0
   6d640:	ldr	r0, [sp, #16]
   6d644:	add	r4, r4, #1
   6d648:	cmp	r4, r5
   6d64c:	bcs	6d690 <fputs@plt+0x5c2dc>
   6d650:	add	r6, r0, #16
   6d654:	ldrh	r1, [r0]
   6d658:	add	r1, r1, #1
   6d65c:	strh	r1, [r7, #20]
   6d660:	ldrh	r1, [r0, #2]
   6d664:	strh	r1, [r7, #22]
   6d668:	ldrd	r0, [r0, #-8]
   6d66c:	strd	r0, [r7]
   6d670:	mov	r0, sl
   6d674:	mov	r1, r7
   6d678:	bl	6de20 <fputs@plt+0x5ca6c>
   6d67c:	mov	r2, r0
   6d680:	cmp	r0, #0
   6d684:	mov	r0, r6
   6d688:	beq	6d644 <fputs@plt+0x5c290>
   6d68c:	b	6d6a8 <fputs@plt+0x5c2f4>
   6d690:	ldr	r6, [sp, #52]	; 0x34
   6d694:	add	r6, r6, #48	; 0x30
   6d698:	ldr	r0, [sp, #24]
   6d69c:	cmp	r6, r0
   6d6a0:	bcc	6d340 <fputs@plt+0x5bf8c>
   6d6a4:	mov	r2, #0
   6d6a8:	mov	r0, r2
   6d6ac:	sub	sp, fp, #28
   6d6b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d6b4:	push	{r4, r5, fp, lr}
   6d6b8:	add	fp, sp, #8
   6d6bc:	mov	r4, r1
   6d6c0:	mov	r5, r0
   6d6c4:	ldr	r1, [r1, #48]	; 0x30
   6d6c8:	add	r0, r4, #56	; 0x38
   6d6cc:	cmp	r1, r0
   6d6d0:	movne	r0, r5
   6d6d4:	blne	13cb4 <fputs@plt+0x2900>
   6d6d8:	mov	r0, r5
   6d6dc:	mov	r1, r4
   6d6e0:	bl	6e3dc <fputs@plt+0x5d028>
   6d6e4:	mov	r0, r4
   6d6e8:	pop	{r4, r5, fp, lr}
   6d6ec:	b	673d0 <fputs@plt+0x5601c>
   6d6f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d6f4:	add	fp, sp, #28
   6d6f8:	sub	sp, sp, #12
   6d6fc:	mov	r5, r3
   6d700:	mov	sl, r2
   6d704:	mov	lr, r0
   6d708:	str	r1, [sp, #8]
   6d70c:	ldr	r0, [r1, #12]
   6d710:	mov	r7, #0
   6d714:	cmp	r0, #1
   6d718:	mov	r8, #0
   6d71c:	blt	6d784 <fputs@plt+0x5c3d0>
   6d720:	ldr	r0, [fp, #8]
   6d724:	ldr	r0, [r0, #44]	; 0x2c
   6d728:	ldr	r2, [sp, #8]
   6d72c:	ldr	r1, [r2, #12]
   6d730:	ldr	r2, [r2, #20]
   6d734:	add	r2, r2, #18
   6d738:	mov	r3, #0
   6d73c:	movw	ip, #63103	; 0xf67f
   6d740:	mov	r8, #0
   6d744:	ldr	r6, [r2, #-10]
   6d748:	cmp	r6, r0
   6d74c:	bne	6d774 <fputs@plt+0x5c3c0>
   6d750:	ldr	r6, [r2, #14]
   6d754:	ldr	r9, [r2, #18]
   6d758:	and	r4, r9, r5
   6d75c:	and	r6, r6, sl
   6d760:	orrs	r6, r6, r4
   6d764:	bne	6d774 <fputs@plt+0x5c3c0>
   6d768:	ldrh	r6, [r2]
   6d76c:	tst	r6, ip
   6d770:	addne	r8, r8, #1
   6d774:	add	r2, r2, #48	; 0x30
   6d778:	add	r3, r3, #1
   6d77c:	cmp	r3, r1
   6d780:	blt	6d744 <fputs@plt+0x5c390>
   6d784:	ldr	r1, [fp, #12]
   6d788:	cmp	r1, #0
   6d78c:	mov	r4, lr
   6d790:	beq	6d7e8 <fputs@plt+0x5c434>
   6d794:	ldr	r0, [r1]
   6d798:	cmp	r0, #1
   6d79c:	blt	6d7dc <fputs@plt+0x5c428>
   6d7a0:	ldr	r1, [r1, #4]
   6d7a4:	mov	r7, #0
   6d7a8:	ldr	r6, [fp, #8]
   6d7ac:	ldr	r2, [r1]
   6d7b0:	ldrb	r3, [r2]
   6d7b4:	cmp	r3, #152	; 0x98
   6d7b8:	ldreq	r3, [r6, #44]	; 0x2c
   6d7bc:	ldreq	r2, [r2, #28]
   6d7c0:	cmpeq	r2, r3
   6d7c4:	bne	6d7e0 <fputs@plt+0x5c42c>
   6d7c8:	add	r1, r1, #20
   6d7cc:	add	r7, r7, #1
   6d7d0:	cmp	r7, r0
   6d7d4:	blt	6d7ac <fputs@plt+0x5c3f8>
   6d7d8:	b	6d7e0 <fputs@plt+0x5c42c>
   6d7dc:	mov	r7, #0
   6d7e0:	cmp	r7, r0
   6d7e4:	movwne	r7, #0
   6d7e8:	add	r0, r8, r8, lsl #2
   6d7ec:	lsl	r0, r0, #2
   6d7f0:	add	r0, r0, r7, lsl #3
   6d7f4:	add	r2, r0, #72	; 0x48
   6d7f8:	ldr	r0, [r4]
   6d7fc:	mov	r9, #0
   6d800:	mov	r3, #0
   6d804:	bl	19680 <fputs@plt+0x82cc>
   6d808:	cmp	r0, #0
   6d80c:	beq	6d934 <fputs@plt+0x5c580>
   6d810:	mov	lr, r5
   6d814:	add	r9, r0, #72	; 0x48
   6d818:	add	r1, r8, r8, lsl #1
   6d81c:	str	r1, [sp, #4]
   6d820:	add	r1, r9, r1, lsl #2
   6d824:	add	r2, r1, r7, lsl #3
   6d828:	stm	r0, {r8, r9}
   6d82c:	str	r7, [r0, #8]
   6d830:	str	r1, [r0, #12]
   6d834:	str	r2, [r0, #16]
   6d838:	ldr	r5, [sp, #8]
   6d83c:	ldr	r1, [r5, #12]
   6d840:	cmp	r1, #1
   6d844:	ldr	ip, [fp, #8]
   6d848:	blt	6d8e8 <fputs@plt+0x5c534>
   6d84c:	ldr	r1, [r5, #20]
   6d850:	add	r4, r1, #18
   6d854:	mov	r1, #0
   6d858:	mov	r8, #0
   6d85c:	b	6d8b4 <fputs@plt+0x5c500>
   6d860:	ldrh	r2, [r4]
   6d864:	movw	r3, #63103	; 0xf67f
   6d868:	tst	r2, r3
   6d86c:	beq	6d8d4 <fputs@plt+0x5c520>
   6d870:	ldr	r3, [r4, #-6]
   6d874:	add	ip, r8, r8, lsl #1
   6d878:	mov	r6, r9
   6d87c:	str	r3, [r6, ip, lsl #2]!
   6d880:	str	r1, [r6, #8]
   6d884:	uxtb	r3, r2
   6d888:	cmp	r3, #1
   6d88c:	movweq	r2, #2
   6d890:	uxtb	r3, r2
   6d894:	cmp	r3, #64	; 0x40
   6d898:	ldrbeq	r2, [r4, #5]
   6d89c:	add	r3, r9, ip, lsl #2
   6d8a0:	strb	r2, [r3, #4]
   6d8a4:	add	r8, r8, #1
   6d8a8:	ldr	r5, [sp, #8]
   6d8ac:	ldr	ip, [fp, #8]
   6d8b0:	b	6d8d4 <fputs@plt+0x5c520>
   6d8b4:	ldr	r2, [ip, #44]	; 0x2c
   6d8b8:	ldr	r6, [r4, #-10]
   6d8bc:	cmp	r6, r2
   6d8c0:	ldrdeq	r2, [r4, #14]
   6d8c4:	andeq	r3, r3, lr
   6d8c8:	andeq	r2, r2, sl
   6d8cc:	orrseq	r2, r2, r3
   6d8d0:	beq	6d860 <fputs@plt+0x5c4ac>
   6d8d4:	add	r4, r4, #48	; 0x30
   6d8d8:	add	r1, r1, #1
   6d8dc:	ldr	r2, [r5, #12]
   6d8e0:	cmp	r1, r2
   6d8e4:	blt	6d8b4 <fputs@plt+0x5c500>
   6d8e8:	cmp	r7, #1
   6d8ec:	blt	6d92c <fputs@plt+0x5c578>
   6d8f0:	ldr	r1, [sp, #4]
   6d8f4:	add	r1, r0, r1, lsl #2
   6d8f8:	add	r1, r1, #76	; 0x4c
   6d8fc:	ldr	r2, [fp, #12]
   6d900:	ldr	r2, [r2, #4]
   6d904:	add	r2, r2, #12
   6d908:	ldr	r3, [r2, #-12]
   6d90c:	ldrsh	r3, [r3, #32]
   6d910:	str	r3, [r1, #-4]
   6d914:	ldrb	r3, [r2]
   6d918:	strb	r3, [r1]
   6d91c:	add	r1, r1, #8
   6d920:	add	r2, r2, #20
   6d924:	subs	r7, r7, #1
   6d928:	bne	6d908 <fputs@plt+0x5c554>
   6d92c:	mov	r9, r0
   6d930:	b	6d944 <fputs@plt+0x5c590>
   6d934:	movw	r1, #17839	; 0x45af
   6d938:	movt	r1, #8
   6d93c:	mov	r0, r4
   6d940:	bl	1a8e8 <fputs@plt+0x9534>
   6d944:	mov	r0, r9
   6d948:	sub	sp, fp, #28
   6d94c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d950:	push	{r4, r5, r6, r7, fp, lr}
   6d954:	add	fp, sp, #16
   6d958:	mov	r4, r1
   6d95c:	mov	r5, r0
   6d960:	ldrh	r1, [r1, #44]	; 0x2c
   6d964:	mov	r0, #0
   6d968:	cmp	r1, r2
   6d96c:	popge	{r4, r5, r6, r7, fp, pc}
   6d970:	add	r0, r2, #7
   6d974:	bic	r7, r0, #7
   6d978:	lsl	r2, r7, #2
   6d97c:	mov	r0, r5
   6d980:	mov	r3, #0
   6d984:	bl	209ac <fputs@plt+0xf5f8>
   6d988:	cmp	r0, #0
   6d98c:	moveq	r0, #7
   6d990:	popeq	{r4, r5, r6, r7, fp, pc}
   6d994:	mov	r6, r0
   6d998:	ldr	r1, [r4, #48]	; 0x30
   6d99c:	ldrh	r0, [r4, #44]	; 0x2c
   6d9a0:	lsl	r2, r0, #2
   6d9a4:	mov	r0, r6
   6d9a8:	bl	1121c <memcpy@plt>
   6d9ac:	ldr	r1, [r4, #48]	; 0x30
   6d9b0:	add	r0, r4, #56	; 0x38
   6d9b4:	cmp	r1, r0
   6d9b8:	movne	r0, r5
   6d9bc:	blne	13cb4 <fputs@plt+0x2900>
   6d9c0:	strh	r7, [r4, #44]	; 0x2c
   6d9c4:	str	r6, [r4, #48]	; 0x30
   6d9c8:	mov	r0, #0
   6d9cc:	pop	{r4, r5, r6, r7, fp, pc}
   6d9d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d9d4:	add	fp, sp, #28
   6d9d8:	sub	sp, sp, #36	; 0x24
   6d9dc:	mov	r1, r3
   6d9e0:	ldr	r3, [fp, #20]
   6d9e4:	ldr	r9, [r3]
   6d9e8:	ldr	r3, [r3, #16]
   6d9ec:	str	r3, [sp, #24]
   6d9f0:	ldr	r7, [r0]
   6d9f4:	ldr	r3, [r0, #4]
   6d9f8:	str	r3, [sp, #32]
   6d9fc:	str	r0, [sp, #8]
   6da00:	ldr	r3, [r0, #12]
   6da04:	ldrb	r0, [r3, #16]
   6da08:	str	r0, [sp, #12]
   6da0c:	ldm	r7, {r0, r7}
   6da10:	str	r7, [sp, #16]
   6da14:	str	r0, [sp, #20]
   6da18:	ldr	r0, [fp, #24]
   6da1c:	mov	r8, #0
   6da20:	str	r8, [r0]
   6da24:	str	r3, [sp, #28]
   6da28:	str	r2, [r3]
   6da2c:	str	r1, [r3, #4]
   6da30:	cmp	r9, #1
   6da34:	blt	6daa0 <fputs@plt+0x5c6ec>
   6da38:	ldr	r2, [fp, #12]
   6da3c:	ldr	sl, [fp, #8]
   6da40:	ldr	lr, [fp, #16]
   6da44:	ldr	r0, [sp, #32]
   6da48:	ldr	r3, [r0, #20]
   6da4c:	ldr	r0, [fp, #20]
   6da50:	ldr	r7, [r0, #4]
   6da54:	add	r6, r7, #5
   6da58:	mov	r7, r9
   6da5c:	strb	r8, [r6]
   6da60:	ldr	r4, [r6, #3]
   6da64:	add	r4, r4, r4, lsl #1
   6da68:	add	r4, r3, r4, lsl #4
   6da6c:	ldrd	r0, [r4, #32]
   6da70:	and	ip, r1, r2
   6da74:	eor	r1, ip, r1
   6da78:	and	r5, r0, sl
   6da7c:	eor	r0, r5, r0
   6da80:	orrs	r0, r0, r1
   6da84:	ldrheq	r0, [r4, #18]
   6da88:	tsteq	r0, lr
   6da8c:	moveq	r0, #1
   6da90:	strbeq	r0, [r6]
   6da94:	subs	r7, r7, #1
   6da98:	add	r6, r6, #12
   6da9c:	bne	6da5c <fputs@plt+0x5c6a8>
   6daa0:	lsl	r2, r9, #3
   6daa4:	ldr	r7, [sp, #24]
   6daa8:	mov	r0, r7
   6daac:	mov	r1, #0
   6dab0:	bl	11174 <memset@plt>
   6dab4:	movw	r1, #17070	; 0x42ae
   6dab8:	movt	r1, #21613	; 0x546d
   6dabc:	movw	r0, #40750	; 0x9f2e
   6dac0:	movt	r0, #41607	; 0xa287
   6dac4:	ldr	r6, [fp, #20]
   6dac8:	strd	r0, [r6, #40]	; 0x28
   6dacc:	str	r8, [r6, #20]
   6dad0:	str	r8, [r6, #24]
   6dad4:	str	r8, [r6, #32]
   6dad8:	str	r8, [r6, #52]	; 0x34
   6dadc:	str	r8, [r6, #56]	; 0x38
   6dae0:	mov	r0, #25
   6dae4:	mov	r4, r6
   6dae8:	str	r0, [r4, #48]!	; 0x30
   6daec:	ldr	r0, [sp, #12]
   6daf0:	add	r0, r0, r0, lsl #3
   6daf4:	ldr	r1, [sp, #16]
   6daf8:	add	sl, r1, r0, lsl #3
   6dafc:	ldrd	r0, [sl, #64]	; 0x40
   6db00:	strd	r0, [r6, #64]	; 0x40
   6db04:	ldr	r1, [sl, #24]!
   6db08:	ldr	r0, [sp, #20]
   6db0c:	mov	r2, r6
   6db10:	bl	6dd38 <fputs@plt+0x5c984>
   6db14:	mov	r5, r0
   6db18:	cmp	r0, #0
   6db1c:	bne	6dd2c <fputs@plt+0x5c978>
   6db20:	cmp	r9, #0
   6db24:	str	r4, [sp, #4]
   6db28:	mov	r0, #0
   6db2c:	ble	6dc60 <fputs@plt+0x5c8ac>
   6db30:	mov	r1, #0
   6db34:	ldr	r4, [sp, #28]
   6db38:	ldr	r2, [r4, #48]	; 0x30
   6db3c:	str	r0, [r2, r1, lsl #2]
   6db40:	add	r1, r1, #1
   6db44:	cmp	r9, r1
   6db48:	bne	6db38 <fputs@plt+0x5c784>
   6db4c:	mov	r0, #0
   6db50:	strh	r0, [r4, #30]
   6db54:	cmp	r9, #1
   6db58:	blt	6dc68 <fputs@plt+0x5c8b4>
   6db5c:	ldr	r0, [r6, #4]
   6db60:	add	r2, r0, #8
   6db64:	mvn	ip, #0
   6db68:	mov	r5, #0
   6db6c:	ldr	lr, [r7, r5, lsl #3]
   6db70:	subs	r3, lr, #1
   6db74:	blt	6dc4c <fputs@plt+0x5c898>
   6db78:	cmp	lr, r9
   6db7c:	bgt	6dd10 <fputs@plt+0x5c95c>
   6db80:	ldr	r6, [r2]
   6db84:	cmp	r6, #0
   6db88:	blt	6dd10 <fputs@plt+0x5c95c>
   6db8c:	ldr	r0, [sp, #32]
   6db90:	ldr	r7, [r0, #12]
   6db94:	cmp	r6, r7
   6db98:	bge	6dd10 <fputs@plt+0x5c95c>
   6db9c:	ldr	r7, [r4, #48]	; 0x30
   6dba0:	ldr	r0, [r7, r3, lsl #2]
   6dba4:	cmp	r0, #0
   6dba8:	bne	6dd10 <fputs@plt+0x5c95c>
   6dbac:	ldrb	r0, [r2, #-3]
   6dbb0:	cmp	r0, #0
   6dbb4:	beq	6dd10 <fputs@plt+0x5c95c>
   6dbb8:	ldr	r0, [sp, #32]
   6dbbc:	ldr	r0, [r0, #20]
   6dbc0:	add	r6, r6, r6, lsl #1
   6dbc4:	add	r6, r0, r6, lsl #4
   6dbc8:	ldr	r8, [r6, #32]
   6dbcc:	ldr	r4, [r6, #36]	; 0x24
   6dbd0:	ldr	r0, [sp, #28]
   6dbd4:	ldrd	r0, [r0]
   6dbd8:	orr	r1, r1, r4
   6dbdc:	ldr	r4, [sp, #28]
   6dbe0:	orr	r0, r0, r8
   6dbe4:	strd	r0, [r4]
   6dbe8:	str	r6, [r7, r3, lsl #2]
   6dbec:	cmp	r3, ip
   6dbf0:	movgt	ip, r3
   6dbf4:	cmp	lr, #16
   6dbf8:	ldr	r7, [sp, #24]
   6dbfc:	bgt	6dc1c <fputs@plt+0x5c868>
   6dc00:	add	r0, r7, r5, lsl #3
   6dc04:	ldrb	r0, [r0, #4]
   6dc08:	cmp	r0, #0
   6dc0c:	ldrhne	r0, [r4, #30]
   6dc10:	movne	r1, #1
   6dc14:	orrne	r0, r0, r1, lsl r3
   6dc18:	strhne	r0, [r4, #30]
   6dc1c:	ldrb	r0, [r6, #18]
   6dc20:	ldr	r6, [fp, #20]
   6dc24:	tst	r0, #1
   6dc28:	beq	6dc4c <fputs@plt+0x5c898>
   6dc2c:	mov	r0, #0
   6dc30:	str	r0, [r6, #32]
   6dc34:	ldr	r0, [r6, #56]	; 0x38
   6dc38:	bic	r0, r0, #1
   6dc3c:	str	r0, [r6, #56]	; 0x38
   6dc40:	ldr	r0, [fp, #24]
   6dc44:	mov	r1, #1
   6dc48:	str	r1, [r0]
   6dc4c:	add	r2, r2, #12
   6dc50:	add	r5, r5, #1
   6dc54:	cmp	r5, r9
   6dc58:	blt	6db6c <fputs@plt+0x5c7b8>
   6dc5c:	b	6dc6c <fputs@plt+0x5c8b8>
   6dc60:	ldr	r4, [sp, #28]
   6dc64:	strh	r0, [r4, #30]
   6dc68:	mvn	ip, #0
   6dc6c:	add	r0, ip, #1
   6dc70:	strh	r0, [r4, #40]	; 0x28
   6dc74:	ldr	r0, [r6, #20]
   6dc78:	str	r0, [r4, #24]
   6dc7c:	ldr	r0, [r6, #28]
   6dc80:	strb	r0, [r4, #28]
   6dc84:	mov	r0, #0
   6dc88:	str	r0, [r6, #28]
   6dc8c:	ldr	r1, [r6, #24]
   6dc90:	str	r1, [r4, #32]
   6dc94:	ldr	r1, [r6, #32]
   6dc98:	cmp	r1, #0
   6dc9c:	mov	r1, #0
   6dca0:	ldrne	r1, [r6, #8]
   6dca4:	strh	r0, [r4, #18]
   6dca8:	strb	r1, [r4, #29]
   6dcac:	vldr	d0, [r6, #40]	; 0x28
   6dcb0:	bl	6ddc0 <fputs@plt+0x5ca0c>
   6dcb4:	strh	r0, [r4, #20]
   6dcb8:	ldr	r0, [sp, #4]
   6dcbc:	ldrd	r0, [r0]
   6dcc0:	bl	43b64 <fputs@plt+0x327b0>
   6dcc4:	strh	r0, [r4, #22]
   6dcc8:	ldr	r0, [r6, #56]	; 0x38
   6dccc:	ldr	r1, [r4, #36]	; 0x24
   6dcd0:	orr	r2, r1, #4096	; 0x1000
   6dcd4:	tst	r0, #1
   6dcd8:	biceq	r2, r1, #4096	; 0x1000
   6dcdc:	str	r2, [r4, #36]	; 0x24
   6dce0:	ldr	r0, [sp, #8]
   6dce4:	mov	r1, r4
   6dce8:	bl	6de20 <fputs@plt+0x5ca6c>
   6dcec:	mov	r5, r0
   6dcf0:	ldrb	r0, [r4, #28]
   6dcf4:	cmp	r0, #0
   6dcf8:	beq	6dd2c <fputs@plt+0x5c978>
   6dcfc:	ldr	r0, [r4, #32]
   6dd00:	bl	14168 <fputs@plt+0x2db4>
   6dd04:	mov	r0, #0
   6dd08:	strb	r0, [r4, #28]
   6dd0c:	b	6dd2c <fputs@plt+0x5c978>
   6dd10:	ldr	r0, [sl]
   6dd14:	ldr	r2, [r0]
   6dd18:	movw	r1, #27403	; 0x6b0b
   6dd1c:	movt	r1, #8
   6dd20:	ldr	r0, [sp, #20]
   6dd24:	bl	1a8e8 <fputs@plt+0x9534>
   6dd28:	mov	r5, #1
   6dd2c:	mov	r0, r5
   6dd30:	sub	sp, fp, #28
   6dd34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dd38:	push	{r4, r5, r6, sl, fp, lr}
   6dd3c:	add	fp, sp, #16
   6dd40:	mov	r6, r2
   6dd44:	mov	r4, r0
   6dd48:	ldr	r0, [r0]
   6dd4c:	bl	45b98 <fputs@plt+0x347e4>
   6dd50:	ldr	r5, [r0, #8]
   6dd54:	ldr	r0, [r5]
   6dd58:	ldr	r2, [r0, #12]
   6dd5c:	mov	r0, r5
   6dd60:	mov	r1, r6
   6dd64:	blx	r2
   6dd68:	cmp	r0, #0
   6dd6c:	beq	6dda8 <fputs@plt+0x5c9f4>
   6dd70:	cmp	r0, #7
   6dd74:	bne	6dd84 <fputs@plt+0x5c9d0>
   6dd78:	ldr	r0, [r4]
   6dd7c:	bl	19084 <fputs@plt+0x7cd0>
   6dd80:	b	6dda8 <fputs@plt+0x5c9f4>
   6dd84:	ldr	r2, [r5, #8]
   6dd88:	cmp	r2, #0
   6dd8c:	bne	6dd98 <fputs@plt+0x5c9e4>
   6dd90:	bl	18fd4 <fputs@plt+0x7c20>
   6dd94:	mov	r2, r0
   6dd98:	movw	r1, #17688	; 0x4518
   6dd9c:	movt	r1, #8
   6dda0:	mov	r0, r4
   6dda4:	bl	1a8e8 <fputs@plt+0x9534>
   6dda8:	ldr	r0, [r5, #8]
   6ddac:	bl	14168 <fputs@plt+0x2db4>
   6ddb0:	mov	r0, #0
   6ddb4:	str	r0, [r5, #8]
   6ddb8:	ldr	r0, [r4, #68]	; 0x44
   6ddbc:	pop	{r4, r5, r6, sl, fp, pc}
   6ddc0:	mov	r0, #0
   6ddc4:	vmov.f64	d16, #112	; 0x3f800000  1.0
   6ddc8:	vcmpe.f64	d0, d16
   6ddcc:	vmrs	APSR_nzcv, fpscr
   6ddd0:	bls	6ddfc <fputs@plt+0x5ca48>
   6ddd4:	vmov	r0, r1, d0
   6ddd8:	vldr	d16, [pc, #56]	; 6de18 <fputs@plt+0x5ca64>
   6dddc:	vcmpe.f64	d0, d16
   6dde0:	vmrs	APSR_nzcv, fpscr
   6dde4:	bls	6de04 <fputs@plt+0x5ca50>
   6dde8:	lsr	r0, r1, #20
   6ddec:	add	r0, r0, r0, lsl #2
   6ddf0:	movw	r1, #55316	; 0xd814
   6ddf4:	movt	r1, #65535	; 0xffff
   6ddf8:	add	r0, r1, r0, lsl #1
   6ddfc:	sxth	r0, r0
   6de00:	bx	lr
   6de04:	push	{fp, lr}
   6de08:	mov	fp, sp
   6de0c:	bl	7dba8 <fputs@plt+0x6c7f4>
   6de10:	pop	{fp, lr}
   6de14:	b	43b64 <fputs@plt+0x327b0>
   6de18:	andeq	r0, r0, r0
   6de1c:	bicsmi	ip, sp, r5, ror #26
   6de20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6de24:	add	fp, sp, #24
   6de28:	sub	sp, sp, #8
   6de2c:	mov	r4, r1
   6de30:	mov	r1, r0
   6de34:	ldr	r0, [r0, #16]
   6de38:	cmp	r0, #0
   6de3c:	beq	6de68 <fputs@plt+0x5cab4>
   6de40:	ldrh	r1, [r4, #40]	; 0x28
   6de44:	mov	r5, #0
   6de48:	cmp	r1, #0
   6de4c:	beq	6df70 <fputs@plt+0x5cbbc>
   6de50:	ldrd	r2, [r4]
   6de54:	ldrsh	r1, [r4, #20]
   6de58:	ldrsh	r7, [r4, #22]
   6de5c:	stm	sp, {r1, r7}
   6de60:	bl	6df7c <fputs@plt+0x5cbc8>
   6de64:	b	6df70 <fputs@plt+0x5cbbc>
   6de68:	ldr	r6, [r1]
   6de6c:	ldr	r0, [r6]
   6de70:	ldr	r5, [r0]
   6de74:	ldr	r0, [r6, #16]!
   6de78:	mov	r1, r4
   6de7c:	bl	6e080 <fputs@plt+0x5cccc>
   6de80:	mov	r0, r6
   6de84:	mov	r1, r4
   6de88:	bl	6e120 <fputs@plt+0x5cd6c>
   6de8c:	cmp	r0, #0
   6de90:	beq	6deb8 <fputs@plt+0x5cb04>
   6de94:	mov	r7, r0
   6de98:	ldr	r6, [r0]
   6de9c:	cmp	r6, #0
   6dea0:	beq	6df3c <fputs@plt+0x5cb88>
   6dea4:	mov	r7, r6
   6dea8:	ldr	r0, [r7, #52]!	; 0x34
   6deac:	cmp	r0, #0
   6deb0:	bne	6dedc <fputs@plt+0x5cb28>
   6deb4:	b	6defc <fputs@plt+0x5cb48>
   6deb8:	mov	r5, #0
   6debc:	b	6df70 <fputs@plt+0x5cbbc>
   6dec0:	ldr	r0, [r1, #52]	; 0x34
   6dec4:	str	r0, [r7]
   6dec8:	mov	r0, r5
   6decc:	bl	6e24c <fputs@plt+0x5ce98>
   6ded0:	ldr	r0, [r7]
   6ded4:	cmp	r0, #0
   6ded8:	beq	6defc <fputs@plt+0x5cb48>
   6dedc:	mov	r0, r7
   6dee0:	mov	r1, r4
   6dee4:	bl	6e120 <fputs@plt+0x5cd6c>
   6dee8:	cmp	r0, #0
   6deec:	movne	r7, r0
   6def0:	ldrne	r1, [r0]
   6def4:	cmpne	r1, #0
   6def8:	bne	6dec0 <fputs@plt+0x5cb0c>
   6defc:	mov	r0, r5
   6df00:	mov	r1, r6
   6df04:	mov	r2, r4
   6df08:	bl	6e270 <fputs@plt+0x5cebc>
   6df0c:	mov	r5, r0
   6df10:	ldrb	r0, [r6, #37]	; 0x25
   6df14:	tst	r0, #4
   6df18:	bne	6df70 <fputs@plt+0x5cbbc>
   6df1c:	ldr	r0, [r6, #28]
   6df20:	cmp	r0, #0
   6df24:	beq	6df70 <fputs@plt+0x5cbbc>
   6df28:	ldr	r0, [r0, #44]	; 0x2c
   6df2c:	cmp	r0, #0
   6df30:	moveq	r0, #0
   6df34:	streq	r0, [r6, #28]
   6df38:	b	6df70 <fputs@plt+0x5cbbc>
   6df3c:	mov	r8, #0
   6df40:	mov	r0, r5
   6df44:	mov	r2, #72	; 0x48
   6df48:	mov	r3, #0
   6df4c:	bl	209ac <fputs@plt+0xf5f8>
   6df50:	str	r0, [r7]
   6df54:	cmp	r0, #0
   6df58:	beq	6df6c <fputs@plt+0x5cbb8>
   6df5c:	mov	r6, r0
   6df60:	bl	673d0 <fputs@plt+0x5601c>
   6df64:	str	r8, [r6, #52]	; 0x34
   6df68:	b	6defc <fputs@plt+0x5cb48>
   6df6c:	mov	r5, #7
   6df70:	mov	r0, r5
   6df74:	sub	sp, fp, #24
   6df78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6df7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6df80:	add	fp, sp, #28
   6df84:	mov	r9, r3
   6df88:	mov	sl, r2
   6df8c:	mov	r1, r0
   6df90:	ldrh	r8, [r1], #8
   6df94:	ldr	ip, [fp, #12]
   6df98:	ldr	lr, [fp, #8]
   6df9c:	cmp	r8, #0
   6dfa0:	beq	6e00c <fputs@plt+0x5cc58>
   6dfa4:	movw	r6, #65535	; 0xffff
   6dfa8:	mov	r5, r1
   6dfac:	mov	r7, r8
   6dfb0:	ldrsh	r4, [r5, #8]
   6dfb4:	cmp	r4, lr
   6dfb8:	blt	6dfd0 <fputs@plt+0x5cc1c>
   6dfbc:	ldrd	r2, [r5]
   6dfc0:	bic	r3, r9, r3
   6dfc4:	bic	r2, sl, r2
   6dfc8:	orrs	r2, r2, r3
   6dfcc:	beq	6e024 <fputs@plt+0x5cc70>
   6dfd0:	cmp	r4, lr
   6dfd4:	bgt	6dff4 <fputs@plt+0x5cc40>
   6dfd8:	ldrd	r2, [r5]
   6dfdc:	and	r4, r3, r9
   6dfe0:	eor	r3, r4, r3
   6dfe4:	and	r4, r2, sl
   6dfe8:	eor	r2, r4, r2
   6dfec:	orrs	r2, r2, r3
   6dff0:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dff4:	add	r5, r5, #16
   6dff8:	sub	r7, r7, #1
   6dffc:	tst	r7, r6
   6e000:	bne	6dfb0 <fputs@plt+0x5cbfc>
   6e004:	cmp	r8, #3
   6e008:	bcs	6e02c <fputs@plt+0x5cc78>
   6e00c:	lsl	r1, r8, #4
   6e010:	add	r2, r8, #1
   6e014:	strh	r2, [r0], r1
   6e018:	strh	ip, [r0, #18]
   6e01c:	add	r1, r0, #8
   6e020:	b	6e064 <fputs@plt+0x5ccb0>
   6e024:	mov	r1, r5
   6e028:	b	6e064 <fputs@plt+0x5ccb0>
   6e02c:	sub	r4, r8, #1
   6e030:	add	r5, r0, #32
   6e034:	ldrh	r0, [r0, #16]
   6e038:	mov	r6, r5
   6e03c:	ldrsh	r2, [r6], #16
   6e040:	sxth	r0, r0
   6e044:	cmp	r0, r2
   6e048:	subgt	r1, r5, #8
   6e04c:	ldrsh	r0, [r1, #8]
   6e050:	subs	r4, r4, #1
   6e054:	mov	r5, r6
   6e058:	bne	6e03c <fputs@plt+0x5cc88>
   6e05c:	cmp	r0, lr
   6e060:	ble	6e07c <fputs@plt+0x5ccc8>
   6e064:	strh	lr, [r1, #8]
   6e068:	str	sl, [r1]
   6e06c:	str	r9, [r1, #4]
   6e070:	ldrsh	r0, [r1, #10]
   6e074:	cmp	r0, ip
   6e078:	strhgt	ip, [r1, #10]
   6e07c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e080:	push	{r4, r5, fp, lr}
   6e084:	add	fp, sp, #8
   6e088:	cmp	r0, #0
   6e08c:	movne	r4, r1
   6e090:	movne	r5, r0
   6e094:	ldrne	r0, [r1, #36]	; 0x24
   6e098:	andsne	r0, r0, #512	; 0x200
   6e09c:	bne	6e0b0 <fputs@plt+0x5ccfc>
   6e0a0:	pop	{r4, r5, fp, pc}
   6e0a4:	ldr	r5, [r5, #52]	; 0x34
   6e0a8:	cmp	r5, #0
   6e0ac:	popeq	{r4, r5, fp, pc}
   6e0b0:	ldrb	r0, [r4, #16]
   6e0b4:	ldrb	r1, [r5, #16]
   6e0b8:	cmp	r1, r0
   6e0bc:	bne	6e0a4 <fputs@plt+0x5ccf0>
   6e0c0:	ldrb	r0, [r5, #37]	; 0x25
   6e0c4:	tst	r0, #2
   6e0c8:	beq	6e0a4 <fputs@plt+0x5ccf0>
   6e0cc:	mov	r0, r5
   6e0d0:	mov	r1, r4
   6e0d4:	bl	6e328 <fputs@plt+0x5cf74>
   6e0d8:	cmp	r0, #0
   6e0dc:	beq	6e0f4 <fputs@plt+0x5cd40>
   6e0e0:	ldrh	r0, [r5, #20]
   6e0e4:	strh	r0, [r4, #20]
   6e0e8:	ldrh	r0, [r5, #22]
   6e0ec:	sub	r0, r0, #1
   6e0f0:	b	6e118 <fputs@plt+0x5cd64>
   6e0f4:	mov	r0, r4
   6e0f8:	mov	r1, r5
   6e0fc:	bl	6e328 <fputs@plt+0x5cf74>
   6e100:	cmp	r0, #0
   6e104:	beq	6e0a4 <fputs@plt+0x5ccf0>
   6e108:	ldrh	r0, [r5, #20]
   6e10c:	strh	r0, [r4, #20]
   6e110:	ldrh	r0, [r5, #22]
   6e114:	add	r0, r0, #1
   6e118:	strh	r0, [r4, #22]
   6e11c:	b	6e0a4 <fputs@plt+0x5ccf0>
   6e120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e124:	add	fp, sp, #28
   6e128:	ldr	r3, [r0]
   6e12c:	cmp	r3, #0
   6e130:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e134:	ldrb	lr, [r1, #16]
   6e138:	movw	ip, #513	; 0x201
   6e13c:	mov	r2, r0
   6e140:	mov	r0, r3
   6e144:	ldrb	r3, [r3, #16]
   6e148:	cmp	r3, lr
   6e14c:	bne	6e228 <fputs@plt+0x5ce74>
   6e150:	ldrb	r3, [r1, #17]
   6e154:	ldrb	r4, [r0, #17]
   6e158:	cmp	r4, r3
   6e15c:	bne	6e228 <fputs@plt+0x5ce74>
   6e160:	ldrb	r3, [r0, #37]	; 0x25
   6e164:	tst	r3, #64	; 0x40
   6e168:	beq	6e1a8 <fputs@plt+0x5cdf4>
   6e16c:	ldrh	r3, [r1, #42]	; 0x2a
   6e170:	cmp	r3, #0
   6e174:	bne	6e1a8 <fputs@plt+0x5cdf4>
   6e178:	ldr	r3, [r1, #36]	; 0x24
   6e17c:	and	r3, r3, ip
   6e180:	cmp	r3, ip
   6e184:	bne	6e1a8 <fputs@plt+0x5cdf4>
   6e188:	ldrd	r4, [r0]
   6e18c:	ldrd	r6, [r1]
   6e190:	and	r3, r7, r5
   6e194:	eor	r3, r3, r7
   6e198:	and	r4, r6, r4
   6e19c:	eor	r4, r4, r6
   6e1a0:	orrs	r3, r4, r3
   6e1a4:	beq	6e238 <fputs@plt+0x5ce84>
   6e1a8:	ldrd	r8, [r0]
   6e1ac:	ldm	r1, {r4, sl}
   6e1b0:	and	r3, sl, r9
   6e1b4:	eor	r7, r3, r9
   6e1b8:	and	r6, r4, r8
   6e1bc:	eor	r5, r6, r8
   6e1c0:	orrs	r5, r5, r7
   6e1c4:	bne	6e1f8 <fputs@plt+0x5ce44>
   6e1c8:	ldrsh	r5, [r1, #18]
   6e1cc:	ldrsh	r7, [r0, #18]
   6e1d0:	cmp	r7, r5
   6e1d4:	bgt	6e1f8 <fputs@plt+0x5ce44>
   6e1d8:	ldrsh	r5, [r1, #20]
   6e1dc:	ldrsh	r7, [r0, #20]
   6e1e0:	cmp	r7, r5
   6e1e4:	bgt	6e1f8 <fputs@plt+0x5ce44>
   6e1e8:	ldrsh	r5, [r1, #22]
   6e1ec:	ldrsh	r7, [r0, #22]
   6e1f0:	cmp	r7, r5
   6e1f4:	ble	6e240 <fputs@plt+0x5ce8c>
   6e1f8:	eor	r4, r6, r4
   6e1fc:	eor	r3, r3, sl
   6e200:	orrs	r3, r4, r3
   6e204:	bne	6e228 <fputs@plt+0x5ce74>
   6e208:	ldrsh	r3, [r1, #20]
   6e20c:	ldrsh	r4, [r0, #20]
   6e210:	cmp	r4, r3
   6e214:	blt	6e228 <fputs@plt+0x5ce74>
   6e218:	ldrsh	r3, [r1, #22]
   6e21c:	ldrsh	r4, [r0, #22]
   6e220:	cmp	r4, r3
   6e224:	bge	6e238 <fputs@plt+0x5ce84>
   6e228:	ldr	r3, [r0, #52]!	; 0x34
   6e22c:	cmp	r3, #0
   6e230:	mov	r2, r0
   6e234:	bne	6e13c <fputs@plt+0x5cd88>
   6e238:	mov	r0, r2
   6e23c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e240:	mov	r2, #0
   6e244:	mov	r0, r2
   6e248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e24c:	push	{r4, r5, fp, lr}
   6e250:	add	fp, sp, #8
   6e254:	mov	r4, r1
   6e258:	mov	r5, r0
   6e25c:	bl	6d6b4 <fputs@plt+0x5c300>
   6e260:	mov	r0, r5
   6e264:	mov	r1, r4
   6e268:	pop	{r4, r5, fp, lr}
   6e26c:	b	13cb4 <fputs@plt+0x2900>
   6e270:	push	{r4, r5, r6, sl, fp, lr}
   6e274:	add	fp, sp, #16
   6e278:	mov	r4, r2
   6e27c:	mov	r5, r1
   6e280:	mov	r6, r0
   6e284:	bl	6e3dc <fputs@plt+0x5d028>
   6e288:	ldrh	r2, [r4, #40]	; 0x28
   6e28c:	mov	r0, r6
   6e290:	mov	r1, r5
   6e294:	bl	6d950 <fputs@plt+0x5c59c>
   6e298:	cmp	r0, #0
   6e29c:	beq	6e2b8 <fputs@plt+0x5cf04>
   6e2a0:	mov	r0, #0
   6e2a4:	str	r0, [r5, #24]
   6e2a8:	str	r0, [r5, #28]
   6e2ac:	str	r0, [r5, #32]
   6e2b0:	mov	r0, #7
   6e2b4:	pop	{r4, r5, r6, sl, fp, pc}
   6e2b8:	add	r0, r4, #16
   6e2bc:	add	r1, r4, #28
   6e2c0:	vld1.32	{d16-d17}, [r1]
   6e2c4:	add	r1, r5, #28
   6e2c8:	mov	r2, #36	; 0x24
   6e2cc:	vld1.64	{d18-d19}, [r0]
   6e2d0:	mov	r6, r4
   6e2d4:	vld1.64	{d20-d21}, [r6], r2
   6e2d8:	vst1.32	{d16-d17}, [r1]
   6e2dc:	add	r0, r5, #16
   6e2e0:	vst1.64	{d18-d19}, [r0]
   6e2e4:	mov	r0, #40	; 0x28
   6e2e8:	mov	r1, r5
   6e2ec:	vst1.64	{d20-d21}, [r1], r0
   6e2f0:	ldrh	r0, [r1]
   6e2f4:	lsl	r2, r0, #2
   6e2f8:	ldr	r0, [r5, #48]	; 0x30
   6e2fc:	ldr	r1, [r4, #48]	; 0x30
   6e300:	bl	1121c <memcpy@plt>
   6e304:	ldr	r1, [r6]
   6e308:	mov	r0, #0
   6e30c:	tst	r1, #1024	; 0x400
   6e310:	strbne	r0, [r4, #28]
   6e314:	popne	{r4, r5, r6, sl, fp, pc}
   6e318:	tst	r1, #16384	; 0x4000
   6e31c:	movne	r0, #0
   6e320:	strne	r0, [r4, #28]
   6e324:	pop	{r4, r5, r6, sl, fp, pc}
   6e328:	push	{r4, r5, r6, sl, fp, lr}
   6e32c:	add	fp, sp, #16
   6e330:	mov	r2, r0
   6e334:	ldrh	r3, [r1, #42]	; 0x2a
   6e338:	ldrh	r5, [r0, #42]	; 0x2a
   6e33c:	mov	r0, #0
   6e340:	cmp	r3, r5
   6e344:	bhi	6e3d8 <fputs@plt+0x5d024>
   6e348:	ldrh	ip, [r1, #40]	; 0x28
   6e34c:	sub	r4, ip, r3
   6e350:	ldrh	r3, [r2, #40]	; 0x28
   6e354:	sub	r5, r3, r5
   6e358:	cmp	r5, r4
   6e35c:	bge	6e3d8 <fputs@plt+0x5d024>
   6e360:	ldrsh	r5, [r1, #20]
   6e364:	ldrsh	r4, [r2, #20]
   6e368:	cmp	r4, r5
   6e36c:	blt	6e384 <fputs@plt+0x5cfd0>
   6e370:	bgt	6e3d8 <fputs@plt+0x5d024>
   6e374:	ldrsh	r5, [r1, #22]
   6e378:	ldrsh	r4, [r2, #22]
   6e37c:	cmp	r4, r5
   6e380:	bgt	6e3d8 <fputs@plt+0x5d024>
   6e384:	cmp	r3, #0
   6e388:	beq	6e3d4 <fputs@plt+0x5d020>
   6e38c:	sub	ip, ip, #1
   6e390:	ldr	lr, [r2, #48]	; 0x30
   6e394:	sub	r2, r3, #1
   6e398:	ldr	r4, [lr, r2, lsl #2]
   6e39c:	cmp	r4, #0
   6e3a0:	beq	6e3c8 <fputs@plt+0x5d014>
   6e3a4:	mov	r5, ip
   6e3a8:	add	r6, r5, #1
   6e3ac:	cmp	r6, #1
   6e3b0:	poplt	{r4, r5, r6, sl, fp, pc}
   6e3b4:	ldr	r6, [r1, #48]	; 0x30
   6e3b8:	ldr	r6, [r6, r5, lsl #2]
   6e3bc:	sub	r5, r5, #1
   6e3c0:	cmp	r6, r4
   6e3c4:	bne	6e3a8 <fputs@plt+0x5cff4>
   6e3c8:	cmp	r3, #1
   6e3cc:	mov	r3, r2
   6e3d0:	bgt	6e394 <fputs@plt+0x5cfe0>
   6e3d4:	mov	r0, #1
   6e3d8:	pop	{r4, r5, r6, sl, fp, pc}
   6e3dc:	push	{r4, r5, fp, lr}
   6e3e0:	add	fp, sp, #8
   6e3e4:	mov	r5, r0
   6e3e8:	ldr	r0, [r1, #36]	; 0x24
   6e3ec:	tst	r0, #17408	; 0x4400
   6e3f0:	popeq	{r4, r5, fp, pc}
   6e3f4:	mov	r4, r1
   6e3f8:	tst	r0, #1024	; 0x400
   6e3fc:	ldrbne	r1, [r4, #28]
   6e400:	cmpne	r1, #0
   6e404:	bne	6e41c <fputs@plt+0x5d068>
   6e408:	tst	r0, #16384	; 0x4000
   6e40c:	ldrne	r0, [r4, #28]
   6e410:	cmpne	r0, #0
   6e414:	bne	6e434 <fputs@plt+0x5d080>
   6e418:	pop	{r4, r5, fp, pc}
   6e41c:	ldr	r0, [r4, #32]
   6e420:	bl	14168 <fputs@plt+0x2db4>
   6e424:	mov	r0, #0
   6e428:	str	r0, [r4, #32]
   6e42c:	strb	r0, [r4, #28]
   6e430:	pop	{r4, r5, fp, pc}
   6e434:	ldr	r1, [r0, #16]
   6e438:	mov	r0, r5
   6e43c:	bl	13cb4 <fputs@plt+0x2900>
   6e440:	ldr	r1, [r4, #28]
   6e444:	mov	r0, r5
   6e448:	bl	13cb4 <fputs@plt+0x2900>
   6e44c:	mov	r0, #0
   6e450:	str	r0, [r4, #28]
   6e454:	pop	{r4, r5, fp, pc}
   6e458:	mov	r1, #0
   6e45c:	cmp	r0, #11
   6e460:	blt	6e47c <fputs@plt+0x5d0c8>
   6e464:	push	{fp, lr}
   6e468:	mov	fp, sp
   6e46c:	asr	r1, r0, #31
   6e470:	bl	43b64 <fputs@plt+0x327b0>
   6e474:	sub	r1, r0, #33	; 0x21
   6e478:	pop	{fp, lr}
   6e47c:	sxth	r0, r1
   6e480:	bx	lr
   6e484:	push	{r4, r5, fp, lr}
   6e488:	add	fp, sp, #8
   6e48c:	mov	ip, r0
   6e490:	ldr	lr, [r1, #44]	; 0x2c
   6e494:	ldr	r4, [r0, #8]
   6e498:	mov	r0, #0
   6e49c:	cmp	r4, lr
   6e4a0:	bne	6e4c4 <fputs@plt+0x5d110>
   6e4a4:	ldrb	r4, [ip, #18]
   6e4a8:	tst	r4, #130	; 0x82
   6e4ac:	beq	6e4c4 <fputs@plt+0x5d110>
   6e4b0:	ldrd	r4, [ip, #32]
   6e4b4:	and	r3, r5, r3
   6e4b8:	and	r2, r4, r2
   6e4bc:	orrs	r2, r2, r3
   6e4c0:	beq	6e4c8 <fputs@plt+0x5d114>
   6e4c4:	pop	{r4, r5, fp, pc}
   6e4c8:	ldr	r2, [ip, #12]
   6e4cc:	cmp	r2, #0
   6e4d0:	poplt	{r4, r5, fp, pc}
   6e4d4:	ldr	r0, [r1, #16]
   6e4d8:	ldr	r0, [r0, #4]
   6e4dc:	add	r0, r0, r2, lsl #4
   6e4e0:	ldrb	r1, [r0, #13]
   6e4e4:	ldr	r0, [ip]
   6e4e8:	bl	5b550 <fputs@plt+0x4a19c>
   6e4ec:	cmp	r0, #0
   6e4f0:	movwne	r0, #1
   6e4f4:	pop	{r4, r5, fp, pc}
   6e4f8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6e4fc:	add	fp, sp, #24
   6e500:	mov	r4, r2
   6e504:	mov	r8, r1
   6e508:	mov	r9, r0
   6e50c:	ldrb	r0, [r2]
   6e510:	cmp	r0, #72	; 0x48
   6e514:	beq	6e52c <fputs@plt+0x5d178>
   6e518:	b	6e548 <fputs@plt+0x5d194>
   6e51c:	ldr	r4, [r4, #16]
   6e520:	ldrb	r0, [r4]
   6e524:	cmp	r0, #72	; 0x48
   6e528:	bne	6e548 <fputs@plt+0x5d194>
   6e52c:	ldr	r2, [r4, #12]
   6e530:	mov	r0, r9
   6e534:	mov	r1, r8
   6e538:	bl	6e4f8 <fputs@plt+0x5d144>
   6e53c:	cmp	r0, #0
   6e540:	bne	6e51c <fputs@plt+0x5d168>
   6e544:	b	6e5a4 <fputs@plt+0x5d1f0>
   6e548:	ldr	r0, [r8, #12]
   6e54c:	cmp	r0, #1
   6e550:	blt	6e5a4 <fputs@plt+0x5d1f0>
   6e554:	ldr	r5, [r8, #20]
   6e558:	mov	r6, #0
   6e55c:	ldr	r7, [r5]
   6e560:	mov	r0, r7
   6e564:	mov	r1, r4
   6e568:	mov	r2, r9
   6e56c:	bl	6ef1c <fputs@plt+0x5db68>
   6e570:	cmp	r0, #0
   6e574:	beq	6e590 <fputs@plt+0x5d1dc>
   6e578:	ldrb	r1, [r7, #4]
   6e57c:	mov	r0, #1
   6e580:	tst	r1, #1
   6e584:	ldrshne	r1, [r7, #36]	; 0x24
   6e588:	cmpne	r1, r9
   6e58c:	beq	6e5a8 <fputs@plt+0x5d1f4>
   6e590:	add	r5, r5, #48	; 0x30
   6e594:	add	r6, r6, #1
   6e598:	ldr	r0, [r8, #12]
   6e59c:	cmp	r6, r0
   6e5a0:	blt	6e55c <fputs@plt+0x5d1a8>
   6e5a4:	mov	r0, #0
   6e5a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6e5ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e5b0:	add	fp, sp, #28
   6e5b4:	sub	sp, sp, #12
   6e5b8:	mov	r5, r1
   6e5bc:	mov	r1, r0
   6e5c0:	ldrb	r3, [r5, #55]	; 0x37
   6e5c4:	mov	r0, #0
   6e5c8:	tst	r3, #4
   6e5cc:	bne	6e700 <fputs@plt+0x5d34c>
   6e5d0:	ldr	r1, [r1]
   6e5d4:	ldr	r3, [r1, #8]
   6e5d8:	cmp	r3, #0
   6e5dc:	beq	6e700 <fputs@plt+0x5d34c>
   6e5e0:	str	r2, [sp, #8]
   6e5e4:	ldr	r1, [r3]
   6e5e8:	cmp	r1, #1
   6e5ec:	blt	6e700 <fputs@plt+0x5d34c>
   6e5f0:	ldr	r0, [r3, #4]
   6e5f4:	str	r0, [sp, #4]
   6e5f8:	mov	r7, #0
   6e5fc:	str	r3, [sp]
   6e600:	b	6e658 <fputs@plt+0x5d2a4>
   6e604:	ldr	r9, [r5, #4]
   6e608:	mov	sl, #0
   6e60c:	mov	r4, #0
   6e610:	ldrh	r0, [r9]
   6e614:	movw	r1, #65534	; 0xfffe
   6e618:	cmp	r0, r1
   6e61c:	bne	6e63c <fputs@plt+0x5d288>
   6e620:	ldr	r0, [r8, #4]
   6e624:	ldr	r1, [r0, sl]
   6e628:	mov	r0, r6
   6e62c:	ldr	r2, [sp, #8]
   6e630:	bl	59c94 <fputs@plt+0x488e0>
   6e634:	cmp	r0, #0
   6e638:	beq	6e708 <fputs@plt+0x5d354>
   6e63c:	add	sl, sl, #20
   6e640:	add	r9, r9, #2
   6e644:	add	r4, r4, #1
   6e648:	ldrh	r0, [r5, #50]	; 0x32
   6e64c:	cmp	r4, r0
   6e650:	bcc	6e610 <fputs@plt+0x5d25c>
   6e654:	b	6e6e8 <fputs@plt+0x5d334>
   6e658:	add	r0, r7, r7, lsl #2
   6e65c:	ldr	r1, [sp, #4]
   6e660:	ldr	r0, [r1, r0, lsl #2]
   6e664:	bl	59c40 <fputs@plt+0x4888c>
   6e668:	mov	r6, r0
   6e66c:	ldrb	r0, [r0]
   6e670:	cmp	r0, #152	; 0x98
   6e674:	bne	6e6d4 <fputs@plt+0x5d320>
   6e678:	ldr	r0, [r6, #28]
   6e67c:	ldr	r1, [sp, #8]
   6e680:	cmp	r0, r1
   6e684:	bne	6e6d4 <fputs@plt+0x5d320>
   6e688:	ldrsh	r1, [r6, #32]
   6e68c:	mov	r0, #1
   6e690:	cmp	r1, #0
   6e694:	blt	6e700 <fputs@plt+0x5d34c>
   6e698:	ldrh	r2, [r5, #50]	; 0x32
   6e69c:	cmp	r2, #0
   6e6a0:	beq	6e6e8 <fputs@plt+0x5d334>
   6e6a4:	ldr	r2, [r5, #4]
   6e6a8:	mov	r3, #0
   6e6ac:	ldrh	r6, [r2]
   6e6b0:	uxth	r4, r1
   6e6b4:	cmp	r4, r6
   6e6b8:	beq	6e700 <fputs@plt+0x5d34c>
   6e6bc:	add	r3, r3, #1
   6e6c0:	add	r2, r2, #2
   6e6c4:	ldrh	r6, [r5, #50]	; 0x32
   6e6c8:	cmp	r3, r6
   6e6cc:	bcc	6e6ac <fputs@plt+0x5d2f8>
   6e6d0:	b	6e6e8 <fputs@plt+0x5d334>
   6e6d4:	ldr	r8, [r5, #40]	; 0x28
   6e6d8:	cmp	r8, #0
   6e6dc:	ldrhne	r0, [r5, #50]	; 0x32
   6e6e0:	cmpne	r0, #0
   6e6e4:	bne	6e604 <fputs@plt+0x5d250>
   6e6e8:	add	r7, r7, #1
   6e6ec:	ldr	r0, [sp]
   6e6f0:	ldr	r1, [r0]
   6e6f4:	mov	r0, #0
   6e6f8:	cmp	r7, r1
   6e6fc:	blt	6e658 <fputs@plt+0x5d2a4>
   6e700:	sub	sp, fp, #28
   6e704:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e708:	mov	r0, #1
   6e70c:	sub	sp, fp, #28
   6e710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e714:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e718:	add	fp, sp, #28
   6e71c:	sub	sp, sp, #12
   6e720:	mov	r4, r1
   6e724:	ldr	r7, [r0, #12]
   6e728:	cmp	r7, #1
   6e72c:	str	r2, [sp, #4]
   6e730:	blt	6e888 <fputs@plt+0x5d4d4>
   6e734:	mov	r6, r0
   6e738:	ldrd	r0, [r4]
   6e73c:	ldr	r2, [r4, #12]
   6e740:	mov	lr, r4
   6e744:	ldr	r3, [lr, #8]!
   6e748:	orr	r0, r3, r0
   6e74c:	mvn	r9, r0
   6e750:	orr	r0, r2, r1
   6e754:	mvn	r8, r0
   6e758:	ldr	sl, [r6, #20]
   6e75c:	mov	ip, #0
   6e760:	str	r8, [sp]
   6e764:	ldrb	r0, [sl, #20]
   6e768:	tst	r0, #2
   6e76c:	bne	6e88c <fputs@plt+0x5d4d8>
   6e770:	ldrd	r0, [sl, #40]	; 0x28
   6e774:	and	r2, r1, r8
   6e778:	and	r3, r0, r9
   6e77c:	orrs	r2, r3, r2
   6e780:	bne	6e878 <fputs@plt+0x5d4c4>
   6e784:	ldrd	r2, [lr]
   6e788:	and	r1, r3, r1
   6e78c:	and	r0, r2, r0
   6e790:	orrs	r0, r0, r1
   6e794:	beq	6e878 <fputs@plt+0x5d4c4>
   6e798:	ldrh	r0, [r4, #40]	; 0x28
   6e79c:	cmp	r0, #0
   6e7a0:	beq	6e7f4 <fputs@plt+0x5d440>
   6e7a4:	sub	r2, r0, #1
   6e7a8:	ldr	r0, [r4, #48]	; 0x30
   6e7ac:	mov	r1, r2
   6e7b0:	ldr	r2, [r0, r2, lsl #2]
   6e7b4:	cmp	r2, #0
   6e7b8:	beq	6e7e4 <fputs@plt+0x5d430>
   6e7bc:	cmp	r2, sl
   6e7c0:	beq	6e878 <fputs@plt+0x5d4c4>
   6e7c4:	ldr	r2, [r2, #4]
   6e7c8:	cmp	r2, #0
   6e7cc:	blt	6e7e4 <fputs@plt+0x5d430>
   6e7d0:	ldr	r3, [r6, #20]
   6e7d4:	add	r2, r2, r2, lsl #1
   6e7d8:	add	r2, r3, r2, lsl #4
   6e7dc:	cmp	r2, sl
   6e7e0:	beq	6e878 <fputs@plt+0x5d4c4>
   6e7e4:	sub	r2, r1, #1
   6e7e8:	add	r1, r1, #1
   6e7ec:	cmp	r1, #1
   6e7f0:	bgt	6e7ac <fputs@plt+0x5d3f8>
   6e7f4:	ldrh	r0, [r4, #22]
   6e7f8:	ldrsh	r1, [sl, #16]
   6e7fc:	cmp	r1, #0
   6e800:	ble	6e870 <fputs@plt+0x5d4bc>
   6e804:	sub	r0, r0, #1
   6e808:	strh	r0, [r4, #22]
   6e80c:	ldrb	r0, [sl, #18]
   6e810:	tst	r0, #130	; 0x82
   6e814:	beq	6e878 <fputs@plt+0x5d4c4>
   6e818:	ldr	r0, [sl]
   6e81c:	ldr	r0, [r0, #16]
   6e820:	add	r1, sp, #8
   6e824:	mov	r5, ip
   6e828:	mov	r8, lr
   6e82c:	bl	5af30 <fputs@plt+0x49b7c>
   6e830:	mov	lr, r8
   6e834:	ldr	r8, [sp]
   6e838:	mov	ip, r5
   6e83c:	ldr	r1, [sp, #8]
   6e840:	add	r1, r1, #1
   6e844:	cmp	r1, #3
   6e848:	mov	r1, #20
   6e84c:	movwcc	r1, #10
   6e850:	cmp	r0, #0
   6e854:	mov	r0, #20
   6e858:	moveq	r1, r0
   6e85c:	str	r1, [sp, #8]
   6e860:	sxth	r0, r5
   6e864:	cmp	r1, r0
   6e868:	movgt	ip, r1
   6e86c:	b	6e878 <fputs@plt+0x5d4c4>
   6e870:	add	r0, r0, r1
   6e874:	strh	r0, [r4, #22]
   6e878:	add	sl, sl, #48	; 0x30
   6e87c:	subs	r7, r7, #1
   6e880:	bgt	6e764 <fputs@plt+0x5d3b0>
   6e884:	b	6e88c <fputs@plt+0x5d4d8>
   6e888:	mov	ip, #0
   6e88c:	sxth	r0, ip
   6e890:	ldr	r1, [sp, #4]
   6e894:	sub	r0, r1, r0
   6e898:	ldrsh	r1, [r4, #22]
   6e89c:	cmp	r0, r1
   6e8a0:	strhlt	r0, [r4, #22]
   6e8a4:	sub	sp, fp, #28
   6e8a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e8ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e8b0:	add	fp, sp, #28
   6e8b4:	sub	sp, sp, #172	; 0xac
   6e8b8:	mov	r8, r2
   6e8bc:	ldr	r2, [r0]
   6e8c0:	ldr	r2, [r2]
   6e8c4:	ldr	r7, [r2]
   6e8c8:	ldrb	r2, [r7, #69]	; 0x45
   6e8cc:	mov	r6, #7
   6e8d0:	cmp	r2, #0
   6e8d4:	bne	6ef10 <fputs@plt+0x5db5c>
   6e8d8:	str	r7, [sp, #36]	; 0x24
   6e8dc:	str	r3, [sp, #40]	; 0x28
   6e8e0:	ldr	r7, [r0, #12]
   6e8e4:	ldr	r2, [r7, #36]	; 0x24
   6e8e8:	mov	r6, #24
   6e8ec:	str	r2, [sp, #56]	; 0x38
   6e8f0:	tst	r2, #32
   6e8f4:	bne	6e908 <fputs@plt+0x5d554>
   6e8f8:	ldrb	r2, [r1, #36]	; 0x24
   6e8fc:	mov	r6, #63	; 0x3f
   6e900:	tst	r2, #8
   6e904:	movweq	r6, #447	; 0x1bf
   6e908:	movw	r3, #387	; 0x183
   6e90c:	ldrb	r2, [r8, #55]	; 0x37
   6e910:	tst	r2, #4
   6e914:	andne	r6, r6, r3
   6e918:	ldrd	r2, [r7]
   6e91c:	str	r3, [sp, #48]	; 0x30
   6e920:	str	r2, [sp, #52]	; 0x34
   6e924:	str	r1, [sp, #32]
   6e928:	ldr	r2, [r1, #44]	; 0x2c
   6e92c:	str	r0, [sp, #44]	; 0x2c
   6e930:	ldr	r1, [r0, #4]
   6e934:	ldrh	r0, [r7, #22]
   6e938:	str	r0, [sp, #60]	; 0x3c
   6e93c:	ldrh	r0, [r7, #40]	; 0x28
   6e940:	str	r0, [sp, #64]	; 0x40
   6e944:	ldrh	r0, [r7, #42]	; 0x2a
   6e948:	str	r0, [sp, #16]
   6e94c:	ldrh	r4, [r7, #24]
   6e950:	stm	sp, {r6, r8}
   6e954:	add	r0, sp, #76	; 0x4c
   6e958:	mov	r3, r4
   6e95c:	bl	6c500 <fputs@plt+0x5b14c>
   6e960:	mov	r9, r0
   6e964:	mov	r6, #0
   6e968:	strh	r6, [r7, #18]
   6e96c:	ldr	r0, [r8, #8]
   6e970:	ldrsh	r5, [r0]
   6e974:	mov	r0, r5
   6e978:	bl	6e458 <fputs@plt+0x5d0a4>
   6e97c:	str	r0, [sp, #28]
   6e980:	cmp	r9, #0
   6e984:	str	r4, [sp, #68]	; 0x44
   6e988:	beq	6ede8 <fputs@plt+0x5da34>
   6e98c:	uxth	r0, r5
   6e990:	ldr	r1, [sp, #64]	; 0x40
   6e994:	add	r1, r1, #1
   6e998:	str	r1, [sp, #24]
   6e99c:	add	r1, r7, #8
   6e9a0:	str	r1, [sp, #72]	; 0x48
   6e9a4:	mov	r1, #0
   6e9a8:	str	r1, [sp, #12]
   6e9ac:	sxth	r0, r0
   6e9b0:	str	r0, [sp, #20]
   6e9b4:	mov	r0, #0
   6e9b8:	str	r0, [sp, #8]
   6e9bc:	ldrh	sl, [r9, #18]
   6e9c0:	cmp	sl, #256	; 0x100
   6e9c4:	bne	6e9e0 <fputs@plt+0x5d62c>
   6e9c8:	mov	r0, r8
   6e9cc:	mov	r1, r4
   6e9d0:	bl	6c4c4 <fputs@plt+0x5b110>
   6e9d4:	mov	r6, #0
   6e9d8:	cmp	r0, #0
   6e9dc:	bne	6edc4 <fputs@plt+0x5da10>
   6e9e0:	mov	r5, r9
   6e9e4:	ldr	r0, [r5, #32]!
   6e9e8:	ldr	r1, [sp, #72]	; 0x48
   6e9ec:	ldrd	r2, [r1]
   6e9f0:	and	r0, r2, r0
   6e9f4:	ldr	r1, [r5, #4]
   6e9f8:	and	r1, r3, r1
   6e9fc:	orrs	r0, r0, r1
   6ea00:	mov	r6, #0
   6ea04:	bne	6edc4 <fputs@plt+0x5da10>
   6ea08:	cmp	sl, #16
   6ea0c:	bne	6ea1c <fputs@plt+0x5d668>
   6ea10:	ldrh	r0, [r9, #20]
   6ea14:	ands	r0, r0, #256	; 0x100
   6ea18:	bne	6edc4 <fputs@plt+0x5da10>
   6ea1c:	strh	r4, [r7, #24]
   6ea20:	ldr	r0, [sp, #56]	; 0x38
   6ea24:	str	r0, [r7, #36]	; 0x24
   6ea28:	ldr	r0, [sp, #64]	; 0x40
   6ea2c:	strh	r0, [r7, #40]	; 0x28
   6ea30:	ldr	r0, [sp, #36]	; 0x24
   6ea34:	mov	r1, r7
   6ea38:	ldr	r2, [sp, #24]
   6ea3c:	bl	6d950 <fputs@plt+0x5c59c>
   6ea40:	cmp	r0, #0
   6ea44:	bne	6ede4 <fputs@plt+0x5da30>
   6ea48:	ldrh	r1, [r7, #40]	; 0x28
   6ea4c:	add	r0, r1, #1
   6ea50:	strh	r0, [r7, #40]	; 0x28
   6ea54:	ldr	r2, [r7, #48]	; 0x30
   6ea58:	str	r9, [r2, r1, lsl #2]
   6ea5c:	ldrd	r2, [r5]
   6ea60:	ldr	r1, [sp, #48]	; 0x30
   6ea64:	orr	r1, r3, r1
   6ea68:	ldr	r3, [sp, #72]	; 0x48
   6ea6c:	ldrd	r4, [r3]
   6ea70:	bic	r1, r1, r5
   6ea74:	ldr	r3, [sp, #52]	; 0x34
   6ea78:	orr	r2, r2, r3
   6ea7c:	bic	r2, r2, r4
   6ea80:	str	r2, [r7]
   6ea84:	str	r1, [r7, #4]
   6ea88:	tst	sl, #1
   6ea8c:	bne	6ead8 <fputs@plt+0x5d724>
   6ea90:	tst	sl, #130	; 0x82
   6ea94:	beq	6eb28 <fputs@plt+0x5d774>
   6ea98:	ldr	r0, [r8, #4]
   6ea9c:	ldr	r4, [sp, #68]	; 0x44
   6eaa0:	add	r0, r0, r4, lsl #1
   6eaa4:	ldrh	r1, [r0]
   6eaa8:	ldr	r0, [r7, #36]	; 0x24
   6eaac:	orr	r2, r0, #1
   6eab0:	str	r2, [r7, #36]	; 0x24
   6eab4:	mvn	r2, #0
   6eab8:	uxth	r2, r2
   6eabc:	cmp	r1, r2
   6eac0:	bne	6ebb4 <fputs@plt+0x5d800>
   6eac4:	movw	r1, #4097	; 0x1001
   6eac8:	orr	r0, r0, r1
   6eacc:	str	r0, [r7, #36]	; 0x24
   6ead0:	mov	r6, #0
   6ead4:	b	6ec4c <fputs@plt+0x5d898>
   6ead8:	ldr	r0, [r9]
   6eadc:	ldr	r1, [r7, #36]	; 0x24
   6eae0:	orr	r1, r1, #4
   6eae4:	str	r1, [r7, #36]	; 0x24
   6eae8:	ldrb	r1, [r0, #5]
   6eaec:	mov	r6, #46	; 0x2e
   6eaf0:	tst	r1, #8
   6eaf4:	bne	6ec48 <fputs@plt+0x5d894>
   6eaf8:	ldr	r0, [r0, #20]
   6eafc:	mov	r6, #0
   6eb00:	cmp	r0, #0
   6eb04:	beq	6ec48 <fputs@plt+0x5d894>
   6eb08:	ldr	r0, [r0]
   6eb0c:	cmp	r0, #0
   6eb10:	ldr	r4, [sp, #68]	; 0x44
   6eb14:	beq	6ec4c <fputs@plt+0x5d898>
   6eb18:	asr	r1, r0, #31
   6eb1c:	bl	43b64 <fputs@plt+0x327b0>
   6eb20:	mov	r6, r0
   6eb24:	b	6ec4c <fputs@plt+0x5d898>
   6eb28:	tst	sl, #256	; 0x100
   6eb2c:	bne	6ec00 <fputs@plt+0x5d84c>
   6eb30:	ldr	r1, [r7, #36]	; 0x24
   6eb34:	tst	sl, #36	; 0x24
   6eb38:	beq	6ec14 <fputs@plt+0x5d860>
   6eb3c:	orr	r1, r1, #34	; 0x22
   6eb40:	str	r1, [r7, #36]	; 0x24
   6eb44:	ldrb	r1, [r9, #21]
   6eb48:	mov	r2, #0
   6eb4c:	str	r2, [sp, #12]
   6eb50:	tst	r1, #1
   6eb54:	str	r9, [sp, #8]
   6eb58:	mov	r6, #0
   6eb5c:	ldr	r4, [sp, #68]	; 0x44
   6eb60:	beq	6ec4c <fputs@plt+0x5d898>
   6eb64:	mov	r1, #1
   6eb68:	uxtah	r2, r1, r0
   6eb6c:	ldr	r0, [sp, #36]	; 0x24
   6eb70:	mov	r1, r7
   6eb74:	bl	6d950 <fputs@plt+0x5c59c>
   6eb78:	cmp	r0, #0
   6eb7c:	bne	6ede4 <fputs@plt+0x5da30>
   6eb80:	add	r2, r9, #48	; 0x30
   6eb84:	ldrh	r0, [r7, #40]	; 0x28
   6eb88:	add	r1, r0, #1
   6eb8c:	strh	r1, [r7, #40]	; 0x28
   6eb90:	ldr	r1, [r7, #48]	; 0x30
   6eb94:	str	r2, [sp, #12]
   6eb98:	str	r2, [r1, r0, lsl #2]
   6eb9c:	ldr	r0, [r7, #36]	; 0x24
   6eba0:	orr	r0, r0, #16
   6eba4:	str	r0, [r7, #36]	; 0x24
   6eba8:	mov	r6, #0
   6ebac:	str	r9, [sp, #8]
   6ebb0:	b	6ec4c <fputs@plt+0x5d898>
   6ebb4:	mov	r6, #0
   6ebb8:	ldr	r2, [sp, #40]	; 0x28
   6ebbc:	cmp	r2, #0
   6ebc0:	bne	6ec4c <fputs@plt+0x5d898>
   6ebc4:	sxth	r1, r1
   6ebc8:	cmp	r1, #1
   6ebcc:	blt	6ec4c <fputs@plt+0x5d898>
   6ebd0:	ldrh	r1, [r8, #50]	; 0x32
   6ebd4:	sub	r1, r1, #1
   6ebd8:	cmp	r1, r4
   6ebdc:	bne	6ec4c <fputs@plt+0x5d898>
   6ebe0:	ldrb	r1, [r8, #55]	; 0x37
   6ebe4:	tst	r1, #8
   6ebe8:	bne	6eac4 <fputs@plt+0x5d710>
   6ebec:	movw	r1, #1
   6ebf0:	movt	r1, #1
   6ebf4:	orr	r0, r0, r1
   6ebf8:	str	r0, [r7, #36]	; 0x24
   6ebfc:	b	6ec4c <fputs@plt+0x5d898>
   6ec00:	ldr	r0, [r7, #36]	; 0x24
   6ec04:	orr	r0, r0, #8
   6ec08:	str	r0, [r7, #36]	; 0x24
   6ec0c:	mov	r6, #0
   6ec10:	b	6ec48 <fputs@plt+0x5d894>
   6ec14:	orr	r2, r1, #18
   6ec18:	str	r2, [r7, #36]	; 0x24
   6ec1c:	mov	r6, #0
   6ec20:	tst	r1, #32
   6ec24:	bne	6ec30 <fputs@plt+0x5d87c>
   6ec28:	mov	r0, #0
   6ec2c:	b	6ec40 <fputs@plt+0x5d88c>
   6ec30:	ldr	r1, [r7, #48]	; 0x30
   6ec34:	uxth	r0, r0
   6ec38:	add	r0, r1, r0, lsl #2
   6ec3c:	ldr	r0, [r0, #-8]
   6ec40:	str	r0, [sp, #8]
   6ec44:	str	r9, [sp, #12]
   6ec48:	ldr	r4, [sp, #68]	; 0x44
   6ec4c:	ldrb	r0, [r7, #36]	; 0x24
   6ec50:	tst	r0, #2
   6ec54:	bne	6eca0 <fputs@plt+0x5d8ec>
   6ec58:	ldrh	r0, [r7, #24]
   6ec5c:	add	r0, r0, #1
   6ec60:	strh	r0, [r7, #24]
   6ec64:	ldrsh	r1, [r9, #16]
   6ec68:	cmp	r1, #0
   6ec6c:	bgt	6ecb8 <fputs@plt+0x5d904>
   6ec70:	ldr	r2, [r8, #4]
   6ec74:	add	r2, r2, r4, lsl #1
   6ec78:	ldrsh	r2, [r2]
   6ec7c:	mvn	r3, #0
   6ec80:	cmp	r2, r3
   6ec84:	ble	6ecb8 <fputs@plt+0x5d904>
   6ec88:	sub	r0, r1, r6
   6ec8c:	ldrh	r1, [r7, #22]
   6ec90:	add	r0, r0, r1
   6ec94:	strh	r0, [r7, #22]
   6ec98:	ldr	r9, [sp, #32]
   6ec9c:	b	6ecec <fputs@plt+0x5d938>
   6eca0:	ldr	r0, [sp, #8]
   6eca4:	ldr	r1, [sp, #12]
   6eca8:	mov	r2, r7
   6ecac:	bl	6efc0 <fputs@plt+0x5dc0c>
   6ecb0:	ldr	r9, [sp, #32]
   6ecb4:	b	6ecec <fputs@plt+0x5d938>
   6ecb8:	uxth	r0, r0
   6ecbc:	ldr	r1, [r8, #8]
   6ecc0:	lsl	r0, r0, #1
   6ecc4:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   6ecc8:	ldrh	r1, [r1, #-2]
   6eccc:	sub	r0, r0, r1
   6ecd0:	ldrh	r1, [r7, #22]
   6ecd4:	add	r0, r0, r1
   6ecd8:	strh	r0, [r7, #22]
   6ecdc:	tst	sl, #256	; 0x100
   6ece0:	ldr	r9, [sp, #32]
   6ece4:	addne	r0, r0, #10
   6ece8:	strhne	r0, [r7, #22]
   6ecec:	ldr	r0, [r9, #16]
   6ecf0:	ldrsh	r0, [r0, #40]	; 0x28
   6ecf4:	ldrsh	r1, [r8, #48]	; 0x30
   6ecf8:	rsb	r1, r1, r1, lsl #4
   6ecfc:	sdiv	r0, r1, r0
   6ed00:	ldrh	r5, [r7, #22]
   6ed04:	add	r0, r5, r0
   6ed08:	add	r0, r0, #1
   6ed0c:	sxth	r1, r0
   6ed10:	ldr	r0, [sp, #28]
   6ed14:	bl	66ddc <fputs@plt+0x55a28>
   6ed18:	strh	r0, [r7, #20]
   6ed1c:	ldrh	r1, [r7, #36]	; 0x24
   6ed20:	tst	r1, #320	; 0x140
   6ed24:	bne	6ed38 <fputs@plt+0x5d984>
   6ed28:	add	r1, r5, #16
   6ed2c:	sxth	r1, r1
   6ed30:	bl	66ddc <fputs@plt+0x55a28>
   6ed34:	strh	r0, [r7, #20]
   6ed38:	ldr	r0, [sp, #40]	; 0x28
   6ed3c:	add	r4, r6, r0
   6ed40:	add	r0, r5, r4
   6ed44:	strh	r0, [r7, #22]
   6ed48:	ldrh	r0, [r7, #20]
   6ed4c:	add	r0, r0, r4
   6ed50:	strh	r0, [r7, #20]
   6ed54:	ldr	r6, [sp, #44]	; 0x2c
   6ed58:	ldr	r0, [r6, #4]
   6ed5c:	mov	r1, r7
   6ed60:	ldr	r2, [sp, #20]
   6ed64:	bl	6e714 <fputs@plt+0x5d360>
   6ed68:	mov	r0, r6
   6ed6c:	mov	r1, r7
   6ed70:	bl	6de20 <fputs@plt+0x5ca6c>
   6ed74:	mov	r6, r0
   6ed78:	ldr	r0, [r7, #36]	; 0x24
   6ed7c:	tst	r0, #2
   6ed80:	ldr	r2, [sp, #60]	; 0x3c
   6ed84:	movne	r5, r2
   6ed88:	strh	r5, [r7, #22]
   6ed8c:	tst	r0, #16
   6ed90:	bne	6edbc <fputs@plt+0x5da08>
   6ed94:	ldrh	r0, [r8, #52]	; 0x34
   6ed98:	ldrh	r1, [r7, #24]
   6ed9c:	cmp	r1, r0
   6eda0:	bcs	6edbc <fputs@plt+0x5da08>
   6eda4:	sxth	r3, r4
   6eda8:	ldr	r0, [sp, #44]	; 0x2c
   6edac:	mov	r1, r9
   6edb0:	mov	r2, r8
   6edb4:	bl	6e8ac <fputs@plt+0x5d4f8>
   6edb8:	ldr	r2, [sp, #60]	; 0x3c
   6edbc:	strh	r2, [r7, #22]
   6edc0:	ldr	r4, [sp, #68]	; 0x44
   6edc4:	add	r0, sp, #76	; 0x4c
   6edc8:	bl	6c5d4 <fputs@plt+0x5b220>
   6edcc:	cmp	r6, #0
   6edd0:	bne	6ede8 <fputs@plt+0x5da34>
   6edd4:	mov	r9, r0
   6edd8:	cmp	r0, #0
   6eddc:	bne	6e9bc <fputs@plt+0x5d608>
   6ede0:	b	6ede8 <fputs@plt+0x5da34>
   6ede4:	mov	r6, #0
   6ede8:	strh	r4, [r7, #24]
   6edec:	ldr	r1, [sp, #16]
   6edf0:	strh	r1, [r7, #42]	; 0x2a
   6edf4:	ldr	r0, [sp, #56]	; 0x38
   6edf8:	str	r0, [r7, #36]	; 0x24
   6edfc:	ldr	r0, [sp, #60]	; 0x3c
   6ee00:	strh	r0, [r7, #22]
   6ee04:	ldr	r2, [sp, #64]	; 0x40
   6ee08:	strh	r2, [r7, #40]	; 0x28
   6ee0c:	ldr	r0, [sp, #52]	; 0x34
   6ee10:	ldr	r3, [sp, #48]	; 0x30
   6ee14:	stm	r7, {r0, r3}
   6ee18:	cmp	r4, r1
   6ee1c:	bne	6ef10 <fputs@plt+0x5db5c>
   6ee20:	ldrh	r0, [r8, #50]	; 0x32
   6ee24:	add	r5, r4, #1
   6ee28:	cmp	r5, r0
   6ee2c:	bcs	6ef10 <fputs@plt+0x5db5c>
   6ee30:	ldrb	r0, [r8, #55]	; 0x37
   6ee34:	tst	r0, #64	; 0x40
   6ee38:	bne	6ef10 <fputs@plt+0x5db5c>
   6ee3c:	ldr	r0, [r8, #8]
   6ee40:	add	r0, r0, r5, lsl #1
   6ee44:	ldrsh	r0, [r0]
   6ee48:	cmp	r0, #42	; 0x2a
   6ee4c:	ldr	r9, [sp, #32]
   6ee50:	add	sl, sp, #36	; 0x24
   6ee54:	ldm	sl, {r0, r4, sl}
   6ee58:	blt	6ef10 <fputs@plt+0x5db5c>
   6ee5c:	add	r2, r2, #1
   6ee60:	mov	r1, r7
   6ee64:	bl	6d950 <fputs@plt+0x5c59c>
   6ee68:	mov	r6, r0
   6ee6c:	cmp	r0, #0
   6ee70:	bne	6ef10 <fputs@plt+0x5db5c>
   6ee74:	ldrh	r0, [r7, #24]
   6ee78:	add	r0, r0, #1
   6ee7c:	strh	r0, [r7, #24]
   6ee80:	ldrh	r0, [r7, #42]	; 0x2a
   6ee84:	add	r0, r0, #1
   6ee88:	strh	r0, [r7, #42]	; 0x2a
   6ee8c:	ldrh	r0, [r7, #40]	; 0x28
   6ee90:	add	r1, r0, #1
   6ee94:	strh	r1, [r7, #40]	; 0x28
   6ee98:	ldr	r1, [r7, #48]	; 0x30
   6ee9c:	mov	r6, #0
   6eea0:	str	r6, [r1, r0, lsl #2]
   6eea4:	ldr	r0, [r7, #36]	; 0x24
   6eea8:	orr	r0, r0, #32768	; 0x8000
   6eeac:	str	r0, [r7, #36]	; 0x24
   6eeb0:	ldr	r0, [r8, #8]
   6eeb4:	add	r1, r0, r5, lsl #1
   6eeb8:	ldrh	r1, [r1]
   6eebc:	ldr	r5, [sp, #68]	; 0x44
   6eec0:	add	r0, r0, r5, lsl #1
   6eec4:	ldrh	r0, [r0]
   6eec8:	sub	r0, r0, r1
   6eecc:	ldrh	r1, [r7, #22]
   6eed0:	sub	r1, r1, r0
   6eed4:	strh	r1, [r7, #22]
   6eed8:	add	r0, r4, r0
   6eedc:	add	r0, r0, #5
   6eee0:	sxth	r3, r0
   6eee4:	mov	r0, sl
   6eee8:	mov	r1, r9
   6eeec:	mov	r2, r8
   6eef0:	bl	6e8ac <fputs@plt+0x5d4f8>
   6eef4:	ldr	r0, [sp, #60]	; 0x3c
   6eef8:	strh	r0, [r7, #22]
   6eefc:	strh	r5, [r7, #24]
   6ef00:	ldr	r0, [sp, #16]
   6ef04:	strh	r0, [r7, #42]	; 0x2a
   6ef08:	ldr	r0, [sp, #56]	; 0x38
   6ef0c:	str	r0, [r7, #36]	; 0x24
   6ef10:	mov	r0, r6
   6ef14:	sub	sp, fp, #28
   6ef18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ef1c:	push	{r4, r5, r6, r7, fp, lr}
   6ef20:	add	fp, sp, #16
   6ef24:	mov	r6, r2
   6ef28:	mov	r7, r1
   6ef2c:	mov	r5, r0
   6ef30:	bl	59c94 <fputs@plt+0x488e0>
   6ef34:	mov	r4, #1
   6ef38:	cmp	r0, #0
   6ef3c:	beq	6efb8 <fputs@plt+0x5dc04>
   6ef40:	ldrb	r0, [r7]
   6ef44:	cmp	r0, #77	; 0x4d
   6ef48:	beq	6ef8c <fputs@plt+0x5dbd8>
   6ef4c:	cmp	r0, #71	; 0x47
   6ef50:	bne	6efb4 <fputs@plt+0x5dc00>
   6ef54:	ldr	r1, [r7, #12]
   6ef58:	mov	r0, r5
   6ef5c:	mov	r2, r6
   6ef60:	bl	6ef1c <fputs@plt+0x5db68>
   6ef64:	cmp	r0, #0
   6ef68:	bne	6efb8 <fputs@plt+0x5dc04>
   6ef6c:	ldr	r1, [r7, #16]
   6ef70:	mov	r0, r5
   6ef74:	mov	r2, r6
   6ef78:	bl	6ef1c <fputs@plt+0x5db68>
   6ef7c:	cmp	r0, #0
   6ef80:	moveq	r4, #0
   6ef84:	mov	r0, r4
   6ef88:	pop	{r4, r5, r6, r7, fp, pc}
   6ef8c:	ldr	r1, [r7, #12]
   6ef90:	ldr	r0, [r5, #12]
   6ef94:	mov	r2, r6
   6ef98:	bl	59c94 <fputs@plt+0x488e0>
   6ef9c:	cmp	r0, #0
   6efa0:	bne	6efb4 <fputs@plt+0x5dc00>
   6efa4:	ldrb	r0, [r5]
   6efa8:	cmp	r0, #76	; 0x4c
   6efac:	cmpne	r0, #73	; 0x49
   6efb0:	bne	6efb8 <fputs@plt+0x5dc04>
   6efb4:	mov	r4, #0
   6efb8:	mov	r0, r4
   6efbc:	pop	{r4, r5, r6, r7, fp, pc}
   6efc0:	push	{r4, r5, r6, r7, fp, lr}
   6efc4:	add	fp, sp, #16
   6efc8:	mov	r4, r2
   6efcc:	mov	r7, r1
   6efd0:	mov	r5, r0
   6efd4:	ldrsh	r6, [r2, #22]
   6efd8:	mov	r1, r6
   6efdc:	bl	6f050 <fputs@plt+0x5dc9c>
   6efe0:	mov	r1, r0
   6efe4:	mov	r0, r7
   6efe8:	bl	6f050 <fputs@plt+0x5dc9c>
   6efec:	cmp	r5, #0
   6eff0:	cmpne	r7, #0
   6eff4:	bne	6f034 <fputs@plt+0x5dc80>
   6eff8:	sxth	r1, r0
   6effc:	cmp	r1, #10
   6f000:	movle	r0, #10
   6f004:	uxth	r0, r0
   6f008:	mvn	r1, #0
   6f00c:	cmp	r5, #0
   6f010:	mvnne	r1, #1
   6f014:	mvnne	r5, #0
   6f018:	cmp	r7, #0
   6f01c:	movne	r5, r1
   6f020:	add	r1, r5, r6
   6f024:	cmp	r1, r0
   6f028:	movgt	r1, r0
   6f02c:	strh	r1, [r4, #22]
   6f030:	pop	{r4, r5, r6, r7, fp, pc}
   6f034:	ldrsh	r1, [r5, #16]
   6f038:	cmp	r1, #1
   6f03c:	blt	6eff8 <fputs@plt+0x5dc44>
   6f040:	ldrsh	r1, [r7, #16]
   6f044:	cmp	r1, #0
   6f048:	subgt	r0, r0, #20
   6f04c:	b	6eff8 <fputs@plt+0x5dc44>
   6f050:	cmp	r0, #0
   6f054:	beq	6f070 <fputs@plt+0x5dcbc>
   6f058:	ldrsh	r0, [r0, #16]
   6f05c:	cmp	r0, #0
   6f060:	addle	r1, r0, r1
   6f064:	sxthle	r0, r1
   6f068:	bxle	lr
   6f06c:	sub	r1, r1, #20
   6f070:	sxth	r0, r1
   6f074:	bx	lr
   6f078:	ldrh	r2, [r1], #8
   6f07c:	strh	r2, [r0], #8
   6f080:	lsl	r2, r2, #4
   6f084:	b	1121c <memcpy@plt>
   6f088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f08c:	add	fp, sp, #28
   6f090:	sub	sp, sp, #156	; 0x9c
   6f094:	str	r2, [sp, #60]	; 0x3c
   6f098:	str	r1, [fp, #-40]	; 0xffffffd8
   6f09c:	str	r0, [fp, #-80]	; 0xffffffb0
   6f0a0:	ldr	r0, [r0]
   6f0a4:	ldr	r0, [r0]
   6f0a8:	str	r0, [sp, #72]	; 0x48
   6f0ac:	ldr	r0, [fp, #8]
   6f0b0:	cmp	r0, #0
   6f0b4:	beq	6f0cc <fputs@plt+0x5dd18>
   6f0b8:	ldr	r0, [sp, #72]	; 0x48
   6f0bc:	ldrb	r1, [r0, #64]	; 0x40
   6f0c0:	mov	r0, #0
   6f0c4:	tst	r1, #128	; 0x80
   6f0c8:	bne	6fa0c <fputs@plt+0x5e658>
   6f0cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6f0d0:	ldrh	r1, [r0]
   6f0d4:	mov	r0, #0
   6f0d8:	cmp	r1, #63	; 0x3f
   6f0dc:	bhi	6fa0c <fputs@plt+0x5e658>
   6f0e0:	mov	r2, r1
   6f0e4:	mvn	r4, #0
   6f0e8:	lsl	r0, r4, r1
   6f0ec:	sub	r1, r1, #32
   6f0f0:	cmp	r1, #0
   6f0f4:	movwge	r0, #0
   6f0f8:	mvn	r0, r0
   6f0fc:	str	r0, [sp, #68]	; 0x44
   6f100:	rsb	r0, r2, #32
   6f104:	ror	r0, r4, r0
   6f108:	lslge	r0, r4, r1
   6f10c:	mvn	r0, r0
   6f110:	str	r0, [sp, #64]	; 0x40
   6f114:	cmp	r2, #0
   6f118:	beq	6f940 <fputs@plt+0x5e58c>
   6f11c:	and	r0, r3, #256	; 0x100
   6f120:	str	r0, [sp, #20]
   6f124:	and	r0, r3, #768	; 0x300
   6f128:	str	r0, [fp, #-64]	; 0xffffffc0
   6f12c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6f130:	add	r1, r0, #68	; 0x44
   6f134:	str	r1, [fp, #-48]	; 0xffffffd0
   6f138:	add	r0, r0, #328	; 0x148
   6f13c:	str	r0, [fp, #-84]	; 0xffffffac
   6f140:	add	r0, r2, r2, lsl #2
   6f144:	lsl	ip, r0, #2
   6f148:	mov	r3, #1
   6f14c:	mov	r0, #1
   6f150:	str	r0, [fp, #-72]	; 0xffffffb8
   6f154:	mov	r0, #0
   6f158:	str	r0, [sp, #92]	; 0x5c
   6f15c:	mov	r0, #0
   6f160:	str	r0, [sp, #88]	; 0x58
   6f164:	mov	r0, #0
   6f168:	str	r0, [sp, #84]	; 0x54
   6f16c:	mov	r0, #0
   6f170:	str	r0, [sp, #80]	; 0x50
   6f174:	mov	sl, #0
   6f178:	mov	lr, #0
   6f17c:	mov	r0, #0
   6f180:	str	r0, [fp, #-68]	; 0xffffffbc
   6f184:	mov	r5, #0
   6f188:	str	ip, [fp, #-36]	; 0xffffffdc
   6f18c:	str	r2, [fp, #-60]	; 0xffffffc4
   6f190:	mov	r7, r2
   6f194:	cmp	r5, #0
   6f198:	beq	6f1bc <fputs@plt+0x5de08>
   6f19c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6f1a0:	ldrd	r0, [r0, #8]
   6f1a4:	ldr	r4, [sp, #88]	; 0x58
   6f1a8:	orr	r4, r1, r4
   6f1ac:	ldr	r2, [sp, #92]	; 0x5c
   6f1b0:	orr	r2, r0, r2
   6f1b4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   6f1b8:	b	6f1c8 <fputs@plt+0x5de14>
   6f1bc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   6f1c0:	ldr	r2, [sp, #92]	; 0x5c
   6f1c4:	ldr	r4, [sp, #88]	; 0x58
   6f1c8:	ldr	r0, [fp, #8]
   6f1cc:	cmp	r5, r0
   6f1d0:	ldr	r0, [fp, #12]
   6f1d4:	mov	r6, r0
   6f1d8:	ldrcc	r0, [sp, #60]	; 0x3c
   6f1dc:	ldrcc	r0, [r0, #24]
   6f1e0:	ldrcc	r6, [r0, r5, lsl #2]
   6f1e4:	ldrb	r0, [r6, #37]	; 0x25
   6f1e8:	tst	r0, #4
   6f1ec:	bne	6f954 <fputs@plt+0x5e5a0>
   6f1f0:	str	r5, [fp, #-88]	; 0xffffffa8
   6f1f4:	ldr	r0, [r1, #4]
   6f1f8:	str	r6, [fp, #-68]	; 0xffffffbc
   6f1fc:	ldrb	r1, [r6, #16]
   6f200:	add	r1, r1, r1, lsl #3
   6f204:	add	r0, r0, r1, lsl #3
   6f208:	ldr	r0, [r0, #52]	; 0x34
   6f20c:	str	r0, [fp, #-52]	; 0xffffffcc
   6f210:	str	r2, [sp, #92]	; 0x5c
   6f214:	mvn	r0, r2
   6f218:	str	r0, [fp, #-44]	; 0xffffffd4
   6f21c:	str	r4, [sp, #88]	; 0x58
   6f220:	mvn	r0, r4
   6f224:	str	r0, [fp, #-56]	; 0xffffffc8
   6f228:	mov	r4, #0
   6f22c:	mov	r7, #0
   6f230:	lsl	r6, r3, r7
   6f234:	sub	r0, r7, #32
   6f238:	cmp	r0, #0
   6f23c:	movwge	r6, #0
   6f240:	and	r1, r6, sl
   6f244:	rsb	r2, r7, #32
   6f248:	lsr	r5, r3, r2
   6f24c:	lslge	r5, r3, r0
   6f250:	and	r0, r5, lr
   6f254:	orrs	r0, r1, r0
   6f258:	bne	6f374 <fputs@plt+0x5dfc0>
   6f25c:	mov	r9, lr
   6f260:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6f264:	ldr	r0, [r0, #4]
   6f268:	ldr	r0, [r0, r4]
   6f26c:	bl	59c40 <fputs@plt+0x4888c>
   6f270:	mov	r8, r0
   6f274:	ldrb	r0, [r0]
   6f278:	cmp	r0, #152	; 0x98
   6f27c:	bne	6f368 <fputs@plt+0x5dfb4>
   6f280:	ldr	r0, [r8, #28]
   6f284:	ldr	r1, [fp, #-52]	; 0xffffffcc
   6f288:	cmp	r0, r1
   6f28c:	bne	6f368 <fputs@plt+0x5dfb4>
   6f290:	ldrsh	r2, [r8, #32]
   6f294:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6f298:	str	r0, [sp]
   6f29c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6f2a0:	str	r0, [sp, #4]
   6f2a4:	movw	r0, #386	; 0x182
   6f2a8:	str	r0, [sp, #8]
   6f2ac:	mov	r0, #0
   6f2b0:	str	r0, [sp, #12]
   6f2b4:	ldr	r0, [fp, #-84]	; 0xffffffac
   6f2b8:	bl	6c348 <fputs@plt+0x5af94>
   6f2bc:	cmp	r0, #0
   6f2c0:	beq	6f368 <fputs@plt+0x5dfb4>
   6f2c4:	ldrb	r1, [r0, #18]
   6f2c8:	tst	r1, #130	; 0x82
   6f2cc:	mov	lr, r9
   6f2d0:	ldr	ip, [fp, #-36]	; 0xffffffdc
   6f2d4:	mov	r3, #1
   6f2d8:	beq	6f35c <fputs@plt+0x5dfa8>
   6f2dc:	ldrsh	r2, [r8, #32]
   6f2e0:	mvn	r1, #0
   6f2e4:	cmp	r2, r1
   6f2e8:	ble	6f35c <fputs@plt+0x5dfa8>
   6f2ec:	mov	r8, r0
   6f2f0:	str	sl, [fp, #-32]	; 0xffffffe0
   6f2f4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6f2f8:	ldr	r0, [r0, #4]
   6f2fc:	ldr	r1, [r0, r4]
   6f300:	ldr	sl, [fp, #-80]	; 0xffffffb0
   6f304:	ldr	r0, [sl]
   6f308:	bl	58148 <fputs@plt+0x46d94>
   6f30c:	cmp	r0, #0
   6f310:	ldreq	r0, [sp, #72]	; 0x48
   6f314:	ldreq	r0, [r0, #8]
   6f318:	ldr	r0, [r0]
   6f31c:	str	r0, [fp, #-76]	; 0xffffffb4
   6f320:	ldr	r1, [r8]
   6f324:	ldr	r0, [sl]
   6f328:	bl	58148 <fputs@plt+0x46d94>
   6f32c:	cmp	r0, #0
   6f330:	ldreq	r0, [sp, #72]	; 0x48
   6f334:	ldreq	r0, [r0, #8]
   6f338:	ldr	r1, [r0]
   6f33c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   6f340:	bl	15b10 <fputs@plt+0x475c>
   6f344:	cmp	r0, #0
   6f348:	ldr	sl, [fp, #-32]	; 0xffffffe0
   6f34c:	mov	lr, r9
   6f350:	ldr	ip, [fp, #-36]	; 0xffffffdc
   6f354:	mov	r3, #1
   6f358:	bne	6f374 <fputs@plt+0x5dfc0>
   6f35c:	orr	sl, r6, sl
   6f360:	orr	lr, r5, lr
   6f364:	b	6f374 <fputs@plt+0x5dfc0>
   6f368:	mov	lr, r9
   6f36c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   6f370:	mov	r3, #1
   6f374:	add	r4, r4, #20
   6f378:	add	r7, r7, #1
   6f37c:	cmp	ip, r4
   6f380:	bne	6f230 <fputs@plt+0x5de7c>
   6f384:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6f388:	ldr	r0, [r0, #36]	; 0x24
   6f38c:	tst	r0, #4096	; 0x1000
   6f390:	bne	6f3f0 <fputs@plt+0x5e03c>
   6f394:	mov	r1, #0
   6f398:	str	r1, [sp, #44]	; 0x2c
   6f39c:	tst	r0, #256	; 0x100
   6f3a0:	mvn	r4, #0
   6f3a4:	bne	6f408 <fputs@plt+0x5e054>
   6f3a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6f3ac:	ldr	r9, [r0, #28]
   6f3b0:	mov	r0, #0
   6f3b4:	cmp	r9, #0
   6f3b8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   6f3bc:	beq	6fa0c <fputs@plt+0x5e658>
   6f3c0:	ldrb	r1, [r9, #55]	; 0x37
   6f3c4:	tst	r1, #4
   6f3c8:	bne	6fa0c <fputs@plt+0x5e658>
   6f3cc:	ldrh	r8, [r9, #52]	; 0x34
   6f3d0:	ldrb	r5, [r9, #54]	; 0x36
   6f3d4:	cmp	r5, #0
   6f3d8:	movwne	r5, #1
   6f3dc:	cmp	r8, #0
   6f3e0:	beq	6f928 <fputs@plt+0x5e574>
   6f3e4:	ldrh	r0, [r9, #50]	; 0x32
   6f3e8:	str	r0, [sp, #48]	; 0x30
   6f3ec:	b	6f420 <fputs@plt+0x5e06c>
   6f3f0:	ldr	r5, [fp, #-72]	; 0xffffffb8
   6f3f4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f3f8:	mvn	r4, #0
   6f3fc:	tst	r5, #255	; 0xff
   6f400:	bne	6f7f4 <fputs@plt+0x5e440>
   6f404:	b	6f934 <fputs@plt+0x5e580>
   6f408:	mov	r8, #1
   6f40c:	ldr	r5, [fp, #-72]	; 0xffffffb8
   6f410:	mov	r9, #0
   6f414:	mov	r0, #0
   6f418:	str	r0, [sp, #48]	; 0x30
   6f41c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   6f420:	rsb	r0, r2, #32
   6f424:	lsr	r1, r3, r0
   6f428:	sub	r0, r2, #32
   6f42c:	cmp	r0, #0
   6f430:	lslge	r1, r3, r0
   6f434:	str	r1, [sp, #28]
   6f438:	lsl	r0, r3, r2
   6f43c:	movwge	r0, #0
   6f440:	str	r0, [sp, #24]
   6f444:	mov	r0, #0
   6f448:	str	r0, [sp, #32]
   6f44c:	mov	r7, #0
   6f450:	mov	r6, #0
   6f454:	str	r9, [fp, #-76]	; 0xffffffb4
   6f458:	str	r8, [sp, #36]	; 0x24
   6f45c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   6f460:	ldrh	r0, [r2, #24]
   6f464:	cmp	r6, r0
   6f468:	bcs	6f478 <fputs@plt+0x5e0c4>
   6f46c:	ldrh	r1, [r2, #42]	; 0x2a
   6f470:	cmp	r1, #0
   6f474:	beq	6f6a0 <fputs@plt+0x5e2ec>
   6f478:	str	r7, [sp, #56]	; 0x38
   6f47c:	mov	r7, #0
   6f480:	cmp	r9, #0
   6f484:	str	sl, [fp, #-32]	; 0xffffffe0
   6f488:	str	r6, [fp, #-72]	; 0xffffffb8
   6f48c:	beq	6f510 <fputs@plt+0x5e15c>
   6f490:	ldr	r1, [r9, #4]
   6f494:	ldr	r2, [r9, #12]
   6f498:	ldr	r4, [r9, #28]
   6f49c:	add	r1, r1, r6, lsl #1
   6f4a0:	ldrh	r1, [r1]
   6f4a4:	ldrh	r2, [r2, #32]
   6f4a8:	cmp	r1, r2
   6f4ac:	mvn	r2, #0
   6f4b0:	moveq	r1, r2
   6f4b4:	sxth	r1, r1
   6f4b8:	cmp	r1, r2
   6f4bc:	mov	r8, #0
   6f4c0:	movwgt	r8, #1
   6f4c4:	str	r8, [sp, #76]	; 0x4c
   6f4c8:	ldrb	r4, [r4, r6]
   6f4cc:	tst	r5, #255	; 0xff
   6f4d0:	str	r1, [fp, #-56]	; 0xffffffc8
   6f4d4:	str	r4, [sp, #40]	; 0x28
   6f4d8:	beq	6f508 <fputs@plt+0x5e154>
   6f4dc:	cmp	r1, r2
   6f4e0:	ble	6f508 <fputs@plt+0x5e154>
   6f4e4:	cmp	r6, r0
   6f4e8:	bcc	6f508 <fputs@plt+0x5e154>
   6f4ec:	ldr	r0, [r9, #12]
   6f4f0:	ldr	r0, [r0, #4]
   6f4f4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   6f4f8:	add	r0, r0, r1, lsl #4
   6f4fc:	ldrb	r0, [r0, #12]
   6f500:	cmp	r0, #0
   6f504:	moveq	r5, r0
   6f508:	str	r5, [sp, #52]	; 0x34
   6f50c:	b	6f52c <fputs@plt+0x5e178>
   6f510:	str	r5, [sp, #52]	; 0x34
   6f514:	mvn	r0, #0
   6f518:	str	r0, [fp, #-56]	; 0xffffffc8
   6f51c:	mov	r0, #0
   6f520:	str	r0, [sp, #76]	; 0x4c
   6f524:	mov	r0, #0
   6f528:	str	r0, [sp, #40]	; 0x28
   6f52c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f530:	mov	r0, #1
   6f534:	str	r0, [fp, #-44]	; 0xffffffd4
   6f538:	mov	sl, #0
   6f53c:	b	6f648 <fputs@plt+0x5e294>
   6f540:	mov	r5, lr
   6f544:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6f548:	ldr	r0, [r0, #4]
   6f54c:	ldr	r6, [r0, r7]
   6f550:	mov	r0, r6
   6f554:	bl	59c40 <fputs@plt+0x4888c>
   6f558:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6f55c:	cmp	r1, #0
   6f560:	ldr	r2, [fp, #-44]	; 0xffffffd4
   6f564:	moveq	r2, r1
   6f568:	str	r2, [fp, #-44]	; 0xffffffd4
   6f56c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   6f570:	cmn	r3, #1
   6f574:	blt	6f5a0 <fputs@plt+0x5e1ec>
   6f578:	ldrb	r1, [r0]
   6f57c:	cmp	r1, #152	; 0x98
   6f580:	bne	6f634 <fputs@plt+0x5e280>
   6f584:	ldr	r1, [r0, #28]
   6f588:	ldr	r2, [fp, #-52]	; 0xffffffcc
   6f58c:	cmp	r1, r2
   6f590:	bne	6f634 <fputs@plt+0x5e280>
   6f594:	ldrsh	r0, [r0, #32]
   6f598:	cmp	r3, r0
   6f59c:	b	6f5c4 <fputs@plt+0x5e210>
   6f5a0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   6f5a4:	ldr	r1, [r1, #40]	; 0x28
   6f5a8:	ldr	r1, [r1, #4]
   6f5ac:	ldr	r2, [fp, #-72]	; 0xffffffb8
   6f5b0:	add	r2, r2, r2, lsl #2
   6f5b4:	ldr	r1, [r1, r2, lsl #2]
   6f5b8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   6f5bc:	bl	59c94 <fputs@plt+0x488e0>
   6f5c0:	cmp	r0, #0
   6f5c4:	mov	lr, r5
   6f5c8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   6f5cc:	mov	r3, #1
   6f5d0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f5d4:	bne	6f680 <fputs@plt+0x5e2cc>
   6f5d8:	ldr	r0, [sp, #76]	; 0x4c
   6f5dc:	cmp	r0, #0
   6f5e0:	beq	6f6c8 <fputs@plt+0x5e314>
   6f5e4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6f5e8:	ldr	r0, [r0]
   6f5ec:	mov	r1, r6
   6f5f0:	bl	58148 <fputs@plt+0x46d94>
   6f5f4:	cmp	r0, #0
   6f5f8:	ldreq	r0, [sp, #72]	; 0x48
   6f5fc:	ldreq	r0, [r0, #8]
   6f600:	ldr	r1, [fp, #-76]	; 0xffffffb4
   6f604:	ldr	r1, [r1, #32]
   6f608:	ldr	r2, [fp, #-72]	; 0xffffffb8
   6f60c:	ldr	r1, [r1, r2, lsl #2]
   6f610:	ldr	r0, [r0]
   6f614:	bl	15b10 <fputs@plt+0x475c>
   6f618:	cmp	r0, #0
   6f61c:	mov	lr, r5
   6f620:	ldr	ip, [fp, #-36]	; 0xffffffdc
   6f624:	mov	r3, #1
   6f628:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f62c:	bne	6f680 <fputs@plt+0x5e2cc>
   6f630:	b	6f6c8 <fputs@plt+0x5e314>
   6f634:	mov	lr, r5
   6f638:	ldr	ip, [fp, #-36]	; 0xffffffdc
   6f63c:	mov	r3, #1
   6f640:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f644:	b	6f680 <fputs@plt+0x5e2cc>
   6f648:	lsl	r8, r3, sl
   6f64c:	sub	r4, sl, #32
   6f650:	cmp	r4, #0
   6f654:	mov	r0, r8
   6f658:	movwge	r0, #0
   6f65c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   6f660:	and	r0, r0, r1
   6f664:	rsb	r1, sl, #32
   6f668:	lsr	r9, r3, r1
   6f66c:	mov	r1, r9
   6f670:	lslge	r1, r3, r4
   6f674:	and	r1, r1, lr
   6f678:	orrs	r0, r0, r1
   6f67c:	beq	6f540 <fputs@plt+0x5e18c>
   6f680:	add	sl, sl, #1
   6f684:	cmp	sl, r2
   6f688:	bcs	6f7b0 <fputs@plt+0x5e3fc>
   6f68c:	add	r7, r7, #20
   6f690:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6f694:	tst	r0, #255	; 0xff
   6f698:	bne	6f648 <fputs@plt+0x5e294>
   6f69c:	b	6f7b0 <fputs@plt+0x5e3fc>
   6f6a0:	ldr	r1, [r2, #48]	; 0x30
   6f6a4:	ldr	r1, [r1, r6, lsl #2]
   6f6a8:	ldrh	r1, [r1, #18]
   6f6ac:	movw	r2, #386	; 0x182
   6f6b0:	tst	r1, r2
   6f6b4:	beq	6f478 <fputs@plt+0x5e0c4>
   6f6b8:	tst	r1, #256	; 0x100
   6f6bc:	mov	r0, #0
   6f6c0:	movne	r5, r0
   6f6c4:	b	6f7a0 <fputs@plt+0x5e3ec>
   6f6c8:	ldr	r0, [sp, #20]
   6f6cc:	cmp	r0, #0
   6f6d0:	bne	6f764 <fputs@plt+0x5e3b0>
   6f6d4:	ldr	r0, [sp, #44]	; 0x2c
   6f6d8:	tst	r0, #255	; 0xff
   6f6dc:	beq	6f70c <fputs@plt+0x5e358>
   6f6e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6f6e4:	ldr	r0, [r0, #4]
   6f6e8:	add	r0, r0, r7
   6f6ec:	ldrb	r0, [r0, #12]
   6f6f0:	ldr	r1, [sp, #32]
   6f6f4:	ldr	r2, [sp, #40]	; 0x28
   6f6f8:	eor	r1, r2, r1
   6f6fc:	uxtb	r1, r1
   6f700:	cmp	r1, r0
   6f704:	beq	6f764 <fputs@plt+0x5e3b0>
   6f708:	b	6f7b0 <fputs@plt+0x5e3fc>
   6f70c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6f710:	ldr	r0, [r0, #4]
   6f714:	add	r0, r0, r7
   6f718:	ldrb	r0, [r0, #12]
   6f71c:	ldr	r1, [sp, #40]	; 0x28
   6f720:	eor	r1, r0, r1
   6f724:	mov	r0, #1
   6f728:	str	r0, [sp, #44]	; 0x2c
   6f72c:	str	r1, [sp, #32]
   6f730:	tst	r1, #255	; 0xff
   6f734:	beq	6f75c <fputs@plt+0x5e3a8>
   6f738:	ldr	r0, [fp, #16]
   6f73c:	mov	r2, r0
   6f740:	ldrd	r0, [r0]
   6f744:	ldr	r5, [sp, #28]
   6f748:	orr	r1, r1, r5
   6f74c:	ldr	r5, [sp, #24]
   6f750:	orr	r0, r0, r5
   6f754:	strd	r0, [r2]
   6f758:	b	6f764 <fputs@plt+0x5e3b0>
   6f75c:	mov	r0, #0
   6f760:	str	r0, [sp, #32]
   6f764:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6f768:	cmp	r0, #0
   6f76c:	ldr	r7, [sp, #56]	; 0x38
   6f770:	movwlt	r7, #1
   6f774:	cmp	r4, #0
   6f778:	movwge	r8, #0
   6f77c:	ldr	sl, [fp, #-32]	; 0xffffffe0
   6f780:	orr	sl, r8, sl
   6f784:	lslge	r9, r3, r4
   6f788:	orr	lr, r9, lr
   6f78c:	mvn	r4, #0
   6f790:	ldr	r5, [sp, #52]	; 0x34
   6f794:	ldr	r9, [fp, #-76]	; 0xffffffb4
   6f798:	ldr	r8, [sp, #36]	; 0x24
   6f79c:	ldr	r6, [fp, #-72]	; 0xffffffb8
   6f7a0:	add	r6, r6, #1
   6f7a4:	cmp	r6, r8
   6f7a8:	bcc	6f45c <fputs@plt+0x5e0a8>
   6f7ac:	b	6f7d8 <fputs@plt+0x5e424>
   6f7b0:	ldr	r0, [sp, #48]	; 0x30
   6f7b4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6f7b8:	cmp	r1, r0
   6f7bc:	ldr	r5, [sp, #52]	; 0x34
   6f7c0:	movwcc	r5, #0
   6f7c4:	cmp	r1, #0
   6f7c8:	moveq	r5, r1
   6f7cc:	mvn	r4, #0
   6f7d0:	ldr	sl, [fp, #-32]	; 0xffffffe0
   6f7d4:	ldr	r7, [sp, #56]	; 0x38
   6f7d8:	mov	r0, #1
   6f7dc:	str	r0, [fp, #-72]	; 0xffffffb8
   6f7e0:	tst	r7, #255	; 0xff
   6f7e4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f7e8:	bne	6f7f8 <fputs@plt+0x5e444>
   6f7ec:	tst	r5, #255	; 0xff
   6f7f0:	beq	6f934 <fputs@plt+0x5e580>
   6f7f4:	str	r5, [fp, #-72]	; 0xffffffb8
   6f7f8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6f7fc:	ldrd	r0, [r0, #8]
   6f800:	ldr	r2, [sp, #80]	; 0x50
   6f804:	orr	r2, r1, r2
   6f808:	str	r2, [sp, #80]	; 0x50
   6f80c:	mvn	r1, r2
   6f810:	str	r1, [fp, #-52]	; 0xffffffcc
   6f814:	ldr	r1, [sp, #84]	; 0x54
   6f818:	orr	r1, r0, r1
   6f81c:	str	r1, [sp, #84]	; 0x54
   6f820:	mvn	r0, r1
   6f824:	str	r0, [fp, #-56]	; 0xffffffc8
   6f828:	mov	r5, #0
   6f82c:	mov	r7, #0
   6f830:	b	6f840 <fputs@plt+0x5e48c>
   6f834:	ldr	sl, [fp, #-32]	; 0xffffffe0
   6f838:	ldr	lr, [fp, #-44]	; 0xffffffd4
   6f83c:	b	6f8d0 <fputs@plt+0x5e51c>
   6f840:	lsl	r8, r3, r7
   6f844:	sub	r0, r7, #32
   6f848:	cmp	r0, #0
   6f84c:	movwge	r8, #0
   6f850:	and	r1, r8, sl
   6f854:	rsb	r2, r7, #32
   6f858:	lsr	r9, r3, r2
   6f85c:	lslge	r9, r3, r0
   6f860:	and	r0, r9, lr
   6f864:	orrs	r0, r1, r0
   6f868:	bne	6f8d8 <fputs@plt+0x5e524>
   6f86c:	str	lr, [fp, #-44]	; 0xffffffd4
   6f870:	str	sl, [fp, #-32]	; 0xffffffe0
   6f874:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6f878:	ldr	r0, [r0, #4]
   6f87c:	ldr	sl, [r0, r5]
   6f880:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6f884:	mov	r1, sl
   6f888:	bl	6b194 <fputs@plt+0x59de0>
   6f88c:	mov	r4, r0
   6f890:	mov	r6, r1
   6f894:	orrs	r0, r0, r1
   6f898:	bne	6f8ac <fputs@plt+0x5e4f8>
   6f89c:	mov	r0, sl
   6f8a0:	bl	5813c <fputs@plt+0x46d88>
   6f8a4:	cmp	r0, #0
   6f8a8:	beq	6f834 <fputs@plt+0x5e480>
   6f8ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6f8b0:	and	r0, r4, r0
   6f8b4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   6f8b8:	and	r1, r6, r1
   6f8bc:	orrs	r0, r0, r1
   6f8c0:	ldr	lr, [fp, #-44]	; 0xffffffd4
   6f8c4:	orreq	lr, lr, r9
   6f8c8:	ldr	sl, [fp, #-32]	; 0xffffffe0
   6f8cc:	orreq	sl, sl, r8
   6f8d0:	ldr	ip, [fp, #-36]	; 0xffffffdc
   6f8d4:	mov	r3, #1
   6f8d8:	add	r5, r5, #20
   6f8dc:	add	r7, r7, #1
   6f8e0:	cmp	ip, r5
   6f8e4:	bne	6f840 <fputs@plt+0x5e48c>
   6f8e8:	ldr	r0, [fp, #8]
   6f8ec:	ldr	r5, [fp, #-88]	; 0xffffffa8
   6f8f0:	cmp	r5, r0
   6f8f4:	bcs	6f978 <fputs@plt+0x5e5c4>
   6f8f8:	ldr	r0, [sp, #68]	; 0x44
   6f8fc:	subs	r0, sl, r0
   6f900:	ldr	r0, [sp, #64]	; 0x40
   6f904:	sbcs	r0, lr, r0
   6f908:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f90c:	mvn	r4, #0
   6f910:	bcs	6f980 <fputs@plt+0x5e5cc>
   6f914:	add	r5, r5, #1
   6f918:	ldr	r0, [fp, #-72]	; 0xffffffb8
   6f91c:	tst	r0, #255	; 0xff
   6f920:	bne	6f190 <fputs@plt+0x5dddc>
   6f924:	b	6f980 <fputs@plt+0x5e5cc>
   6f928:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f92c:	tst	r5, #255	; 0xff
   6f930:	bne	6f7f4 <fputs@plt+0x5e440>
   6f934:	mov	r0, #0
   6f938:	str	r0, [fp, #-72]	; 0xffffffb8
   6f93c:	b	6f980 <fputs@plt+0x5e5cc>
   6f940:	mov	sl, #0
   6f944:	mov	r0, #1
   6f948:	str	r0, [fp, #-72]	; 0xffffffb8
   6f94c:	mov	lr, #0
   6f950:	b	6f980 <fputs@plt+0x5e5cc>
   6f954:	ldrb	r0, [r6, #29]
   6f958:	cmp	r0, #0
   6f95c:	ldr	r0, [sp, #64]	; 0x40
   6f960:	movne	lr, r0
   6f964:	ldr	r0, [sp, #68]	; 0x44
   6f968:	movne	sl, r0
   6f96c:	mvn	r4, #0
   6f970:	mov	r2, r7
   6f974:	b	6f980 <fputs@plt+0x5e5cc>
   6f978:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6f97c:	mvn	r4, #0
   6f980:	ldr	r0, [sp, #68]	; 0x44
   6f984:	eor	r0, sl, r0
   6f988:	ldr	r1, [sp, #64]	; 0x40
   6f98c:	eor	r1, lr, r1
   6f990:	orrs	r0, r0, r1
   6f994:	bne	6f9a0 <fputs@plt+0x5e5ec>
   6f998:	mov	r0, r2
   6f99c:	b	6fa0c <fputs@plt+0x5e658>
   6f9a0:	mov	r0, #255	; 0xff
   6f9a4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6f9a8:	tst	r1, #255	; 0xff
   6f9ac:	bne	6fa0c <fputs@plt+0x5e658>
   6f9b0:	mvn	r5, sl
   6f9b4:	mvn	r1, lr
   6f9b8:	mov	r0, r2
   6f9bc:	mvn	r6, #0
   6f9c0:	cmp	r0, #2
   6f9c4:	blt	6fa08 <fputs@plt+0x5e654>
   6f9c8:	sub	r0, r0, #1
   6f9cc:	lsl	r2, r4, r0
   6f9d0:	sub	r3, r0, #32
   6f9d4:	cmp	r3, #0
   6f9d8:	movwge	r2, #0
   6f9dc:	bic	r2, r5, r2
   6f9e0:	rsb	r7, r0, #32
   6f9e4:	lsr	r7, r6, r7
   6f9e8:	orr	r7, r7, r6, lsl r0
   6f9ec:	cmp	r3, #0
   6f9f0:	lslge	r7, r6, r3
   6f9f4:	bic	r3, r1, r7
   6f9f8:	mvn	r4, #0
   6f9fc:	orrs	r2, r2, r3
   6fa00:	bne	6f9c0 <fputs@plt+0x5e60c>
   6fa04:	b	6fa0c <fputs@plt+0x5e658>
   6fa08:	mov	r0, #0
   6fa0c:	sxtb	r0, r0
   6fa10:	sub	sp, fp, #28
   6fa14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6fa18:	push	{r4, r5, fp, lr}
   6fa1c:	add	fp, sp, #8
   6fa20:	mov	r4, r1
   6fa24:	mov	r5, r0
   6fa28:	sub	r0, r2, r3
   6fa2c:	mov	r1, #100	; 0x64
   6fa30:	mul	r0, r0, r1
   6fa34:	sdiv	r0, r0, r2
   6fa38:	asr	r1, r0, #31
   6fa3c:	bl	43b64 <fputs@plt+0x327b0>
   6fa40:	ldrb	r1, [r5, #37]	; 0x25
   6fa44:	tst	r1, #64	; 0x40
   6fa48:	mov	r1, r4
   6fa4c:	beq	6fa5c <fputs@plt+0x5e6a8>
   6fa50:	ldrsh	r1, [r5, #34]	; 0x22
   6fa54:	cmp	r1, r4
   6fa58:	movge	r1, r4
   6fa5c:	add	r4, r4, r0
   6fa60:	sxth	r0, r1
   6fa64:	bl	6e458 <fputs@plt+0x5d0a4>
   6fa68:	add	r0, r4, r0
   6fa6c:	sub	r0, r0, #50	; 0x32
   6fa70:	sxth	r0, r0
   6fa74:	pop	{r4, r5, fp, pc}
   6fa78:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6fa7c:	add	fp, sp, #24
   6fa80:	mov	r8, r3
   6fa84:	mov	r5, r2
   6fa88:	mov	r6, r1
   6fa8c:	mov	r7, r0
   6fa90:	bl	5afb8 <fputs@plt+0x49c04>
   6fa94:	cmp	r0, r6
   6fa98:	pople	{r4, r5, r6, r7, r8, r9, fp, pc}
   6fa9c:	mov	r4, r0
   6faa0:	ldr	r9, [fp, #8]
   6faa4:	mov	r0, r7
   6faa8:	mov	r1, r6
   6faac:	bl	5637c <fputs@plt+0x44fc8>
   6fab0:	sub	r1, r4, r6
   6fab4:	add	r0, r0, #8
   6fab8:	mov	r2, #0
   6fabc:	mov	ip, #25
   6fac0:	mov	lr, #37	; 0x25
   6fac4:	mov	r6, #1
   6fac8:	mov	r4, #30
   6facc:	ldr	r3, [r0, #-4]
   6fad0:	cmp	r3, r5
   6fad4:	bne	6fb24 <fputs@plt+0x5e770>
   6fad8:	ldrb	r3, [r0, #-8]
   6fadc:	cmp	r3, #103	; 0x67
   6fae0:	beq	6fb00 <fputs@plt+0x5e74c>
   6fae4:	cmp	r3, #47	; 0x2f
   6fae8:	bne	6fb24 <fputs@plt+0x5e770>
   6faec:	strb	r4, [r0, #-8]
   6faf0:	ldm	r0, {r3, r7}
   6faf4:	add	r3, r3, r8
   6faf8:	stmda	r0, {r3, r7}
   6fafc:	b	6fb20 <fputs@plt+0x5e76c>
   6fb00:	cmp	r9, #0
   6fb04:	beq	6fb18 <fputs@plt+0x5e764>
   6fb08:	strb	lr, [r0, #-8]
   6fb0c:	ldr	r3, [r0]
   6fb10:	stmda	r0, {r3, r6}
   6fb14:	b	6fb24 <fputs@plt+0x5e770>
   6fb18:	str	r2, [r0, #-4]
   6fb1c:	strb	ip, [r0, #-8]
   6fb20:	str	r2, [r0, #4]
   6fb24:	add	r0, r0, #20
   6fb28:	subs	r1, r1, #1
   6fb2c:	bne	6facc <fputs@plt+0x5e718>
   6fb30:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6fb34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6fb38:	add	fp, sp, #28
   6fb3c:	sub	sp, sp, #4
   6fb40:	mov	r4, r0
   6fb44:	ldrh	r5, [r1, #24]
   6fb48:	ldr	sl, [r1, #28]
   6fb4c:	cmp	r5, #0
   6fb50:	beq	6fbd8 <fputs@plt+0x5e824>
   6fb54:	str	r1, [sp]
   6fb58:	ldrh	r8, [r1, #42]	; 0x2a
   6fb5c:	movw	r1, #27668	; 0x6c14
   6fb60:	movt	r1, #8
   6fb64:	mov	r0, r4
   6fb68:	mov	r2, #2
   6fb6c:	bl	2057c <fputs@plt+0xf1c8>
   6fb70:	mov	r7, #0
   6fb74:	movw	r9, #27677	; 0x6c1d
   6fb78:	movt	r9, #8
   6fb7c:	mov	r0, sl
   6fb80:	mov	r1, r7
   6fb84:	bl	6fc88 <fputs@plt+0x5e8d4>
   6fb88:	mov	r6, r0
   6fb8c:	cmp	r7, #0
   6fb90:	beq	6fba8 <fputs@plt+0x5e7f4>
   6fb94:	mov	r0, r4
   6fb98:	movw	r1, #27671	; 0x6c17
   6fb9c:	movt	r1, #8
   6fba0:	mov	r2, #5
   6fba4:	bl	2057c <fputs@plt+0xf1c8>
   6fba8:	cmp	r7, r8
   6fbac:	mov	r1, r9
   6fbb0:	movw	r0, #27682	; 0x6c22
   6fbb4:	movt	r0, #8
   6fbb8:	movcc	r1, r0
   6fbbc:	mov	r0, r4
   6fbc0:	mov	r2, r6
   6fbc4:	bl	38928 <fputs@plt+0x27574>
   6fbc8:	add	r7, r7, #1
   6fbcc:	cmp	r5, r7
   6fbd0:	bne	6fb7c <fputs@plt+0x5e7c8>
   6fbd4:	b	6fc00 <fputs@plt+0x5e84c>
   6fbd8:	ldrb	r0, [r1, #36]	; 0x24
   6fbdc:	tst	r0, #48	; 0x30
   6fbe0:	subeq	sp, fp, #28
   6fbe4:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6fbe8:	str	r1, [sp]
   6fbec:	movw	r1, #27668	; 0x6c14
   6fbf0:	movt	r1, #8
   6fbf4:	mov	r0, r4
   6fbf8:	mov	r2, #2
   6fbfc:	bl	2057c <fputs@plt+0xf1c8>
   6fc00:	ldr	r6, [sp]
   6fc04:	ldrb	r0, [r6, #36]	; 0x24
   6fc08:	tst	r0, #32
   6fc0c:	mov	r7, r5
   6fc10:	beq	6fc3c <fputs@plt+0x5e888>
   6fc14:	mov	r0, sl
   6fc18:	mov	r1, r5
   6fc1c:	bl	6fc88 <fputs@plt+0x5e8d4>
   6fc20:	mov	r2, r0
   6fc24:	movw	r3, #27695	; 0x6c2f
   6fc28:	movt	r3, #8
   6fc2c:	mov	r0, r4
   6fc30:	mov	r1, r5
   6fc34:	bl	6fcd0 <fputs@plt+0x5e91c>
   6fc38:	add	r7, r5, #1
   6fc3c:	ldrb	r0, [r6, #36]	; 0x24
   6fc40:	tst	r0, #16
   6fc44:	beq	6fc6c <fputs@plt+0x5e8b8>
   6fc48:	mov	r0, sl
   6fc4c:	mov	r1, r5
   6fc50:	bl	6fc88 <fputs@plt+0x5e8d4>
   6fc54:	mov	r2, r0
   6fc58:	movw	r3, #27601	; 0x6bd1
   6fc5c:	movt	r3, #8
   6fc60:	mov	r0, r4
   6fc64:	mov	r1, r7
   6fc68:	bl	6fcd0 <fputs@plt+0x5e91c>
   6fc6c:	movw	r1, #25628	; 0x641c
   6fc70:	movt	r1, #8
   6fc74:	mov	r0, r4
   6fc78:	mov	r2, #1
   6fc7c:	sub	sp, fp, #28
   6fc80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6fc84:	b	2057c <fputs@plt+0xf1c8>
   6fc88:	ldr	r2, [r0, #4]
   6fc8c:	add	r1, r2, r1, lsl #1
   6fc90:	ldrh	r1, [r1]
   6fc94:	movw	r2, #65534	; 0xfffe
   6fc98:	cmp	r1, r2
   6fc9c:	movweq	r0, #27690	; 0x6c2a
   6fca0:	movteq	r0, #8
   6fca4:	bxeq	lr
   6fca8:	movw	r2, #65535	; 0xffff
   6fcac:	cmp	r1, r2
   6fcb0:	movweq	r0, #20152	; 0x4eb8
   6fcb4:	movteq	r0, #8
   6fcb8:	bxeq	lr
   6fcbc:	sxth	r1, r1
   6fcc0:	ldr	r0, [r0, #12]
   6fcc4:	ldr	r0, [r0, #4]
   6fcc8:	ldr	r0, [r0, r1, lsl #4]
   6fccc:	bx	lr
   6fcd0:	push	{r4, r5, r6, sl, fp, lr}
   6fcd4:	add	fp, sp, #16
   6fcd8:	mov	r5, r3
   6fcdc:	mov	r6, r2
   6fce0:	mov	r4, r0
   6fce4:	cmp	r1, #0
   6fce8:	beq	6fd00 <fputs@plt+0x5e94c>
   6fcec:	movw	r1, #27671	; 0x6c17
   6fcf0:	movt	r1, #8
   6fcf4:	mov	r0, r4
   6fcf8:	mov	r2, #5
   6fcfc:	bl	2057c <fputs@plt+0xf1c8>
   6fd00:	mov	r0, r4
   6fd04:	mov	r1, r6
   6fd08:	bl	20734 <fputs@plt+0xf380>
   6fd0c:	mov	r0, r4
   6fd10:	mov	r1, r5
   6fd14:	mov	r2, #1
   6fd18:	bl	2057c <fputs@plt+0xf1c8>
   6fd1c:	movw	r1, #27680	; 0x6c20
   6fd20:	movt	r1, #8
   6fd24:	mov	r0, r4
   6fd28:	mov	r2, #1
   6fd2c:	pop	{r4, r5, r6, sl, fp, lr}
   6fd30:	b	2057c <fputs@plt+0xf1c8>
   6fd34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6fd38:	add	fp, sp, #28
   6fd3c:	sub	sp, sp, #20
   6fd40:	mov	r5, r2
   6fd44:	mov	r9, r1
   6fd48:	mov	r7, r0
   6fd4c:	ldr	r4, [r1]
   6fd50:	ldrb	r1, [r4]
   6fd54:	ldr	r6, [fp, #12]
   6fd58:	cmp	r1, #79	; 0x4f
   6fd5c:	beq	6fd74 <fputs@plt+0x5e9c0>
   6fd60:	ldr	r0, [r7, #8]
   6fd64:	cmp	r1, #76	; 0x4c
   6fd68:	beq	6fd8c <fputs@plt+0x5e9d8>
   6fd6c:	cmp	r1, #73	; 0x49
   6fd70:	bne	6fda0 <fputs@plt+0x5e9ec>
   6fd74:	ldr	r1, [r4, #16]
   6fd78:	mov	r0, r7
   6fd7c:	mov	r2, r6
   6fd80:	bl	56a78 <fputs@plt+0x456c4>
   6fd84:	mov	r6, r0
   6fd88:	b	6ff00 <fputs@plt+0x5eb4c>
   6fd8c:	mov	r1, #25
   6fd90:	mov	r2, #0
   6fd94:	mov	r3, r6
   6fd98:	bl	56a58 <fputs@plt+0x456a4>
   6fd9c:	b	6ff00 <fputs@plt+0x5eb4c>
   6fda0:	ldr	sl, [fp, #8]
   6fda4:	ldr	r8, [r5, #64]	; 0x40
   6fda8:	ldrb	r1, [r8, #37]	; 0x25
   6fdac:	tst	r1, #4
   6fdb0:	str	r0, [sp, #16]
   6fdb4:	bne	6fdd8 <fputs@plt+0x5ea24>
   6fdb8:	ldr	r1, [r8, #28]
   6fdbc:	cmp	r1, #0
   6fdc0:	beq	6fdd8 <fputs@plt+0x5ea24>
   6fdc4:	ldr	r1, [r1, #28]
   6fdc8:	ldrb	r1, [r1, r3]
   6fdcc:	cmp	r1, #0
   6fdd0:	clzne	r0, sl
   6fdd4:	lsrne	sl, r0, #5
   6fdd8:	mov	r0, r7
   6fddc:	mov	r1, r4
   6fde0:	mov	r2, #4
   6fde4:	mov	r3, #0
   6fde8:	bl	5b034 <fputs@plt+0x49c80>
   6fdec:	clz	r1, sl
   6fdf0:	str	r0, [sp, #12]
   6fdf4:	cmp	r0, #4
   6fdf8:	lsreq	sl, r1, #5
   6fdfc:	mov	r1, #108	; 0x6c
   6fe00:	cmp	sl, #0
   6fe04:	movwne	r1, #105	; 0x69
   6fe08:	ldr	r4, [r4, #28]
   6fe0c:	ldr	r0, [sp, #16]
   6fe10:	mov	r2, r4
   6fe14:	mov	r3, #0
   6fe18:	bl	56a58 <fputs@plt+0x456a4>
   6fe1c:	ldr	r0, [r8, #36]	; 0x24
   6fe20:	orr	r0, r0, #2048	; 0x800
   6fe24:	str	r0, [r8, #36]	; 0x24
   6fe28:	ldr	r0, [r5, #56]	; 0x38
   6fe2c:	cmp	r0, #0
   6fe30:	bne	6fe40 <fputs@plt+0x5ea8c>
   6fe34:	ldr	r0, [sp, #16]
   6fe38:	bl	57ff0 <fputs@plt+0x46c3c>
   6fe3c:	str	r0, [r5, #16]
   6fe40:	ldrd	r0, [r5, #56]	; 0x38
   6fe44:	add	r2, r0, #1
   6fe48:	str	r2, [r5, #56]	; 0x38
   6fe4c:	ldr	r0, [r7]
   6fe50:	add	r2, r2, r2, lsl #1
   6fe54:	lsl	r2, r2, #2
   6fe58:	mov	r8, #0
   6fe5c:	mov	r3, #0
   6fe60:	bl	311d8 <fputs@plt+0x1fe24>
   6fe64:	str	r0, [r5, #60]	; 0x3c
   6fe68:	cmp	r0, #0
   6fe6c:	beq	6feb0 <fputs@plt+0x5eafc>
   6fe70:	mov	r7, r0
   6fe74:	ldr	r0, [r5, #56]	; 0x38
   6fe78:	sub	r0, r0, #1
   6fe7c:	add	r0, r0, r0, lsl #1
   6fe80:	str	r0, [sp, #8]
   6fe84:	str	r4, [r7, r0, lsl #2]
   6fe88:	ldr	r0, [sp, #12]
   6fe8c:	cmp	r0, #1
   6fe90:	bne	6feb8 <fputs@plt+0x5eb04>
   6fe94:	ldr	r8, [sp, #16]
   6fe98:	mov	r0, r8
   6fe9c:	mov	r1, #103	; 0x67
   6fea0:	mov	r2, r4
   6fea4:	mov	r3, r6
   6fea8:	bl	56a58 <fputs@plt+0x456a4>
   6feac:	b	6fed4 <fputs@plt+0x5eb20>
   6feb0:	str	r8, [r5, #56]	; 0x38
   6feb4:	b	6ff00 <fputs@plt+0x5eb4c>
   6feb8:	str	r6, [sp]
   6febc:	ldr	r8, [sp, #16]
   6fec0:	mov	r0, r8
   6fec4:	mov	r1, #47	; 0x2f
   6fec8:	mov	r2, r4
   6fecc:	mov	r3, #0
   6fed0:	bl	4644c <fputs@plt+0x35098>
   6fed4:	mov	r1, #5
   6fed8:	cmp	sl, #0
   6fedc:	movwne	r1, #4
   6fee0:	ldr	r2, [sp, #8]
   6fee4:	add	r2, r7, r2, lsl #2
   6fee8:	strb	r1, [r2, #8]
   6feec:	str	r0, [r2, #4]
   6fef0:	mov	r0, r8
   6fef4:	mov	r1, #76	; 0x4c
   6fef8:	mov	r2, r6
   6fefc:	bl	57fcc <fputs@plt+0x46c18>
   6ff00:	mov	r0, r5
   6ff04:	mov	r1, r9
   6ff08:	bl	6ff18 <fputs@plt+0x5eb64>
   6ff0c:	mov	r0, r6
   6ff10:	sub	sp, fp, #28
   6ff14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ff18:	push	{r4, r5, r6, r7, fp, lr}
   6ff1c:	add	fp, sp, #16
   6ff20:	cmp	r1, #0
   6ff24:	beq	6ffc8 <fputs@plt+0x5ec14>
   6ff28:	add	ip, r0, #72	; 0x48
   6ff2c:	mov	lr, #0
   6ff30:	ldrh	r2, [r1, #20]
   6ff34:	tst	r2, #4
   6ff38:	bne	6ffc8 <fputs@plt+0x5ec14>
   6ff3c:	ldr	r3, [r0]
   6ff40:	cmp	r3, #0
   6ff44:	beq	6ff58 <fputs@plt+0x5eba4>
   6ff48:	ldr	r3, [r1]
   6ff4c:	ldrb	r3, [r3, #4]
   6ff50:	tst	r3, #1
   6ff54:	beq	6ffc8 <fputs@plt+0x5ec14>
   6ff58:	ldrd	r4, [ip]
   6ff5c:	ldrd	r6, [r1, #40]	; 0x28
   6ff60:	and	r3, r7, r5
   6ff64:	and	r4, r6, r4
   6ff68:	orrs	r3, r4, r3
   6ff6c:	bne	6ffc8 <fputs@plt+0x5ec14>
   6ff70:	tst	r2, #1024	; 0x400
   6ff74:	mov	r3, #512	; 0x200
   6ff78:	movweq	r3, #4
   6ff7c:	cmp	lr, #0
   6ff80:	movweq	r3, #4
   6ff84:	orr	r2, r3, r2
   6ff88:	strh	r2, [r1, #20]
   6ff8c:	ldr	r2, [r1, #4]
   6ff90:	cmp	r2, #0
   6ff94:	blt	6ffc8 <fputs@plt+0x5ec14>
   6ff98:	ldr	r1, [r1, #24]
   6ff9c:	ldr	r1, [r1, #20]
   6ffa0:	add	r2, r2, r2, lsl #1
   6ffa4:	add	r1, r1, r2, lsl #4
   6ffa8:	ldrb	r2, [r1, #22]
   6ffac:	sub	r2, r2, #1
   6ffb0:	strb	r2, [r1, #22]
   6ffb4:	tst	r2, #255	; 0xff
   6ffb8:	popne	{r4, r5, r6, r7, fp, pc}
   6ffbc:	sub	lr, lr, #1
   6ffc0:	cmp	r1, #0
   6ffc4:	bne	6ff30 <fputs@plt+0x5eb7c>
   6ffc8:	pop	{r4, r5, r6, r7, fp, pc}
   6ffcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ffd0:	add	fp, sp, #28
   6ffd4:	sub	sp, sp, #36	; 0x24
   6ffd8:	str	r2, [sp, #20]
   6ffdc:	str	r1, [sp, #28]
   6ffe0:	ldr	r1, [r1, #64]	; 0x40
   6ffe4:	ldrh	r2, [r1, #24]
   6ffe8:	str	r2, [sp, #24]
   6ffec:	add	r2, r2, r3
   6fff0:	ldr	r5, [r0]
   6fff4:	ldr	sl, [r0, #8]
   6fff8:	ldr	r6, [r0, #76]	; 0x4c
   6fffc:	str	r2, [sp, #8]
   70000:	add	r2, r6, r2
   70004:	ldrh	r4, [r1, #42]	; 0x2a
   70008:	str	r1, [sp, #12]
   7000c:	ldr	r1, [r1, #28]
   70010:	str	r0, [sp, #32]
   70014:	str	r2, [r0, #76]	; 0x4c
   70018:	mov	r0, r5
   7001c:	bl	704f4 <fputs@plt+0x5f140>
   70020:	mov	r1, r0
   70024:	mov	r0, r5
   70028:	bl	1945c <fputs@plt+0x80a8>
   7002c:	mov	r5, r0
   70030:	add	r9, r6, #1
   70034:	cmp	r4, #0
   70038:	str	r0, [sp, #16]
   7003c:	beq	700d8 <fputs@plt+0x5ed24>
   70040:	mov	r1, #108	; 0x6c
   70044:	ldr	r6, [sp, #20]
   70048:	cmp	r6, #0
   7004c:	movwne	r1, #105	; 0x69
   70050:	ldr	r7, [sp, #28]
   70054:	ldr	r8, [r7, #8]
   70058:	mov	r0, sl
   7005c:	mov	r2, r8
   70060:	bl	57fcc <fputs@plt+0x46c18>
   70064:	mov	r0, sl
   70068:	mov	r1, #13
   7006c:	bl	560bc <fputs@plt+0x44d08>
   70070:	mov	r5, r0
   70074:	str	r9, [sp]
   70078:	str	r4, [sp, #4]
   7007c:	mov	r1, #66	; 0x42
   70080:	cmp	r6, #0
   70084:	movwne	r1, #63	; 0x3f
   70088:	mov	r6, #0
   7008c:	mov	r0, sl
   70090:	mov	r2, r8
   70094:	mov	r3, #0
   70098:	bl	1aa5c <fputs@plt+0x96a8>
   7009c:	str	r0, [r7, #20]
   700a0:	mov	r0, sl
   700a4:	mov	r1, r5
   700a8:	ldr	r5, [sp, #16]
   700ac:	bl	560e4 <fputs@plt+0x44d30>
   700b0:	add	r0, r9, r6
   700b4:	str	r0, [sp]
   700b8:	mov	r0, sl
   700bc:	mov	r1, #47	; 0x2f
   700c0:	mov	r2, r8
   700c4:	mov	r3, r6
   700c8:	bl	4644c <fputs@plt+0x35098>
   700cc:	add	r6, r6, #1
   700d0:	cmp	r4, r6
   700d4:	bne	700b0 <fputs@plt+0x5ecfc>
   700d8:	ldr	r0, [sp, #24]
   700dc:	cmp	r4, r0
   700e0:	bcs	701e8 <fputs@plt+0x5ee34>
   700e4:	movw	r8, #257	; 0x101
   700e8:	ldr	r0, [sp, #12]
   700ec:	ldr	r0, [r0, #48]	; 0x30
   700f0:	ldr	r6, [r0, r4, lsl #2]
   700f4:	add	r7, r4, r9
   700f8:	ldr	r0, [sp, #20]
   700fc:	stm	sp, {r0, r7}
   70100:	ldr	r0, [sp, #32]
   70104:	mov	r1, r6
   70108:	ldr	r2, [sp, #28]
   7010c:	mov	r3, r4
   70110:	bl	6fd34 <fputs@plt+0x5e980>
   70114:	cmp	r7, r0
   70118:	beq	70154 <fputs@plt+0x5eda0>
   7011c:	mov	r5, r0
   70120:	ldr	r0, [sp, #8]
   70124:	cmp	r0, #1
   70128:	bne	70140 <fputs@plt+0x5ed8c>
   7012c:	ldr	r0, [sp, #32]
   70130:	mov	r1, r9
   70134:	bl	58f44 <fputs@plt+0x47b90>
   70138:	mov	r9, r5
   7013c:	b	70154 <fputs@plt+0x5eda0>
   70140:	mov	r0, sl
   70144:	mov	r1, #31
   70148:	mov	r2, r5
   7014c:	mov	r3, r7
   70150:	bl	56a58 <fputs@plt+0x456a4>
   70154:	ldr	r5, [sp, #16]
   70158:	ldrh	r0, [r6, #18]
   7015c:	tst	r0, r8
   70160:	bne	701d8 <fputs@plt+0x5ee24>
   70164:	ldrb	r0, [r6, #21]
   70168:	ldr	r1, [r6]
   7016c:	ldr	r6, [r1, #16]
   70170:	tst	r0, #8
   70174:	bne	701a0 <fputs@plt+0x5edec>
   70178:	mov	r0, r6
   7017c:	bl	5b3b4 <fputs@plt+0x4a000>
   70180:	cmp	r0, #0
   70184:	beq	701a0 <fputs@plt+0x5edec>
   70188:	add	r2, r9, r4
   7018c:	ldr	r0, [sp, #28]
   70190:	ldr	r3, [r0, #12]
   70194:	mov	r0, sl
   70198:	mov	r1, #76	; 0x4c
   7019c:	bl	56a58 <fputs@plt+0x456a4>
   701a0:	cmp	r5, #0
   701a4:	beq	701d8 <fputs@plt+0x5ee24>
   701a8:	ldrb	r1, [r5, r4]
   701ac:	mov	r0, r6
   701b0:	bl	5ae2c <fputs@plt+0x49a78>
   701b4:	cmp	r0, #65	; 0x41
   701b8:	moveq	r0, #65	; 0x41
   701bc:	strbeq	r0, [r5, r4]
   701c0:	ldrb	r1, [r5, r4]
   701c4:	mov	r0, r6
   701c8:	bl	70230 <fputs@plt+0x5ee7c>
   701cc:	cmp	r0, #0
   701d0:	movne	r0, #65	; 0x41
   701d4:	strbne	r0, [r5, r4]
   701d8:	add	r4, r4, #1
   701dc:	ldr	r0, [sp, #24]
   701e0:	cmp	r0, r4
   701e4:	bne	700e8 <fputs@plt+0x5ed34>
   701e8:	ldr	r0, [fp, #8]
   701ec:	str	r5, [r0]
   701f0:	mov	r0, r9
   701f4:	sub	sp, fp, #28
   701f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   701fc:	push	{r4, sl, fp, lr}
   70200:	add	fp, sp, #8
   70204:	mov	r4, r1
   70208:	ldrb	r1, [r2, #21]
   7020c:	tst	r1, #1
   70210:	popeq	{r4, sl, fp, pc}
   70214:	mvn	r1, #0
   70218:	bl	5637c <fputs@plt+0x44fc8>
   7021c:	ldr	r1, [r4, #36]	; 0x24
   70220:	mov	r2, #1
   70224:	strb	r2, [r0, #3]
   70228:	str	r1, [r0, #12]
   7022c:	pop	{r4, sl, fp, pc}
   70230:	push	{fp, lr}
   70234:	mov	fp, sp
   70238:	mov	r2, r0
   7023c:	mov	r0, #1
   70240:	cmp	r1, #65	; 0x41
   70244:	popeq	{fp, pc}
   70248:	ldrb	lr, [r2]
   7024c:	add	r3, lr, #101	; 0x65
   70250:	uxtb	r3, r3
   70254:	cmp	r3, #1
   70258:	bhi	70274 <fputs@plt+0x5eec0>
   7025c:	ldr	r2, [r2, #12]
   70260:	ldrb	lr, [r2]
   70264:	add	r3, lr, #101	; 0x65
   70268:	uxtb	r3, r3
   7026c:	cmp	r3, #2
   70270:	bcc	7025c <fputs@plt+0x5eea8>
   70274:	cmp	lr, #157	; 0x9d
   70278:	ldrbeq	lr, [r2, #38]	; 0x26
   7027c:	sub	ip, lr, #132	; 0x84
   70280:	cmp	ip, #20
   70284:	bhi	702fc <fputs@plt+0x5ef48>
   70288:	add	r3, pc, #0
   7028c:	ldr	pc, [r3, ip, lsl #2]
   70290:	andeq	r0, r7, r4, ror #5
   70294:	andeq	r0, r7, r8, lsl r3
   70298:	andeq	r0, r7, r4, lsl r3
   7029c:	andeq	r0, r7, r0, lsl r3
   702a0:	andeq	r0, r7, r0, lsl r3
   702a4:	andeq	r0, r7, r0, lsl r3
   702a8:	andeq	r0, r7, r0, lsl r3
   702ac:	andeq	r0, r7, r0, lsl r3
   702b0:	andeq	r0, r7, r0, lsl r3
   702b4:	andeq	r0, r7, r0, lsl r3
   702b8:	andeq	r0, r7, r0, lsl r3
   702bc:	andeq	r0, r7, r0, lsl r3
   702c0:	andeq	r0, r7, r0, lsl r3
   702c4:	andeq	r0, r7, r0, lsl r3
   702c8:	andeq	r0, r7, r0, lsl r3
   702cc:	andeq	r0, r7, r0, lsl r3
   702d0:	andeq	r0, r7, r0, lsl r3
   702d4:	andeq	r0, r7, r0, lsl r3
   702d8:	andeq	r0, r7, r0, lsl r3
   702dc:	andeq	r0, r7, r0, lsl r3
   702e0:	andeq	r0, r7, r8, lsr r3
   702e4:	sub	r0, r1, #67	; 0x43
   702e8:	uxtb	r1, r0
   702ec:	mov	r0, #0
   702f0:	cmp	r1, #2
   702f4:	movwcc	r0, #1
   702f8:	pop	{fp, pc}
   702fc:	cmp	lr, #97	; 0x61
   70300:	subeq	r0, r1, #66	; 0x42
   70304:	clzeq	r0, r0
   70308:	lsreq	r0, r0, #5
   7030c:	popeq	{fp, pc}
   70310:	mov	r0, #0
   70314:	pop	{fp, pc}
   70318:	sub	r0, r1, #67	; 0x43
   7031c:	clz	r0, r0
   70320:	lsr	r0, r0, #5
   70324:	sub	r1, r1, #69	; 0x45
   70328:	clz	r1, r1
   7032c:	lsr	r1, r1, #5
   70330:	orr	r0, r1, r0
   70334:	pop	{fp, pc}
   70338:	sub	r0, r1, #67	; 0x43
   7033c:	uxtb	r0, r0
   70340:	mov	r1, #0
   70344:	cmp	r0, #2
   70348:	mov	r0, #0
   7034c:	movwcc	r0, #1
   70350:	ldrsh	r2, [r2, #32]
   70354:	cmp	r2, #0
   70358:	movwlt	r1, #1
   7035c:	and	r0, r0, r1
   70360:	pop	{fp, pc}
   70364:	push	{r4, r5, r6, sl, fp, lr}
   70368:	add	fp, sp, #16
   7036c:	sub	sp, sp, #16
   70370:	cmp	r3, #0
   70374:	beq	703d4 <fputs@plt+0x5f020>
   70378:	mov	r4, r1
   7037c:	mov	r5, r0
   70380:	ldr	r0, [r0, #8]
   70384:	cmp	r2, #1
   70388:	blt	703a8 <fputs@plt+0x5eff4>
   7038c:	ldrb	r1, [r3]
   70390:	cmp	r1, #65	; 0x41
   70394:	bne	703a8 <fputs@plt+0x5eff4>
   70398:	add	r3, r3, #1
   7039c:	add	r4, r4, #1
   703a0:	subs	r2, r2, #1
   703a4:	bgt	7038c <fputs@plt+0x5efd8>
   703a8:	sub	r1, r2, #1
   703ac:	add	r6, r1, #1
   703b0:	cmp	r6, #2
   703b4:	blt	703cc <fputs@plt+0x5f018>
   703b8:	ldrb	r2, [r3, r1]
   703bc:	sub	r1, r1, #1
   703c0:	cmp	r2, #65	; 0x41
   703c4:	beq	703ac <fputs@plt+0x5eff8>
   703c8:	b	703dc <fputs@plt+0x5f028>
   703cc:	cmp	r1, #0
   703d0:	beq	703dc <fputs@plt+0x5f028>
   703d4:	sub	sp, fp, #16
   703d8:	pop	{r4, r5, r6, sl, fp, pc}
   703dc:	mov	r1, #0
   703e0:	stm	sp, {r1, r3, r6}
   703e4:	mov	r1, #48	; 0x30
   703e8:	mov	r2, r4
   703ec:	mov	r3, r6
   703f0:	bl	560f8 <fputs@plt+0x44d44>
   703f4:	mov	r0, r5
   703f8:	mov	r1, r4
   703fc:	mov	r2, r6
   70400:	sub	sp, fp, #16
   70404:	pop	{r4, r5, r6, sl, fp, lr}
   70408:	b	57e3c <fputs@plt+0x46a88>
   7040c:	push	{r4, r5, r6, r7, fp, lr}
   70410:	add	fp, sp, #16
   70414:	sub	sp, sp, #8
   70418:	mov	r5, r1
   7041c:	mov	r6, r0
   70420:	ldr	r7, [r0]
   70424:	ldr	r4, [r7, #8]
   70428:	str	r2, [sp]
   7042c:	mov	r0, r4
   70430:	mov	r1, #112	; 0x70
   70434:	mov	r2, r3
   70438:	mov	r3, #0
   7043c:	bl	4644c <fputs@plt+0x35098>
   70440:	ldrb	r0, [r6, #36]	; 0x24
   70444:	tst	r0, #32
   70448:	beq	70464 <fputs@plt+0x5f0b0>
   7044c:	ldr	r0, [r7, #416]	; 0x1a0
   70450:	cmp	r0, #0
   70454:	moveq	r0, r7
   70458:	ldr	r0, [r0, #336]	; 0x150
   7045c:	cmp	r0, #0
   70460:	beq	7046c <fputs@plt+0x5f0b8>
   70464:	sub	sp, fp, #16
   70468:	pop	{r4, r5, r6, r7, fp, pc}
   7046c:	ldr	r6, [r5, #12]
   70470:	ldrsh	r0, [r6, #34]	; 0x22
   70474:	mov	r1, #4
   70478:	add	r2, r1, r0, lsl #2
   7047c:	ldr	r0, [r7]
   70480:	mov	r3, #0
   70484:	bl	19680 <fputs@plt+0x82cc>
   70488:	cmp	r0, #0
   7048c:	beq	70464 <fputs@plt+0x5f0b0>
   70490:	mov	r2, r0
   70494:	ldrsh	r0, [r6, #34]	; 0x22
   70498:	str	r0, [r2]
   7049c:	ldrh	r0, [r5, #52]	; 0x34
   704a0:	cmp	r0, #2
   704a4:	bcc	704dc <fputs@plt+0x5f128>
   704a8:	ldr	r0, [r5, #4]
   704ac:	ldrh	r1, [r5, #52]	; 0x34
   704b0:	sub	r1, r1, #1
   704b4:	mov	r3, #1
   704b8:	ldrsh	r7, [r0]
   704bc:	cmp	r7, #0
   704c0:	addge	r7, r2, r7, lsl #2
   704c4:	strge	r3, [r7, #4]
   704c8:	add	r7, r3, #1
   704cc:	add	r0, r0, #2
   704d0:	cmp	r3, r1
   704d4:	mov	r3, r7
   704d8:	blt	704b8 <fputs@plt+0x5f104>
   704dc:	mov	r0, r4
   704e0:	mvn	r1, #0
   704e4:	mvn	r3, #14
   704e8:	sub	sp, fp, #16
   704ec:	pop	{r4, r5, r6, r7, fp, lr}
   704f0:	b	1ac10 <fputs@plt+0x985c>
   704f4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   704f8:	add	fp, sp, #24
   704fc:	mov	r4, r1
   70500:	mov	r5, r0
   70504:	ldr	r0, [r1, #16]
   70508:	cmp	r0, #0
   7050c:	beq	70518 <fputs@plt+0x5f164>
   70510:	ldr	r0, [r4, #16]
   70514:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   70518:	ldr	r8, [r4, #12]
   7051c:	ldrh	r0, [r4, #52]	; 0x34
   70520:	add	r2, r0, #1
   70524:	mov	r7, #0
   70528:	mov	r0, #0
   7052c:	mov	r3, #0
   70530:	bl	1a7c8 <fputs@plt+0x9414>
   70534:	str	r0, [r4, #16]
   70538:	cmp	r0, #0
   7053c:	beq	705d4 <fputs@plt+0x5f220>
   70540:	ldrh	r0, [r4, #52]	; 0x34
   70544:	cmp	r0, #0
   70548:	beq	705c0 <fputs@plt+0x5f20c>
   7054c:	mov	r5, #0
   70550:	mvn	r9, #0
   70554:	mov	r6, #0
   70558:	mov	r7, #0
   7055c:	ldr	r0, [r4, #4]
   70560:	add	r0, r0, r6
   70564:	ldrsh	r0, [r0]
   70568:	cmp	r0, r9
   7056c:	ble	70580 <fputs@plt+0x5f1cc>
   70570:	ldr	r1, [r8, #4]
   70574:	add	r0, r1, r0, lsl #4
   70578:	ldrb	r0, [r0, #13]
   7057c:	b	705a0 <fputs@plt+0x5f1ec>
   70580:	mov	r0, #68	; 0x44
   70584:	beq	705a0 <fputs@plt+0x5f1ec>
   70588:	ldr	r0, [r4, #40]	; 0x28
   7058c:	ldr	r0, [r0, #4]
   70590:	ldr	r0, [r0, r5]
   70594:	bl	5ad70 <fputs@plt+0x499bc>
   70598:	cmp	r0, #0
   7059c:	movweq	r0, #65	; 0x41
   705a0:	ldr	r1, [r4, #16]
   705a4:	strb	r0, [r1, r7]
   705a8:	add	r5, r5, #20
   705ac:	add	r6, r6, #2
   705b0:	add	r7, r7, #1
   705b4:	ldrh	r0, [r4, #52]	; 0x34
   705b8:	cmp	r7, r0
   705bc:	bcc	7055c <fputs@plt+0x5f1a8>
   705c0:	ldr	r0, [r4, #16]
   705c4:	mov	r1, #0
   705c8:	strb	r1, [r0, r7]
   705cc:	ldr	r0, [r4, #16]
   705d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   705d4:	mov	r0, r5
   705d8:	bl	19084 <fputs@plt+0x7cd0>
   705dc:	mov	r0, #0
   705e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   705e4:	push	{r4, r5, r6, r7, fp, lr}
   705e8:	add	fp, sp, #16
   705ec:	mov	r5, r0
   705f0:	ldr	r1, [r0]
   705f4:	ldr	r0, [r0, #12]
   705f8:	ldr	r1, [r1]
   705fc:	ldr	r4, [r1]
   70600:	cmp	r0, #1
   70604:	blt	7066c <fputs@plt+0x5f2b8>
   70608:	add	r6, r0, #1
   7060c:	ldr	r0, [r5, #20]
   70610:	add	r7, r0, #12
   70614:	ldrb	r0, [r7, #8]
   70618:	tst	r0, #1
   7061c:	beq	7062c <fputs@plt+0x5f278>
   70620:	ldr	r1, [r7, #-12]
   70624:	mov	r0, r4
   70628:	bl	43f70 <fputs@plt+0x32bbc>
   7062c:	ldrh	r0, [r7, #8]
   70630:	tst	r0, #16
   70634:	bne	70650 <fputs@plt+0x5f29c>
   70638:	tst	r0, #32
   7063c:	beq	7065c <fputs@plt+0x5f2a8>
   70640:	ldr	r1, [r7]
   70644:	mov	r0, r4
   70648:	bl	706b0 <fputs@plt+0x5f2fc>
   7064c:	b	7065c <fputs@plt+0x5f2a8>
   70650:	ldr	r1, [r7]
   70654:	mov	r0, r4
   70658:	bl	70688 <fputs@plt+0x5f2d4>
   7065c:	add	r7, r7, #48	; 0x30
   70660:	sub	r6, r6, #1
   70664:	cmp	r6, #1
   70668:	bgt	70614 <fputs@plt+0x5f260>
   7066c:	ldr	r1, [r5, #20]
   70670:	add	r0, r5, #24
   70674:	cmp	r1, r0
   70678:	popeq	{r4, r5, r6, r7, fp, pc}
   7067c:	mov	r0, r4
   70680:	pop	{r4, r5, r6, r7, fp, lr}
   70684:	b	13cb4 <fputs@plt+0x2900>
   70688:	push	{r4, r5, fp, lr}
   7068c:	add	fp, sp, #8
   70690:	mov	r4, r1
   70694:	mov	r5, r0
   70698:	mov	r0, r1
   7069c:	bl	705e4 <fputs@plt+0x5f230>
   706a0:	mov	r0, r5
   706a4:	mov	r1, r4
   706a8:	pop	{r4, r5, fp, lr}
   706ac:	b	13cb4 <fputs@plt+0x2900>
   706b0:	push	{r4, r5, fp, lr}
   706b4:	add	fp, sp, #8
   706b8:	mov	r4, r1
   706bc:	mov	r5, r0
   706c0:	mov	r0, r1
   706c4:	bl	705e4 <fputs@plt+0x5f230>
   706c8:	mov	r0, r5
   706cc:	mov	r1, r4
   706d0:	pop	{r4, r5, fp, lr}
   706d4:	b	13cb4 <fputs@plt+0x2900>
   706d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   706dc:	add	fp, sp, #28
   706e0:	sub	sp, sp, #12
   706e4:	mov	sl, r3
   706e8:	mov	r8, r2
   706ec:	mov	r9, r1
   706f0:	mov	r4, r0
   706f4:	ldr	r7, [r0, #8]
   706f8:	bl	58f08 <fputs@plt+0x47b54>
   706fc:	mov	r5, r0
   70700:	str	sl, [sp, #4]
   70704:	ldr	r6, [fp, #8]
   70708:	str	r6, [sp]
   7070c:	mov	r0, r7
   70710:	mov	r1, #69	; 0x45
   70714:	mov	r2, r9
   70718:	mov	r3, r8
   7071c:	bl	1aa5c <fputs@plt+0x96a8>
   70720:	str	r5, [sp]
   70724:	mov	r0, r7
   70728:	mov	r1, #49	; 0x31
   7072c:	mov	r2, r6
   70730:	mov	r3, sl
   70734:	bl	4644c <fputs@plt+0x35098>
   70738:	mov	r0, r7
   7073c:	mov	r1, #110	; 0x6e
   70740:	mov	r2, r9
   70744:	mov	r3, r5
   70748:	bl	56a58 <fputs@plt+0x456a4>
   7074c:	mov	r0, r4
   70750:	mov	r1, r5
   70754:	sub	sp, fp, #28
   70758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7075c:	b	58f44 <fputs@plt+0x47b90>
   70760:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70764:	add	fp, sp, #28
   70768:	sub	sp, sp, #52	; 0x34
   7076c:	mov	r8, r1
   70770:	mov	sl, r0
   70774:	ldr	r0, [r1]
   70778:	ldr	r7, [r0]
   7077c:	ldrb	r1, [r1, #28]
   70780:	ldr	r9, [sl, #8]
   70784:	ldr	r0, [sl, #76]	; 0x4c
   70788:	add	r4, r0, #1
   7078c:	str	r4, [sl, #76]	; 0x4c
   70790:	and	r1, r1, #1
   70794:	str	r1, [fp, #-36]	; 0xffffffdc
   70798:	eor	r5, r1, #1
   7079c:	add	r1, r7, r5
   707a0:	ldr	r6, [fp, #12]
   707a4:	str	r6, [sp, #8]
   707a8:	add	r6, r1, r6
   707ac:	ldr	r1, [r8, #4]
   707b0:	str	r1, [sp, #32]
   707b4:	ldr	r1, [fp, #8]
   707b8:	str	r1, [sp, #16]
   707bc:	ldr	r1, [fp, #16]
   707c0:	str	r1, [sp, #40]	; 0x28
   707c4:	cmp	r1, #0
   707c8:	str	r4, [sp, #20]
   707cc:	beq	707dc <fputs@plt+0x5f428>
   707d0:	sub	r0, r3, r7
   707d4:	sub	r0, r0, r5
   707d8:	b	707e8 <fputs@plt+0x5f434>
   707dc:	add	r1, r6, r4
   707e0:	str	r1, [sl, #76]	; 0x4c
   707e4:	add	r0, r0, #2
   707e8:	str	r0, [fp, #-32]	; 0xffffffe0
   707ec:	ldr	r0, [r2, #16]
   707f0:	cmp	r0, #0
   707f4:	str	r6, [sp, #28]
   707f8:	str	r7, [sp, #24]
   707fc:	str	r3, [sp, #12]
   70800:	mov	r4, r5
   70804:	ldreq	r0, [r2, #12]
   70808:	addne	r0, r0, #1
   7080c:	str	r0, [sp, #36]	; 0x24
   70810:	mov	r0, r9
   70814:	bl	57ff0 <fputs@plt+0x46c3c>
   70818:	str	r0, [r8, #24]
   7081c:	ldr	r1, [r8]
   70820:	mov	r0, #5
   70824:	str	r0, [sp]
   70828:	mov	r0, sl
   7082c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   70830:	ldr	r3, [sp, #16]
   70834:	bl	58348 <fputs@plt+0x46f94>
   70838:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7083c:	cmp	r0, #0
   70840:	bne	70860 <fputs@plt+0x5f4ac>
   70844:	ldr	r0, [fp, #-32]	; 0xffffffe0
   70848:	ldr	r1, [sp, #24]
   7084c:	add	r3, r0, r1
   70850:	ldr	r2, [r8, #8]
   70854:	mov	r0, r9
   70858:	mov	r1, #73	; 0x49
   7085c:	bl	56a58 <fputs@plt+0x456a4>
   70860:	mov	r6, r9
   70864:	ldr	r0, [sp, #40]	; 0x28
   70868:	cmp	r0, #0
   7086c:	bne	70890 <fputs@plt+0x5f4dc>
   70870:	ldr	r0, [fp, #-32]	; 0xffffffe0
   70874:	ldr	r1, [sp, #24]
   70878:	add	r0, r0, r1
   7087c:	add	r2, r0, r4
   70880:	mov	r0, sl
   70884:	ldr	r1, [sp, #12]
   70888:	ldr	r3, [sp, #8]
   7088c:	bl	6517c <fputs@plt+0x53dc8>
   70890:	str	sl, [sp, #40]	; 0x28
   70894:	ldr	r5, [sp, #20]
   70898:	str	r5, [sp]
   7089c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   708a0:	ldr	r7, [sp, #32]
   708a4:	add	r2, r9, r7
   708a8:	ldr	r0, [sp, #28]
   708ac:	sub	r3, r0, r7
   708b0:	mov	r4, r6
   708b4:	mov	r0, r6
   708b8:	mov	r1, #49	; 0x31
   708bc:	bl	4644c <fputs@plt+0x35098>
   708c0:	cmp	r7, #1
   708c4:	blt	70a60 <fputs@plt+0x5f6ac>
   708c8:	ldr	r2, [sp, #40]	; 0x28
   708cc:	ldr	r0, [r2, #76]	; 0x4c
   708d0:	ldr	sl, [r8, #4]
   708d4:	add	r1, sl, r0
   708d8:	str	r1, [r2, #76]	; 0x4c
   708dc:	add	r4, r0, #1
   708e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   708e4:	cmp	r0, #0
   708e8:	bne	70900 <fputs@plt+0x5f54c>
   708ec:	ldr	r0, [sp, #24]
   708f0:	add	r2, r9, r0
   708f4:	mov	r0, r6
   708f8:	mov	r1, #46	; 0x2e
   708fc:	b	7090c <fputs@plt+0x5f558>
   70900:	ldr	r2, [r8, #8]
   70904:	mov	r0, r6
   70908:	mov	r1, #59	; 0x3b
   7090c:	bl	57fcc <fputs@plt+0x46c18>
   70910:	str	r0, [fp, #-36]	; 0xffffffdc
   70914:	ldr	r0, [r8, #4]
   70918:	str	r0, [sp]
   7091c:	mov	r0, r6
   70920:	mov	r1, #42	; 0x2a
   70924:	mov	r2, r4
   70928:	mov	r3, r9
   7092c:	bl	4644c <fputs@plt+0x35098>
   70930:	ldr	r1, [r8, #20]
   70934:	mov	r0, r6
   70938:	bl	5637c <fputs@plt+0x44fc8>
   7093c:	mov	r9, r0
   70940:	ldr	r7, [sp, #40]	; 0x28
   70944:	ldr	r0, [r7]
   70948:	ldrb	r0, [r0, #69]	; 0x45
   7094c:	cmp	r0, #0
   70950:	ldr	r1, [sp, #36]	; 0x24
   70954:	bne	70adc <fputs@plt+0x5f728>
   70958:	mov	r0, r4
   7095c:	mov	r4, r6
   70960:	str	r0, [sp, #24]
   70964:	ldr	r0, [sp, #28]
   70968:	sub	r0, r0, sl
   7096c:	str	r0, [r9, #8]
   70970:	ldr	r6, [r9, #16]
   70974:	mov	sl, r1
   70978:	ldrh	r2, [r6, #6]
   7097c:	ldr	r0, [r6, #16]
   70980:	mov	r1, #0
   70984:	bl	11174 <memset@plt>
   70988:	mov	r0, r4
   7098c:	mvn	r1, #0
   70990:	mov	r2, r6
   70994:	mvn	r3, #5
   70998:	bl	1ac10 <fputs@plt+0x985c>
   7099c:	ldr	r1, [r8]
   709a0:	ldrh	r0, [r6, #8]
   709a4:	sub	r3, r0, #1
   709a8:	mov	r0, r7
   709ac:	ldr	r2, [sp, #32]
   709b0:	bl	636ac <fputs@plt+0x522f8>
   709b4:	str	r0, [r9, #16]
   709b8:	mov	r0, r4
   709bc:	bl	5afb8 <fputs@plt+0x49c04>
   709c0:	mov	r6, r0
   709c4:	add	r2, r0, #1
   709c8:	str	r2, [sp]
   709cc:	mov	r0, r4
   709d0:	mov	r1, #43	; 0x2b
   709d4:	mov	r3, #0
   709d8:	bl	4644c <fputs@plt+0x35098>
   709dc:	mov	r0, r4
   709e0:	bl	57ff0 <fputs@plt+0x46c3c>
   709e4:	mov	r3, r0
   709e8:	str	r0, [r8, #16]
   709ec:	ldr	r0, [r7, #76]	; 0x4c
   709f0:	add	r2, r0, #1
   709f4:	str	r2, [r7, #76]	; 0x4c
   709f8:	str	r2, [r8, #12]
   709fc:	mov	r0, r4
   70a00:	mov	r1, #14
   70a04:	bl	56a58 <fputs@plt+0x456a4>
   70a08:	ldr	r2, [r8, #8]
   70a0c:	mov	r0, r4
   70a10:	mov	r1, #120	; 0x78
   70a14:	bl	57fcc <fputs@plt+0x46c18>
   70a18:	cmp	sl, #0
   70a1c:	beq	70a34 <fputs@plt+0x5f680>
   70a20:	ldr	r3, [r8, #24]
   70a24:	mov	r0, r4
   70a28:	mov	r1, #46	; 0x2e
   70a2c:	mov	r2, sl
   70a30:	bl	56a58 <fputs@plt+0x456a4>
   70a34:	mov	r0, r4
   70a38:	ldr	r1, [fp, #-36]	; 0xffffffdc
   70a3c:	bl	560e4 <fputs@plt+0x44d30>
   70a40:	ldr	r3, [r8, #4]
   70a44:	ldr	r0, [sp, #40]	; 0x28
   70a48:	ldr	r1, [fp, #-32]	; 0xffffffe0
   70a4c:	ldr	r2, [sp, #24]
   70a50:	bl	6517c <fputs@plt+0x53dc8>
   70a54:	mov	r0, r4
   70a58:	mov	r1, r6
   70a5c:	bl	560e4 <fputs@plt+0x44d30>
   70a60:	ldrb	r0, [r8, #28]
   70a64:	mov	r1, #109	; 0x6d
   70a68:	tst	r0, #1
   70a6c:	movweq	r1, #110	; 0x6e
   70a70:	ldr	r2, [r8, #8]
   70a74:	mov	r0, r4
   70a78:	mov	r3, r5
   70a7c:	bl	56a58 <fputs@plt+0x456a4>
   70a80:	ldr	r2, [sp, #36]	; 0x24
   70a84:	cmp	r2, #0
   70a88:	beq	70adc <fputs@plt+0x5f728>
   70a8c:	mov	r0, #1
   70a90:	str	r0, [sp]
   70a94:	mov	r0, r4
   70a98:	mov	r1, #140	; 0x8c
   70a9c:	mov	r3, #0
   70aa0:	bl	4644c <fputs@plt+0x35098>
   70aa4:	mov	r6, r0
   70aa8:	ldr	r2, [r8, #8]
   70aac:	mov	r0, r4
   70ab0:	mov	r1, #105	; 0x69
   70ab4:	bl	57fcc <fputs@plt+0x46c18>
   70ab8:	ldr	r2, [r8, #8]
   70abc:	mov	r0, r4
   70ac0:	mov	r1, #95	; 0x5f
   70ac4:	bl	57fcc <fputs@plt+0x46c18>
   70ac8:	mov	r0, r4
   70acc:	mov	r1, r6
   70ad0:	sub	sp, fp, #28
   70ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70ad8:	b	560e4 <fputs@plt+0x44d30>
   70adc:	sub	sp, fp, #28
   70ae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   70ae4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70ae8:	add	fp, sp, #28
   70aec:	sub	sp, sp, #4
   70af0:	mov	r4, r1
   70af4:	ldrb	r1, [r1]
   70af8:	ldr	r3, [r0, #24]
   70afc:	ldr	sl, [r3]
   70b00:	ldr	r2, [r3, #4]
   70b04:	ldr	r5, [r3, #12]
   70b08:	cmp	r1, #154	; 0x9a
   70b0c:	beq	70b24 <fputs@plt+0x5f770>
   70b10:	mov	r6, #0
   70b14:	cmp	r1, #153	; 0x99
   70b18:	beq	70b6c <fputs@plt+0x5f7b8>
   70b1c:	cmp	r1, #152	; 0x98
   70b20:	bne	70d78 <fputs@plt+0x5f9c4>
   70b24:	mov	r6, #1
   70b28:	cmp	r2, #0
   70b2c:	beq	70d78 <fputs@plt+0x5f9c4>
   70b30:	ldr	r0, [r2]
   70b34:	cmp	r0, #1
   70b38:	blt	70d78 <fputs@plt+0x5f9c4>
   70b3c:	add	r0, r2, #52	; 0x34
   70b40:	ldr	r1, [r4, #28]
   70b44:	mov	r3, #0
   70b48:	ldr	r7, [r0]
   70b4c:	cmp	r1, r7
   70b50:	beq	70c40 <fputs@plt+0x5f88c>
   70b54:	add	r0, r0, #72	; 0x48
   70b58:	add	r3, r3, #1
   70b5c:	ldr	r7, [r2]
   70b60:	cmp	r3, r7
   70b64:	blt	70b48 <fputs@plt+0x5f794>
   70b68:	b	70d78 <fputs@plt+0x5f9c4>
   70b6c:	ldrb	r1, [r3, #28]
   70b70:	tst	r1, #8
   70b74:	bne	70d78 <fputs@plt+0x5f9c4>
   70b78:	ldrb	r1, [r4, #38]	; 0x26
   70b7c:	ldr	r0, [r0, #16]
   70b80:	cmp	r0, r1
   70b84:	bne	70d78 <fputs@plt+0x5f9c4>
   70b88:	ldr	r0, [r5, #44]	; 0x2c
   70b8c:	cmp	r0, #1
   70b90:	blt	70bc4 <fputs@plt+0x5f810>
   70b94:	ldr	r7, [r5, #40]	; 0x28
   70b98:	mov	r6, #0
   70b9c:	ldr	r0, [r7, r6, lsl #4]
   70ba0:	mov	r1, r4
   70ba4:	mvn	r2, #0
   70ba8:	bl	59c94 <fputs@plt+0x488e0>
   70bac:	cmp	r0, #0
   70bb0:	beq	70d6c <fputs@plt+0x5f9b8>
   70bb4:	ldr	r0, [r5, #44]	; 0x2c
   70bb8:	add	r6, r6, #1
   70bbc:	cmp	r6, r0
   70bc0:	blt	70b9c <fputs@plt+0x5f7e8>
   70bc4:	ldr	r0, [sl]
   70bc8:	ldrb	r8, [r0, #66]	; 0x42
   70bcc:	mov	r1, r5
   70bd0:	bl	70dcc <fputs@plt+0x5fa18>
   70bd4:	mov	r6, r0
   70bd8:	cmp	r0, #0
   70bdc:	blt	70d6c <fputs@plt+0x5f9b8>
   70be0:	ldr	r9, [r5, #40]	; 0x28
   70be4:	mov	r0, r9
   70be8:	str	r4, [r0, r6, lsl #4]!
   70bec:	ldr	r1, [sl, #76]	; 0x4c
   70bf0:	add	r1, r1, #1
   70bf4:	str	r1, [sl, #76]	; 0x4c
   70bf8:	str	r1, [r0, #8]
   70bfc:	ldr	r1, [r4, #8]
   70c00:	ldr	r7, [r4, #20]
   70c04:	ldr	r0, [sl]
   70c08:	mov	r3, #0
   70c0c:	cmp	r7, #0
   70c10:	mov	r2, #0
   70c14:	ldrne	r2, [r7]
   70c18:	str	r3, [sp]
   70c1c:	mov	r3, r8
   70c20:	bl	1e3d4 <fputs@plt+0xd020>
   70c24:	add	r1, r9, r6, lsl #4
   70c28:	str	r0, [r1, #4]
   70c2c:	ldrb	r0, [r4, #4]
   70c30:	tst	r0, #16
   70c34:	bne	70d5c <fputs@plt+0x5f9a8>
   70c38:	mvn	r0, #0
   70c3c:	b	70d68 <fputs@plt+0x5f9b4>
   70c40:	ldr	r0, [r5, #32]
   70c44:	cmp	r0, #1
   70c48:	blt	70c88 <fputs@plt+0x5f8d4>
   70c4c:	ldr	r0, [r5, #28]
   70c50:	add	r2, r0, #4
   70c54:	mov	r0, #0
   70c58:	ldr	r3, [r2]
   70c5c:	cmp	r3, r1
   70c60:	bne	70c74 <fputs@plt+0x5f8c0>
   70c64:	ldrsh	r3, [r4, #32]
   70c68:	ldr	r7, [r2, #4]
   70c6c:	cmp	r7, r3
   70c70:	beq	70d48 <fputs@plt+0x5f994>
   70c74:	add	r2, r2, #24
   70c78:	add	r0, r0, #1
   70c7c:	ldr	r3, [r5, #32]
   70c80:	cmp	r0, r3
   70c84:	blt	70c58 <fputs@plt+0x5f8a4>
   70c88:	ldr	r0, [sl]
   70c8c:	mov	r1, r5
   70c90:	bl	70d94 <fputs@plt+0x5f9e0>
   70c94:	cmp	r0, #0
   70c98:	blt	70d48 <fputs@plt+0x5f994>
   70c9c:	ldr	r1, [r4, #44]	; 0x2c
   70ca0:	ldr	r8, [r5, #28]
   70ca4:	add	r2, r0, r0, lsl #1
   70ca8:	str	r1, [r8, r2, lsl #3]!
   70cac:	ldr	lr, [r4, #28]
   70cb0:	str	lr, [r8, #4]
   70cb4:	ldrsh	r2, [r4, #32]
   70cb8:	str	r2, [r8, #8]
   70cbc:	ldr	r1, [sl, #76]	; 0x4c
   70cc0:	add	r1, r1, #1
   70cc4:	str	r1, [sl, #76]	; 0x4c
   70cc8:	mvn	r3, #0
   70ccc:	str	r3, [r8, #12]!
   70cd0:	stmib	r8, {r1, r4}
   70cd4:	ldr	r7, [r5, #24]
   70cd8:	cmp	r7, #0
   70cdc:	beq	70d2c <fputs@plt+0x5f978>
   70ce0:	ldr	r9, [r7]
   70ce4:	cmp	r9, #1
   70ce8:	blt	70d2c <fputs@plt+0x5f978>
   70cec:	uxth	ip, r2
   70cf0:	ldr	r2, [r7, #4]
   70cf4:	mov	r7, #0
   70cf8:	ldr	r1, [r2]
   70cfc:	ldrb	r3, [r1]
   70d00:	cmp	r3, #152	; 0x98
   70d04:	bne	70d1c <fputs@plt+0x5f968>
   70d08:	ldr	r3, [r1, #28]
   70d0c:	cmp	r3, lr
   70d10:	ldrheq	r1, [r1, #32]
   70d14:	cmpeq	r1, ip
   70d18:	beq	70d84 <fputs@plt+0x5f9d0>
   70d1c:	add	r2, r2, #20
   70d20:	add	r7, r7, #1
   70d24:	cmp	r7, r9
   70d28:	blt	70cf8 <fputs@plt+0x5f944>
   70d2c:	ldr	r1, [r8]
   70d30:	cmn	r1, #1
   70d34:	bgt	70d48 <fputs@plt+0x5f994>
   70d38:	ldr	r1, [r5, #12]
   70d3c:	add	r2, r1, #1
   70d40:	str	r2, [r5, #12]
   70d44:	str	r1, [r8]
   70d48:	mov	r1, #154	; 0x9a
   70d4c:	strb	r1, [r4]
   70d50:	str	r5, [r4, #40]	; 0x28
   70d54:	strh	r0, [r4, #34]	; 0x22
   70d58:	b	70d78 <fputs@plt+0x5f9c4>
   70d5c:	ldr	r0, [sl, #72]	; 0x48
   70d60:	add	r2, r0, #1
   70d64:	str	r2, [sl, #72]	; 0x48
   70d68:	str	r0, [r1, #12]
   70d6c:	str	r5, [r4, #40]	; 0x28
   70d70:	strh	r6, [r4, #34]	; 0x22
   70d74:	mov	r6, #1
   70d78:	mov	r0, r6
   70d7c:	sub	sp, fp, #28
   70d80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   70d84:	str	r7, [r8]
   70d88:	b	70d48 <fputs@plt+0x5f994>
   70d8c:	mov	r0, #0
   70d90:	bx	lr
   70d94:	push	{r4, sl, fp, lr}
   70d98:	add	fp, sp, #8
   70d9c:	sub	sp, sp, #8
   70da0:	mov	r4, r1
   70da4:	ldr	r1, [r1, #28]
   70da8:	add	r2, sp, #4
   70dac:	str	r2, [sp]
   70db0:	add	r3, r4, #32
   70db4:	mov	r2, #24
   70db8:	bl	70e04 <fputs@plt+0x5fa50>
   70dbc:	str	r0, [r4, #28]
   70dc0:	ldr	r0, [sp, #4]
   70dc4:	sub	sp, fp, #8
   70dc8:	pop	{r4, sl, fp, pc}
   70dcc:	push	{r4, sl, fp, lr}
   70dd0:	add	fp, sp, #8
   70dd4:	sub	sp, sp, #8
   70dd8:	mov	r4, r1
   70ddc:	ldr	r1, [r1, #40]	; 0x28
   70de0:	add	r2, sp, #4
   70de4:	str	r2, [sp]
   70de8:	add	r3, r4, #44	; 0x2c
   70dec:	mov	r2, #16
   70df0:	bl	70e04 <fputs@plt+0x5fa50>
   70df4:	str	r0, [r4, #40]	; 0x28
   70df8:	ldr	r0, [sp, #4]
   70dfc:	sub	sp, fp, #8
   70e00:	pop	{r4, sl, fp, pc}
   70e04:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   70e08:	add	fp, sp, #24
   70e0c:	mov	r4, r3
   70e10:	mov	r5, r2
   70e14:	mov	r9, r1
   70e18:	ldr	r6, [r3]
   70e1c:	sub	r1, r6, #1
   70e20:	ldr	r8, [fp, #8]
   70e24:	tst	r1, r6
   70e28:	beq	70e34 <fputs@plt+0x5fa80>
   70e2c:	mov	r7, r9
   70e30:	b	70e5c <fputs@plt+0x5faa8>
   70e34:	lsl	r1, r6, #1
   70e38:	cmp	r6, #0
   70e3c:	movweq	r1, #1
   70e40:	mul	r2, r1, r5
   70e44:	asr	r3, r2, #31
   70e48:	mov	r1, r9
   70e4c:	bl	20938 <fputs@plt+0xf584>
   70e50:	mov	r7, r0
   70e54:	cmp	r0, #0
   70e58:	beq	70e84 <fputs@plt+0x5fad0>
   70e5c:	mla	r0, r6, r5, r7
   70e60:	mov	r1, #0
   70e64:	mov	r2, r5
   70e68:	bl	11174 <memset@plt>
   70e6c:	str	r6, [r8]
   70e70:	ldr	r0, [r4]
   70e74:	add	r0, r0, #1
   70e78:	str	r0, [r4]
   70e7c:	mov	r0, r7
   70e80:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   70e84:	mvn	r0, #0
   70e88:	str	r0, [r8]
   70e8c:	mov	r0, r9
   70e90:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   70e94:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   70e98:	add	fp, sp, #24
   70e9c:	sub	sp, sp, #40	; 0x28
   70ea0:	ldr	r5, [r0, #8]
   70ea4:	str	r0, [sp, #8]
   70ea8:	str	r1, [sp, #12]
   70eac:	ldr	r0, [r2]
   70eb0:	cmp	r0, #1
   70eb4:	blt	70f0c <fputs@plt+0x5fb58>
   70eb8:	mov	r4, r2
   70ebc:	mov	r6, #0
   70ec0:	add	r8, sp, #8
   70ec4:	mvn	r9, #0
   70ec8:	mov	r7, #0
   70ecc:	ldr	r0, [r4, #4]
   70ed0:	ldr	r1, [r0, r6]
   70ed4:	mov	r0, r8
   70ed8:	mov	r2, #0
   70edc:	bl	60c94 <fputs@plt+0x4f8e0>
   70ee0:	mov	r3, r0
   70ee4:	str	r9, [sp]
   70ee8:	mov	r0, r5
   70eec:	mov	r1, r7
   70ef0:	mov	r2, #1
   70ef4:	bl	473dc <fputs@plt+0x36028>
   70ef8:	add	r6, r6, #20
   70efc:	add	r7, r7, #1
   70f00:	ldr	r0, [r4]
   70f04:	cmp	r7, r0
   70f08:	blt	70ecc <fputs@plt+0x5fb18>
   70f0c:	sub	sp, fp, #24
   70f10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   70f14:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   70f18:	add	fp, sp, #24
   70f1c:	mov	r6, r2
   70f20:	ldr	r2, [r0]
   70f24:	ldrb	r2, [r2, #26]
   70f28:	mov	r9, #0
   70f2c:	ldr	r8, [fp, #8]
   70f30:	tst	r2, #128	; 0x80
   70f34:	mov	r7, #0
   70f38:	beq	70f94 <fputs@plt+0x5fbe0>
   70f3c:	mov	r5, r3
   70f40:	bl	6217c <fputs@plt+0x50dc8>
   70f44:	cmp	r0, #0
   70f48:	beq	70f8c <fputs@plt+0x5fbd8>
   70f4c:	mov	r9, r0
   70f50:	mov	r7, #0
   70f54:	mov	r4, r0
   70f58:	ldrb	r0, [r4, #8]
   70f5c:	cmp	r0, r6
   70f60:	bne	70f7c <fputs@plt+0x5fbc8>
   70f64:	ldr	r0, [r4, #16]
   70f68:	mov	r1, r5
   70f6c:	bl	71820 <fputs@plt+0x6046c>
   70f70:	cmp	r0, #0
   70f74:	ldrbne	r0, [r4, #9]
   70f78:	orrne	r7, r7, r0
   70f7c:	ldr	r4, [r4, #32]
   70f80:	cmp	r4, #0
   70f84:	bne	70f58 <fputs@plt+0x5fba4>
   70f88:	b	70f94 <fputs@plt+0x5fbe0>
   70f8c:	mov	r9, #0
   70f90:	mov	r7, #0
   70f94:	cmp	r8, #0
   70f98:	strne	r7, [r8]
   70f9c:	cmp	r7, #0
   70fa0:	moveq	r9, r7
   70fa4:	mov	r0, r9
   70fa8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   70fac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   70fb0:	add	fp, sp, #24
   70fb4:	ldr	r0, [r0]
   70fb8:	ldrb	r0, [r0, #26]
   70fbc:	mov	r8, #0
   70fc0:	tst	r0, #8
   70fc4:	bne	70fd0 <fputs@plt+0x5fc1c>
   70fc8:	mov	r0, r8
   70fcc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   70fd0:	mov	r7, r2
   70fd4:	mov	r5, r1
   70fd8:	cmp	r2, #0
   70fdc:	beq	71054 <fputs@plt+0x5fca0>
   70fe0:	mov	r6, r3
   70fe4:	ldr	r4, [r5, #16]
   70fe8:	b	70ff0 <fputs@plt+0x5fc3c>
   70fec:	ldr	r4, [r4, #4]
   70ff0:	mov	r0, r5
   70ff4:	cmp	r4, #0
   70ff8:	beq	71018 <fputs@plt+0x5fc64>
   70ffc:	mov	r1, r4
   71000:	mov	r2, r7
   71004:	mov	r3, r6
   71008:	bl	71894 <fputs@plt+0x604e0>
   7100c:	cmp	r0, #0
   71010:	beq	70fec <fputs@plt+0x5fc38>
   71014:	b	7107c <fputs@plt+0x5fcc8>
   71018:	bl	6216c <fputs@plt+0x50db8>
   7101c:	cmp	r0, #0
   71020:	beq	70fc8 <fputs@plt+0x5fc14>
   71024:	mov	r4, r0
   71028:	mov	r0, r5
   7102c:	mov	r1, r4
   71030:	mov	r2, r7
   71034:	mov	r3, r6
   71038:	bl	718fc <fputs@plt+0x60548>
   7103c:	cmp	r0, #0
   71040:	bne	7107c <fputs@plt+0x5fcc8>
   71044:	ldr	r4, [r4, #12]
   71048:	cmp	r4, #0
   7104c:	bne	71028 <fputs@plt+0x5fc74>
   71050:	b	70fc8 <fputs@plt+0x5fc14>
   71054:	mov	r0, r5
   71058:	bl	6216c <fputs@plt+0x50db8>
   7105c:	mov	r8, #1
   71060:	cmp	r0, #0
   71064:	bne	70fc8 <fputs@plt+0x5fc14>
   71068:	ldr	r8, [r5, #16]
   7106c:	cmp	r8, #0
   71070:	movwne	r8, #1
   71074:	mov	r0, r8
   71078:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7107c:	mov	r8, #1
   71080:	mov	r0, r8
   71084:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   71088:	push	{r4, r5, r6, r7, fp, lr}
   7108c:	add	fp, sp, #16
   71090:	mov	r6, r2
   71094:	mov	r5, r1
   71098:	mov	r4, r0
   7109c:	ldrb	r7, [r1, #42]	; 0x2a
   710a0:	tst	r7, #16
   710a4:	beq	710c8 <fputs@plt+0x5fd14>
   710a8:	ldr	r0, [r4]
   710ac:	mov	r1, r5
   710b0:	bl	45b98 <fputs@plt+0x347e4>
   710b4:	ldr	r0, [r0, #4]
   710b8:	ldr	r0, [r0]
   710bc:	ldr	r0, [r0, #52]	; 0x34
   710c0:	cmp	r0, #0
   710c4:	beq	710f8 <fputs@plt+0x5fd44>
   710c8:	tst	r7, #1
   710cc:	beq	710e8 <fputs@plt+0x5fd34>
   710d0:	ldr	r0, [r4]
   710d4:	ldrb	r0, [r0, #25]
   710d8:	tst	r0, #8
   710dc:	ldrbeq	r0, [r4, #18]
   710e0:	cmpeq	r0, #0
   710e4:	beq	710f8 <fputs@plt+0x5fd44>
   710e8:	mov	r0, #0
   710ec:	cmp	r6, #0
   710f0:	beq	71108 <fputs@plt+0x5fd54>
   710f4:	pop	{r4, r5, r6, r7, fp, pc}
   710f8:	ldr	r2, [r5]
   710fc:	movw	r1, #28017	; 0x6d71
   71100:	movt	r1, #8
   71104:	b	71120 <fputs@plt+0x5fd6c>
   71108:	ldr	r1, [r5, #12]
   7110c:	cmp	r1, #0
   71110:	popeq	{r4, r5, r6, r7, fp, pc}
   71114:	ldr	r2, [r5]
   71118:	movw	r1, #28046	; 0x6d8e
   7111c:	movt	r1, #8
   71120:	mov	r0, r4
   71124:	bl	1a8e8 <fputs@plt+0x9534>
   71128:	mov	r0, #1
   7112c:	pop	{r4, r5, r6, r7, fp, pc}
   71130:	str	r0, [r1, #4]
   71134:	ldr	r3, [r0, #496]	; 0x1f0
   71138:	str	r3, [r1]
   7113c:	str	r2, [r0, #496]	; 0x1f0
   71140:	bx	lr
   71144:	ldrb	r1, [r0, #89]	; 0x59
   71148:	orr	r1, r1, #4
   7114c:	strb	r1, [r0, #89]	; 0x59
   71150:	bx	lr
   71154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71158:	add	fp, sp, #28
   7115c:	sub	sp, sp, #52	; 0x34
   71160:	str	r3, [sp, #28]
   71164:	mov	r6, r2
   71168:	mov	r7, r1
   7116c:	mov	r5, r0
   71170:	ldr	r1, [r1, #64]	; 0x40
   71174:	ldr	r4, [r0]
   71178:	mov	r0, r4
   7117c:	bl	1aa0c <fputs@plt+0x9658>
   71180:	mov	sl, r0
   71184:	mov	r8, #0
   71188:	mov	r0, r4
   7118c:	mov	r1, r6
   71190:	mov	r2, #0
   71194:	bl	5a3c8 <fputs@plt+0x49014>
   71198:	mov	r9, r0
   7119c:	mov	r0, r4
   711a0:	mov	r1, #0
   711a4:	mov	r2, #0
   711a8:	mov	r3, #0
   711ac:	bl	4e2d4 <fputs@plt+0x3cf20>
   711b0:	mov	r6, r0
   711b4:	cmp	r0, #0
   711b8:	beq	711e0 <fputs@plt+0x5fe2c>
   711bc:	ldr	r1, [r7]
   711c0:	mov	r0, r4
   711c4:	bl	1945c <fputs@plt+0x80a8>
   711c8:	str	r0, [r6, #16]
   711cc:	ldr	r0, [r4, #16]
   711d0:	ldr	r1, [r0, sl, lsl #4]
   711d4:	mov	r0, r4
   711d8:	bl	1945c <fputs@plt+0x80a8>
   711dc:	str	r0, [r6, #12]
   711e0:	mov	r0, #65536	; 0x10000
   711e4:	str	r8, [sp]
   711e8:	str	r8, [sp, #4]
   711ec:	str	r8, [sp, #8]
   711f0:	str	r0, [sp, #12]
   711f4:	str	r8, [sp, #16]
   711f8:	str	r8, [sp, #20]
   711fc:	mov	r0, r5
   71200:	mov	r1, #0
   71204:	mov	r2, r6
   71208:	mov	r3, r9
   7120c:	bl	4deb0 <fputs@plt+0x3cafc>
   71210:	mov	r6, r0
   71214:	add	r7, sp, #32
   71218:	mov	r0, r7
   7121c:	mov	r1, #12
   71220:	ldr	r2, [sp, #28]
   71224:	bl	5af14 <fputs@plt+0x49b60>
   71228:	mov	r0, r5
   7122c:	mov	r1, r6
   71230:	mov	r2, r7
   71234:	bl	4c8d4 <fputs@plt+0x3b520>
   71238:	mov	r0, r4
   7123c:	mov	r1, r6
   71240:	bl	4408c <fputs@plt+0x32cd8>
   71244:	sub	sp, fp, #28
   71248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7124c:	ldr	r2, [r0, #60]	; 0x3c
   71250:	ldr	r3, [r0, #64]	; 0x40
   71254:	stm	r1, {r2, r3}
   71258:	ldrb	r0, [r0, #40]	; 0x28
   7125c:	bx	lr
   71260:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71264:	add	fp, sp, #28
   71268:	sub	sp, sp, #28
   7126c:	mov	r4, r0
   71270:	ldrb	r0, [r1, #42]	; 0x2a
   71274:	mov	r8, #0
   71278:	tst	r0, #16
   7127c:	bne	7141c <fputs@plt+0x60068>
   71280:	mov	sl, r2
   71284:	mov	r7, r1
   71288:	str	r3, [sp, #20]
   7128c:	ldr	r8, [fp, #16]
   71290:	ldr	r5, [fp, #8]
   71294:	ldr	r1, [r1, #64]	; 0x40
   71298:	ldr	r0, [r4]
   7129c:	bl	1aa0c <fputs@plt+0x9658>
   712a0:	str	r0, [sp, #24]
   712a4:	mov	r0, r4
   712a8:	bl	56018 <fputs@plt+0x44c64>
   712ac:	mov	r6, r0
   712b0:	cmn	r5, #1
   712b4:	ldrle	r5, [r4, #72]	; 0x48
   712b8:	cmp	r8, #0
   712bc:	strne	r5, [r8]
   712c0:	ldr	r8, [fp, #20]
   712c4:	ldr	r1, [fp, #12]
   712c8:	ldrb	r0, [r7, #42]	; 0x2a
   712cc:	tst	r0, #32
   712d0:	bne	71304 <fputs@plt+0x5ff50>
   712d4:	cmp	r1, #0
   712d8:	beq	712e8 <fputs@plt+0x5ff34>
   712dc:	ldrb	r0, [r1]
   712e0:	cmp	r0, #0
   712e4:	beq	71304 <fputs@plt+0x5ff50>
   712e8:	str	sl, [sp]
   712ec:	mov	r0, r4
   712f0:	mov	r1, r5
   712f4:	ldr	r2, [sp, #24]
   712f8:	mov	r3, r7
   712fc:	bl	563b0 <fputs@plt+0x44ffc>
   71300:	b	71328 <fputs@plt+0x5ff74>
   71304:	ldr	r0, [r7]
   71308:	ldr	r2, [r7, #28]
   7130c:	str	r0, [sp]
   71310:	sub	r0, sl, #55	; 0x37
   71314:	clz	r0, r0
   71318:	lsr	r3, r0, #5
   7131c:	mov	r0, r4
   71320:	ldr	r1, [sp, #24]
   71324:	bl	56498 <fputs@plt+0x450e4>
   71328:	str	r5, [sp, #8]
   7132c:	add	r0, r5, #1
   71330:	cmp	r8, #0
   71334:	strne	r0, [r8]
   71338:	str	r7, [sp, #12]
   7133c:	ldr	r9, [r7, #8]
   71340:	cmp	r9, #0
   71344:	beq	7140c <fputs@plt+0x60058>
   71348:	mov	r7, sl
   7134c:	ldr	r0, [fp, #12]
   71350:	add	r0, r0, #1
   71354:	str	r0, [sp, #16]
   71358:	ldr	r0, [sp, #8]
   7135c:	add	r5, r0, #1
   71360:	mov	r8, #0
   71364:	add	sl, r5, r8
   71368:	ldr	r0, [fp, #12]
   7136c:	cmp	r0, #0
   71370:	beq	71384 <fputs@plt+0x5ffd0>
   71374:	ldr	r0, [sp, #16]
   71378:	ldrb	r0, [r0, r8]
   7137c:	cmp	r0, #0
   71380:	beq	713ac <fputs@plt+0x5fff8>
   71384:	ldr	r3, [r9, #44]	; 0x2c
   71388:	ldr	r0, [sp, #24]
   7138c:	str	r0, [sp]
   71390:	mov	r0, r6
   71394:	mov	r1, r7
   71398:	mov	r2, sl
   7139c:	bl	4644c <fputs@plt+0x35098>
   713a0:	mov	r0, r4
   713a4:	mov	r1, r9
   713a8:	bl	56568 <fputs@plt+0x451b4>
   713ac:	ldrb	r0, [r9, #55]	; 0x37
   713b0:	and	r0, r0, #3
   713b4:	cmp	r0, #2
   713b8:	bne	713cc <fputs@plt+0x60018>
   713bc:	ldr	r0, [sp, #12]
   713c0:	ldrb	r0, [r0, #42]	; 0x2a
   713c4:	tst	r0, #32
   713c8:	bne	713dc <fputs@plt+0x60028>
   713cc:	mov	r0, r6
   713d0:	ldr	r1, [sp, #20]
   713d4:	bl	1aaa0 <fputs@plt+0x96ec>
   713d8:	b	713ec <fputs@plt+0x60038>
   713dc:	ldr	r0, [fp, #16]
   713e0:	cmp	r0, #0
   713e4:	ldrne	r0, [fp, #16]
   713e8:	strne	sl, [r0]
   713ec:	add	r8, r8, #1
   713f0:	ldr	r9, [r9, #20]
   713f4:	cmp	r9, #0
   713f8:	bne	71364 <fputs@plt+0x5ffb0>
   713fc:	ldr	r0, [sp, #8]
   71400:	add	r0, r0, r8
   71404:	add	r0, r0, #1
   71408:	b	71410 <fputs@plt+0x6005c>
   7140c:	mov	r8, #0
   71410:	ldr	r1, [r4, #72]	; 0x48
   71414:	cmp	r0, r1
   71418:	strgt	r0, [r4, #72]	; 0x48
   7141c:	mov	r0, r8
   71420:	sub	sp, fp, #28
   71424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71428:	push	{r4, r5, fp, lr}
   7142c:	add	fp, sp, #8
   71430:	mov	r4, r1
   71434:	ldr	r5, [r0, #416]	; 0x1a0
   71438:	cmp	r5, #0
   7143c:	moveq	r5, r0
   71440:	ldr	r2, [r5, #456]	; 0x1c8
   71444:	cmp	r2, #1
   71448:	blt	71470 <fputs@plt+0x600bc>
   7144c:	ldr	r0, [r5, #524]	; 0x20c
   71450:	mov	r1, #0
   71454:	ldr	r2, [r0, r1, lsl #2]
   71458:	cmp	r2, r4
   7145c:	popeq	{r4, r5, fp, pc}
   71460:	add	r1, r1, #1
   71464:	ldr	r2, [r5, #456]	; 0x1c8
   71468:	cmp	r1, r2
   7146c:	blt	71454 <fputs@plt+0x600a0>
   71470:	mov	r0, #4
   71474:	add	r2, r0, r2, lsl #2
   71478:	asr	r3, r2, #31
   7147c:	ldr	r0, [r5, #524]	; 0x20c
   71480:	bl	14344 <fputs@plt+0x2f90>
   71484:	cmp	r0, #0
   71488:	beq	714a4 <fputs@plt+0x600f0>
   7148c:	str	r0, [r5, #524]	; 0x20c
   71490:	ldr	r1, [r5, #456]	; 0x1c8
   71494:	add	r2, r1, #1
   71498:	str	r2, [r5, #456]	; 0x1c8
   7149c:	str	r4, [r0, r1, lsl #2]
   714a0:	pop	{r4, r5, fp, pc}
   714a4:	ldr	r0, [r5]
   714a8:	pop	{r4, r5, fp, lr}
   714ac:	b	19084 <fputs@plt+0x7cd0>
   714b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   714b4:	add	fp, sp, #28
   714b8:	sub	sp, sp, #76	; 0x4c
   714bc:	mov	r9, r3
   714c0:	mov	r6, r2
   714c4:	mov	r5, r1
   714c8:	mov	r7, r0
   714cc:	ldr	r4, [r0, #8]
   714d0:	mov	r0, r4
   714d4:	bl	57ff0 <fputs@plt+0x46c3c>
   714d8:	mov	r8, r0
   714dc:	ldrb	r0, [r5, #42]	; 0x2a
   714e0:	mov	r1, #68	; 0x44
   714e4:	tst	r0, #32
   714e8:	movweq	r1, #70	; 0x46
   714ec:	str	r1, [fp, #-48]	; 0xffffffd0
   714f0:	ldr	r0, [fp, #32]
   714f4:	str	r0, [fp, #-44]	; 0xffffffd4
   714f8:	ldr	r0, [fp, #28]
   714fc:	ldr	sl, [fp, #24]
   71500:	ldr	r1, [fp, #20]
   71504:	str	r1, [sp, #40]	; 0x28
   71508:	ldr	r1, [fp, #16]
   7150c:	str	r1, [sp, #52]	; 0x34
   71510:	ldr	r1, [fp, #12]
   71514:	str	r1, [fp, #-40]	; 0xffffffd8
   71518:	ldr	r1, [fp, #8]
   7151c:	str	r1, [sp, #36]	; 0x24
   71520:	str	r0, [sp, #44]	; 0x2c
   71524:	cmp	r0, #0
   71528:	bne	71550 <fputs@plt+0x6019c>
   7152c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   71530:	str	r0, [sp]
   71534:	ldr	r0, [sp, #52]	; 0x34
   71538:	str	r0, [sp, #4]
   7153c:	mov	r0, r4
   71540:	ldr	r1, [fp, #-48]	; 0xffffffd0
   71544:	mov	r2, r9
   71548:	mov	r3, r8
   7154c:	bl	1aa5c <fputs@plt+0x96a8>
   71550:	mov	r0, #0
   71554:	str	r0, [fp, #-32]	; 0xffffffe0
   71558:	mov	r0, r7
   7155c:	mov	r1, r5
   71560:	mov	r2, #0
   71564:	mov	r3, #0
   71568:	bl	70fac <fputs@plt+0x5fbf8>
   7156c:	cmp	r6, #0
   71570:	str	r6, [fp, #-36]	; 0xffffffdc
   71574:	cmpeq	r0, #0
   71578:	beq	716e8 <fputs@plt+0x60334>
   7157c:	str	r8, [sp, #32]
   71580:	mov	r0, #3
   71584:	str	sl, [sp, #48]	; 0x30
   71588:	stm	sp, {r0, r5, sl}
   7158c:	mov	sl, #0
   71590:	mov	r0, r7
   71594:	mov	r1, r6
   71598:	mov	r2, #0
   7159c:	mov	r3, #0
   715a0:	bl	719d4 <fputs@plt+0x60620>
   715a4:	mov	r8, r0
   715a8:	mov	r0, r7
   715ac:	mov	r1, r5
   715b0:	bl	71a7c <fputs@plt+0x606c8>
   715b4:	str	r0, [sp, #24]
   715b8:	ldrsh	r0, [r5, #34]	; 0x22
   715bc:	ldr	r6, [r7, #76]	; 0x4c
   715c0:	add	r3, r6, #1
   715c4:	add	r0, r3, r0
   715c8:	str	r7, [sp, #28]
   715cc:	str	r0, [r7, #76]	; 0x4c
   715d0:	mov	r0, r4
   715d4:	mov	r1, #30
   715d8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   715dc:	str	r3, [fp, #-32]	; 0xffffffe0
   715e0:	bl	56a58 <fputs@plt+0x456a4>
   715e4:	ldrsh	r0, [r5, #34]	; 0x22
   715e8:	cmp	r0, #1
   715ec:	blt	71644 <fputs@plt+0x60290>
   715f0:	ldr	r0, [sp, #24]
   715f4:	orr	r8, r0, r8
   715f8:	add	r6, r6, #2
   715fc:	mov	r7, #1
   71600:	cmn	r8, #1
   71604:	beq	71618 <fputs@plt+0x60264>
   71608:	cmp	sl, #31
   7160c:	bhi	71634 <fputs@plt+0x60280>
   71610:	tst	r8, r7, lsl sl
   71614:	beq	71634 <fputs@plt+0x60280>
   71618:	add	r0, r6, sl
   7161c:	str	r0, [sp]
   71620:	mov	r0, r4
   71624:	mov	r1, r5
   71628:	mov	r2, r9
   7162c:	mov	r3, sl
   71630:	bl	594e8 <fputs@plt+0x48134>
   71634:	ldrsh	r0, [r5, #34]	; 0x22
   71638:	add	sl, sl, #1
   7163c:	cmp	sl, r0
   71640:	blt	71600 <fputs@plt+0x6024c>
   71644:	mov	r0, r4
   71648:	bl	5afb8 <fputs@plt+0x49c04>
   7164c:	str	r0, [sp, #24]
   71650:	mov	r0, #1
   71654:	stm	sp, {r0, r5}
   71658:	ldr	sl, [fp, #-32]	; 0xffffffe0
   7165c:	str	sl, [sp, #8]
   71660:	ldr	r0, [sp, #48]	; 0x30
   71664:	str	r0, [sp, #12]
   71668:	ldr	r8, [sp, #32]
   7166c:	str	r8, [sp, #16]
   71670:	ldr	r7, [sp, #28]
   71674:	mov	r0, r7
   71678:	ldr	r6, [fp, #-36]	; 0xffffffdc
   7167c:	mov	r1, r6
   71680:	mov	r2, #109	; 0x6d
   71684:	mov	r3, #0
   71688:	bl	71b8c <fputs@plt+0x607d8>
   7168c:	mov	r0, r4
   71690:	bl	5afb8 <fputs@plt+0x49c04>
   71694:	ldr	r1, [sp, #24]
   71698:	cmp	r1, r0
   7169c:	bge	716c4 <fputs@plt+0x60310>
   716a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   716a4:	str	r0, [sp]
   716a8:	ldr	r0, [sp, #52]	; 0x34
   716ac:	str	r0, [sp, #4]
   716b0:	mov	r0, r4
   716b4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   716b8:	mov	r2, r9
   716bc:	mov	r3, r8
   716c0:	bl	1aa5c <fputs@plt+0x96a8>
   716c4:	mov	r0, #0
   716c8:	str	r0, [sp]
   716cc:	str	r0, [sp, #4]
   716d0:	mov	r0, r7
   716d4:	mov	r1, r5
   716d8:	mov	r2, sl
   716dc:	mov	r3, #0
   716e0:	bl	71c24 <fputs@plt+0x60870>
   716e4:	ldr	sl, [sp, #48]	; 0x30
   716e8:	ldr	r0, [r5, #12]
   716ec:	cmp	r0, #0
   716f0:	bne	7179c <fputs@plt+0x603e8>
   716f4:	mov	r0, #0
   716f8:	str	r0, [sp]
   716fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   71700:	str	r0, [sp, #4]
   71704:	mov	r0, r7
   71708:	mov	r1, r5
   7170c:	mov	r2, r9
   71710:	ldr	r3, [sp, #36]	; 0x24
   71714:	bl	72184 <fputs@plt+0x60dd0>
   71718:	ldr	r6, [sp, #40]	; 0x28
   7171c:	cmp	r6, #0
   71720:	mov	r3, r6
   71724:	movwne	r3, #1
   71728:	mov	r0, r4
   7172c:	mov	r1, #95	; 0x5f
   71730:	mov	r2, r9
   71734:	bl	56a58 <fputs@plt+0x456a4>
   71738:	cmp	r6, #0
   7173c:	beq	71754 <fputs@plt+0x603a0>
   71740:	ldr	r2, [r5]
   71744:	mov	r0, r4
   71748:	mvn	r1, #0
   7174c:	mov	r3, #0
   71750:	bl	1ac10 <fputs@plt+0x985c>
   71754:	ldr	r9, [sp, #44]	; 0x2c
   71758:	cmp	r9, #0
   7175c:	beq	7176c <fputs@plt+0x603b8>
   71760:	mov	r0, r4
   71764:	mov	r1, #4
   71768:	bl	1aaa0 <fputs@plt+0x96ec>
   7176c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   71770:	cmp	r2, #0
   71774:	blt	71784 <fputs@plt+0x603d0>
   71778:	mov	r0, r4
   7177c:	mov	r1, #95	; 0x5f
   71780:	bl	57fcc <fputs@plt+0x46c18>
   71784:	sub	r0, r9, #2
   71788:	clz	r0, r0
   7178c:	lsr	r0, r0, #5
   71790:	lsl	r1, r0, #1
   71794:	mov	r0, r4
   71798:	bl	1aaa0 <fputs@plt+0x96ec>
   7179c:	mov	r0, #0
   717a0:	str	r0, [sp]
   717a4:	str	r0, [sp, #4]
   717a8:	mov	r0, r7
   717ac:	mov	r1, r5
   717b0:	mov	r2, #0
   717b4:	ldr	r6, [fp, #-32]	; 0xffffffe0
   717b8:	mov	r3, r6
   717bc:	bl	722a8 <fputs@plt+0x60ef4>
   717c0:	mov	r0, #2
   717c4:	stm	sp, {r0, r5, r6, sl}
   717c8:	str	r8, [sp, #16]
   717cc:	mov	r0, r7
   717d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   717d4:	mov	r2, #109	; 0x6d
   717d8:	mov	r3, #0
   717dc:	bl	71b8c <fputs@plt+0x607d8>
   717e0:	mov	r0, r4
   717e4:	mov	r1, r8
   717e8:	sub	sp, fp, #28
   717ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   717f0:	b	58114 <fputs@plt+0x46d60>
   717f4:	ldr	r1, [r0, #412]	; 0x19c
   717f8:	cmp	r1, #0
   717fc:	bxeq	lr
   71800:	b	73c50 <fputs@plt+0x6289c>
   71804:	ldr	r1, [r0, #4]
   71808:	cmp	r1, #0
   7180c:	ldrne	r2, [r0]
   71810:	strne	r2, [r1, #496]	; 0x1f0
   71814:	movne	r1, #0
   71818:	strne	r1, [r0, #4]
   7181c:	bx	lr
   71820:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   71824:	add	fp, sp, #24
   71828:	mov	r8, #1
   7182c:	cmp	r0, #0
   71830:	movne	r5, r1
   71834:	cmpne	r1, #0
   71838:	bne	71844 <fputs@plt+0x60490>
   7183c:	mov	r0, r8
   71840:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   71844:	mov	r6, r0
   71848:	ldr	r0, [r5]
   7184c:	cmp	r0, #1
   71850:	blt	71888 <fputs@plt+0x604d4>
   71854:	ldr	r0, [r5, #4]
   71858:	add	r7, r0, #4
   7185c:	mov	r4, #0
   71860:	ldr	r1, [r7]
   71864:	mov	r0, r6
   71868:	bl	603f4 <fputs@plt+0x4f040>
   7186c:	cmp	r0, #0
   71870:	bge	7183c <fputs@plt+0x60488>
   71874:	add	r4, r4, #1
   71878:	add	r7, r7, #20
   7187c:	ldr	r0, [r5]
   71880:	cmp	r4, r0
   71884:	blt	71860 <fputs@plt+0x604ac>
   71888:	mov	r8, #0
   7188c:	mov	r0, r8
   71890:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   71894:	push	{r4, r5, r6, sl, fp, lr}
   71898:	add	fp, sp, #16
   7189c:	ldr	r5, [r1, #20]
   718a0:	cmp	r5, #1
   718a4:	blt	718e8 <fputs@plt+0x60534>
   718a8:	add	lr, r1, #36	; 0x24
   718ac:	mov	r4, #0
   718b0:	mov	ip, #1
   718b4:	ldr	r5, [lr, r4, lsl #3]
   718b8:	ldr	r6, [r2, r5, lsl #2]
   718bc:	cmn	r6, #1
   718c0:	bgt	718f4 <fputs@plt+0x60540>
   718c4:	cmp	r3, #0
   718c8:	beq	718d8 <fputs@plt+0x60524>
   718cc:	ldrsh	r6, [r0, #32]
   718d0:	cmp	r5, r6
   718d4:	beq	718f4 <fputs@plt+0x60540>
   718d8:	add	r4, r4, #1
   718dc:	ldr	r5, [r1, #20]
   718e0:	cmp	r4, r5
   718e4:	blt	718b4 <fputs@plt+0x60500>
   718e8:	mov	ip, #0
   718ec:	mov	r0, ip
   718f0:	pop	{r4, r5, r6, sl, fp, pc}
   718f4:	mov	r0, ip
   718f8:	pop	{r4, r5, r6, sl, fp, pc}
   718fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71900:	add	fp, sp, #28
   71904:	sub	sp, sp, #4
   71908:	mov	r7, r0
   7190c:	ldr	r0, [r1, #20]
   71910:	cmp	r0, #1
   71914:	blt	719bc <fputs@plt+0x60608>
   71918:	mov	sl, r3
   7191c:	mov	r5, r2
   71920:	mov	r8, r1
   71924:	ldrsh	r0, [r7, #34]	; 0x22
   71928:	str	r0, [sp]
   7192c:	mov	r4, #0
   71930:	ldr	r0, [sp]
   71934:	cmp	r0, #1
   71938:	blt	719ac <fputs@plt+0x605f8>
   7193c:	add	r0, r8, r4, lsl #3
   71940:	ldr	r6, [r0, #40]	; 0x28
   71944:	mov	r9, #0
   71948:	ldr	r0, [r5, r9, lsl #2]
   7194c:	cmn	r0, #1
   71950:	bgt	71968 <fputs@plt+0x605b4>
   71954:	cmp	sl, #0
   71958:	beq	7199c <fputs@plt+0x605e8>
   7195c:	ldrsh	r0, [r7, #32]
   71960:	cmp	r9, r0
   71964:	bne	7199c <fputs@plt+0x605e8>
   71968:	ldr	r0, [r7, #4]
   7196c:	cmp	r6, #0
   71970:	beq	7198c <fputs@plt+0x605d8>
   71974:	ldr	r0, [r0, r9, lsl #4]
   71978:	mov	r1, r6
   7197c:	bl	15b10 <fputs@plt+0x475c>
   71980:	cmp	r0, #0
   71984:	bne	7199c <fputs@plt+0x605e8>
   71988:	b	719c8 <fputs@plt+0x60614>
   7198c:	add	r0, r0, r9, lsl #4
   71990:	ldrb	r0, [r0, #15]
   71994:	tst	r0, #1
   71998:	bne	719c8 <fputs@plt+0x60614>
   7199c:	ldrsh	r0, [r7, #34]	; 0x22
   719a0:	add	r9, r9, #1
   719a4:	cmp	r9, r0
   719a8:	blt	71948 <fputs@plt+0x60594>
   719ac:	add	r4, r4, #1
   719b0:	ldr	r0, [r8, #20]
   719b4:	cmp	r4, r0
   719b8:	blt	71930 <fputs@plt+0x6057c>
   719bc:	mov	r0, #0
   719c0:	sub	sp, fp, #28
   719c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   719c8:	mov	r0, #1
   719cc:	sub	sp, fp, #28
   719d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   719d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   719d8:	add	fp, sp, #28
   719dc:	sub	sp, sp, #4
   719e0:	mov	r9, #110	; 0x6e
   719e4:	cmp	r2, #0
   719e8:	movweq	r9, #109	; 0x6d
   719ec:	cmp	r1, #0
   719f0:	beq	71a6c <fputs@plt+0x606b8>
   719f4:	mov	r8, r3
   719f8:	mov	r5, r2
   719fc:	mov	r6, r1
   71a00:	mov	r7, r0
   71a04:	ldr	sl, [fp, #8]
   71a08:	mov	r4, #0
   71a0c:	ldrb	r0, [r6, #8]
   71a10:	cmp	r9, r0
   71a14:	bne	71a5c <fputs@plt+0x606a8>
   71a18:	ldrb	r0, [r6, #9]
   71a1c:	tst	r0, sl
   71a20:	beq	71a5c <fputs@plt+0x606a8>
   71a24:	ldr	r0, [r6, #16]
   71a28:	mov	r1, r5
   71a2c:	bl	71820 <fputs@plt+0x6046c>
   71a30:	cmp	r0, #0
   71a34:	beq	71a5c <fputs@plt+0x606a8>
   71a38:	mov	r0, r7
   71a3c:	mov	r1, r6
   71a40:	ldr	r2, [fp, #12]
   71a44:	ldr	r3, [fp, #16]
   71a48:	bl	72368 <fputs@plt+0x60fb4>
   71a4c:	cmp	r0, #0
   71a50:	addne	r0, r0, r8, lsl #2
   71a54:	ldrne	r0, [r0, #16]
   71a58:	orrne	r4, r0, r4
   71a5c:	ldr	r6, [r6, #32]
   71a60:	cmp	r6, #0
   71a64:	bne	71a0c <fputs@plt+0x60658>
   71a68:	b	71a70 <fputs@plt+0x606bc>
   71a6c:	mov	r4, #0
   71a70:	mov	r0, r4
   71a74:	sub	sp, fp, #28
   71a78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71a80:	add	fp, sp, #28
   71a84:	sub	sp, sp, #12
   71a88:	mov	sl, r0
   71a8c:	ldr	r0, [r0]
   71a90:	ldrb	r0, [r0, #26]
   71a94:	mov	r6, #0
   71a98:	tst	r0, #8
   71a9c:	beq	71b80 <fputs@plt+0x607cc>
   71aa0:	mov	r9, r1
   71aa4:	ldr	r0, [r1, #16]
   71aa8:	mov	r6, #0
   71aac:	cmp	r0, #0
   71ab0:	beq	71afc <fputs@plt+0x60748>
   71ab4:	mov	r1, #1
   71ab8:	ldr	r2, [r0, #20]
   71abc:	cmp	r2, #1
   71ac0:	blt	71af0 <fputs@plt+0x6073c>
   71ac4:	add	r2, r0, #36	; 0x24
   71ac8:	ldr	r3, [r0, #20]
   71acc:	mov	r7, #0
   71ad0:	ldr	r5, [r2, r7, lsl #3]
   71ad4:	lsl	r4, r1, r5
   71ad8:	cmp	r5, #31
   71adc:	mvngt	r4, #0
   71ae0:	orr	r6, r4, r6
   71ae4:	add	r7, r7, #1
   71ae8:	cmp	r7, r3
   71aec:	blt	71ad0 <fputs@plt+0x6071c>
   71af0:	ldr	r0, [r0, #4]
   71af4:	cmp	r0, #0
   71af8:	bne	71ab8 <fputs@plt+0x60704>
   71afc:	mov	r0, r9
   71b00:	bl	6216c <fputs@plt+0x50db8>
   71b04:	cmp	r0, #0
   71b08:	beq	71b80 <fputs@plt+0x607cc>
   71b0c:	mov	r7, r0
   71b10:	mov	r8, #0
   71b14:	mov	r5, #1
   71b18:	str	r8, [sp, #8]
   71b1c:	str	r8, [sp]
   71b20:	mov	r0, sl
   71b24:	mov	r1, r9
   71b28:	mov	r2, r7
   71b2c:	add	r3, sp, #8
   71b30:	bl	72918 <fputs@plt+0x61564>
   71b34:	ldr	r1, [sp, #8]
   71b38:	cmp	r1, #0
   71b3c:	ldrhne	r0, [r1, #50]	; 0x32
   71b40:	cmpne	r0, #0
   71b44:	beq	71b74 <fputs@plt+0x607c0>
   71b48:	ldrh	r0, [r1, #50]	; 0x32
   71b4c:	ldr	r1, [r1, #4]
   71b50:	mov	r2, #0
   71b54:	ldrsh	r3, [r1], #2
   71b58:	lsl	r4, r5, r3
   71b5c:	cmp	r3, #31
   71b60:	mvngt	r4, #0
   71b64:	orr	r6, r4, r6
   71b68:	add	r2, r2, #1
   71b6c:	cmp	r2, r0
   71b70:	bcc	71b54 <fputs@plt+0x607a0>
   71b74:	ldr	r7, [r7, #12]
   71b78:	cmp	r7, #0
   71b7c:	bne	71b18 <fputs@plt+0x60764>
   71b80:	mov	r0, r6
   71b84:	sub	sp, fp, #28
   71b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71b90:	add	fp, sp, #28
   71b94:	sub	sp, sp, #12
   71b98:	cmp	r1, #0
   71b9c:	beq	71c1c <fputs@plt+0x60868>
   71ba0:	mov	r4, r3
   71ba4:	mov	r5, r2
   71ba8:	mov	r6, r1
   71bac:	mov	r7, r0
   71bb0:	ldr	r8, [fp, #16]
   71bb4:	ldr	r9, [fp, #12]
   71bb8:	ldr	sl, [fp, #8]
   71bbc:	b	71bfc <fputs@plt+0x60848>
   71bc0:	ldr	r0, [r6, #16]
   71bc4:	mov	r1, r4
   71bc8:	bl	71820 <fputs@plt+0x6046c>
   71bcc:	cmp	r0, #0
   71bd0:	beq	71c10 <fputs@plt+0x6085c>
   71bd4:	ldr	r0, [fp, #20]
   71bd8:	str	r0, [sp]
   71bdc:	ldr	r0, [fp, #24]
   71be0:	str	r0, [sp, #4]
   71be4:	mov	r0, r7
   71be8:	mov	r1, r6
   71bec:	mov	r2, r9
   71bf0:	mov	r3, r8
   71bf4:	bl	72b78 <fputs@plt+0x617c4>
   71bf8:	b	71c10 <fputs@plt+0x6085c>
   71bfc:	ldrb	r0, [r6, #8]
   71c00:	cmp	r0, r5
   71c04:	ldrbeq	r0, [r6, #9]
   71c08:	cmpeq	r0, sl
   71c0c:	beq	71bc0 <fputs@plt+0x6080c>
   71c10:	ldr	r6, [r6, #32]
   71c14:	cmp	r6, #0
   71c18:	bne	71bfc <fputs@plt+0x60848>
   71c1c:	sub	sp, fp, #28
   71c20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71c24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71c28:	add	fp, sp, #28
   71c2c:	sub	sp, sp, #68	; 0x44
   71c30:	str	r3, [sp, #24]
   71c34:	str	r2, [sp, #32]
   71c38:	str	r1, [fp, #-44]	; 0xffffffd4
   71c3c:	mov	r7, r0
   71c40:	ldr	sl, [r0]
   71c44:	ldrb	r0, [sl, #26]
   71c48:	tst	r0, #8
   71c4c:	bne	71c58 <fputs@plt+0x608a4>
   71c50:	sub	sp, fp, #28
   71c54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71c58:	ldrb	r0, [r7, #442]	; 0x1ba
   71c5c:	str	r0, [sp, #36]	; 0x24
   71c60:	ldr	r5, [fp, #8]
   71c64:	ldr	r4, [fp, #-44]	; 0xffffffd4
   71c68:	ldr	r1, [r4, #64]	; 0x40
   71c6c:	mov	r0, sl
   71c70:	bl	1aa0c <fputs@plt+0x9658>
   71c74:	str	r0, [sp, #40]	; 0x28
   71c78:	ldr	r8, [r4, #16]
   71c7c:	mov	r4, r5
   71c80:	cmp	r8, #0
   71c84:	str	r7, [sp, #44]	; 0x2c
   71c88:	beq	71f88 <fputs@plt+0x60bd4>
   71c8c:	ldr	r0, [sl, #16]
   71c90:	ldr	r1, [sp, #40]	; 0x28
   71c94:	ldr	r6, [r0, r1, lsl #4]
   71c98:	ldr	r0, [sp, #32]
   71c9c:	add	r0, r0, #1
   71ca0:	str	r0, [sp, #28]
   71ca4:	str	sl, [sp, #48]	; 0x30
   71ca8:	str	r6, [sp, #20]
   71cac:	mov	r0, #0
   71cb0:	str	r0, [fp, #-32]	; 0xffffffe0
   71cb4:	str	r0, [fp, #-36]	; 0xffffffdc
   71cb8:	cmp	r4, #0
   71cbc:	beq	71cf4 <fputs@plt+0x60940>
   71cc0:	ldr	r1, [r8, #8]
   71cc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   71cc8:	ldr	r0, [r0]
   71ccc:	bl	15ae4 <fputs@plt+0x4730>
   71cd0:	cmp	r0, #0
   71cd4:	beq	71cf4 <fputs@plt+0x60940>
   71cd8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   71cdc:	mov	r1, r8
   71ce0:	mov	r2, r4
   71ce4:	ldr	r3, [fp, #12]
   71ce8:	bl	71894 <fputs@plt+0x604e0>
   71cec:	cmp	r0, #0
   71cf0:	beq	71f7c <fputs@plt+0x60bc8>
   71cf4:	ldr	r2, [r8, #8]
   71cf8:	ldrb	r0, [r7, #442]	; 0x1ba
   71cfc:	cmp	r0, #0
   71d00:	beq	71d18 <fputs@plt+0x60964>
   71d04:	mov	r0, sl
   71d08:	mov	r1, r2
   71d0c:	mov	r2, r6
   71d10:	bl	1f6d0 <fputs@plt+0xe31c>
   71d14:	b	71d28 <fputs@plt+0x60974>
   71d18:	mov	r0, r7
   71d1c:	mov	r1, #0
   71d20:	mov	r3, r6
   71d24:	bl	1a7e0 <fputs@plt+0x942c>
   71d28:	mov	r5, r0
   71d2c:	cmp	r0, #0
   71d30:	beq	71d58 <fputs@plt+0x609a4>
   71d34:	sub	r0, fp, #36	; 0x24
   71d38:	str	r0, [sp]
   71d3c:	mov	r0, r7
   71d40:	mov	r1, r5
   71d44:	mov	r2, r8
   71d48:	sub	r3, fp, #32
   71d4c:	bl	72918 <fputs@plt+0x61564>
   71d50:	cmp	r0, #0
   71d54:	beq	71df4 <fputs@plt+0x60a40>
   71d58:	ldr	r0, [sp, #36]	; 0x24
   71d5c:	cmp	r0, #0
   71d60:	beq	71c50 <fputs@plt+0x6089c>
   71d64:	ldrb	r0, [sl, #69]	; 0x45
   71d68:	cmp	r0, #0
   71d6c:	bne	71c50 <fputs@plt+0x6089c>
   71d70:	cmp	r5, #0
   71d74:	ldr	r9, [sp, #28]
   71d78:	bne	71f7c <fputs@plt+0x60bc8>
   71d7c:	mov	r0, r7
   71d80:	bl	56018 <fputs@plt+0x44c64>
   71d84:	mov	r5, r0
   71d88:	bl	5afb8 <fputs@plt+0x49c04>
   71d8c:	ldr	r1, [r8, #20]
   71d90:	cmp	r1, #1
   71d94:	blt	71dd0 <fputs@plt+0x60a1c>
   71d98:	add	r0, r0, r1
   71d9c:	add	sl, r0, #1
   71da0:	add	r4, r8, #36	; 0x24
   71da4:	mov	r6, #0
   71da8:	ldr	r0, [r4, r6, lsl #3]
   71dac:	add	r2, r9, r0
   71db0:	mov	r0, r5
   71db4:	mov	r1, #76	; 0x4c
   71db8:	mov	r3, sl
   71dbc:	bl	56a58 <fputs@plt+0x456a4>
   71dc0:	add	r6, r6, #1
   71dc4:	ldr	r0, [r8, #20]
   71dc8:	cmp	r6, r0
   71dcc:	blt	71da8 <fputs@plt+0x609f4>
   71dd0:	ldrb	r2, [r8, #24]
   71dd4:	mov	r0, r5
   71dd8:	mov	r1, #135	; 0x87
   71ddc:	mvn	r3, #0
   71de0:	bl	56a58 <fputs@plt+0x456a4>
   71de4:	ldr	sl, [sp, #48]	; 0x30
   71de8:	ldr	r4, [fp, #8]
   71dec:	ldr	r6, [sp, #20]
   71df0:	b	71f7c <fputs@plt+0x60bc8>
   71df4:	ldr	r6, [fp, #-36]	; 0xffffffdc
   71df8:	cmp	r6, #0
   71dfc:	ldreq	r0, [r8, #36]	; 0x24
   71e00:	streq	r0, [fp, #-40]	; 0xffffffd8
   71e04:	subeq	r6, fp, #40	; 0x28
   71e08:	ldr	r0, [r8, #20]
   71e0c:	cmp	r0, #1
   71e10:	blt	71ea0 <fputs@plt+0x60aec>
   71e14:	add	r4, r5, #32
   71e18:	mov	r7, #0
   71e1c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   71e20:	mov	sl, #0
   71e24:	mov	r2, #0
   71e28:	ldr	r0, [r6, sl, lsl #2]
   71e2c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   71e30:	ldrsh	r1, [r1, #32]
   71e34:	cmp	r0, r1
   71e38:	mvneq	r0, #0
   71e3c:	streq	r0, [r6, sl, lsl #2]
   71e40:	ldr	r0, [sp, #48]	; 0x30
   71e44:	ldr	r0, [r0, #296]	; 0x128
   71e48:	cmp	r0, #0
   71e4c:	beq	71e88 <fputs@plt+0x60ad4>
   71e50:	ldr	r0, [r5, #4]
   71e54:	cmp	r9, #0
   71e58:	mov	r1, r4
   71e5c:	ldrne	r1, [r9, #4]
   71e60:	addne	r1, r1, r7
   71e64:	ldrsh	r1, [r1]
   71e68:	ldr	r2, [r0, r1, lsl #4]
   71e6c:	ldr	r1, [r5]
   71e70:	ldr	r0, [sp, #44]	; 0x2c
   71e74:	ldr	r3, [sp, #40]	; 0x28
   71e78:	bl	5e6e8 <fputs@plt+0x4d334>
   71e7c:	sub	r0, r0, #2
   71e80:	clz	r0, r0
   71e84:	lsr	r2, r0, #5
   71e88:	add	r7, r7, #2
   71e8c:	add	sl, sl, #1
   71e90:	ldr	r0, [r8, #20]
   71e94:	cmp	sl, r0
   71e98:	blt	71e28 <fputs@plt+0x60a74>
   71e9c:	b	71ea4 <fputs@plt+0x60af0>
   71ea0:	mov	r2, #0
   71ea4:	mov	sl, r2
   71ea8:	ldr	r0, [r5]
   71eac:	ldr	r2, [r5, #28]
   71eb0:	str	r0, [sp]
   71eb4:	ldr	r7, [sp, #44]	; 0x2c
   71eb8:	mov	r0, r7
   71ebc:	ldr	r4, [sp, #40]	; 0x28
   71ec0:	mov	r1, r4
   71ec4:	mov	r3, #0
   71ec8:	bl	56498 <fputs@plt+0x450e4>
   71ecc:	ldr	r0, [r7, #72]	; 0x48
   71ed0:	add	r0, r0, #1
   71ed4:	str	r0, [r7, #72]	; 0x48
   71ed8:	ldr	r0, [sp, #32]
   71edc:	cmp	r0, #0
   71ee0:	ldr	r9, [sp, #20]
   71ee4:	beq	71f14 <fputs@plt+0x60b60>
   71ee8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   71eec:	str	r8, [sp]
   71ef0:	str	r6, [sp, #4]
   71ef4:	str	r0, [sp, #8]
   71ef8:	mvn	r0, #0
   71efc:	str	r0, [sp, #12]
   71f00:	str	sl, [sp, #16]
   71f04:	mov	r0, r7
   71f08:	mov	r1, r4
   71f0c:	mov	r2, r5
   71f10:	bl	72c24 <fputs@plt+0x61870>
   71f14:	ldr	r0, [sp, #24]
   71f18:	cmp	r0, #0
   71f1c:	ldr	r4, [fp, #8]
   71f20:	beq	71f68 <fputs@plt+0x60bb4>
   71f24:	mov	r0, r7
   71f28:	mov	r1, r8
   71f2c:	bl	73094 <fputs@plt+0x61ce0>
   71f30:	cmp	r0, #0
   71f34:	bne	71f68 <fputs@plt+0x60bb4>
   71f38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   71f3c:	str	r8, [sp]
   71f40:	str	r6, [sp, #4]
   71f44:	ldr	r0, [sp, #24]
   71f48:	str	r0, [sp, #8]
   71f4c:	mov	r0, #1
   71f50:	str	r0, [sp, #12]
   71f54:	str	sl, [sp, #16]
   71f58:	mov	r0, r7
   71f5c:	ldr	r1, [sp, #40]	; 0x28
   71f60:	mov	r2, r5
   71f64:	bl	72c24 <fputs@plt+0x61870>
   71f68:	ldr	r1, [fp, #-36]	; 0xffffffdc
   71f6c:	ldr	sl, [sp, #48]	; 0x30
   71f70:	mov	r0, sl
   71f74:	bl	13cb4 <fputs@plt+0x2900>
   71f78:	mov	r6, r9
   71f7c:	ldr	r8, [r8, #4]
   71f80:	cmp	r8, #0
   71f84:	bne	71cac <fputs@plt+0x608f8>
   71f88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   71f8c:	bl	6216c <fputs@plt+0x50db8>
   71f90:	cmp	r0, #0
   71f94:	beq	71c50 <fputs@plt+0x6089c>
   71f98:	mov	r5, r0
   71f9c:	cmp	r4, #0
   71fa0:	mov	r0, r4
   71fa4:	movwne	r0, #1
   71fa8:	str	r0, [sp, #48]	; 0x30
   71fac:	mov	r6, #0
   71fb0:	sub	r8, fp, #36	; 0x24
   71fb4:	sub	r9, fp, #32
   71fb8:	b	71fcc <fputs@plt+0x60c18>
   71fbc:	ldrb	r0, [r7, #20]
   71fc0:	cmp	r0, #0
   71fc4:	bne	72018 <fputs@plt+0x60c64>
   71fc8:	b	72174 <fputs@plt+0x60dc0>
   71fcc:	str	r6, [fp, #-32]	; 0xffffffe0
   71fd0:	str	r6, [fp, #-36]	; 0xffffffdc
   71fd4:	cmp	r4, #0
   71fd8:	beq	71ff8 <fputs@plt+0x60c44>
   71fdc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   71fe0:	mov	r1, r5
   71fe4:	mov	r2, r4
   71fe8:	ldr	r3, [fp, #12]
   71fec:	bl	718fc <fputs@plt+0x60548>
   71ff0:	cmp	r0, #0
   71ff4:	beq	72174 <fputs@plt+0x60dc0>
   71ff8:	ldrb	r0, [r5, #24]
   71ffc:	cmp	r0, #0
   72000:	bne	72018 <fputs@plt+0x60c64>
   72004:	ldrb	r0, [sl, #27]
   72008:	tst	r0, #1
   7200c:	ldreq	r0, [r7, #416]	; 0x1a0
   72010:	cmpeq	r0, #0
   72014:	beq	71fbc <fputs@plt+0x60c08>
   72018:	str	r8, [sp]
   7201c:	mov	r0, r7
   72020:	ldr	r1, [fp, #-44]	; 0xffffffd4
   72024:	mov	r2, r5
   72028:	mov	r3, r9
   7202c:	bl	72918 <fputs@plt+0x61564>
   72030:	cmp	r0, #0
   72034:	beq	72054 <fputs@plt+0x60ca0>
   72038:	ldr	r0, [sp, #36]	; 0x24
   7203c:	cmp	r0, #0
   72040:	beq	71c50 <fputs@plt+0x6089c>
   72044:	ldrb	r0, [sl, #69]	; 0x45
   72048:	cmp	r0, #0
   7204c:	beq	72174 <fputs@plt+0x60dc0>
   72050:	b	71c50 <fputs@plt+0x6089c>
   72054:	mov	r7, #0
   72058:	mov	r6, r9
   7205c:	mov	r0, sl
   72060:	mov	r1, #0
   72064:	mov	r2, #0
   72068:	mov	r3, #0
   7206c:	bl	4e2d4 <fputs@plt+0x3cf20>
   72070:	cmp	r0, #0
   72074:	beq	7215c <fputs@plt+0x60da8>
   72078:	mov	r9, r0
   7207c:	ldr	r0, [r5]
   72080:	str	r0, [r9, #24]
   72084:	ldr	r1, [r5]
   72088:	ldr	r1, [r1]
   7208c:	str	r1, [r9, #16]
   72090:	ldrh	r1, [r0, #36]	; 0x24
   72094:	add	r1, r1, #1
   72098:	strh	r1, [r0, #36]	; 0x24
   7209c:	ldr	r0, [sp, #44]	; 0x2c
   720a0:	ldr	r2, [r0, #72]	; 0x48
   720a4:	add	r1, r2, #1
   720a8:	str	r1, [r0, #72]	; 0x48
   720ac:	str	r2, [r9, #52]	; 0x34
   720b0:	ldr	r2, [sp, #24]
   720b4:	cmp	r2, #0
   720b8:	beq	720e0 <fputs@plt+0x60d2c>
   720bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   720c0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   720c4:	str	r5, [sp]
   720c8:	stmib	sp, {r1, r2}
   720cc:	mvn	r1, #0
   720d0:	str	r1, [sp, #12]
   720d4:	mov	r1, r9
   720d8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   720dc:	bl	730f8 <fputs@plt+0x61d44>
   720e0:	ldr	r0, [sp, #32]
   720e4:	cmp	r0, #0
   720e8:	beq	72148 <fputs@plt+0x60d94>
   720ec:	ldr	r0, [sp, #48]	; 0x30
   720f0:	add	r0, r5, r0
   720f4:	ldrb	r4, [r0, #25]
   720f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   720fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   72100:	str	r5, [sp]
   72104:	str	r0, [sp, #4]
   72108:	ldr	r0, [sp, #32]
   7210c:	str	r0, [sp, #8]
   72110:	mov	r0, #1
   72114:	str	r0, [sp, #12]
   72118:	ldr	r0, [sp, #44]	; 0x2c
   7211c:	mov	r1, r9
   72120:	ldr	r2, [fp, #-44]	; 0xffffffd4
   72124:	bl	730f8 <fputs@plt+0x61d44>
   72128:	ldrb	r0, [r5, #24]
   7212c:	cmp	r0, #0
   72130:	bne	72148 <fputs@plt+0x60d94>
   72134:	cmp	r4, #7
   72138:	cmpne	r4, #9
   7213c:	beq	72148 <fputs@plt+0x60d94>
   72140:	ldr	r0, [sp, #44]	; 0x2c
   72144:	bl	59434 <fputs@plt+0x48080>
   72148:	str	r7, [r9, #16]
   7214c:	mov	r0, sl
   72150:	mov	r1, r9
   72154:	bl	4414c <fputs@plt+0x32d98>
   72158:	ldr	r4, [fp, #8]
   7215c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   72160:	mov	r0, sl
   72164:	bl	13cb4 <fputs@plt+0x2900>
   72168:	ldr	r7, [sp, #44]	; 0x2c
   7216c:	mov	r9, r6
   72170:	mov	r6, #0
   72174:	ldr	r5, [r5, #12]
   72178:	cmp	r5, #0
   7217c:	bne	71fcc <fputs@plt+0x60c18>
   72180:	b	71c50 <fputs@plt+0x6089c>
   72184:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72188:	add	fp, sp, #28
   7218c:	sub	sp, sp, #36	; 0x24
   72190:	mov	r4, r3
   72194:	str	r2, [sp, #28]
   72198:	mov	r6, r1
   7219c:	str	r0, [sp, #20]
   721a0:	ldr	r0, [r0, #8]
   721a4:	str	r0, [sp, #24]
   721a8:	ldrb	r0, [r1, #42]	; 0x2a
   721ac:	mov	r8, #0
   721b0:	tst	r0, #32
   721b4:	beq	721c4 <fputs@plt+0x60e10>
   721b8:	mov	r0, r6
   721bc:	bl	439a8 <fputs@plt+0x325f4>
   721c0:	mov	r8, r0
   721c4:	ldr	r7, [r6, #8]
   721c8:	cmp	r7, #0
   721cc:	beq	722a0 <fputs@plt+0x60eec>
   721d0:	ldr	r2, [fp, #12]
   721d4:	ldr	sl, [fp, #8]
   721d8:	mov	r0, #0
   721dc:	mvn	r5, #0
   721e0:	mov	r9, sl
   721e4:	ldr	r6, [sp, #20]
   721e8:	cmp	sl, #0
   721ec:	beq	72284 <fputs@plt+0x60ed0>
   721f0:	cmp	r7, r8
   721f4:	beq	7228c <fputs@plt+0x60ed8>
   721f8:	ldr	r1, [r9]
   721fc:	cmp	r1, #0
   72200:	beq	7228c <fputs@plt+0x60ed8>
   72204:	cmp	r2, r4
   72208:	beq	7228c <fputs@plt+0x60ed8>
   7220c:	mov	r1, #1
   72210:	str	r1, [sp]
   72214:	add	r1, sp, #32
   72218:	str	r1, [sp, #4]
   7221c:	str	r0, [sp, #8]
   72220:	str	r5, [sp, #12]
   72224:	mov	r0, r6
   72228:	mov	r1, r7
   7222c:	ldr	r2, [sp, #28]
   72230:	mov	r3, #0
   72234:	bl	619d0 <fputs@plt+0x5061c>
   72238:	mov	r5, r0
   7223c:	ldrb	r0, [r7, #55]	; 0x37
   72240:	tst	r0, #8
   72244:	mov	r0, #50	; 0x32
   72248:	movweq	r0, #52	; 0x34
   7224c:	add	r0, r7, r0
   72250:	ldrh	r0, [r0]
   72254:	str	r0, [sp]
   72258:	ldr	r0, [sp, #24]
   7225c:	mov	r1, #111	; 0x6f
   72260:	mov	r2, r4
   72264:	mov	r3, r5
   72268:	bl	4644c <fputs@plt+0x35098>
   7226c:	ldr	r1, [sp, #32]
   72270:	mov	r0, r6
   72274:	bl	61b70 <fputs@plt+0x507bc>
   72278:	ldr	r2, [fp, #12]
   7227c:	mov	r0, r7
   72280:	b	7228c <fputs@plt+0x60ed8>
   72284:	cmp	r7, r8
   72288:	bne	72204 <fputs@plt+0x60e50>
   7228c:	add	r4, r4, #1
   72290:	add	r9, r9, #4
   72294:	ldr	r7, [r7, #20]
   72298:	cmp	r7, #0
   7229c:	bne	721e8 <fputs@plt+0x60e34>
   722a0:	sub	sp, fp, #28
   722a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   722a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   722ac:	add	fp, sp, #28
   722b0:	sub	sp, sp, #12
   722b4:	mov	r7, r0
   722b8:	ldr	r0, [r0]
   722bc:	ldrb	r0, [r0, #26]
   722c0:	tst	r0, #8
   722c4:	beq	72360 <fputs@plt+0x60fac>
   722c8:	mov	r8, r3
   722cc:	mov	sl, r2
   722d0:	mov	r6, r1
   722d4:	mov	r0, r1
   722d8:	bl	6216c <fputs@plt+0x50db8>
   722dc:	cmp	r0, #0
   722e0:	beq	72360 <fputs@plt+0x60fac>
   722e4:	mov	r4, r0
   722e8:	ldr	r9, [fp, #12]
   722ec:	ldr	r5, [fp, #8]
   722f0:	cmp	r5, #0
   722f4:	beq	72314 <fputs@plt+0x60f60>
   722f8:	mov	r0, r6
   722fc:	mov	r1, r4
   72300:	mov	r2, r5
   72304:	mov	r3, r9
   72308:	bl	718fc <fputs@plt+0x60548>
   7230c:	cmp	r0, #0
   72310:	beq	72354 <fputs@plt+0x60fa0>
   72314:	mov	r0, r7
   72318:	mov	r1, r6
   7231c:	mov	r2, r4
   72320:	mov	r3, sl
   72324:	bl	73568 <fputs@plt+0x621b4>
   72328:	cmp	r0, #0
   7232c:	beq	72354 <fputs@plt+0x60fa0>
   72330:	mov	r1, r0
   72334:	mov	r0, #2
   72338:	str	r0, [sp]
   7233c:	mov	r0, #0
   72340:	str	r0, [sp, #4]
   72344:	mov	r0, r7
   72348:	mov	r2, r6
   7234c:	mov	r3, r8
   72350:	bl	72b78 <fputs@plt+0x617c4>
   72354:	ldr	r4, [r4, #12]
   72358:	cmp	r4, #0
   7235c:	bne	722f0 <fputs@plt+0x60f3c>
   72360:	sub	sp, fp, #28
   72364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72368:	push	{fp, lr}
   7236c:	mov	fp, sp
   72370:	ldr	ip, [r0, #416]	; 0x1a0
   72374:	cmp	ip, #0
   72378:	moveq	ip, r0
   7237c:	ldr	ip, [ip, #532]	; 0x214
   72380:	cmp	ip, #0
   72384:	bne	72398 <fputs@plt+0x60fe4>
   72388:	b	723b8 <fputs@plt+0x61004>
   7238c:	ldr	ip, [ip, #4]
   72390:	cmp	ip, #0
   72394:	beq	723b8 <fputs@plt+0x61004>
   72398:	ldr	lr, [ip]
   7239c:	cmp	lr, r1
   723a0:	bne	7238c <fputs@plt+0x60fd8>
   723a4:	ldr	lr, [ip, #12]
   723a8:	cmp	lr, r3
   723ac:	moveq	r0, ip
   723b0:	popeq	{fp, pc}
   723b4:	b	7238c <fputs@plt+0x60fd8>
   723b8:	pop	{fp, lr}
   723bc:	b	723c0 <fputs@plt+0x6100c>
   723c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   723c4:	add	fp, sp, #28
   723c8:	sub	sp, sp, #52	; 0x34
   723cc:	str	r3, [sp, #12]
   723d0:	str	r2, [sp, #8]
   723d4:	str	r1, [sp, #16]
   723d8:	mov	r9, r0
   723dc:	ldr	r7, [r0]
   723e0:	ldr	sl, [r0, #416]	; 0x1a0
   723e4:	mov	r5, #0
   723e8:	mov	r0, r7
   723ec:	mov	r2, #24
   723f0:	mov	r3, #0
   723f4:	bl	19680 <fputs@plt+0x82cc>
   723f8:	cmp	sl, #0
   723fc:	moveq	sl, r9
   72400:	cmp	r0, #0
   72404:	beq	7264c <fputs@plt+0x61298>
   72408:	mov	r8, r0
   7240c:	ldr	r0, [sl, #532]	; 0x214
   72410:	str	r0, [r8, #4]
   72414:	str	r8, [sl, #532]	; 0x214
   72418:	mov	r5, #0
   7241c:	mov	r0, r7
   72420:	mov	r2, #28
   72424:	mov	r3, #0
   72428:	bl	19680 <fputs@plt+0x82cc>
   7242c:	str	r0, [r8, #8]
   72430:	cmp	r0, #0
   72434:	beq	7264c <fputs@plt+0x61298>
   72438:	mov	r4, r0
   7243c:	ldr	r0, [sl, #8]
   72440:	mov	r1, r4
   72444:	bl	72658 <fputs@plt+0x612a4>
   72448:	ldr	r0, [sp, #16]
   7244c:	str	r0, [r8]
   72450:	mvn	r0, #0
   72454:	ldr	r1, [sp, #12]
   72458:	str	r1, [r8, #12]
   7245c:	str	r0, [r8, #16]
   72460:	str	r0, [r8, #20]
   72464:	mov	r5, #0
   72468:	mov	r0, r7
   7246c:	mov	r2, #544	; 0x220
   72470:	mov	r3, #0
   72474:	bl	19680 <fputs@plt+0x82cc>
   72478:	cmp	r0, #0
   7247c:	beq	7264c <fputs@plt+0x61298>
   72480:	mov	r6, r0
   72484:	str	r4, [sp, #4]
   72488:	add	r0, sp, #20
   7248c:	vmov.i32	q8, #0	; 0x00000000
   72490:	add	r1, r0, #16
   72494:	vst1.32	{d16-d17}, [r1]
   72498:	add	r0, r0, #4
   7249c:	vst1.32	{d16-d17}, [r0]
   724a0:	str	r6, [sp, #20]
   724a4:	str	r7, [r6]
   724a8:	str	sl, [r6, #416]	; 0x1a0
   724ac:	ldr	r0, [sp, #8]
   724b0:	str	r0, [r6, #420]	; 0x1a4
   724b4:	ldr	r5, [sp, #16]
   724b8:	ldr	r0, [r5]
   724bc:	str	r0, [r6, #496]	; 0x1f0
   724c0:	ldrb	r0, [r5, #8]
   724c4:	strb	r0, [r6, #440]	; 0x1b8
   724c8:	ldr	r0, [r9, #428]	; 0x1ac
   724cc:	str	r0, [r6, #428]	; 0x1ac
   724d0:	mov	r0, r6
   724d4:	bl	56018 <fputs@plt+0x44c64>
   724d8:	mov	r4, r7
   724dc:	cmp	r0, #0
   724e0:	beq	72634 <fputs@plt+0x61280>
   724e4:	mov	r7, r0
   724e8:	ldr	r2, [r5]
   724ec:	movw	r1, #28084	; 0x6db4
   724f0:	movt	r1, #8
   724f4:	mov	r0, r4
   724f8:	bl	1a96c <fputs@plt+0x95b8>
   724fc:	mov	r2, r0
   72500:	str	r7, [sp, #8]
   72504:	mov	r0, r7
   72508:	mvn	r1, #0
   7250c:	mvn	r3, #0
   72510:	bl	1ac10 <fputs@plt+0x985c>
   72514:	ldr	r1, [r5, #12]
   72518:	mov	r5, #0
   7251c:	cmp	r1, #0
   72520:	beq	72550 <fputs@plt+0x6119c>
   72524:	mov	r0, r4
   72528:	mov	r2, #0
   7252c:	bl	5a3c8 <fputs@plt+0x49014>
   72530:	mov	r1, r0
   72534:	add	r0, sp, #20
   72538:	str	r1, [sp]
   7253c:	bl	5cc74 <fputs@plt+0x4b8c0>
   72540:	cmp	r0, #0
   72544:	beq	72558 <fputs@plt+0x611a4>
   72548:	ldr	r7, [sp, #4]
   7254c:	b	72588 <fputs@plt+0x611d4>
   72550:	ldr	r7, [sp, #4]
   72554:	b	72594 <fputs@plt+0x611e0>
   72558:	ldrb	r0, [r4, #69]	; 0x45
   7255c:	cmp	r0, #0
   72560:	ldr	r7, [sp, #4]
   72564:	bne	72588 <fputs@plt+0x611d4>
   72568:	ldr	r0, [sp, #8]
   7256c:	bl	57ff0 <fputs@plt+0x46c3c>
   72570:	mov	r5, r0
   72574:	mov	r0, r6
   72578:	ldr	r1, [sp]
   7257c:	mov	r2, r5
   72580:	mov	r3, #16
   72584:	bl	58fc8 <fputs@plt+0x47c14>
   72588:	mov	r0, r4
   7258c:	ldr	r1, [sp]
   72590:	bl	43f70 <fputs@plt+0x32bbc>
   72594:	ldr	r0, [sp, #16]
   72598:	ldr	r1, [r0, #28]
   7259c:	mov	r0, r6
   725a0:	ldr	r2, [sp, #12]
   725a4:	bl	72668 <fputs@plt+0x612b4>
   725a8:	cmp	r5, #0
   725ac:	mov	r1, r5
   725b0:	ldr	r5, [sp, #8]
   725b4:	movne	r0, r5
   725b8:	blne	58114 <fputs@plt+0x46d60>
   725bc:	mov	r0, r5
   725c0:	mov	r1, #21
   725c4:	bl	560bc <fputs@plt+0x44d08>
   725c8:	mov	r0, r9
   725cc:	mov	r1, r6
   725d0:	bl	72818 <fputs@plt+0x61464>
   725d4:	mov	r9, r4
   725d8:	ldrb	r0, [r4, #69]	; 0x45
   725dc:	cmp	r0, #0
   725e0:	bne	725f8 <fputs@plt+0x61244>
   725e4:	add	r1, r7, #4
   725e8:	add	r2, sl, #400	; 0x190
   725ec:	mov	r0, r5
   725f0:	bl	72848 <fputs@plt+0x61494>
   725f4:	str	r0, [r7]
   725f8:	ldr	r0, [r6, #76]	; 0x4c
   725fc:	str	r0, [r7, #8]
   72600:	ldr	r0, [r6, #72]	; 0x48
   72604:	str	r0, [r7, #12]
   72608:	ldr	r0, [r6, #84]	; 0x54
   7260c:	ldr	r1, [sp, #16]
   72610:	str	r1, [r7, #20]
   72614:	str	r0, [r7, #16]
   72618:	ldr	r0, [r6, #432]	; 0x1b0
   7261c:	str	r0, [r8, #16]
   72620:	ldr	r0, [r6, #436]	; 0x1b4
   72624:	str	r0, [r8, #20]
   72628:	mov	r0, r5
   7262c:	bl	2f668 <fputs@plt+0x1e2b4>
   72630:	mov	r4, r9
   72634:	mov	r0, r6
   72638:	bl	1b0a4 <fputs@plt+0x9cf0>
   7263c:	mov	r0, r4
   72640:	mov	r1, r6
   72644:	bl	13cb4 <fputs@plt+0x2900>
   72648:	mov	r5, r8
   7264c:	mov	r0, r5
   72650:	sub	sp, fp, #28
   72654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72658:	ldr	r2, [r0, #192]	; 0xc0
   7265c:	str	r2, [r1, #24]
   72660:	str	r1, [r0, #192]	; 0xc0
   72664:	bx	lr
   72668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7266c:	add	fp, sp, #28
   72670:	sub	sp, sp, #36	; 0x24
   72674:	cmp	r1, #0
   72678:	beq	72810 <fputs@plt+0x6145c>
   7267c:	mov	sl, r2
   72680:	mov	r5, r1
   72684:	mov	r6, r0
   72688:	ldr	r8, [r0]
   7268c:	ldr	r0, [r0, #8]
   72690:	str	r0, [sp, #12]
   72694:	uxtb	r7, r2
   72698:	str	r7, [sp, #8]
   7269c:	cmp	sl, #10
   726a0:	mov	r0, r7
   726a4:	ldrbeq	r0, [r5, #1]
   726a8:	strb	r0, [r6, #441]	; 0x1b9
   726ac:	ldrb	r0, [r5]
   726b0:	cmp	r0, #108	; 0x6c
   726b4:	beq	72750 <fputs@plt+0x6139c>
   726b8:	cmp	r0, #109	; 0x6d
   726bc:	beq	7271c <fputs@plt+0x61368>
   726c0:	cmp	r0, #110	; 0x6e
   726c4:	bne	727a4 <fputs@plt+0x613f0>
   726c8:	mov	r0, r6
   726cc:	mov	r1, r5
   726d0:	bl	7287c <fputs@plt+0x614c8>
   726d4:	mov	r4, r0
   726d8:	ldr	r1, [r5, #20]
   726dc:	mov	r0, r8
   726e0:	mov	r2, #0
   726e4:	bl	5a820 <fputs@plt+0x4946c>
   726e8:	mov	r9, r0
   726ec:	ldr	r1, [r5, #16]
   726f0:	mov	r0, r8
   726f4:	mov	r2, #0
   726f8:	bl	5a3c8 <fputs@plt+0x49014>
   726fc:	mov	r3, r0
   72700:	ldrb	r0, [r6, #441]	; 0x1b9
   72704:	str	r0, [sp]
   72708:	mov	r0, r6
   7270c:	mov	r1, r4
   72710:	mov	r2, r9
   72714:	bl	4efdc <fputs@plt+0x3dc28>
   72718:	b	727ec <fputs@plt+0x61438>
   7271c:	mov	r0, r6
   72720:	mov	r1, r5
   72724:	bl	7287c <fputs@plt+0x614c8>
   72728:	mov	r4, r0
   7272c:	ldr	r1, [r5, #16]
   72730:	mov	r0, r8
   72734:	mov	r2, #0
   72738:	bl	5a3c8 <fputs@plt+0x49014>
   7273c:	mov	r2, r0
   72740:	mov	r0, r6
   72744:	mov	r1, r4
   72748:	bl	4e530 <fputs@plt+0x3d17c>
   7274c:	b	727ec <fputs@plt+0x61438>
   72750:	mov	r0, r6
   72754:	mov	r1, r5
   72758:	bl	7287c <fputs@plt+0x614c8>
   7275c:	mov	r9, r0
   72760:	ldr	r1, [r5, #8]
   72764:	mov	r0, r8
   72768:	mov	r2, #0
   7276c:	bl	5a6d0 <fputs@plt+0x4931c>
   72770:	mov	r7, r0
   72774:	ldr	r1, [r5, #24]
   72778:	mov	r0, r8
   7277c:	bl	5ac1c <fputs@plt+0x49868>
   72780:	mov	r3, r0
   72784:	ldrb	r0, [r6, #441]	; 0x1b9
   72788:	str	r0, [sp]
   7278c:	mov	r0, r6
   72790:	mov	r1, r9
   72794:	mov	r2, r7
   72798:	ldr	r7, [sp, #8]
   7279c:	bl	50398 <fputs@plt+0x3efe4>
   727a0:	b	727ec <fputs@plt+0x61438>
   727a4:	ldr	r1, [r5, #8]
   727a8:	mov	r0, r8
   727ac:	mov	r2, #0
   727b0:	bl	5a6d0 <fputs@plt+0x4931c>
   727b4:	mov	r4, r0
   727b8:	add	r7, sp, #16
   727bc:	mov	r0, r7
   727c0:	mov	r1, #4
   727c4:	mov	r2, #0
   727c8:	bl	5af14 <fputs@plt+0x49b60>
   727cc:	mov	r0, r6
   727d0:	mov	r1, r4
   727d4:	mov	r2, r7
   727d8:	ldr	r7, [sp, #8]
   727dc:	bl	4c8d4 <fputs@plt+0x3b520>
   727e0:	mov	r0, r8
   727e4:	mov	r1, r4
   727e8:	bl	4408c <fputs@plt+0x32cd8>
   727ec:	ldrb	r0, [r5]
   727f0:	cmp	r0, #119	; 0x77
   727f4:	beq	72804 <fputs@plt+0x61450>
   727f8:	ldr	r0, [sp, #12]
   727fc:	mov	r1, #98	; 0x62
   72800:	bl	560bc <fputs@plt+0x44d08>
   72804:	ldr	r5, [r5, #28]
   72808:	cmp	r5, #0
   7280c:	bne	7269c <fputs@plt+0x612e8>
   72810:	sub	sp, fp, #28
   72814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72818:	ldr	r2, [r0, #68]	; 0x44
   7281c:	cmp	r2, #0
   72820:	beq	7282c <fputs@plt+0x61478>
   72824:	ldm	r1, {r0, r1}
   72828:	b	13cb4 <fputs@plt+0x2900>
   7282c:	ldr	r2, [r1, #4]
   72830:	str	r2, [r0, #4]
   72834:	ldr	r2, [r1, #68]	; 0x44
   72838:	str	r2, [r0, #68]	; 0x44
   7283c:	ldr	r1, [r1, #12]
   72840:	str	r1, [r0, #12]
   72844:	bx	lr
   72848:	push	{r4, r5, r6, sl, fp, lr}
   7284c:	add	fp, sp, #16
   72850:	mov	r4, r1
   72854:	mov	r5, r0
   72858:	ldr	r6, [r0, #4]
   7285c:	mov	r1, r2
   72860:	bl	46664 <fputs@plt+0x352b0>
   72864:	ldr	r0, [r5, #32]
   72868:	str	r0, [r4]
   7286c:	mov	r0, #0
   72870:	str	r0, [r5, #4]
   72874:	mov	r0, r6
   72878:	pop	{r4, r5, r6, sl, fp, pc}
   7287c:	push	{r4, r5, r6, sl, fp, lr}
   72880:	add	fp, sp, #16
   72884:	mov	r6, r1
   72888:	ldr	r5, [r0]
   7288c:	mov	r0, r5
   72890:	mov	r1, #0
   72894:	mov	r2, #0
   72898:	mov	r3, #0
   7289c:	bl	4e2d4 <fputs@plt+0x3cf20>
   728a0:	mov	r4, r0
   728a4:	cmp	r0, #0
   728a8:	beq	728e8 <fputs@plt+0x61534>
   728ac:	ldr	r1, [r6, #12]
   728b0:	mov	r0, r5
   728b4:	bl	1945c <fputs@plt+0x80a8>
   728b8:	ldr	r1, [r4]
   728bc:	add	r1, r1, r1, lsl #3
   728c0:	add	r1, r4, r1, lsl #3
   728c4:	str	r0, [r1, #-56]	; 0xffffffc8
   728c8:	ldr	r0, [r6, #4]
   728cc:	ldr	r1, [r0, #20]
   728d0:	mov	r0, r5
   728d4:	bl	1aa0c <fputs@plt+0x9658>
   728d8:	cmp	r0, #0
   728dc:	beq	728f0 <fputs@plt+0x6153c>
   728e0:	cmp	r0, #2
   728e4:	bge	728f0 <fputs@plt+0x6153c>
   728e8:	mov	r0, r4
   728ec:	pop	{r4, r5, r6, sl, fp, pc}
   728f0:	ldr	r1, [r5, #16]
   728f4:	ldr	r1, [r1, r0, lsl #4]
   728f8:	mov	r0, r5
   728fc:	bl	1945c <fputs@plt+0x80a8>
   72900:	ldr	r1, [r4]
   72904:	add	r1, r1, r1, lsl #3
   72908:	add	r1, r4, r1, lsl #3
   7290c:	str	r0, [r1, #-60]	; 0xffffffc4
   72910:	mov	r0, r4
   72914:	pop	{r4, r5, r6, sl, fp, pc}
   72918:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7291c:	add	fp, sp, #28
   72920:	sub	sp, sp, #20
   72924:	mov	sl, r3
   72928:	mov	r6, r2
   7292c:	mov	r5, r1
   72930:	mov	r7, r0
   72934:	ldr	r8, [r2, #20]
   72938:	ldr	r4, [r2, #40]	; 0x28
   7293c:	cmp	r8, #1
   72940:	bne	72988 <fputs@plt+0x615d4>
   72944:	ldrsh	r0, [r5, #32]
   72948:	cmp	r0, #0
   7294c:	blt	729c0 <fputs@plt+0x6160c>
   72950:	cmp	r4, #0
   72954:	beq	72b68 <fputs@plt+0x617b4>
   72958:	ldr	r1, [r5, #4]
   7295c:	ldr	r0, [r1, r0, lsl #4]
   72960:	mov	r1, r4
   72964:	bl	15b10 <fputs@plt+0x475c>
   72968:	mov	r1, #0
   7296c:	cmp	r0, #0
   72970:	beq	72b6c <fputs@plt+0x617b8>
   72974:	str	r7, [sp, #4]
   72978:	mov	r0, #0
   7297c:	str	r0, [sp, #12]
   72980:	str	sl, [sp]
   72984:	b	729d0 <fputs@plt+0x6161c>
   72988:	ldr	r9, [fp, #8]
   7298c:	cmp	r9, #0
   72990:	beq	729c0 <fputs@plt+0x6160c>
   72994:	ldr	r0, [r7]
   72998:	lsl	r2, r8, #2
   7299c:	mov	r3, #0
   729a0:	bl	209ac <fputs@plt+0xf5f8>
   729a4:	cmp	r0, #0
   729a8:	beq	72b28 <fputs@plt+0x61774>
   729ac:	str	r7, [sp, #4]
   729b0:	str	sl, [sp]
   729b4:	str	r0, [sp, #12]
   729b8:	str	r0, [r9]
   729bc:	b	729d0 <fputs@plt+0x6161c>
   729c0:	str	r7, [sp, #4]
   729c4:	str	sl, [sp]
   729c8:	mov	r0, #0
   729cc:	str	r0, [sp, #12]
   729d0:	str	r5, [sp, #16]
   729d4:	ldr	r9, [r5, #8]
   729d8:	cmp	r9, #0
   729dc:	beq	72af0 <fputs@plt+0x6173c>
   729e0:	str	r4, [sp, #8]
   729e4:	ldrh	r0, [r9, #50]	; 0x32
   729e8:	cmp	r8, r0
   729ec:	bne	72ae4 <fputs@plt+0x61730>
   729f0:	ldrb	r0, [r9, #54]	; 0x36
   729f4:	cmp	r0, #0
   729f8:	beq	72ae4 <fputs@plt+0x61730>
   729fc:	cmp	r4, #0
   72a00:	beq	72ad4 <fputs@plt+0x61720>
   72a04:	mov	sl, #0
   72a08:	cmp	r8, #1
   72a0c:	blt	72ac4 <fputs@plt+0x61710>
   72a10:	ldr	r0, [r9, #4]
   72a14:	add	r0, r0, sl, lsl #1
   72a18:	ldrsh	r5, [r0]
   72a1c:	cmp	r5, #0
   72a20:	blt	72ac4 <fputs@plt+0x61710>
   72a24:	ldr	r0, [r9, #32]
   72a28:	ldr	r0, [r0, sl, lsl #2]
   72a2c:	ldr	r1, [sp, #16]
   72a30:	ldr	r7, [r1, #4]
   72a34:	add	r1, r7, r5, lsl #4
   72a38:	ldr	r1, [r1, #8]
   72a3c:	cmp	r1, #0
   72a40:	movw	r2, #3417	; 0xd59
   72a44:	movt	r2, #8
   72a48:	moveq	r1, r2
   72a4c:	bl	15b10 <fputs@plt+0x475c>
   72a50:	cmp	r0, #0
   72a54:	bne	72ac4 <fputs@plt+0x61710>
   72a58:	cmp	r8, #1
   72a5c:	blt	72a90 <fputs@plt+0x616dc>
   72a60:	ldr	r7, [r7, r5, lsl #4]
   72a64:	mov	r5, #0
   72a68:	add	r4, r6, r5, lsl #3
   72a6c:	ldr	r0, [r4, #40]	; 0x28
   72a70:	mov	r1, r7
   72a74:	bl	15b10 <fputs@plt+0x475c>
   72a78:	cmp	r0, #0
   72a7c:	beq	72aa0 <fputs@plt+0x616ec>
   72a80:	add	r5, r5, #1
   72a84:	cmp	r5, r8
   72a88:	blt	72a68 <fputs@plt+0x616b4>
   72a8c:	b	72a94 <fputs@plt+0x616e0>
   72a90:	mov	r5, #0
   72a94:	cmp	r5, r8
   72a98:	bne	72ab8 <fputs@plt+0x61704>
   72a9c:	b	72ac4 <fputs@plt+0x61710>
   72aa0:	ldr	r1, [sp, #12]
   72aa4:	cmp	r1, #0
   72aa8:	ldrne	r0, [r4, #36]	; 0x24
   72aac:	strne	r0, [r1, sl, lsl #2]
   72ab0:	cmp	r5, r8
   72ab4:	beq	72ac4 <fputs@plt+0x61710>
   72ab8:	add	sl, sl, #1
   72abc:	cmp	sl, r8
   72ac0:	blt	72a10 <fputs@plt+0x6165c>
   72ac4:	cmp	sl, r8
   72ac8:	ldr	r4, [sp, #8]
   72acc:	bne	72ae4 <fputs@plt+0x61730>
   72ad0:	b	72b60 <fputs@plt+0x617ac>
   72ad4:	ldrb	r0, [r9, #55]	; 0x37
   72ad8:	and	r0, r0, #3
   72adc:	cmp	r0, #2
   72ae0:	beq	72b30 <fputs@plt+0x6177c>
   72ae4:	ldr	r9, [r9, #20]
   72ae8:	cmp	r9, #0
   72aec:	bne	729e4 <fputs@plt+0x61630>
   72af0:	ldr	r4, [sp, #4]
   72af4:	ldrb	r0, [r4, #442]	; 0x1ba
   72af8:	cmp	r0, #0
   72afc:	bne	72b1c <fputs@plt+0x61768>
   72b00:	ldr	r0, [r6]
   72b04:	ldr	r3, [r6, #8]
   72b08:	ldr	r2, [r0]
   72b0c:	movw	r1, #28098	; 0x6dc2
   72b10:	movt	r1, #8
   72b14:	mov	r0, r4
   72b18:	bl	1a8e8 <fputs@plt+0x9534>
   72b1c:	ldr	r0, [r4]
   72b20:	ldr	r1, [sp, #12]
   72b24:	bl	13cb4 <fputs@plt+0x2900>
   72b28:	mov	r1, #1
   72b2c:	b	72b6c <fputs@plt+0x617b8>
   72b30:	ldr	r0, [sp, #12]
   72b34:	cmp	r0, #0
   72b38:	beq	72b60 <fputs@plt+0x617ac>
   72b3c:	cmp	r8, #1
   72b40:	blt	72b60 <fputs@plt+0x617ac>
   72b44:	add	r0, r6, #36	; 0x24
   72b48:	ldr	r1, [r0], #8
   72b4c:	ldr	r2, [sp, #12]
   72b50:	str	r1, [r2], #4
   72b54:	str	r2, [sp, #12]
   72b58:	subs	r8, r8, #1
   72b5c:	bne	72b48 <fputs@plt+0x61794>
   72b60:	ldr	r0, [sp]
   72b64:	str	r9, [r0]
   72b68:	mov	r1, #0
   72b6c:	mov	r0, r1
   72b70:	sub	sp, fp, #28
   72b74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72b78:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   72b7c:	add	fp, sp, #24
   72b80:	sub	sp, sp, #16
   72b84:	mov	r8, r3
   72b88:	mov	r4, r2
   72b8c:	mov	r7, r1
   72b90:	mov	r6, r0
   72b94:	bl	56018 <fputs@plt+0x44c64>
   72b98:	mov	r5, r0
   72b9c:	ldr	r3, [fp, #8]
   72ba0:	mov	r0, r6
   72ba4:	mov	r1, r7
   72ba8:	mov	r2, r4
   72bac:	bl	72368 <fputs@plt+0x60fb4>
   72bb0:	cmp	r0, #0
   72bb4:	subeq	sp, fp, #24
   72bb8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   72bbc:	ldr	r3, [fp, #12]
   72bc0:	ldr	r1, [r7]
   72bc4:	cmp	r1, #0
   72bc8:	beq	72be0 <fputs@plt+0x6182c>
   72bcc:	ldr	r1, [r6]
   72bd0:	ldr	r1, [r1, #24]
   72bd4:	mov	r2, #1
   72bd8:	bic	r7, r2, r1, lsr #18
   72bdc:	b	72be4 <fputs@plt+0x61830>
   72be0:	mov	r7, #0
   72be4:	ldr	r1, [r6, #76]	; 0x4c
   72be8:	add	r1, r1, #1
   72bec:	str	r1, [r6, #76]	; 0x4c
   72bf0:	ldr	r0, [r0, #8]
   72bf4:	mvn	r2, #17
   72bf8:	str	r1, [sp]
   72bfc:	stmib	sp, {r0, r2}
   72c00:	mov	r0, r5
   72c04:	mov	r1, #132	; 0x84
   72c08:	mov	r2, r8
   72c0c:	bl	560f8 <fputs@plt+0x44d44>
   72c10:	mov	r0, r5
   72c14:	mov	r1, r7
   72c18:	sub	sp, fp, #24
   72c1c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   72c20:	b	1aaa0 <fputs@plt+0x96ec>
   72c24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72c28:	add	fp, sp, #28
   72c2c:	sub	sp, sp, #60	; 0x3c
   72c30:	str	r3, [sp, #32]
   72c34:	str	r2, [sp, #28]
   72c38:	str	r1, [sp, #40]	; 0x28
   72c3c:	mov	r4, r0
   72c40:	bl	56018 <fputs@plt+0x44c64>
   72c44:	mov	r7, r0
   72c48:	str	r4, [sp, #36]	; 0x24
   72c4c:	ldr	r0, [r4, #72]	; 0x48
   72c50:	str	r0, [sp, #44]	; 0x2c
   72c54:	mov	r0, r7
   72c58:	bl	57ff0 <fputs@plt+0x46c3c>
   72c5c:	mov	sl, r0
   72c60:	ldr	r6, [fp, #24]
   72c64:	ldr	r0, [fp, #20]
   72c68:	ldr	r1, [fp, #16]
   72c6c:	str	r1, [fp, #-36]	; 0xffffffdc
   72c70:	ldr	r8, [fp, #12]
   72c74:	ldr	r2, [fp, #8]
   72c78:	str	r0, [fp, #-40]	; 0xffffffd8
   72c7c:	cmn	r0, #1
   72c80:	str	r2, [fp, #-32]	; 0xffffffe0
   72c84:	bgt	72ca4 <fputs@plt+0x618f0>
   72c88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   72c8c:	ldrb	r2, [r0, #24]
   72c90:	mov	r0, r7
   72c94:	mov	r1, #136	; 0x88
   72c98:	mov	r3, sl
   72c9c:	bl	56a58 <fputs@plt+0x456a4>
   72ca0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   72ca4:	ldr	r9, [r2, #20]
   72ca8:	cmp	r9, #1
   72cac:	blt	72ce8 <fputs@plt+0x61934>
   72cb0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   72cb4:	add	r4, r0, #1
   72cb8:	mov	r5, #0
   72cbc:	ldr	r0, [r8, r5, lsl #2]
   72cc0:	add	r2, r4, r0
   72cc4:	mov	r0, r7
   72cc8:	mov	r1, #76	; 0x4c
   72ccc:	mov	r3, sl
   72cd0:	bl	56a58 <fputs@plt+0x456a4>
   72cd4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   72cd8:	add	r5, r5, #1
   72cdc:	ldr	r9, [r2, #20]
   72ce0:	cmp	r5, r9
   72ce4:	blt	72cbc <fputs@plt+0x61908>
   72ce8:	ldr	r0, [sp, #44]	; 0x2c
   72cec:	sub	r0, r0, #1
   72cf0:	cmp	r6, #0
   72cf4:	mov	r6, sl
   72cf8:	mov	sl, r0
   72cfc:	ldr	r4, [sp, #36]	; 0x24
   72d00:	bne	72fe4 <fputs@plt+0x61c30>
   72d04:	ldr	r5, [sp, #32]
   72d08:	cmp	r5, #0
   72d0c:	beq	72ee8 <fputs@plt+0x61b34>
   72d10:	str	r6, [sp, #20]
   72d14:	mov	r0, r4
   72d18:	mov	r1, r9
   72d1c:	bl	58308 <fputs@plt+0x46f54>
   72d20:	str	r0, [sp, #24]
   72d24:	mov	r0, r4
   72d28:	bl	58f08 <fputs@plt+0x47b54>
   72d2c:	str	r0, [sp, #12]
   72d30:	ldr	r3, [r5, #44]	; 0x2c
   72d34:	ldr	r0, [sp, #40]	; 0x28
   72d38:	str	r0, [sp]
   72d3c:	mov	r0, r7
   72d40:	mov	r1, #54	; 0x36
   72d44:	str	sl, [sp, #16]
   72d48:	mov	r2, sl
   72d4c:	bl	4644c <fputs@plt+0x35098>
   72d50:	mov	r0, r4
   72d54:	mov	r1, r5
   72d58:	bl	56568 <fputs@plt+0x451b4>
   72d5c:	cmp	r9, #1
   72d60:	mov	sl, r7
   72d64:	blt	72da0 <fputs@plt+0x619ec>
   72d68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   72d6c:	add	r5, r0, #1
   72d70:	ldr	r6, [sp, #24]
   72d74:	mov	r4, r9
   72d78:	mov	r7, r8
   72d7c:	ldr	r0, [r7], #4
   72d80:	add	r2, r5, r0
   72d84:	mov	r0, sl
   72d88:	mov	r1, #30
   72d8c:	mov	r3, r6
   72d90:	bl	56a58 <fputs@plt+0x456a4>
   72d94:	add	r6, r6, #1
   72d98:	subs	r4, r4, #1
   72d9c:	bne	72d7c <fputs@plt+0x619c8>
   72da0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   72da4:	cmp	r0, #1
   72da8:	mov	r7, sl
   72dac:	ldr	r5, [sp, #20]
   72db0:	ldr	r4, [sp, #36]	; 0x24
   72db4:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   72db8:	ldreq	r0, [r0]
   72dbc:	ldreq	r1, [sp, #28]
   72dc0:	cmpeq	r0, r1
   72dc4:	bne	72e6c <fputs@plt+0x61ab8>
   72dc8:	mov	r0, r7
   72dcc:	bl	5afb8 <fputs@plt+0x49c04>
   72dd0:	cmp	r9, #1
   72dd4:	ldr	r4, [sp, #28]
   72dd8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   72ddc:	ldr	r5, [sp, #32]
   72de0:	blt	72e58 <fputs@plt+0x61aa4>
   72de4:	add	r0, r9, r0
   72de8:	add	r0, r0, #1
   72dec:	str	r0, [sp, #44]	; 0x2c
   72df0:	add	r0, r3, #1
   72df4:	str	r0, [sp, #40]	; 0x28
   72df8:	mov	sl, #0
   72dfc:	mov	r6, r9
   72e00:	ldr	r0, [r5, #4]
   72e04:	ldrh	r0, [r0, -sl]
   72e08:	sxtah	r1, r3, r0
   72e0c:	ldrh	r2, [r4, #32]
   72e10:	cmp	r0, r2
   72e14:	mov	r0, r3
   72e18:	addne	r0, r1, #1
   72e1c:	ldr	r1, [r8, -sl, lsl #1]
   72e20:	str	r0, [sp]
   72e24:	ldr	r0, [sp, #40]	; 0x28
   72e28:	add	r2, r0, r1
   72e2c:	mov	r0, r7
   72e30:	mov	r1, #78	; 0x4e
   72e34:	ldr	r3, [sp, #44]	; 0x2c
   72e38:	bl	4644c <fputs@plt+0x35098>
   72e3c:	mov	r0, r7
   72e40:	mov	r1, #16
   72e44:	bl	1aaa0 <fputs@plt+0x96ec>
   72e48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   72e4c:	subs	r6, r6, #1
   72e50:	sub	sl, sl, #2
   72e54:	bne	72e00 <fputs@plt+0x61a4c>
   72e58:	mov	r0, r7
   72e5c:	ldr	r5, [sp, #20]
   72e60:	mov	r1, r5
   72e64:	bl	562d8 <fputs@plt+0x44f24>
   72e68:	ldr	r4, [sp, #36]	; 0x24
   72e6c:	ldr	r0, [r4]
   72e70:	ldr	r1, [sp, #32]
   72e74:	bl	704f4 <fputs@plt+0x5f140>
   72e78:	mov	r8, r5
   72e7c:	ldr	r6, [sp, #12]
   72e80:	str	r6, [sp]
   72e84:	stmib	sp, {r0, r9}
   72e88:	mov	r0, r7
   72e8c:	mov	r1, #49	; 0x31
   72e90:	ldr	r5, [sp, #24]
   72e94:	mov	r2, r5
   72e98:	mov	r3, r9
   72e9c:	bl	560f8 <fputs@plt+0x44d44>
   72ea0:	mov	r0, #0
   72ea4:	str	r6, [sp]
   72ea8:	str	r0, [sp, #4]
   72eac:	mov	r0, r7
   72eb0:	mov	r1, #69	; 0x45
   72eb4:	ldr	sl, [sp, #16]
   72eb8:	mov	r2, sl
   72ebc:	mov	r3, r8
   72ec0:	bl	1aa5c <fputs@plt+0x96a8>
   72ec4:	mov	r0, r4
   72ec8:	mov	r1, r6
   72ecc:	mov	r6, r8
   72ed0:	bl	58f44 <fputs@plt+0x47b90>
   72ed4:	mov	r0, r4
   72ed8:	mov	r1, r5
   72edc:	mov	r2, r9
   72ee0:	bl	58648 <fputs@plt+0x47294>
   72ee4:	b	72fe0 <fputs@plt+0x61c2c>
   72ee8:	mov	r5, r4
   72eec:	mov	r0, r4
   72ef0:	bl	58f08 <fputs@plt+0x47b54>
   72ef4:	mov	r4, r0
   72ef8:	ldr	r0, [r8]
   72efc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   72f00:	add	r0, r1, r0
   72f04:	add	r2, r0, #1
   72f08:	mov	r0, r7
   72f0c:	mov	r1, #31
   72f10:	mov	r3, r4
   72f14:	bl	56a58 <fputs@plt+0x456a4>
   72f18:	mov	r0, r7
   72f1c:	mov	r1, #38	; 0x26
   72f20:	mov	r2, r4
   72f24:	mov	r3, #0
   72f28:	bl	56a58 <fputs@plt+0x456a4>
   72f2c:	mov	r9, r0
   72f30:	ldr	r0, [fp, #-40]	; 0xffffffd8
   72f34:	cmp	r0, #1
   72f38:	ldr	r8, [sp, #28]
   72f3c:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   72f40:	ldreq	r0, [r0]
   72f44:	cmpeq	r0, r8
   72f48:	bne	72f70 <fputs@plt+0x61bbc>
   72f4c:	str	r4, [sp]
   72f50:	mov	r0, r7
   72f54:	mov	r1, #79	; 0x4f
   72f58:	ldr	r2, [fp, #-36]	; 0xffffffdc
   72f5c:	mov	r3, r6
   72f60:	bl	4644c <fputs@plt+0x35098>
   72f64:	mov	r0, r7
   72f68:	mov	r1, #144	; 0x90
   72f6c:	bl	1aaa0 <fputs@plt+0x96ec>
   72f70:	mov	r0, #54	; 0x36
   72f74:	str	r0, [sp]
   72f78:	mov	r0, r5
   72f7c:	mov	r1, sl
   72f80:	ldr	r2, [sp, #40]	; 0x28
   72f84:	mov	r3, r8
   72f88:	bl	563b0 <fputs@plt+0x44ffc>
   72f8c:	str	r4, [sp]
   72f90:	mov	r0, r7
   72f94:	mov	r1, #70	; 0x46
   72f98:	mov	r2, sl
   72f9c:	mov	r3, #0
   72fa0:	bl	4644c <fputs@plt+0x35098>
   72fa4:	mov	r0, r7
   72fa8:	mov	r1, r6
   72fac:	bl	562d8 <fputs@plt+0x44f24>
   72fb0:	mov	r0, r7
   72fb4:	bl	5afb8 <fputs@plt+0x49c04>
   72fb8:	sub	r1, r0, #2
   72fbc:	mov	r0, r7
   72fc0:	bl	560e4 <fputs@plt+0x44d30>
   72fc4:	mov	r0, r7
   72fc8:	mov	r1, r9
   72fcc:	bl	560e4 <fputs@plt+0x44d30>
   72fd0:	mov	r0, r5
   72fd4:	mov	r1, r4
   72fd8:	mov	r4, r5
   72fdc:	bl	58f44 <fputs@plt+0x47b90>
   72fe0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   72fe4:	ldrb	r0, [r2, #24]
   72fe8:	cmp	r0, #0
   72fec:	bne	73028 <fputs@plt+0x61c74>
   72ff0:	ldr	r1, [r4]
   72ff4:	ldrb	r1, [r1, #27]
   72ff8:	tst	r1, #1
   72ffc:	ldreq	r1, [r4, #416]	; 0x1a0
   73000:	cmpeq	r1, #0
   73004:	beq	73060 <fputs@plt+0x61cac>
   73008:	ldr	r1, [fp, #-40]	; 0xffffffd8
   7300c:	cmp	r1, #1
   73010:	blt	73028 <fputs@plt+0x61c74>
   73014:	cmp	r0, #0
   73018:	bne	73028 <fputs@plt+0x61c74>
   7301c:	mov	r0, r4
   73020:	bl	59434 <fputs@plt+0x48080>
   73024:	ldr	r2, [fp, #-32]	; 0xffffffe0
   73028:	ldrb	r2, [r2, #24]
   7302c:	mov	r0, r7
   73030:	mov	r1, #135	; 0x87
   73034:	ldr	r3, [fp, #-40]	; 0xffffffd8
   73038:	bl	56a58 <fputs@plt+0x456a4>
   7303c:	mov	r0, r7
   73040:	mov	r1, r6
   73044:	bl	58114 <fputs@plt+0x46d60>
   73048:	mov	r0, r7
   7304c:	mov	r1, #61	; 0x3d
   73050:	mov	r2, sl
   73054:	sub	sp, fp, #28
   73058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7305c:	b	57fcc <fputs@plt+0x46c18>
   73060:	ldrb	r1, [r4, #20]
   73064:	cmp	r1, #0
   73068:	bne	73008 <fputs@plt+0x61c54>
   7306c:	mov	r0, #4
   73070:	mvn	r1, #1
   73074:	str	r1, [sp]
   73078:	str	r0, [sp, #4]
   7307c:	mov	r0, r4
   73080:	movw	r1, #787	; 0x313
   73084:	mov	r2, #2
   73088:	mov	r3, #0
   7308c:	bl	5944c <fputs@plt+0x48098>
   73090:	b	7303c <fputs@plt+0x61c88>
   73094:	ldr	r2, [r0, #416]	; 0x1a0
   73098:	cmp	r2, #0
   7309c:	moveq	r2, r0
   730a0:	ldr	r2, [r2, #532]	; 0x214
   730a4:	mov	r0, #0
   730a8:	cmp	r2, #0
   730ac:	beq	730e0 <fputs@plt+0x61d2c>
   730b0:	ldr	r2, [r2]
   730b4:	ldr	r0, [r1, #28]
   730b8:	cmp	r2, r0
   730bc:	bne	730d0 <fputs@plt+0x61d1c>
   730c0:	ldrb	r3, [r1, #25]
   730c4:	mov	r0, #1
   730c8:	cmp	r3, #7
   730cc:	bxeq	lr
   730d0:	ldr	r0, [r1, #32]
   730d4:	cmp	r2, r0
   730d8:	beq	730e4 <fputs@plt+0x61d30>
   730dc:	mov	r0, #0
   730e0:	bx	lr
   730e4:	ldrb	r1, [r1, #26]
   730e8:	mov	r0, #1
   730ec:	cmp	r1, #7
   730f0:	movne	r0, #0
   730f4:	bx	lr
   730f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   730fc:	add	fp, sp, #28
   73100:	sub	sp, sp, #92	; 0x5c
   73104:	mov	r9, r3
   73108:	mov	r5, r2
   7310c:	str	r1, [sp, #28]
   73110:	mov	r1, r0
   73114:	ldr	r0, [r0]
   73118:	str	r0, [sp, #40]	; 0x28
   7311c:	str	r1, [sp, #44]	; 0x2c
   73120:	mov	r0, r1
   73124:	bl	56018 <fputs@plt+0x44c64>
   73128:	mov	r4, r0
   7312c:	mov	r7, #0
   73130:	ldr	r0, [fp, #20]
   73134:	ldr	r6, [fp, #8]
   73138:	cmn	r0, #1
   7313c:	mov	r0, #0
   73140:	bgt	73158 <fputs@plt+0x61da4>
   73144:	ldrb	r2, [r6, #24]
   73148:	mov	r0, r4
   7314c:	mov	r1, #136	; 0x88
   73150:	mov	r3, #0
   73154:	bl	56a58 <fputs@plt+0x456a4>
   73158:	str	r5, [sp, #36]	; 0x24
   7315c:	str	r4, [sp, #20]
   73160:	str	r0, [sp, #16]
   73164:	ldr	r0, [r6, #20]
   73168:	cmp	r0, #1
   7316c:	blt	73238 <fputs@plt+0x61e84>
   73170:	ldr	r8, [fp, #12]
   73174:	mov	sl, #0
   73178:	mov	r5, #0
   7317c:	mov	r7, #0
   73180:	str	r7, [sp, #52]	; 0x34
   73184:	cmp	r9, #0
   73188:	movw	r0, #65535	; 0xffff
   7318c:	ldr	r1, [sp, #36]	; 0x24
   73190:	ldrne	r0, [r9, #4]
   73194:	addne	r0, r0, sl
   73198:	ldrhne	r0, [r0]
   7319c:	sxth	r3, r0
   731a0:	ldr	r7, [sp, #44]	; 0x2c
   731a4:	mov	r0, r7
   731a8:	ldr	r2, [fp, #16]
   731ac:	bl	73490 <fputs@plt+0x620dc>
   731b0:	str	r0, [sp, #48]	; 0x30
   731b4:	ldr	r0, [fp, #12]
   731b8:	cmp	r0, #0
   731bc:	mov	r0, r8
   731c0:	addeq	r0, r6, #36	; 0x24
   731c4:	ldr	r0, [r0]
   731c8:	lsl	r0, r0, #16
   731cc:	ldr	r1, [r6]
   731d0:	ldr	r1, [r1, #4]
   731d4:	ldr	r2, [r1, r0, asr #12]
   731d8:	mov	r4, r9
   731dc:	ldr	r9, [sp, #40]	; 0x28
   731e0:	mov	r0, r9
   731e4:	mov	r1, #27
   731e8:	bl	4e188 <fputs@plt+0x3cdd4>
   731ec:	mov	r3, r0
   731f0:	mov	r0, #0
   731f4:	str	r0, [sp]
   731f8:	mov	r0, r7
   731fc:	mov	r1, #79	; 0x4f
   73200:	ldr	r2, [sp, #48]	; 0x30
   73204:	bl	4ae18 <fputs@plt+0x39a64>
   73208:	mov	r2, r0
   7320c:	mov	r0, r9
   73210:	mov	r9, r4
   73214:	ldr	r1, [sp, #52]	; 0x34
   73218:	bl	606e8 <fputs@plt+0x4f334>
   7321c:	mov	r7, r0
   73220:	add	r8, r8, #4
   73224:	add	sl, sl, #2
   73228:	add	r5, r5, #1
   7322c:	ldr	r0, [r6, #20]
   73230:	cmp	r5, r0
   73234:	blt	73180 <fputs@plt+0x61dcc>
   73238:	ldr	sl, [fp, #20]
   7323c:	cmp	sl, #1
   73240:	blt	732c0 <fputs@plt+0x61f0c>
   73244:	ldr	r0, [r6]
   73248:	ldr	r4, [sp, #36]	; 0x24
   7324c:	cmp	r0, r4
   73250:	bne	732c0 <fputs@plt+0x61f0c>
   73254:	ldrb	r0, [r4, #42]	; 0x2a
   73258:	tst	r0, #32
   7325c:	bne	732d4 <fputs@plt+0x61f20>
   73260:	ldr	r6, [sp, #44]	; 0x2c
   73264:	mov	r0, r6
   73268:	mov	r1, r4
   7326c:	ldr	r2, [fp, #16]
   73270:	mvn	r3, #0
   73274:	bl	73490 <fputs@plt+0x620dc>
   73278:	mov	r9, r0
   7327c:	ldr	r5, [sp, #28]
   73280:	ldr	r2, [r5, #52]	; 0x34
   73284:	ldr	r8, [sp, #40]	; 0x28
   73288:	mov	r0, r8
   7328c:	mov	r1, r4
   73290:	mvn	r3, #0
   73294:	bl	73534 <fputs@plt+0x62180>
   73298:	mov	r3, r0
   7329c:	mov	r0, #0
   732a0:	str	r0, [sp]
   732a4:	mov	r0, r6
   732a8:	mov	r1, #78	; 0x4e
   732ac:	mov	r2, r9
   732b0:	bl	4ae18 <fputs@plt+0x39a64>
   732b4:	mov	r2, r0
   732b8:	ldr	r9, [sp, #16]
   732bc:	b	733e0 <fputs@plt+0x6202c>
   732c0:	ldr	r8, [sp, #40]	; 0x28
   732c4:	ldr	r9, [sp, #16]
   732c8:	ldr	r5, [sp, #28]
   732cc:	ldr	r6, [sp, #44]	; 0x2c
   732d0:	b	733f0 <fputs@plt+0x6203c>
   732d4:	str	r7, [sp, #52]	; 0x34
   732d8:	mov	r0, r4
   732dc:	bl	439a8 <fputs@plt+0x325f4>
   732e0:	mov	r7, r0
   732e4:	ldrh	r0, [r0, #50]	; 0x32
   732e8:	cmp	r0, #0
   732ec:	mov	r3, #0
   732f0:	ldr	r8, [sp, #40]	; 0x28
   732f4:	ldr	r6, [sp, #44]	; 0x2c
   732f8:	ldr	r0, [fp, #16]
   732fc:	beq	733b0 <fputs@plt+0x61ffc>
   73300:	mov	r1, r4
   73304:	mov	r4, r9
   73308:	mov	r2, r0
   7330c:	mov	r5, #0
   73310:	mov	r9, #0
   73314:	mov	r3, #0
   73318:	str	r7, [sp, #24]
   7331c:	str	r3, [sp, #48]	; 0x30
   73320:	ldr	r0, [r4, #4]
   73324:	add	r0, r0, r5
   73328:	ldrsh	sl, [r0]
   7332c:	mov	r0, r6
   73330:	mov	r3, sl
   73334:	mov	r6, r1
   73338:	mov	r7, r2
   7333c:	bl	73490 <fputs@plt+0x620dc>
   73340:	str	r0, [sp, #32]
   73344:	ldr	r0, [sp, #28]
   73348:	ldr	r2, [r0, #52]	; 0x34
   7334c:	mov	r0, r8
   73350:	mov	r1, r6
   73354:	mov	r3, sl
   73358:	bl	73534 <fputs@plt+0x62180>
   7335c:	mov	r3, r0
   73360:	mov	r0, #0
   73364:	str	r0, [sp]
   73368:	ldr	r0, [sp, #44]	; 0x2c
   7336c:	mov	r1, #79	; 0x4f
   73370:	ldr	r2, [sp, #32]
   73374:	bl	4ae18 <fputs@plt+0x39a64>
   73378:	mov	r2, r0
   7337c:	mov	r0, r8
   73380:	ldr	r1, [sp, #48]	; 0x30
   73384:	bl	606e8 <fputs@plt+0x4f334>
   73388:	mov	r2, r7
   7338c:	mov	r1, r6
   73390:	ldr	r7, [sp, #24]
   73394:	ldr	r6, [sp, #44]	; 0x2c
   73398:	mov	r3, r0
   7339c:	add	r5, r5, #2
   733a0:	add	r9, r9, #1
   733a4:	ldrh	r0, [r7, #50]	; 0x32
   733a8:	cmp	r9, r0
   733ac:	bcc	7331c <fputs@plt+0x61f68>
   733b0:	mov	r0, #0
   733b4:	str	r0, [sp]
   733b8:	mov	r0, r6
   733bc:	mov	r1, #19
   733c0:	mov	r2, r3
   733c4:	mov	r3, #0
   733c8:	bl	4ae18 <fputs@plt+0x39a64>
   733cc:	mov	r2, r0
   733d0:	ldr	r9, [sp, #16]
   733d4:	ldr	sl, [fp, #20]
   733d8:	ldr	r5, [sp, #28]
   733dc:	ldr	r7, [sp, #52]	; 0x34
   733e0:	mov	r0, r8
   733e4:	mov	r1, r7
   733e8:	bl	606e8 <fputs@plt+0x4f334>
   733ec:	mov	r7, r0
   733f0:	add	r0, sp, #56	; 0x38
   733f4:	vmov.i32	q8, #0	; 0x00000000
   733f8:	add	r1, r0, #8
   733fc:	vst1.64	{d16-d17}, [r1]
   73400:	mov	r4, #0
   73404:	str	r4, [sp, #84]	; 0x54
   73408:	str	r4, [sp, #80]	; 0x50
   7340c:	str	r5, [sp, #60]	; 0x3c
   73410:	str	r6, [sp, #56]	; 0x38
   73414:	mov	r1, r7
   73418:	bl	5cc74 <fputs@plt+0x4b8c0>
   7341c:	str	r4, [sp]
   73420:	str	r4, [sp, #4]
   73424:	str	r4, [sp, #8]
   73428:	mov	r0, r6
   7342c:	mov	r1, r5
   73430:	mov	r2, r7
   73434:	mov	r3, #0
   73438:	bl	638a8 <fputs@plt+0x524f4>
   7343c:	mov	r4, r0
   73440:	ldr	r0, [fp, #8]
   73444:	ldrb	r2, [r0, #24]
   73448:	ldr	r5, [sp, #20]
   7344c:	mov	r0, r5
   73450:	mov	r1, #135	; 0x87
   73454:	mov	r3, sl
   73458:	bl	56a58 <fputs@plt+0x456a4>
   7345c:	cmp	r4, #0
   73460:	movne	r0, r4
   73464:	blne	64b40 <fputs@plt+0x5378c>
   73468:	mov	r0, r8
   7346c:	mov	r1, r7
   73470:	bl	43f70 <fputs@plt+0x32bbc>
   73474:	cmp	r9, #0
   73478:	beq	73488 <fputs@plt+0x620d4>
   7347c:	mov	r0, r5
   73480:	mov	r1, r9
   73484:	bl	560e4 <fputs@plt+0x44d30>
   73488:	sub	sp, fp, #28
   7348c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73490:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   73494:	add	fp, sp, #24
   73498:	mov	r6, r3
   7349c:	mov	r8, r2
   734a0:	mov	r9, r1
   734a4:	mov	r4, r0
   734a8:	ldr	r5, [r0]
   734ac:	mov	r7, #0
   734b0:	mov	r0, r5
   734b4:	mov	r1, #157	; 0x9d
   734b8:	mov	r2, #0
   734bc:	bl	4e188 <fputs@plt+0x3cdd4>
   734c0:	cmp	r0, #0
   734c4:	beq	734f4 <fputs@plt+0x62140>
   734c8:	mov	r1, r0
   734cc:	cmp	r6, #0
   734d0:	blt	734e4 <fputs@plt+0x62130>
   734d4:	ldrh	r0, [r9, #32]
   734d8:	uxth	r2, r6
   734dc:	cmp	r0, r2
   734e0:	bne	734fc <fputs@plt+0x62148>
   734e4:	mov	r0, #68	; 0x44
   734e8:	strb	r0, [r1, #1]
   734ec:	str	r8, [r1, #28]
   734f0:	mov	r7, r1
   734f4:	mov	r0, r7
   734f8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   734fc:	add	r0, r8, r6
   73500:	add	r0, r0, #1
   73504:	ldr	r2, [r9, #4]
   73508:	str	r0, [r1, #28]
   7350c:	add	r0, r2, r6, lsl #4
   73510:	ldrb	r2, [r0, #13]
   73514:	strb	r2, [r1, #1]
   73518:	ldr	r2, [r0, #8]
   7351c:	cmp	r2, #0
   73520:	ldreq	r0, [r5, #8]
   73524:	ldreq	r2, [r0]
   73528:	mov	r0, r4
   7352c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   73530:	b	5e688 <fputs@plt+0x4d2d4>
   73534:	push	{r4, r5, r6, sl, fp, lr}
   73538:	add	fp, sp, #16
   7353c:	mov	r4, r3
   73540:	mov	r6, r2
   73544:	mov	r5, r1
   73548:	mov	r1, #152	; 0x98
   7354c:	mov	r2, #0
   73550:	bl	4e188 <fputs@plt+0x3cdd4>
   73554:	cmp	r0, #0
   73558:	strne	r6, [r0, #28]
   7355c:	strne	r5, [r0, #44]	; 0x2c
   73560:	strhne	r4, [r0, #32]
   73564:	pop	{r4, r5, r6, sl, fp, pc}
   73568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7356c:	add	fp, sp, #28
   73570:	sub	sp, sp, #156	; 0x9c
   73574:	mov	r8, r1
   73578:	cmp	r3, #0
   7357c:	str	r3, [sp, #84]	; 0x54
   73580:	movwne	r3, #1
   73584:	str	r2, [sp, #92]	; 0x5c
   73588:	add	r1, r2, r3
   7358c:	ldrb	r4, [r1, #25]
   73590:	str	r0, [sp, #88]	; 0x58
   73594:	ldr	r6, [r0]
   73598:	cmp	r4, #6
   7359c:	bne	735b0 <fputs@plt+0x621fc>
   735a0:	ldrb	r1, [r6, #27]
   735a4:	mov	r5, #0
   735a8:	tst	r1, #1
   735ac:	bne	73bd4 <fputs@plt+0x62820>
   735b0:	ldr	r0, [sp, #92]	; 0x5c
   735b4:	add	r7, r0, r3, lsl #2
   735b8:	ldr	r5, [r7, #28]!
   735bc:	cmp	r4, #0
   735c0:	beq	73bd4 <fputs@plt+0x62820>
   735c4:	cmp	r5, #0
   735c8:	bne	73bd4 <fputs@plt+0x62820>
   735cc:	mov	r0, #0
   735d0:	str	r0, [fp, #-32]	; 0xffffffe0
   735d4:	str	r0, [fp, #-36]	; 0xffffffdc
   735d8:	sub	r0, fp, #36	; 0x24
   735dc:	str	r0, [sp]
   735e0:	sub	r3, fp, #32
   735e4:	ldr	sl, [sp, #88]	; 0x58
   735e8:	mov	r0, sl
   735ec:	mov	r1, r8
   735f0:	ldr	r9, [sp, #92]	; 0x5c
   735f4:	mov	r2, r9
   735f8:	bl	72918 <fputs@plt+0x61564>
   735fc:	cmp	r0, #0
   73600:	bne	73bd0 <fputs@plt+0x6281c>
   73604:	ldr	r0, [r9, #20]
   73608:	cmp	r0, #1
   7360c:	str	r4, [sp, #32]
   73610:	str	r6, [sp, #80]	; 0x50
   73614:	str	r8, [sp, #64]	; 0x40
   73618:	str	r7, [sp, #24]
   7361c:	mov	r0, #0
   73620:	blt	739b4 <fputs@plt+0x62600>
   73624:	str	r0, [sp, #28]
   73628:	subs	r0, r4, #6
   7362c:	movwne	r0, #1
   73630:	eor	r1, r4, #9
   73634:	ldr	r2, [sp, #84]	; 0x54
   73638:	orrs	r1, r2, r1
   7363c:	movwne	r1, #1
   73640:	and	r0, r0, r1
   73644:	str	r0, [sp, #60]	; 0x3c
   73648:	add	r0, r8, #32
   7364c:	str	r0, [sp, #56]	; 0x38
   73650:	movw	r0, #13904	; 0x3650
   73654:	movt	r0, #8
   73658:	ldrd	r0, [r0]
   7365c:	str	r1, [sp, #48]	; 0x30
   73660:	str	r0, [sp, #52]	; 0x34
   73664:	movw	r0, #13896	; 0x3648
   73668:	movt	r0, #8
   7366c:	ldrd	r0, [r0]
   73670:	str	r1, [sp, #40]	; 0x28
   73674:	str	r0, [sp, #44]	; 0x2c
   73678:	ldr	r8, [fp, #-32]	; 0xffffffe0
   7367c:	sub	r6, fp, #72	; 0x48
   73680:	sub	r9, fp, #48	; 0x30
   73684:	mov	r7, #0
   73688:	mov	r1, #0
   7368c:	mov	r0, #0
   73690:	str	r0, [sp, #76]	; 0x4c
   73694:	mov	r5, #0
   73698:	mov	r0, #0
   7369c:	str	r0, [sp, #68]	; 0x44
   736a0:	mov	r0, #0
   736a4:	str	r0, [fp, #-80]	; 0xffffffb0
   736a8:	ldr	r4, [sp, #92]	; 0x5c
   736ac:	str	r8, [sp, #36]	; 0x24
   736b0:	str	r5, [fp, #-88]	; 0xffffffa8
   736b4:	ldr	r0, [sp, #44]	; 0x2c
   736b8:	str	r0, [fp, #-48]	; 0xffffffd0
   736bc:	ldr	r0, [sp, #40]	; 0x28
   736c0:	str	r0, [fp, #-44]	; 0xffffffd4
   736c4:	ldr	r0, [sp, #48]	; 0x30
   736c8:	str	r0, [fp, #-52]	; 0xffffffcc
   736cc:	ldr	r0, [sp, #52]	; 0x34
   736d0:	str	r0, [fp, #-56]	; 0xffffffc8
   736d4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   736d8:	str	r1, [fp, #-76]	; 0xffffffb4
   736dc:	add	r1, r0, r1
   736e0:	cmp	r0, #0
   736e4:	addeq	r1, r4, #36	; 0x24
   736e8:	ldr	r5, [r1]
   736ec:	ldr	r0, [sp, #64]	; 0x40
   736f0:	ldr	r0, [r0, #4]
   736f4:	cmp	r8, #0
   736f8:	ldr	r1, [sp, #56]	; 0x38
   736fc:	ldrne	r1, [r8, #4]
   73700:	addne	r1, r1, r7
   73704:	str	r7, [fp, #-84]	; 0xffffffac
   73708:	ldrsh	r1, [r1]
   7370c:	ldr	r1, [r0, r1, lsl #4]
   73710:	mov	r0, r6
   73714:	bl	5ca30 <fputs@plt+0x4b67c>
   73718:	ldr	r0, [r4]
   7371c:	ldr	r0, [r0, #4]
   73720:	str	r5, [sp, #72]	; 0x48
   73724:	ldr	r1, [r0, r5, lsl #4]
   73728:	sub	r7, fp, #64	; 0x40
   7372c:	mov	r0, r7
   73730:	bl	5ca30 <fputs@plt+0x4b67c>
   73734:	ldr	r8, [sp, #80]	; 0x50
   73738:	mov	r0, r8
   7373c:	mov	r1, #27
   73740:	mov	r2, r9
   73744:	mov	r3, #0
   73748:	bl	5ca50 <fputs@plt+0x4b69c>
   7374c:	mov	r4, r0
   73750:	mov	r0, r8
   73754:	mov	r1, #27
   73758:	mov	r2, r6
   7375c:	mov	r3, #0
   73760:	bl	5ca50 <fputs@plt+0x4b69c>
   73764:	mov	r3, r0
   73768:	mov	r0, #0
   7376c:	str	r0, [sp]
   73770:	mov	r0, sl
   73774:	mov	r1, #122	; 0x7a
   73778:	mov	r2, r4
   7377c:	bl	4ae18 <fputs@plt+0x39a64>
   73780:	mov	r4, r0
   73784:	mov	r0, r8
   73788:	mov	r1, #27
   7378c:	mov	r2, r7
   73790:	mov	r7, #0
   73794:	mov	r3, #0
   73798:	bl	5ca50 <fputs@plt+0x4b69c>
   7379c:	mov	r3, r0
   737a0:	str	r7, [sp]
   737a4:	mov	r0, sl
   737a8:	mov	r1, #79	; 0x4f
   737ac:	mov	r2, r4
   737b0:	bl	4ae18 <fputs@plt+0x39a64>
   737b4:	mov	r2, r0
   737b8:	mov	r0, r8
   737bc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   737c0:	bl	606e8 <fputs@plt+0x4f334>
   737c4:	mov	r1, r0
   737c8:	ldr	r0, [sp, #84]	; 0x54
   737cc:	cmp	r0, #0
   737d0:	str	r1, [fp, #-80]	; 0xffffffb0
   737d4:	beq	73894 <fputs@plt+0x624e0>
   737d8:	mov	r0, r8
   737dc:	mov	r1, #27
   737e0:	mov	r2, r9
   737e4:	mov	r3, #0
   737e8:	bl	5ca50 <fputs@plt+0x4b69c>
   737ec:	mov	r4, r0
   737f0:	mov	r0, r8
   737f4:	mov	r1, #27
   737f8:	mov	r2, r6
   737fc:	mov	r3, #0
   73800:	bl	5ca50 <fputs@plt+0x4b69c>
   73804:	mov	r3, r0
   73808:	str	r7, [sp]
   7380c:	mov	r0, sl
   73810:	mov	r1, #122	; 0x7a
   73814:	mov	r2, r4
   73818:	bl	4ae18 <fputs@plt+0x39a64>
   7381c:	mov	r4, r0
   73820:	mov	r0, r8
   73824:	mov	r1, #27
   73828:	sub	r2, fp, #56	; 0x38
   7382c:	mov	r3, #0
   73830:	bl	5ca50 <fputs@plt+0x4b69c>
   73834:	mov	r5, r0
   73838:	mov	r0, r8
   7383c:	mov	r1, #27
   73840:	mov	r2, r6
   73844:	mov	r3, #0
   73848:	bl	5ca50 <fputs@plt+0x4b69c>
   7384c:	mov	r3, r0
   73850:	str	r7, [sp]
   73854:	ldr	r0, [sp, #88]	; 0x58
   73858:	mov	r1, #122	; 0x7a
   7385c:	mov	r2, r5
   73860:	ldr	sl, [sp, #88]	; 0x58
   73864:	bl	4ae18 <fputs@plt+0x39a64>
   73868:	mov	r3, r0
   7386c:	str	r7, [sp]
   73870:	mov	r0, sl
   73874:	mov	r1, #73	; 0x49
   73878:	mov	r2, r4
   7387c:	bl	4ae18 <fputs@plt+0x39a64>
   73880:	mov	r2, r0
   73884:	mov	r0, r8
   73888:	ldr	r1, [sp, #76]	; 0x4c
   7388c:	bl	606e8 <fputs@plt+0x4f334>
   73890:	str	r0, [sp, #76]	; 0x4c
   73894:	ldr	r4, [sp, #92]	; 0x5c
   73898:	ldr	r8, [sp, #36]	; 0x24
   7389c:	ldr	r7, [fp, #-84]	; 0xffffffac
   738a0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   738a4:	ldr	r5, [fp, #-88]	; 0xffffffa8
   738a8:	ldr	r0, [sp, #60]	; 0x3c
   738ac:	cmp	r0, #0
   738b0:	beq	73918 <fputs@plt+0x62564>
   738b4:	ldr	r0, [sp, #32]
   738b8:	cmp	r0, #8
   738bc:	beq	73920 <fputs@plt+0x6256c>
   738c0:	cmp	r0, #9
   738c4:	bne	7394c <fputs@plt+0x62598>
   738c8:	ldr	r6, [sp, #80]	; 0x50
   738cc:	mov	r0, r6
   738d0:	mov	r1, #27
   738d4:	sub	r2, fp, #56	; 0x38
   738d8:	mov	r3, #0
   738dc:	bl	5ca50 <fputs@plt+0x4b69c>
   738e0:	mov	r4, r0
   738e4:	mov	r0, r6
   738e8:	mov	r1, #27
   738ec:	sub	r2, fp, #72	; 0x48
   738f0:	mov	r3, #0
   738f4:	bl	5ca50 <fputs@plt+0x4b69c>
   738f8:	mov	r3, r0
   738fc:	mov	r0, #0
   73900:	str	r0, [sp]
   73904:	mov	r0, sl
   73908:	mov	r1, #122	; 0x7a
   7390c:	mov	r2, r4
   73910:	ldr	r4, [sp, #92]	; 0x5c
   73914:	b	73964 <fputs@plt+0x625b0>
   73918:	sub	r6, fp, #72	; 0x48
   7391c:	b	73998 <fputs@plt+0x625e4>
   73920:	ldr	r0, [r4]
   73924:	ldr	r0, [r0, #4]
   73928:	ldr	r1, [sp, #72]	; 0x48
   7392c:	add	r0, r0, r1, lsl #4
   73930:	ldr	r1, [r0, #4]
   73934:	cmp	r1, #0
   73938:	beq	7394c <fputs@plt+0x62598>
   7393c:	ldr	r0, [sp, #80]	; 0x50
   73940:	mov	r2, #0
   73944:	bl	5a3c8 <fputs@plt+0x49014>
   73948:	b	73968 <fputs@plt+0x625b4>
   7394c:	mov	r0, #0
   73950:	str	r0, [sp]
   73954:	mov	r0, sl
   73958:	mov	r1, #101	; 0x65
   7395c:	mov	r2, #0
   73960:	mov	r3, #0
   73964:	bl	4ae18 <fputs@plt+0x39a64>
   73968:	mov	r2, r0
   7396c:	mov	r0, sl
   73970:	ldr	r1, [sp, #68]	; 0x44
   73974:	bl	4e008 <fputs@plt+0x3cc54>
   73978:	mov	r1, r0
   7397c:	mov	r0, sl
   73980:	str	r1, [sp, #68]	; 0x44
   73984:	sub	r2, fp, #64	; 0x40
   73988:	mov	r3, #0
   7398c:	bl	4e0e8 <fputs@plt+0x3cd34>
   73990:	sub	r6, fp, #72	; 0x48
   73994:	ldr	r1, [fp, #-76]	; 0xffffffb4
   73998:	add	r7, r7, #2
   7399c:	add	r1, r1, #4
   739a0:	add	r5, r5, #1
   739a4:	ldr	r0, [r4, #20]
   739a8:	cmp	r5, r0
   739ac:	blt	736b0 <fputs@plt+0x622fc>
   739b0:	b	739d4 <fputs@plt+0x62620>
   739b4:	str	r0, [sp, #28]
   739b8:	mov	r0, #0
   739bc:	str	r0, [fp, #-80]	; 0xffffffb0
   739c0:	mov	r0, #0
   739c4:	str	r0, [sp, #68]	; 0x44
   739c8:	mov	r0, #0
   739cc:	str	r0, [sp, #76]	; 0x4c
   739d0:	ldr	r4, [sp, #92]	; 0x5c
   739d4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   739d8:	ldr	r6, [sp, #80]	; 0x50
   739dc:	mov	r0, r6
   739e0:	bl	13cb4 <fputs@plt+0x2900>
   739e4:	ldr	r0, [r4]
   739e8:	ldr	r4, [r0]
   739ec:	mov	r0, r4
   739f0:	bl	1358c <fputs@plt+0x21d8>
   739f4:	mov	r7, r0
   739f8:	ldr	r0, [sp, #32]
   739fc:	cmp	r0, #6
   73a00:	bne	73a9c <fputs@plt+0x626e8>
   73a04:	str	r7, [fp, #-44]	; 0xffffffd4
   73a08:	mov	r5, r4
   73a0c:	str	r4, [fp, #-48]	; 0xffffffd0
   73a10:	movw	r2, #18159	; 0x46ef
   73a14:	movt	r2, #8
   73a18:	mov	r0, r6
   73a1c:	mov	r1, #57	; 0x39
   73a20:	bl	4e188 <fputs@plt+0x3cdd4>
   73a24:	mov	r2, r0
   73a28:	cmp	r0, #0
   73a2c:	movne	r0, #2
   73a30:	strbne	r0, [r2, #1]
   73a34:	mov	r9, #0
   73a38:	mov	r0, sl
   73a3c:	mov	r1, #0
   73a40:	bl	4e008 <fputs@plt+0x3cc54>
   73a44:	mov	r4, r0
   73a48:	sub	r2, fp, #48	; 0x30
   73a4c:	ldr	r6, [sp, #80]	; 0x50
   73a50:	mov	r0, r6
   73a54:	mov	r1, #0
   73a58:	mov	r3, #0
   73a5c:	bl	4e2d4 <fputs@plt+0x3cf20>
   73a60:	mov	r2, r0
   73a64:	str	r9, [sp]
   73a68:	str	r9, [sp, #4]
   73a6c:	str	r9, [sp, #8]
   73a70:	str	r9, [sp, #12]
   73a74:	str	r9, [sp, #16]
   73a78:	str	r9, [sp, #20]
   73a7c:	mov	r0, sl
   73a80:	mov	r1, r4
   73a84:	ldr	r3, [fp, #-80]	; 0xffffffb0
   73a88:	bl	4deb0 <fputs@plt+0x3cafc>
   73a8c:	str	r0, [sp, #28]
   73a90:	ldr	sl, [sp, #68]	; 0x44
   73a94:	mov	r4, r5
   73a98:	b	73aa4 <fputs@plt+0x626f0>
   73a9c:	ldr	r9, [fp, #-80]	; 0xffffffb0
   73aa0:	ldr	sl, [sp, #68]	; 0x44
   73aa4:	ldr	r0, [r6, #256]	; 0x100
   73aa8:	add	r0, r0, #1
   73aac:	str	r0, [r6, #256]	; 0x100
   73ab0:	add	r2, r7, #73	; 0x49
   73ab4:	mov	r8, #0
   73ab8:	mov	r0, r6
   73abc:	mov	r3, #0
   73ac0:	bl	19680 <fputs@plt+0x82cc>
   73ac4:	mov	r5, r0
   73ac8:	cmp	r0, #0
   73acc:	beq	73b6c <fputs@plt+0x627b8>
   73ad0:	add	r0, r5, #72	; 0x48
   73ad4:	str	r0, [r5, #48]	; 0x30
   73ad8:	add	r8, r5, #36	; 0x24
   73adc:	str	r8, [r5, #28]
   73ae0:	mov	r1, r4
   73ae4:	mov	r2, r7
   73ae8:	bl	1121c <memcpy@plt>
   73aec:	mov	r0, r6
   73af0:	mov	r1, r9
   73af4:	mov	r2, #1
   73af8:	bl	5a3c8 <fputs@plt+0x49014>
   73afc:	str	r0, [r5, #52]	; 0x34
   73b00:	mov	r0, r6
   73b04:	mov	r1, sl
   73b08:	mov	r2, #1
   73b0c:	bl	5a820 <fputs@plt+0x4946c>
   73b10:	str	r0, [r5, #56]	; 0x38
   73b14:	mov	r0, r6
   73b18:	ldr	r7, [sp, #28]
   73b1c:	mov	r1, r7
   73b20:	mov	r2, #1
   73b24:	bl	5a6d0 <fputs@plt+0x4931c>
   73b28:	str	r0, [r5, #44]	; 0x2c
   73b2c:	ldr	r2, [sp, #76]	; 0x4c
   73b30:	cmp	r2, #0
   73b34:	beq	73b78 <fputs@plt+0x627c4>
   73b38:	mov	r0, #0
   73b3c:	str	r0, [sp]
   73b40:	ldr	r0, [sp, #88]	; 0x58
   73b44:	mov	r1, #19
   73b48:	mov	r3, #0
   73b4c:	bl	4ae18 <fputs@plt+0x39a64>
   73b50:	mov	r4, r0
   73b54:	mov	r0, r6
   73b58:	mov	r1, r4
   73b5c:	mov	r2, #1
   73b60:	bl	5a3c8 <fputs@plt+0x49014>
   73b64:	str	r0, [r5, #12]
   73b68:	b	73b7c <fputs@plt+0x627c8>
   73b6c:	ldr	r7, [sp, #28]
   73b70:	ldr	r4, [sp, #76]	; 0x4c
   73b74:	b	73b7c <fputs@plt+0x627c8>
   73b78:	mov	r4, #0
   73b7c:	ldr	r0, [r6, #256]	; 0x100
   73b80:	sub	r0, r0, #1
   73b84:	str	r0, [r6, #256]	; 0x100
   73b88:	mov	r0, r6
   73b8c:	mov	r1, r9
   73b90:	bl	43f70 <fputs@plt+0x32bbc>
   73b94:	mov	r0, r6
   73b98:	mov	r1, r4
   73b9c:	bl	43f70 <fputs@plt+0x32bbc>
   73ba0:	mov	r0, r6
   73ba4:	mov	r1, sl
   73ba8:	bl	4400c <fputs@plt+0x32c58>
   73bac:	mov	r0, r6
   73bb0:	mov	r1, r7
   73bb4:	bl	4408c <fputs@plt+0x32cd8>
   73bb8:	ldrb	r0, [r6, #69]	; 0x45
   73bbc:	cmp	r0, #1
   73bc0:	bne	73be0 <fputs@plt+0x6282c>
   73bc4:	mov	r0, r6
   73bc8:	mov	r1, r5
   73bcc:	bl	46d68 <fputs@plt+0x359b4>
   73bd0:	mov	r5, #0
   73bd4:	mov	r0, r5
   73bd8:	sub	sp, fp, #28
   73bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73be0:	ldr	r0, [sp, #32]
   73be4:	cmp	r0, #6
   73be8:	beq	73c0c <fputs@plt+0x62858>
   73bec:	cmp	r0, #9
   73bf0:	ldr	r1, [sp, #64]	; 0x40
   73bf4:	ldr	r2, [sp, #24]
   73bf8:	ldreq	r0, [sp, #84]	; 0x54
   73bfc:	cmpeq	r0, #0
   73c00:	beq	73c1c <fputs@plt+0x62868>
   73c04:	mov	r0, #110	; 0x6e
   73c08:	b	73c20 <fputs@plt+0x6286c>
   73c0c:	mov	r0, #119	; 0x77
   73c10:	ldr	r1, [sp, #64]	; 0x40
   73c14:	ldr	r2, [sp, #24]
   73c18:	b	73c20 <fputs@plt+0x6286c>
   73c1c:	mov	r0, #109	; 0x6d
   73c20:	str	r5, [r8, #4]
   73c24:	strb	r0, [r8]
   73c28:	ldr	r0, [r1, #64]	; 0x40
   73c2c:	str	r0, [r5, #20]
   73c30:	str	r0, [r5, #24]
   73c34:	str	r5, [r2]
   73c38:	mov	r0, #109	; 0x6d
   73c3c:	ldr	r1, [sp, #84]	; 0x54
   73c40:	cmp	r1, #0
   73c44:	movwne	r0, #110	; 0x6e
   73c48:	strb	r0, [r5, #8]
   73c4c:	b	73bd4 <fputs@plt+0x62820>
   73c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73c54:	add	fp, sp, #28
   73c58:	sub	sp, sp, #4
   73c5c:	ldr	r6, [r0, #412]	; 0x19c
   73c60:	cmp	r6, #0
   73c64:	beq	73d0c <fputs@plt+0x62958>
   73c68:	mov	r4, r0
   73c6c:	ldr	r9, [r0]
   73c70:	ldr	r5, [r0, #8]
   73c74:	ldr	r0, [r6, #8]
   73c78:	ldr	sl, [r6, #12]
   73c7c:	ldr	r1, [r9, #16]
   73c80:	add	r8, r1, r0, lsl #4
   73c84:	mov	r0, r4
   73c88:	bl	58f08 <fputs@plt+0x47b54>
   73c8c:	mov	r7, r0
   73c90:	ldr	r0, [r8, #12]
   73c94:	ldr	r3, [r0, #72]	; 0x48
   73c98:	ldr	r2, [r6, #8]
   73c9c:	mov	r0, #55	; 0x37
   73ca0:	str	r0, [sp]
   73ca4:	mov	r0, r4
   73ca8:	mov	r1, #0
   73cac:	bl	563b0 <fputs@plt+0x44ffc>
   73cb0:	mov	r0, r5
   73cb4:	mov	r1, #5
   73cb8:	movw	r2, #13912	; 0x3658
   73cbc:	movt	r2, #8
   73cc0:	bl	1aac8 <fputs@plt+0x9714>
   73cc4:	cmp	r0, #0
   73cc8:	beq	73d0c <fputs@plt+0x62958>
   73ccc:	str	r7, [r0, #52]	; 0x34
   73cd0:	mov	r1, #8
   73cd4:	strb	r1, [r0, #63]	; 0x3f
   73cd8:	add	r1, sl, #1
   73cdc:	str	r1, [r0, #28]
   73ce0:	str	r1, [r0, #4]
   73ce4:	sub	r2, sl, #1
   73ce8:	str	r2, [r0, #44]	; 0x2c
   73cec:	str	r7, [r0, #68]	; 0x44
   73cf0:	str	r1, [r0, #72]	; 0x48
   73cf4:	mov	r0, r4
   73cf8:	mov	r1, r7
   73cfc:	bl	58f44 <fputs@plt+0x47b90>
   73d00:	ldr	r6, [r6]
   73d04:	cmp	r6, #0
   73d08:	bne	73c74 <fputs@plt+0x628c0>
   73d0c:	sub	sp, fp, #28
   73d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73d18:	add	fp, sp, #28
   73d1c:	sub	sp, sp, #68	; 0x44
   73d20:	mov	sl, r3
   73d24:	mov	r7, r2
   73d28:	mov	r5, r1
   73d2c:	str	r1, [fp, #-44]	; 0xffffffd4
   73d30:	mov	r6, r0
   73d34:	ldr	r0, [r0]
   73d38:	ldr	r4, [r6, #8]
   73d3c:	mov	r1, r2
   73d40:	bl	45b98 <fputs@plt+0x347e4>
   73d44:	str	r0, [sp, #36]	; 0x24
   73d48:	ldr	r0, [r5, #52]	; 0x34
   73d4c:	str	r0, [sp, #40]	; 0x28
   73d50:	ldrsh	r1, [r7, #34]	; 0x22
   73d54:	ldr	r2, [r6, #72]	; 0x48
   73d58:	add	r0, r2, #1
   73d5c:	str	r0, [r6, #72]	; 0x48
   73d60:	str	r1, [sp, #24]
   73d64:	add	r8, r1, #2
   73d68:	str	r4, [fp, #-40]	; 0xffffffd8
   73d6c:	mov	r0, r4
   73d70:	mov	r1, #57	; 0x39
   73d74:	str	r2, [sp, #32]
   73d78:	mov	r3, r8
   73d7c:	bl	56a58 <fputs@plt+0x456a4>
   73d80:	str	r0, [sp, #44]	; 0x2c
   73d84:	ldr	r9, [r6, #76]	; 0x4c
   73d88:	str	r8, [sp, #48]	; 0x30
   73d8c:	add	r5, r9, r8
   73d90:	add	r4, r5, #2
   73d94:	str	r4, [r6, #76]	; 0x4c
   73d98:	mov	r0, #4
   73d9c:	mov	r1, #0
   73da0:	str	r1, [sp]
   73da4:	stmib	sp, {r0, r1}
   73da8:	ldr	r2, [fp, #16]
   73dac:	mov	r0, r6
   73db0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   73db4:	mov	r3, #0
   73db8:	bl	638a8 <fputs@plt+0x524f4>
   73dbc:	str	r0, [fp, #-44]	; 0xffffffd4
   73dc0:	cmp	r0, #0
   73dc4:	beq	74004 <fputs@plt+0x62c50>
   73dc8:	str	r5, [sp, #16]
   73dcc:	str	r4, [sp, #20]
   73dd0:	add	r5, r9, #1
   73dd4:	ldr	r8, [fp, #-40]	; 0xffffffd8
   73dd8:	mov	r0, r8
   73ddc:	mov	r1, #103	; 0x67
   73de0:	ldr	r4, [sp, #40]	; 0x28
   73de4:	mov	r2, r4
   73de8:	mov	r3, r5
   73dec:	bl	56a58 <fputs@plt+0x456a4>
   73df0:	ldr	r1, [fp, #8]
   73df4:	add	r3, r9, #2
   73df8:	cmp	r1, #0
   73dfc:	str	r5, [sp, #28]
   73e00:	beq	73e14 <fputs@plt+0x62a60>
   73e04:	mov	r0, r6
   73e08:	mov	r2, r3
   73e0c:	bl	5626c <fputs@plt+0x44eb8>
   73e10:	b	73e24 <fputs@plt+0x62a70>
   73e14:	mov	r0, r8
   73e18:	mov	r1, #103	; 0x67
   73e1c:	mov	r2, r4
   73e20:	bl	56a58 <fputs@plt+0x456a4>
   73e24:	ldrsh	r0, [r7, #34]	; 0x22
   73e28:	cmp	r0, #1
   73e2c:	blt	73e90 <fputs@plt+0x62adc>
   73e30:	ldr	r5, [fp, #12]
   73e34:	add	r9, r9, #3
   73e38:	mov	r8, #0
   73e3c:	ldr	r0, [r5, r8, lsl #2]
   73e40:	cmp	r0, #0
   73e44:	blt	73e64 <fputs@plt+0x62ab0>
   73e48:	ldr	r1, [sl, #4]
   73e4c:	add	r0, r0, r0, lsl #2
   73e50:	ldr	r1, [r1, r0, lsl #2]
   73e54:	add	r2, r9, r8
   73e58:	mov	r0, r6
   73e5c:	bl	5626c <fputs@plt+0x44eb8>
   73e60:	b	73e80 <fputs@plt+0x62acc>
   73e64:	add	r0, r9, r8
   73e68:	str	r0, [sp]
   73e6c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   73e70:	mov	r1, #153	; 0x99
   73e74:	mov	r2, r4
   73e78:	mov	r3, r8
   73e7c:	bl	4644c <fputs@plt+0x35098>
   73e80:	ldrsh	r0, [r7, #34]	; 0x22
   73e84:	add	r8, r8, #1
   73e88:	cmp	r8, r0
   73e8c:	blt	73e3c <fputs@plt+0x62a88>
   73e90:	sub	r1, fp, #36	; 0x24
   73e94:	ldr	sl, [fp, #-44]	; 0xffffffd4
   73e98:	mov	r0, sl
   73e9c:	bl	7124c <fputs@plt+0x5fe98>
   73ea0:	mov	r8, r0
   73ea4:	cmp	r0, #0
   73ea8:	beq	73ed8 <fputs@plt+0x62b24>
   73eac:	ldr	r4, [fp, #-40]	; 0xffffffd8
   73eb0:	mov	r0, r4
   73eb4:	ldr	r1, [sp, #44]	; 0x2c
   73eb8:	bl	56304 <fputs@plt+0x44f50>
   73ebc:	ldr	r0, [r6, #416]	; 0x1a0
   73ec0:	cmp	r0, #0
   73ec4:	moveq	r0, #0
   73ec8:	strbeq	r0, [r6, #20]
   73ecc:	ldr	r9, [sp, #32]
   73ed0:	ldr	r5, [sp, #36]	; 0x24
   73ed4:	b	73fa4 <fputs@plt+0x62bf0>
   73ed8:	str	r8, [sp, #40]	; 0x28
   73edc:	ldr	r0, [sp, #16]
   73ee0:	add	r8, r0, #1
   73ee4:	str	r8, [sp]
   73ee8:	ldr	r4, [fp, #-40]	; 0xffffffd8
   73eec:	mov	r0, r4
   73ef0:	mov	r1, #49	; 0x31
   73ef4:	ldr	r2, [sp, #28]
   73ef8:	ldr	r3, [sp, #48]	; 0x30
   73efc:	bl	4644c <fputs@plt+0x35098>
   73f00:	mov	r0, r4
   73f04:	mov	r1, #74	; 0x4a
   73f08:	ldr	r9, [sp, #32]
   73f0c:	mov	r2, r9
   73f10:	ldr	r5, [sp, #20]
   73f14:	mov	r3, r5
   73f18:	bl	56a58 <fputs@plt+0x456a4>
   73f1c:	str	r5, [sp]
   73f20:	mov	r0, r4
   73f24:	mov	r1, #75	; 0x4b
   73f28:	mov	r2, r9
   73f2c:	mov	r3, r8
   73f30:	bl	4644c <fputs@plt+0x35098>
   73f34:	mov	r0, sl
   73f38:	bl	64b40 <fputs@plt+0x5378c>
   73f3c:	mov	r0, r4
   73f40:	mov	r1, #108	; 0x6c
   73f44:	mov	r2, r9
   73f48:	bl	57fcc <fputs@plt+0x46c18>
   73f4c:	str	r0, [sp, #44]	; 0x2c
   73f50:	ldr	r0, [sp, #24]
   73f54:	cmn	r0, #1
   73f58:	blt	73f9c <fputs@plt+0x62be8>
   73f5c:	mov	r5, #0
   73f60:	ldr	sl, [sp, #48]	; 0x30
   73f64:	ldr	r8, [sp, #28]
   73f68:	add	r0, r8, r5
   73f6c:	str	r0, [sp]
   73f70:	mov	r0, r4
   73f74:	mov	r1, #47	; 0x2f
   73f78:	mov	r2, r9
   73f7c:	mov	r3, r5
   73f80:	bl	4644c <fputs@plt+0x35098>
   73f84:	add	r5, r5, #1
   73f88:	cmp	r5, sl
   73f8c:	blt	73f68 <fputs@plt+0x62bb4>
   73f90:	ldr	r5, [sp, #36]	; 0x24
   73f94:	ldr	sl, [fp, #-44]	; 0xffffffd4
   73f98:	b	73fa0 <fputs@plt+0x62bec>
   73f9c:	ldr	r5, [sp, #36]	; 0x24
   73fa0:	ldr	r8, [sp, #40]	; 0x28
   73fa4:	mov	r0, r6
   73fa8:	mov	r1, r7
   73fac:	bl	71428 <fputs@plt+0x60074>
   73fb0:	mvn	r0, #9
   73fb4:	ldr	r1, [sp, #28]
   73fb8:	stm	sp, {r1, r5}
   73fbc:	str	r0, [sp, #8]
   73fc0:	mov	r0, r4
   73fc4:	mov	r1, #12
   73fc8:	mov	r2, #0
   73fcc:	ldr	r3, [sp, #48]	; 0x30
   73fd0:	bl	560f8 <fputs@plt+0x44d44>
   73fd4:	ldr	r0, [fp, #20]
   73fd8:	cmp	r0, #10
   73fdc:	movweq	r0, #2
   73fe0:	uxtb	r1, r0
   73fe4:	mov	r0, r4
   73fe8:	bl	1aaa0 <fputs@plt+0x96ec>
   73fec:	mov	r0, r6
   73ff0:	bl	59434 <fputs@plt+0x48080>
   73ff4:	cmp	r8, #0
   73ff8:	beq	7400c <fputs@plt+0x62c58>
   73ffc:	mov	r0, sl
   74000:	bl	64b40 <fputs@plt+0x5378c>
   74004:	sub	sp, fp, #28
   74008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7400c:	ldr	r5, [sp, #44]	; 0x2c
   74010:	add	r3, r5, #1
   74014:	mov	r0, r4
   74018:	mov	r1, #7
   7401c:	mov	r2, r9
   74020:	bl	56a58 <fputs@plt+0x456a4>
   74024:	mov	r0, r4
   74028:	mov	r1, r5
   7402c:	bl	560e4 <fputs@plt+0x44d30>
   74030:	mov	r0, r4
   74034:	mov	r1, #61	; 0x3d
   74038:	mov	r2, r9
   7403c:	mov	r3, #0
   74040:	bl	56a58 <fputs@plt+0x456a4>
   74044:	sub	sp, fp, #28
   74048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7404c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74050:	add	fp, sp, #28
   74054:	sub	sp, sp, #116	; 0x74
   74058:	str	r3, [sp, #40]	; 0x28
   7405c:	mov	r9, r2
   74060:	mov	r7, r1
   74064:	ldr	r1, [r0]
   74068:	str	r1, [sp, #48]	; 0x30
   7406c:	str	r0, [fp, #-44]	; 0xffffffd4
   74070:	bl	56018 <fputs@plt+0x44c64>
   74074:	str	r0, [fp, #-56]	; 0xffffffc8
   74078:	ldrsh	r4, [r7, #34]	; 0x22
   7407c:	ldrb	r0, [r7, #42]	; 0x2a
   74080:	tst	r0, #32
   74084:	bne	74098 <fputs@plt+0x62ce4>
   74088:	mov	r0, #0
   7408c:	str	r0, [fp, #-64]	; 0xffffffc0
   74090:	mov	r0, #1
   74094:	b	740a8 <fputs@plt+0x62cf4>
   74098:	mov	r0, r7
   7409c:	bl	439a8 <fputs@plt+0x325f4>
   740a0:	str	r0, [fp, #-64]	; 0xffffffc0
   740a4:	ldrh	r0, [r0, #50]	; 0x32
   740a8:	str	r0, [sp, #52]	; 0x34
   740ac:	ldr	r5, [fp, #36]	; 0x24
   740b0:	cmp	r4, #1
   740b4:	str	r7, [fp, #-48]	; 0xffffffd0
   740b8:	blt	7421c <fputs@plt+0x62e68>
   740bc:	ldr	r0, [fp, #12]
   740c0:	add	sl, r0, #1
   740c4:	mov	r8, #0
   740c8:	ldrsh	r0, [r7, #32]
   740cc:	cmp	r8, r0
   740d0:	beq	74210 <fputs@plt+0x62e5c>
   740d4:	cmp	r5, #0
   740d8:	beq	740e8 <fputs@plt+0x62d34>
   740dc:	ldr	r0, [r5, r8, lsl #2]
   740e0:	cmp	r0, #0
   740e4:	blt	74210 <fputs@plt+0x62e5c>
   740e8:	ldr	r0, [r7, #4]
   740ec:	add	r0, r0, r8, lsl #4
   740f0:	ldrb	r6, [r0, #12]
   740f4:	cmp	r6, #0
   740f8:	beq	74210 <fputs@plt+0x62e5c>
   740fc:	cmp	r6, #10
   74100:	movweq	r6, #2
   74104:	ldr	r1, [fp, #24]
   74108:	cmp	r1, #10
   7410c:	movne	r6, r1
   74110:	cmp	r6, #5
   74114:	bne	74124 <fputs@plt+0x62d70>
   74118:	ldr	r0, [r0, #4]
   7411c:	cmp	r0, #0
   74120:	movweq	r6, #2
   74124:	sub	r0, r6, #1
   74128:	cmp	r0, #3
   7412c:	bhi	741ac <fputs@plt+0x62df8>
   74130:	add	r1, pc, #0
   74134:	ldr	pc, [r1, r0, lsl #2]
   74138:	andeq	r4, r7, r0, asr r1
   7413c:	andeq	r4, r7, r8, asr #2
   74140:	andeq	r4, r7, r0, asr r1
   74144:	strdeq	r4, [r7], -ip
   74148:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7414c:	bl	59434 <fputs@plt+0x48080>
   74150:	ldr	r2, [r7]
   74154:	ldr	r0, [r7, #4]
   74158:	ldr	r3, [r0, r8, lsl #4]
   7415c:	ldr	r0, [sp, #48]	; 0x30
   74160:	movw	r1, #17205	; 0x4335
   74164:	movt	r1, #8
   74168:	bl	1a96c <fputs@plt+0x95b8>
   7416c:	add	r1, sl, r8
   74170:	str	r1, [sp]
   74174:	str	r0, [sp, #4]
   74178:	mvn	r0, #0
   7417c:	str	r0, [sp, #8]
   74180:	ldr	r5, [fp, #-56]	; 0xffffffc8
   74184:	mov	r0, r5
   74188:	mov	r1, #20
   7418c:	movw	r2, #1299	; 0x513
   74190:	mov	r3, r6
   74194:	bl	560f8 <fputs@plt+0x44d44>
   74198:	mov	r0, r5
   7419c:	ldr	r5, [fp, #36]	; 0x24
   741a0:	mov	r1, #1
   741a4:	bl	1aaa0 <fputs@plt+0x96ec>
   741a8:	b	74210 <fputs@plt+0x62e5c>
   741ac:	add	r6, sl, r8
   741b0:	ldr	r5, [fp, #-56]	; 0xffffffc8
   741b4:	mov	r0, r5
   741b8:	mov	r1, #77	; 0x4d
   741bc:	mov	r2, r6
   741c0:	bl	57fcc <fputs@plt+0x46c18>
   741c4:	mov	r7, r0
   741c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   741cc:	ldr	r0, [r0, #4]
   741d0:	add	r0, r0, r8, lsl #4
   741d4:	ldr	r1, [r0, #4]
   741d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   741dc:	mov	r2, r6
   741e0:	bl	5626c <fputs@plt+0x44eb8>
   741e4:	mov	r0, r5
   741e8:	ldr	r5, [fp, #36]	; 0x24
   741ec:	mov	r1, r7
   741f0:	ldr	r7, [fp, #-48]	; 0xffffffd0
   741f4:	bl	560e4 <fputs@plt+0x44d30>
   741f8:	b	74210 <fputs@plt+0x62e5c>
   741fc:	add	r2, sl, r8
   74200:	ldr	r0, [fp, #-56]	; 0xffffffc8
   74204:	mov	r1, #76	; 0x4c
   74208:	ldr	r3, [fp, #28]
   7420c:	bl	56a58 <fputs@plt+0x456a4>
   74210:	add	r8, r8, #1
   74214:	cmp	r4, r8
   74218:	bne	740c8 <fputs@plt+0x62d14>
   7421c:	str	r9, [fp, #-68]	; 0xffffffbc
   74220:	ldr	r4, [r7, #24]
   74224:	cmp	r4, #0
   74228:	beq	74340 <fputs@plt+0x62f8c>
   7422c:	ldr	r0, [sp, #48]	; 0x30
   74230:	ldrb	r0, [r0, #25]
   74234:	tst	r0, #32
   74238:	bne	74340 <fputs@plt+0x62f8c>
   7423c:	ldr	r0, [fp, #12]
   74240:	add	r0, r0, #1
   74244:	ldr	r1, [fp, #-44]	; 0xffffffd4
   74248:	str	r0, [r1, #100]	; 0x64
   7424c:	ldr	r0, [r4]
   74250:	cmp	r0, #1
   74254:	blt	74340 <fputs@plt+0x62f8c>
   74258:	ldr	r8, [fp, #24]
   7425c:	cmp	r8, #10
   74260:	movweq	r8, #2
   74264:	mov	sl, #0
   74268:	mov	r9, #0
   7426c:	ldr	r0, [r4, #4]
   74270:	ldr	r6, [r0, sl]
   74274:	cmp	r5, #0
   74278:	beq	74294 <fputs@plt+0x62ee0>
   7427c:	mov	r0, r6
   74280:	mov	r1, r5
   74284:	ldr	r2, [fp, #20]
   74288:	bl	74e00 <fputs@plt+0x63a4c>
   7428c:	cmp	r0, #0
   74290:	bne	7432c <fputs@plt+0x62f78>
   74294:	ldr	r5, [fp, #-56]	; 0xffffffc8
   74298:	mov	r0, r5
   7429c:	bl	57ff0 <fputs@plt+0x46c3c>
   742a0:	mov	r7, r0
   742a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   742a8:	mov	r1, r6
   742ac:	mov	r2, r7
   742b0:	mov	r3, #16
   742b4:	bl	5b5b8 <fputs@plt+0x4a204>
   742b8:	cmp	r8, #4
   742bc:	bne	742d4 <fputs@plt+0x62f20>
   742c0:	mov	r0, r5
   742c4:	ldr	r1, [fp, #28]
   742c8:	bl	562d8 <fputs@plt+0x44f24>
   742cc:	mov	r8, #4
   742d0:	b	74318 <fputs@plt+0x62f64>
   742d4:	ldr	r0, [r4, #4]
   742d8:	add	r0, r0, sl
   742dc:	ldr	r3, [r0, #4]
   742e0:	cmp	r3, #0
   742e4:	ldreq	r0, [fp, #-48]	; 0xffffffd0
   742e8:	ldreq	r3, [r0]
   742ec:	mov	r0, #0
   742f0:	str	r0, [sp]
   742f4:	mov	r0, #3
   742f8:	str	r0, [sp, #4]
   742fc:	cmp	r8, #5
   74300:	movweq	r8, #2
   74304:	ldr	r0, [fp, #-44]	; 0xffffffd4
   74308:	movw	r1, #275	; 0x113
   7430c:	mov	r2, r8
   74310:	bl	5944c <fputs@plt+0x48098>
   74314:	ldr	r5, [fp, #-56]	; 0xffffffc8
   74318:	mov	r0, r5
   7431c:	mov	r1, r7
   74320:	bl	58114 <fputs@plt+0x46d60>
   74324:	ldr	r7, [fp, #-48]	; 0xffffffd0
   74328:	ldr	r5, [fp, #36]	; 0x24
   7432c:	add	sl, sl, #20
   74330:	add	r9, r9, #1
   74334:	ldr	r0, [r4]
   74338:	cmp	r9, r0
   7433c:	blt	7426c <fputs@plt+0x62eb8>
   74340:	mov	r8, #0
   74344:	ldr	r0, [fp, #20]
   74348:	cmp	r0, #0
   7434c:	beq	74410 <fputs@plt+0x6305c>
   74350:	ldr	r0, [fp, #-64]	; 0xffffffc0
   74354:	cmp	r0, #0
   74358:	mov	r5, #0
   7435c:	mov	r0, #0
   74360:	str	r0, [sp, #44]	; 0x2c
   74364:	ldr	sl, [fp, #-56]	; 0xffffffc8
   74368:	ldr	r9, [fp, #-68]	; 0xffffffbc
   7436c:	ldr	r4, [fp, #-44]	; 0xffffffd4
   74370:	bne	745b4 <fputs@plt+0x63200>
   74374:	mov	r0, sl
   74378:	bl	57ff0 <fputs@plt+0x46c3c>
   7437c:	mov	r8, r0
   74380:	ldrb	r6, [r7, #43]	; 0x2b
   74384:	cmp	r6, #10
   74388:	movweq	r6, #2
   7438c:	ldr	r0, [fp, #24]
   74390:	cmp	r0, #10
   74394:	movne	r6, r0
   74398:	ldr	r0, [fp, #16]
   7439c:	cmp	r0, #0
   743a0:	beq	743c8 <fputs@plt+0x63014>
   743a4:	str	r0, [sp]
   743a8:	mov	r0, sl
   743ac:	mov	r1, #79	; 0x4f
   743b0:	ldr	r2, [fp, #12]
   743b4:	mov	r3, r8
   743b8:	bl	4644c <fputs@plt+0x35098>
   743bc:	mov	r0, sl
   743c0:	mov	r1, #144	; 0x90
   743c4:	bl	1aaa0 <fputs@plt+0x96ec>
   743c8:	mov	r5, #0
   743cc:	ldr	r0, [fp, #24]
   743d0:	cmp	r0, #5
   743d4:	beq	74460 <fputs@plt+0x630ac>
   743d8:	cmp	r6, #5
   743dc:	bne	74460 <fputs@plt+0x630ac>
   743e0:	ldr	r0, [r7, #8]
   743e4:	cmp	r0, #0
   743e8:	beq	7442c <fputs@plt+0x63078>
   743ec:	ldrb	r1, [r0, #54]	; 0x36
   743f0:	sub	r1, r1, #3
   743f4:	uxtb	r1, r1
   743f8:	cmp	r1, #1
   743fc:	bls	74450 <fputs@plt+0x6309c>
   74400:	ldr	r0, [r0, #20]
   74404:	cmp	r0, #0
   74408:	bne	743ec <fputs@plt+0x63038>
   7440c:	b	74460 <fputs@plt+0x630ac>
   74410:	mov	r5, #0
   74414:	mov	r0, #0
   74418:	str	r0, [sp, #44]	; 0x2c
   7441c:	ldr	sl, [fp, #-56]	; 0xffffffc8
   74420:	ldr	r9, [fp, #-68]	; 0xffffffbc
   74424:	ldr	r4, [fp, #-44]	; 0xffffffd4
   74428:	b	745b4 <fputs@plt+0x63200>
   7442c:	ldr	r0, [fp, #12]
   74430:	str	r0, [sp]
   74434:	mov	r0, sl
   74438:	mov	r1, #70	; 0x46
   7443c:	ldr	r2, [sp, #40]	; 0x28
   74440:	mov	r3, r8
   74444:	bl	4644c <fputs@plt+0x35098>
   74448:	mov	r5, #0
   7444c:	b	74498 <fputs@plt+0x630e4>
   74450:	mov	r0, sl
   74454:	mov	r1, #13
   74458:	bl	560bc <fputs@plt+0x44d08>
   7445c:	mov	r5, r0
   74460:	ldr	r0, [fp, #12]
   74464:	str	r0, [sp]
   74468:	mov	r0, sl
   7446c:	mov	r1, #70	; 0x46
   74470:	ldr	r2, [sp, #40]	; 0x28
   74474:	mov	r3, r8
   74478:	bl	4644c <fputs@plt+0x35098>
   7447c:	sub	r0, r6, #1
   74480:	cmp	r0, #3
   74484:	bcc	74560 <fputs@plt+0x631ac>
   74488:	cmp	r6, #4
   7448c:	beq	7454c <fputs@plt+0x63198>
   74490:	cmp	r6, #5
   74494:	bne	7455c <fputs@plt+0x631a8>
   74498:	ldr	r0, [sp, #48]	; 0x30
   7449c:	ldrb	r0, [r0, #26]
   744a0:	tst	r0, #4
   744a4:	beq	744d0 <fputs@plt+0x6311c>
   744a8:	mov	r0, #0
   744ac:	str	r0, [sp]
   744b0:	mov	r0, r4
   744b4:	mov	r1, r7
   744b8:	mov	r2, #109	; 0x6d
   744bc:	mov	r3, #0
   744c0:	bl	70f14 <fputs@plt+0x5fb60>
   744c4:	mov	r6, r0
   744c8:	cmp	r0, #0
   744cc:	bne	744f0 <fputs@plt+0x6313c>
   744d0:	mov	r6, #0
   744d4:	mov	r0, r4
   744d8:	mov	r1, r7
   744dc:	mov	r2, #0
   744e0:	mov	r3, #0
   744e4:	bl	70fac <fputs@plt+0x5fbf8>
   744e8:	cmp	r0, #0
   744ec:	beq	74bd0 <fputs@plt+0x6381c>
   744f0:	mov	r0, r4
   744f4:	bl	74ef4 <fputs@plt+0x63b40>
   744f8:	mvn	ip, #0
   744fc:	mov	r0, #1
   74500:	mov	r1, #5
   74504:	mov	r2, #0
   74508:	ldr	r3, [fp, #8]
   7450c:	str	r3, [sp]
   74510:	ldr	r3, [fp, #12]
   74514:	str	r3, [sp, #4]
   74518:	str	r0, [sp, #8]
   7451c:	str	r2, [sp, #12]
   74520:	str	r1, [sp, #16]
   74524:	mov	r1, #1
   74528:	str	r1, [sp, #44]	; 0x2c
   7452c:	str	r0, [sp, #20]
   74530:	str	ip, [sp, #24]
   74534:	mov	r0, r4
   74538:	mov	r1, r7
   7453c:	mov	r2, r6
   74540:	ldr	r3, [sp, #40]	; 0x28
   74544:	bl	714b0 <fputs@plt+0x600fc>
   74548:	b	74578 <fputs@plt+0x631c4>
   7454c:	mov	r0, sl
   74550:	ldr	r1, [fp, #28]
   74554:	bl	562d8 <fputs@plt+0x44f24>
   74558:	b	74570 <fputs@plt+0x631bc>
   7455c:	mov	r6, #2
   74560:	mov	r0, r4
   74564:	mov	r1, r6
   74568:	mov	r2, r7
   7456c:	bl	74e70 <fputs@plt+0x63abc>
   74570:	mov	r0, #0
   74574:	str	r0, [sp, #44]	; 0x2c
   74578:	mov	r0, sl
   7457c:	mov	r1, r8
   74580:	bl	58114 <fputs@plt+0x46d60>
   74584:	cmp	r5, #0
   74588:	beq	745ac <fputs@plt+0x631f8>
   7458c:	mov	r0, sl
   74590:	mov	r1, #13
   74594:	bl	560bc <fputs@plt+0x44d08>
   74598:	mov	r8, r0
   7459c:	mov	r0, sl
   745a0:	mov	r1, r5
   745a4:	bl	560e4 <fputs@plt+0x44d30>
   745a8:	b	745b4 <fputs@plt+0x63200>
   745ac:	mov	r8, #0
   745b0:	mov	r5, #0
   745b4:	str	r8, [sp, #32]
   745b8:	str	r5, [sp, #36]	; 0x24
   745bc:	ldr	r8, [r7, #8]
   745c0:	cmp	r8, #0
   745c4:	beq	74b98 <fputs@plt+0x637e4>
   745c8:	ldr	r0, [fp, #16]
   745cc:	add	r0, r0, #1
   745d0:	str	r0, [sp, #68]	; 0x44
   745d4:	ldr	r0, [fp, #12]
   745d8:	add	r0, r0, #1
   745dc:	str	r0, [fp, #-40]	; 0xffffffd8
   745e0:	mov	r5, #0
   745e4:	mov	r0, #0
   745e8:	str	r0, [sp, #72]	; 0x48
   745ec:	mvn	r0, #0
   745f0:	str	r0, [fp, #-36]	; 0xffffffdc
   745f4:	ldr	r0, [r9, r5, lsl #2]
   745f8:	cmp	r0, #0
   745fc:	beq	74b88 <fputs@plt+0x637d4>
   74600:	ldr	r0, [sp, #72]	; 0x48
   74604:	tst	r0, #255	; 0xff
   74608:	bne	74624 <fputs@plt+0x63270>
   7460c:	mov	r0, sl
   74610:	mov	r1, r7
   74614:	ldr	r2, [fp, #-40]	; 0xffffffd8
   74618:	bl	5c544 <fputs@plt+0x4b190>
   7461c:	mov	r0, #1
   74620:	str	r0, [sp, #72]	; 0x48
   74624:	mov	r0, sl
   74628:	bl	57ff0 <fputs@plt+0x46c3c>
   7462c:	mov	r6, r0
   74630:	ldr	r0, [r8, #36]	; 0x24
   74634:	cmp	r0, #0
   74638:	beq	74670 <fputs@plt+0x632bc>
   7463c:	ldr	r3, [r9, r5, lsl #2]
   74640:	mov	r0, sl
   74644:	mov	r1, #25
   74648:	mov	r2, #0
   7464c:	bl	56a58 <fputs@plt+0x456a4>
   74650:	ldr	r0, [fp, #-40]	; 0xffffffd8
   74654:	str	r0, [r4, #100]	; 0x64
   74658:	ldr	r1, [r8, #36]	; 0x24
   7465c:	mov	r0, r4
   74660:	mov	r2, r6
   74664:	bl	61cb8 <fputs@plt+0x50904>
   74668:	mov	r0, #0
   7466c:	str	r0, [r4, #100]	; 0x64
   74670:	ldrh	r1, [r8, #52]	; 0x34
   74674:	mov	r0, r4
   74678:	bl	58308 <fputs@plt+0x46f54>
   7467c:	str	r0, [fp, #-32]	; 0xffffffe0
   74680:	ldrh	r0, [r8, #52]	; 0x34
   74684:	cmp	r0, #0
   74688:	str	r5, [fp, #-60]	; 0xffffffc4
   7468c:	str	r6, [fp, #-52]	; 0xffffffcc
   74690:	beq	74784 <fputs@plt+0x633d0>
   74694:	mov	r7, #0
   74698:	mov	r5, #0
   7469c:	mov	r4, #0
   746a0:	movw	r6, #65535	; 0xffff
   746a4:	ldr	r0, [r8, #4]
   746a8:	add	r0, r0, r5
   746ac:	ldrh	r1, [r0]
   746b0:	sxth	r0, r1
   746b4:	cmp	r1, r6
   746b8:	beq	74714 <fputs@plt+0x63360>
   746bc:	movw	r2, #65534	; 0xfffe
   746c0:	cmp	r1, r2
   746c4:	bne	74700 <fputs@plt+0x6334c>
   746c8:	ldr	r9, [fp, #-44]	; 0xffffffd4
   746cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   746d0:	str	r0, [r9, #100]	; 0x64
   746d4:	ldr	r0, [r8, #40]	; 0x28
   746d8:	ldr	r0, [r0, #4]
   746dc:	ldr	r1, [r0, r7]
   746e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   746e4:	add	r2, r0, r4
   746e8:	mov	r0, r9
   746ec:	bl	61d50 <fputs@plt+0x5099c>
   746f0:	mov	r0, #0
   746f4:	str	r0, [r9, #100]	; 0x64
   746f8:	movw	r6, #65535	; 0xffff
   746fc:	b	74768 <fputs@plt+0x633b4>
   74700:	ldr	r1, [fp, #-48]	; 0xffffffd0
   74704:	ldrh	r1, [r1, #32]
   74708:	uxth	r2, r0
   7470c:	cmp	r2, r1
   74710:	bne	74744 <fputs@plt+0x63390>
   74714:	ldr	r1, [fp, #-32]	; 0xffffffe0
   74718:	add	r1, r1, r4
   7471c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   74720:	cmp	r1, r2
   74724:	beq	74768 <fputs@plt+0x633b4>
   74728:	ldr	r2, [r8, #36]	; 0x24
   7472c:	cmp	r2, #0
   74730:	mvn	r2, #0
   74734:	movne	r1, r2
   74738:	str	r1, [fp, #-36]	; 0xffffffdc
   7473c:	ldr	r2, [fp, #12]
   74740:	b	7474c <fputs@plt+0x63398>
   74744:	ldr	r1, [fp, #-40]	; 0xffffffd8
   74748:	add	r2, r1, r0
   7474c:	cmp	r0, #0
   74750:	mov	r1, #31
   74754:	movwlt	r1, #32
   74758:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7475c:	add	r3, r0, r4
   74760:	mov	r0, sl
   74764:	bl	56a58 <fputs@plt+0x456a4>
   74768:	add	r7, r7, #20
   7476c:	add	r5, r5, #2
   74770:	add	r4, r4, #1
   74774:	ldrh	r3, [r8, #52]	; 0x34
   74778:	cmp	r4, r3
   7477c:	bcc	746a4 <fputs@plt+0x632f0>
   74780:	b	74788 <fputs@plt+0x633d4>
   74784:	mov	r3, #0
   74788:	ldr	r9, [fp, #-68]	; 0xffffffbc
   7478c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   74790:	ldr	r0, [r9, r5, lsl #2]
   74794:	str	r0, [sp]
   74798:	mov	r0, sl
   7479c:	mov	r1, #49	; 0x31
   747a0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   747a4:	mov	r2, r6
   747a8:	bl	4644c <fputs@plt+0x35098>
   747ac:	ldrh	r2, [r8, #52]	; 0x34
   747b0:	ldr	r4, [fp, #-44]	; 0xffffffd4
   747b4:	mov	r0, r4
   747b8:	mov	r1, r6
   747bc:	bl	57e3c <fputs@plt+0x46a88>
   747c0:	ldr	r0, [fp, #20]
   747c4:	cmp	r0, #0
   747c8:	bne	747f8 <fputs@plt+0x63444>
   747cc:	ldr	r0, [fp, #16]
   747d0:	cmp	r0, #0
   747d4:	beq	747f8 <fputs@plt+0x63444>
   747d8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   747dc:	cmp	r0, r8
   747e0:	bne	747f8 <fputs@plt+0x63444>
   747e4:	mov	r0, sl
   747e8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   747ec:	bl	58114 <fputs@plt+0x46d60>
   747f0:	ldr	r7, [fp, #-48]	; 0xffffffd0
   747f4:	b	74b88 <fputs@plt+0x637d4>
   747f8:	ldrb	r6, [r8, #54]	; 0x36
   747fc:	cmp	r6, #0
   74800:	ldr	r7, [fp, #-48]	; 0xffffffd0
   74804:	beq	748e4 <fputs@plt+0x63530>
   74808:	ldr	r0, [fp, #8]
   7480c:	add	r7, r5, r0
   74810:	ldrh	r0, [r8, #50]	; 0x32
   74814:	ldr	r5, [fp, #-32]	; 0xffffffe0
   74818:	str	r5, [sp]
   7481c:	str	r0, [sp, #4]
   74820:	mov	r0, sl
   74824:	mov	r1, #67	; 0x43
   74828:	mov	r2, r7
   7482c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   74830:	bl	1aa5c <fputs@plt+0x96a8>
   74834:	cmp	r6, #10
   74838:	movweq	r6, #2
   7483c:	ldr	r0, [fp, #24]
   74840:	cmp	r0, #10
   74844:	movne	r6, r0
   74848:	str	r6, [sp, #56]	; 0x38
   7484c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   74850:	cmp	r0, r8
   74854:	mov	r0, r5
   74858:	beq	74868 <fputs@plt+0x634b4>
   7485c:	mov	r0, r4
   74860:	ldr	r1, [sp, #52]	; 0x34
   74864:	bl	58308 <fputs@plt+0x46f54>
   74868:	str	r0, [sp, #60]	; 0x3c
   7486c:	ldr	r0, [fp, #16]
   74870:	cmp	r0, #0
   74874:	bne	74884 <fputs@plt+0x634d0>
   74878:	ldr	r0, [sp, #56]	; 0x38
   7487c:	cmp	r0, #5
   74880:	bne	74a54 <fputs@plt+0x636a0>
   74884:	ldr	r0, [fp, #-48]	; 0xffffffd0
   74888:	ldrb	r0, [r0, #42]	; 0x2a
   7488c:	tst	r0, #32
   74890:	bne	74904 <fputs@plt+0x63550>
   74894:	ldr	r0, [fp, #-56]	; 0xffffffc8
   74898:	mov	r1, #113	; 0x71
   7489c:	mov	r2, r7
   748a0:	ldr	r3, [sp, #60]	; 0x3c
   748a4:	bl	56a58 <fputs@plt+0x456a4>
   748a8:	ldr	r0, [fp, #16]
   748ac:	cmp	r0, #0
   748b0:	beq	74a54 <fputs@plt+0x636a0>
   748b4:	ldr	r0, [fp, #16]
   748b8:	str	r0, [sp]
   748bc:	ldr	r4, [fp, #-56]	; 0xffffffc8
   748c0:	mov	r0, r4
   748c4:	mov	r1, #79	; 0x4f
   748c8:	ldr	r2, [sp, #60]	; 0x3c
   748cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   748d0:	bl	4644c <fputs@plt+0x35098>
   748d4:	mov	r0, r4
   748d8:	mov	r1, #144	; 0x90
   748dc:	bl	1aaa0 <fputs@plt+0x96ec>
   748e0:	b	74a54 <fputs@plt+0x636a0>
   748e4:	ldrh	r2, [r8, #52]	; 0x34
   748e8:	mov	r0, r4
   748ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
   748f0:	bl	58648 <fputs@plt+0x47294>
   748f4:	mov	r0, sl
   748f8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   748fc:	bl	58114 <fputs@plt+0x46d60>
   74900:	b	74b88 <fputs@plt+0x637d4>
   74904:	mov	sl, r7
   74908:	ldr	r7, [fp, #-64]	; 0xffffffc0
   7490c:	cmp	r7, r8
   74910:	ldr	r9, [fp, #-56]	; 0xffffffc8
   74914:	ldr	r6, [sp, #60]	; 0x3c
   74918:	ldrhne	r0, [r7, #50]	; 0x32
   7491c:	cmpne	r0, #0
   74920:	beq	74970 <fputs@plt+0x635bc>
   74924:	mov	r4, #0
   74928:	mov	r5, #0
   7492c:	ldr	r0, [r7, #4]
   74930:	add	r0, r0, r4
   74934:	ldrsh	r1, [r0]
   74938:	mov	r0, r8
   7493c:	bl	59688 <fputs@plt+0x482d4>
   74940:	mov	r3, r0
   74944:	add	r0, r6, r5
   74948:	str	r0, [sp]
   7494c:	mov	r0, r9
   74950:	mov	r1, #47	; 0x2f
   74954:	mov	r2, sl
   74958:	bl	4644c <fputs@plt+0x35098>
   7495c:	add	r4, r4, #2
   74960:	add	r5, r5, #1
   74964:	ldrh	r0, [r7, #50]	; 0x32
   74968:	cmp	r5, r0
   7496c:	bcc	7492c <fputs@plt+0x63578>
   74970:	ldr	r0, [fp, #16]
   74974:	cmp	r0, #0
   74978:	beq	74a54 <fputs@plt+0x636a0>
   7497c:	ldrb	r0, [r8, #55]	; 0x37
   74980:	and	r0, r0, #3
   74984:	cmp	r0, #2
   74988:	ldr	r9, [sp, #60]	; 0x3c
   7498c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   74990:	moveq	r9, r0
   74994:	ldr	r0, [fp, #-64]	; 0xffffffc0
   74998:	ldrh	r0, [r0, #50]	; 0x32
   7499c:	cmp	r0, #0
   749a0:	beq	74a54 <fputs@plt+0x636a0>
   749a4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   749a8:	bl	5afb8 <fputs@plt+0x49c04>
   749ac:	ldr	r1, [fp, #-64]	; 0xffffffc0
   749b0:	ldrh	r1, [r1, #50]	; 0x32
   749b4:	add	r7, r0, r1
   749b8:	mov	sl, #78	; 0x4e
   749bc:	mov	r5, #0
   749c0:	mov	r4, #0
   749c4:	str	r9, [sp, #64]	; 0x40
   749c8:	ldr	r6, [fp, #-64]	; 0xffffffc0
   749cc:	ldr	r0, [r6, #32]
   749d0:	ldr	r1, [r0, r5, lsl #1]
   749d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   749d8:	bl	566f0 <fputs@plt+0x4533c>
   749dc:	ldr	r1, [r6, #4]
   749e0:	add	r1, r1, r5
   749e4:	ldrsh	r1, [r1]
   749e8:	ldrh	r2, [r6, #50]	; 0x32
   749ec:	add	r3, r9, r4
   749f0:	str	r3, [sp]
   749f4:	str	r0, [sp, #4]
   749f8:	mvn	r0, #3
   749fc:	str	r0, [sp, #8]
   74a00:	sub	r0, r2, #1
   74a04:	cmp	r4, r0
   74a08:	ldr	r0, [fp, #-52]	; 0xffffffcc
   74a0c:	moveq	r7, r0
   74a10:	movweq	sl, #79	; 0x4f
   74a14:	ldr	r0, [sp, #68]	; 0x44
   74a18:	add	r2, r0, r1
   74a1c:	ldr	r9, [fp, #-56]	; 0xffffffc8
   74a20:	mov	r0, r9
   74a24:	mov	r1, sl
   74a28:	mov	r3, r7
   74a2c:	bl	560f8 <fputs@plt+0x44d44>
   74a30:	mov	r0, r9
   74a34:	ldr	r9, [sp, #64]	; 0x40
   74a38:	mov	r1, #144	; 0x90
   74a3c:	bl	1aaa0 <fputs@plt+0x96ec>
   74a40:	add	r5, r5, #2
   74a44:	add	r4, r4, #1
   74a48:	ldrh	r0, [r6, #50]	; 0x32
   74a4c:	cmp	r4, r0
   74a50:	bcc	749c8 <fputs@plt+0x63614>
   74a54:	ldr	r1, [sp, #56]	; 0x38
   74a58:	sub	r0, r1, #1
   74a5c:	cmp	r0, #3
   74a60:	bcs	74a84 <fputs@plt+0x636d0>
   74a64:	ldr	r4, [fp, #-44]	; 0xffffffd4
   74a68:	mov	r0, r4
   74a6c:	mov	r2, r8
   74a70:	bl	61b98 <fputs@plt+0x507e4>
   74a74:	ldr	sl, [fp, #-56]	; 0xffffffc8
   74a78:	ldr	r9, [fp, #-68]	; 0xffffffbc
   74a7c:	ldr	r7, [fp, #-48]	; 0xffffffd0
   74a80:	b	74b4c <fputs@plt+0x63798>
   74a84:	cmp	r1, #4
   74a88:	ldr	sl, [fp, #-56]	; 0xffffffc8
   74a8c:	ldr	r9, [fp, #-68]	; 0xffffffbc
   74a90:	ldr	r4, [fp, #-44]	; 0xffffffd4
   74a94:	bne	74aac <fputs@plt+0x636f8>
   74a98:	mov	r0, sl
   74a9c:	ldr	r1, [fp, #28]
   74aa0:	bl	562d8 <fputs@plt+0x44f24>
   74aa4:	ldr	r7, [fp, #-48]	; 0xffffffd0
   74aa8:	b	74b4c <fputs@plt+0x63798>
   74aac:	mov	r0, r4
   74ab0:	bl	74ef4 <fputs@plt+0x63b40>
   74ab4:	ldr	r0, [sp, #48]	; 0x30
   74ab8:	ldrb	r0, [r0, #26]
   74abc:	mov	r2, #0
   74ac0:	tst	r0, #4
   74ac4:	ldr	r7, [fp, #-48]	; 0xffffffd0
   74ac8:	beq	74aec <fputs@plt+0x63738>
   74acc:	mov	r0, #0
   74ad0:	str	r0, [sp]
   74ad4:	mov	r0, r4
   74ad8:	mov	r1, r7
   74adc:	mov	r2, #109	; 0x6d
   74ae0:	mov	r3, #0
   74ae4:	bl	70f14 <fputs@plt+0x5fb60>
   74ae8:	mov	r2, r0
   74aec:	ldr	r0, [sp, #52]	; 0x34
   74af0:	sxth	r0, r0
   74af4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   74af8:	sub	r1, r1, r8
   74afc:	clz	r1, r1
   74b00:	lsr	r1, r1, #5
   74b04:	ldr	r3, [fp, #8]
   74b08:	str	r3, [sp]
   74b0c:	ldr	r3, [sp, #60]	; 0x3c
   74b10:	str	r3, [sp, #4]
   74b14:	str	r0, [sp, #8]
   74b18:	mov	r0, #0
   74b1c:	str	r0, [sp, #12]
   74b20:	mov	r0, #5
   74b24:	str	r0, [sp, #16]
   74b28:	str	r1, [sp, #20]
   74b2c:	mvn	r0, #0
   74b30:	str	r0, [sp, #24]
   74b34:	mov	r0, r4
   74b38:	mov	r1, r7
   74b3c:	ldr	r3, [sp, #40]	; 0x28
   74b40:	bl	714b0 <fputs@plt+0x600fc>
   74b44:	mov	r0, #1
   74b48:	str	r0, [sp, #44]	; 0x2c
   74b4c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   74b50:	mov	r0, sl
   74b54:	ldr	r1, [fp, #-52]	; 0xffffffcc
   74b58:	bl	58114 <fputs@plt+0x46d60>
   74b5c:	ldrh	r2, [r8, #52]	; 0x34
   74b60:	mov	r0, r4
   74b64:	ldr	r6, [fp, #-32]	; 0xffffffe0
   74b68:	mov	r1, r6
   74b6c:	bl	58648 <fputs@plt+0x47294>
   74b70:	ldr	r1, [sp, #60]	; 0x3c
   74b74:	cmp	r1, r6
   74b78:	beq	74b88 <fputs@plt+0x637d4>
   74b7c:	mov	r0, r4
   74b80:	ldr	r2, [sp, #52]	; 0x34
   74b84:	bl	58648 <fputs@plt+0x47294>
   74b88:	add	r5, r5, #1
   74b8c:	ldr	r8, [r8, #20]
   74b90:	cmp	r8, #0
   74b94:	bne	745f4 <fputs@plt+0x63240>
   74b98:	ldr	r4, [fp, #32]
   74b9c:	ldr	r0, [sp, #36]	; 0x24
   74ba0:	cmp	r0, #0
   74ba4:	beq	74bc0 <fputs@plt+0x6380c>
   74ba8:	add	r1, r0, #1
   74bac:	mov	r0, sl
   74bb0:	bl	562d8 <fputs@plt+0x44f24>
   74bb4:	mov	r0, sl
   74bb8:	ldr	r1, [sp, #32]
   74bbc:	bl	560e4 <fputs@plt+0x44d30>
   74bc0:	ldr	r0, [sp, #44]	; 0x2c
   74bc4:	str	r0, [r4]
   74bc8:	sub	sp, fp, #28
   74bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74bd0:	ldr	r0, [r7, #8]
   74bd4:	mov	r1, #1
   74bd8:	str	r1, [sp, #44]	; 0x2c
   74bdc:	cmp	r0, #0
   74be0:	beq	74578 <fputs@plt+0x631c4>
   74be4:	mov	r0, r4
   74be8:	bl	74ef4 <fputs@plt+0x63b40>
   74bec:	mvn	r0, #0
   74bf0:	mov	r1, #0
   74bf4:	str	r1, [sp]
   74bf8:	str	r0, [sp, #4]
   74bfc:	mov	r0, r4
   74c00:	mov	r1, r7
   74c04:	ldr	r2, [sp, #40]	; 0x28
   74c08:	ldr	r3, [fp, #8]
   74c0c:	bl	72184 <fputs@plt+0x60dd0>
   74c10:	b	74578 <fputs@plt+0x631c4>
   74c14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74c18:	add	fp, sp, #28
   74c1c:	sub	sp, sp, #36	; 0x24
   74c20:	mov	r7, r3
   74c24:	mov	sl, r2
   74c28:	mov	r5, r1
   74c2c:	mov	r6, r0
   74c30:	bl	56018 <fputs@plt+0x44c64>
   74c34:	mov	r4, r0
   74c38:	ldr	r8, [r5, #8]
   74c3c:	ldr	r9, [fp, #24]
   74c40:	ldr	r0, [fp, #20]
   74c44:	str	r0, [sp, #16]
   74c48:	ldr	r0, [fp, #16]
   74c4c:	str	r0, [sp, #12]
   74c50:	ldr	r0, [fp, #8]
   74c54:	str	r0, [sp, #8]
   74c58:	cmp	r8, #0
   74c5c:	str	r5, [sp, #32]
   74c60:	str	r6, [sp, #28]
   74c64:	str	r9, [sp, #24]
   74c68:	str	sl, [sp, #20]
   74c6c:	beq	74d10 <fputs@plt+0x6395c>
   74c70:	ldr	sl, [fp, #12]
   74c74:	cmp	r9, #0
   74c78:	movwne	r9, #16
   74c7c:	mov	r5, #0
   74c80:	ldr	r6, [sl]
   74c84:	cmp	r6, #0
   74c88:	beq	74cf8 <fputs@plt+0x63944>
   74c8c:	ldr	r0, [r8, #36]	; 0x24
   74c90:	cmp	r0, #0
   74c94:	beq	74cb4 <fputs@plt+0x63900>
   74c98:	mov	r0, r4
   74c9c:	bl	5afb8 <fputs@plt+0x49c04>
   74ca0:	add	r3, r0, #2
   74ca4:	mov	r0, r4
   74ca8:	mov	r1, #76	; 0x4c
   74cac:	mov	r2, r6
   74cb0:	bl	56a58 <fputs@plt+0x456a4>
   74cb4:	ldr	r3, [sl]
   74cb8:	mov	r0, r4
   74cbc:	mov	r1, #110	; 0x6e
   74cc0:	mov	r2, r7
   74cc4:	bl	56a58 <fputs@plt+0x456a4>
   74cc8:	ldrb	r0, [r8, #55]	; 0x37
   74ccc:	and	r0, r0, #3
   74cd0:	cmp	r0, #2
   74cd4:	mov	r0, r9
   74cd8:	ldreq	r0, [sp, #32]
   74cdc:	ldrbeq	r0, [r0, #42]	; 0x2a
   74ce0:	ubfxeq	r0, r0, #5, #1
   74ce4:	orreq	r0, r0, r9
   74ce8:	uxtb	r1, r0
   74cec:	mov	r0, r4
   74cf0:	bl	1aaa0 <fputs@plt+0x96ec>
   74cf4:	mov	r5, #1
   74cf8:	add	r7, r7, #1
   74cfc:	add	sl, sl, #4
   74d00:	ldr	r8, [r8, #20]
   74d04:	cmp	r8, #0
   74d08:	bne	74c80 <fputs@plt+0x638cc>
   74d0c:	b	74d14 <fputs@plt+0x63960>
   74d10:	mov	r5, #0
   74d14:	ldr	r6, [sp, #32]
   74d18:	ldrb	r0, [r6, #42]	; 0x2a
   74d1c:	tst	r0, #32
   74d20:	subne	sp, fp, #28
   74d24:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74d28:	ldr	r9, [sp, #28]
   74d2c:	mov	r0, r9
   74d30:	bl	58f08 <fputs@plt+0x47b54>
   74d34:	mov	r8, r0
   74d38:	ldrsh	r3, [r6, #34]	; 0x22
   74d3c:	str	r0, [sp]
   74d40:	ldr	sl, [sp, #8]
   74d44:	add	r7, sl, #1
   74d48:	mov	r0, r4
   74d4c:	mov	r1, #49	; 0x31
   74d50:	mov	r2, r7
   74d54:	bl	4644c <fputs@plt+0x35098>
   74d58:	tst	r5, #255	; 0xff
   74d5c:	bne	74d70 <fputs@plt+0x639bc>
   74d60:	mov	r0, r4
   74d64:	mov	r1, r6
   74d68:	mov	r2, #0
   74d6c:	bl	5c544 <fputs@plt+0x4b190>
   74d70:	ldrsh	r2, [r6, #34]	; 0x22
   74d74:	mov	r0, r9
   74d78:	mov	r1, r7
   74d7c:	bl	57e3c <fputs@plt+0x46a88>
   74d80:	ldrb	r5, [r9, #18]
   74d84:	str	sl, [sp]
   74d88:	mov	r0, r4
   74d8c:	mov	r1, #75	; 0x4b
   74d90:	ldr	r2, [sp, #20]
   74d94:	mov	r3, r8
   74d98:	bl	4644c <fputs@plt+0x35098>
   74d9c:	mov	r7, #5
   74da0:	ldr	r0, [sp, #12]
   74da4:	cmp	r0, #0
   74da8:	movweq	r7, #3
   74dac:	cmp	r5, #0
   74db0:	movne	r7, #0
   74db4:	ldr	r0, [sp, #16]
   74db8:	cmp	r0, #0
   74dbc:	orrne	r7, r7, #8
   74dc0:	ldr	r0, [sp, #24]
   74dc4:	cmp	r0, #0
   74dc8:	orrne	r7, r7, #16
   74dcc:	ldrb	r0, [r9, #18]
   74dd0:	cmp	r0, #0
   74dd4:	bne	74dec <fputs@plt+0x63a38>
   74dd8:	ldr	r2, [r6]
   74ddc:	mov	r0, r4
   74de0:	mvn	r1, #0
   74de4:	mov	r3, #0
   74de8:	bl	1ac10 <fputs@plt+0x985c>
   74dec:	mov	r0, r4
   74df0:	mov	r1, r7
   74df4:	sub	sp, fp, #28
   74df8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74dfc:	b	1aaa0 <fputs@plt+0x96ec>
   74e00:	push	{r4, r5, fp, lr}
   74e04:	add	fp, sp, #8
   74e08:	sub	sp, sp, #32
   74e0c:	mov	r5, r2
   74e10:	mov	r2, r0
   74e14:	vmov.i32	q8, #0	; 0x00000000
   74e18:	mov	ip, #20
   74e1c:	mov	r0, sp
   74e20:	mov	r3, r0
   74e24:	vst1.64	{d16-d17}, [r3], ip
   74e28:	mov	r4, #0
   74e2c:	str	r4, [r3]
   74e30:	str	r4, [sp, #16]
   74e34:	str	r1, [sp, #24]
   74e38:	movw	r1, #20236	; 0x4f0c
   74e3c:	movt	r1, #7
   74e40:	str	r1, [sp, #4]
   74e44:	mov	r1, r2
   74e48:	bl	5a010 <fputs@plt+0x48c5c>
   74e4c:	cmp	r5, #0
   74e50:	ldrbeq	r0, [sp, #20]
   74e54:	andeq	r0, r0, #253	; 0xfd
   74e58:	strbeq	r0, [sp, #20]
   74e5c:	ldrb	r0, [sp, #20]
   74e60:	clz	r0, r0
   74e64:	lsr	r0, r0, #5
   74e68:	sub	sp, fp, #8
   74e6c:	pop	{r4, r5, fp, pc}
   74e70:	push	{r4, r5, fp, lr}
   74e74:	add	fp, sp, #8
   74e78:	sub	sp, sp, #8
   74e7c:	mov	r3, r2
   74e80:	mov	r4, r1
   74e84:	mov	r5, r0
   74e88:	ldr	r2, [r2]
   74e8c:	ldr	r0, [r0]
   74e90:	ldrsh	r1, [r3, #32]
   74e94:	cmp	r1, #0
   74e98:	blt	74ebc <fputs@plt+0x63b08>
   74e9c:	ldr	r3, [r3, #4]
   74ea0:	ldr	r3, [r3, r1, lsl #4]
   74ea4:	movw	r1, #17205	; 0x4335
   74ea8:	movt	r1, #8
   74eac:	bl	1a96c <fputs@plt+0x95b8>
   74eb0:	mov	r3, r0
   74eb4:	movw	r1, #1555	; 0x613
   74eb8:	b	74ed0 <fputs@plt+0x63b1c>
   74ebc:	movw	r1, #28198	; 0x6e26
   74ec0:	movt	r1, #8
   74ec4:	bl	1a96c <fputs@plt+0x95b8>
   74ec8:	mov	r3, r0
   74ecc:	movw	r1, #2579	; 0xa13
   74ed0:	mov	r0, #2
   74ed4:	mvn	r2, #0
   74ed8:	str	r2, [sp]
   74edc:	str	r0, [sp, #4]
   74ee0:	mov	r0, r5
   74ee4:	mov	r2, r4
   74ee8:	bl	5944c <fputs@plt+0x48098>
   74eec:	sub	sp, fp, #8
   74ef0:	pop	{r4, r5, fp, pc}
   74ef4:	ldr	r1, [r0, #416]	; 0x1a0
   74ef8:	cmp	r1, #0
   74efc:	moveq	r1, r0
   74f00:	mov	r0, #1
   74f04:	strb	r0, [r1, #20]
   74f08:	bx	lr
   74f0c:	ldrb	r2, [r1]
   74f10:	cmp	r2, #152	; 0x98
   74f14:	bne	74f4c <fputs@plt+0x63b98>
   74f18:	ldrsh	r1, [r1, #32]
   74f1c:	cmp	r1, #0
   74f20:	blt	74f40 <fputs@plt+0x63b8c>
   74f24:	ldr	r2, [r0, #24]
   74f28:	ldr	r1, [r2, r1, lsl #2]
   74f2c:	cmp	r1, #0
   74f30:	blt	74f4c <fputs@plt+0x63b98>
   74f34:	ldrb	r1, [r0, #20]
   74f38:	orr	r1, r1, #1
   74f3c:	b	74f48 <fputs@plt+0x63b94>
   74f40:	ldrb	r1, [r0, #20]
   74f44:	orr	r1, r1, #2
   74f48:	strb	r1, [r0, #20]
   74f4c:	mov	r0, #0
   74f50:	bx	lr
   74f54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74f58:	add	fp, sp, #28
   74f5c:	sub	sp, sp, #60	; 0x3c
   74f60:	mov	r6, #0
   74f64:	cmp	r2, #0
   74f68:	beq	74ff4 <fputs@plt+0x63c40>
   74f6c:	mov	r4, r0
   74f70:	ldr	r0, [r0, #536]	; 0x218
   74f74:	cmp	r0, #0
   74f78:	bne	74ff4 <fputs@plt+0x63c40>
   74f7c:	mov	r5, r2
   74f80:	ldr	r0, [r2, #64]	; 0x40
   74f84:	cmp	r0, #0
   74f88:	bne	74ff4 <fputs@plt+0x63c40>
   74f8c:	mov	r9, r3
   74f90:	mov	r7, r1
   74f94:	ldr	r8, [r4]
   74f98:	mov	r0, r4
   74f9c:	bl	6217c <fputs@plt+0x50dc8>
   74fa0:	cmp	r0, #0
   74fa4:	bne	74ff4 <fputs@plt+0x63c40>
   74fa8:	ldrb	r0, [r7, #42]	; 0x2a
   74fac:	tst	r0, #16
   74fb0:	bne	74ff4 <fputs@plt+0x63c40>
   74fb4:	cmp	r9, #10
   74fb8:	bne	74fdc <fputs@plt+0x63c28>
   74fbc:	ldrsh	r0, [r7, #32]
   74fc0:	cmp	r0, #0
   74fc4:	blt	74fd8 <fputs@plt+0x63c24>
   74fc8:	ldrb	r9, [r7, #43]	; 0x2b
   74fcc:	cmp	r9, #10
   74fd0:	moveq	r9, #2
   74fd4:	b	74fdc <fputs@plt+0x63c28>
   74fd8:	mov	r9, #2
   74fdc:	ldr	r0, [r5, #28]
   74fe0:	ldr	r1, [r0]
   74fe4:	cmp	r1, #1
   74fe8:	ldreq	r1, [r0, #28]
   74fec:	cmpeq	r1, #0
   74ff0:	beq	75000 <fputs@plt+0x63c4c>
   74ff4:	mov	r0, r6
   74ff8:	sub	sp, fp, #28
   74ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75000:	ldr	r1, [r5, #32]
   75004:	cmp	r1, #0
   75008:	bne	74ff4 <fputs@plt+0x63c40>
   7500c:	ldr	r1, [r5, #44]	; 0x2c
   75010:	cmp	r1, #0
   75014:	bne	74ff4 <fputs@plt+0x63c40>
   75018:	ldr	r1, [r5, #36]	; 0x24
   7501c:	cmp	r1, #0
   75020:	bne	74ff4 <fputs@plt+0x63c40>
   75024:	ldr	r1, [r5, #56]	; 0x38
   75028:	cmp	r1, #0
   7502c:	bne	74ff4 <fputs@plt+0x63c40>
   75030:	ldr	r1, [r5, #48]	; 0x30
   75034:	cmp	r1, #0
   75038:	bne	74ff4 <fputs@plt+0x63c40>
   7503c:	ldrb	r1, [r5, #8]
   75040:	tst	r1, #1
   75044:	bne	74ff4 <fputs@plt+0x63c40>
   75048:	ldr	r1, [r5]
   7504c:	ldr	r2, [r1]
   75050:	cmp	r2, #1
   75054:	bne	74ff4 <fputs@plt+0x63c40>
   75058:	ldr	r1, [r1, #4]
   7505c:	ldr	r1, [r1]
   75060:	ldrb	r1, [r1]
   75064:	cmp	r1, #158	; 0x9e
   75068:	bne	74ff4 <fputs@plt+0x63c40>
   7506c:	add	r2, r0, #8
   75070:	mov	r6, #0
   75074:	mov	r0, r4
   75078:	mov	r1, #0
   7507c:	bl	5fe5c <fputs@plt+0x4eaa8>
   75080:	str	r0, [fp, #-32]	; 0xffffffe0
   75084:	cmp	r0, #0
   75088:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   7508c:	cmpne	r0, r7
   75090:	beq	74ff4 <fputs@plt+0x63c40>
   75094:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75098:	ldrb	r0, [r0, #42]	; 0x2a
   7509c:	tst	r0, #16
   750a0:	bne	74ff4 <fputs@plt+0x63c40>
   750a4:	ldrb	r1, [r7, #42]	; 0x2a
   750a8:	mov	r2, #1
   750ac:	bic	r1, r2, r1, lsr #5
   750b0:	bic	r0, r2, r0, lsr #5
   750b4:	cmp	r0, r1
   750b8:	bne	74ff4 <fputs@plt+0x63c40>
   750bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   750c0:	ldr	r0, [r0, #12]
   750c4:	cmp	r0, #0
   750c8:	bne	74ff4 <fputs@plt+0x63c40>
   750cc:	ldrh	r0, [r7, #34]	; 0x22
   750d0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   750d4:	ldrh	r1, [r1, #34]	; 0x22
   750d8:	cmp	r0, r1
   750dc:	bne	74ff4 <fputs@plt+0x63c40>
   750e0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   750e4:	ldrh	r1, [r1, #32]
   750e8:	ldrh	r2, [r7, #32]
   750ec:	cmp	r2, r1
   750f0:	bne	74ff4 <fputs@plt+0x63c40>
   750f4:	sxth	r0, r0
   750f8:	str	r0, [sp, #40]	; 0x28
   750fc:	cmp	r0, #1
   75100:	blt	751d4 <fputs@plt+0x63e20>
   75104:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75108:	ldr	r0, [r0, #4]
   7510c:	str	r0, [fp, #-40]	; 0xffffffd8
   75110:	ldr	r0, [r7, #4]
   75114:	str	r0, [sp, #44]	; 0x2c
   75118:	mov	r6, #0
   7511c:	mov	r0, #0
   75120:	str	r0, [fp, #-36]	; 0xffffffdc
   75124:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75128:	ldr	r2, [fp, #-36]	; 0xffffffdc
   7512c:	add	r5, r0, r2, lsl #4
   75130:	ldrb	r0, [r5, #13]
   75134:	ldr	r1, [sp, #44]	; 0x2c
   75138:	add	sl, r1, r2, lsl #4
   7513c:	ldrb	r1, [sl, #13]
   75140:	cmp	r1, r0
   75144:	bne	74ff4 <fputs@plt+0x63c40>
   75148:	ldr	r1, [r5, #8]
   7514c:	ldr	r0, [sl, #8]
   75150:	bl	15ae4 <fputs@plt+0x4730>
   75154:	cmp	r0, #0
   75158:	bne	74ff4 <fputs@plt+0x63c40>
   7515c:	ldrb	r0, [sl, #12]
   75160:	cmp	r0, #0
   75164:	beq	75174 <fputs@plt+0x63dc0>
   75168:	ldrb	r0, [r5, #12]
   7516c:	cmp	r0, #0
   75170:	beq	74ff4 <fputs@plt+0x63c40>
   75174:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75178:	cmp	r0, #0
   7517c:	beq	751bc <fputs@plt+0x63e08>
   75180:	ldr	r0, [r5, #4]
   75184:	clz	r1, r0
   75188:	lsr	r1, r1, #5
   7518c:	ldr	r2, [sl, #4]
   75190:	clz	r3, r2
   75194:	lsr	r3, r3, #5
   75198:	teq	r3, r1
   7519c:	bne	74ff4 <fputs@plt+0x63c40>
   751a0:	cmp	r2, #0
   751a4:	beq	751bc <fputs@plt+0x63e08>
   751a8:	ldr	r1, [r0, #8]
   751ac:	ldr	r0, [r2, #8]
   751b0:	bl	11390 <strcmp@plt>
   751b4:	cmp	r0, #0
   751b8:	bne	74ff4 <fputs@plt+0x63c40>
   751bc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   751c0:	add	r1, r1, #1
   751c4:	ldr	r0, [sp, #40]	; 0x28
   751c8:	str	r1, [fp, #-36]	; 0xffffffdc
   751cc:	cmp	r1, r0
   751d0:	blt	75124 <fputs@plt+0x63d70>
   751d4:	ldr	r0, [r7, #8]
   751d8:	cmp	r0, #0
   751dc:	beq	75258 <fputs@plt+0x63ea4>
   751e0:	mov	sl, r0
   751e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   751e8:	ldr	r0, [r0, #8]
   751ec:	str	r0, [fp, #-40]	; 0xffffffd8
   751f0:	cmp	r0, #0
   751f4:	beq	752a4 <fputs@plt+0x63ef0>
   751f8:	mov	r0, #0
   751fc:	str	r0, [fp, #-36]	; 0xffffffdc
   75200:	mov	r6, #0
   75204:	ldrb	r0, [sl, #54]	; 0x36
   75208:	cmp	r0, #0
   7520c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75210:	movne	r0, #1
   75214:	str	r0, [fp, #-36]	; 0xffffffdc
   75218:	ldr	r5, [fp, #-40]	; 0xffffffd8
   7521c:	mov	r0, sl
   75220:	mov	r1, r5
   75224:	bl	75aec <fputs@plt+0x64738>
   75228:	cmp	r0, #0
   7522c:	bne	75240 <fputs@plt+0x63e8c>
   75230:	ldr	r5, [r5, #20]
   75234:	cmp	r5, #0
   75238:	bne	7521c <fputs@plt+0x63e68>
   7523c:	b	74ff4 <fputs@plt+0x63c40>
   75240:	mov	r0, sl
   75244:	ldr	r0, [sl, #20]
   75248:	mov	sl, r0
   7524c:	cmp	r0, #0
   75250:	bne	75204 <fputs@plt+0x63e50>
   75254:	b	75260 <fputs@plt+0x63eac>
   75258:	mov	r0, #0
   7525c:	str	r0, [fp, #-36]	; 0xffffffdc
   75260:	ldr	r1, [r7, #24]
   75264:	cmp	r1, #0
   75268:	beq	75288 <fputs@plt+0x63ed4>
   7526c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75270:	ldr	r0, [r0, #24]
   75274:	mvn	r2, #0
   75278:	bl	5a324 <fputs@plt+0x48f70>
   7527c:	mov	r6, #0
   75280:	cmp	r0, #0
   75284:	bne	74ff4 <fputs@plt+0x63c40>
   75288:	ldr	r0, [r8, #24]
   7528c:	mov	r6, #0
   75290:	tst	r0, #524288	; 0x80000
   75294:	bne	752ac <fputs@plt+0x63ef8>
   75298:	tst	r0, #128	; 0x80
   7529c:	bne	74ff4 <fputs@plt+0x63c40>
   752a0:	b	752c0 <fputs@plt+0x63f0c>
   752a4:	mov	r6, #0
   752a8:	b	74ff4 <fputs@plt+0x63c40>
   752ac:	tst	r0, #128	; 0x80
   752b0:	bne	74ff4 <fputs@plt+0x63c40>
   752b4:	ldr	r0, [r7, #16]
   752b8:	cmp	r0, #0
   752bc:	bne	74ff4 <fputs@plt+0x63c40>
   752c0:	ldr	r5, [fp, #8]
   752c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   752c8:	ldr	r1, [r0, #64]	; 0x40
   752cc:	mov	r0, r8
   752d0:	bl	1aa0c <fputs@plt+0x9658>
   752d4:	mov	r6, r0
   752d8:	mov	r0, r4
   752dc:	bl	56018 <fputs@plt+0x44c64>
   752e0:	str	r0, [fp, #-40]	; 0xffffffd8
   752e4:	mov	r0, r4
   752e8:	str	r6, [sp, #28]
   752ec:	mov	r1, r6
   752f0:	bl	5b4f8 <fputs@plt+0x4a144>
   752f4:	ldr	r6, [r4, #72]	; 0x48
   752f8:	add	r0, r6, #2
   752fc:	str	r0, [r4, #72]	; 0x48
   75300:	mov	r0, r4
   75304:	mov	r1, r5
   75308:	mov	r2, r7
   7530c:	bl	75894 <fputs@plt+0x644e0>
   75310:	str	r0, [sp, #32]
   75314:	mov	r0, r4
   75318:	bl	58f08 <fputs@plt+0x47b54>
   7531c:	str	r0, [sp, #40]	; 0x28
   75320:	mov	r0, r4
   75324:	bl	58f08 <fputs@plt+0x47b54>
   75328:	str	r0, [sp, #20]
   7532c:	mov	r0, #55	; 0x37
   75330:	str	r0, [sp]
   75334:	str	r6, [sp, #36]	; 0x24
   75338:	add	r1, r6, #1
   7533c:	mov	r0, r4
   75340:	str	r1, [sp, #44]	; 0x2c
   75344:	mov	r2, r5
   75348:	mov	r3, r7
   7534c:	bl	563b0 <fputs@plt+0x44ffc>
   75350:	ldrb	r0, [r8, #27]
   75354:	mov	r1, #0
   75358:	str	r1, [sp, #16]
   7535c:	tst	r0, #8
   75360:	bne	753e8 <fputs@plt+0x64034>
   75364:	ldrsh	r0, [r7, #32]
   75368:	cmn	r0, #1
   7536c:	ble	7538c <fputs@plt+0x63fd8>
   75370:	sub	r0, r9, #1
   75374:	cmp	r0, #1
   75378:	bhi	753b0 <fputs@plt+0x63ffc>
   7537c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75380:	cmp	r0, #0
   75384:	beq	753e8 <fputs@plt+0x64034>
   75388:	b	753b0 <fputs@plt+0x63ffc>
   7538c:	sub	r0, r9, #1
   75390:	cmp	r0, #1
   75394:	bhi	753b0 <fputs@plt+0x63ffc>
   75398:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7539c:	cmp	r0, #0
   753a0:	bne	753b0 <fputs@plt+0x63ffc>
   753a4:	ldr	r0, [r7, #8]
   753a8:	cmp	r0, #0
   753ac:	beq	753e8 <fputs@plt+0x64034>
   753b0:	ldr	r6, [fp, #-40]	; 0xffffffd8
   753b4:	mov	r0, r6
   753b8:	mov	r1, #108	; 0x6c
   753bc:	ldr	r2, [sp, #44]	; 0x2c
   753c0:	mov	r3, #0
   753c4:	bl	56a58 <fputs@plt+0x456a4>
   753c8:	mov	r5, r0
   753cc:	mov	r0, r6
   753d0:	mov	r1, #13
   753d4:	bl	560bc <fputs@plt+0x44d08>
   753d8:	str	r0, [sp, #16]
   753dc:	mov	r0, r6
   753e0:	mov	r1, r5
   753e4:	bl	560e4 <fputs@plt+0x44d30>
   753e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   753ec:	ldrb	r0, [r0, #42]	; 0x2a
   753f0:	tst	r0, #32
   753f4:	bne	754a8 <fputs@plt+0x640f4>
   753f8:	mov	r0, #54	; 0x36
   753fc:	str	r0, [sp]
   75400:	mov	r0, r4
   75404:	ldr	r5, [sp, #36]	; 0x24
   75408:	mov	r1, r5
   7540c:	ldr	r2, [sp, #28]
   75410:	ldr	r3, [fp, #-32]	; 0xffffffe0
   75414:	bl	563b0 <fputs@plt+0x44ffc>
   75418:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7541c:	mov	r1, #108	; 0x6c
   75420:	mov	r2, r5
   75424:	mov	r3, #0
   75428:	bl	56a58 <fputs@plt+0x456a4>
   7542c:	str	r0, [sp, #12]
   75430:	ldrsh	r0, [r7, #32]
   75434:	cmp	r0, #0
   75438:	blt	754f0 <fputs@plt+0x6413c>
   7543c:	ldr	r5, [fp, #-40]	; 0xffffffd8
   75440:	mov	r0, r5
   75444:	mov	r1, #103	; 0x67
   75448:	ldr	r2, [sp, #36]	; 0x24
   7544c:	ldr	r6, [sp, #20]
   75450:	mov	r3, r6
   75454:	bl	56a58 <fputs@plt+0x456a4>
   75458:	str	r0, [fp, #-36]	; 0xffffffdc
   7545c:	str	r6, [sp]
   75460:	mov	r0, r5
   75464:	mov	r1, #70	; 0x46
   75468:	ldr	r2, [sp, #44]	; 0x2c
   7546c:	mov	r3, #0
   75470:	bl	4644c <fputs@plt+0x35098>
   75474:	mov	sl, r0
   75478:	mov	r0, r4
   7547c:	mov	r1, r9
   75480:	mov	r2, r7
   75484:	bl	74e70 <fputs@plt+0x63abc>
   75488:	mov	r0, r5
   7548c:	mov	r1, sl
   75490:	bl	560e4 <fputs@plt+0x44d30>
   75494:	mov	r0, r4
   75498:	ldr	r1, [sp, #32]
   7549c:	mov	r2, r6
   754a0:	bl	75a74 <fputs@plt+0x646c0>
   754a4:	b	75524 <fputs@plt+0x64170>
   754a8:	ldr	r0, [r7]
   754ac:	ldr	r2, [r7, #28]
   754b0:	str	r0, [sp]
   754b4:	mov	r0, r4
   754b8:	ldr	r1, [fp, #8]
   754bc:	mov	r3, #1
   754c0:	bl	56498 <fputs@plt+0x450e4>
   754c4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   754c8:	ldr	r0, [r1]
   754cc:	ldr	r2, [r1, #28]
   754d0:	str	r0, [sp]
   754d4:	mov	r0, #0
   754d8:	str	r0, [sp, #12]
   754dc:	mov	r0, r4
   754e0:	ldr	r1, [sp, #28]
   754e4:	mov	r3, #0
   754e8:	bl	56498 <fputs@plt+0x450e4>
   754ec:	b	755b8 <fputs@plt+0x64204>
   754f0:	ldr	r0, [r7, #8]
   754f4:	cmp	r0, #0
   754f8:	beq	7550c <fputs@plt+0x64158>
   754fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75500:	mov	r1, #103	; 0x67
   75504:	ldr	r2, [sp, #36]	; 0x24
   75508:	b	75518 <fputs@plt+0x64164>
   7550c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75510:	mov	r1, #74	; 0x4a
   75514:	ldr	r2, [sp, #44]	; 0x2c
   75518:	ldr	r3, [sp, #20]
   7551c:	bl	56a58 <fputs@plt+0x456a4>
   75520:	str	r0, [fp, #-36]	; 0xffffffdc
   75524:	ldr	r6, [fp, #-40]	; 0xffffffd8
   75528:	mov	r0, r6
   7552c:	mov	r1, #102	; 0x66
   75530:	ldr	sl, [sp, #36]	; 0x24
   75534:	mov	r2, sl
   75538:	ldr	r5, [sp, #40]	; 0x28
   7553c:	mov	r3, r5
   75540:	bl	56a58 <fputs@plt+0x456a4>
   75544:	ldr	r0, [r7]
   75548:	mov	r1, #0
   7554c:	ldr	r2, [sp, #20]
   75550:	str	r2, [sp]
   75554:	stmib	sp, {r0, r1}
   75558:	mov	r0, r6
   7555c:	mov	r1, #75	; 0x4b
   75560:	ldr	r9, [sp, #44]	; 0x2c
   75564:	mov	r2, r9
   75568:	mov	r3, r5
   7556c:	bl	560f8 <fputs@plt+0x44d44>
   75570:	mov	r0, r6
   75574:	mov	r1, #11
   75578:	bl	1aaa0 <fputs@plt+0x96ec>
   7557c:	mov	r0, r6
   75580:	mov	r1, #7
   75584:	mov	r2, sl
   75588:	ldr	r3, [fp, #-36]	; 0xffffffdc
   7558c:	bl	56a58 <fputs@plt+0x456a4>
   75590:	mov	r0, r6
   75594:	mov	r1, #61	; 0x3d
   75598:	mov	r2, sl
   7559c:	mov	r3, #0
   755a0:	bl	56a58 <fputs@plt+0x456a4>
   755a4:	mov	r0, r6
   755a8:	mov	r1, #61	; 0x3d
   755ac:	mov	r2, r9
   755b0:	mov	r3, #0
   755b4:	bl	56a58 <fputs@plt+0x456a4>
   755b8:	ldr	sl, [r7, #8]
   755bc:	cmp	sl, #0
   755c0:	bne	75654 <fputs@plt+0x642a0>
   755c4:	b	75810 <fputs@plt+0x6445c>
   755c8:	mov	r0, #1
   755cc:	str	r0, [sp]
   755d0:	ldr	r5, [fp, #-40]	; 0xffffffd8
   755d4:	mov	r0, r5
   755d8:	mov	r1, #110	; 0x6e
   755dc:	ldr	r9, [sp, #44]	; 0x2c
   755e0:	mov	r2, r9
   755e4:	ldr	r3, [sp, #40]	; 0x28
   755e8:	bl	4644c <fputs@plt+0x35098>
   755ec:	mov	r0, r5
   755f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   755f4:	bl	1aaa0 <fputs@plt+0x96ec>
   755f8:	ldr	r7, [sp, #32]
   755fc:	add	r3, r7, #1
   75600:	mov	r0, r5
   75604:	mov	r1, #7
   75608:	ldr	r6, [sp, #36]	; 0x24
   7560c:	mov	r2, r6
   75610:	bl	56a58 <fputs@plt+0x456a4>
   75614:	mov	r0, r5
   75618:	mov	r1, r7
   7561c:	bl	560e4 <fputs@plt+0x44d30>
   75620:	mov	r0, r5
   75624:	mov	r1, #61	; 0x3d
   75628:	mov	r2, r6
   7562c:	mov	r3, #0
   75630:	bl	56a58 <fputs@plt+0x456a4>
   75634:	mov	r0, r5
   75638:	mov	r1, #61	; 0x3d
   7563c:	mov	r2, r9
   75640:	mov	r3, #0
   75644:	bl	56a58 <fputs@plt+0x456a4>
   75648:	ldr	sl, [sl, #20]
   7564c:	cmp	sl, #0
   75650:	beq	75810 <fputs@plt+0x6445c>
   75654:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75658:	ldr	r6, [r0, #8]
   7565c:	cmp	r6, #0
   75660:	mov	r7, #0
   75664:	beq	75694 <fputs@plt+0x642e0>
   75668:	mov	r0, sl
   7566c:	mov	r1, r6
   75670:	bl	75aec <fputs@plt+0x64738>
   75674:	cmp	r0, #0
   75678:	bne	75690 <fputs@plt+0x642dc>
   7567c:	ldr	r6, [r6, #20]
   75680:	cmp	r6, #0
   75684:	bne	75668 <fputs@plt+0x642b4>
   75688:	mov	r7, #0
   7568c:	b	75694 <fputs@plt+0x642e0>
   75690:	mov	r7, r6
   75694:	ldr	r3, [r7, #44]	; 0x2c
   75698:	ldr	r0, [sp, #28]
   7569c:	str	r0, [sp]
   756a0:	ldr	r6, [fp, #-40]	; 0xffffffd8
   756a4:	mov	r0, r6
   756a8:	mov	r1, #54	; 0x36
   756ac:	ldr	r5, [sp, #36]	; 0x24
   756b0:	mov	r2, r5
   756b4:	bl	4644c <fputs@plt+0x35098>
   756b8:	mov	r0, r4
   756bc:	mov	r1, r7
   756c0:	bl	56568 <fputs@plt+0x451b4>
   756c4:	ldr	r3, [sl, #44]	; 0x2c
   756c8:	ldr	r0, [fp, #8]
   756cc:	str	r0, [sp]
   756d0:	mov	r0, r6
   756d4:	mov	r1, #55	; 0x37
   756d8:	ldr	r2, [sp, #44]	; 0x2c
   756dc:	bl	4644c <fputs@plt+0x35098>
   756e0:	mov	r0, r4
   756e4:	mov	r1, sl
   756e8:	bl	56568 <fputs@plt+0x451b4>
   756ec:	mov	r0, r6
   756f0:	mov	r1, #1
   756f4:	bl	1aaa0 <fputs@plt+0x96ec>
   756f8:	mov	r0, #0
   756fc:	str	r0, [fp, #-36]	; 0xffffffdc
   75700:	mov	r0, r6
   75704:	mov	r1, #108	; 0x6c
   75708:	mov	r2, r5
   7570c:	mov	r3, #0
   75710:	bl	56a58 <fputs@plt+0x456a4>
   75714:	str	r0, [sp, #32]
   75718:	mov	r0, r6
   7571c:	mov	r1, #101	; 0x65
   75720:	mov	r2, r5
   75724:	ldr	r3, [sp, #40]	; 0x28
   75728:	bl	56a58 <fputs@plt+0x456a4>
   7572c:	ldrb	r0, [r8, #27]
   75730:	tst	r0, #8
   75734:	beq	757dc <fputs@plt+0x64428>
   75738:	ldrh	r1, [r7, #52]	; 0x34
   7573c:	mov	r0, #0
   75740:	str	r0, [fp, #-36]	; 0xffffffdc
   75744:	str	r1, [sp, #24]
   75748:	cmp	r1, #0
   7574c:	mov	r9, #0
   75750:	mov	r6, #0
   75754:	beq	757b0 <fputs@plt+0x643fc>
   75758:	ldr	r0, [r7, #32]
   7575c:	mov	r5, r0
   75760:	ldr	r1, [r0]
   75764:	movw	r0, #3417	; 0xd59
   75768:	movt	r0, #8
   7576c:	bl	15ae4 <fputs@plt+0x4730>
   75770:	cmp	r0, #0
   75774:	mov	r9, #0
   75778:	ldr	r6, [sp, #24]
   7577c:	bne	757b0 <fputs@plt+0x643fc>
   75780:	mov	r1, #1
   75784:	mov	r9, r1
   75788:	ldrh	r6, [r7, #52]	; 0x34
   7578c:	cmp	r1, r6
   75790:	bcs	757b0 <fputs@plt+0x643fc>
   75794:	ldr	r1, [r5, r9, lsl #2]
   75798:	movw	r0, #3417	; 0xd59
   7579c:	movt	r0, #8
   757a0:	bl	15ae4 <fputs@plt+0x4730>
   757a4:	add	r1, r9, #1
   757a8:	cmp	r0, #0
   757ac:	beq	75784 <fputs@plt+0x643d0>
   757b0:	cmp	r9, r6
   757b4:	bne	757dc <fputs@plt+0x64428>
   757b8:	mvn	r0, #0
   757bc:	str	r0, [sp]
   757c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   757c4:	mov	r1, #105	; 0x69
   757c8:	ldr	r2, [sp, #44]	; 0x2c
   757cc:	mov	r3, #0
   757d0:	bl	4644c <fputs@plt+0x35098>
   757d4:	mov	r0, #16
   757d8:	str	r0, [fp, #-36]	; 0xffffffdc
   757dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   757e0:	ldrb	r0, [r0, #42]	; 0x2a
   757e4:	tst	r0, #32
   757e8:	beq	755c8 <fputs@plt+0x64214>
   757ec:	ldrb	r0, [sl, #55]	; 0x37
   757f0:	and	r0, r0, #3
   757f4:	sub	r0, r0, #2
   757f8:	clz	r0, r0
   757fc:	lsr	r0, r0, #5
   75800:	ldr	r1, [fp, #-36]	; 0xffffffdc
   75804:	orr	r1, r1, r0
   75808:	str	r1, [fp, #-36]	; 0xffffffdc
   7580c:	b	755c8 <fputs@plt+0x64214>
   75810:	ldr	r0, [sp, #12]
   75814:	cmp	r0, #0
   75818:	beq	75828 <fputs@plt+0x64474>
   7581c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75820:	ldr	r1, [sp, #12]
   75824:	bl	560e4 <fputs@plt+0x44d30>
   75828:	mov	r0, r4
   7582c:	ldr	r1, [sp, #20]
   75830:	bl	58f44 <fputs@plt+0x47b90>
   75834:	mov	r0, r4
   75838:	ldr	r1, [sp, #40]	; 0x28
   7583c:	bl	58f44 <fputs@plt+0x47b90>
   75840:	ldr	r0, [sp, #16]
   75844:	cmp	r0, #0
   75848:	beq	7588c <fputs@plt+0x644d8>
   7584c:	mov	r6, #0
   75850:	ldr	r4, [fp, #-40]	; 0xffffffd8
   75854:	mov	r0, r4
   75858:	mov	r1, #21
   7585c:	mov	r2, #0
   75860:	mov	r3, #0
   75864:	bl	56a58 <fputs@plt+0x456a4>
   75868:	mov	r0, r4
   7586c:	ldr	r1, [sp, #16]
   75870:	bl	560e4 <fputs@plt+0x44d30>
   75874:	mov	r0, r4
   75878:	mov	r1, #61	; 0x3d
   7587c:	ldr	r2, [sp, #44]	; 0x2c
   75880:	mov	r3, #0
   75884:	bl	56a58 <fputs@plt+0x456a4>
   75888:	b	74ff4 <fputs@plt+0x63c40>
   7588c:	mov	r6, #1
   75890:	b	74ff4 <fputs@plt+0x63c40>
   75894:	push	{r4, r5, r6, r7, fp, lr}
   75898:	add	fp, sp, #16
   7589c:	mov	r5, r1
   758a0:	mov	r1, r0
   758a4:	ldrb	r0, [r2, #42]	; 0x2a
   758a8:	mov	r6, #0
   758ac:	tst	r0, #8
   758b0:	beq	75934 <fputs@plt+0x64580>
   758b4:	mov	r4, r2
   758b8:	ldr	r7, [r1, #416]	; 0x1a0
   758bc:	cmp	r7, #0
   758c0:	moveq	r7, r1
   758c4:	ldr	r0, [r7, #412]	; 0x19c
   758c8:	cmp	r0, #0
   758cc:	bne	758e0 <fputs@plt+0x6452c>
   758d0:	b	758f0 <fputs@plt+0x6453c>
   758d4:	ldr	r0, [r0]
   758d8:	cmp	r0, #0
   758dc:	beq	758f0 <fputs@plt+0x6453c>
   758e0:	ldr	r2, [r0, #4]
   758e4:	cmp	r2, r4
   758e8:	bne	758d4 <fputs@plt+0x64520>
   758ec:	b	75930 <fputs@plt+0x6457c>
   758f0:	ldr	r0, [r1]
   758f4:	mov	r6, #0
   758f8:	mov	r2, #16
   758fc:	mov	r3, #0
   75900:	bl	209ac <fputs@plt+0xf5f8>
   75904:	cmp	r0, #0
   75908:	beq	75934 <fputs@plt+0x64580>
   7590c:	ldr	r1, [r7, #412]	; 0x19c
   75910:	str	r1, [r0]
   75914:	str	r0, [r7, #412]	; 0x19c
   75918:	stmib	r0, {r4, r5}
   7591c:	ldr	r1, [r7, #76]	; 0x4c
   75920:	add	r2, r1, #2
   75924:	str	r2, [r0, #12]
   75928:	add	r1, r1, #3
   7592c:	str	r1, [r7, #76]	; 0x4c
   75930:	ldr	r6, [r0, #12]
   75934:	mov	r0, r6
   75938:	pop	{r4, r5, r6, r7, fp, pc}
   7593c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75940:	add	fp, sp, #28
   75944:	sub	sp, sp, #4
   75948:	mov	r8, r2
   7594c:	mov	r9, r1
   75950:	mov	r6, r0
   75954:	bl	56018 <fputs@plt+0x44c64>
   75958:	mov	r7, r0
   7595c:	bl	5afb8 <fputs@plt+0x49c04>
   75960:	mov	r5, r0
   75964:	ldrb	r0, [r8, #42]	; 0x2a
   75968:	mov	r4, #0
   7596c:	tst	r0, #16
   75970:	mov	sl, #0
   75974:	beq	75988 <fputs@plt+0x645d4>
   75978:	ldr	r0, [r6]
   7597c:	mov	r1, r8
   75980:	bl	45b98 <fputs@plt+0x347e4>
   75984:	mov	sl, r0
   75988:	cmp	r5, #2
   7598c:	blt	75a1c <fputs@plt+0x64668>
   75990:	mov	r6, #1
   75994:	mov	r0, r7
   75998:	mov	r1, r6
   7599c:	bl	5637c <fputs@plt+0x44fc8>
   759a0:	ldrb	r1, [r0]
   759a4:	cmp	r1, #152	; 0x98
   759a8:	beq	759f8 <fputs@plt+0x64644>
   759ac:	cmp	r1, #54	; 0x36
   759b0:	ldreq	r2, [r0, #12]
   759b4:	cmpeq	r2, r9
   759b8:	bne	75a04 <fputs@plt+0x64650>
   759bc:	ldr	r2, [r0, #8]
   759c0:	ldr	r3, [r8, #28]
   759c4:	cmp	r2, r3
   759c8:	beq	75a18 <fputs@plt+0x64664>
   759cc:	ldr	r3, [r8, #8]
   759d0:	cmp	r3, #0
   759d4:	beq	75a04 <fputs@plt+0x64650>
   759d8:	ldr	r4, [r3, #44]	; 0x2c
   759dc:	cmp	r2, r4
   759e0:	beq	75a18 <fputs@plt+0x64664>
   759e4:	ldr	r3, [r3, #20]
   759e8:	cmp	r3, #0
   759ec:	bne	759d8 <fputs@plt+0x64624>
   759f0:	cmp	r1, #152	; 0x98
   759f4:	bne	75a04 <fputs@plt+0x64650>
   759f8:	ldr	r0, [r0, #16]
   759fc:	cmp	r0, sl
   75a00:	beq	75a18 <fputs@plt+0x64664>
   75a04:	add	r6, r6, #1
   75a08:	cmp	r6, r5
   75a0c:	blt	75994 <fputs@plt+0x645e0>
   75a10:	mov	r4, #0
   75a14:	b	75a1c <fputs@plt+0x64668>
   75a18:	mov	r4, #1
   75a1c:	mov	r0, r4
   75a20:	sub	sp, fp, #28
   75a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75a28:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   75a2c:	add	fp, sp, #24
   75a30:	mov	r4, r2
   75a34:	mov	r5, r1
   75a38:	mov	r6, r0
   75a3c:	ldr	r8, [r0, #8]
   75a40:	bl	5626c <fputs@plt+0x44eb8>
   75a44:	ldr	r0, [r6, #76]	; 0x4c
   75a48:	add	r7, r0, #1
   75a4c:	str	r7, [r6, #76]	; 0x4c
   75a50:	mov	r0, r8
   75a54:	mov	r1, #30
   75a58:	mov	r2, r4
   75a5c:	mov	r3, r7
   75a60:	bl	56a58 <fputs@plt+0x456a4>
   75a64:	mov	r0, r5
   75a68:	mov	r1, r7
   75a6c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   75a70:	b	58fa4 <fputs@plt+0x47bf0>
   75a74:	cmp	r1, #1
   75a78:	bxlt	lr
   75a7c:	mov	r3, r2
   75a80:	mov	r2, r1
   75a84:	ldr	r0, [r0, #8]
   75a88:	mov	r1, #137	; 0x89
   75a8c:	b	56a58 <fputs@plt+0x456a4>
   75a90:	push	{r4, r5, r6, sl, fp, lr}
   75a94:	add	fp, sp, #16
   75a98:	mov	r4, r2
   75a9c:	mov	r5, r1
   75aa0:	mov	r6, r0
   75aa4:	ldrb	r0, [r0, #23]
   75aa8:	cmp	r0, #0
   75aac:	beq	75ad8 <fputs@plt+0x64724>
   75ab0:	mov	r0, r5
   75ab4:	bl	5813c <fputs@plt+0x46d88>
   75ab8:	cmp	r0, #0
   75abc:	beq	75ad8 <fputs@plt+0x64724>
   75ac0:	mov	r0, r6
   75ac4:	mov	r1, r5
   75ac8:	mov	r2, r4
   75acc:	mov	r3, #0
   75ad0:	pop	{r4, r5, r6, sl, fp, lr}
   75ad4:	b	59e88 <fputs@plt+0x48ad4>
   75ad8:	mov	r0, r6
   75adc:	mov	r1, r5
   75ae0:	mov	r2, r4
   75ae4:	pop	{r4, r5, r6, sl, fp, lr}
   75ae8:	b	5626c <fputs@plt+0x44eb8>
   75aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75af0:	add	fp, sp, #28
   75af4:	sub	sp, sp, #4
   75af8:	mov	r5, r1
   75afc:	mov	r6, r0
   75b00:	ldrh	r9, [r1, #50]	; 0x32
   75b04:	ldrh	r1, [r0, #50]	; 0x32
   75b08:	mov	r0, #0
   75b0c:	cmp	r1, r9
   75b10:	bne	75be4 <fputs@plt+0x64830>
   75b14:	ldrb	r2, [r5, #54]	; 0x36
   75b18:	ldrb	r1, [r6, #54]	; 0x36
   75b1c:	cmp	r1, r2
   75b20:	bne	75be4 <fputs@plt+0x64830>
   75b24:	cmp	r9, #0
   75b28:	beq	75bcc <fputs@plt+0x64818>
   75b2c:	ldr	r4, [r6, #4]
   75b30:	ldr	r7, [r5, #4]
   75b34:	mov	sl, #0
   75b38:	mov	r8, #0
   75b3c:	ldrh	r0, [r7]
   75b40:	ldrh	r1, [r4]
   75b44:	cmp	r0, r1
   75b48:	bne	75bec <fputs@plt+0x64838>
   75b4c:	movw	r1, #65534	; 0xfffe
   75b50:	cmp	r0, r1
   75b54:	bne	75b80 <fputs@plt+0x647cc>
   75b58:	ldr	r0, [r6, #40]	; 0x28
   75b5c:	ldr	r0, [r0, #4]
   75b60:	ldr	r1, [r0, sl]
   75b64:	ldr	r0, [r5, #40]	; 0x28
   75b68:	ldr	r0, [r0, #4]
   75b6c:	ldr	r0, [r0, sl]
   75b70:	mvn	r2, #0
   75b74:	bl	59c94 <fputs@plt+0x488e0>
   75b78:	cmp	r0, #0
   75b7c:	bne	75bec <fputs@plt+0x64838>
   75b80:	ldr	r0, [r6, #28]
   75b84:	ldrb	r0, [r0, r8]
   75b88:	ldr	r1, [r5, #28]
   75b8c:	ldrb	r1, [r1, r8]
   75b90:	cmp	r1, r0
   75b94:	bne	75bec <fputs@plt+0x64838>
   75b98:	ldr	r0, [r6, #32]
   75b9c:	ldr	r1, [r0, r8, lsl #2]
   75ba0:	ldr	r0, [r5, #32]
   75ba4:	ldr	r0, [r0, r8, lsl #2]
   75ba8:	bl	15ae4 <fputs@plt+0x4730>
   75bac:	cmp	r0, #0
   75bb0:	bne	75bec <fputs@plt+0x64838>
   75bb4:	add	r8, r8, #1
   75bb8:	add	sl, sl, #20
   75bbc:	add	r4, r4, #2
   75bc0:	add	r7, r7, #2
   75bc4:	cmp	r8, r9
   75bc8:	bcc	75b3c <fputs@plt+0x64788>
   75bcc:	ldr	r1, [r6, #36]	; 0x24
   75bd0:	ldr	r0, [r5, #36]	; 0x24
   75bd4:	mvn	r2, #0
   75bd8:	bl	59c94 <fputs@plt+0x488e0>
   75bdc:	clz	r0, r0
   75be0:	lsr	r0, r0, #5
   75be4:	sub	sp, fp, #28
   75be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75bec:	mov	r0, #0
   75bf0:	sub	sp, fp, #28
   75bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75bf8:	ldrb	r1, [r0, #89]	; 0x59
   75bfc:	orr	r1, r1, #8
   75c00:	strb	r1, [r0, #89]	; 0x59
   75c04:	bx	lr
   75c08:	cmp	r2, #0
   75c0c:	bxeq	lr
   75c10:	push	{r4, r5, fp, lr}
   75c14:	add	fp, sp, #8
   75c18:	mov	r5, r1
   75c1c:	mov	r4, r0
   75c20:	mov	r1, #1
   75c24:	bl	56468 <fputs@plt+0x450b4>
   75c28:	mov	r0, r4
   75c2c:	mov	r1, r5
   75c30:	bl	75c4c <fputs@plt+0x64898>
   75c34:	mov	r0, r4
   75c38:	mov	r1, #33	; 0x21
   75c3c:	mov	r2, #1
   75c40:	mov	r3, #1
   75c44:	pop	{r4, r5, fp, lr}
   75c48:	b	56a58 <fputs@plt+0x456a4>
   75c4c:	push	{fp, lr}
   75c50:	mov	fp, sp
   75c54:	sub	sp, sp, #8
   75c58:	str	r1, [sp, #4]
   75c5c:	add	r2, sp, #4
   75c60:	mov	r1, #1
   75c64:	bl	760cc <fputs@plt+0x64d18>
   75c68:	mov	sp, fp
   75c6c:	pop	{fp, pc}
   75c70:	push	{r4, r5, fp, lr}
   75c74:	add	fp, sp, #8
   75c78:	mov	r4, r1
   75c7c:	ldr	r5, [r0, #4]
   75c80:	bl	16f30 <fputs@plt+0x5b7c>
   75c84:	ldr	r0, [r5]
   75c88:	mov	r1, r4
   75c8c:	pop	{r4, r5, fp, lr}
   75c90:	b	2473c <fputs@plt+0x13388>
   75c94:	push	{r4, r5, fp, lr}
   75c98:	add	fp, sp, #8
   75c9c:	sub	sp, sp, #16
   75ca0:	mov	r4, r1
   75ca4:	mov	r5, r0
   75ca8:	str	r3, [sp, #12]
   75cac:	str	r2, [sp, #8]
   75cb0:	mvn	r0, #12
   75cb4:	str	r0, [sp]
   75cb8:	add	r3, sp, #8
   75cbc:	mov	r0, r5
   75cc0:	mov	r1, #23
   75cc4:	mov	r2, #1
   75cc8:	bl	59bd4 <fputs@plt+0x48820>
   75ccc:	mov	r0, r5
   75cd0:	mov	r1, r4
   75cd4:	bl	75c4c <fputs@plt+0x64898>
   75cd8:	mov	r0, r5
   75cdc:	mov	r1, #33	; 0x21
   75ce0:	mov	r2, #1
   75ce4:	mov	r3, #1
   75ce8:	sub	sp, fp, #8
   75cec:	pop	{r4, r5, fp, lr}
   75cf0:	b	56a58 <fputs@plt+0x456a4>
   75cf4:	cmp	r0, #0
   75cf8:	moveq	r0, #0
   75cfc:	bxeq	lr
   75d00:	push	{r4, r5, fp, lr}
   75d04:	add	fp, sp, #8
   75d08:	mov	r5, r1
   75d0c:	mov	r4, r0
   75d10:	bl	16f30 <fputs@plt+0x5b7c>
   75d14:	cmp	r5, #0
   75d18:	blt	75d3c <fputs@plt+0x64988>
   75d1c:	ldr	r0, [r4, #4]
   75d20:	ldrh	r1, [r0, #22]
   75d24:	movw	r2, #65531	; 0xfffb
   75d28:	and	r2, r1, r2
   75d2c:	strh	r2, [r0, #22]
   75d30:	cmp	r5, #0
   75d34:	orrne	r1, r1, #4
   75d38:	strhne	r1, [r0, #22]
   75d3c:	ldr	r0, [r4, #4]
   75d40:	ldrh	r0, [r0, #22]
   75d44:	ubfx	r0, r0, #2, #1
   75d48:	pop	{r4, r5, fp, pc}
   75d4c:	push	{r4, sl, fp, lr}
   75d50:	add	fp, sp, #8
   75d54:	cmp	r0, #0
   75d58:	beq	75d94 <fputs@plt+0x649e0>
   75d5c:	mov	r4, r0
   75d60:	movw	r1, #28595	; 0x6fb3
   75d64:	movt	r1, #8
   75d68:	bl	15b10 <fputs@plt+0x475c>
   75d6c:	cmp	r0, #0
   75d70:	moveq	r0, #1
   75d74:	popeq	{r4, sl, fp, pc}
   75d78:	movw	r1, #28588	; 0x6fac
   75d7c:	movt	r1, #8
   75d80:	mov	r0, r4
   75d84:	bl	15b10 <fputs@plt+0x475c>
   75d88:	cmp	r0, #0
   75d8c:	moveq	r0, #0
   75d90:	popeq	{r4, sl, fp, pc}
   75d94:	mvn	r0, #0
   75d98:	pop	{r4, sl, fp, pc}
   75d9c:	push	{r4, r5, fp, lr}
   75da0:	add	fp, sp, #8
   75da4:	mov	r4, r0
   75da8:	cmp	r1, #0
   75dac:	blt	75dbc <fputs@plt+0x64a08>
   75db0:	ldrb	r0, [r4, #13]
   75db4:	cmp	r0, #0
   75db8:	beq	75dc4 <fputs@plt+0x64a10>
   75dbc:	ldrb	r0, [r4, #4]
   75dc0:	pop	{r4, r5, fp, pc}
   75dc4:	mov	r5, r1
   75dc8:	ldr	r0, [r4, #216]	; 0xd8
   75dcc:	bl	76304 <fputs@plt+0x64f50>
   75dd0:	cmp	r0, #0
   75dd4:	strbeq	r5, [r4, #4]
   75dd8:	ldrb	r0, [r4, #4]
   75ddc:	pop	{r4, r5, fp, pc}
   75de0:	push	{r4, sl, fp, lr}
   75de4:	add	fp, sp, #8
   75de8:	mov	r1, r3
   75dec:	mov	r4, r0
   75df0:	mvn	r0, #0
   75df4:	subs	r3, r2, r0
   75df8:	sbcs	r0, r1, r0
   75dfc:	blt	75e14 <fputs@plt+0x64a60>
   75e00:	str	r2, [r4, #168]	; 0xa8
   75e04:	str	r1, [r4, #172]	; 0xac
   75e08:	ldr	r0, [r4, #216]	; 0xd8
   75e0c:	mov	r3, r1
   75e10:	bl	76324 <fputs@plt+0x64f70>
   75e14:	ldrd	r0, [r4, #168]	; 0xa8
   75e18:	pop	{r4, sl, fp, pc}
   75e1c:	push	{r4, sl, fp, lr}
   75e20:	add	fp, sp, #8
   75e24:	mov	r4, r0
   75e28:	movw	r1, #16822	; 0x41b6
   75e2c:	movt	r1, #8
   75e30:	bl	15b10 <fputs@plt+0x475c>
   75e34:	cmp	r0, #0
   75e38:	moveq	r0, #0
   75e3c:	popeq	{r4, sl, fp, pc}
   75e40:	movw	r1, #33573	; 0x8325
   75e44:	movt	r1, #8
   75e48:	mov	r0, r4
   75e4c:	bl	15b10 <fputs@plt+0x475c>
   75e50:	cmp	r0, #0
   75e54:	moveq	r0, #1
   75e58:	popeq	{r4, sl, fp, pc}
   75e5c:	movw	r1, #29886	; 0x74be
   75e60:	movt	r1, #8
   75e64:	mov	r0, r4
   75e68:	bl	15b10 <fputs@plt+0x475c>
   75e6c:	cmp	r0, #0
   75e70:	moveq	r0, #2
   75e74:	popeq	{r4, sl, fp, pc}
   75e78:	mov	r0, r4
   75e7c:	bl	434dc <fputs@plt+0x32128>
   75e80:	mov	r1, r0
   75e84:	mov	r0, #0
   75e88:	cmp	r1, #3
   75e8c:	uxtbcc	r0, r1
   75e90:	pop	{r4, sl, fp, pc}
   75e94:	push	{r4, r5, fp, lr}
   75e98:	add	fp, sp, #8
   75e9c:	mov	r4, r1
   75ea0:	ldr	r5, [r0, #4]
   75ea4:	bl	16f30 <fputs@plt+0x5b7c>
   75ea8:	ldr	r0, [r5]
   75eac:	mov	r1, r4
   75eb0:	pop	{r4, r5, fp, lr}
   75eb4:	b	76338 <fputs@plt+0x64f84>
   75eb8:	push	{r4, r5, r6, sl, fp, lr}
   75ebc:	add	fp, sp, #16
   75ec0:	mov	r4, r0
   75ec4:	ldrb	r0, [r0, #67]	; 0x43
   75ec8:	cmp	r0, #0
   75ecc:	beq	75f18 <fputs@plt+0x64b64>
   75ed0:	ldr	r0, [r4, #20]
   75ed4:	cmp	r0, #1
   75ed8:	poplt	{r4, r5, r6, sl, fp, pc}
   75edc:	add	r5, r0, #1
   75ee0:	ldr	r0, [r4, #16]
   75ee4:	add	r6, r0, #4
   75ee8:	ldr	r0, [r6]
   75eec:	cmp	r0, #0
   75ef0:	beq	75f08 <fputs@plt+0x64b54>
   75ef4:	ldrb	r1, [r6, #4]
   75ef8:	ldr	r2, [r4, #24]
   75efc:	and	r2, r2, #56	; 0x38
   75f00:	orr	r1, r2, r1
   75f04:	bl	763a8 <fputs@plt+0x64ff4>
   75f08:	add	r6, r6, #16
   75f0c:	sub	r5, r5, #1
   75f10:	cmp	r5, #1
   75f14:	bgt	75ee8 <fputs@plt+0x64b34>
   75f18:	pop	{r4, r5, r6, sl, fp, pc}
   75f1c:	push	{r4, r5, r6, sl, fp, lr}
   75f20:	add	fp, sp, #16
   75f24:	mov	r4, r3
   75f28:	mov	r5, r2
   75f2c:	ldr	r6, [r0, #4]
   75f30:	bl	16f30 <fputs@plt+0x5b7c>
   75f34:	ldr	r0, [r6]
   75f38:	mov	r2, r5
   75f3c:	mov	r3, r4
   75f40:	pop	{r4, r5, r6, sl, fp, lr}
   75f44:	b	243f8 <fputs@plt+0x13044>
   75f48:	push	{r4, r5, r6, sl, fp, lr}
   75f4c:	add	fp, sp, #16
   75f50:	mov	r5, r0
   75f54:	mov	r0, r1
   75f58:	bl	7648c <fputs@plt+0x650d8>
   75f5c:	mov	r4, r0
   75f60:	ldr	r6, [r5]
   75f64:	ldrb	r0, [r6, #68]	; 0x44
   75f68:	cmp	r4, r0
   75f6c:	popeq	{r4, r5, r6, sl, fp, pc}
   75f70:	mov	r0, r5
   75f74:	bl	75f84 <fputs@plt+0x64bd0>
   75f78:	cmp	r0, #0
   75f7c:	strbeq	r4, [r6, #68]	; 0x44
   75f80:	pop	{r4, r5, r6, sl, fp, pc}
   75f84:	push	{r4, r5, r6, sl, fp, lr}
   75f88:	add	fp, sp, #16
   75f8c:	mov	r5, r0
   75f90:	ldr	r4, [r0]
   75f94:	ldr	r0, [r4, #16]
   75f98:	ldr	r6, [r0, #20]
   75f9c:	cmp	r6, #0
   75fa0:	moveq	r5, #0
   75fa4:	moveq	r0, r5
   75fa8:	popeq	{r4, r5, r6, sl, fp, pc}
   75fac:	ldrb	r0, [r4, #67]	; 0x43
   75fb0:	cmp	r0, #0
   75fb4:	beq	75fc8 <fputs@plt+0x64c14>
   75fb8:	mov	r0, r6
   75fbc:	bl	17294 <fputs@plt+0x5ee0>
   75fc0:	cmp	r0, #0
   75fc4:	beq	75fe4 <fputs@plt+0x64c30>
   75fc8:	movw	r1, #29898	; 0x74ca
   75fcc:	movt	r1, #8
   75fd0:	mov	r0, r5
   75fd4:	bl	1a8e8 <fputs@plt+0x9534>
   75fd8:	mov	r5, #1
   75fdc:	mov	r0, r5
   75fe0:	pop	{r4, r5, r6, sl, fp, pc}
   75fe4:	mov	r0, r6
   75fe8:	bl	306fc <fputs@plt+0x1f348>
   75fec:	ldr	r0, [r4, #16]
   75ff0:	mov	r5, #0
   75ff4:	str	r5, [r0, #20]
   75ff8:	mov	r0, r4
   75ffc:	bl	178e8 <fputs@plt+0x6534>
   76000:	mov	r0, r5
   76004:	pop	{r4, r5, r6, sl, fp, pc}
   76008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7600c:	add	fp, sp, #28
   76010:	sub	sp, sp, #4
   76014:	mov	r5, r0
   76018:	ldrb	r0, [r0]
   7601c:	sub	r0, r0, #48	; 0x30
   76020:	cmp	r0, #9
   76024:	bhi	76034 <fputs@plt+0x64c80>
   76028:	mov	r0, r5
   7602c:	bl	434dc <fputs@plt+0x32128>
   76030:	b	760b0 <fputs@plt+0x64cfc>
   76034:	mov	r9, r1
   76038:	str	r2, [sp]
   7603c:	mov	r0, r5
   76040:	bl	1358c <fputs@plt+0x21d8>
   76044:	mov	r7, r0
   76048:	mov	r4, #0
   7604c:	movw	r6, #34500	; 0x86c4
   76050:	movt	r6, #8
   76054:	movw	sl, #34492	; 0x86bc
   76058:	movt	sl, #8
   7605c:	movw	r8, #14804	; 0x39d4
   76060:	movt	r8, #8
   76064:	ldrb	r0, [r6, r4]
   76068:	cmp	r7, r0
   7606c:	bne	760a0 <fputs@plt+0x64cec>
   76070:	ldrb	r0, [sl, r4]
   76074:	add	r0, r8, r0
   76078:	mov	r1, r5
   7607c:	mov	r2, r7
   76080:	bl	134ec <fputs@plt+0x2138>
   76084:	cmp	r0, #0
   76088:	bne	760a0 <fputs@plt+0x64cec>
   7608c:	cmp	r9, #0
   76090:	beq	760bc <fputs@plt+0x64d08>
   76094:	orr	r0, r4, #1
   76098:	cmp	r0, #7
   7609c:	bne	760bc <fputs@plt+0x64d08>
   760a0:	add	r4, r4, #1
   760a4:	cmp	r4, #8
   760a8:	bcc	76064 <fputs@plt+0x64cb0>
   760ac:	ldr	r0, [sp]
   760b0:	uxtb	r0, r0
   760b4:	sub	sp, fp, #28
   760b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   760bc:	movw	r0, #34508	; 0x86cc
   760c0:	movt	r0, #8
   760c4:	ldrb	r0, [r0, r4]
   760c8:	b	760b0 <fputs@plt+0x64cfc>
   760cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   760d0:	add	fp, sp, #24
   760d4:	sub	sp, sp, #8
   760d8:	mov	r4, r2
   760dc:	mov	r5, r1
   760e0:	mov	r6, r0
   760e4:	bl	47354 <fputs@plt+0x35fa0>
   760e8:	cmp	r5, #1
   760ec:	blt	7611c <fputs@plt+0x64d68>
   760f0:	mov	r8, #0
   760f4:	mov	r7, #0
   760f8:	ldr	r3, [r4, r7, lsl #2]
   760fc:	str	r8, [sp]
   76100:	mov	r0, r6
   76104:	mov	r1, r7
   76108:	mov	r2, #0
   7610c:	bl	473dc <fputs@plt+0x36028>
   76110:	add	r7, r7, #1
   76114:	cmp	r5, r7
   76118:	bne	760f8 <fputs@plt+0x64d44>
   7611c:	sub	sp, fp, #24
   76120:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   76124:	sub	sp, sp, #4
   76128:	push	{r4, r5, r6, r7, fp, lr}
   7612c:	add	fp, sp, #16
   76130:	sub	sp, sp, #20
   76134:	mov	r4, r2
   76138:	mov	r5, r1
   7613c:	mov	r6, r0
   76140:	str	r3, [fp, #8]
   76144:	add	r0, fp, #8
   76148:	str	r0, [sp, #16]
   7614c:	mov	r7, #0
   76150:	b	7615c <fputs@plt+0x64da8>
   76154:	add	r4, r4, #1
   76158:	add	r5, r5, #1
   7615c:	ldrb	r0, [r4]
   76160:	cmp	r0, #115	; 0x73
   76164:	beq	76194 <fputs@plt+0x64de0>
   76168:	cmp	r0, #0
   7616c:	beq	761cc <fputs@plt+0x64e18>
   76170:	ldr	r0, [sp, #16]
   76174:	add	r1, r0, #4
   76178:	str	r1, [sp, #16]
   7617c:	ldr	r2, [r0]
   76180:	mov	r0, r6
   76184:	mov	r1, #22
   76188:	mov	r3, r5
   7618c:	bl	56a58 <fputs@plt+0x456a4>
   76190:	b	76154 <fputs@plt+0x64da0>
   76194:	ldr	r0, [sp, #16]
   76198:	add	r1, r0, #4
   7619c:	str	r1, [sp, #16]
   761a0:	ldr	r0, [r0]
   761a4:	str	r7, [sp]
   761a8:	stmib	sp, {r0, r7}
   761ac:	cmp	r0, #0
   761b0:	mov	r1, #97	; 0x61
   761b4:	movweq	r1, #25
   761b8:	mov	r0, r6
   761bc:	mov	r2, #0
   761c0:	mov	r3, r5
   761c4:	bl	560f8 <fputs@plt+0x44d44>
   761c8:	b	76154 <fputs@plt+0x64da0>
   761cc:	sub	sp, fp, #16
   761d0:	pop	{r4, r5, r6, r7, fp, lr}
   761d4:	add	sp, sp, #4
   761d8:	bx	lr
   761dc:	sub	r0, r0, #6
   761e0:	uxtb	r1, r0
   761e4:	cmp	r1, #3
   761e8:	movwhi	r0, #29998	; 0x752e
   761ec:	movthi	r0, #8
   761f0:	bxhi	lr
   761f4:	sxtb	r0, r0
   761f8:	movw	r1, #16772	; 0x4184
   761fc:	movt	r1, #8
   76200:	ldr	r0, [r1, r0, lsl #2]
   76204:	bx	lr
   76208:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7620c:	add	fp, sp, #24
   76210:	sub	sp, sp, #24
   76214:	mov	r5, r1
   76218:	mov	r4, r0
   7621c:	mov	r7, #0
   76220:	movw	r9, #25832	; 0x64e8
   76224:	movt	r9, #7
   76228:	movw	r0, #14829	; 0x39ed
   7622c:	movt	r0, #8
   76230:	movw	r6, #2952	; 0xb88
   76234:	movt	r6, #8
   76238:	cmp	r1, #0
   7623c:	movne	r6, r0
   76240:	stm	sp, {r6, r9}
   76244:	str	r7, [sp, #8]
   76248:	str	r7, [sp, #12]
   7624c:	str	r7, [sp, #16]
   76250:	movw	r8, #29337	; 0x7299
   76254:	movt	r8, #8
   76258:	mov	r0, r4
   7625c:	mov	r1, r8
   76260:	mov	r2, #2
   76264:	mov	r3, #1
   76268:	bl	1dfd4 <fputs@plt+0xcc20>
   7626c:	stm	sp, {r6, r9}
   76270:	str	r7, [sp, #8]
   76274:	str	r7, [sp, #12]
   76278:	str	r7, [sp, #16]
   7627c:	mov	r0, r4
   76280:	mov	r1, r8
   76284:	mov	r2, #3
   76288:	mov	r3, #1
   7628c:	bl	1dfd4 <fputs@plt+0xcc20>
   76290:	movw	r0, #2948	; 0xb84
   76294:	movt	r0, #8
   76298:	stm	sp, {r0, r9}
   7629c:	str	r7, [sp, #8]
   762a0:	str	r7, [sp, #12]
   762a4:	str	r7, [sp, #16]
   762a8:	movw	r7, #27391	; 0x6aff
   762ac:	movt	r7, #8
   762b0:	mov	r0, r4
   762b4:	mov	r1, r7
   762b8:	mov	r2, #2
   762bc:	mov	r3, #1
   762c0:	bl	1dfd4 <fputs@plt+0xcc20>
   762c4:	mov	r0, r4
   762c8:	mov	r1, r7
   762cc:	mov	r2, #12
   762d0:	bl	765f0 <fputs@plt+0x6523c>
   762d4:	mov	r2, #4
   762d8:	cmp	r5, #0
   762dc:	movwne	r2, #12
   762e0:	mov	r0, r4
   762e4:	mov	r1, r8
   762e8:	sub	sp, fp, #24
   762ec:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   762f0:	b	765f0 <fputs@plt+0x6523c>
   762f4:	ldrb	r1, [r0, #89]	; 0x59
   762f8:	and	r1, r1, #247	; 0xf7
   762fc:	strb	r1, [r0, #89]	; 0x59
   76300:	bx	lr
   76304:	cmp	r0, #0
   76308:	ldrbne	r0, [r0, #43]	; 0x2b
   7630c:	subne	r0, r0, #2
   76310:	clzne	r0, r0
   76314:	lsrne	r0, r0, #5
   76318:	bxne	lr
   7631c:	mov	r0, #0
   76320:	bx	lr
   76324:	cmp	r0, #0
   76328:	movne	r1, r3
   7632c:	strne	r2, [r0, #16]
   76330:	strne	r1, [r0, #20]
   76334:	bx	lr
   76338:	ldr	r0, [r0, #212]	; 0xd4
   7633c:	b	76340 <fputs@plt+0x64f8c>
   76340:	push	{r4, sl, fp, lr}
   76344:	add	fp, sp, #8
   76348:	mov	r4, r0
   7634c:	cmp	r1, #0
   76350:	beq	76390 <fputs@plt+0x64fdc>
   76354:	cmn	r1, #1
   76358:	bgt	7638c <fputs@plt+0x64fd8>
   7635c:	asr	r0, r1, #31
   76360:	lsl	r0, r0, #10
   76364:	orr	r2, r0, r1, lsr #22
   76368:	mov	r0, #0
   7636c:	subs	r0, r0, r1, lsl #10
   76370:	rsc	r1, r2, #0
   76374:	ldr	r2, [r4, #24]
   76378:	ldr	r3, [r4, #28]
   7637c:	add	r2, r3, r2
   76380:	asr	r3, r2, #31
   76384:	bl	7da58 <fputs@plt+0x6c6a4>
   76388:	mov	r1, r0
   7638c:	str	r1, [r4, #20]
   76390:	mov	r0, r4
   76394:	bl	24a08 <fputs@plt+0x13654>
   76398:	ldr	r1, [r4, #20]
   7639c:	cmp	r0, r1
   763a0:	movlt	r0, r1
   763a4:	pop	{r4, sl, fp, pc}
   763a8:	push	{r4, r5, fp, lr}
   763ac:	add	fp, sp, #8
   763b0:	mov	r4, r1
   763b4:	ldr	r5, [r0, #4]
   763b8:	bl	16f30 <fputs@plt+0x5b7c>
   763bc:	ldr	r0, [r5]
   763c0:	mov	r1, r4
   763c4:	pop	{r4, r5, fp, lr}
   763c8:	b	763cc <fputs@plt+0x65018>
   763cc:	ldrb	r2, [r0, #13]
   763d0:	cmp	r2, #0
   763d4:	beq	763e8 <fputs@plt+0x65034>
   763d8:	mov	r2, #1
   763dc:	strh	r2, [r0, #7]
   763e0:	mov	r2, #0
   763e4:	b	76418 <fputs@plt+0x65064>
   763e8:	and	r2, r1, #7
   763ec:	mov	r3, #0
   763f0:	cmp	r2, #2
   763f4:	movwhi	r3, #1
   763f8:	strb	r3, [r0, #8]
   763fc:	sub	r3, r2, #1
   76400:	clz	r3, r3
   76404:	lsr	r3, r3, #5
   76408:	strb	r3, [r0, #7]
   7640c:	sub	r2, r2, #4
   76410:	clz	r2, r2
   76414:	lsr	r2, r2, #5
   76418:	strb	r2, [r0, #9]
   7641c:	ldrb	r2, [r0, #7]
   76420:	cmp	r2, #0
   76424:	beq	76430 <fputs@plt+0x6507c>
   76428:	mov	r2, #0
   7642c:	b	76454 <fputs@plt+0x650a0>
   76430:	tst	r1, #8
   76434:	bne	76450 <fputs@plt+0x6509c>
   76438:	mov	r2, #2
   7643c:	strb	r2, [r0, #12]
   76440:	tst	r1, #16
   76444:	movne	r2, #3
   76448:	strb	r2, [r0, #10]
   7644c:	b	7645c <fputs@plt+0x650a8>
   76450:	mov	r2, #3
   76454:	strb	r2, [r0, #10]
   76458:	strb	r2, [r0, #12]
   7645c:	ldrb	r3, [r0, #8]
   76460:	ldrb	r2, [r0, #12]
   76464:	strb	r2, [r0, #11]
   76468:	cmp	r3, #0
   7646c:	orrne	r2, r2, #32
   76470:	strbne	r2, [r0, #11]
   76474:	ldrb	r2, [r0, #21]
   76478:	and	r3, r2, #254	; 0xfe
   7647c:	tst	r1, #32
   76480:	orreq	r3, r2, #1
   76484:	strb	r3, [r0, #21]
   76488:	bx	lr
   7648c:	push	{r4, sl, fp, lr}
   76490:	add	fp, sp, #8
   76494:	mov	r4, r0
   76498:	ldrb	r0, [r0]
   7649c:	sub	r0, r0, #48	; 0x30
   764a0:	uxtb	r1, r0
   764a4:	cmp	r1, #2
   764a8:	popls	{r4, sl, fp, pc}
   764ac:	movw	r1, #33602	; 0x8342
   764b0:	movt	r1, #8
   764b4:	mov	r0, r4
   764b8:	bl	15b10 <fputs@plt+0x475c>
   764bc:	cmp	r0, #0
   764c0:	moveq	r0, #1
   764c4:	popeq	{r4, sl, fp, pc}
   764c8:	movw	r1, #33178	; 0x819a
   764cc:	movt	r1, #8
   764d0:	mov	r0, r4
   764d4:	bl	15b10 <fputs@plt+0x475c>
   764d8:	clz	r0, r0
   764dc:	lsr	r0, r0, #5
   764e0:	lsl	r0, r0, #1
   764e4:	pop	{r4, sl, fp, pc}
   764e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   764ec:	add	fp, sp, #28
   764f0:	sub	sp, sp, #4
   764f4:	mov	r5, r2
   764f8:	mov	r7, r1
   764fc:	mov	r4, r0
   76500:	bl	194c4 <fputs@plt+0x8110>
   76504:	mov	r6, r0
   76508:	mov	r0, r4
   7650c:	bl	194b8 <fputs@plt+0x8104>
   76510:	mov	r8, r0
   76514:	ldr	r0, [r5]
   76518:	bl	18684 <fputs@plt+0x72d0>
   7651c:	mov	sl, r0
   76520:	ldr	r0, [r5, #4]
   76524:	bl	18684 <fputs@plt+0x72d0>
   76528:	mov	r9, r0
   7652c:	ldr	r0, [r5]
   76530:	bl	1868c <fputs@plt+0x72d8>
   76534:	ldr	r1, [r6, #124]	; 0x7c
   76538:	cmp	r0, r1
   7653c:	ble	7655c <fputs@plt+0x651a8>
   76540:	movw	r1, #30008	; 0x7538
   76544:	movt	r1, #8
   76548:	mov	r0, r4
   7654c:	mvn	r2, #0
   76550:	sub	sp, fp, #28
   76554:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76558:	b	18b0c <fputs@plt+0x7758>
   7655c:	cmp	r7, #3
   76560:	bne	76598 <fputs@plt+0x651e4>
   76564:	ldr	r0, [r5, #8]
   76568:	bl	18684 <fputs@plt+0x72d0>
   7656c:	str	r0, [sp]
   76570:	cmp	r0, #0
   76574:	beq	765a8 <fputs@plt+0x651f4>
   76578:	mvn	r1, #0
   7657c:	bl	47450 <fputs@plt+0x3609c>
   76580:	cmp	r0, #1
   76584:	bne	765d4 <fputs@plt+0x65220>
   76588:	mov	r0, sp
   7658c:	bl	46dc0 <fputs@plt+0x35a0c>
   76590:	mov	r3, r0
   76594:	b	7659c <fputs@plt+0x651e8>
   76598:	ldrb	r3, [r8, #2]
   7659c:	cmp	sl, #0
   765a0:	cmpne	r9, #0
   765a4:	bne	765b0 <fputs@plt+0x651fc>
   765a8:	sub	sp, fp, #28
   765ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   765b0:	mov	r0, sl
   765b4:	mov	r1, r9
   765b8:	mov	r2, r8
   765bc:	bl	1b470 <fputs@plt+0xa0bc>
   765c0:	mov	r1, r0
   765c4:	mov	r0, r4
   765c8:	sub	sp, fp, #28
   765cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   765d0:	b	18d38 <fputs@plt+0x7984>
   765d4:	movw	r1, #30041	; 0x7559
   765d8:	movt	r1, #8
   765dc:	mov	r0, r4
   765e0:	mvn	r2, #0
   765e4:	bl	18b0c <fputs@plt+0x7758>
   765e8:	sub	sp, fp, #28
   765ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   765f0:	push	{r4, sl, fp, lr}
   765f4:	add	fp, sp, #8
   765f8:	sub	sp, sp, #8
   765fc:	mov	r4, r2
   76600:	mov	r2, #0
   76604:	str	r2, [sp]
   76608:	mov	r2, #2
   7660c:	mov	r3, #1
   76610:	bl	1e3d4 <fputs@plt+0xd020>
   76614:	cmp	r0, #0
   76618:	ldrhne	r1, [r0, #2]
   7661c:	orrne	r1, r1, r4
   76620:	strhne	r1, [r0, #2]
   76624:	sub	sp, fp, #8
   76628:	pop	{r4, sl, fp, pc}
   7662c:	push	{r4, r5, r6, sl, fp, lr}
   76630:	add	fp, sp, #16
   76634:	cmp	r1, #0
   76638:	beq	76690 <fputs@plt+0x652dc>
   7663c:	mov	r4, r1
   76640:	mov	r5, r0
   76644:	mov	r6, #1
   76648:	ldr	r1, [r4, #8]
   7664c:	mov	r0, r5
   76650:	bl	617bc <fputs@plt+0x50408>
   76654:	cmp	r0, #0
   76658:	bne	76694 <fputs@plt+0x652e0>
   7665c:	ldr	r1, [r4, #16]
   76660:	mov	r0, r5
   76664:	bl	61890 <fputs@plt+0x504dc>
   76668:	cmp	r0, #0
   7666c:	bne	76694 <fputs@plt+0x652e0>
   76670:	ldr	r1, [r4, #20]
   76674:	mov	r0, r5
   76678:	bl	61958 <fputs@plt+0x505a4>
   7667c:	cmp	r0, #0
   76680:	bne	76694 <fputs@plt+0x652e0>
   76684:	ldr	r4, [r4, #28]
   76688:	cmp	r4, #0
   7668c:	bne	76648 <fputs@plt+0x65294>
   76690:	mov	r6, #0
   76694:	mov	r0, r6
   76698:	pop	{r4, r5, r6, sl, fp, pc}
   7669c:	push	{r4, r5, r6, sl, fp, lr}
   766a0:	add	fp, sp, #16
   766a4:	mov	r6, r2
   766a8:	mov	r4, r1
   766ac:	ldr	r1, [r2, #4]
   766b0:	add	r2, r1, #37	; 0x25
   766b4:	mov	r3, #0
   766b8:	bl	19680 <fputs@plt+0x82cc>
   766bc:	mov	r5, r0
   766c0:	cmp	r0, #0
   766c4:	beq	766e8 <fputs@plt+0x65334>
   766c8:	ldm	r6, {r1, r2}
   766cc:	add	r6, r5, #36	; 0x24
   766d0:	mov	r0, r6
   766d4:	bl	1121c <memcpy@plt>
   766d8:	mov	r0, r6
   766dc:	bl	5bc8c <fputs@plt+0x4a8d8>
   766e0:	strb	r4, [r5]
   766e4:	str	r6, [r5, #12]
   766e8:	mov	r0, r5
   766ec:	pop	{r4, r5, r6, sl, fp, pc}
   766f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   766f4:	add	fp, sp, #28
   766f8:	sub	sp, sp, #44	; 0x2c
   766fc:	mov	r4, r2
   76700:	mov	r8, r0
   76704:	bl	194c4 <fputs@plt+0x8110>
   76708:	mov	r5, r0
   7670c:	mov	r7, #0
   76710:	str	r7, [fp, #-32]	; 0xffffffe0
   76714:	str	r7, [sp, #36]	; 0x24
   76718:	str	r7, [sp, #28]
   7671c:	ldr	r0, [r4]
   76720:	bl	18684 <fputs@plt+0x72d0>
   76724:	mov	sl, r0
   76728:	movw	r6, #58763	; 0xe58b
   7672c:	movt	r6, #7
   76730:	cmp	r0, #0
   76734:	moveq	sl, r6
   76738:	ldr	r0, [r4, #4]
   7673c:	bl	18684 <fputs@plt+0x72d0>
   76740:	mov	r4, r0
   76744:	cmp	r0, #0
   76748:	moveq	r4, r6
   7674c:	ldr	r0, [r5, #20]
   76750:	ldr	r2, [r5, #120]	; 0x78
   76754:	add	r1, r2, #2
   76758:	cmp	r0, r1
   7675c:	bge	767d8 <fputs@plt+0x65424>
   76760:	ldrb	r0, [r5, #67]	; 0x43
   76764:	cmp	r0, #0
   76768:	beq	767ec <fputs@plt+0x65438>
   7676c:	ldr	r1, [r5, #16]
   76770:	ldr	r3, [r5, #20]
   76774:	cmp	r3, #1
   76778:	blt	767a8 <fputs@plt+0x653f4>
   7677c:	mov	r7, #0
   76780:	ldr	r0, [r1, r7, lsl #4]
   76784:	mov	r1, r4
   76788:	bl	15b10 <fputs@plt+0x475c>
   7678c:	cmp	r0, #0
   76790:	beq	76840 <fputs@plt+0x6548c>
   76794:	add	r7, r7, #1
   76798:	ldr	r1, [r5, #16]
   7679c:	ldr	r3, [r5, #20]
   767a0:	cmp	r7, r3
   767a4:	blt	76780 <fputs@plt+0x653cc>
   767a8:	add	r0, r5, #392	; 0x188
   767ac:	cmp	r1, r0
   767b0:	beq	7686c <fputs@plt+0x654b8>
   767b4:	mov	r0, #16
   767b8:	add	r2, r0, r3, lsl #4
   767bc:	mov	r0, r5
   767c0:	mov	r3, #0
   767c4:	bl	20938 <fputs@plt+0xf584>
   767c8:	mov	r9, r0
   767cc:	cmp	r0, #0
   767d0:	bne	768a0 <fputs@plt+0x654ec>
   767d4:	b	76838 <fputs@plt+0x65484>
   767d8:	movw	r1, #30460	; 0x76fc
   767dc:	movt	r1, #8
   767e0:	mov	r0, r5
   767e4:	bl	1a96c <fputs@plt+0x95b8>
   767e8:	b	767fc <fputs@plt+0x65448>
   767ec:	movw	r1, #30497	; 0x7721
   767f0:	movt	r1, #8
   767f4:	mov	r0, r5
   767f8:	bl	1a96c <fputs@plt+0x95b8>
   767fc:	mov	r1, r0
   76800:	str	r0, [sp, #28]
   76804:	cmp	r1, #0
   76808:	beq	76824 <fputs@plt+0x65470>
   7680c:	mov	r0, r8
   76810:	mvn	r2, #0
   76814:	bl	18b0c <fputs@plt+0x7758>
   76818:	ldr	r1, [sp, #28]
   7681c:	mov	r0, r5
   76820:	bl	13cb4 <fputs@plt+0x2900>
   76824:	cmp	r7, #0
   76828:	beq	76838 <fputs@plt+0x65484>
   7682c:	mov	r0, r8
   76830:	mov	r1, r7
   76834:	bl	18f80 <fputs@plt+0x7bcc>
   76838:	sub	sp, fp, #28
   7683c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76840:	movw	r1, #30539	; 0x774b
   76844:	movt	r1, #8
   76848:	mov	r0, r5
   7684c:	mov	r2, r4
   76850:	bl	1a96c <fputs@plt+0x95b8>
   76854:	mov	r1, r0
   76858:	str	r0, [sp, #28]
   7685c:	mov	r7, #0
   76860:	cmp	r1, #0
   76864:	bne	7680c <fputs@plt+0x65458>
   76868:	b	76824 <fputs@plt+0x65470>
   7686c:	mov	r0, r5
   76870:	mov	r2, #48	; 0x30
   76874:	mov	r3, #0
   76878:	bl	209ac <fputs@plt+0xf5f8>
   7687c:	cmp	r0, #0
   76880:	beq	76838 <fputs@plt+0x65484>
   76884:	mov	r9, r0
   76888:	ldr	r0, [r5, #16]
   7688c:	vld1.32	{d16-d17}, [r0]!
   76890:	vld1.32	{d18-d19}, [r0]
   76894:	mov	r0, r9
   76898:	vst1.32	{d16-d17}, [r0]!
   7689c:	vst1.32	{d18-d19}, [r0]
   768a0:	str	r9, [r5, #16]
   768a4:	ldr	r6, [r5, #20]
   768a8:	vmov.i32	q8, #0	; 0x00000000
   768ac:	add	r7, r9, r6, lsl #4
   768b0:	vst1.32	{d16-d17}, [r7]
   768b4:	ldr	r0, [r5, #48]	; 0x30
   768b8:	str	r0, [sp, #32]
   768bc:	ldr	r0, [r5]
   768c0:	ldr	r0, [r0, #16]
   768c4:	add	r1, sp, #36	; 0x24
   768c8:	sub	r2, fp, #32
   768cc:	str	r2, [sp]
   768d0:	str	r1, [sp, #4]
   768d4:	add	r2, sp, #32
   768d8:	add	r3, sp, #24
   768dc:	mov	r1, sl
   768e0:	bl	76cbc <fputs@plt+0x65908>
   768e4:	cmp	r0, #0
   768e8:	beq	7691c <fputs@plt+0x65568>
   768ec:	cmp	r0, #7
   768f0:	moveq	r0, r5
   768f4:	bleq	19084 <fputs@plt+0x7cd0>
   768f8:	ldr	r4, [sp, #36]	; 0x24
   768fc:	mov	r0, r8
   76900:	mov	r1, r4
   76904:	mvn	r2, #0
   76908:	bl	18b0c <fputs@plt+0x7758>
   7690c:	mov	r0, r4
   76910:	bl	14168 <fputs@plt+0x2db4>
   76914:	sub	sp, fp, #28
   76918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7691c:	str	r6, [sp, #16]
   76920:	ldr	r0, [sp, #32]
   76924:	orr	r1, r0, #256	; 0x100
   76928:	str	r1, [sp, #32]
   7692c:	ldr	r0, [sp, #24]
   76930:	ldr	r6, [fp, #-32]	; 0xffffffe0
   76934:	mov	r2, #0
   76938:	str	r2, [sp]
   7693c:	str	r1, [sp, #4]
   76940:	str	r7, [sp, #20]
   76944:	add	r3, r7, #4
   76948:	mov	r1, r6
   7694c:	mov	r2, r5
   76950:	str	r3, [sp, #12]
   76954:	bl	2385c <fputs@plt+0x124a8>
   76958:	mov	r7, r0
   7695c:	mov	r0, r6
   76960:	bl	14168 <fputs@plt+0x2db4>
   76964:	ldr	r0, [r5, #20]
   76968:	add	r0, r0, #1
   7696c:	str	r0, [r5, #20]
   76970:	cmp	r7, #0
   76974:	beq	769a0 <fputs@plt+0x655ec>
   76978:	cmp	r7, #19
   7697c:	ldr	r6, [sp, #16]
   76980:	bne	76a54 <fputs@plt+0x656a0>
   76984:	movw	r1, #30569	; 0x7769
   76988:	movt	r1, #8
   7698c:	mov	r0, r5
   76990:	bl	1a96c <fputs@plt+0x95b8>
   76994:	str	r0, [sp, #28]
   76998:	mov	r7, #1
   7699c:	b	76a54 <fputs@plt+0x656a0>
   769a0:	ldr	r6, [sp, #12]
   769a4:	ldr	r1, [r6]
   769a8:	mov	r0, r5
   769ac:	bl	77240 <fputs@plt+0x65e8c>
   769b0:	ldr	r1, [sp, #20]
   769b4:	str	r0, [r1, #12]
   769b8:	cmp	r0, #0
   769bc:	beq	769fc <fputs@plt+0x65648>
   769c0:	ldrb	r1, [r0, #76]	; 0x4c
   769c4:	mov	r7, #0
   769c8:	cmp	r1, #0
   769cc:	beq	76a00 <fputs@plt+0x6564c>
   769d0:	ldrb	r1, [r5, #66]	; 0x42
   769d4:	ldrb	r0, [r0, #77]	; 0x4d
   769d8:	cmp	r0, r1
   769dc:	beq	76a00 <fputs@plt+0x6564c>
   769e0:	movw	r1, #30598	; 0x7786
   769e4:	movt	r1, #8
   769e8:	mov	r0, r5
   769ec:	bl	1a96c <fputs@plt+0x95b8>
   769f0:	str	r0, [sp, #28]
   769f4:	mov	r7, #1
   769f8:	b	76a00 <fputs@plt+0x6564c>
   769fc:	mov	r7, #7
   76a00:	ldr	r0, [r6]
   76a04:	bl	16f30 <fputs@plt+0x5b7c>
   76a08:	ldr	r0, [r6]
   76a0c:	bl	13a0c <fputs@plt+0x2658>
   76a10:	ldrb	r1, [r5, #71]	; 0x47
   76a14:	bl	75d9c <fputs@plt+0x649e8>
   76a18:	ldr	r0, [r6]
   76a1c:	str	r0, [sp, #8]
   76a20:	ldr	r0, [r5, #16]
   76a24:	ldr	r0, [r0, #4]
   76a28:	mvn	r1, #0
   76a2c:	bl	75cf4 <fputs@plt+0x64940>
   76a30:	mov	r1, r0
   76a34:	ldr	r0, [sp, #8]
   76a38:	bl	75cf4 <fputs@plt+0x64940>
   76a3c:	ldr	r0, [r6]
   76a40:	ldr	r1, [r5, #24]
   76a44:	and	r1, r1, #56	; 0x38
   76a48:	orr	r1, r1, #3
   76a4c:	bl	763a8 <fputs@plt+0x64ff4>
   76a50:	ldr	r6, [sp, #16]
   76a54:	mov	r0, #3
   76a58:	ldr	r1, [sp, #20]
   76a5c:	strb	r0, [r1, #8]
   76a60:	mov	r0, r5
   76a64:	mov	r1, r4
   76a68:	bl	1945c <fputs@plt+0x80a8>
   76a6c:	str	r0, [r9, r6, lsl #4]
   76a70:	orrs	r0, r7, r0
   76a74:	movweq	r7, #7
   76a78:	cmp	r7, #0
   76a7c:	bne	76aa0 <fputs@plt+0x656ec>
   76a80:	mov	r0, r5
   76a84:	bl	139c8 <fputs@plt+0x2614>
   76a88:	add	r1, sp, #28
   76a8c:	mov	r0, r5
   76a90:	bl	1f5d4 <fputs@plt+0xe220>
   76a94:	mov	r7, r0
   76a98:	cmp	r0, #0
   76a9c:	beq	76838 <fputs@plt+0x65484>
   76aa0:	ldrd	r0, [r5, #16]
   76aa4:	sub	r4, r1, #1
   76aa8:	add	r0, r0, r4, lsl #4
   76aac:	ldr	r0, [r0, #4]
   76ab0:	cmp	r0, #0
   76ab4:	beq	76ad0 <fputs@plt+0x6571c>
   76ab8:	bl	306fc <fputs@plt+0x1f348>
   76abc:	ldr	r0, [r5, #16]
   76ac0:	add	r0, r0, r4, lsl #4
   76ac4:	mov	r1, #0
   76ac8:	str	r1, [r0, #12]
   76acc:	str	r1, [r0, #4]
   76ad0:	mov	r0, r5
   76ad4:	bl	178e8 <fputs@plt+0x6534>
   76ad8:	str	r4, [r5, #20]
   76adc:	movw	r0, #3082	; 0xc0a
   76ae0:	cmp	r7, r0
   76ae4:	cmpne	r7, #7
   76ae8:	bne	76b0c <fputs@plt+0x65758>
   76aec:	mov	r0, r5
   76af0:	bl	19084 <fputs@plt+0x7cd0>
   76af4:	ldr	r1, [sp, #28]
   76af8:	mov	r0, r5
   76afc:	bl	13cb4 <fputs@plt+0x2900>
   76b00:	movw	r1, #17839	; 0x45af
   76b04:	movt	r1, #8
   76b08:	b	767f4 <fputs@plt+0x65440>
   76b0c:	ldr	r1, [sp, #28]
   76b10:	cmp	r1, #0
   76b14:	bne	7680c <fputs@plt+0x65458>
   76b18:	movw	r1, #30666	; 0x77ca
   76b1c:	movt	r1, #8
   76b20:	mov	r0, r5
   76b24:	mov	r2, sl
   76b28:	b	767e4 <fputs@plt+0x65430>
   76b2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76b30:	add	fp, sp, #28
   76b34:	sub	sp, sp, #52	; 0x34
   76b38:	mov	r8, r3
   76b3c:	mov	sl, r2
   76b40:	str	r1, [sp, #16]
   76b44:	mov	r7, r0
   76b48:	vmov.i32	q8, #0	; 0x00000000
   76b4c:	ldr	r4, [r0]
   76b50:	add	r0, sp, #20
   76b54:	add	r1, r0, #16
   76b58:	vst1.32	{d16-d17}, [r1]
   76b5c:	add	r1, r0, #4
   76b60:	vst1.32	{d16-d17}, [r1]
   76b64:	str	r7, [sp, #20]
   76b68:	ldr	r6, [fp, #8]
   76b6c:	mov	r1, r6
   76b70:	bl	772dc <fputs@plt+0x65f28>
   76b74:	ldr	r9, [fp, #16]
   76b78:	ldr	r5, [fp, #12]
   76b7c:	cmp	r0, #0
   76b80:	bne	76bac <fputs@plt+0x657f8>
   76b84:	add	r0, sp, #20
   76b88:	mov	r1, r5
   76b8c:	bl	772dc <fputs@plt+0x65f28>
   76b90:	cmp	r0, #0
   76b94:	bne	76bac <fputs@plt+0x657f8>
   76b98:	add	r0, sp, #20
   76b9c:	mov	r1, r9
   76ba0:	bl	772dc <fputs@plt+0x65f28>
   76ba4:	cmp	r0, #0
   76ba8:	beq	76bd8 <fputs@plt+0x65824>
   76bac:	mov	r0, r4
   76bb0:	mov	r1, r6
   76bb4:	bl	43f70 <fputs@plt+0x32bbc>
   76bb8:	mov	r0, r4
   76bbc:	mov	r1, r5
   76bc0:	bl	43f70 <fputs@plt+0x32bbc>
   76bc4:	mov	r0, r4
   76bc8:	mov	r1, r9
   76bcc:	bl	43f70 <fputs@plt+0x32bbc>
   76bd0:	sub	sp, fp, #28
   76bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76bd8:	cmp	r8, #0
   76bdc:	beq	76c10 <fputs@plt+0x6585c>
   76be0:	ldrb	r1, [r8]
   76be4:	mov	r0, #0
   76be8:	cmp	r1, #97	; 0x61
   76bec:	mov	r2, #0
   76bf0:	ldreq	r2, [r8, #8]
   76bf4:	str	r0, [sp]
   76bf8:	mov	r0, r7
   76bfc:	ldr	r1, [sp, #16]
   76c00:	mov	r3, #0
   76c04:	bl	5bb94 <fputs@plt+0x4a7e0>
   76c08:	cmp	r0, #0
   76c0c:	bne	76bac <fputs@plt+0x657f8>
   76c10:	mov	r0, r7
   76c14:	bl	56018 <fputs@plt+0x44c64>
   76c18:	str	r0, [sp, #12]
   76c1c:	mov	r0, r7
   76c20:	mov	r1, #4
   76c24:	bl	58308 <fputs@plt+0x46f54>
   76c28:	mov	r8, r0
   76c2c:	mov	r0, r7
   76c30:	mov	r1, r6
   76c34:	mov	r2, r8
   76c38:	bl	5626c <fputs@plt+0x44eb8>
   76c3c:	add	r2, r8, #1
   76c40:	mov	r0, r7
   76c44:	mov	r1, r5
   76c48:	bl	5626c <fputs@plt+0x44eb8>
   76c4c:	add	r2, r8, #2
   76c50:	mov	r0, r7
   76c54:	ldr	r7, [sp, #12]
   76c58:	mov	r1, r9
   76c5c:	bl	5626c <fputs@plt+0x44eb8>
   76c60:	cmp	r7, #0
   76c64:	beq	76bac <fputs@plt+0x657f8>
   76c68:	ldrsb	r0, [sl]
   76c6c:	mvn	r1, #4
   76c70:	add	r2, r8, #3
   76c74:	stm	sp, {r2, sl}
   76c78:	str	r1, [sp, #8]
   76c7c:	sub	r3, r2, r0
   76c80:	mov	r0, r7
   76c84:	mov	r1, #35	; 0x23
   76c88:	mov	r2, #0
   76c8c:	bl	560f8 <fputs@plt+0x44d44>
   76c90:	ldrb	r1, [sl]
   76c94:	mov	r0, r7
   76c98:	bl	1aaa0 <fputs@plt+0x96ec>
   76c9c:	ldr	r0, [sp, #16]
   76ca0:	sub	r0, r0, #24
   76ca4:	clz	r0, r0
   76ca8:	lsr	r2, r0, #5
   76cac:	mov	r0, r7
   76cb0:	mov	r1, #147	; 0x93
   76cb4:	bl	57fcc <fputs@plt+0x46c18>
   76cb8:	b	76bac <fputs@plt+0x657f8>
   76cbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76cc0:	add	fp, sp, #28
   76cc4:	sub	sp, sp, #28
   76cc8:	mov	r9, r3
   76ccc:	mov	sl, r2
   76cd0:	mov	r7, r1
   76cd4:	mov	r8, r0
   76cd8:	ldr	r4, [r2]
   76cdc:	mov	r0, r1
   76ce0:	bl	1358c <fputs@plt+0x21d8>
   76ce4:	mov	r6, r0
   76ce8:	cmp	r0, #5
   76cec:	blt	76d24 <fputs@plt+0x65970>
   76cf0:	movw	r0, #37176	; 0x9138
   76cf4:	movt	r0, #9
   76cf8:	ldr	r0, [r0, #12]
   76cfc:	and	r1, r4, #64	; 0x40
   76d00:	orrs	r0, r0, r1
   76d04:	beq	76d24 <fputs@plt+0x65970>
   76d08:	movw	r1, #30694	; 0x77e6
   76d0c:	movt	r1, #8
   76d10:	mov	r0, r7
   76d14:	mov	r2, #5
   76d18:	bl	110e4 <memcmp@plt>
   76d1c:	cmp	r0, #0
   76d20:	beq	76d88 <fputs@plt+0x659d4>
   76d24:	add	r0, r6, #2
   76d28:	asr	r1, r0, #31
   76d2c:	bl	14138 <fputs@plt+0x2d84>
   76d30:	cmp	r0, #0
   76d34:	beq	76e0c <fputs@plt+0x65a58>
   76d38:	mov	r5, r0
   76d3c:	mov	r1, r7
   76d40:	mov	r2, r6
   76d44:	bl	1121c <memcpy@plt>
   76d48:	add	r0, r5, r6
   76d4c:	mov	r1, #0
   76d50:	strh	r1, [r0]
   76d54:	bic	r4, r4, #64	; 0x40
   76d58:	mov	r0, r8
   76d5c:	bl	13d50 <fputs@plt+0x299c>
   76d60:	str	r0, [r9]
   76d64:	mov	r6, #0
   76d68:	cmp	r0, #0
   76d6c:	bne	771fc <fputs@plt+0x65e48>
   76d70:	movw	r0, #30814	; 0x785e
   76d74:	movt	r0, #8
   76d78:	mov	r1, r8
   76d7c:	bl	15804 <fputs@plt+0x4450>
   76d80:	mov	r6, #1
   76d84:	b	771e8 <fputs@plt+0x65e34>
   76d88:	orr	r0, r4, #64	; 0x40
   76d8c:	str	r0, [sp, #20]
   76d90:	add	r0, r6, #2
   76d94:	asr	r1, r0, #31
   76d98:	mov	r2, r7
   76d9c:	adds	r3, r0, #1
   76da0:	adc	r5, r1, #0
   76da4:	ldrb	r4, [r2], #1
   76da8:	cmp	r4, #38	; 0x26
   76dac:	moveq	r0, r3
   76db0:	moveq	r1, r5
   76db4:	subs	r6, r6, #1
   76db8:	bne	76d9c <fputs@plt+0x659e8>
   76dbc:	bl	14138 <fputs@plt+0x2d84>
   76dc0:	cmp	r0, #0
   76dc4:	beq	76e0c <fputs@plt+0x65a58>
   76dc8:	mov	r5, r0
   76dcc:	str	r9, [sp, #8]
   76dd0:	str	r8, [sp, #12]
   76dd4:	ldrb	r0, [r7, #5]
   76dd8:	mov	r9, #5
   76ddc:	cmp	r0, #47	; 0x2f
   76de0:	ldrbeq	r0, [r7, #6]
   76de4:	cmpeq	r0, #47	; 0x2f
   76de8:	beq	77180 <fputs@plt+0x65dcc>
   76dec:	str	sl, [sp, #16]
   76df0:	mov	ip, #0
   76df4:	sub	r8, ip, #1
   76df8:	movw	lr, #2956	; 0xb8c
   76dfc:	movt	lr, #8
   76e00:	mov	sl, #0
   76e04:	str	r5, [sp, #24]
   76e08:	b	76e18 <fputs@plt+0x65a64>
   76e0c:	mov	r6, #7
   76e10:	b	77208 <fputs@plt+0x65e54>
   76e14:	add	r9, r9, #1
   76e18:	ldrb	r1, [r7, r9]
   76e1c:	cmp	r1, #0
   76e20:	cmpne	r1, #35	; 0x23
   76e24:	beq	76fb0 <fputs@plt+0x65bfc>
   76e28:	add	r2, r9, #1
   76e2c:	cmp	r1, #37	; 0x25
   76e30:	bne	76e58 <fputs@plt+0x65aa4>
   76e34:	ldrb	r0, [r7, r2]
   76e38:	ldrb	r3, [lr, r0]
   76e3c:	tst	r3, #8
   76e40:	beq	76e58 <fputs@plt+0x65aa4>
   76e44:	add	r3, r7, r9
   76e48:	ldrb	r6, [r3, #2]
   76e4c:	ldrb	r3, [lr, r6]
   76e50:	tst	r3, #8
   76e54:	bne	76ebc <fputs@plt+0x65b08>
   76e58:	cmp	sl, #1
   76e5c:	bne	76f44 <fputs@plt+0x65b90>
   76e60:	cmp	r1, #61	; 0x3d
   76e64:	cmpne	r1, #38	; 0x26
   76e68:	bne	76f64 <fputs@plt+0x65bb0>
   76e6c:	ldrb	r0, [r5, r8]
   76e70:	cmp	r0, #0
   76e74:	beq	76e98 <fputs@plt+0x65ae4>
   76e78:	cmp	r1, #38	; 0x26
   76e7c:	bne	76f6c <fputs@plt+0x65bb8>
   76e80:	mov	r1, #0
   76e84:	strb	r1, [r5, ip]
   76e88:	add	ip, ip, #1
   76e8c:	mov	sl, #1
   76e90:	b	76f88 <fputs@plt+0x65bd4>
   76e94:	add	r9, r9, #1
   76e98:	add	r0, r7, r9
   76e9c:	ldrb	r0, [r0, #1]
   76ea0:	cmp	r0, #0
   76ea4:	beq	76e14 <fputs@plt+0x65a60>
   76ea8:	cmp	r0, #35	; 0x23
   76eac:	ldrbne	r0, [r7, r9]
   76eb0:	cmpne	r0, #38	; 0x26
   76eb4:	beq	76e14 <fputs@plt+0x65a60>
   76eb8:	b	76e94 <fputs@plt+0x65ae0>
   76ebc:	mov	r5, ip
   76ec0:	bl	4380c <fputs@plt+0x32458>
   76ec4:	mov	r4, r0
   76ec8:	mov	r0, r6
   76ecc:	bl	4380c <fputs@plt+0x32458>
   76ed0:	add	r1, r0, r4, lsl #4
   76ed4:	add	r9, r9, #3
   76ed8:	mov	ip, r5
   76edc:	cmp	r1, #0
   76ee0:	bne	76f9c <fputs@plt+0x65be8>
   76ee4:	ldr	r5, [sp, #24]
   76ee8:	movw	r4, #2956	; 0xb8c
   76eec:	movt	r4, #8
   76ef0:	mov	lr, r4
   76ef4:	b	76efc <fputs@plt+0x65b48>
   76ef8:	add	r9, r9, #1
   76efc:	ldrb	r0, [r7, r9]
   76f00:	cmp	r0, #0
   76f04:	cmpne	r0, #35	; 0x23
   76f08:	beq	76e18 <fputs@plt+0x65a64>
   76f0c:	cmp	sl, #0
   76f10:	cmpeq	r0, #63	; 0x3f
   76f14:	beq	76e18 <fputs@plt+0x65a64>
   76f18:	cmp	sl, #1
   76f1c:	bne	76f34 <fputs@plt+0x65b80>
   76f20:	cmp	r0, #38	; 0x26
   76f24:	beq	76e18 <fputs@plt+0x65a64>
   76f28:	cmp	r0, #61	; 0x3d
   76f2c:	bne	76ef8 <fputs@plt+0x65b44>
   76f30:	b	76e18 <fputs@plt+0x65a64>
   76f34:	cmp	sl, #2
   76f38:	cmpeq	r0, #38	; 0x26
   76f3c:	bne	76ef8 <fputs@plt+0x65b44>
   76f40:	b	76e18 <fputs@plt+0x65a64>
   76f44:	cmp	sl, #0
   76f48:	beq	76f74 <fputs@plt+0x65bc0>
   76f4c:	cmp	sl, #2
   76f50:	bne	76f88 <fputs@plt+0x65bd4>
   76f54:	mov	sl, #2
   76f58:	cmp	r1, #38	; 0x26
   76f5c:	beq	76f80 <fputs@plt+0x65bcc>
   76f60:	b	76f88 <fputs@plt+0x65bd4>
   76f64:	mov	sl, #1
   76f68:	b	76f88 <fputs@plt+0x65bd4>
   76f6c:	mov	sl, #2
   76f70:	b	76f84 <fputs@plt+0x65bd0>
   76f74:	mov	sl, #0
   76f78:	cmp	r1, #63	; 0x3f
   76f7c:	bne	76f88 <fputs@plt+0x65bd4>
   76f80:	mov	sl, #1
   76f84:	mov	r1, #0
   76f88:	mov	r9, r2
   76f8c:	strb	r1, [r5, ip]
   76f90:	add	ip, ip, #1
   76f94:	sub	r8, ip, #1
   76f98:	b	76e18 <fputs@plt+0x65a64>
   76f9c:	ldr	r5, [sp, #24]
   76fa0:	movw	r4, #2956	; 0xb8c
   76fa4:	movt	r4, #8
   76fa8:	mov	lr, r4
   76fac:	b	76f8c <fputs@plt+0x65bd8>
   76fb0:	cmp	sl, #1
   76fb4:	moveq	r0, #0
   76fb8:	strbeq	r0, [r5, ip]
   76fbc:	addeq	ip, ip, #1
   76fc0:	ldr	sl, [sp, #16]
   76fc4:	ldr	r8, [sp, #12]
   76fc8:	ldr	r9, [sp, #8]
   76fcc:	add	r0, r5, ip
   76fd0:	mov	r1, #0
   76fd4:	strh	r1, [r0]
   76fd8:	mov	r0, r5
   76fdc:	bl	1358c <fputs@plt+0x21d8>
   76fe0:	add	r7, r5, r0
   76fe4:	ldrb	r0, [r7, #1]!
   76fe8:	cmp	r0, #0
   76fec:	beq	77178 <fputs@plt+0x65dc4>
   76ff0:	movw	r4, #30742	; 0x7816
   76ff4:	movt	r4, #8
   76ff8:	mov	r0, r7
   76ffc:	bl	1358c <fputs@plt+0x21d8>
   77000:	mov	r8, r0
   77004:	add	r0, r7, r0
   77008:	add	r6, r0, #1
   7700c:	mov	r0, r6
   77010:	bl	1358c <fputs@plt+0x21d8>
   77014:	mov	r9, r0
   77018:	cmp	r8, #5
   7701c:	beq	77050 <fputs@plt+0x65c9c>
   77020:	cmp	r8, #4
   77024:	beq	77080 <fputs@plt+0x65ccc>
   77028:	cmp	r8, #3
   7702c:	bne	77138 <fputs@plt+0x65d84>
   77030:	movw	r0, #30738	; 0x7812
   77034:	movt	r0, #8
   77038:	mov	r1, r7
   7703c:	mov	r2, #3
   77040:	bl	110e4 <memcmp@plt>
   77044:	cmp	r0, #0
   77048:	streq	r6, [sp, #12]
   7704c:	b	77138 <fputs@plt+0x65d84>
   77050:	mov	r0, r4
   77054:	mov	r1, r7
   77058:	mov	r2, #5
   7705c:	bl	110e4 <memcmp@plt>
   77060:	cmp	r0, #0
   77064:	bne	77138 <fputs@plt+0x65d84>
   77068:	mov	r1, r4
   7706c:	mov	r4, #393216	; 0x60000
   77070:	mvn	r8, #393216	; 0x60000
   77074:	movw	r0, #14864	; 0x3a10
   77078:	movt	r0, #8
   7707c:	b	770b0 <fputs@plt+0x65cfc>
   77080:	ldr	r0, [r7]
   77084:	movw	r1, #28525	; 0x6f6d
   77088:	movt	r1, #25956	; 0x6564
   7708c:	cmp	r0, r1
   77090:	bne	77138 <fputs@plt+0x65d84>
   77094:	ldr	r0, [sp, #20]
   77098:	and	r4, r0, #135	; 0x87
   7709c:	mvn	r8, #135	; 0x87
   770a0:	movw	r0, #14888	; 0x3a28
   770a4:	movt	r0, #8
   770a8:	movw	r1, #17430	; 0x4416
   770ac:	movt	r1, #8
   770b0:	str	r1, [sp, #4]
   770b4:	ldr	r7, [r0]
   770b8:	cmp	r7, #0
   770bc:	beq	77158 <fputs@plt+0x65da4>
   770c0:	add	sl, r0, #4
   770c4:	mov	r0, r7
   770c8:	bl	1358c <fputs@plt+0x21d8>
   770cc:	cmp	r9, r0
   770d0:	bne	770ec <fputs@plt+0x65d38>
   770d4:	mov	r0, r6
   770d8:	mov	r1, r7
   770dc:	mov	r2, r9
   770e0:	bl	110e4 <memcmp@plt>
   770e4:	cmp	r0, #0
   770e8:	beq	77104 <fputs@plt+0x65d50>
   770ec:	add	r0, sl, #8
   770f0:	ldr	r7, [sl, #4]
   770f4:	cmp	r7, #0
   770f8:	mov	sl, r0
   770fc:	bne	770c4 <fputs@plt+0x65d10>
   77100:	b	77158 <fputs@plt+0x65da4>
   77104:	ldr	r0, [sl]
   77108:	cmp	r0, #0
   7710c:	beq	77158 <fputs@plt+0x65da4>
   77110:	bic	r1, r0, #128	; 0x80
   77114:	cmp	r1, r4
   77118:	bgt	77224 <fputs@plt+0x65e70>
   7711c:	ldr	r1, [sp, #20]
   77120:	and	r1, r8, r1
   77124:	orr	r0, r0, r1
   77128:	str	r0, [sp, #20]
   7712c:	ldr	sl, [sp, #16]
   77130:	movw	r4, #30742	; 0x7816
   77134:	movt	r4, #8
   77138:	add	r7, r6, r9
   7713c:	ldrb	r0, [r7, #1]!
   77140:	cmp	r0, #0
   77144:	bne	76ff8 <fputs@plt+0x65c44>
   77148:	ldr	r4, [sp, #20]
   7714c:	ldr	r8, [sp, #12]
   77150:	ldr	r9, [sp, #8]
   77154:	b	76d58 <fputs@plt+0x659a4>
   77158:	movw	r0, #30770	; 0x7832
   7715c:	movt	r0, #8
   77160:	ldr	r1, [sp, #4]
   77164:	mov	r2, r6
   77168:	bl	15804 <fputs@plt+0x4450>
   7716c:	mov	r6, #1
   77170:	ldr	sl, [sp, #16]
   77174:	b	771e4 <fputs@plt+0x65e30>
   77178:	ldr	r4, [sp, #20]
   7717c:	b	76d58 <fputs@plt+0x659a4>
   77180:	mov	r4, #7
   77184:	b	7718c <fputs@plt+0x65dd8>
   77188:	add	r4, r4, #1
   7718c:	ldrb	r0, [r7, r4]
   77190:	cmp	r0, #0
   77194:	cmpne	r0, #47	; 0x2f
   77198:	bne	77188 <fputs@plt+0x65dd4>
   7719c:	bic	r0, r4, #-2147483648	; 0x80000000
   771a0:	cmp	r0, #7
   771a4:	beq	77214 <fputs@plt+0x65e60>
   771a8:	cmp	r0, #16
   771ac:	bne	771cc <fputs@plt+0x65e18>
   771b0:	add	r1, r7, #7
   771b4:	movw	r0, #30700	; 0x77ec
   771b8:	movt	r0, #8
   771bc:	mov	r2, #9
   771c0:	bl	110e4 <memcmp@plt>
   771c4:	cmp	r0, #0
   771c8:	beq	7721c <fputs@plt+0x65e68>
   771cc:	sub	r1, r4, #7
   771d0:	add	r2, r7, #7
   771d4:	movw	r0, #30710	; 0x77f6
   771d8:	movt	r0, #8
   771dc:	bl	15804 <fputs@plt+0x4450>
   771e0:	mov	r6, #1
   771e4:	ldr	r4, [sp, #20]
   771e8:	ldr	r1, [fp, #12]
   771ec:	str	r0, [r1]
   771f0:	mov	r0, r5
   771f4:	bl	14168 <fputs@plt+0x2db4>
   771f8:	mov	r5, #0
   771fc:	ldr	r0, [fp, #8]
   77200:	str	r4, [sl]
   77204:	str	r5, [r0]
   77208:	mov	r0, r6
   7720c:	sub	sp, fp, #28
   77210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77214:	mov	r9, #7
   77218:	b	76dec <fputs@plt+0x65a38>
   7721c:	mov	r9, #16
   77220:	b	76dec <fputs@plt+0x65a38>
   77224:	movw	r0, #30790	; 0x7846
   77228:	movt	r0, #8
   7722c:	ldr	r1, [sp, #4]
   77230:	mov	r2, r6
   77234:	bl	15804 <fputs@plt+0x4450>
   77238:	mov	r6, #3
   7723c:	b	77170 <fputs@plt+0x65dbc>
   77240:	push	{r4, r5, fp, lr}
   77244:	add	fp, sp, #8
   77248:	mov	r5, r0
   7724c:	cmp	r1, #0
   77250:	beq	7726c <fputs@plt+0x65eb8>
   77254:	movw	r2, #53928	; 0xd2a8
   77258:	movt	r2, #3
   7725c:	mov	r0, r1
   77260:	mov	r1, #84	; 0x54
   77264:	bl	246f0 <fputs@plt+0x1333c>
   77268:	b	7727c <fputs@plt+0x65ec8>
   7726c:	mov	r0, #0
   77270:	mov	r2, #84	; 0x54
   77274:	mov	r3, #0
   77278:	bl	19680 <fputs@plt+0x82cc>
   7727c:	mov	r4, r0
   77280:	cmp	r0, #0
   77284:	beq	7729c <fputs@plt+0x65ee8>
   77288:	ldrb	r0, [r4, #76]	; 0x4c
   7728c:	cmp	r0, #0
   77290:	beq	772ac <fputs@plt+0x65ef8>
   77294:	mov	r0, r4
   77298:	pop	{r4, r5, fp, pc}
   7729c:	mov	r0, r5
   772a0:	bl	19084 <fputs@plt+0x7cd0>
   772a4:	mov	r0, r4
   772a8:	pop	{r4, r5, fp, pc}
   772ac:	add	r0, r4, #8
   772b0:	bl	3d37c <fputs@plt+0x2bfc8>
   772b4:	add	r0, r4, #24
   772b8:	bl	3d37c <fputs@plt+0x2bfc8>
   772bc:	add	r0, r4, #40	; 0x28
   772c0:	bl	3d37c <fputs@plt+0x2bfc8>
   772c4:	add	r0, r4, #56	; 0x38
   772c8:	bl	3d37c <fputs@plt+0x2bfc8>
   772cc:	mov	r0, #1
   772d0:	strb	r0, [r4, #77]	; 0x4d
   772d4:	mov	r0, r4
   772d8:	pop	{r4, r5, fp, pc}
   772dc:	cmp	r1, #0
   772e0:	beq	772f8 <fputs@plt+0x65f44>
   772e4:	ldrb	r2, [r1]
   772e8:	cmp	r2, #27
   772ec:	bne	77300 <fputs@plt+0x65f4c>
   772f0:	mov	r0, #97	; 0x61
   772f4:	strb	r0, [r1]
   772f8:	mov	r0, #0
   772fc:	bx	lr
   77300:	b	5cc74 <fputs@plt+0x4b8c0>
   77304:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77308:	add	fp, sp, #28
   7730c:	sub	sp, sp, #132	; 0x84
   77310:	mov	r9, r0
   77314:	ldr	r0, [r2]
   77318:	bl	18684 <fputs@plt+0x72d0>
   7731c:	movw	sl, #58763	; 0xe58b
   77320:	movt	sl, #7
   77324:	cmp	r0, #0
   77328:	movne	sl, r0
   7732c:	mov	r0, r9
   77330:	bl	194c4 <fputs@plt+0x8110>
   77334:	mov	r6, r0
   77338:	ldr	r0, [r0, #20]
   7733c:	cmp	r0, #1
   77340:	blt	77380 <fputs@plt+0x65fcc>
   77344:	ldr	r5, [r6, #16]
   77348:	mov	r4, #0
   7734c:	add	r7, r5, r4, lsl #4
   77350:	ldr	r0, [r7, #4]
   77354:	cmp	r0, #0
   77358:	beq	77370 <fputs@plt+0x65fbc>
   7735c:	ldr	r0, [r5, r4, lsl #4]
   77360:	mov	r1, sl
   77364:	bl	15b10 <fputs@plt+0x475c>
   77368:	cmp	r0, #0
   7736c:	beq	773b0 <fputs@plt+0x65ffc>
   77370:	ldr	r0, [r6, #20]
   77374:	add	r4, r4, #1
   77378:	cmp	r4, r0
   7737c:	blt	7734c <fputs@plt+0x65f98>
   77380:	add	r1, sp, #4
   77384:	movw	r2, #30844	; 0x787c
   77388:	movt	r2, #8
   7738c:	mov	r0, #128	; 0x80
   77390:	mov	r3, sl
   77394:	bl	158b8 <fputs@plt+0x4504>
   77398:	add	r1, sp, #4
   7739c:	mov	r0, r9
   773a0:	mvn	r2, #0
   773a4:	bl	18b0c <fputs@plt+0x7758>
   773a8:	sub	sp, fp, #28
   773ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   773b0:	cmp	r4, #1
   773b4:	bhi	773c8 <fputs@plt+0x66014>
   773b8:	add	r1, sp, #4
   773bc:	movw	r2, #30865	; 0x7891
   773c0:	movt	r2, #8
   773c4:	b	7738c <fputs@plt+0x65fd8>
   773c8:	ldrb	r0, [r6, #67]	; 0x43
   773cc:	cmp	r0, #0
   773d0:	beq	77408 <fputs@plt+0x66054>
   773d4:	ldr	r8, [r7, #4]
   773d8:	mov	r0, r8
   773dc:	bl	17294 <fputs@plt+0x5ee0>
   773e0:	cmp	r0, #0
   773e4:	bne	773f8 <fputs@plt+0x66044>
   773e8:	mov	r0, r8
   773ec:	bl	77444 <fputs@plt+0x66090>
   773f0:	cmp	r0, #0
   773f4:	beq	77420 <fputs@plt+0x6606c>
   773f8:	add	r1, sp, #4
   773fc:	movw	r2, #30933	; 0x78d5
   77400:	movt	r2, #8
   77404:	b	7738c <fputs@plt+0x65fd8>
   77408:	add	r1, sp, #4
   7740c:	movw	r2, #30891	; 0x78ab
   77410:	movt	r2, #8
   77414:	mov	r0, #128	; 0x80
   77418:	bl	158b8 <fputs@plt+0x4504>
   7741c:	b	77398 <fputs@plt+0x65fe4>
   77420:	mov	r0, r8
   77424:	bl	306fc <fputs@plt+0x1f348>
   77428:	mov	r0, #0
   7742c:	str	r0, [r7, #4]
   77430:	str	r0, [r7, #12]
   77434:	mov	r0, r6
   77438:	bl	46be8 <fputs@plt+0x35834>
   7743c:	sub	sp, fp, #28
   77440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77444:	ldr	r0, [r0, #16]
   77448:	cmp	r0, #0
   7744c:	movwne	r0, #1
   77450:	bx	lr
   77454:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   77458:	add	fp, sp, #24
   7745c:	mov	r5, r0
   77460:	ldr	r8, [r0]
   77464:	ldr	r0, [r8, #20]
   77468:	cmp	r0, #1
   7746c:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   77470:	mov	r4, r1
   77474:	ldr	r9, [r8, #16]
   77478:	mov	r6, #0
   7747c:	ldr	r0, [r9, #12]
   77480:	ldr	r7, [r0, #16]
   77484:	cmp	r7, #0
   77488:	beq	774a8 <fputs@plt+0x660f4>
   7748c:	ldr	r1, [r7, #8]
   77490:	mov	r0, r5
   77494:	mov	r2, r4
   77498:	bl	774c0 <fputs@plt+0x6610c>
   7749c:	ldr	r7, [r7]
   774a0:	cmp	r7, #0
   774a4:	bne	7748c <fputs@plt+0x660d8>
   774a8:	add	r9, r9, #16
   774ac:	add	r6, r6, #1
   774b0:	ldr	r0, [r8, #20]
   774b4:	cmp	r6, r0
   774b8:	blt	7747c <fputs@plt+0x660c8>
   774bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   774c0:	push	{r4, r5, r6, r7, fp, lr}
   774c4:	add	fp, sp, #16
   774c8:	ldr	r7, [r1, #8]
   774cc:	cmp	r7, #0
   774d0:	popeq	{r4, r5, r6, r7, fp, pc}
   774d4:	mov	r4, r2
   774d8:	mov	r5, r1
   774dc:	mov	r6, r0
   774e0:	cmp	r4, #0
   774e4:	beq	774fc <fputs@plt+0x66148>
   774e8:	mov	r0, r4
   774ec:	mov	r1, r7
   774f0:	bl	77538 <fputs@plt+0x66184>
   774f4:	cmp	r0, #0
   774f8:	beq	77528 <fputs@plt+0x66174>
   774fc:	ldr	r1, [r5, #64]	; 0x40
   77500:	ldr	r0, [r6]
   77504:	bl	1aa0c <fputs@plt+0x9658>
   77508:	mov	r2, r0
   7750c:	mov	r0, r6
   77510:	mov	r1, #0
   77514:	bl	5be0c <fputs@plt+0x4aa58>
   77518:	mov	r0, r6
   7751c:	mov	r1, r7
   77520:	mvn	r2, #0
   77524:	bl	61430 <fputs@plt+0x5007c>
   77528:	ldr	r7, [r7, #20]
   7752c:	cmp	r7, #0
   77530:	bne	774e0 <fputs@plt+0x6612c>
   77534:	pop	{r4, r5, r6, r7, fp, pc}
   77538:	push	{r4, r5, r6, r7, fp, lr}
   7753c:	add	fp, sp, #16
   77540:	mov	r5, r0
   77544:	ldrh	r0, [r1, #52]	; 0x34
   77548:	cmp	r0, #0
   7754c:	beq	77598 <fputs@plt+0x661e4>
   77550:	mov	r4, r1
   77554:	ldr	r6, [r1, #4]
   77558:	mov	r7, #0
   7755c:	ldrsh	r0, [r6]
   77560:	cmp	r0, #0
   77564:	blt	77584 <fputs@plt+0x661d0>
   77568:	ldr	r0, [r4, #32]
   7756c:	ldr	r0, [r0, r7, lsl #2]
   77570:	mov	r1, r5
   77574:	bl	15b10 <fputs@plt+0x475c>
   77578:	cmp	r0, #0
   7757c:	moveq	r0, #1
   77580:	popeq	{r4, r5, r6, r7, fp, pc}
   77584:	add	r6, r6, #2
   77588:	add	r7, r7, #1
   7758c:	ldrh	r0, [r4, #52]	; 0x34
   77590:	cmp	r7, r0
   77594:	bcc	7755c <fputs@plt+0x661a8>
   77598:	mov	r0, #0
   7759c:	pop	{r4, r5, r6, r7, fp, pc}
   775a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   775a4:	add	fp, sp, #24
   775a8:	sub	sp, sp, #8
   775ac:	mov	r8, r1
   775b0:	mov	r5, r0
   775b4:	ldr	r0, [r0]
   775b8:	ldr	r0, [r0, #16]
   775bc:	add	r0, r0, r1, lsl #4
   775c0:	ldr	r4, [r0, #12]
   775c4:	mov	r6, #0
   775c8:	mov	r0, r5
   775cc:	mov	r1, #0
   775d0:	mov	r2, r8
   775d4:	bl	5be0c <fputs@plt+0x4aa58>
   775d8:	ldr	r9, [r5, #72]	; 0x48
   775dc:	add	r0, r9, #3
   775e0:	str	r0, [r5, #72]	; 0x48
   775e4:	str	r6, [sp]
   775e8:	mov	r0, r5
   775ec:	mov	r1, r8
   775f0:	mov	r2, r9
   775f4:	mov	r3, #0
   775f8:	bl	77708 <fputs@plt+0x66354>
   775fc:	ldr	r7, [r4, #16]
   77600:	cmp	r7, #0
   77604:	beq	7763c <fputs@plt+0x66288>
   77608:	ldr	r4, [r5, #72]	; 0x48
   7760c:	ldr	r0, [r5, #76]	; 0x4c
   77610:	add	r6, r0, #1
   77614:	ldr	r1, [r7, #8]
   77618:	str	r6, [sp]
   7761c:	str	r4, [sp, #4]
   77620:	mov	r0, r5
   77624:	mov	r2, #0
   77628:	mov	r3, r9
   7762c:	bl	77884 <fputs@plt+0x664d0>
   77630:	ldr	r7, [r7]
   77634:	cmp	r7, #0
   77638:	bne	77614 <fputs@plt+0x66260>
   7763c:	mov	r0, r5
   77640:	mov	r1, r8
   77644:	sub	sp, fp, #24
   77648:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   7764c:	b	77f68 <fputs@plt+0x66bb4>
   77650:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   77654:	add	fp, sp, #24
   77658:	sub	sp, sp, #8
   7765c:	mov	r5, r2
   77660:	mov	r8, r1
   77664:	mov	r4, r0
   77668:	ldr	r1, [r1, #64]	; 0x40
   7766c:	ldr	r0, [r0]
   77670:	bl	1aa0c <fputs@plt+0x9658>
   77674:	mov	r7, r0
   77678:	mov	r0, r4
   7767c:	mov	r1, #0
   77680:	mov	r2, r7
   77684:	bl	5be0c <fputs@plt+0x4aa58>
   77688:	ldr	r6, [r4, #72]	; 0x48
   7768c:	add	r0, r6, #3
   77690:	str	r0, [r4, #72]	; 0x48
   77694:	cmp	r5, #0
   77698:	beq	776ac <fputs@plt+0x662f8>
   7769c:	ldr	r3, [r5]
   776a0:	movw	r0, #28549	; 0x6f85
   776a4:	movt	r0, #8
   776a8:	b	776b8 <fputs@plt+0x66304>
   776ac:	ldr	r3, [r8]
   776b0:	movw	r0, #26684	; 0x683c
   776b4:	movt	r0, #8
   776b8:	str	r0, [sp]
   776bc:	mov	r0, r4
   776c0:	mov	r1, r7
   776c4:	mov	r2, r6
   776c8:	bl	77708 <fputs@plt+0x66354>
   776cc:	ldr	r0, [r4, #72]	; 0x48
   776d0:	ldr	r1, [r4, #76]	; 0x4c
   776d4:	add	r1, r1, #1
   776d8:	str	r1, [sp]
   776dc:	str	r0, [sp, #4]
   776e0:	mov	r0, r4
   776e4:	mov	r1, r8
   776e8:	mov	r2, r5
   776ec:	mov	r3, r6
   776f0:	bl	77884 <fputs@plt+0x664d0>
   776f4:	mov	r0, r4
   776f8:	mov	r1, r7
   776fc:	sub	sp, fp, #24
   77700:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   77704:	b	77f68 <fputs@plt+0x66bb4>
   77708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7770c:	add	fp, sp, #28
   77710:	sub	sp, sp, #44	; 0x2c
   77714:	str	r3, [sp, #20]
   77718:	mov	r5, r2
   7771c:	mov	r7, r1
   77720:	mov	r6, r0
   77724:	ldr	r4, [r0]
   77728:	bl	56018 <fputs@plt+0x44c64>
   7772c:	str	r0, [sp, #12]
   77730:	cmp	r0, #0
   77734:	beq	7787c <fputs@plt+0x664c8>
   77738:	str	r6, [sp, #24]
   7773c:	str	r5, [sp, #8]
   77740:	movw	r0, #14956	; 0x3a6c
   77744:	movt	r0, #8
   77748:	add	r9, r0, #4
   7774c:	ldr	r6, [r4, #16]
   77750:	mov	r5, #0
   77754:	str	r4, [sp, #16]
   77758:	ldr	r2, [r6, r7, lsl #4]
   7775c:	ldr	sl, [r9, #-4]
   77760:	mov	r0, r4
   77764:	mov	r1, sl
   77768:	bl	1f6d0 <fputs@plt+0xe31c>
   7776c:	cmp	r0, #0
   77770:	beq	777dc <fputs@plt+0x66428>
   77774:	ldr	r8, [r0, #28]
   77778:	add	r0, sp, #32
   7777c:	str	r8, [r0, -r5, lsl #2]
   77780:	mov	r0, #0
   77784:	add	r1, sp, #29
   77788:	strb	r0, [r1, -r5]
   7778c:	str	sl, [sp]
   77790:	ldr	r4, [sp, #24]
   77794:	mov	r0, r4
   77798:	mov	r1, r7
   7779c:	mov	r2, r8
   777a0:	mov	r3, #1
   777a4:	bl	56498 <fputs@plt+0x450e4>
   777a8:	ldr	r0, [sp, #20]
   777ac:	cmp	r0, #0
   777b0:	beq	77824 <fputs@plt+0x66470>
   777b4:	ldr	r2, [r6, r7, lsl #4]
   777b8:	ldr	r1, [fp, #8]
   777bc:	str	r1, [sp]
   777c0:	str	r0, [sp, #4]
   777c4:	mov	r0, r4
   777c8:	movw	r1, #26702	; 0x684e
   777cc:	movt	r1, #8
   777d0:	mov	r3, sl
   777d4:	bl	5c860 <fputs@plt+0x4b4ac>
   777d8:	b	77838 <fputs@plt+0x66484>
   777dc:	cmp	r5, #0
   777e0:	bne	7783c <fputs@plt+0x66488>
   777e4:	ldr	r2, [r6, r7, lsl #4]
   777e8:	ldr	r0, [r9]
   777ec:	str	r0, [sp]
   777f0:	ldr	r8, [sp, #24]
   777f4:	mov	r0, r8
   777f8:	movw	r1, #31040	; 0x7940
   777fc:	movt	r1, #8
   77800:	mov	r3, sl
   77804:	bl	5c860 <fputs@plt+0x4b4ac>
   77808:	ldr	r0, [r8, #396]	; 0x18c
   7780c:	add	r1, sp, #32
   77810:	str	r0, [r1, -r5, lsl #2]
   77814:	add	r0, sp, #29
   77818:	mov	r1, #16
   7781c:	strb	r1, [r0, -r5]
   77820:	b	7783c <fputs@plt+0x66488>
   77824:	ldr	r0, [sp, #12]
   77828:	mov	r1, #119	; 0x77
   7782c:	mov	r2, r8
   77830:	mov	r3, r7
   77834:	bl	56a58 <fputs@plt+0x456a4>
   77838:	ldr	r4, [sp, #16]
   7783c:	add	r9, r9, #8
   77840:	sub	r5, r5, #1
   77844:	cmn	r5, #3
   77848:	bne	77758 <fputs@plt+0x663a4>
   7784c:	ldr	r3, [sp, #32]
   77850:	mov	r0, #3
   77854:	str	r7, [sp]
   77858:	str	r0, [sp, #4]
   7785c:	ldr	r4, [sp, #12]
   77860:	mov	r0, r4
   77864:	mov	r1, #55	; 0x37
   77868:	ldr	r2, [sp, #8]
   7786c:	bl	1aa5c <fputs@plt+0x96a8>
   77870:	ldrb	r1, [sp, #29]
   77874:	mov	r0, r4
   77878:	bl	1aaa0 <fputs@plt+0x96ec>
   7787c:	sub	sp, fp, #28
   77880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77884:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77888:	add	fp, sp, #28
   7788c:	sub	sp, sp, #108	; 0x6c
   77890:	mov	r8, r3
   77894:	str	r2, [fp, #-48]	; 0xffffffd0
   77898:	mov	r6, r1
   7789c:	mov	r4, r0
   778a0:	ldr	r7, [r0]
   778a4:	ldr	r0, [r0, #76]	; 0x4c
   778a8:	ldr	r1, [fp, #8]
   778ac:	str	r1, [fp, #-56]	; 0xffffffc8
   778b0:	add	r1, r1, #7
   778b4:	cmp	r0, r1
   778b8:	str	r1, [fp, #-32]	; 0xffffffe0
   778bc:	movle	r0, r1
   778c0:	str	r0, [r4, #76]	; 0x4c
   778c4:	ldr	r9, [fp, #12]
   778c8:	mov	r0, r4
   778cc:	bl	56018 <fputs@plt+0x44c64>
   778d0:	cmp	r6, #0
   778d4:	beq	778ec <fputs@plt+0x66538>
   778d8:	mov	r5, r0
   778dc:	cmp	r0, #0
   778e0:	ldrne	r0, [r6, #28]
   778e4:	cmpne	r0, #0
   778e8:	bne	778f4 <fputs@plt+0x66540>
   778ec:	sub	sp, fp, #28
   778f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   778f4:	ldr	r1, [r6]
   778f8:	movw	r0, #31063	; 0x7957
   778fc:	movt	r0, #8
   77900:	mov	r2, #0
   77904:	bl	1b910 <fputs@plt+0xa55c>
   77908:	cmp	r0, #0
   7790c:	beq	778ec <fputs@plt+0x66538>
   77910:	ldr	r1, [r6, #64]	; 0x40
   77914:	mov	r0, r7
   77918:	bl	1aa0c <fputs@plt+0x9658>
   7791c:	mov	sl, r0
   77920:	ldr	r0, [r7, #16]
   77924:	ldr	r0, [r0, sl, lsl #4]
   77928:	ldr	r2, [r6]
   7792c:	str	r0, [sp]
   77930:	mov	r0, r4
   77934:	mov	r1, #28
   77938:	mov	r3, #0
   7793c:	bl	5bb94 <fputs@plt+0x4a7e0>
   77940:	cmp	r0, #0
   77944:	bne	778ec <fputs@plt+0x66538>
   77948:	str	r7, [sp, #20]
   7794c:	str	r8, [sp, #28]
   77950:	ldr	r7, [fp, #-56]	; 0xffffffc8
   77954:	add	r0, r7, #6
   77958:	str	r0, [sp, #24]
   7795c:	add	r0, r7, #5
   77960:	str	r0, [sp, #44]	; 0x2c
   77964:	add	r8, r7, #4
   77968:	add	r0, r7, #3
   7796c:	str	r0, [fp, #-64]	; 0xffffffc0
   77970:	ldr	r0, [r6]
   77974:	ldr	r2, [r6, #28]
   77978:	str	r0, [sp]
   7797c:	mov	r0, r4
   77980:	mov	r1, sl
   77984:	mov	r3, #0
   77988:	bl	56498 <fputs@plt+0x450e4>
   7798c:	ldr	r0, [r4, #72]	; 0x48
   77990:	add	r1, r9, #2
   77994:	cmp	r0, r1
   77998:	movgt	r1, r0
   7799c:	str	r1, [r4, #72]	; 0x48
   779a0:	mov	r0, #54	; 0x36
   779a4:	str	r0, [sp]
   779a8:	str	r4, [sp, #48]	; 0x30
   779ac:	mov	r0, r4
   779b0:	mov	r1, r9
   779b4:	str	sl, [sp, #40]	; 0x28
   779b8:	mov	r2, sl
   779bc:	mov	r3, r6
   779c0:	bl	563b0 <fputs@plt+0x44ffc>
   779c4:	ldr	r2, [r6]
   779c8:	mov	r0, r5
   779cc:	mov	r1, r8
   779d0:	bl	56468 <fputs@plt+0x450b4>
   779d4:	ldr	r1, [r6, #8]
   779d8:	cmp	r1, #0
   779dc:	str	r9, [sp, #12]
   779e0:	beq	77e8c <fputs@plt+0x66ad8>
   779e4:	add	r4, r7, #2
   779e8:	add	r0, r7, #1
   779ec:	str	r0, [sp, #60]	; 0x3c
   779f0:	add	r0, r9, #1
   779f4:	str	r0, [fp, #-36]	; 0xffffffdc
   779f8:	mov	r7, #1
   779fc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   77a00:	str	r6, [sp, #36]	; 0x24
   77a04:	ldr	sl, [fp, #-64]	; 0xffffffc0
   77a08:	str	r8, [sp, #32]
   77a0c:	str	r4, [fp, #-40]	; 0xffffffd8
   77a10:	b	77a58 <fputs@plt+0x666a4>
   77a14:	ldr	r0, [fp, #-48]	; 0xffffffd0
   77a18:	ldr	r6, [sp, #36]	; 0x24
   77a1c:	ldr	sl, [fp, #-64]	; 0xffffffc0
   77a20:	ldr	r1, [fp, #-52]	; 0xffffffcc
   77a24:	ldr	r7, [sp, #68]	; 0x44
   77a28:	ldr	r8, [sp, #32]
   77a2c:	b	77e7c <fputs@plt+0x66ac8>
   77a30:	ldrb	r0, [r9, #54]	; 0x36
   77a34:	cmp	r0, #0
   77a38:	beq	77c3c <fputs@plt+0x66888>
   77a3c:	mov	r0, r5
   77a40:	mov	r1, #77	; 0x4d
   77a44:	mov	r2, sl
   77a48:	ldr	r3, [sp, #16]
   77a4c:	bl	56a58 <fputs@plt+0x456a4>
   77a50:	ldr	r9, [fp, #-52]	; 0xffffffcc
   77a54:	b	77c3c <fputs@plt+0x66888>
   77a58:	cmp	r0, #0
   77a5c:	cmpne	r1, r0
   77a60:	bne	77e7c <fputs@plt+0x66ac8>
   77a64:	ldr	r0, [r1, #36]	; 0x24
   77a68:	cmp	r0, #0
   77a6c:	moveq	r7, r0
   77a70:	str	r7, [sp, #68]	; 0x44
   77a74:	ldrb	r0, [r6, #42]	; 0x2a
   77a78:	tst	r0, #32
   77a7c:	beq	77aac <fputs@plt+0x666f8>
   77a80:	ldrb	r0, [r1, #55]	; 0x37
   77a84:	and	r0, r0, #3
   77a88:	cmp	r0, #2
   77a8c:	bne	77aac <fputs@plt+0x666f8>
   77a90:	ldr	r2, [r6]
   77a94:	ldrh	r9, [r1, #50]	; 0x32
   77a98:	mov	r4, r9
   77a9c:	ldr	r7, [fp, #-32]	; 0xffffffe0
   77aa0:	mov	r6, r1
   77aa4:	ldr	r8, [fp, #-36]	; 0xffffffdc
   77aa8:	b	77ad0 <fputs@plt+0x6671c>
   77aac:	ldr	r2, [r1]
   77ab0:	ldrh	r9, [r1, #52]	; 0x34
   77ab4:	ldrb	r0, [r1, #55]	; 0x37
   77ab8:	tst	r0, #8
   77abc:	ldr	r7, [fp, #-32]	; 0xffffffe0
   77ac0:	ldr	r8, [fp, #-36]	; 0xffffffdc
   77ac4:	ldrhne	r4, [r1, #50]	; 0x32
   77ac8:	moveq	r4, r9
   77acc:	mov	r6, r1
   77ad0:	str	r4, [fp, #-60]	; 0xffffffc4
   77ad4:	mov	r0, r5
   77ad8:	ldr	r1, [sp, #44]	; 0x2c
   77adc:	bl	56468 <fputs@plt+0x450b4>
   77ae0:	sub	r0, r4, #1
   77ae4:	str	r0, [sp, #52]	; 0x34
   77ae8:	add	r0, r0, r7
   77aec:	ldr	r4, [sp, #48]	; 0x30
   77af0:	ldr	r1, [r4, #76]	; 0x4c
   77af4:	cmp	r1, r0
   77af8:	movgt	r0, r1
   77afc:	str	r0, [r4, #76]	; 0x4c
   77b00:	ldr	r3, [r6, #44]	; 0x2c
   77b04:	ldr	r0, [sp, #40]	; 0x28
   77b08:	str	r0, [sp]
   77b0c:	mov	r0, r5
   77b10:	mov	r1, #54	; 0x36
   77b14:	mov	r2, r8
   77b18:	bl	4644c <fputs@plt+0x35098>
   77b1c:	mov	r0, r4
   77b20:	mov	r1, r6
   77b24:	bl	56568 <fputs@plt+0x451b4>
   77b28:	mov	r0, r5
   77b2c:	mov	r1, #22
   77b30:	mov	r2, r9
   77b34:	ldr	r4, [fp, #-40]	; 0xffffffd8
   77b38:	mov	r3, r4
   77b3c:	bl	56a58 <fputs@plt+0x456a4>
   77b40:	str	r6, [fp, #-52]	; 0xffffffcc
   77b44:	ldrh	r2, [r6, #50]	; 0x32
   77b48:	mov	r0, r5
   77b4c:	mov	r1, #22
   77b50:	ldr	sl, [fp, #-64]	; 0xffffffc0
   77b54:	mov	r3, sl
   77b58:	bl	56a58 <fputs@plt+0x456a4>
   77b5c:	ldr	r0, [sp, #60]	; 0x3c
   77b60:	str	r0, [sp]
   77b64:	movw	r0, #14980	; 0x3a84
   77b68:	movt	r0, #8
   77b6c:	str	r0, [sp, #4]
   77b70:	mvn	r0, #4
   77b74:	str	r0, [sp, #8]
   77b78:	mov	r0, r5
   77b7c:	mov	r1, #35	; 0x23
   77b80:	mov	r2, #0
   77b84:	mov	r3, r4
   77b88:	bl	560f8 <fputs@plt+0x44d44>
   77b8c:	mov	r0, r5
   77b90:	mov	r1, #2
   77b94:	bl	1aaa0 <fputs@plt+0x96ec>
   77b98:	mov	r0, r5
   77b9c:	mov	r1, #108	; 0x6c
   77ba0:	mov	r2, r8
   77ba4:	bl	57fcc <fputs@plt+0x46c18>
   77ba8:	mov	r6, r0
   77bac:	mov	r0, r5
   77bb0:	mov	r1, #22
   77bb4:	mov	r2, #0
   77bb8:	mov	r3, r4
   77bbc:	bl	56a58 <fputs@plt+0x456a4>
   77bc0:	mov	r0, r5
   77bc4:	bl	5afb8 <fputs@plt+0x49c04>
   77bc8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   77bcc:	cmp	r1, #2
   77bd0:	bcc	77d88 <fputs@plt+0x669d4>
   77bd4:	mov	sl, r7
   77bd8:	mov	r0, r5
   77bdc:	bl	57ff0 <fputs@plt+0x46c3c>
   77be0:	mov	r9, r0
   77be4:	ldr	r8, [sp, #52]	; 0x34
   77be8:	lsl	r2, r8, #2
   77bec:	ldr	r0, [sp, #20]
   77bf0:	mov	r3, #0
   77bf4:	bl	209ac <fputs@plt+0xf5f8>
   77bf8:	cmp	r0, #0
   77bfc:	beq	77a14 <fputs@plt+0x66660>
   77c00:	str	r0, [fp, #-44]	; 0xffffffd4
   77c04:	str	r9, [sp, #16]
   77c08:	str	r6, [sp, #56]	; 0x38
   77c0c:	mov	r0, r5
   77c10:	mov	r1, #13
   77c14:	bl	560bc <fputs@plt+0x44d08>
   77c18:	mov	r0, r5
   77c1c:	bl	5afb8 <fputs@plt+0x49c04>
   77c20:	str	r0, [sp, #64]	; 0x40
   77c24:	mov	r4, r8
   77c28:	cmp	r8, #1
   77c2c:	ldr	r9, [fp, #-52]	; 0xffffffcc
   77c30:	ldrheq	r0, [r9, #50]	; 0x32
   77c34:	cmpeq	r0, #1
   77c38:	beq	77a30 <fputs@plt+0x6667c>
   77c3c:	mov	r6, #0
   77c40:	ldr	r8, [sp, #48]	; 0x30
   77c44:	ldr	r7, [fp, #-64]	; 0xffffffc0
   77c48:	mov	sl, r4
   77c4c:	ldr	r0, [r9, #32]
   77c50:	ldr	r1, [r0, r6, lsl #2]
   77c54:	mov	r0, r8
   77c58:	bl	566f0 <fputs@plt+0x4533c>
   77c5c:	mov	r4, r0
   77c60:	mov	r0, r5
   77c64:	mov	r1, #22
   77c68:	mov	r2, r6
   77c6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   77c70:	bl	56a58 <fputs@plt+0x456a4>
   77c74:	str	r7, [sp]
   77c78:	mov	r0, r5
   77c7c:	mov	r1, #47	; 0x2f
   77c80:	ldr	r2, [fp, #-36]	; 0xffffffdc
   77c84:	mov	r3, r6
   77c88:	bl	4644c <fputs@plt+0x35098>
   77c8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   77c90:	add	r0, r0, r6
   77c94:	stm	sp, {r0, r4}
   77c98:	mvn	r0, #3
   77c9c:	str	r0, [sp, #8]
   77ca0:	mov	r0, r5
   77ca4:	mov	r1, #78	; 0x4e
   77ca8:	mov	r2, r7
   77cac:	mov	r3, #0
   77cb0:	bl	560f8 <fputs@plt+0x44d44>
   77cb4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   77cb8:	str	r0, [r1, r6, lsl #2]
   77cbc:	mov	r0, r5
   77cc0:	mov	r1, #128	; 0x80
   77cc4:	bl	1aaa0 <fputs@plt+0x96ec>
   77cc8:	add	r6, r6, #1
   77ccc:	cmp	sl, r6
   77cd0:	bne	77c4c <fputs@plt+0x66898>
   77cd4:	mov	r0, r5
   77cd8:	mov	r1, #22
   77cdc:	mov	r2, sl
   77ce0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   77ce4:	bl	56a58 <fputs@plt+0x456a4>
   77ce8:	mov	r0, r5
   77cec:	ldr	r8, [sp, #16]
   77cf0:	mov	r1, r8
   77cf4:	bl	562d8 <fputs@plt+0x44f24>
   77cf8:	ldr	r0, [sp, #64]	; 0x40
   77cfc:	sub	r1, r0, #1
   77d00:	mov	r0, r5
   77d04:	bl	560e4 <fputs@plt+0x44d30>
   77d08:	ldr	r0, [fp, #-60]	; 0xffffffc4
   77d0c:	cmp	r0, #2
   77d10:	ldr	r4, [fp, #-32]	; 0xffffffe0
   77d14:	ldr	r7, [fp, #-36]	; 0xffffffdc
   77d18:	ldr	r9, [fp, #-44]	; 0xffffffd4
   77d1c:	bcc	77d58 <fputs@plt+0x669a4>
   77d20:	mov	r6, #0
   77d24:	ldr	r1, [r9, r6, lsl #2]
   77d28:	mov	r0, r5
   77d2c:	bl	560e4 <fputs@plt+0x44d30>
   77d30:	add	r0, r4, r6
   77d34:	str	r0, [sp]
   77d38:	mov	r0, r5
   77d3c:	mov	r1, #47	; 0x2f
   77d40:	mov	r2, r7
   77d44:	mov	r3, r6
   77d48:	bl	4644c <fputs@plt+0x35098>
   77d4c:	add	r6, r6, #1
   77d50:	cmp	sl, r6
   77d54:	bne	77d24 <fputs@plt+0x66970>
   77d58:	mov	r0, r5
   77d5c:	mov	r1, r8
   77d60:	bl	58114 <fputs@plt+0x46d60>
   77d64:	ldr	r0, [sp, #20]
   77d68:	mov	r1, r9
   77d6c:	bl	13cb4 <fputs@plt+0x2900>
   77d70:	ldr	r9, [sp, #28]
   77d74:	ldr	r8, [fp, #-56]	; 0xffffffc8
   77d78:	ldr	sl, [fp, #-64]	; 0xffffffc0
   77d7c:	mov	r4, #0
   77d80:	ldr	r7, [sp, #68]	; 0x44
   77d84:	b	77da0 <fputs@plt+0x669ec>
   77d88:	str	r0, [sp, #64]	; 0x40
   77d8c:	str	r6, [sp, #56]	; 0x38
   77d90:	ldr	r7, [sp, #68]	; 0x44
   77d94:	ldr	r9, [sp, #28]
   77d98:	ldr	r8, [fp, #-56]	; 0xffffffc8
   77d9c:	mov	r4, #0
   77da0:	str	sl, [sp]
   77da4:	movw	r0, #15008	; 0x3aa0
   77da8:	movt	r0, #8
   77dac:	str	r0, [sp, #4]
   77db0:	mvn	r0, #4
   77db4:	str	r0, [sp, #8]
   77db8:	mov	r0, r5
   77dbc:	mov	r1, #35	; 0x23
   77dc0:	mov	r2, #1
   77dc4:	ldr	r6, [sp, #60]	; 0x3c
   77dc8:	mov	r3, r6
   77dcc:	bl	560f8 <fputs@plt+0x44d44>
   77dd0:	mov	r0, r5
   77dd4:	mov	r1, #2
   77dd8:	bl	1aaa0 <fputs@plt+0x96ec>
   77ddc:	mov	r0, r5
   77de0:	mov	r1, #7
   77de4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   77de8:	ldr	r3, [sp, #64]	; 0x40
   77dec:	bl	56a58 <fputs@plt+0x456a4>
   77df0:	mov	r0, r5
   77df4:	mov	r1, r6
   77df8:	ldr	r2, [sp, #24]
   77dfc:	bl	77f90 <fputs@plt+0x66bdc>
   77e00:	str	sl, [sp]
   77e04:	movw	r0, #31072	; 0x7960
   77e08:	movt	r0, #8
   77e0c:	stmib	sp, {r0, r4}
   77e10:	mov	r0, r5
   77e14:	mov	r1, #49	; 0x31
   77e18:	ldr	r4, [sp, #32]
   77e1c:	mov	r2, r4
   77e20:	mov	r3, #3
   77e24:	bl	560f8 <fputs@plt+0x44d44>
   77e28:	mov	r0, r5
   77e2c:	mov	r1, #74	; 0x4a
   77e30:	mov	r2, r9
   77e34:	mov	r3, r8
   77e38:	bl	56a58 <fputs@plt+0x456a4>
   77e3c:	str	r8, [sp]
   77e40:	mov	r0, r5
   77e44:	mov	r1, #75	; 0x4b
   77e48:	mov	r2, r9
   77e4c:	mov	r3, sl
   77e50:	bl	4644c <fputs@plt+0x35098>
   77e54:	mov	r0, r5
   77e58:	mov	r1, #8
   77e5c:	bl	1aaa0 <fputs@plt+0x96ec>
   77e60:	mov	r0, r5
   77e64:	ldr	r1, [sp, #56]	; 0x38
   77e68:	bl	560e4 <fputs@plt+0x44d30>
   77e6c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   77e70:	mov	r8, r4
   77e74:	ldr	r0, [fp, #-48]	; 0xffffffd0
   77e78:	ldr	r6, [sp, #36]	; 0x24
   77e7c:	ldr	r1, [r1, #20]
   77e80:	cmp	r1, #0
   77e84:	bne	77a58 <fputs@plt+0x666a4>
   77e88:	b	77e98 <fputs@plt+0x66ae4>
   77e8c:	mov	r7, #1
   77e90:	ldr	sl, [fp, #-64]	; 0xffffffc0
   77e94:	ldr	r0, [fp, #-48]	; 0xffffffd0
   77e98:	tst	r7, #255	; 0xff
   77e9c:	ldr	r2, [sp, #12]
   77ea0:	ldr	r7, [sp, #28]
   77ea4:	beq	778ec <fputs@plt+0x66538>
   77ea8:	cmp	r0, #0
   77eac:	bne	778ec <fputs@plt+0x66538>
   77eb0:	mov	r0, r5
   77eb4:	mov	r1, #50	; 0x32
   77eb8:	ldr	r6, [sp, #24]
   77ebc:	mov	r3, r6
   77ec0:	bl	56a58 <fputs@plt+0x456a4>
   77ec4:	mov	r0, r5
   77ec8:	mov	r1, #46	; 0x2e
   77ecc:	mov	r2, r6
   77ed0:	bl	57fcc <fputs@plt+0x46c18>
   77ed4:	mov	r9, r0
   77ed8:	ldr	r6, [fp, #-56]	; 0xffffffc8
   77edc:	mov	r4, sl
   77ee0:	mov	sl, #0
   77ee4:	mov	r0, r5
   77ee8:	mov	r1, #25
   77eec:	mov	r2, #0
   77ef0:	ldr	r3, [sp, #44]	; 0x2c
   77ef4:	bl	56a58 <fputs@plt+0x456a4>
   77ef8:	movw	r0, #31072	; 0x7960
   77efc:	movt	r0, #8
   77f00:	str	r4, [sp]
   77f04:	stmib	sp, {r0, sl}
   77f08:	mov	r0, r5
   77f0c:	mov	r1, #49	; 0x31
   77f10:	mov	r2, r8
   77f14:	mov	r3, #3
   77f18:	bl	560f8 <fputs@plt+0x44d44>
   77f1c:	mov	r0, r5
   77f20:	mov	r1, #74	; 0x4a
   77f24:	mov	r2, r7
   77f28:	mov	r3, r6
   77f2c:	bl	56a58 <fputs@plt+0x456a4>
   77f30:	str	r6, [sp]
   77f34:	mov	r0, r5
   77f38:	mov	r1, #75	; 0x4b
   77f3c:	mov	r2, r7
   77f40:	mov	r3, r4
   77f44:	bl	4644c <fputs@plt+0x35098>
   77f48:	mov	r0, r5
   77f4c:	mov	r1, #8
   77f50:	bl	1aaa0 <fputs@plt+0x96ec>
   77f54:	mov	r0, r5
   77f58:	mov	r1, r9
   77f5c:	sub	sp, fp, #28
   77f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77f64:	b	560e4 <fputs@plt+0x44d30>
   77f68:	push	{r4, sl, fp, lr}
   77f6c:	add	fp, sp, #8
   77f70:	mov	r4, r1
   77f74:	bl	56018 <fputs@plt+0x44c64>
   77f78:	cmp	r0, #0
   77f7c:	popeq	{r4, sl, fp, pc}
   77f80:	mov	r1, #124	; 0x7c
   77f84:	mov	r2, r4
   77f88:	pop	{r4, sl, fp, lr}
   77f8c:	b	57fcc <fputs@plt+0x46c18>
   77f90:	push	{r4, sl, fp, lr}
   77f94:	add	fp, sp, #8
   77f98:	sub	sp, sp, #16
   77f9c:	mov	r3, r1
   77fa0:	mov	r4, r0
   77fa4:	mvn	r0, #4
   77fa8:	movw	r1, #15036	; 0x3abc
   77fac:	movt	r1, #8
   77fb0:	str	r2, [sp]
   77fb4:	str	r1, [sp, #4]
   77fb8:	str	r0, [sp, #8]
   77fbc:	mov	r0, r4
   77fc0:	mov	r1, #35	; 0x23
   77fc4:	mov	r2, #0
   77fc8:	bl	560f8 <fputs@plt+0x44d44>
   77fcc:	mov	r0, r4
   77fd0:	mov	r1, #1
   77fd4:	sub	sp, fp, #8
   77fd8:	pop	{r4, sl, fp, lr}
   77fdc:	b	1aaa0 <fputs@plt+0x96ec>
   77fe0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   77fe4:	add	fp, sp, #24
   77fe8:	mov	r6, r2
   77fec:	mov	r9, r0
   77ff0:	ldr	r0, [r2]
   77ff4:	bl	18778 <fputs@plt+0x73c4>
   77ff8:	mov	r5, r0
   77ffc:	ldr	r0, [r6, #4]
   78000:	add	r1, r5, #1
   78004:	bic	r4, r1, #1
   78008:	bl	18778 <fputs@plt+0x73c4>
   7800c:	mov	r8, r0
   78010:	mov	r0, #56	; 0x38
   78014:	add	r6, r0, r4, lsl #3
   78018:	mov	r0, r9
   7801c:	bl	194c4 <fputs@plt+0x8110>
   78020:	mov	r7, r0
   78024:	asr	r3, r6, #31
   78028:	mov	r2, r6
   7802c:	bl	19680 <fputs@plt+0x82cc>
   78030:	cmp	r0, #0
   78034:	beq	78078 <fputs@plt+0x66cc4>
   78038:	mov	r1, r0
   7803c:	mov	r0, #0
   78040:	str	r0, [r1]
   78044:	str	r7, [r1, #52]	; 0x34
   78048:	str	r5, [r1, #8]
   7804c:	str	r8, [r1, #12]
   78050:	add	r0, r1, #56	; 0x38
   78054:	add	r2, r0, r4, lsl #2
   78058:	str	r2, [r1, #20]
   7805c:	str	r0, [r1, #24]
   78060:	movw	r3, #32900	; 0x8084
   78064:	movt	r3, #7
   78068:	mov	r0, r9
   7806c:	mov	r2, #56	; 0x38
   78070:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   78074:	b	18a10 <fputs@plt+0x765c>
   78078:	mov	r0, r9
   7807c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   78080:	b	19050 <fputs@plt+0x7c9c>
   78084:	mov	r1, r0
   78088:	ldr	r0, [r0, #52]	; 0x34
   7808c:	b	13cb4 <fputs@plt+0x2900>
   78090:	push	{r4, r5, fp, lr}
   78094:	add	fp, sp, #8
   78098:	mov	r5, r2
   7809c:	ldr	r0, [r2]
   780a0:	bl	18594 <fputs@plt+0x71e0>
   780a4:	mov	r4, r0
   780a8:	ldr	r0, [r5, #4]
   780ac:	bl	18778 <fputs@plt+0x73c4>
   780b0:	ldr	r1, [r4]
   780b4:	cmp	r1, #0
   780b8:	beq	7811c <fputs@plt+0x66d68>
   780bc:	cmp	r0, #1
   780c0:	blt	780e0 <fputs@plt+0x66d2c>
   780c4:	ldr	r1, [r4, #20]
   780c8:	mov	r2, r0
   780cc:	ldr	r3, [r1]
   780d0:	add	r3, r3, #1
   780d4:	str	r3, [r1], #4
   780d8:	subs	r2, r2, #1
   780dc:	bne	780cc <fputs@plt+0x66d18>
   780e0:	ldr	r1, [r4, #8]
   780e4:	cmp	r0, r1
   780e8:	bge	78148 <fputs@plt+0x66d94>
   780ec:	ldr	r1, [r4, #20]
   780f0:	ldr	r2, [r4, #24]
   780f4:	mov	r3, #1
   780f8:	ldr	r5, [r2, r0, lsl #2]
   780fc:	add	r5, r5, #1
   78100:	str	r5, [r2, r0, lsl #2]
   78104:	str	r3, [r1, r0, lsl #2]
   78108:	add	r0, r0, #1
   7810c:	ldr	r5, [r4, #8]
   78110:	cmp	r0, r5
   78114:	blt	780f8 <fputs@plt+0x66d44>
   78118:	b	78148 <fputs@plt+0x66d94>
   7811c:	ldr	r0, [r4, #8]
   78120:	cmp	r0, #1
   78124:	blt	78148 <fputs@plt+0x66d94>
   78128:	ldr	r0, [r4, #20]
   7812c:	mov	r1, #0
   78130:	mov	r2, #1
   78134:	str	r2, [r0, r1, lsl #2]
   78138:	add	r1, r1, #1
   7813c:	ldr	r3, [r4, #8]
   78140:	cmp	r1, r3
   78144:	blt	78134 <fputs@plt+0x66d80>
   78148:	ldr	r0, [r4]
   7814c:	add	r0, r0, #1
   78150:	str	r0, [r4]
   78154:	pop	{r4, r5, fp, pc}
   78158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7815c:	add	fp, sp, #28
   78160:	sub	sp, sp, #12
   78164:	mov	r8, r0
   78168:	ldr	r0, [r2]
   7816c:	bl	18594 <fputs@plt+0x71e0>
   78170:	mov	r5, r0
   78174:	ldr	r0, [r0, #12]
   78178:	mov	r1, #25
   7817c:	mul	r0, r0, r1
   78180:	add	r0, r0, #25
   78184:	asr	r1, r0, #31
   78188:	bl	167c0 <fputs@plt+0x540c>
   7818c:	cmp	r0, #0
   78190:	beq	78254 <fputs@plt+0x66ea0>
   78194:	mov	r9, r0
   78198:	ldr	r0, [r5]
   7819c:	mov	sl, #0
   781a0:	stm	sp, {r0, sl}
   781a4:	movw	r2, #31106	; 0x7982
   781a8:	movt	r2, #8
   781ac:	mov	r0, #24
   781b0:	mov	r1, r9
   781b4:	bl	158b8 <fputs@plt+0x4504>
   781b8:	ldr	r0, [r5, #12]
   781bc:	cmp	r0, #1
   781c0:	blt	78234 <fputs@plt+0x66e80>
   781c4:	mov	r0, r9
   781c8:	bl	1358c <fputs@plt+0x21d8>
   781cc:	add	r7, r9, r0
   781d0:	movw	r4, #31105	; 0x7981
   781d4:	movt	r4, #8
   781d8:	mov	r6, #0
   781dc:	ldr	r0, [r5]
   781e0:	ldr	r1, [r5, #24]
   781e4:	ldr	r1, [r1, r6, lsl #2]
   781e8:	add	r2, r1, #1
   781ec:	adds	r0, r2, r0
   781f0:	adc	r1, sl, #0
   781f4:	subs	r0, r0, #1
   781f8:	sbc	r1, r1, #0
   781fc:	mov	r3, #0
   78200:	bl	7db2c <fputs@plt+0x6c778>
   78204:	stm	sp, {r0, r1}
   78208:	mov	r0, #24
   7820c:	mov	r1, r7
   78210:	mov	r2, r4
   78214:	bl	158b8 <fputs@plt+0x4504>
   78218:	mov	r0, r7
   7821c:	bl	1358c <fputs@plt+0x21d8>
   78220:	add	r7, r7, r0
   78224:	add	r6, r6, #1
   78228:	ldr	r0, [r5, #12]
   7822c:	cmp	r6, r0
   78230:	blt	781dc <fputs@plt+0x66e28>
   78234:	movw	r3, #16744	; 0x4168
   78238:	movt	r3, #1
   7823c:	mov	r0, r8
   78240:	mov	r1, r9
   78244:	mvn	r2, #0
   78248:	sub	sp, fp, #28
   7824c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78250:	b	18dc4 <fputs@plt+0x7a10>
   78254:	mov	r0, r8
   78258:	sub	sp, fp, #28
   7825c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78260:	b	19050 <fputs@plt+0x7c9c>
   78264:	push	{r4, r5, r6, sl, fp, lr}
   78268:	add	fp, sp, #16
   7826c:	mov	r4, r1
   78270:	mov	r5, r0
   78274:	mov	r0, r1
   78278:	bl	1358c <fputs@plt+0x21d8>
   7827c:	mov	r6, #0
   78280:	cmp	r0, #7
   78284:	blt	782a4 <fputs@plt+0x66ef0>
   78288:	movw	r1, #23729	; 0x5cb1
   7828c:	movt	r1, #8
   78290:	mov	r0, r4
   78294:	mov	r2, #7
   78298:	bl	134ec <fputs@plt+0x2138>
   7829c:	cmp	r0, #0
   782a0:	beq	782ac <fputs@plt+0x66ef8>
   782a4:	mov	r0, r6
   782a8:	pop	{r4, r5, r6, sl, fp, pc}
   782ac:	movw	r1, #31800	; 0x7c38
   782b0:	movt	r1, #8
   782b4:	mov	r0, r5
   782b8:	mov	r2, r4
   782bc:	bl	1a8e8 <fputs@plt+0x9534>
   782c0:	mov	r6, #1
   782c4:	mov	r0, r6
   782c8:	pop	{r4, r5, r6, sl, fp, pc}
   782cc:	push	{r4, r5, fp, lr}
   782d0:	add	fp, sp, #8
   782d4:	mov	r4, r0
   782d8:	mov	r0, r1
   782dc:	bl	6216c <fputs@plt+0x50db8>
   782e0:	cmp	r0, #0
   782e4:	moveq	r1, #0
   782e8:	moveq	r0, r1
   782ec:	popeq	{r4, r5, fp, pc}
   782f0:	mov	r5, r0
   782f4:	mov	r1, #0
   782f8:	ldr	r0, [r4]
   782fc:	ldr	r2, [r5]
   78300:	ldr	r2, [r2]
   78304:	bl	784d4 <fputs@plt+0x67120>
   78308:	mov	r1, r0
   7830c:	ldr	r5, [r5, #12]
   78310:	cmp	r5, #0
   78314:	bne	782f8 <fputs@plt+0x66f44>
   78318:	mov	r0, r1
   7831c:	pop	{r4, r5, fp, pc}
   78320:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   78324:	add	fp, sp, #24
   78328:	mov	r8, r0
   7832c:	ldr	r5, [r0]
   78330:	ldr	r0, [r5, #16]
   78334:	ldr	r4, [r0, #28]
   78338:	ldr	r0, [r1, #64]	; 0x40
   7833c:	cmp	r0, r4
   78340:	beq	783bc <fputs@plt+0x67008>
   78344:	mov	r0, r8
   78348:	bl	6217c <fputs@plt+0x50dc8>
   7834c:	cmp	r0, #0
   78350:	beq	783bc <fputs@plt+0x67008>
   78354:	mov	r7, r0
   78358:	mov	r6, #0
   7835c:	ldr	r0, [r7, #20]
   78360:	cmp	r0, r4
   78364:	bne	7837c <fputs@plt+0x66fc8>
   78368:	ldr	r2, [r7]
   7836c:	mov	r0, r5
   78370:	mov	r1, r6
   78374:	bl	784d4 <fputs@plt+0x67120>
   78378:	mov	r6, r0
   7837c:	ldr	r7, [r7, #32]
   78380:	cmp	r7, #0
   78384:	bne	7835c <fputs@plt+0x66fa8>
   78388:	cmp	r6, #0
   7838c:	beq	783bc <fputs@plt+0x67008>
   78390:	ldr	r0, [r8]
   78394:	movw	r1, #31842	; 0x7c62
   78398:	movt	r1, #8
   7839c:	mov	r2, r6
   783a0:	bl	1a96c <fputs@plt+0x95b8>
   783a4:	mov	r5, r0
   783a8:	ldr	r0, [r8]
   783ac:	mov	r1, r6
   783b0:	bl	13cb4 <fputs@plt+0x2900>
   783b4:	mov	r0, r5
   783b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   783bc:	mov	r0, #0
   783c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   783c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   783c8:	add	fp, sp, #28
   783cc:	sub	sp, sp, #12
   783d0:	mov	r8, r2
   783d4:	mov	sl, r1
   783d8:	mov	r6, r0
   783dc:	bl	56018 <fputs@plt+0x44c64>
   783e0:	cmp	r0, #0
   783e4:	beq	784cc <fputs@plt+0x67118>
   783e8:	mov	r4, r0
   783ec:	ldr	r1, [sl, #64]	; 0x40
   783f0:	ldr	r0, [r6]
   783f4:	bl	1aa0c <fputs@plt+0x9658>
   783f8:	mov	r9, r0
   783fc:	mov	r0, r6
   78400:	mov	r1, sl
   78404:	bl	6217c <fputs@plt+0x50dc8>
   78408:	cmp	r0, #0
   7840c:	beq	78450 <fputs@plt+0x6709c>
   78410:	mov	r7, r0
   78414:	mov	r5, #0
   78418:	ldr	r1, [r7, #20]
   7841c:	ldr	r0, [r6]
   78420:	bl	1aa0c <fputs@plt+0x9658>
   78424:	mov	r2, r0
   78428:	ldr	r0, [r7]
   7842c:	str	r5, [sp]
   78430:	stmib	sp, {r0, r5}
   78434:	mov	r0, r4
   78438:	mov	r1, #127	; 0x7f
   7843c:	mov	r3, #0
   78440:	bl	560f8 <fputs@plt+0x44d44>
   78444:	ldr	r7, [r7, #32]
   78448:	cmp	r7, #0
   7844c:	bne	78418 <fputs@plt+0x67064>
   78450:	ldr	r0, [sl]
   78454:	mov	r1, #0
   78458:	str	r1, [sp]
   7845c:	stmib	sp, {r0, r1}
   78460:	mov	r0, r4
   78464:	mov	r1, #125	; 0x7d
   78468:	mov	r2, r9
   7846c:	mov	r3, #0
   78470:	bl	560f8 <fputs@plt+0x44d44>
   78474:	ldr	r0, [r6]
   78478:	movw	r1, #31866	; 0x7c7a
   7847c:	movt	r1, #8
   78480:	mov	r2, r8
   78484:	bl	1a96c <fputs@plt+0x95b8>
   78488:	cmp	r0, #0
   7848c:	beq	784cc <fputs@plt+0x67118>
   78490:	mov	r2, r0
   78494:	mov	r0, r4
   78498:	mov	r1, r9
   7849c:	bl	5c9a4 <fputs@plt+0x4b5f0>
   784a0:	mov	r0, r6
   784a4:	mov	r1, sl
   784a8:	bl	78320 <fputs@plt+0x66f6c>
   784ac:	cmp	r0, #0
   784b0:	beq	784cc <fputs@plt+0x67118>
   784b4:	mov	r2, r0
   784b8:	mov	r0, r4
   784bc:	mov	r1, #1
   784c0:	sub	sp, fp, #28
   784c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   784c8:	b	5c9a4 <fputs@plt+0x4b5f0>
   784cc:	sub	sp, fp, #28
   784d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   784d4:	push	{r4, r5, r6, sl, fp, lr}
   784d8:	add	fp, sp, #16
   784dc:	mov	r3, r2
   784e0:	mov	r4, r0
   784e4:	cmp	r1, #0
   784e8:	beq	7851c <fputs@plt+0x67168>
   784ec:	mov	r5, r1
   784f0:	movw	r1, #31828	; 0x7c54
   784f4:	movt	r1, #8
   784f8:	mov	r0, r4
   784fc:	mov	r2, r5
   78500:	bl	1a96c <fputs@plt+0x95b8>
   78504:	mov	r6, r0
   78508:	mov	r0, r4
   7850c:	mov	r1, r5
   78510:	bl	13cb4 <fputs@plt+0x2900>
   78514:	mov	r0, r6
   78518:	pop	{r4, r5, r6, sl, fp, pc}
   7851c:	movw	r1, #26769	; 0x6891
   78520:	movt	r1, #8
   78524:	mov	r0, r4
   78528:	mov	r2, r3
   7852c:	pop	{r4, r5, r6, sl, fp, lr}
   78530:	b	1a96c <fputs@plt+0x95b8>
   78534:	push	{r4, r5, fp, lr}
   78538:	add	fp, sp, #8
   7853c:	ldr	r1, [r0, #516]	; 0x204
   78540:	cmp	r1, #0
   78544:	ldrne	r4, [r0, #488]	; 0x1e8
   78548:	cmpne	r4, #0
   7854c:	popeq	{r4, r5, fp, pc}
   78550:	ldr	r5, [r0]
   78554:	ldr	r2, [r0, #520]	; 0x208
   78558:	asr	r3, r2, #31
   7855c:	mov	r0, r5
   78560:	bl	46610 <fputs@plt+0x3525c>
   78564:	mov	r2, r0
   78568:	mov	r0, r5
   7856c:	mov	r1, r4
   78570:	pop	{r4, r5, fp, lr}
   78574:	b	46a08 <fputs@plt+0x35654>
   78578:	push	{r4, sl, fp, lr}
   7857c:	add	fp, sp, #8
   78580:	mov	r4, r0
   78584:	ldr	r0, [r2]
   78588:	bl	18684 <fputs@plt+0x72d0>
   7858c:	cmp	r0, #0
   78590:	popeq	{r4, sl, fp, pc}
   78594:	bl	13468 <fputs@plt+0x20b4>
   78598:	mov	r1, r0
   7859c:	mov	r0, r4
   785a0:	pop	{r4, sl, fp, lr}
   785a4:	b	18d38 <fputs@plt+0x7984>
   785a8:	push	{r4, sl, fp, lr}
   785ac:	add	fp, sp, #8
   785b0:	mov	r4, r0
   785b4:	ldr	r0, [r2]
   785b8:	bl	18778 <fputs@plt+0x73c4>
   785bc:	bl	135c4 <fputs@plt+0x2210>
   785c0:	mov	r1, r0
   785c4:	mov	r0, r4
   785c8:	mvn	r2, #0
   785cc:	mov	r3, #0
   785d0:	pop	{r4, sl, fp, lr}
   785d4:	b	18dc4 <fputs@plt+0x7a10>
   785d8:	movw	r1, #2624	; 0xa40
   785dc:	movt	r1, #8
   785e0:	mvn	r2, #0
   785e4:	mov	r3, #0
   785e8:	b	18dc4 <fputs@plt+0x7a10>
   785ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   785f0:	add	fp, sp, #28
   785f4:	sub	sp, sp, #12
   785f8:	mov	r4, r2
   785fc:	mov	r7, r1
   78600:	mov	r8, r0
   78604:	ldr	r5, [r2]
   78608:	mov	r0, r5
   7860c:	bl	18874 <fputs@plt+0x74c0>
   78610:	cmp	r0, #5
   78614:	beq	78830 <fputs@plt+0x6747c>
   78618:	mov	r0, r5
   7861c:	bl	18684 <fputs@plt+0x72d0>
   78620:	cmp	r0, #0
   78624:	beq	78830 <fputs@plt+0x6747c>
   78628:	mov	r5, r0
   7862c:	ldr	r0, [r4]
   78630:	bl	1868c <fputs@plt+0x72d8>
   78634:	mov	r6, r0
   78638:	cmp	r7, #1
   7863c:	bne	7874c <fputs@plt+0x67398>
   78640:	str	r8, [sp, #8]
   78644:	mov	r0, #0
   78648:	str	r0, [sp, #4]
   7864c:	movw	r8, #15694	; 0x3d4e
   78650:	movt	r8, #8
   78654:	movw	r7, #15696	; 0x3d50
   78658:	movt	r7, #8
   7865c:	mov	r9, #1
   78660:	ldr	r0, [sp, #8]
   78664:	bl	194b8 <fputs@plt+0x8104>
   78668:	cmp	r6, #1
   7866c:	str	r0, [sp]
   78670:	blt	786d4 <fputs@plt+0x67320>
   78674:	ands	r0, r0, #1
   78678:	beq	786d4 <fputs@plt+0x67320>
   7867c:	mov	sl, #0
   78680:	ldrb	r4, [r8, sl]
   78684:	cmp	r6, r4
   78688:	blt	786a4 <fputs@plt+0x672f0>
   7868c:	ldr	r1, [r7, sl, lsl #2]
   78690:	mov	r0, r5
   78694:	mov	r2, r4
   78698:	bl	110e4 <memcmp@plt>
   7869c:	cmp	r0, #0
   786a0:	beq	786b8 <fputs@plt+0x67304>
   786a4:	add	sl, sl, #1
   786a8:	cmp	sl, r9
   786ac:	bcc	78680 <fputs@plt+0x672cc>
   786b0:	mov	r0, #0
   786b4:	b	786bc <fputs@plt+0x67308>
   786b8:	mov	r0, #1
   786bc:	cmp	r0, #0
   786c0:	addne	r5, r5, r4
   786c4:	subne	r6, r6, r4
   786c8:	beq	786d4 <fputs@plt+0x67320>
   786cc:	cmp	r6, #0
   786d0:	bgt	7867c <fputs@plt+0x672c8>
   786d4:	ldr	r0, [sp]
   786d8:	tst	r0, #2
   786dc:	beq	78730 <fputs@plt+0x6737c>
   786e0:	cmp	r6, #1
   786e4:	blt	78730 <fputs@plt+0x6737c>
   786e8:	mov	r4, #0
   786ec:	ldrb	r2, [r8, r4]
   786f0:	cmp	r6, r2
   786f4:	blt	78710 <fputs@plt+0x6735c>
   786f8:	ldr	r1, [r7, r4, lsl #2]
   786fc:	sub	sl, r6, r2
   78700:	add	r0, r5, sl
   78704:	bl	110e4 <memcmp@plt>
   78708:	cmp	r0, #0
   7870c:	beq	78720 <fputs@plt+0x6736c>
   78710:	add	r4, r4, #1
   78714:	cmp	r4, r9
   78718:	bcc	786ec <fputs@plt+0x67338>
   7871c:	b	78730 <fputs@plt+0x6737c>
   78720:	cmp	sl, #0
   78724:	mov	r6, sl
   78728:	bgt	786e8 <fputs@plt+0x67334>
   7872c:	b	78734 <fputs@plt+0x67380>
   78730:	mov	sl, r6
   78734:	ldr	r0, [sp, #4]
   78738:	cmp	r0, #0
   7873c:	movne	r0, r7
   78740:	blne	14168 <fputs@plt+0x2db4>
   78744:	ldr	r8, [sp, #8]
   78748:	b	7883c <fputs@plt+0x67488>
   7874c:	ldr	r0, [r4, #4]
   78750:	bl	18684 <fputs@plt+0x72d0>
   78754:	cmp	r0, #0
   78758:	beq	78830 <fputs@plt+0x6747c>
   7875c:	mov	r9, r0
   78760:	ldrb	r1, [r0]
   78764:	cmp	r1, #0
   78768:	beq	78838 <fputs@plt+0x67484>
   7876c:	mov	r4, #0
   78770:	mov	r0, r9
   78774:	uxtb	r1, r1
   78778:	cmp	r1, #192	; 0xc0
   7877c:	bcc	78794 <fputs@plt+0x673e0>
   78780:	ldrb	r1, [r0, #1]!
   78784:	and	r2, r1, #192	; 0xc0
   78788:	cmp	r2, #128	; 0x80
   7878c:	beq	78780 <fputs@plt+0x673cc>
   78790:	b	7879c <fputs@plt+0x673e8>
   78794:	add	r0, r0, #1
   78798:	ldrb	r1, [r0]
   7879c:	add	r4, r4, #1
   787a0:	cmp	r1, #0
   787a4:	bne	78774 <fputs@plt+0x673c0>
   787a8:	mov	r0, #5
   787ac:	umull	r2, r3, r4, r0
   787b0:	mov	r0, r8
   787b4:	bl	7a140 <fputs@plt+0x68d8c>
   787b8:	cmp	r0, #0
   787bc:	beq	78830 <fputs@plt+0x6747c>
   787c0:	mov	r7, r0
   787c4:	ldrb	r0, [r9]
   787c8:	cmp	r0, #0
   787cc:	beq	78838 <fputs@plt+0x67484>
   787d0:	str	r8, [sp, #8]
   787d4:	add	r8, r7, r4, lsl #2
   787d8:	mov	r1, r9
   787dc:	mov	r9, #0
   787e0:	str	r1, [sp, #4]
   787e4:	mov	r0, r1
   787e8:	str	r1, [r7, r9, lsl #2]
   787ec:	ldrb	r2, [r0], #1
   787f0:	cmp	r2, #192	; 0xc0
   787f4:	bcc	7880c <fputs@plt+0x67458>
   787f8:	mov	r0, r1
   787fc:	ldrb	r1, [r0, #1]!
   78800:	and	r1, r1, #192	; 0xc0
   78804:	cmp	r1, #128	; 0x80
   78808:	beq	787fc <fputs@plt+0x67448>
   7880c:	ldr	r1, [r7, r9, lsl #2]
   78810:	sub	r1, r0, r1
   78814:	strb	r1, [r8, r9]
   78818:	add	r9, r9, #1
   7881c:	ldrb	r1, [r0]
   78820:	cmp	r1, #0
   78824:	mov	r1, r0
   78828:	bne	787e8 <fputs@plt+0x67434>
   7882c:	b	78660 <fputs@plt+0x672ac>
   78830:	sub	sp, fp, #28
   78834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78838:	mov	sl, r6
   7883c:	mov	r0, r8
   78840:	mov	r1, r5
   78844:	mov	r2, sl
   78848:	mvn	r3, #0
   7884c:	sub	sp, fp, #28
   78850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78854:	b	18dc4 <fputs@plt+0x7a10>
   78858:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7885c:	add	fp, sp, #28
   78860:	sub	sp, sp, #4
   78864:	mov	r4, r2
   78868:	mov	r9, r1
   7886c:	mov	r5, r0
   78870:	bl	194b8 <fputs@plt+0x8104>
   78874:	mov	r7, r0
   78878:	str	r5, [sp]
   7887c:	mov	r0, r5
   78880:	bl	7a19c <fputs@plt+0x68de8>
   78884:	mov	sl, r0
   78888:	ldr	r0, [r4]
   7888c:	cmp	r7, #0
   78890:	mvnne	r7, #0
   78894:	bl	18874 <fputs@plt+0x74c0>
   78898:	cmp	r0, #5
   7889c:	beq	78904 <fputs@plt+0x67550>
   788a0:	mov	r5, #0
   788a4:	cmp	r9, #2
   788a8:	blt	788f0 <fputs@plt+0x6753c>
   788ac:	mov	r5, #0
   788b0:	mov	r8, #1
   788b4:	ldr	r6, [r4, r8, lsl #2]
   788b8:	mov	r0, r6
   788bc:	bl	18874 <fputs@plt+0x74c0>
   788c0:	cmp	r0, #5
   788c4:	beq	78904 <fputs@plt+0x67550>
   788c8:	ldr	r0, [r4, r5, lsl #2]
   788cc:	mov	r1, r6
   788d0:	mov	r2, sl
   788d4:	bl	38e8c <fputs@plt+0x27ad8>
   788d8:	eor	r0, r0, r7
   788dc:	cmn	r0, #1
   788e0:	movgt	r5, r8
   788e4:	add	r8, r8, #1
   788e8:	cmp	r8, r9
   788ec:	blt	788b4 <fputs@plt+0x67500>
   788f0:	ldr	r1, [r4, r5, lsl #2]
   788f4:	ldr	r0, [sp]
   788f8:	sub	sp, fp, #28
   788fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78900:	b	18e7c <fputs@plt+0x7ac8>
   78904:	sub	sp, fp, #28
   78908:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7890c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   78910:	add	fp, sp, #24
   78914:	mov	r7, r2
   78918:	mov	r5, r0
   7891c:	ldr	r4, [r2]
   78920:	mov	r1, #40	; 0x28
   78924:	bl	194d0 <fputs@plt+0x811c>
   78928:	cmp	r0, #0
   7892c:	beq	7895c <fputs@plt+0x675a8>
   78930:	mov	r6, r0
   78934:	ldr	r0, [r7]
   78938:	bl	18874 <fputs@plt+0x74c0>
   7893c:	ldrh	r1, [r6, #8]
   78940:	cmp	r0, #5
   78944:	bne	78960 <fputs@plt+0x675ac>
   78948:	cmp	r1, #0
   7894c:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   78950:	mov	r0, r5
   78954:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   78958:	b	7a1b8 <fputs@plt+0x68e04>
   7895c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   78960:	cmp	r1, #0
   78964:	beq	789b4 <fputs@plt+0x67600>
   78968:	mov	r0, r5
   7896c:	bl	7a19c <fputs@plt+0x68de8>
   78970:	mov	r7, r0
   78974:	mov	r0, r5
   78978:	bl	194b8 <fputs@plt+0x8104>
   7897c:	mov	r8, r0
   78980:	mov	r0, r6
   78984:	mov	r1, r4
   78988:	mov	r2, r7
   7898c:	bl	38e8c <fputs@plt+0x27ad8>
   78990:	cmp	r8, #0
   78994:	beq	789a0 <fputs@plt+0x675ec>
   78998:	cmp	r0, #0
   7899c:	blt	789c0 <fputs@plt+0x6760c>
   789a0:	cmp	r0, #1
   789a4:	blt	78950 <fputs@plt+0x6759c>
   789a8:	cmp	r8, #0
   789ac:	beq	789c0 <fputs@plt+0x6760c>
   789b0:	b	78950 <fputs@plt+0x6759c>
   789b4:	mov	r0, r5
   789b8:	bl	194c4 <fputs@plt+0x8110>
   789bc:	str	r0, [r6, #32]
   789c0:	mov	r0, r6
   789c4:	mov	r1, r4
   789c8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   789cc:	b	18e84 <fputs@plt+0x7ad0>
   789d0:	push	{r4, r5, fp, lr}
   789d4:	add	fp, sp, #8
   789d8:	mov	r4, r0
   789dc:	mov	r1, #0
   789e0:	bl	194d0 <fputs@plt+0x811c>
   789e4:	cmp	r0, #0
   789e8:	popeq	{r4, r5, fp, pc}
   789ec:	mov	r5, r0
   789f0:	ldrh	r0, [r0, #8]
   789f4:	cmp	r0, #0
   789f8:	beq	78a08 <fputs@plt+0x67654>
   789fc:	mov	r0, r4
   78a00:	mov	r1, r5
   78a04:	bl	18e7c <fputs@plt+0x7ac8>
   78a08:	mov	r0, r5
   78a0c:	pop	{r4, r5, fp, lr}
   78a10:	b	18570 <fputs@plt+0x71bc>
   78a14:	push	{r4, sl, fp, lr}
   78a18:	add	fp, sp, #8
   78a1c:	mov	r4, r0
   78a20:	ldr	r0, [r2]
   78a24:	bl	18874 <fputs@plt+0x74c0>
   78a28:	sub	r0, r0, #1
   78a2c:	cmp	r0, #3
   78a30:	bhi	78a44 <fputs@plt+0x67690>
   78a34:	movw	r1, #16788	; 0x4194
   78a38:	movt	r1, #8
   78a3c:	ldr	r1, [r1, r0, lsl #2]
   78a40:	b	78a4c <fputs@plt+0x67698>
   78a44:	movw	r1, #17655	; 0x44f7
   78a48:	movt	r1, #8
   78a4c:	mov	r0, r4
   78a50:	mvn	r2, #0
   78a54:	mov	r3, #0
   78a58:	pop	{r4, sl, fp, lr}
   78a5c:	b	18dc4 <fputs@plt+0x7a10>
   78a60:	push	{r4, r5, fp, lr}
   78a64:	add	fp, sp, #8
   78a68:	mov	r4, r0
   78a6c:	ldr	r5, [r2]
   78a70:	mov	r0, r5
   78a74:	bl	18874 <fputs@plt+0x74c0>
   78a78:	sub	r1, r0, #1
   78a7c:	cmp	r1, #2
   78a80:	bcc	78a94 <fputs@plt+0x676e0>
   78a84:	cmp	r0, #3
   78a88:	beq	78aa4 <fputs@plt+0x676f0>
   78a8c:	cmp	r0, #4
   78a90:	bne	78b0c <fputs@plt+0x67758>
   78a94:	mov	r0, r5
   78a98:	bl	1868c <fputs@plt+0x72d8>
   78a9c:	mov	r1, r0
   78aa0:	b	78b00 <fputs@plt+0x6774c>
   78aa4:	mov	r0, r5
   78aa8:	bl	18684 <fputs@plt+0x72d0>
   78aac:	cmp	r0, #0
   78ab0:	popeq	{r4, r5, fp, pc}
   78ab4:	ldrb	r2, [r0]
   78ab8:	mov	r1, #0
   78abc:	cmp	r2, #0
   78ac0:	bne	78ad4 <fputs@plt+0x67720>
   78ac4:	b	78b00 <fputs@plt+0x6774c>
   78ac8:	add	r1, r1, #1
   78acc:	cmp	r2, #0
   78ad0:	beq	78b00 <fputs@plt+0x6774c>
   78ad4:	uxtb	r2, r2
   78ad8:	cmp	r2, #192	; 0xc0
   78adc:	bcc	78af4 <fputs@plt+0x67740>
   78ae0:	ldrb	r2, [r0, #1]!
   78ae4:	and	r3, r2, #192	; 0xc0
   78ae8:	cmp	r3, #128	; 0x80
   78aec:	beq	78ae0 <fputs@plt+0x6772c>
   78af0:	b	78ac8 <fputs@plt+0x67714>
   78af4:	add	r0, r0, #1
   78af8:	ldrb	r2, [r0]
   78afc:	b	78ac8 <fputs@plt+0x67714>
   78b00:	mov	r0, r4
   78b04:	pop	{r4, r5, fp, lr}
   78b08:	b	18d38 <fputs@plt+0x7984>
   78b0c:	mov	r0, r4
   78b10:	pop	{r4, r5, fp, lr}
   78b14:	b	18d88 <fputs@plt+0x79d4>
   78b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78b1c:	add	fp, sp, #28
   78b20:	sub	sp, sp, #4
   78b24:	mov	r4, r2
   78b28:	mov	r6, r0
   78b2c:	ldr	r5, [r2]
   78b30:	mov	r0, r5
   78b34:	bl	18874 <fputs@plt+0x74c0>
   78b38:	mov	r7, r0
   78b3c:	ldr	r0, [r4, #4]
   78b40:	bl	18874 <fputs@plt+0x74c0>
   78b44:	cmp	r7, #5
   78b48:	movne	r9, r0
   78b4c:	cmpne	r0, #5
   78b50:	bne	78b5c <fputs@plt+0x677a8>
   78b54:	sub	sp, fp, #28
   78b58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78b5c:	str	r6, [sp]
   78b60:	mov	r0, r5
   78b64:	bl	1868c <fputs@plt+0x72d8>
   78b68:	mov	r5, r0
   78b6c:	ldr	r0, [r4, #4]
   78b70:	bl	1868c <fputs@plt+0x72d8>
   78b74:	mov	r6, r0
   78b78:	ldr	r0, [r4]
   78b7c:	cmp	r7, #4
   78b80:	cmpeq	r9, #4
   78b84:	beq	78ba4 <fputs@plt+0x677f0>
   78b88:	bl	18684 <fputs@plt+0x72d0>
   78b8c:	mov	r7, r0
   78b90:	ldr	r0, [r4, #4]
   78b94:	bl	18684 <fputs@plt+0x72d0>
   78b98:	mov	sl, r0
   78b9c:	mov	r4, #1
   78ba0:	b	78bbc <fputs@plt+0x67808>
   78ba4:	bl	18594 <fputs@plt+0x71e0>
   78ba8:	mov	r7, r0
   78bac:	ldr	r0, [r4, #4]
   78bb0:	bl	18594 <fputs@plt+0x71e0>
   78bb4:	mov	sl, r0
   78bb8:	mov	r4, #0
   78bbc:	mov	r8, #0
   78bc0:	cmp	r6, r5
   78bc4:	bgt	78c34 <fputs@plt+0x67880>
   78bc8:	mov	r9, #1
   78bcc:	mov	r0, r7
   78bd0:	mov	r1, sl
   78bd4:	mov	r2, r6
   78bd8:	bl	110e4 <memcmp@plt>
   78bdc:	cmp	r0, #0
   78be0:	beq	78c30 <fputs@plt+0x6787c>
   78be4:	add	r2, r7, #1
   78be8:	add	r1, r5, #1
   78bec:	add	r9, r9, #1
   78bf0:	mov	r0, r1
   78bf4:	mov	r7, r2
   78bf8:	cmp	r4, #0
   78bfc:	beq	78c1c <fputs@plt+0x67868>
   78c00:	sub	r1, r0, #1
   78c04:	mov	r2, r7
   78c08:	ldrb	r3, [r2], #1
   78c0c:	and	r3, r3, #192	; 0xc0
   78c10:	cmp	r3, #128	; 0x80
   78c14:	beq	78bf0 <fputs@plt+0x6783c>
   78c18:	b	78c20 <fputs@plt+0x6786c>
   78c1c:	mov	r1, r5
   78c20:	sub	r5, r0, #2
   78c24:	cmp	r6, r1
   78c28:	blt	78bcc <fputs@plt+0x67818>
   78c2c:	b	78c34 <fputs@plt+0x67880>
   78c30:	mov	r8, r9
   78c34:	ldr	r0, [sp]
   78c38:	mov	r1, r8
   78c3c:	sub	sp, fp, #28
   78c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78c44:	b	18d38 <fputs@plt+0x7984>
   78c48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   78c4c:	add	fp, sp, #24
   78c50:	sub	sp, sp, #48	; 0x30
   78c54:	mov	r7, r2
   78c58:	mov	r4, r1
   78c5c:	mov	r8, r0
   78c60:	bl	194c4 <fputs@plt+0x8110>
   78c64:	cmp	r4, #1
   78c68:	blt	78cf8 <fputs@plt+0x67944>
   78c6c:	mov	r5, r0
   78c70:	ldr	r0, [r7]
   78c74:	bl	18684 <fputs@plt+0x72d0>
   78c78:	cmp	r0, #0
   78c7c:	beq	78cf8 <fputs@plt+0x67944>
   78c80:	mov	r6, r0
   78c84:	mov	r0, #0
   78c88:	str	r0, [sp, #40]	; 0x28
   78c8c:	sub	r0, r4, #1
   78c90:	str	r0, [sp, #36]	; 0x24
   78c94:	add	r0, r7, #4
   78c98:	str	r0, [sp, #44]	; 0x2c
   78c9c:	ldr	r0, [r5, #92]	; 0x5c
   78ca0:	str	r0, [sp]
   78ca4:	add	r4, sp, #8
   78ca8:	mov	r0, r4
   78cac:	mov	r1, r5
   78cb0:	mov	r2, #0
   78cb4:	mov	r3, #0
   78cb8:	bl	143f0 <fputs@plt+0x303c>
   78cbc:	mov	r0, #2
   78cc0:	strb	r0, [sp, #33]	; 0x21
   78cc4:	add	r2, sp, #36	; 0x24
   78cc8:	mov	r0, r4
   78ccc:	mov	r1, r6
   78cd0:	bl	38928 <fputs@plt+0x27574>
   78cd4:	ldr	r5, [sp, #20]
   78cd8:	mov	r0, r4
   78cdc:	bl	15770 <fputs@plt+0x43bc>
   78ce0:	mov	r1, r0
   78ce4:	movw	r3, #16856	; 0x41d8
   78ce8:	movt	r3, #1
   78cec:	mov	r0, r8
   78cf0:	mov	r2, r5
   78cf4:	bl	18dc4 <fputs@plt+0x7a10>
   78cf8:	sub	sp, fp, #24
   78cfc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   78d00:	push	{r4, sl, fp, lr}
   78d04:	add	fp, sp, #8
   78d08:	sub	sp, sp, #8
   78d0c:	mov	r4, r0
   78d10:	ldr	r0, [r2]
   78d14:	bl	18684 <fputs@plt+0x72d0>
   78d18:	str	r0, [sp, #4]
   78d1c:	cmp	r0, #0
   78d20:	ldrbne	r0, [r0]
   78d24:	cmpne	r0, #0
   78d28:	bne	78d34 <fputs@plt+0x67980>
   78d2c:	sub	sp, fp, #8
   78d30:	pop	{r4, sl, fp, pc}
   78d34:	add	r0, sp, #4
   78d38:	bl	46dc0 <fputs@plt+0x35a0c>
   78d3c:	mov	r1, r0
   78d40:	mov	r0, r4
   78d44:	bl	18d38 <fputs@plt+0x7984>
   78d48:	sub	sp, fp, #8
   78d4c:	pop	{r4, sl, fp, pc}
   78d50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78d54:	add	fp, sp, #28
   78d58:	sub	sp, sp, #20
   78d5c:	mov	r6, r2
   78d60:	mov	r7, r1
   78d64:	mov	r4, r0
   78d68:	mov	r0, #1
   78d6c:	orr	r0, r0, r1, lsl #2
   78d70:	asr	r1, r0, #31
   78d74:	bl	14138 <fputs@plt+0x2d84>
   78d78:	cmp	r0, #0
   78d7c:	beq	78eb0 <fputs@plt+0x67afc>
   78d80:	str	r4, [sp, #12]
   78d84:	cmp	r7, #1
   78d88:	str	r0, [sp, #16]
   78d8c:	mov	r5, r0
   78d90:	blt	78e80 <fputs@plt+0x67acc>
   78d94:	movw	sl, #65535	; 0xffff
   78d98:	movt	sl, #16
   78d9c:	add	r4, sl, #983040	; 0xf0000
   78da0:	mov	r8, #0
   78da4:	mov	r9, #2
   78da8:	ldr	r5, [sp, #16]
   78dac:	ldr	r0, [r6]
   78db0:	bl	187f0 <fputs@plt+0x743c>
   78db4:	and	r2, r0, r4
   78db8:	subs	r0, sl, r0
   78dbc:	rscs	r0, r1, #0
   78dc0:	mov	r0, #0
   78dc4:	movwcc	r0, #1
   78dc8:	cmp	r0, #0
   78dcc:	movwne	r2, #65533	; 0xfffd
   78dd0:	cmp	r2, #127	; 0x7f
   78dd4:	bhi	78de0 <fputs@plt+0x67a2c>
   78dd8:	strb	r2, [r5], #1
   78ddc:	b	78e74 <fputs@plt+0x67ac0>
   78de0:	cmp	r8, r2, lsr #11
   78de4:	bne	78e08 <fputs@plt+0x67a54>
   78de8:	lsr	r0, r2, #6
   78dec:	bfi	r2, r9, #6, #26
   78df0:	strb	r2, [r5, #1]
   78df4:	mov	r1, #6
   78df8:	bfi	r0, r1, #5, #27
   78dfc:	strb	r0, [r5]
   78e00:	add	r5, r5, #2
   78e04:	b	78e74 <fputs@plt+0x67ac0>
   78e08:	cmp	r8, r2, lsr #16
   78e0c:	bne	78e40 <fputs@plt+0x67a8c>
   78e10:	mov	r0, r2
   78e14:	bfi	r0, r9, #6, #26
   78e18:	strb	r0, [r5, #2]
   78e1c:	lsr	r0, r2, #6
   78e20:	bfi	r0, r9, #6, #26
   78e24:	strb	r0, [r5, #1]
   78e28:	lsr	r0, r2, #12
   78e2c:	mov	r1, #14
   78e30:	bfi	r0, r1, #4, #28
   78e34:	strb	r0, [r5]
   78e38:	add	r5, r5, #3
   78e3c:	b	78e74 <fputs@plt+0x67ac0>
   78e40:	mov	r0, #240	; 0xf0
   78e44:	orr	r0, r0, r2, lsr #18
   78e48:	strb	r0, [r5]
   78e4c:	mov	r0, r2
   78e50:	bfi	r0, r9, #6, #26
   78e54:	strb	r0, [r5, #3]
   78e58:	lsr	r0, r2, #12
   78e5c:	bfi	r0, r9, #6, #26
   78e60:	strb	r0, [r5, #1]
   78e64:	lsr	r0, r2, #6
   78e68:	bfi	r0, r9, #6, #26
   78e6c:	strb	r0, [r5, #2]
   78e70:	add	r5, r5, #4
   78e74:	subs	r7, r7, #1
   78e78:	add	r6, r6, #4
   78e7c:	bne	78dac <fputs@plt+0x679f8>
   78e80:	mov	r0, #1
   78e84:	movw	r1, #16744	; 0x4168
   78e88:	movt	r1, #1
   78e8c:	str	r1, [sp]
   78e90:	str	r0, [sp, #4]
   78e94:	ldr	r1, [sp, #16]
   78e98:	sub	r2, r5, r1
   78e9c:	asr	r3, r2, #31
   78ea0:	ldr	r0, [sp, #12]
   78ea4:	bl	18de4 <fputs@plt+0x7a30>
   78ea8:	sub	sp, fp, #28
   78eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78eb0:	mov	r0, r4
   78eb4:	sub	sp, fp, #28
   78eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78ebc:	b	19050 <fputs@plt+0x7c9c>
   78ec0:	push	{r4, r5, fp, lr}
   78ec4:	add	fp, sp, #8
   78ec8:	mov	r4, r0
   78ecc:	ldr	r5, [r2]
   78ed0:	mov	r0, r5
   78ed4:	bl	18874 <fputs@plt+0x74c0>
   78ed8:	cmp	r0, #5
   78edc:	beq	78f20 <fputs@plt+0x67b6c>
   78ee0:	cmp	r0, #1
   78ee4:	bne	78f2c <fputs@plt+0x67b78>
   78ee8:	mov	r0, r5
   78eec:	bl	187f0 <fputs@plt+0x743c>
   78ef0:	mov	r2, r0
   78ef4:	cmn	r1, #1
   78ef8:	bgt	78f58 <fputs@plt+0x67ba4>
   78efc:	eor	r0, r1, #-2147483648	; 0x80000000
   78f00:	orrs	r0, r2, r0
   78f04:	bne	78f50 <fputs@plt+0x67b9c>
   78f08:	movw	r1, #32771	; 0x8003
   78f0c:	movt	r1, #8
   78f10:	mov	r0, r4
   78f14:	mvn	r2, #0
   78f18:	pop	{r4, r5, fp, lr}
   78f1c:	b	18b0c <fputs@plt+0x7758>
   78f20:	mov	r0, r4
   78f24:	pop	{r4, r5, fp, lr}
   78f28:	b	18d88 <fputs@plt+0x79d4>
   78f2c:	mov	r0, r5
   78f30:	bl	186f8 <fputs@plt+0x7344>
   78f34:	vneg.f64	d16, d0
   78f38:	vcmpe.f64	d0, #0.0
   78f3c:	vmrs	APSR_nzcv, fpscr
   78f40:	vmovmi.f64	d0, d16
   78f44:	mov	r0, r4
   78f48:	pop	{r4, r5, fp, lr}
   78f4c:	b	18acc <fputs@plt+0x7718>
   78f50:	rsbs	r2, r2, #0
   78f54:	rsc	r1, r1, #0
   78f58:	mov	r0, r4
   78f5c:	mov	r3, r1
   78f60:	pop	{r4, r5, fp, lr}
   78f64:	b	18d80 <fputs@plt+0x79cc>
   78f68:	push	{r4, r5, r6, sl, fp, lr}
   78f6c:	add	fp, sp, #16
   78f70:	sub	sp, sp, #8
   78f74:	mov	r6, r2
   78f78:	mov	r4, r0
   78f7c:	mov	r5, #0
   78f80:	cmp	r1, #2
   78f84:	bne	78fb0 <fputs@plt+0x67bfc>
   78f88:	ldr	r5, [r6, #4]
   78f8c:	mov	r0, r5
   78f90:	bl	18874 <fputs@plt+0x74c0>
   78f94:	cmp	r0, #5
   78f98:	beq	790a4 <fputs@plt+0x67cf0>
   78f9c:	mov	r0, r5
   78fa0:	bl	18778 <fputs@plt+0x73c4>
   78fa4:	cmp	r0, #30
   78fa8:	movge	r0, #30
   78fac:	bic	r5, r0, r0, asr #31
   78fb0:	ldr	r6, [r6]
   78fb4:	mov	r0, r6
   78fb8:	bl	18874 <fputs@plt+0x74c0>
   78fbc:	cmp	r0, #5
   78fc0:	beq	790a4 <fputs@plt+0x67cf0>
   78fc4:	mov	r0, r6
   78fc8:	bl	186f8 <fputs@plt+0x7344>
   78fcc:	vldr	d16, [pc, #236]	; 790c0 <fputs@plt+0x67d0c>
   78fd0:	vstr	d0, [sp]
   78fd4:	vcmpe.f64	d0, d16
   78fd8:	vmrs	APSR_nzcv, fpscr
   78fdc:	bpl	79010 <fputs@plt+0x67c5c>
   78fe0:	cmp	r5, #0
   78fe4:	bne	79010 <fputs@plt+0x67c5c>
   78fe8:	vcmpe.f64	d0, #0.0
   78fec:	vmrs	APSR_nzcv, fpscr
   78ff0:	blt	79010 <fputs@plt+0x67c5c>
   78ff4:	vmov.f64	d16, #96	; 0x3f000000  0.5
   78ff8:	vadd.f64	d16, d0, d16
   78ffc:	vmov	r0, r1, d16
   79000:	bl	7db78 <fputs@plt+0x6c7c4>
   79004:	bl	7d9f8 <fputs@plt+0x6c644>
   79008:	stm	sp, {r0, r1}
   7900c:	b	79098 <fputs@plt+0x67ce4>
   79010:	vldr	d16, [pc, #176]	; 790c8 <fputs@plt+0x67d14>
   79014:	vcmpe.f64	d0, d16
   79018:	vmrs	APSR_nzcv, fpscr
   7901c:	ble	79058 <fputs@plt+0x67ca4>
   79020:	cmp	r5, #0
   79024:	bne	79058 <fputs@plt+0x67ca4>
   79028:	vcmpe.f64	d0, #0.0
   7902c:	vmrs	APSR_nzcv, fpscr
   79030:	bpl	79058 <fputs@plt+0x67ca4>
   79034:	vmov.f64	d16, #96	; 0x3f000000  0.5
   79038:	vsub.f64	d16, d16, d0
   7903c:	vmov	r0, r1, d16
   79040:	bl	7db78 <fputs@plt+0x6c7c4>
   79044:	bl	7d9f8 <fputs@plt+0x6c644>
   79048:	eor	r1, r1, #-2147483648	; 0x80000000
   7904c:	vmov	d16, r0, r1
   79050:	vstr	d16, [sp]
   79054:	b	79098 <fputs@plt+0x67ce4>
   79058:	vmov	r2, r3, d0
   7905c:	movw	r0, #32788	; 0x8014
   79060:	movt	r0, #8
   79064:	mov	r1, r5
   79068:	bl	15804 <fputs@plt+0x4450>
   7906c:	cmp	r0, #0
   79070:	beq	790ac <fputs@plt+0x67cf8>
   79074:	mov	r5, r0
   79078:	bl	1358c <fputs@plt+0x21d8>
   7907c:	mov	r2, r0
   79080:	mov	r1, sp
   79084:	mov	r0, r5
   79088:	mov	r3, #1
   7908c:	bl	31a00 <fputs@plt+0x2064c>
   79090:	mov	r0, r5
   79094:	bl	14168 <fputs@plt+0x2db4>
   79098:	vldr	d0, [sp]
   7909c:	mov	r0, r4
   790a0:	bl	18acc <fputs@plt+0x7718>
   790a4:	sub	sp, fp, #16
   790a8:	pop	{r4, r5, r6, sl, fp, pc}
   790ac:	mov	r0, r4
   790b0:	bl	19050 <fputs@plt+0x7c9c>
   790b4:	sub	sp, fp, #16
   790b8:	pop	{r4, r5, r6, sl, fp, pc}
   790bc:	nop	{0}
   790c0:	andeq	r0, r0, r0
   790c4:	mvnmi	r0, #0
   790c8:	andeq	r0, r0, r0
   790cc:	mvngt	r0, #0
   790d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   790d4:	add	fp, sp, #24
   790d8:	mov	r6, r2
   790dc:	mov	r8, r0
   790e0:	ldr	r0, [r2]
   790e4:	bl	18684 <fputs@plt+0x72d0>
   790e8:	mov	r5, r0
   790ec:	ldr	r0, [r6]
   790f0:	bl	1868c <fputs@plt+0x72d8>
   790f4:	cmp	r5, #0
   790f8:	beq	79170 <fputs@plt+0x67dbc>
   790fc:	mov	r6, r0
   79100:	asr	r0, r0, #31
   79104:	adds	r2, r6, #1
   79108:	adc	r3, r0, #0
   7910c:	mov	r0, r8
   79110:	bl	7a140 <fputs@plt+0x68d8c>
   79114:	cmp	r0, #0
   79118:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   7911c:	mov	r1, r0
   79120:	cmp	r6, #1
   79124:	blt	79158 <fputs@plt+0x67da4>
   79128:	movw	r0, #2956	; 0xb8c
   7912c:	movt	r0, #8
   79130:	mov	r2, r6
   79134:	mov	r3, r1
   79138:	ldrb	r4, [r5], #1
   7913c:	ldrb	r7, [r0, r4]
   79140:	mvn	r7, r7
   79144:	orr	r7, r7, #223	; 0xdf
   79148:	and	r7, r4, r7
   7914c:	strb	r7, [r3], #1
   79150:	subs	r2, r2, #1
   79154:	bne	79138 <fputs@plt+0x67d84>
   79158:	movw	r3, #16744	; 0x4168
   7915c:	movt	r3, #1
   79160:	mov	r0, r8
   79164:	mov	r2, r6
   79168:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   7916c:	b	18dc4 <fputs@plt+0x7a10>
   79170:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   79174:	push	{r4, r5, r6, r7, fp, lr}
   79178:	add	fp, sp, #16
   7917c:	mov	r6, r2
   79180:	mov	r7, r0
   79184:	ldr	r0, [r2]
   79188:	bl	18684 <fputs@plt+0x72d0>
   7918c:	mov	r5, r0
   79190:	ldr	r0, [r6]
   79194:	bl	1868c <fputs@plt+0x72d8>
   79198:	cmp	r5, #0
   7919c:	beq	79208 <fputs@plt+0x67e54>
   791a0:	mov	r6, r0
   791a4:	asr	r0, r0, #31
   791a8:	adds	r2, r6, #1
   791ac:	adc	r3, r0, #0
   791b0:	mov	r0, r7
   791b4:	bl	7a140 <fputs@plt+0x68d8c>
   791b8:	cmp	r0, #0
   791bc:	popeq	{r4, r5, r6, r7, fp, pc}
   791c0:	mov	r1, r0
   791c4:	cmp	r6, #1
   791c8:	blt	791f0 <fputs@plt+0x67e3c>
   791cc:	movw	r0, #2644	; 0xa54
   791d0:	movt	r0, #8
   791d4:	mov	r2, r6
   791d8:	mov	r3, r1
   791dc:	ldrb	r4, [r5], #1
   791e0:	ldrb	r4, [r0, r4]
   791e4:	strb	r4, [r3], #1
   791e8:	subs	r2, r2, #1
   791ec:	bne	791dc <fputs@plt+0x67e28>
   791f0:	movw	r3, #16744	; 0x4168
   791f4:	movt	r3, #1
   791f8:	mov	r0, r7
   791fc:	mov	r2, r6
   79200:	pop	{r4, r5, r6, r7, fp, lr}
   79204:	b	18dc4 <fputs@plt+0x7a10>
   79208:	pop	{r4, r5, r6, r7, fp, pc}
   7920c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   79210:	add	fp, sp, #24
   79214:	mov	r5, r2
   79218:	mov	r8, r0
   7921c:	ldr	r0, [r2]
   79220:	bl	18594 <fputs@plt+0x71e0>
   79224:	mov	r6, r0
   79228:	ldr	r0, [r5]
   7922c:	bl	1868c <fputs@plt+0x72d8>
   79230:	mov	r5, r0
   79234:	mov	r0, #1
   79238:	orr	r2, r0, r5, lsl #1
   7923c:	asr	r0, r5, #31
   79240:	lsl	r0, r0, #1
   79244:	orr	r3, r0, r5, lsr #31
   79248:	mov	r0, r8
   7924c:	bl	7a140 <fputs@plt+0x68d8c>
   79250:	cmp	r0, #0
   79254:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   79258:	mov	r4, r0
   7925c:	cmp	r5, #1
   79260:	blt	792a0 <fputs@plt+0x67eec>
   79264:	lsl	ip, r5, #1
   79268:	movw	r2, #34468	; 0x86a4
   7926c:	movt	r2, #8
   79270:	mov	r3, r5
   79274:	mov	r1, r4
   79278:	ldrb	r0, [r6], #1
   7927c:	ldrb	r7, [r2, r0, lsr #4]
   79280:	strb	r7, [r1]
   79284:	and	r0, r0, #15
   79288:	ldrb	r0, [r2, r0]
   7928c:	strb	r0, [r1, #1]
   79290:	add	r1, r1, #2
   79294:	subs	r3, r3, #1
   79298:	bne	79278 <fputs@plt+0x67ec4>
   7929c:	add	r0, r4, ip
   792a0:	mov	r1, #0
   792a4:	strb	r1, [r0]
   792a8:	lsl	r2, r5, #1
   792ac:	movw	r3, #16744	; 0x4168
   792b0:	movt	r3, #1
   792b4:	mov	r0, r8
   792b8:	mov	r1, r4
   792bc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   792c0:	b	18dc4 <fputs@plt+0x7a10>
   792c4:	push	{r4, sl, fp, lr}
   792c8:	add	fp, sp, #8
   792cc:	sub	sp, sp, #8
   792d0:	mov	r4, r0
   792d4:	mov	r1, sp
   792d8:	mov	r0, #8
   792dc:	bl	159a8 <fputs@plt+0x45f4>
   792e0:	ldr	r0, [sp, #4]
   792e4:	cmn	r0, #1
   792e8:	bgt	79304 <fputs@plt+0x67f50>
   792ec:	ldr	r1, [sp]
   792f0:	rsbs	r1, r1, #0
   792f4:	str	r1, [sp]
   792f8:	bic	r0, r0, #-2147483648	; 0x80000000
   792fc:	rsc	r0, r0, #0
   79300:	str	r0, [sp, #4]
   79304:	ldm	sp, {r2, r3}
   79308:	mov	r0, r4
   7930c:	bl	18d80 <fputs@plt+0x79cc>
   79310:	sub	sp, fp, #8
   79314:	pop	{r4, sl, fp, pc}
   79318:	push	{r4, r5, r6, sl, fp, lr}
   7931c:	add	fp, sp, #16
   79320:	mov	r4, r0
   79324:	ldr	r0, [r2]
   79328:	bl	18778 <fputs@plt+0x73c4>
   7932c:	mov	r5, r0
   79330:	cmp	r0, #1
   79334:	movle	r5, #1
   79338:	mov	r0, r4
   7933c:	mov	r2, r5
   79340:	mov	r3, #0
   79344:	bl	7a140 <fputs@plt+0x68d8c>
   79348:	cmp	r0, #0
   7934c:	popeq	{r4, r5, r6, sl, fp, pc}
   79350:	mov	r6, r0
   79354:	mov	r0, r5
   79358:	mov	r1, r6
   7935c:	bl	159a8 <fputs@plt+0x45f4>
   79360:	movw	r3, #16744	; 0x4168
   79364:	movt	r3, #1
   79368:	mov	r0, r4
   7936c:	mov	r1, r6
   79370:	mov	r2, r5
   79374:	pop	{r4, r5, r6, sl, fp, lr}
   79378:	b	18a10 <fputs@plt+0x765c>
   7937c:	push	{r4, r5, fp, lr}
   79380:	add	fp, sp, #8
   79384:	mov	r5, r2
   79388:	mov	r4, r0
   7938c:	bl	7a19c <fputs@plt+0x68de8>
   79390:	mov	r2, r0
   79394:	ldm	r5, {r0, r1}
   79398:	bl	38e8c <fputs@plt+0x27ad8>
   7939c:	cmp	r0, #0
   793a0:	popeq	{r4, r5, fp, pc}
   793a4:	ldr	r1, [r5]
   793a8:	mov	r0, r4
   793ac:	pop	{r4, r5, fp, lr}
   793b0:	b	18e7c <fputs@plt+0x7ac8>
   793b4:	movw	r1, #17101	; 0x42cd
   793b8:	movt	r1, #8
   793bc:	mvn	r2, #0
   793c0:	mov	r3, #0
   793c4:	b	18dc4 <fputs@plt+0x7a10>
   793c8:	push	{r4, r5, fp, lr}
   793cc:	add	fp, sp, #8
   793d0:	mov	r4, r2
   793d4:	ldr	r0, [r2]
   793d8:	bl	18778 <fputs@plt+0x73c4>
   793dc:	mov	r5, r0
   793e0:	ldr	r0, [r4, #4]
   793e4:	bl	18684 <fputs@plt+0x72d0>
   793e8:	mov	r2, r0
   793ec:	movw	r1, #17688	; 0x4518
   793f0:	movt	r1, #8
   793f4:	mov	r0, r5
   793f8:	pop	{r4, r5, fp, lr}
   793fc:	b	158e8 <fputs@plt+0x4534>
   79400:	push	{r4, r5, r6, r7, fp, lr}
   79404:	add	fp, sp, #16
   79408:	vpush	{d8}
   7940c:	sub	sp, sp, #72	; 0x48
   79410:	mov	r6, r2
   79414:	mov	r4, r0
   79418:	ldr	r5, [r2]
   7941c:	mov	r0, r5
   79420:	bl	18874 <fputs@plt+0x74c0>
   79424:	sub	r0, r0, #1
   79428:	cmp	r0, #3
   7942c:	bhi	79460 <fputs@plt+0x680ac>
   79430:	add	r1, pc, #0
   79434:	ldr	pc, [r1, r0, lsl #2]
   79438:	andeq	r9, r7, r8, asr #8
   7943c:	andeq	r9, r7, r8, ror r4
   79440:	strdeq	r9, [r7], -r4
   79444:	andeq	r9, r7, r0, asr #10
   79448:	mov	r0, r4
   7944c:	mov	r1, r5
   79450:	sub	sp, fp, #24
   79454:	vpop	{d8}
   79458:	pop	{r4, r5, r6, r7, fp, lr}
   7945c:	b	18e7c <fputs@plt+0x7ac8>
   79460:	movw	r1, #29964	; 0x750c
   79464:	movt	r1, #8
   79468:	mov	r0, r4
   7946c:	mov	r2, #4
   79470:	mov	r3, #0
   79474:	b	7969c <fputs@plt+0x682e8>
   79478:	mov	r0, r5
   7947c:	bl	186f8 <fputs@plt+0x7344>
   79480:	vorr	d8, d0, d0
   79484:	vstr	d0, [sp]
   79488:	add	r5, sp, #14
   7948c:	movw	r2, #18247	; 0x4747
   79490:	movt	r2, #8
   79494:	mov	r0, #50	; 0x32
   79498:	mov	r1, r5
   7949c:	bl	158b8 <fputs@plt+0x4504>
   794a0:	sub	r1, fp, #32
   794a4:	mov	r0, r5
   794a8:	mov	r2, #20
   794ac:	mov	r3, #1
   794b0:	bl	31a00 <fputs@plt+0x2064c>
   794b4:	vldr	d16, [fp, #-32]	; 0xffffffe0
   794b8:	vcmp.f64	d8, d16
   794bc:	vmrs	APSR_nzcv, fpscr
   794c0:	beq	794dc <fputs@plt+0x68128>
   794c4:	vstr	d8, [sp]
   794c8:	add	r1, sp, #14
   794cc:	movw	r2, #32793	; 0x8019
   794d0:	movt	r2, #8
   794d4:	mov	r0, #50	; 0x32
   794d8:	bl	158b8 <fputs@plt+0x4504>
   794dc:	add	r1, sp, #14
   794e0:	mov	r0, r4
   794e4:	mvn	r2, #0
   794e8:	mvn	r3, #0
   794ec:	bl	18dc4 <fputs@plt+0x7a10>
   794f0:	b	79674 <fputs@plt+0x682c0>
   794f4:	mov	r0, r5
   794f8:	bl	18684 <fputs@plt+0x72d0>
   794fc:	cmp	r0, #0
   79500:	beq	79674 <fputs@plt+0x682c0>
   79504:	mov	r5, r0
   79508:	mov	r0, #0
   7950c:	mov	r1, #0
   79510:	mov	r3, #0
   79514:	b	7951c <fputs@plt+0x68168>
   79518:	add	r0, r0, #1
   7951c:	ldrb	r2, [r5, r0]
   79520:	cmp	r2, #39	; 0x27
   79524:	beq	79534 <fputs@plt+0x68180>
   79528:	cmp	r2, #0
   7952c:	bne	79518 <fputs@plt+0x68164>
   79530:	b	79600 <fputs@plt+0x6824c>
   79534:	adds	r1, r1, #1
   79538:	adc	r3, r3, #0
   7953c:	b	79518 <fputs@plt+0x68164>
   79540:	mov	r0, r5
   79544:	bl	18594 <fputs@plt+0x71e0>
   79548:	mov	r5, r0
   7954c:	ldr	r0, [r6]
   79550:	bl	1868c <fputs@plt+0x72d8>
   79554:	mov	r6, r0
   79558:	asr	r0, r0, #31
   7955c:	lsl	r0, r0, #1
   79560:	orr	r0, r0, r6, lsr #31
   79564:	mov	r1, #4
   79568:	adds	r2, r1, r6, lsl #1
   7956c:	adc	r3, r0, #0
   79570:	mov	r0, r4
   79574:	bl	7a140 <fputs@plt+0x68d8c>
   79578:	cmp	r0, #0
   7957c:	beq	79674 <fputs@plt+0x682c0>
   79580:	mov	r7, r0
   79584:	cmp	r6, #1
   79588:	blt	795c4 <fputs@plt+0x68210>
   7958c:	add	r0, r7, #2
   79590:	movw	r1, #34468	; 0x86a4
   79594:	movt	r1, #8
   79598:	mov	r2, r6
   7959c:	ldrb	r3, [r5]
   795a0:	ldrb	r3, [r1, r3, lsr #4]
   795a4:	strb	r3, [r0]
   795a8:	ldrb	r3, [r5], #1
   795ac:	and	r3, r3, #15
   795b0:	ldrb	r3, [r1, r3]
   795b4:	strb	r3, [r0, #1]
   795b8:	add	r0, r0, #2
   795bc:	subs	r2, r2, #1
   795c0:	bne	7959c <fputs@plt+0x681e8>
   795c4:	add	r0, r7, r6, lsl #1
   795c8:	mov	r1, #39	; 0x27
   795cc:	strh	r1, [r0, #2]
   795d0:	movw	r0, #10072	; 0x2758
   795d4:	strh	r0, [r7]
   795d8:	mov	r0, r4
   795dc:	mov	r1, r7
   795e0:	mvn	r2, #0
   795e4:	mvn	r3, #0
   795e8:	bl	18dc4 <fputs@plt+0x7a10>
   795ec:	mov	r0, r7
   795f0:	sub	sp, fp, #24
   795f4:	vpop	{d8}
   795f8:	pop	{r4, r5, r6, r7, fp, lr}
   795fc:	b	14168 <fputs@plt+0x2db4>
   79600:	add	r0, r0, #3
   79604:	adds	r2, r1, r0
   79608:	adc	r3, r3, #0
   7960c:	mov	r0, r4
   79610:	bl	7a140 <fputs@plt+0x68d8c>
   79614:	cmp	r0, #0
   79618:	beq	79674 <fputs@plt+0x682c0>
   7961c:	mov	r1, r0
   79620:	mov	ip, #39	; 0x27
   79624:	mov	r3, r0
   79628:	strb	ip, [r3], #1
   7962c:	ldrb	r0, [r5]
   79630:	cmp	r0, #0
   79634:	beq	79680 <fputs@plt+0x682cc>
   79638:	add	r7, r5, #1
   7963c:	mov	r6, #1
   79640:	mov	r2, #2
   79644:	strb	r0, [r3]
   79648:	ldrb	r0, [r7, #-1]
   7964c:	cmp	r0, #39	; 0x27
   79650:	strbeq	ip, [r1, r2]
   79654:	addeq	r6, r6, #2
   79658:	movne	r6, r2
   7965c:	add	r3, r1, r6
   79660:	add	r2, r6, #1
   79664:	ldrb	r0, [r7], #1
   79668:	cmp	r0, #0
   7966c:	bne	79644 <fputs@plt+0x68290>
   79670:	b	79684 <fputs@plt+0x682d0>
   79674:	sub	sp, fp, #24
   79678:	vpop	{d8}
   7967c:	pop	{r4, r5, r6, r7, fp, pc}
   79680:	mov	r2, #2
   79684:	strb	ip, [r3]
   79688:	mov	r0, #0
   7968c:	strb	r0, [r1, r2]
   79690:	movw	r3, #16744	; 0x4168
   79694:	movt	r3, #1
   79698:	mov	r0, r4
   7969c:	sub	sp, fp, #24
   796a0:	vpop	{d8}
   796a4:	pop	{r4, r5, r6, r7, fp, lr}
   796a8:	b	18dc4 <fputs@plt+0x7a10>
   796ac:	push	{r4, sl, fp, lr}
   796b0:	add	fp, sp, #8
   796b4:	mov	r4, r0
   796b8:	bl	194c4 <fputs@plt+0x8110>
   796bc:	bl	1dd10 <fputs@plt+0xc95c>
   796c0:	mov	r2, r0
   796c4:	mov	r0, r4
   796c8:	mov	r3, r1
   796cc:	pop	{r4, sl, fp, lr}
   796d0:	b	18d80 <fputs@plt+0x79cc>
   796d4:	push	{r4, sl, fp, lr}
   796d8:	add	fp, sp, #8
   796dc:	mov	r4, r0
   796e0:	bl	194c4 <fputs@plt+0x8110>
   796e4:	bl	1dd18 <fputs@plt+0xc964>
   796e8:	mov	r1, r0
   796ec:	mov	r0, r4
   796f0:	pop	{r4, sl, fp, lr}
   796f4:	b	18d38 <fputs@plt+0x7984>
   796f8:	push	{r4, sl, fp, lr}
   796fc:	add	fp, sp, #8
   79700:	mov	r4, r0
   79704:	bl	194c4 <fputs@plt+0x8110>
   79708:	bl	1dd20 <fputs@plt+0xc96c>
   7970c:	mov	r1, r0
   79710:	mov	r0, r4
   79714:	pop	{r4, sl, fp, lr}
   79718:	b	18d38 <fputs@plt+0x7984>
   7971c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79720:	add	fp, sp, #28
   79724:	sub	sp, sp, #44	; 0x2c
   79728:	mov	r6, r2
   7972c:	mov	r4, r0
   79730:	ldr	r0, [r2]
   79734:	bl	18684 <fputs@plt+0x72d0>
   79738:	cmp	r0, #0
   7973c:	beq	79800 <fputs@plt+0x6844c>
   79740:	mov	r5, r0
   79744:	ldr	r0, [r6]
   79748:	bl	1868c <fputs@plt+0x72d8>
   7974c:	mov	r8, r0
   79750:	ldr	r0, [r6, #4]
   79754:	bl	18684 <fputs@plt+0x72d0>
   79758:	cmp	r0, #0
   7975c:	beq	79800 <fputs@plt+0x6844c>
   79760:	mov	r7, r0
   79764:	ldrb	r0, [r0]
   79768:	cmp	r0, #0
   7976c:	beq	798e0 <fputs@plt+0x6852c>
   79770:	ldr	r0, [r6, #4]
   79774:	bl	1868c <fputs@plt+0x72d8>
   79778:	str	r0, [sp, #36]	; 0x24
   7977c:	ldr	r0, [r6, #8]
   79780:	bl	18684 <fputs@plt+0x72d0>
   79784:	str	r0, [sp, #24]
   79788:	cmp	r0, #0
   7978c:	beq	79800 <fputs@plt+0x6844c>
   79790:	ldr	r0, [r6, #8]
   79794:	bl	1868c <fputs@plt+0x72d8>
   79798:	str	r0, [sp, #20]
   7979c:	add	r9, r8, #1
   797a0:	asr	r6, r9, #31
   797a4:	mov	r0, r4
   797a8:	mov	r2, r9
   797ac:	mov	r3, r6
   797b0:	bl	7a140 <fputs@plt+0x68d8c>
   797b4:	cmp	r0, #0
   797b8:	beq	79800 <fputs@plt+0x6844c>
   797bc:	mov	r2, r0
   797c0:	ldr	r0, [sp, #36]	; 0x24
   797c4:	sub	r1, r8, r0
   797c8:	str	r1, [fp, #-32]	; 0xffffffe0
   797cc:	cmp	r1, #0
   797d0:	str	r4, [sp, #16]
   797d4:	str	r8, [sp, #4]
   797d8:	blt	798f4 <fputs@plt+0x68540>
   797dc:	str	r6, [sp, #32]
   797e0:	ldr	r1, [sp, #20]
   797e4:	sub	r1, r1, r0
   797e8:	str	r1, [sp, #12]
   797ec:	sub	r1, r0, #1
   797f0:	str	r1, [sp, #8]
   797f4:	mov	r4, #0
   797f8:	mov	sl, #0
   797fc:	b	79890 <fputs@plt+0x684dc>
   79800:	sub	sp, fp, #28
   79804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79808:	ldr	r1, [sp, #12]
   7980c:	adds	r9, r9, r1
   79810:	ldr	r0, [sp, #32]
   79814:	adc	r0, r0, r1, asr #31
   79818:	subs	r6, r9, #1
   7981c:	str	r0, [sp, #32]
   79820:	sbc	r0, r0, #0
   79824:	str	r0, [sp, #28]
   79828:	ldr	r0, [sp, #16]
   7982c:	bl	194c4 <fputs@plt+0x8110>
   79830:	ldr	r0, [r0, #92]	; 0x5c
   79834:	subs	r1, r0, r6
   79838:	ldr	r1, [sp, #28]
   7983c:	rscs	r0, r1, r0, asr #31
   79840:	blt	79940 <fputs@plt+0x6858c>
   79844:	asr	r3, r9, #31
   79848:	mov	r0, r8
   7984c:	mov	r2, r9
   79850:	bl	14344 <fputs@plt+0x2f90>
   79854:	cmp	r0, #0
   79858:	beq	7994c <fputs@plt+0x68598>
   7985c:	mov	r6, r0
   79860:	add	r0, r0, r4
   79864:	ldr	r1, [sp, #24]
   79868:	mov	r8, r5
   7986c:	ldr	r5, [sp, #20]
   79870:	mov	r2, r5
   79874:	bl	1121c <memcpy@plt>
   79878:	ldr	r0, [sp, #8]
   7987c:	add	r0, r0, sl
   79880:	add	r4, r4, r5
   79884:	mov	r5, r8
   79888:	mov	r2, r6
   7988c:	b	798cc <fputs@plt+0x68518>
   79890:	mov	r0, r5
   79894:	ldrb	r6, [r0, sl]!
   79898:	ldrb	r1, [r7]
   7989c:	cmp	r6, r1
   798a0:	bne	798c0 <fputs@plt+0x6850c>
   798a4:	mov	r1, r7
   798a8:	mov	r8, r2
   798ac:	ldr	r2, [sp, #36]	; 0x24
   798b0:	bl	110e4 <memcmp@plt>
   798b4:	mov	r2, r8
   798b8:	cmp	r0, #0
   798bc:	beq	79808 <fputs@plt+0x68454>
   798c0:	strb	r6, [r2, r4]
   798c4:	add	r4, r4, #1
   798c8:	mov	r0, sl
   798cc:	add	sl, r0, #1
   798d0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   798d4:	cmp	r0, r1
   798d8:	blt	79890 <fputs@plt+0x684dc>
   798dc:	b	798fc <fputs@plt+0x68548>
   798e0:	ldr	r1, [r6]
   798e4:	mov	r0, r4
   798e8:	sub	sp, fp, #28
   798ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   798f0:	b	18e7c <fputs@plt+0x7ac8>
   798f4:	mov	sl, #0
   798f8:	mov	r4, #0
   798fc:	add	r0, r2, r4
   79900:	add	r1, r5, sl
   79904:	mov	r6, r2
   79908:	ldr	r2, [sp, #4]
   7990c:	sub	r5, r2, sl
   79910:	mov	r2, r5
   79914:	bl	1121c <memcpy@plt>
   79918:	add	r2, r4, r5
   7991c:	mov	r0, #0
   79920:	strb	r0, [r6, r2]
   79924:	movw	r3, #16744	; 0x4168
   79928:	movt	r3, #1
   7992c:	ldr	r0, [sp, #16]
   79930:	mov	r1, r6
   79934:	sub	sp, fp, #28
   79938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7993c:	b	18dc4 <fputs@plt+0x7a10>
   79940:	ldr	r0, [sp, #16]
   79944:	bl	1900c <fputs@plt+0x7c58>
   79948:	b	79954 <fputs@plt+0x685a0>
   7994c:	ldr	r0, [sp, #16]
   79950:	bl	19050 <fputs@plt+0x7c9c>
   79954:	mov	r0, r8
   79958:	sub	sp, fp, #28
   7995c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79960:	b	14168 <fputs@plt+0x2db4>
   79964:	push	{r4, sl, fp, lr}
   79968:	add	fp, sp, #8
   7996c:	mov	r4, r0
   79970:	ldr	r0, [r2]
   79974:	bl	187f0 <fputs@plt+0x743c>
   79978:	mov	r2, r0
   7997c:	mov	r3, #0
   79980:	rsbs	r0, r0, #0
   79984:	rscs	r0, r1, #0
   79988:	movwlt	r3, #1
   7998c:	cmp	r3, #0
   79990:	moveq	r2, r3
   79994:	movne	r3, r1
   79998:	mov	r0, r4
   7999c:	bl	18f48 <fputs@plt+0x7b94>
   799a0:	cmp	r0, #0
   799a4:	popeq	{r4, sl, fp, pc}
   799a8:	mov	r1, r0
   799ac:	mov	r0, r4
   799b0:	pop	{r4, sl, fp, lr}
   799b4:	b	18f80 <fputs@plt+0x7bcc>
   799b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   799bc:	add	fp, sp, #28
   799c0:	sub	sp, sp, #12
   799c4:	mov	r6, r2
   799c8:	mov	r4, r1
   799cc:	mov	r8, r0
   799d0:	ldr	r5, [r2, #4]
   799d4:	mov	r0, r5
   799d8:	bl	18874 <fputs@plt+0x74c0>
   799dc:	cmp	r0, #5
   799e0:	bne	799ec <fputs@plt+0x68638>
   799e4:	sub	sp, fp, #28
   799e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   799ec:	cmp	r4, #3
   799f0:	bne	79a04 <fputs@plt+0x68650>
   799f4:	ldr	r0, [r6, #8]
   799f8:	bl	18874 <fputs@plt+0x74c0>
   799fc:	cmp	r0, #5
   79a00:	beq	799e4 <fputs@plt+0x68630>
   79a04:	ldr	r0, [r6]
   79a08:	bl	18874 <fputs@plt+0x74c0>
   79a0c:	mov	r9, r0
   79a10:	mov	r0, r5
   79a14:	bl	18778 <fputs@plt+0x73c4>
   79a18:	mov	sl, r0
   79a1c:	ldr	r0, [r6]
   79a20:	cmp	r9, #4
   79a24:	bne	79a50 <fputs@plt+0x6869c>
   79a28:	bl	1868c <fputs@plt+0x72d8>
   79a2c:	mov	r7, r0
   79a30:	ldr	r0, [r6]
   79a34:	bl	18594 <fputs@plt+0x71e0>
   79a38:	cmp	r0, #0
   79a3c:	beq	799e4 <fputs@plt+0x68630>
   79a40:	mov	r5, r0
   79a44:	cmp	r4, #3
   79a48:	beq	79abc <fputs@plt+0x68708>
   79a4c:	b	79b08 <fputs@plt+0x68754>
   79a50:	bl	18684 <fputs@plt+0x72d0>
   79a54:	cmp	r0, #0
   79a58:	beq	799e4 <fputs@plt+0x68630>
   79a5c:	mov	r5, r0
   79a60:	mov	r7, #0
   79a64:	cmn	sl, #1
   79a68:	bgt	79ab4 <fputs@plt+0x68700>
   79a6c:	ldrb	r1, [r5]
   79a70:	cmp	r1, #0
   79a74:	beq	79ab4 <fputs@plt+0x68700>
   79a78:	mov	r7, #0
   79a7c:	mov	r0, r5
   79a80:	uxtb	r1, r1
   79a84:	cmp	r1, #192	; 0xc0
   79a88:	bcc	79aa0 <fputs@plt+0x686ec>
   79a8c:	ldrb	r1, [r0, #1]!
   79a90:	and	r2, r1, #192	; 0xc0
   79a94:	cmp	r2, #128	; 0x80
   79a98:	beq	79a8c <fputs@plt+0x686d8>
   79a9c:	b	79aa8 <fputs@plt+0x686f4>
   79aa0:	add	r0, r0, #1
   79aa4:	ldrb	r1, [r0]
   79aa8:	add	r7, r7, #1
   79aac:	cmp	r1, #0
   79ab0:	bne	79a80 <fputs@plt+0x686cc>
   79ab4:	cmp	r4, #3
   79ab8:	bne	79b08 <fputs@plt+0x68754>
   79abc:	ldr	r0, [r6, #8]
   79ac0:	bl	18778 <fputs@plt+0x73c4>
   79ac4:	mov	r1, #0
   79ac8:	rsbs	r2, r0, #0
   79acc:	sbc	r3, r1, r0, asr #31
   79ad0:	cmp	r0, #0
   79ad4:	asrge	r3, r0, #31
   79ad8:	movge	r2, r0
   79adc:	lsr	r1, r0, #31
   79ae0:	cmn	sl, #1
   79ae4:	ble	79b24 <fputs@plt+0x68770>
   79ae8:	cmp	sl, #0
   79aec:	beq	79b64 <fputs@plt+0x687b0>
   79af0:	asr	r0, sl, #31
   79af4:	subs	r6, sl, #1
   79af8:	sbc	r0, r0, #0
   79afc:	cmp	r1, #0
   79b00:	bne	79b98 <fputs@plt+0x687e4>
   79b04:	b	79bc0 <fputs@plt+0x6880c>
   79b08:	mov	r0, r8
   79b0c:	bl	194c4 <fputs@plt+0x8110>
   79b10:	ldr	r2, [r0, #92]	; 0x5c
   79b14:	asr	r3, r2, #31
   79b18:	mov	r1, #0
   79b1c:	cmn	sl, #1
   79b20:	bgt	79ae8 <fputs@plt+0x68734>
   79b24:	asr	r0, r7, #31
   79b28:	adds	r6, r7, sl
   79b2c:	adc	r0, r0, sl, asr #31
   79b30:	cmn	r0, #1
   79b34:	bgt	79b90 <fputs@plt+0x687dc>
   79b38:	adds	r4, r2, r6
   79b3c:	adc	r3, r3, r0
   79b40:	mov	r6, #0
   79b44:	rsbs	r0, r4, #0
   79b48:	rscs	r0, r3, #0
   79b4c:	mov	r2, #0
   79b50:	movwlt	r2, #1
   79b54:	cmp	r2, #0
   79b58:	moveq	r3, r2
   79b5c:	movne	r2, r4
   79b60:	b	79b8c <fputs@plt+0x687d8>
   79b64:	subs	ip, r2, #1
   79b68:	sbc	r4, r3, #0
   79b6c:	mov	r6, #0
   79b70:	rsbs	r0, r2, #0
   79b74:	rscs	r0, r3, #0
   79b78:	mov	r0, #0
   79b7c:	movwlt	r0, #1
   79b80:	cmp	r0, #0
   79b84:	movne	r3, r4
   79b88:	movne	r2, ip
   79b8c:	mov	r0, #0
   79b90:	cmp	r1, #0
   79b94:	beq	79bc0 <fputs@plt+0x6880c>
   79b98:	subs	r1, r6, r2
   79b9c:	sbc	r4, r0, r3
   79ba0:	cmp	r4, #0
   79ba4:	movwlt	r1, #0
   79ba8:	movlt	r3, r0
   79bac:	movlt	r2, r6
   79bb0:	bic	r0, r4, r4, asr #31
   79bb4:	cmp	r9, #4
   79bb8:	bne	79c28 <fputs@plt+0x68874>
   79bbc:	b	79bcc <fputs@plt+0x68818>
   79bc0:	mov	r1, r6
   79bc4:	cmp	r9, #4
   79bc8:	bne	79c28 <fputs@plt+0x68874>
   79bcc:	adds	r6, r2, r1
   79bd0:	adc	r4, r3, r0
   79bd4:	subs	r6, r7, r6
   79bd8:	rscs	r6, r4, r7, asr #31
   79bdc:	bge	79c04 <fputs@plt+0x68850>
   79be0:	subs	r6, r7, r1
   79be4:	rsc	r3, r0, r7, asr #31
   79be8:	mov	r2, #0
   79bec:	rsbs	r0, r6, #0
   79bf0:	rscs	r0, r3, #0
   79bf4:	movwlt	r2, #1
   79bf8:	cmp	r2, #0
   79bfc:	moveq	r3, r2
   79c00:	movne	r2, r6
   79c04:	mvn	r0, #0
   79c08:	str	r0, [sp]
   79c0c:	add	r1, r5, r1
   79c10:	mov	r0, r8
   79c14:	bl	18a6c <fputs@plt+0x76b8>
   79c18:	sub	sp, fp, #28
   79c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79c20:	subs	r1, r1, #1
   79c24:	sbc	r0, r0, #0
   79c28:	orrs	r7, r1, r0
   79c2c:	ldrb	r7, [r5]
   79c30:	cmpne	r7, #0
   79c34:	beq	79c60 <fputs@plt+0x688ac>
   79c38:	uxtb	r7, r7
   79c3c:	cmp	r7, #192	; 0xc0
   79c40:	bcc	79c58 <fputs@plt+0x688a4>
   79c44:	ldrb	r7, [r5, #1]!
   79c48:	and	r7, r7, #192	; 0xc0
   79c4c:	cmp	r7, #128	; 0x80
   79c50:	beq	79c44 <fputs@plt+0x68890>
   79c54:	b	79c20 <fputs@plt+0x6886c>
   79c58:	add	r5, r5, #1
   79c5c:	b	79c20 <fputs@plt+0x6886c>
   79c60:	cmp	r7, #0
   79c64:	mov	r0, r5
   79c68:	beq	79cb8 <fputs@plt+0x68904>
   79c6c:	orrs	r0, r2, r3
   79c70:	mov	r0, r5
   79c74:	beq	79cb8 <fputs@plt+0x68904>
   79c78:	mov	r0, r5
   79c7c:	uxtb	r1, r7
   79c80:	cmp	r1, #192	; 0xc0
   79c84:	bcc	79c9c <fputs@plt+0x688e8>
   79c88:	ldrb	r1, [r0, #1]!
   79c8c:	and	r1, r1, #192	; 0xc0
   79c90:	cmp	r1, #128	; 0x80
   79c94:	beq	79c88 <fputs@plt+0x688d4>
   79c98:	b	79ca0 <fputs@plt+0x688ec>
   79c9c:	add	r0, r0, #1
   79ca0:	subs	r2, r2, #1
   79ca4:	sbc	r3, r3, #0
   79ca8:	ldrb	r7, [r0]
   79cac:	cmp	r7, #0
   79cb0:	orrsne	r1, r2, r3
   79cb4:	bne	79c7c <fputs@plt+0x688c8>
   79cb8:	mov	r1, #1
   79cbc:	mvn	r2, #0
   79cc0:	str	r2, [sp]
   79cc4:	str	r1, [sp, #4]
   79cc8:	sub	r2, r0, r5
   79ccc:	asr	r3, r2, #31
   79cd0:	mov	r0, r8
   79cd4:	mov	r1, r5
   79cd8:	bl	18de4 <fputs@plt+0x7a30>
   79cdc:	sub	sp, fp, #28
   79ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79ce4:	push	{r4, r5, r6, sl, fp, lr}
   79ce8:	add	fp, sp, #16
   79cec:	mov	r5, r2
   79cf0:	mov	r1, #32
   79cf4:	bl	194d0 <fputs@plt+0x811c>
   79cf8:	mov	r4, r0
   79cfc:	ldr	r0, [r5]
   79d00:	bl	1a158 <fputs@plt+0x8da4>
   79d04:	cmp	r4, #0
   79d08:	cmpne	r0, #5
   79d0c:	bne	79d14 <fputs@plt+0x68960>
   79d10:	pop	{r4, r5, r6, sl, fp, pc}
   79d14:	ldrd	r2, [r4, #16]
   79d18:	adds	r2, r2, #1
   79d1c:	adc	r3, r3, #0
   79d20:	strd	r2, [r4, #16]
   79d24:	ldr	r1, [r5]
   79d28:	cmp	r0, #1
   79d2c:	bne	79d88 <fputs@plt+0x689d4>
   79d30:	mov	r0, r1
   79d34:	bl	187f0 <fputs@plt+0x743c>
   79d38:	mov	r5, r0
   79d3c:	mov	r6, r1
   79d40:	bl	7d9f8 <fputs@plt+0x6c644>
   79d44:	vldr	d16, [r4]
   79d48:	vmov	d17, r0, r1
   79d4c:	vadd.f64	d16, d16, d17
   79d50:	vstr	d16, [r4]
   79d54:	ldrb	r0, [r4, #25]
   79d58:	ldrb	r1, [r4, #24]
   79d5c:	orrs	r0, r1, r0
   79d60:	popne	{r4, r5, r6, sl, fp, pc}
   79d64:	add	r0, r4, #8
   79d68:	mov	r2, r5
   79d6c:	mov	r3, r6
   79d70:	bl	38aa0 <fputs@plt+0x276ec>
   79d74:	cmp	r0, #0
   79d78:	movne	r0, #1
   79d7c:	strbne	r0, [r4, #24]
   79d80:	popne	{r4, r5, r6, sl, fp, pc}
   79d84:	pop	{r4, r5, r6, sl, fp, pc}
   79d88:	mov	r0, r1
   79d8c:	bl	186f8 <fputs@plt+0x7344>
   79d90:	vldr	d16, [r4]
   79d94:	mov	r0, #1
   79d98:	vadd.f64	d16, d0, d16
   79d9c:	strb	r0, [r4, #25]
   79da0:	vstr	d16, [r4]
   79da4:	pop	{r4, r5, r6, sl, fp, pc}
   79da8:	push	{r4, sl, fp, lr}
   79dac:	add	fp, sp, #8
   79db0:	mov	r4, r0
   79db4:	mov	r1, #0
   79db8:	bl	194d0 <fputs@plt+0x811c>
   79dbc:	cmp	r0, #0
   79dc0:	beq	79df8 <fputs@plt+0x68a44>
   79dc4:	ldrd	r2, [r0, #16]
   79dc8:	subs	r1, r2, #1
   79dcc:	sbcs	r1, r3, #0
   79dd0:	poplt	{r4, sl, fp, pc}
   79dd4:	ldrb	r1, [r0, #24]
   79dd8:	cmp	r1, #0
   79ddc:	beq	79dfc <fputs@plt+0x68a48>
   79de0:	movw	r1, #32771	; 0x8003
   79de4:	movt	r1, #8
   79de8:	mov	r0, r4
   79dec:	mvn	r2, #0
   79df0:	pop	{r4, sl, fp, lr}
   79df4:	b	18b0c <fputs@plt+0x7758>
   79df8:	pop	{r4, sl, fp, pc}
   79dfc:	ldrb	r1, [r0, #25]
   79e00:	cmp	r1, #0
   79e04:	beq	79e18 <fputs@plt+0x68a64>
   79e08:	vldr	d0, [r0]
   79e0c:	mov	r0, r4
   79e10:	pop	{r4, sl, fp, lr}
   79e14:	b	18acc <fputs@plt+0x7718>
   79e18:	ldrd	r2, [r0, #8]
   79e1c:	mov	r0, r4
   79e20:	pop	{r4, sl, fp, lr}
   79e24:	b	18d80 <fputs@plt+0x79cc>
   79e28:	push	{r4, sl, fp, lr}
   79e2c:	add	fp, sp, #8
   79e30:	mov	r4, r0
   79e34:	mov	r1, #0
   79e38:	bl	194d0 <fputs@plt+0x811c>
   79e3c:	cmp	r0, #0
   79e40:	beq	79e4c <fputs@plt+0x68a98>
   79e44:	vldr	d0, [r0]
   79e48:	b	79e50 <fputs@plt+0x68a9c>
   79e4c:	vmov.i32	d0, #0	; 0x00000000
   79e50:	mov	r0, r4
   79e54:	pop	{r4, sl, fp, lr}
   79e58:	b	18acc <fputs@plt+0x7718>
   79e5c:	push	{r4, r5, fp, lr}
   79e60:	add	fp, sp, #8
   79e64:	mov	r4, r0
   79e68:	mov	r1, #0
   79e6c:	bl	194d0 <fputs@plt+0x811c>
   79e70:	cmp	r0, #0
   79e74:	popeq	{r4, r5, fp, pc}
   79e78:	mov	r5, r0
   79e7c:	ldrd	r0, [r0, #16]
   79e80:	subs	r2, r0, #1
   79e84:	sbcs	r2, r1, #0
   79e88:	blt	79ea8 <fputs@plt+0x68af4>
   79e8c:	bl	7d9f8 <fputs@plt+0x6c644>
   79e90:	vldr	d16, [r5]
   79e94:	vmov	d17, r0, r1
   79e98:	vdiv.f64	d0, d16, d17
   79e9c:	mov	r0, r4
   79ea0:	pop	{r4, r5, fp, lr}
   79ea4:	b	18acc <fputs@plt+0x7718>
   79ea8:	pop	{r4, r5, fp, pc}
   79eac:	push	{r4, r5, r6, sl, fp, lr}
   79eb0:	add	fp, sp, #16
   79eb4:	mov	r5, r2
   79eb8:	mov	r6, r1
   79ebc:	mov	r1, #8
   79ec0:	bl	194d0 <fputs@plt+0x811c>
   79ec4:	mov	r4, r0
   79ec8:	cmp	r6, #0
   79ecc:	beq	79eec <fputs@plt+0x68b38>
   79ed0:	ldr	r0, [r5]
   79ed4:	bl	18874 <fputs@plt+0x74c0>
   79ed8:	cmp	r4, #0
   79edc:	beq	79ee8 <fputs@plt+0x68b34>
   79ee0:	cmp	r0, #5
   79ee4:	bne	79ef4 <fputs@plt+0x68b40>
   79ee8:	pop	{r4, r5, r6, sl, fp, pc}
   79eec:	cmp	r4, #0
   79ef0:	popeq	{r4, r5, r6, sl, fp, pc}
   79ef4:	ldrd	r0, [r4]
   79ef8:	adds	r0, r0, #1
   79efc:	adc	r1, r1, #0
   79f00:	strd	r0, [r4]
   79f04:	pop	{r4, r5, r6, sl, fp, pc}
   79f08:	push	{r4, r6, r7, sl, fp, lr}
   79f0c:	add	fp, sp, #16
   79f10:	mov	r4, r0
   79f14:	mov	r6, #0
   79f18:	mov	r1, #0
   79f1c:	bl	194d0 <fputs@plt+0x811c>
   79f20:	cmp	r0, #0
   79f24:	ldrdne	r6, [r0]
   79f28:	moveq	r7, #0
   79f2c:	mov	r0, r4
   79f30:	mov	r2, r6
   79f34:	mov	r3, r7
   79f38:	pop	{r4, r6, r7, sl, fp, lr}
   79f3c:	b	18d80 <fputs@plt+0x79cc>
   79f40:	push	{r4, r5, r6, r7, fp, lr}
   79f44:	add	fp, sp, #16
   79f48:	mov	r4, r2
   79f4c:	mov	r6, r1
   79f50:	mov	r7, r0
   79f54:	ldr	r0, [r2]
   79f58:	bl	18874 <fputs@plt+0x74c0>
   79f5c:	cmp	r0, #5
   79f60:	beq	7a00c <fputs@plt+0x68c58>
   79f64:	mov	r0, r7
   79f68:	mov	r1, #28
   79f6c:	bl	194d0 <fputs@plt+0x811c>
   79f70:	cmp	r0, #0
   79f74:	popeq	{r4, r5, r6, r7, fp, pc}
   79f78:	mov	r5, r0
   79f7c:	mov	r0, r7
   79f80:	bl	194c4 <fputs@plt+0x8110>
   79f84:	ldr	r1, [r5, #20]
   79f88:	ldr	r0, [r0, #92]	; 0x5c
   79f8c:	str	r0, [r5, #20]
   79f90:	cmp	r1, #0
   79f94:	beq	79fdc <fputs@plt+0x68c28>
   79f98:	cmp	r6, #2
   79f9c:	bne	79fc4 <fputs@plt+0x68c10>
   79fa0:	ldr	r0, [r4, #4]
   79fa4:	bl	18684 <fputs@plt+0x72d0>
   79fa8:	mov	r6, r0
   79fac:	ldr	r0, [r4, #4]
   79fb0:	bl	1868c <fputs@plt+0x72d8>
   79fb4:	cmp	r0, #0
   79fb8:	beq	79fdc <fputs@plt+0x68c28>
   79fbc:	mov	r2, r0
   79fc0:	b	79fd0 <fputs@plt+0x68c1c>
   79fc4:	mov	r2, #1
   79fc8:	movw	r6, #25620	; 0x6414
   79fcc:	movt	r6, #8
   79fd0:	mov	r0, r5
   79fd4:	mov	r1, r6
   79fd8:	bl	2057c <fputs@plt+0xf1c8>
   79fdc:	ldr	r0, [r4]
   79fe0:	bl	18684 <fputs@plt+0x72d0>
   79fe4:	mov	r6, r0
   79fe8:	ldr	r0, [r4]
   79fec:	bl	1868c <fputs@plt+0x72d8>
   79ff0:	cmp	r6, #0
   79ff4:	beq	7a00c <fputs@plt+0x68c58>
   79ff8:	mov	r2, r0
   79ffc:	mov	r0, r5
   7a000:	mov	r1, r6
   7a004:	pop	{r4, r5, r6, r7, fp, lr}
   7a008:	b	2057c <fputs@plt+0xf1c8>
   7a00c:	pop	{r4, r5, r6, r7, fp, pc}
   7a010:	push	{r4, sl, fp, lr}
   7a014:	add	fp, sp, #8
   7a018:	mov	r4, r0
   7a01c:	mov	r1, #0
   7a020:	bl	194d0 <fputs@plt+0x811c>
   7a024:	cmp	r0, #0
   7a028:	popeq	{r4, sl, fp, pc}
   7a02c:	ldrb	r1, [r0, #24]
   7a030:	cmp	r1, #1
   7a034:	beq	7a04c <fputs@plt+0x68c98>
   7a038:	cmp	r1, #2
   7a03c:	bne	7a058 <fputs@plt+0x68ca4>
   7a040:	mov	r0, r4
   7a044:	pop	{r4, sl, fp, lr}
   7a048:	b	1900c <fputs@plt+0x7c58>
   7a04c:	mov	r0, r4
   7a050:	pop	{r4, sl, fp, lr}
   7a054:	b	19050 <fputs@plt+0x7c9c>
   7a058:	bl	15770 <fputs@plt+0x43bc>
   7a05c:	mov	r1, r0
   7a060:	movw	r3, #16744	; 0x4168
   7a064:	movt	r3, #1
   7a068:	mov	r0, r4
   7a06c:	mvn	r2, #0
   7a070:	pop	{r4, sl, fp, lr}
   7a074:	b	18dc4 <fputs@plt+0x7a10>
   7a078:	movw	r0, #39924	; 0x9bf4
   7a07c:	movt	r0, #9
   7a080:	mov	r1, #3
   7a084:	b	7a098 <fputs@plt+0x68ce4>
   7a088:	movw	r0, #40008	; 0x9c48
   7a08c:	movt	r0, #9
   7a090:	mov	r1, #8
   7a094:	b	7a098 <fputs@plt+0x68ce4>
   7a098:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a09c:	add	fp, sp, #28
   7a0a0:	sub	sp, sp, #4
   7a0a4:	cmp	r1, #1
   7a0a8:	blt	7a138 <fputs@plt+0x68d84>
   7a0ac:	mov	r4, r1
   7a0b0:	mov	r5, r0
   7a0b4:	movw	r8, #2644	; 0xa54
   7a0b8:	movt	r8, #8
   7a0bc:	movw	r9, #17097	; 0x42c9
   7a0c0:	movt	r9, #45590	; 0xb216
   7a0c4:	mov	sl, #23
   7a0c8:	ldr	r7, [r5, #20]
   7a0cc:	mov	r0, r7
   7a0d0:	bl	1358c <fputs@plt+0x21d8>
   7a0d4:	ldrb	r1, [r7]
   7a0d8:	ldrb	r1, [r8, r1]
   7a0dc:	add	r0, r0, r1
   7a0e0:	smmla	r1, r0, r9, r0
   7a0e4:	asr	r2, r1, #4
   7a0e8:	add	r1, r2, r1, lsr #31
   7a0ec:	mls	r6, r1, sl, r0
   7a0f0:	mov	r0, r6
   7a0f4:	mov	r1, r7
   7a0f8:	bl	7c340 <fputs@plt+0x6af8c>
   7a0fc:	cmp	r0, #0
   7a100:	beq	7a110 <fputs@plt+0x68d5c>
   7a104:	ldr	r1, [r0, #8]!
   7a108:	str	r1, [r5, #8]
   7a10c:	b	7a128 <fputs@plt+0x68d74>
   7a110:	mov	r0, #0
   7a114:	str	r0, [r5, #8]
   7a118:	movw	r0, #55584	; 0xd920
   7a11c:	movt	r0, #9
   7a120:	ldr	r1, [r0, r6, lsl #2]!
   7a124:	str	r1, [r5, #24]
   7a128:	str	r5, [r0]
   7a12c:	add	r5, r5, #28
   7a130:	subs	r4, r4, #1
   7a134:	bne	7a0c8 <fputs@plt+0x68d14>
   7a138:	sub	sp, fp, #28
   7a13c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a140:	push	{r4, r5, r6, sl, fp, lr}
   7a144:	add	fp, sp, #16
   7a148:	mov	r5, r3
   7a14c:	mov	r6, r2
   7a150:	mov	r4, r0
   7a154:	bl	194c4 <fputs@plt+0x8110>
   7a158:	ldr	r0, [r0, #92]	; 0x5c
   7a15c:	subs	r1, r0, r6
   7a160:	rscs	r0, r5, r0, asr #31
   7a164:	bge	7a178 <fputs@plt+0x68dc4>
   7a168:	mov	r0, r4
   7a16c:	bl	1900c <fputs@plt+0x7c58>
   7a170:	mov	r0, #0
   7a174:	pop	{r4, r5, r6, sl, fp, pc}
   7a178:	mov	r0, r6
   7a17c:	mov	r1, r5
   7a180:	bl	140d0 <fputs@plt+0x2d1c>
   7a184:	cmp	r0, #0
   7a188:	popne	{r4, r5, r6, sl, fp, pc}
   7a18c:	mov	r0, r4
   7a190:	bl	19050 <fputs@plt+0x7c9c>
   7a194:	mov	r0, #0
   7a198:	pop	{r4, r5, r6, sl, fp, pc}
   7a19c:	ldr	r1, [r0, #12]
   7a1a0:	ldr	r0, [r0, #16]
   7a1a4:	ldr	r1, [r1, #4]
   7a1a8:	add	r0, r0, r0, lsl #2
   7a1ac:	add	r0, r1, r0, lsl #2
   7a1b0:	ldr	r0, [r0, #-4]
   7a1b4:	bx	lr
   7a1b8:	mov	r1, #1
   7a1bc:	strb	r1, [r0, #24]
   7a1c0:	bx	lr
   7a1c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a1c8:	add	fp, sp, #28
   7a1cc:	sub	sp, sp, #20
   7a1d0:	mov	r5, r2
   7a1d4:	mov	sl, r0
   7a1d8:	ldr	r0, [r2]
   7a1dc:	bl	18684 <fputs@plt+0x72d0>
   7a1e0:	mov	r7, r0
   7a1e4:	ldr	r0, [r5, #4]
   7a1e8:	bl	18684 <fputs@plt+0x72d0>
   7a1ec:	mov	r9, r0
   7a1f0:	mov	r0, sl
   7a1f4:	bl	194c4 <fputs@plt+0x8110>
   7a1f8:	cmp	r7, #0
   7a1fc:	beq	7a29c <fputs@plt+0x68ee8>
   7a200:	mov	r1, r0
   7a204:	ldrb	r0, [r7]
   7a208:	cmp	r0, #0
   7a20c:	beq	7a29c <fputs@plt+0x68ee8>
   7a210:	mov	r0, #0
   7a214:	add	r6, sp, #16
   7a218:	mov	r5, r7
   7a21c:	str	r1, [sp, #12]
   7a220:	mov	r8, r0
   7a224:	mov	r4, r5
   7a228:	add	r5, r5, r0
   7a22c:	mov	r0, r5
   7a230:	mov	r1, r6
   7a234:	bl	45ca8 <fputs@plt+0x348f4>
   7a238:	ldr	r1, [sp, #16]
   7a23c:	cmp	r1, #160	; 0xa0
   7a240:	beq	7a228 <fputs@plt+0x68e74>
   7a244:	cmp	r1, #125	; 0x7d
   7a248:	cmpne	r1, #22
   7a24c:	beq	7a260 <fputs@plt+0x68eac>
   7a250:	ldrb	r1, [r5]
   7a254:	cmp	r1, #0
   7a258:	bne	7a220 <fputs@plt+0x68e6c>
   7a25c:	b	7a29c <fputs@plt+0x68ee8>
   7a260:	add	r0, r4, r8
   7a264:	str	r9, [sp]
   7a268:	str	r0, [sp, #4]
   7a26c:	sub	r2, r4, r7
   7a270:	movw	r1, #32863	; 0x805f
   7a274:	movt	r1, #8
   7a278:	ldr	r0, [sp, #12]
   7a27c:	mov	r3, r7
   7a280:	bl	1a96c <fputs@plt+0x95b8>
   7a284:	mov	r1, r0
   7a288:	movw	r3, #16856	; 0x41d8
   7a28c:	movt	r3, #1
   7a290:	mov	r0, sl
   7a294:	mvn	r2, #0
   7a298:	bl	18dc4 <fputs@plt+0x7a10>
   7a29c:	sub	sp, fp, #28
   7a2a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a2a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a2a8:	add	fp, sp, #28
   7a2ac:	sub	sp, sp, #20
   7a2b0:	mov	r5, r2
   7a2b4:	mov	sl, r0
   7a2b8:	ldr	r0, [r2]
   7a2bc:	bl	18684 <fputs@plt+0x72d0>
   7a2c0:	mov	r7, r0
   7a2c4:	ldr	r0, [r5, #4]
   7a2c8:	bl	18684 <fputs@plt+0x72d0>
   7a2cc:	str	r0, [sp, #12]
   7a2d0:	mov	r0, sl
   7a2d4:	bl	194c4 <fputs@plt+0x8110>
   7a2d8:	str	r0, [sp, #8]
   7a2dc:	cmp	r7, #0
   7a2e0:	ldrbne	r0, [r7]
   7a2e4:	cmpne	r0, #0
   7a2e8:	beq	7a39c <fputs@plt+0x68fe8>
   7a2ec:	mov	r0, #0
   7a2f0:	mov	r4, #3
   7a2f4:	add	r6, sp, #16
   7a2f8:	mov	r5, r7
   7a2fc:	mov	r9, r0
   7a300:	mov	r8, r5
   7a304:	add	r5, r5, r0
   7a308:	mov	r0, r5
   7a30c:	mov	r1, r6
   7a310:	bl	45ca8 <fputs@plt+0x348f4>
   7a314:	ldr	r1, [sp, #16]
   7a318:	cmp	r1, #160	; 0xa0
   7a31c:	beq	7a304 <fputs@plt+0x68f50>
   7a320:	subs	r2, r1, #107	; 0x6b
   7a324:	addne	r2, r4, #1
   7a328:	subs	r4, r1, #122	; 0x7a
   7a32c:	movne	r4, r2
   7a330:	cmp	r4, #2
   7a334:	bne	7a34c <fputs@plt+0x68f98>
   7a338:	cmp	r1, #5
   7a33c:	cmpne	r1, #137	; 0x89
   7a340:	beq	7a35c <fputs@plt+0x68fa8>
   7a344:	cmp	r1, #46	; 0x2e
   7a348:	beq	7a35c <fputs@plt+0x68fa8>
   7a34c:	ldrb	r1, [r5]
   7a350:	cmp	r1, #0
   7a354:	bne	7a2fc <fputs@plt+0x68f48>
   7a358:	b	7a39c <fputs@plt+0x68fe8>
   7a35c:	add	r0, r8, r9
   7a360:	ldr	r1, [sp, #12]
   7a364:	str	r1, [sp]
   7a368:	str	r0, [sp, #4]
   7a36c:	sub	r2, r8, r7
   7a370:	movw	r1, #32863	; 0x805f
   7a374:	movt	r1, #8
   7a378:	ldr	r0, [sp, #8]
   7a37c:	mov	r3, r7
   7a380:	bl	1a96c <fputs@plt+0x95b8>
   7a384:	mov	r1, r0
   7a388:	movw	r3, #16856	; 0x41d8
   7a38c:	movt	r3, #1
   7a390:	mov	r0, sl
   7a394:	mvn	r2, #0
   7a398:	bl	18dc4 <fputs@plt+0x7a10>
   7a39c:	sub	sp, fp, #28
   7a3a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a3a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a3a8:	add	fp, sp, #28
   7a3ac:	sub	sp, sp, #28
   7a3b0:	mov	r5, r2
   7a3b4:	mov	r4, r0
   7a3b8:	bl	194c4 <fputs@plt+0x8110>
   7a3bc:	mov	sl, r0
   7a3c0:	ldr	r0, [r5]
   7a3c4:	bl	18684 <fputs@plt+0x72d0>
   7a3c8:	mov	r9, r0
   7a3cc:	ldr	r0, [r5, #4]
   7a3d0:	bl	18684 <fputs@plt+0x72d0>
   7a3d4:	mov	r6, r0
   7a3d8:	ldr	r0, [r5, #8]
   7a3dc:	bl	18684 <fputs@plt+0x72d0>
   7a3e0:	cmp	r9, #0
   7a3e4:	cmpne	r6, #0
   7a3e8:	bne	7a3f4 <fputs@plt+0x69040>
   7a3ec:	sub	sp, fp, #28
   7a3f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a3f4:	ldrb	r1, [r9]
   7a3f8:	cmp	r1, #0
   7a3fc:	beq	7a50c <fputs@plt+0x69158>
   7a400:	str	r0, [sp, #12]
   7a404:	str	r6, [sp, #16]
   7a408:	mov	r7, #0
   7a40c:	add	r5, sp, #24
   7a410:	mov	r6, r9
   7a414:	mov	r0, r6
   7a418:	mov	r1, r5
   7a41c:	bl	45ca8 <fputs@plt+0x348f4>
   7a420:	mov	r8, r0
   7a424:	ldr	r0, [sp, #24]
   7a428:	cmp	r0, #105	; 0x69
   7a42c:	bne	7a4fc <fputs@plt+0x69148>
   7a430:	add	r6, r6, r8
   7a434:	mov	r0, r6
   7a438:	mov	r1, r5
   7a43c:	bl	45ca8 <fputs@plt+0x348f4>
   7a440:	mov	r8, r0
   7a444:	ldr	r0, [sp, #24]
   7a448:	cmp	r0, #160	; 0xa0
   7a44c:	beq	7a430 <fputs@plt+0x6907c>
   7a450:	cmp	r0, #161	; 0xa1
   7a454:	beq	7a510 <fputs@plt+0x6915c>
   7a458:	str	r7, [sp, #20]
   7a45c:	asr	r3, r8, #31
   7a460:	mov	r7, sl
   7a464:	mov	r0, sl
   7a468:	mov	r1, r6
   7a46c:	mov	r2, r8
   7a470:	bl	46610 <fputs@plt+0x3525c>
   7a474:	cmp	r0, #0
   7a478:	beq	7a560 <fputs@plt+0x691ac>
   7a47c:	mov	sl, r0
   7a480:	bl	5bc8c <fputs@plt+0x4a8d8>
   7a484:	ldr	r0, [sp, #16]
   7a488:	mov	r1, sl
   7a48c:	bl	15b10 <fputs@plt+0x475c>
   7a490:	cmp	r0, #0
   7a494:	bne	7a4e8 <fputs@plt+0x69134>
   7a498:	str	r9, [sp]
   7a49c:	ldr	r0, [sp, #12]
   7a4a0:	str	r0, [sp, #4]
   7a4a4:	ldr	r2, [sp, #20]
   7a4a8:	cmp	r2, #0
   7a4ac:	movw	r0, #58763	; 0xe58b
   7a4b0:	movt	r0, #7
   7a4b4:	moveq	r2, r0
   7a4b8:	sub	r3, r6, r9
   7a4bc:	mov	r0, r7
   7a4c0:	movw	r1, #32874	; 0x806a
   7a4c4:	movt	r1, #8
   7a4c8:	bl	1a96c <fputs@plt+0x95b8>
   7a4cc:	str	r0, [sp, #8]
   7a4d0:	mov	r0, r7
   7a4d4:	ldr	r1, [sp, #20]
   7a4d8:	bl	13cb4 <fputs@plt+0x2900>
   7a4dc:	add	r9, r6, r8
   7a4e0:	ldr	r0, [sp, #8]
   7a4e4:	str	r0, [sp, #20]
   7a4e8:	mov	r0, r7
   7a4ec:	mov	r1, sl
   7a4f0:	bl	13cb4 <fputs@plt+0x2900>
   7a4f4:	mov	sl, r7
   7a4f8:	ldr	r7, [sp, #20]
   7a4fc:	ldrb	r0, [r6, r8]!
   7a500:	cmp	r0, #0
   7a504:	bne	7a414 <fputs@plt+0x69060>
   7a508:	b	7a510 <fputs@plt+0x6915c>
   7a50c:	mov	r7, #0
   7a510:	movw	r2, #58763	; 0xe58b
   7a514:	movt	r2, #7
   7a518:	cmp	r7, #0
   7a51c:	movne	r2, r7
   7a520:	movw	r1, #19575	; 0x4c77
   7a524:	movt	r1, #8
   7a528:	mov	r0, sl
   7a52c:	mov	r3, r9
   7a530:	bl	1a96c <fputs@plt+0x95b8>
   7a534:	mov	r1, r0
   7a538:	movw	r3, #16856	; 0x41d8
   7a53c:	movt	r3, #1
   7a540:	mov	r0, r4
   7a544:	mvn	r2, #0
   7a548:	bl	18dc4 <fputs@plt+0x7a10>
   7a54c:	mov	r0, sl
   7a550:	mov	r1, r7
   7a554:	bl	13cb4 <fputs@plt+0x2900>
   7a558:	sub	sp, fp, #28
   7a55c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a560:	mov	sl, r7
   7a564:	ldr	r7, [sp, #20]
   7a568:	b	7a510 <fputs@plt+0x6915c>
   7a56c:	nop	{0}
   7a570:	push	{r4, sl, fp, lr}
   7a574:	add	fp, sp, #8
   7a578:	sub	sp, sp, #48	; 0x30
   7a57c:	mov	r4, r0
   7a580:	mov	r3, sp
   7a584:	bl	7ae28 <fputs@plt+0x69a74>
   7a588:	cmp	r0, #0
   7a58c:	beq	7a598 <fputs@plt+0x691e4>
   7a590:	sub	sp, fp, #8
   7a594:	pop	{r4, sl, fp, pc}
   7a598:	mov	r0, sp
   7a59c:	bl	7af48 <fputs@plt+0x69b94>
   7a5a0:	ldm	sp, {r0, r1}
   7a5a4:	bl	7d9f8 <fputs@plt+0x6c644>
   7a5a8:	vldr	d16, [pc, #24]	; 7a5c8 <fputs@plt+0x69214>
   7a5ac:	vmov	d17, r0, r1
   7a5b0:	vdiv.f64	d0, d17, d16
   7a5b4:	mov	r0, r4
   7a5b8:	bl	18acc <fputs@plt+0x7718>
   7a5bc:	sub	sp, fp, #8
   7a5c0:	pop	{r4, sl, fp, pc}
   7a5c4:	nop	{0}
   7a5c8:	andeq	r0, r0, r0
   7a5cc:	orrsmi	r9, r4, r0, ror r9
   7a5d0:	push	{r4, r5, fp, lr}
   7a5d4:	add	fp, sp, #8
   7a5d8:	sub	sp, sp, #160	; 0xa0
   7a5dc:	mov	r4, r0
   7a5e0:	sub	r3, fp, #56	; 0x38
   7a5e4:	bl	7ae28 <fputs@plt+0x69a74>
   7a5e8:	cmp	r0, #0
   7a5ec:	beq	7a5f8 <fputs@plt+0x69244>
   7a5f0:	sub	sp, fp, #8
   7a5f4:	pop	{r4, r5, fp, pc}
   7a5f8:	sub	r0, fp, #56	; 0x38
   7a5fc:	bl	7c098 <fputs@plt+0x6ace4>
   7a600:	ldr	r3, [fp, #-48]	; 0xffffffd0
   7a604:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7a608:	ldr	r1, [fp, #-40]	; 0xffffffd8
   7a60c:	stm	sp, {r0, r1}
   7a610:	add	r5, sp, #12
   7a614:	movw	r2, #33085	; 0x813d
   7a618:	movt	r2, #8
   7a61c:	mov	r0, #100	; 0x64
   7a620:	mov	r1, r5
   7a624:	bl	158b8 <fputs@plt+0x4504>
   7a628:	mov	r0, r4
   7a62c:	mov	r1, r5
   7a630:	mvn	r2, #0
   7a634:	mvn	r3, #0
   7a638:	bl	18dc4 <fputs@plt+0x7a10>
   7a63c:	sub	sp, fp, #8
   7a640:	pop	{r4, r5, fp, pc}
   7a644:	push	{r4, r5, fp, lr}
   7a648:	add	fp, sp, #8
   7a64c:	sub	sp, sp, #160	; 0xa0
   7a650:	mov	r4, r0
   7a654:	sub	r3, fp, #56	; 0x38
   7a658:	bl	7ae28 <fputs@plt+0x69a74>
   7a65c:	cmp	r0, #0
   7a660:	beq	7a66c <fputs@plt+0x692b8>
   7a664:	sub	sp, fp, #8
   7a668:	pop	{r4, r5, fp, pc}
   7a66c:	sub	r0, fp, #56	; 0x38
   7a670:	bl	7c270 <fputs@plt+0x6aebc>
   7a674:	ldr	r3, [fp, #-36]	; 0xffffffdc
   7a678:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7a67c:	vldr	d16, [fp, #-24]	; 0xffffffe8
   7a680:	vcvt.s32.f64	s0, d16
   7a684:	str	r0, [sp]
   7a688:	vstr	s0, [sp, #4]
   7a68c:	add	r5, sp, #12
   7a690:	movw	r2, #33115	; 0x815b
   7a694:	movt	r2, #8
   7a698:	mov	r0, #100	; 0x64
   7a69c:	mov	r1, r5
   7a6a0:	bl	158b8 <fputs@plt+0x4504>
   7a6a4:	mov	r0, r4
   7a6a8:	mov	r1, r5
   7a6ac:	mvn	r2, #0
   7a6b0:	mvn	r3, #0
   7a6b4:	bl	18dc4 <fputs@plt+0x7a10>
   7a6b8:	sub	sp, fp, #8
   7a6bc:	pop	{r4, r5, fp, pc}
   7a6c0:	push	{r4, r5, fp, lr}
   7a6c4:	add	fp, sp, #8
   7a6c8:	sub	sp, sp, #168	; 0xa8
   7a6cc:	mov	r4, r0
   7a6d0:	sub	r3, fp, #56	; 0x38
   7a6d4:	bl	7ae28 <fputs@plt+0x69a74>
   7a6d8:	cmp	r0, #0
   7a6dc:	beq	7a6e8 <fputs@plt+0x69334>
   7a6e0:	sub	sp, fp, #8
   7a6e4:	pop	{r4, r5, fp, pc}
   7a6e8:	sub	r0, fp, #56	; 0x38
   7a6ec:	bl	7c07c <fputs@plt+0x6acc8>
   7a6f0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   7a6f4:	sub	r5, fp, #44	; 0x2c
   7a6f8:	ldm	r5, {r0, r1, r2, r5}
   7a6fc:	vldr	d16, [fp, #-24]	; 0xffffffe8
   7a700:	vcvt.s32.f64	s0, d16
   7a704:	stm	sp, {r0, r1, r2, r5}
   7a708:	vstr	s0, [sp, #16]
   7a70c:	add	r5, sp, #20
   7a710:	movw	r2, #33100	; 0x814c
   7a714:	movt	r2, #8
   7a718:	mov	r0, #100	; 0x64
   7a71c:	mov	r1, r5
   7a720:	bl	158b8 <fputs@plt+0x4504>
   7a724:	mov	r0, r4
   7a728:	mov	r1, r5
   7a72c:	mvn	r2, #0
   7a730:	mvn	r3, #0
   7a734:	bl	18dc4 <fputs@plt+0x7a10>
   7a738:	sub	sp, fp, #8
   7a73c:	pop	{r4, r5, fp, pc}
   7a740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a744:	add	fp, sp, #28
   7a748:	sub	sp, sp, #4
   7a74c:	vpush	{d8-d9}
   7a750:	sub	sp, sp, #224	; 0xe0
   7a754:	cmp	r1, #0
   7a758:	beq	7ade4 <fputs@plt+0x69a30>
   7a75c:	mov	r6, r2
   7a760:	mov	r7, r1
   7a764:	mov	r4, r0
   7a768:	ldr	r0, [r2]
   7a76c:	bl	18684 <fputs@plt+0x72d0>
   7a770:	cmp	r0, #0
   7a774:	beq	7ade4 <fputs@plt+0x69a30>
   7a778:	mov	r5, r0
   7a77c:	sub	r1, r7, #1
   7a780:	add	r2, r6, #4
   7a784:	sub	r9, fp, #104	; 0x68
   7a788:	mov	r0, r4
   7a78c:	mov	r3, r9
   7a790:	bl	7ae28 <fputs@plt+0x69a74>
   7a794:	cmp	r0, #0
   7a798:	bne	7ade4 <fputs@plt+0x69a30>
   7a79c:	mov	r0, r4
   7a7a0:	bl	194c4 <fputs@plt+0x8110>
   7a7a4:	mov	r3, #0
   7a7a8:	mov	r2, #1
   7a7ac:	mov	r1, #0
   7a7b0:	b	7a7c0 <fputs@plt+0x6940c>
   7a7b4:	adds	r2, r2, #1
   7a7b8:	adc	r1, r1, #0
   7a7bc:	add	r3, r3, #1
   7a7c0:	ldrb	r7, [r5, r3]
   7a7c4:	cmp	r7, #37	; 0x25
   7a7c8:	beq	7a7d8 <fputs@plt+0x69424>
   7a7cc:	cmp	r7, #0
   7a7d0:	bne	7a7b4 <fputs@plt+0x69400>
   7a7d4:	b	7a964 <fputs@plt+0x695b0>
   7a7d8:	add	r3, r3, #1
   7a7dc:	ldrb	r7, [r5, r3]
   7a7e0:	sub	r7, r7, #37	; 0x25
   7a7e4:	cmp	r7, #82	; 0x52
   7a7e8:	bhi	7ade4 <fputs@plt+0x69a30>
   7a7ec:	add	r6, pc, #0
   7a7f0:	ldr	pc, [r6, r7, lsl #2]
   7a7f4:			; <UNDEFINED> instruction: 0x0007a7b4
   7a7f8:	andeq	sl, r7, r4, ror #27
   7a7fc:	andeq	sl, r7, r4, ror #27
   7a800:	andeq	sl, r7, r4, ror #27
   7a804:	andeq	sl, r7, r4, ror #27
   7a808:	andeq	sl, r7, r4, ror #27
   7a80c:	andeq	sl, r7, r4, ror #27
   7a810:	andeq	sl, r7, r4, ror #27
   7a814:	andeq	sl, r7, r4, ror #27
   7a818:	andeq	sl, r7, r4, ror #27
   7a81c:	andeq	sl, r7, r4, ror #27
   7a820:	andeq	sl, r7, r4, ror #27
   7a824:	andeq	sl, r7, r4, ror #27
   7a828:	andeq	sl, r7, r4, ror #27
   7a82c:	andeq	sl, r7, r4, ror #27
   7a830:	andeq	sl, r7, r4, ror #27
   7a834:	andeq	sl, r7, r4, ror #27
   7a838:	andeq	sl, r7, r4, ror #27
   7a83c:	andeq	sl, r7, r4, ror #27
   7a840:	andeq	sl, r7, r4, ror #27
   7a844:	andeq	sl, r7, r4, ror #27
   7a848:	andeq	sl, r7, r4, ror #27
   7a84c:	andeq	sl, r7, r4, ror #27
   7a850:	andeq	sl, r7, r4, ror #27
   7a854:	andeq	sl, r7, r4, ror #27
   7a858:	andeq	sl, r7, r4, ror #27
   7a85c:	andeq	sl, r7, r4, ror #27
   7a860:	andeq	sl, r7, r4, ror #27
   7a864:	andeq	sl, r7, r4, ror #27
   7a868:	andeq	sl, r7, r4, ror #27
   7a86c:	andeq	sl, r7, r4, ror #27
   7a870:	andeq	sl, r7, r4, ror #27
   7a874:	andeq	sl, r7, r4, ror #27
   7a878:	andeq	sl, r7, r4, ror #27
   7a87c:	andeq	sl, r7, r4, ror #27
   7a880:	andeq	sl, r7, r0, asr #18
   7a884:	andeq	sl, r7, r4, ror #27
   7a888:	andeq	sl, r7, r8, asr #18
   7a88c:	andeq	sl, r7, r4, ror #27
   7a890:	andeq	sl, r7, r4, ror #27
   7a894:	andeq	sl, r7, r0, asr #18
   7a898:	andeq	sl, r7, r4, ror #27
   7a89c:	andeq	sl, r7, r4, ror #27
   7a8a0:	andeq	sl, r7, r4, ror #27
   7a8a4:	andeq	sl, r7, r4, ror #27
   7a8a8:	andeq	sl, r7, r4, ror #27
   7a8ac:	andeq	sl, r7, r0, asr #18
   7a8b0:	andeq	sl, r7, r4, ror #27
   7a8b4:	andeq	sl, r7, r4, ror #27
   7a8b8:	andeq	sl, r7, r4, ror #27
   7a8bc:	andeq	sl, r7, r0, asr #18
   7a8c0:	andeq	sl, r7, r4, ror #27
   7a8c4:	andeq	sl, r7, r0, asr r9
   7a8c8:	andeq	sl, r7, r4, ror #27
   7a8cc:	andeq	sl, r7, r4, ror #27
   7a8d0:	andeq	sl, r7, r4, ror #27
   7a8d4:	andeq	sl, r7, r4, ror #27
   7a8d8:	andeq	sl, r7, r4, ror #27
   7a8dc:	andeq	sl, r7, r4, ror #27
   7a8e0:	andeq	sl, r7, r4, ror #27
   7a8e4:	andeq	sl, r7, r4, ror #27
   7a8e8:	andeq	sl, r7, r4, ror #27
   7a8ec:	andeq	sl, r7, r4, ror #27
   7a8f0:	andeq	sl, r7, r0, asr #18
   7a8f4:	andeq	sl, r7, r4, ror #27
   7a8f8:	andeq	sl, r7, r0, asr r9
   7a8fc:	andeq	sl, r7, r4, ror #27
   7a900:	andeq	sl, r7, r4, ror #27
   7a904:	andeq	sl, r7, r4, ror #27
   7a908:	andeq	sl, r7, r8, asr r9
   7a90c:	andeq	sl, r7, r4, ror #27
   7a910:	andeq	sl, r7, r4, ror #27
   7a914:	andeq	sl, r7, r0, asr #18
   7a918:	andeq	sl, r7, r4, ror #27
   7a91c:	andeq	sl, r7, r4, ror #27
   7a920:	andeq	sl, r7, r4, ror #27
   7a924:	andeq	sl, r7, r4, ror #27
   7a928:	andeq	sl, r7, r4, ror #27
   7a92c:	andeq	sl, r7, r8, asr #18
   7a930:	andeq	sl, r7, r4, ror #27
   7a934:	andeq	sl, r7, r4, ror #27
   7a938:	andeq	sl, r7, r4, ror #27
   7a93c:			; <UNDEFINED> instruction: 0x0007a7b4
   7a940:	adds	r2, r2, #1
   7a944:	b	7a95c <fputs@plt+0x695a8>
   7a948:	adds	r2, r2, #50	; 0x32
   7a94c:	b	7a95c <fputs@plt+0x695a8>
   7a950:	adds	r2, r2, #8
   7a954:	b	7a95c <fputs@plt+0x695a8>
   7a958:	adds	r2, r2, #3
   7a95c:	adc	r1, r1, #0
   7a960:	b	7a7b4 <fputs@plt+0x69400>
   7a964:	subs	r3, r2, #100	; 0x64
   7a968:	sbcs	r3, r1, #0
   7a96c:	bcs	7a978 <fputs@plt+0x695c4>
   7a970:	add	r7, sp, #68	; 0x44
   7a974:	b	7a9a8 <fputs@plt+0x695f4>
   7a978:	ldr	r3, [r0, #92]	; 0x5c
   7a97c:	subs	r7, r3, r2
   7a980:	rscs	r1, r1, r3, asr #31
   7a984:	bcs	7a994 <fputs@plt+0x695e0>
   7a988:	mov	r0, r4
   7a98c:	bl	1900c <fputs@plt+0x7c58>
   7a990:	b	7ade4 <fputs@plt+0x69a30>
   7a994:	asr	r3, r2, #31
   7a998:	bl	209ac <fputs@plt+0xf5f8>
   7a99c:	mov	r7, r0
   7a9a0:	cmp	r0, #0
   7a9a4:	beq	7adf4 <fputs@plt+0x69a40>
   7a9a8:	str	r4, [sp, #8]
   7a9ac:	mov	r0, r9
   7a9b0:	bl	7af48 <fputs@plt+0x69b94>
   7a9b4:	mov	r0, r9
   7a9b8:	bl	7c07c <fputs@plt+0x6acc8>
   7a9bc:	vldr	d8, [pc, #996]	; 7ada8 <fputs@plt+0x699f4>
   7a9c0:	movw	r6, #23552	; 0x5c00
   7a9c4:	movt	r6, #1318	; 0x526
   7a9c8:	vldr	d9, [pc, #992]	; 7adb0 <fputs@plt+0x699fc>
   7a9cc:	mov	sl, #0
   7a9d0:	mov	r0, #0
   7a9d4:	str	r7, [sp, #12]
   7a9d8:	b	7aa20 <fputs@plt+0x6966c>
   7a9dc:	strb	r1, [r7, sl]
   7a9e0:	add	sl, sl, #1
   7a9e4:	add	r0, r0, #1
   7a9e8:	b	7aa20 <fputs@plt+0x6966c>
   7a9ec:	ldr	r7, [sp, #12]
   7a9f0:	add	r1, r7, sl
   7a9f4:	add	r3, r9, #1
   7a9f8:	mov	r0, #4
   7a9fc:	movw	r2, #33137	; 0x8171
   7aa00:	movt	r2, #8
   7aa04:	bl	158b8 <fputs@plt+0x4504>
   7aa08:	mov	r0, #3
   7aa0c:	add	sl, sl, r0
   7aa10:	add	r0, r8, #1
   7aa14:	sub	r9, fp, #104	; 0x68
   7aa18:	movw	r6, #23552	; 0x5c00
   7aa1c:	movt	r6, #1318	; 0x526
   7aa20:	ldrb	r1, [r5, r0]
   7aa24:	cmp	r1, #37	; 0x25
   7aa28:	beq	7aa38 <fputs@plt+0x69684>
   7aa2c:	cmp	r1, #0
   7aa30:	bne	7a9dc <fputs@plt+0x69628>
   7aa34:	b	7adb8 <fputs@plt+0x69a04>
   7aa38:	add	r8, r0, #1
   7aa3c:	ldrb	r0, [r5, r8]
   7aa40:	sub	r0, r0, #72	; 0x48
   7aa44:	cmp	r0, #47	; 0x2f
   7aa48:	bhi	7ac30 <fputs@plt+0x6987c>
   7aa4c:	add	r1, pc, #0
   7aa50:	ldr	pc, [r1, r0, lsl #2]
   7aa54:	andeq	sl, r7, r4, lsr #24
   7aa58:	andeq	sl, r7, r0, lsr ip
   7aa5c:	andeq	sl, r7, r8, lsr ip
   7aa60:	andeq	sl, r7, r0, lsr ip
   7aa64:	andeq	sl, r7, r0, lsr ip
   7aa68:	andeq	sl, r7, r8, ror #24
   7aa6c:	andeq	sl, r7, r0, lsr ip
   7aa70:	andeq	sl, r7, r0, lsr ip
   7aa74:	andeq	sl, r7, r0, lsr ip
   7aa78:	andeq	sl, r7, r0, lsr ip
   7aa7c:	andeq	sl, r7, r0, lsr ip
   7aa80:	andeq	sl, r7, r4, ror ip
   7aa84:	andeq	sl, r7, r0, lsr ip
   7aa88:	andeq	sl, r7, r0, lsr ip
   7aa8c:	andeq	sl, r7, r0, lsr ip
   7aa90:	andeq	sl, r7, r4, lsl fp
   7aa94:	andeq	sl, r7, r0, lsr ip
   7aa98:	andeq	sl, r7, r8, lsl #25
   7aa9c:	andeq	sl, r7, r0, lsr ip
   7aaa0:	andeq	sl, r7, r0, lsr ip
   7aaa4:	andeq	sl, r7, r0, lsr ip
   7aaa8:	andeq	sl, r7, r0, lsr ip
   7aaac:	andeq	sl, r7, r0, lsr ip
   7aab0:	andeq	sl, r7, r0, lsr ip
   7aab4:	andeq	sl, r7, r0, lsr ip
   7aab8:	andeq	sl, r7, r0, lsr ip
   7aabc:	andeq	sl, r7, r0, lsr ip
   7aac0:	andeq	sl, r7, r0, lsr ip
   7aac4:	andeq	sl, r7, r8, lsr #25
   7aac8:	andeq	sl, r7, r0, lsr ip
   7aacc:			; <UNDEFINED> instruction: 0x0007acb4
   7aad0:	andeq	sl, r7, r0, lsr ip
   7aad4:	andeq	sl, r7, r0, lsr ip
   7aad8:	andeq	sl, r7, r0, lsr ip
   7aadc:	andeq	sl, r7, r4, lsl fp
   7aae0:	andeq	sl, r7, r0, lsr ip
   7aae4:	andeq	sl, r7, r0, lsr ip
   7aae8:	andeq	sl, r7, r0, ror #25
   7aaec:	andeq	sl, r7, r0, lsr ip
   7aaf0:	andeq	sl, r7, r0, lsr ip
   7aaf4:	andeq	sl, r7, r0, lsr ip
   7aaf8:	andeq	sl, r7, r0, lsr ip
   7aafc:	andeq	sl, r7, r0, lsr ip
   7ab00:	andeq	sl, r7, r4, lsl #26
   7ab04:	andeq	sl, r7, r0, lsr ip
   7ab08:	andeq	sl, r7, r0, lsr ip
   7ab0c:	andeq	sl, r7, r0, lsr ip
   7ab10:	andeq	sl, r7, r0, ror #26
   7ab14:	mov	r0, r9
   7ab18:	mov	r1, #32
   7ab1c:	vld1.64	{d16-d17}, [r0], r1
   7ab20:	add	r1, r9, #16
   7ab24:	vld1.64	{d18-d19}, [r1]
   7ab28:	add	r2, sp, #16
   7ab2c:	add	r1, r2, #16
   7ab30:	vld1.64	{d20-d21}, [r0]
   7ab34:	vst1.64	{d18-d19}, [r1]
   7ab38:	add	r0, r2, #32
   7ab3c:	vst1.64	{d20-d21}, [r0]
   7ab40:	mov	r0, r2
   7ab44:	mov	r1, #12
   7ab48:	vst1.64	{d16-d17}, [r0], r1
   7ab4c:	mov	r1, #1
   7ab50:	str	r1, [r0]
   7ab54:	str	r1, [sp, #32]
   7ab58:	mov	r0, #0
   7ab5c:	strb	r0, [sp, #58]	; 0x3a
   7ab60:	mov	r0, r2
   7ab64:	bl	7af48 <fputs@plt+0x69b94>
   7ab68:	movw	r7, #11776	; 0x2e00
   7ab6c:	movt	r7, #659	; 0x293
   7ab70:	mov	r2, r6
   7ab74:	ldr	r6, [fp, #-104]	; 0xffffff98
   7ab78:	ldr	r4, [fp, #-100]	; 0xffffff9c
   7ab7c:	adds	r0, r6, r7
   7ab80:	adc	r1, r4, #0
   7ab84:	ldr	r7, [sp, #16]
   7ab88:	ldr	r3, [sp, #20]
   7ab8c:	subs	r0, r0, r7
   7ab90:	sbc	r1, r1, r3
   7ab94:	mov	r3, #0
   7ab98:	bl	7da58 <fputs@plt+0x6c6a4>
   7ab9c:	mov	r9, r0
   7aba0:	ldrb	r0, [r5, r8]
   7aba4:	cmp	r0, #87	; 0x57
   7aba8:	bne	7a9ec <fputs@plt+0x69638>
   7abac:	movw	r0, #11776	; 0x2e00
   7abb0:	movt	r0, #659	; 0x293
   7abb4:	adds	r0, r6, r0
   7abb8:	adc	r1, r4, #0
   7abbc:	movw	r6, #23552	; 0x5c00
   7abc0:	movt	r6, #1318	; 0x526
   7abc4:	mov	r2, r6
   7abc8:	mov	r3, #0
   7abcc:	bl	7da58 <fputs@plt+0x6c6a4>
   7abd0:	mov	r2, #7
   7abd4:	mov	r3, #0
   7abd8:	bl	7da58 <fputs@plt+0x6c6a4>
   7abdc:	add	r0, r9, #7
   7abe0:	sub	r0, r0, r2
   7abe4:	movw	r1, #9363	; 0x2493
   7abe8:	movt	r1, #37449	; 0x9249
   7abec:	smmla	r0, r0, r1, r0
   7abf0:	asr	r1, r0, #2
   7abf4:	add	r3, r1, r0, lsr #31
   7abf8:	ldr	r7, [sp, #12]
   7abfc:	add	r1, r7, sl
   7ac00:	mov	r0, #3
   7ac04:	movw	r2, #33095	; 0x8147
   7ac08:	movt	r2, #8
   7ac0c:	bl	158b8 <fputs@plt+0x4504>
   7ac10:	mov	r0, #2
   7ac14:	add	sl, sl, r0
   7ac18:	add	r0, r8, #1
   7ac1c:	sub	r9, fp, #104	; 0x68
   7ac20:	b	7aa20 <fputs@plt+0x6966c>
   7ac24:	add	r1, r7, sl
   7ac28:	ldr	r3, [fp, #-84]	; 0xffffffac
   7ac2c:	b	7ace8 <fputs@plt+0x69934>
   7ac30:	mov	r0, #37	; 0x25
   7ac34:	b	7ad94 <fputs@plt+0x699e0>
   7ac38:	ldr	r0, [fp, #-104]	; 0xffffff98
   7ac3c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   7ac40:	bl	7d9f8 <fputs@plt+0x6c644>
   7ac44:	vmov	d16, r0, r1
   7ac48:	vdiv.f64	d16, d16, d8
   7ac4c:	vstr	d16, [sp]
   7ac50:	add	r6, r7, sl
   7ac54:	mov	r0, #20
   7ac58:	mov	r1, r6
   7ac5c:	movw	r2, #19597	; 0x4c8d
   7ac60:	movt	r2, #8
   7ac64:	b	7ad40 <fputs@plt+0x6998c>
   7ac68:	add	r1, r7, sl
   7ac6c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   7ac70:	b	7ace8 <fputs@plt+0x69934>
   7ac74:	vldr	d16, [fp, #-72]	; 0xffffffb8
   7ac78:	vcvt.s32.f64	s0, d16
   7ac7c:	add	r1, r7, sl
   7ac80:	vmov	r3, s0
   7ac84:	b	7ace8 <fputs@plt+0x69934>
   7ac88:	add	r6, r7, sl
   7ac8c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   7ac90:	mov	r0, #5
   7ac94:	mov	r1, r6
   7ac98:	movw	r2, #33142	; 0x8176
   7ac9c:	movt	r2, #8
   7aca0:	bl	158b8 <fputs@plt+0x4504>
   7aca4:	b	7ad44 <fputs@plt+0x69990>
   7aca8:	add	r1, r7, sl
   7acac:	ldr	r3, [fp, #-88]	; 0xffffffa8
   7acb0:	b	7ace8 <fputs@plt+0x69934>
   7acb4:	vldr	d16, [fp, #-72]	; 0xffffffb8
   7acb8:	vcmpe.f64	d16, d9
   7acbc:	vmrs	APSR_nzcv, fpscr
   7acc0:	vselgt.f64	d16, d9, d16
   7acc4:	vstr	d16, [sp]
   7acc8:	add	r6, r7, sl
   7accc:	mov	r0, #7
   7acd0:	mov	r1, r6
   7acd4:	movw	r2, #33130	; 0x816a
   7acd8:	movt	r2, #8
   7acdc:	b	7ad40 <fputs@plt+0x6998c>
   7ace0:	add	r1, r7, sl
   7ace4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   7ace8:	mov	r0, #3
   7acec:	movw	r2, #33095	; 0x8147
   7acf0:	movt	r2, #8
   7acf4:	bl	158b8 <fputs@plt+0x4504>
   7acf8:	add	sl, sl, #2
   7acfc:	add	r0, r8, #1
   7ad00:	b	7aa20 <fputs@plt+0x6966c>
   7ad04:	ldr	r0, [fp, #-104]	; 0xffffff98
   7ad08:	ldr	r1, [fp, #-100]	; 0xffffff9c
   7ad0c:	mov	r2, #1000	; 0x3e8
   7ad10:	mov	r3, #0
   7ad14:	bl	7da58 <fputs@plt+0x6c6a4>
   7ad18:	movw	r2, #38592	; 0x96c0
   7ad1c:	movt	r2, #59228	; 0xe75c
   7ad20:	adds	r0, r0, r2
   7ad24:	sbc	r1, r1, #49	; 0x31
   7ad28:	stm	sp, {r0, r1}
   7ad2c:	add	r6, r7, sl
   7ad30:	mov	r0, #30
   7ad34:	mov	r1, r6
   7ad38:	movw	r2, #22633	; 0x5869
   7ad3c:	movt	r2, #8
   7ad40:	bl	158b8 <fputs@plt+0x4504>
   7ad44:	mov	r0, r6
   7ad48:	movw	r6, #23552	; 0x5c00
   7ad4c:	movt	r6, #1318	; 0x526
   7ad50:	bl	1358c <fputs@plt+0x21d8>
   7ad54:	add	sl, r0, sl
   7ad58:	add	r0, r8, #1
   7ad5c:	b	7aa20 <fputs@plt+0x6966c>
   7ad60:	ldr	r0, [fp, #-104]	; 0xffffff98
   7ad64:	ldr	r1, [fp, #-100]	; 0xffffff9c
   7ad68:	movw	r2, #35328	; 0x8a00
   7ad6c:	movt	r2, #1977	; 0x7b9
   7ad70:	adds	r0, r0, r2
   7ad74:	adc	r1, r1, #0
   7ad78:	mov	r2, r6
   7ad7c:	mov	r3, #0
   7ad80:	bl	7da58 <fputs@plt+0x6c6a4>
   7ad84:	mov	r2, #7
   7ad88:	mov	r3, #0
   7ad8c:	bl	7da58 <fputs@plt+0x6c6a4>
   7ad90:	add	r0, r2, #48	; 0x30
   7ad94:	strb	r0, [r7, sl]
   7ad98:	add	sl, sl, #1
   7ad9c:	add	r0, r8, #1
   7ada0:	b	7aa20 <fputs@plt+0x6966c>
   7ada4:	nop	{0}
   7ada8:	andeq	r0, r0, r0
   7adac:	orrsmi	r9, r4, r0, ror r9
   7adb0:	blcc	199162c <stderr@@GLIBC_2.4+0x18f78fc>
   7adb4:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   7adb8:	mov	r0, #0
   7adbc:	strb	r0, [r7, sl]
   7adc0:	add	r0, sp, #68	; 0x44
   7adc4:	movw	r3, #16856	; 0x41d8
   7adc8:	movt	r3, #1
   7adcc:	cmp	r7, r0
   7add0:	mvneq	r3, #0
   7add4:	ldr	r0, [sp, #8]
   7add8:	mov	r1, r7
   7addc:	mvn	r2, #0
   7ade0:	bl	18dc4 <fputs@plt+0x7a10>
   7ade4:	sub	sp, fp, #48	; 0x30
   7ade8:	vpop	{d8-d9}
   7adec:	add	sp, sp, #4
   7adf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7adf4:	mov	r0, r4
   7adf8:	bl	19050 <fputs@plt+0x7c9c>
   7adfc:	b	7ade4 <fputs@plt+0x69a30>
   7ae00:	mov	r1, #0
   7ae04:	mov	r2, #0
   7ae08:	b	7a644 <fputs@plt+0x69290>
   7ae0c:	mov	r1, #0
   7ae10:	mov	r2, #0
   7ae14:	b	7a6c0 <fputs@plt+0x6930c>
   7ae18:	mov	r1, #0
   7ae1c:	mov	r2, #0
   7ae20:	b	7a5d0 <fputs@plt+0x6921c>
   7ae24:	nop	{0}
   7ae28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7ae2c:	add	fp, sp, #24
   7ae30:	mov	r4, r3
   7ae34:	mov	r7, r1
   7ae38:	mov	r9, r0
   7ae3c:	vmov.i32	q8, #0	; 0x00000000
   7ae40:	mov	r0, #32
   7ae44:	mov	r1, r3
   7ae48:	vst1.64	{d16-d17}, [r1], r0
   7ae4c:	vst1.64	{d16-d17}, [r1]
   7ae50:	add	r0, r3, #16
   7ae54:	vst1.64	{d16-d17}, [r0]
   7ae58:	cmp	r7, #0
   7ae5c:	beq	7aea8 <fputs@plt+0x69af4>
   7ae60:	mov	r5, r2
   7ae64:	ldr	r6, [r2]
   7ae68:	mov	r0, r6
   7ae6c:	bl	18874 <fputs@plt+0x74c0>
   7ae70:	sub	r0, r0, #1
   7ae74:	cmp	r0, #1
   7ae78:	bhi	7aeb8 <fputs@plt+0x69b04>
   7ae7c:	mov	r0, r6
   7ae80:	bl	186f8 <fputs@plt+0x7344>
   7ae84:	vldr	d16, [pc, #180]	; 7af40 <fputs@plt+0x69b8c>
   7ae88:	vmov.f64	d17, #96	; 0x3f000000  0.5
   7ae8c:	mov	r0, #1
   7ae90:	vmla.f64	d17, d0, d16
   7ae94:	strb	r0, [r4, #42]	; 0x2a
   7ae98:	vmov	r0, r1, d17
   7ae9c:	bl	7db78 <fputs@plt+0x6c7c4>
   7aea0:	strd	r0, [r4]
   7aea4:	b	7aee4 <fputs@plt+0x69b30>
   7aea8:	mov	r0, r9
   7aeac:	mov	r1, r4
   7aeb0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   7aeb4:	b	7b0d8 <fputs@plt+0x69d24>
   7aeb8:	mov	r0, r6
   7aebc:	bl	18684 <fputs@plt+0x72d0>
   7aec0:	mov	r8, #1
   7aec4:	cmp	r0, #0
   7aec8:	beq	7af28 <fputs@plt+0x69b74>
   7aecc:	mov	r1, r0
   7aed0:	mov	r0, r9
   7aed4:	mov	r2, r4
   7aed8:	bl	7b110 <fputs@plt+0x69d5c>
   7aedc:	cmp	r0, #0
   7aee0:	bne	7af28 <fputs@plt+0x69b74>
   7aee4:	mov	r8, #0
   7aee8:	cmp	r7, #2
   7aeec:	blt	7af28 <fputs@plt+0x69b74>
   7aef0:	mov	r6, #1
   7aef4:	ldr	r0, [r5, r6, lsl #2]
   7aef8:	bl	18684 <fputs@plt+0x72d0>
   7aefc:	cmp	r0, #0
   7af00:	beq	7af30 <fputs@plt+0x69b7c>
   7af04:	mov	r1, r0
   7af08:	mov	r0, r9
   7af0c:	mov	r2, r4
   7af10:	bl	7b1e8 <fputs@plt+0x69e34>
   7af14:	cmp	r0, #0
   7af18:	bne	7af30 <fputs@plt+0x69b7c>
   7af1c:	add	r6, r6, #1
   7af20:	cmp	r6, r7
   7af24:	blt	7aef4 <fputs@plt+0x69b40>
   7af28:	mov	r0, r8
   7af2c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7af30:	mov	r8, #1
   7af34:	mov	r0, r8
   7af38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7af3c:	nop	{0}
   7af40:	andeq	r0, r0, r0
   7af44:	orrsmi	r9, r4, r0, ror r9
   7af48:	push	{r4, r5, r6, r7, fp, lr}
   7af4c:	add	fp, sp, #16
   7af50:	mov	r4, r0
   7af54:	ldrb	r0, [r0, #42]	; 0x2a
   7af58:	cmp	r0, #0
   7af5c:	bne	7b0bc <fputs@plt+0x69d08>
   7af60:	ldrb	r1, [r4, #40]	; 0x28
   7af64:	mov	ip, #1
   7af68:	cmp	r1, #0
   7af6c:	beq	7af80 <fputs@plt+0x69bcc>
   7af70:	add	r3, r4, #8
   7af74:	ldm	r3, {r1, r2, r3}
   7af78:	add	r3, r3, #2
   7af7c:	b	7af8c <fputs@plt+0x69bd8>
   7af80:	mov	r1, #2000	; 0x7d0
   7af84:	mov	r3, #3
   7af88:	mov	r2, #1
   7af8c:	cmp	r2, #3
   7af90:	sublt	r1, r1, #1
   7af94:	movw	lr, #34079	; 0x851f
   7af98:	movt	lr, #20971	; 0x51eb
   7af9c:	smmul	r6, r1, lr
   7afa0:	asr	r0, r6, #7
   7afa4:	add	r0, r0, r6, lsr #31
   7afa8:	movw	r6, #31457	; 0x7ae1
   7afac:	movt	r6, #44564	; 0xae14
   7afb0:	smmul	r6, r1, r6
   7afb4:	asr	r7, r6, #5
   7afb8:	add	r5, r7, r6, lsr #31
   7afbc:	add	r3, r3, r5
   7afc0:	add	r0, r3, r0
   7afc4:	cmp	r2, #3
   7afc8:	addlt	r2, r2, #12
   7afcc:	movw	r3, #43857	; 0xab51
   7afd0:	movt	r3, #4
   7afd4:	mla	r2, r2, r3, r3
   7afd8:	movw	r3, #35757	; 0x8bad
   7afdc:	movt	r3, #26843	; 0x68db
   7afe0:	smmul	r2, r2, r3
   7afe4:	asr	r3, r2, #12
   7afe8:	add	r2, r3, r2, lsr #31
   7afec:	add	r0, r0, r2
   7aff0:	movw	r2, #23292	; 0x5afc
   7aff4:	movt	r2, #2628	; 0xa44
   7aff8:	movw	r3, #36525	; 0x8ead
   7affc:	mla	r1, r1, r3, r2
   7b000:	smmul	r1, r1, lr
   7b004:	asr	r2, r1, #5
   7b008:	add	r1, r2, r1, lsr #31
   7b00c:	add	r0, r0, r1
   7b010:	vldr	d16, [pc, #168]	; 7b0c0 <fputs@plt+0x69d0c>
   7b014:	vmov	s0, r0
   7b018:	vcvt.f64.s32	d17, s0
   7b01c:	vldr	d18, [pc, #164]	; 7b0c8 <fputs@plt+0x69d14>
   7b020:	vadd.f64	d16, d17, d16
   7b024:	vmul.f64	d16, d16, d18
   7b028:	strb	ip, [r4, #42]	; 0x2a
   7b02c:	vmov	r0, r1, d16
   7b030:	bl	7db78 <fputs@plt+0x6c7c4>
   7b034:	mov	r6, r0
   7b038:	mov	r7, r1
   7b03c:	strd	r6, [r4]
   7b040:	ldrb	r0, [r4, #41]	; 0x29
   7b044:	cmp	r0, #0
   7b048:	beq	7b0bc <fputs@plt+0x69d08>
   7b04c:	vldr	d16, [pc, #124]	; 7b0d0 <fputs@plt+0x69d1c>
   7b050:	vldr	d17, [r4, #32]
   7b054:	vmul.f64	d16, d17, d16
   7b058:	vmov	r0, r1, d16
   7b05c:	bl	7db78 <fputs@plt+0x6c7c4>
   7b060:	adds	r2, r0, r6
   7b064:	adc	r1, r1, r7
   7b068:	ldr	r0, [r4, #20]
   7b06c:	ldr	r3, [r4, #24]
   7b070:	movw	r7, #28125	; 0x6ddd
   7b074:	mul	r7, r0, r7
   7b078:	movw	r0, #60000	; 0xea60
   7b07c:	mul	r3, r3, r0
   7b080:	add	r3, r3, r7, lsl #7
   7b084:	adds	r2, r2, r3
   7b088:	adc	r3, r1, r3, asr #31
   7b08c:	strd	r2, [r4]
   7b090:	ldrb	r1, [r4, #43]	; 0x2b
   7b094:	cmp	r1, #0
   7b098:	popeq	{r4, r5, r6, r7, fp, pc}
   7b09c:	mov	r1, #0
   7b0a0:	strh	r1, [r4, #40]	; 0x28
   7b0a4:	strb	r1, [r4, #43]	; 0x2b
   7b0a8:	ldr	r1, [r4, #28]
   7b0ac:	mul	r0, r1, r0
   7b0b0:	subs	r2, r2, r0
   7b0b4:	sbc	r3, r3, r0, asr #31
   7b0b8:	strd	r2, [r4]
   7b0bc:	pop	{r4, r5, r6, r7, fp, pc}
   7b0c0:	andeq	r0, r0, r0
   7b0c4:	addsgt	sp, r7, r0, lsl #4
   7b0c8:	andeq	r0, r0, r0
   7b0cc:	orrsmi	r9, r4, r0, ror r9
   7b0d0:	andeq	r0, r0, r0
   7b0d4:	addmi	r4, pc, r0
   7b0d8:	push	{r4, sl, fp, lr}
   7b0dc:	add	fp, sp, #8
   7b0e0:	mov	r4, r1
   7b0e4:	bl	7ba60 <fputs@plt+0x6a6ac>
   7b0e8:	strd	r0, [r4]
   7b0ec:	subs	r0, r0, #1
   7b0f0:	sbcs	r0, r1, #0
   7b0f4:	movge	r0, #1
   7b0f8:	strbge	r0, [r4, #42]	; 0x2a
   7b0fc:	movge	r0, #0
   7b100:	popge	{r4, sl, fp, pc}
   7b104:	mov	r0, #1
   7b108:	pop	{r4, sl, fp, pc}
   7b10c:	nop	{0}
   7b110:	push	{r4, r5, r6, r7, fp, lr}
   7b114:	add	fp, sp, #16
   7b118:	sub	sp, sp, #8
   7b11c:	mov	r4, r2
   7b120:	mov	r5, r1
   7b124:	mov	r7, r0
   7b128:	mov	r0, r1
   7b12c:	mov	r1, r2
   7b130:	bl	7bab0 <fputs@plt+0x6a6fc>
   7b134:	mov	r6, #0
   7b138:	cmp	r0, #0
   7b13c:	beq	7b1d0 <fputs@plt+0x69e1c>
   7b140:	mov	r0, r5
   7b144:	mov	r1, r4
   7b148:	bl	7bb98 <fputs@plt+0x6a7e4>
   7b14c:	cmp	r0, #0
   7b150:	beq	7b1d0 <fputs@plt+0x69e1c>
   7b154:	movw	r1, #32957	; 0x80bd
   7b158:	movt	r1, #8
   7b15c:	mov	r0, r5
   7b160:	bl	15b10 <fputs@plt+0x475c>
   7b164:	cmp	r0, #0
   7b168:	beq	7b1c0 <fputs@plt+0x69e0c>
   7b16c:	mov	r0, r5
   7b170:	bl	1358c <fputs@plt+0x21d8>
   7b174:	mov	r2, r0
   7b178:	mov	r1, sp
   7b17c:	mov	r6, #1
   7b180:	mov	r0, r5
   7b184:	mov	r3, #1
   7b188:	bl	31a00 <fputs@plt+0x2064c>
   7b18c:	cmp	r0, #0
   7b190:	beq	7b1d0 <fputs@plt+0x69e1c>
   7b194:	vldr	d16, [pc, #68]	; 7b1e0 <fputs@plt+0x69e2c>
   7b198:	vldr	d17, [sp]
   7b19c:	vmov.f64	d18, #96	; 0x3f000000  0.5
   7b1a0:	mov	r0, #1
   7b1a4:	vmla.f64	d18, d17, d16
   7b1a8:	strb	r0, [r4, #42]	; 0x2a
   7b1ac:	vmov	r0, r1, d18
   7b1b0:	bl	7db78 <fputs@plt+0x6c7c4>
   7b1b4:	strd	r0, [r4]
   7b1b8:	mov	r6, #0
   7b1bc:	b	7b1d0 <fputs@plt+0x69e1c>
   7b1c0:	mov	r0, r7
   7b1c4:	mov	r1, r4
   7b1c8:	bl	7b0d8 <fputs@plt+0x69d24>
   7b1cc:	mov	r6, r0
   7b1d0:	mov	r0, r6
   7b1d4:	sub	sp, fp, #16
   7b1d8:	pop	{r4, r5, r6, r7, fp, pc}
   7b1dc:	nop	{0}
   7b1e0:	andeq	r0, r0, r0
   7b1e4:	orrsmi	r9, r4, r0, ror r9
   7b1e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b1ec:	add	fp, sp, #28
   7b1f0:	sub	sp, sp, #4
   7b1f4:	vpush	{d8-d10}
   7b1f8:	sub	sp, sp, #96	; 0x60
   7b1fc:	mov	sl, r2
   7b200:	mov	r5, r0
   7b204:	mov	r0, #1
   7b208:	str	r0, [fp, #-60]	; 0xffffffc4
   7b20c:	mov	r2, #0
   7b210:	movw	r3, #2644	; 0xa54
   7b214:	movt	r3, #8
   7b218:	add	r0, sp, #50	; 0x32
   7b21c:	ldrb	r7, [r1, r2]
   7b220:	cmp	r7, #0
   7b224:	beq	7b23c <fputs@plt+0x69e88>
   7b228:	ldrb	r7, [r3, r7]
   7b22c:	strb	r7, [r0, r2]
   7b230:	add	r2, r2, #1
   7b234:	cmp	r2, #29
   7b238:	bcc	7b21c <fputs@plt+0x69e68>
   7b23c:	mov	r1, #0
   7b240:	strb	r1, [r0, r2]
   7b244:	ldrb	r1, [sp, #50]	; 0x32
   7b248:	sub	r1, r1, #43	; 0x2b
   7b24c:	cmp	r1, #76	; 0x4c
   7b250:	bhi	7ba24 <fputs@plt+0x6a670>
   7b254:	add	r2, pc, #0
   7b258:	ldr	pc, [r2, r1, lsl #2]
   7b25c:	muleq	r7, r0, r3
   7b260:	andeq	fp, r7, r4, lsr #20
   7b264:	muleq	r7, r0, r3
   7b268:	andeq	fp, r7, r4, lsr #20
   7b26c:	andeq	fp, r7, r4, lsr #20
   7b270:	muleq	r7, r0, r3
   7b274:	muleq	r7, r0, r3
   7b278:	muleq	r7, r0, r3
   7b27c:	muleq	r7, r0, r3
   7b280:	muleq	r7, r0, r3
   7b284:	muleq	r7, r0, r3
   7b288:	muleq	r7, r0, r3
   7b28c:	muleq	r7, r0, r3
   7b290:	muleq	r7, r0, r3
   7b294:	muleq	r7, r0, r3
   7b298:	andeq	fp, r7, r4, lsr #20
   7b29c:	andeq	fp, r7, r4, lsr #20
   7b2a0:	andeq	fp, r7, r4, lsr #20
   7b2a4:	andeq	fp, r7, r4, lsr #20
   7b2a8:	andeq	fp, r7, r4, lsr #20
   7b2ac:	andeq	fp, r7, r4, lsr #20
   7b2b0:	andeq	fp, r7, r4, lsr #20
   7b2b4:	andeq	fp, r7, r4, lsr #20
   7b2b8:	andeq	fp, r7, r4, lsr #20
   7b2bc:	andeq	fp, r7, r4, lsr #20
   7b2c0:	andeq	fp, r7, r4, lsr #20
   7b2c4:	andeq	fp, r7, r4, lsr #20
   7b2c8:	andeq	fp, r7, r4, lsr #20
   7b2cc:	andeq	fp, r7, r4, lsr #20
   7b2d0:	andeq	fp, r7, r4, lsr #20
   7b2d4:	andeq	fp, r7, r4, lsr #20
   7b2d8:	andeq	fp, r7, r4, lsr #20
   7b2dc:	andeq	fp, r7, r4, lsr #20
   7b2e0:	andeq	fp, r7, r4, lsr #20
   7b2e4:	andeq	fp, r7, r4, lsr #20
   7b2e8:	andeq	fp, r7, r4, lsr #20
   7b2ec:	andeq	fp, r7, r4, lsr #20
   7b2f0:	andeq	fp, r7, r4, lsr #20
   7b2f4:	andeq	fp, r7, r4, lsr #20
   7b2f8:	andeq	fp, r7, r4, lsr #20
   7b2fc:	andeq	fp, r7, r4, lsr #20
   7b300:	andeq	fp, r7, r4, lsr #20
   7b304:	andeq	fp, r7, r4, lsr #20
   7b308:	andeq	fp, r7, r4, lsr #20
   7b30c:	andeq	fp, r7, r4, lsr #20
   7b310:	andeq	fp, r7, r4, lsr #20
   7b314:	andeq	fp, r7, r4, lsr #20
   7b318:	andeq	fp, r7, r4, lsr #20
   7b31c:	andeq	fp, r7, r4, lsr #20
   7b320:	andeq	fp, r7, r4, lsr #20
   7b324:	andeq	fp, r7, r4, lsr #20
   7b328:	andeq	fp, r7, r4, lsr #20
   7b32c:	andeq	fp, r7, r4, lsr #20
   7b330:	andeq	fp, r7, r4, lsr #20
   7b334:	andeq	fp, r7, r4, lsr #20
   7b338:	andeq	fp, r7, r4, lsr #20
   7b33c:	andeq	fp, r7, r4, lsr #20
   7b340:	andeq	fp, r7, r4, lsr #20
   7b344:	andeq	fp, r7, r4, lsr #20
   7b348:	andeq	fp, r7, r4, lsr #20
   7b34c:	andeq	fp, r7, r4, lsr #20
   7b350:	andeq	fp, r7, r4, lsr #20
   7b354:	andeq	fp, r7, r4, lsr #20
   7b358:	andeq	fp, r7, r4, lsr #20
   7b35c:	andeq	fp, r7, r4, lsr #20
   7b360:	andeq	fp, r7, r4, lsl #10
   7b364:	andeq	fp, r7, r4, lsr #20
   7b368:	andeq	fp, r7, r4, lsr #20
   7b36c:	andeq	fp, r7, r4, lsr #20
   7b370:	andeq	fp, r7, r4, lsr #20
   7b374:	andeq	fp, r7, r4, lsr #20
   7b378:	andeq	fp, r7, r4, lsr #20
   7b37c:	andeq	fp, r7, r8, lsr r5
   7b380:	andeq	fp, r7, r4, lsr #20
   7b384:	ldrdeq	fp, [r7], -r0
   7b388:	andeq	fp, r7, r4, lsr #20
   7b38c:	andeq	fp, r7, r4, lsl #13
   7b390:	add	r7, r0, #1
   7b394:	mov	r2, #1
   7b398:	movw	r6, #2956	; 0xb8c
   7b39c:	movt	r6, #8
   7b3a0:	b	7b3ac <fputs@plt+0x69ff8>
   7b3a4:	add	r7, r7, #1
   7b3a8:	add	r2, r2, #1
   7b3ac:	ldrb	r0, [r7]
   7b3b0:	cmp	r0, #0
   7b3b4:	cmpne	r0, #58	; 0x3a
   7b3b8:	beq	7b3c8 <fputs@plt+0x6a014>
   7b3bc:	ldrb	r0, [r6, r0]
   7b3c0:	tst	r0, #1
   7b3c4:	beq	7b3a4 <fputs@plt+0x69ff0>
   7b3c8:	add	r5, sp, #50	; 0x32
   7b3cc:	sub	r1, fp, #72	; 0x48
   7b3d0:	mov	r4, #1
   7b3d4:	mov	r0, r5
   7b3d8:	mov	r3, #1
   7b3dc:	bl	31a00 <fputs@plt+0x2064c>
   7b3e0:	cmp	r0, #0
   7b3e4:	beq	7b4b0 <fputs@plt+0x6a0fc>
   7b3e8:	ldrb	r0, [r7]
   7b3ec:	cmp	r0, #58	; 0x3a
   7b3f0:	bne	7b4b8 <fputs@plt+0x6a104>
   7b3f4:	vmov.i32	q8, #0	; 0x00000000
   7b3f8:	mov	r0, #32
   7b3fc:	mov	r1, sp
   7b400:	mov	r2, r1
   7b404:	vst1.64	{d16-d17}, [r2], r0
   7b408:	vst1.64	{d16-d17}, [r2]
   7b40c:	add	r0, r1, #16
   7b410:	vst1.64	{d16-d17}, [r0]
   7b414:	ldrb	r0, [sp, #50]	; 0x32
   7b418:	sub	r0, r0, #48	; 0x30
   7b41c:	cmp	r0, #10
   7b420:	addcs	r5, r5, #1
   7b424:	mov	r0, r5
   7b428:	bl	7bb98 <fputs@plt+0x6a7e4>
   7b42c:	cmp	r0, #0
   7b430:	bne	7ba24 <fputs@plt+0x6a670>
   7b434:	mov	r0, sp
   7b438:	bl	7af48 <fputs@plt+0x69b94>
   7b43c:	ldm	sp, {r0, r1}
   7b440:	movw	r2, #53760	; 0xd200
   7b444:	movt	r2, #64876	; 0xfd6c
   7b448:	adds	r0, r0, r2
   7b44c:	sbc	r1, r1, #0
   7b450:	movw	r2, #23552	; 0x5c00
   7b454:	movt	r2, #1318	; 0x526
   7b458:	mov	r5, #0
   7b45c:	mov	r3, #0
   7b460:	bl	7da58 <fputs@plt+0x6c6a4>
   7b464:	stm	sp, {r2, r3}
   7b468:	ldrb	r0, [sp, #50]	; 0x32
   7b46c:	cmp	r0, #45	; 0x2d
   7b470:	bne	7b484 <fputs@plt+0x6a0d0>
   7b474:	rsbs	r0, r2, #0
   7b478:	str	r0, [sp]
   7b47c:	rsc	r0, r3, #0
   7b480:	str	r0, [sp, #4]
   7b484:	mov	r0, sl
   7b488:	bl	7af48 <fputs@plt+0x69b94>
   7b48c:	mov	r0, sl
   7b490:	bl	7c06c <fputs@plt+0x6acb8>
   7b494:	ldrd	r0, [sl]
   7b498:	ldm	sp, {r2, r3}
   7b49c:	adds	r0, r0, r2
   7b4a0:	adc	r1, r1, r3
   7b4a4:	strd	r0, [sl]
   7b4a8:	str	r5, [fp, #-60]	; 0xffffffc4
   7b4ac:	b	7ba24 <fputs@plt+0x6a670>
   7b4b0:	str	r4, [fp, #-60]	; 0xffffffc4
   7b4b4:	b	7ba24 <fputs@plt+0x6a670>
   7b4b8:	sub	r7, r7, #2
   7b4bc:	ldrb	r0, [r7, #2]
   7b4c0:	ldrb	r0, [r6, r0]
   7b4c4:	add	r7, r7, #1
   7b4c8:	tst	r0, #1
   7b4cc:	bne	7b4bc <fputs@plt+0x6a108>
   7b4d0:	add	r5, r7, #1
   7b4d4:	mov	r0, r5
   7b4d8:	bl	1358c <fputs@plt+0x21d8>
   7b4dc:	sub	r1, r0, #3
   7b4e0:	cmp	r1, #7
   7b4e4:	bhi	7ba24 <fputs@plt+0x6a670>
   7b4e8:	ldrb	r1, [r7, r0]
   7b4ec:	cmp	r1, #115	; 0x73
   7b4f0:	bne	7b79c <fputs@plt+0x6a3e8>
   7b4f4:	sub	r6, r0, #1
   7b4f8:	mov	r1, #0
   7b4fc:	strb	r1, [r7, r0]
   7b500:	b	7b7a0 <fputs@plt+0x6a3ec>
   7b504:	add	r0, sp, #50	; 0x32
   7b508:	movw	r1, #32989	; 0x80dd
   7b50c:	movt	r1, #8
   7b510:	bl	11390 <strcmp@plt>
   7b514:	cmp	r0, #0
   7b518:	bne	7ba24 <fputs@plt+0x6a670>
   7b51c:	mov	r0, sl
   7b520:	bl	7af48 <fputs@plt+0x69b94>
   7b524:	sub	r2, fp, #60	; 0x3c
   7b528:	mov	r0, sl
   7b52c:	mov	r1, r5
   7b530:	bl	7bebc <fputs@plt+0x6ab08>
   7b534:	b	7ba0c <fputs@plt+0x6a658>
   7b538:	add	r5, sp, #50	; 0x32
   7b53c:	movw	r1, #33022	; 0x80fe
   7b540:	movt	r1, #8
   7b544:	mov	r0, r5
   7b548:	mov	r2, #9
   7b54c:	bl	1133c <strncmp@plt>
   7b550:	cmp	r0, #0
   7b554:	bne	7ba24 <fputs@plt+0x6a670>
   7b558:	mov	r0, sl
   7b55c:	bl	7c098 <fputs@plt+0x6ace4>
   7b560:	mov	r6, #0
   7b564:	str	r6, [sl, #32]
   7b568:	str	r6, [sl, #36]	; 0x24
   7b56c:	str	r6, [sl, #20]
   7b570:	str	r6, [sl, #24]
   7b574:	strb	r6, [sl, #43]	; 0x2b
   7b578:	mov	r7, #1
   7b57c:	strh	r7, [sl, #41]	; 0x29
   7b580:	add	r5, r5, #9
   7b584:	movw	r1, #33032	; 0x8108
   7b588:	movt	r1, #8
   7b58c:	mov	r0, r5
   7b590:	bl	11390 <strcmp@plt>
   7b594:	cmp	r0, #0
   7b598:	beq	7b9c0 <fputs@plt+0x6a60c>
   7b59c:	movw	r1, #33038	; 0x810e
   7b5a0:	movt	r1, #8
   7b5a4:	mov	r0, r5
   7b5a8:	bl	11390 <strcmp@plt>
   7b5ac:	cmp	r0, #0
   7b5b0:	beq	7b9dc <fputs@plt+0x6a628>
   7b5b4:	movw	r1, #32891	; 0x807b
   7b5b8:	movt	r1, #8
   7b5bc:	mov	r0, r5
   7b5c0:	bl	11390 <strcmp@plt>
   7b5c4:	cmp	r0, #0
   7b5c8:	bne	7ba24 <fputs@plt+0x6a670>
   7b5cc:	b	7b9f0 <fputs@plt+0x6a63c>
   7b5d0:	add	r0, sp, #50	; 0x32
   7b5d4:	movw	r1, #32999	; 0x80e7
   7b5d8:	movt	r1, #8
   7b5dc:	bl	11390 <strcmp@plt>
   7b5e0:	cmp	r0, #0
   7b5e4:	beq	7b80c <fputs@plt+0x6a458>
   7b5e8:	add	r0, sp, #50	; 0x32
   7b5ec:	movw	r1, #33009	; 0x80f1
   7b5f0:	movt	r1, #8
   7b5f4:	bl	11390 <strcmp@plt>
   7b5f8:	cmp	r0, #0
   7b5fc:	bne	7ba24 <fputs@plt+0x6a670>
   7b600:	ldrb	r0, [sl, #44]	; 0x2c
   7b604:	cmp	r0, #0
   7b608:	bne	7b9f0 <fputs@plt+0x6a63c>
   7b60c:	mov	r0, sl
   7b610:	bl	7af48 <fputs@plt+0x69b94>
   7b614:	sub	r2, fp, #60	; 0x3c
   7b618:	mov	r0, sl
   7b61c:	mov	r1, r5
   7b620:	bl	7bebc <fputs@plt+0x6ab08>
   7b624:	mov	r6, r0
   7b628:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7b62c:	cmp	r0, #0
   7b630:	bne	7b678 <fputs@plt+0x6a2c4>
   7b634:	mov	r7, r1
   7b638:	ldrd	r0, [sl]
   7b63c:	subs	r0, r0, r6
   7b640:	sbc	r1, r1, r7
   7b644:	strd	r0, [sl]
   7b648:	mov	r0, sl
   7b64c:	bl	7c06c <fputs@plt+0x6acb8>
   7b650:	sub	r2, fp, #60	; 0x3c
   7b654:	mov	r0, sl
   7b658:	mov	r1, r5
   7b65c:	bl	7bebc <fputs@plt+0x6ab08>
   7b660:	subs	r0, r6, r0
   7b664:	sbc	r1, r7, r1
   7b668:	ldrd	r2, [sl]
   7b66c:	adds	r0, r0, r2
   7b670:	adc	r1, r1, r3
   7b674:	strd	r0, [sl]
   7b678:	mov	r0, #1
   7b67c:	strb	r0, [sl, #44]	; 0x2c
   7b680:	b	7ba24 <fputs@plt+0x6a670>
   7b684:	add	r5, sp, #50	; 0x32
   7b688:	movw	r1, #33013	; 0x80f5
   7b68c:	movt	r1, #8
   7b690:	mov	r0, r5
   7b694:	mov	r2, #8
   7b698:	bl	1133c <strncmp@plt>
   7b69c:	cmp	r0, #0
   7b6a0:	bne	7ba24 <fputs@plt+0x6a670>
   7b6a4:	add	r5, r5, #8
   7b6a8:	mov	r0, r5
   7b6ac:	bl	1358c <fputs@plt+0x21d8>
   7b6b0:	mov	r2, r0
   7b6b4:	sub	r1, fp, #72	; 0x48
   7b6b8:	mov	r0, r5
   7b6bc:	mov	r3, #1
   7b6c0:	bl	31a00 <fputs@plt+0x2064c>
   7b6c4:	cmp	r0, #0
   7b6c8:	beq	7ba24 <fputs@plt+0x6a670>
   7b6cc:	vldr	d16, [fp, #-72]	; 0xffffffb8
   7b6d0:	vcvt.s32.f64	s0, d16
   7b6d4:	vcvt.f64.s32	d17, s0
   7b6d8:	vmov.f64	d18, #28	; 0x40e00000  7.0
   7b6dc:	vcmpe.f64	d16, d18
   7b6e0:	vmrs	APSR_nzcv, fpscr
   7b6e4:	bpl	7ba24 <fputs@plt+0x6a670>
   7b6e8:	vmov	r6, s0
   7b6ec:	cmp	r6, #0
   7b6f0:	blt	7ba24 <fputs@plt+0x6a670>
   7b6f4:	vcmp.f64	d16, d17
   7b6f8:	vmrs	APSR_nzcv, fpscr
   7b6fc:	bne	7ba24 <fputs@plt+0x6a670>
   7b700:	mov	r0, sl
   7b704:	bl	7c07c <fputs@plt+0x6acc8>
   7b708:	mov	r7, #0
   7b70c:	strh	r7, [sl, #42]	; 0x2a
   7b710:	mov	r0, sl
   7b714:	bl	7af48 <fputs@plt+0x69b94>
   7b718:	ldrd	r8, [sl]
   7b71c:	movw	r0, #35328	; 0x8a00
   7b720:	movt	r0, #1977	; 0x7b9
   7b724:	adds	r0, r8, r0
   7b728:	adc	r1, r9, #0
   7b72c:	movw	r5, #23552	; 0x5c00
   7b730:	movt	r5, #1318	; 0x526
   7b734:	mov	r2, r5
   7b738:	mov	r3, #0
   7b73c:	bl	7da58 <fputs@plt+0x6c6a4>
   7b740:	mov	r2, #7
   7b744:	mov	r3, #0
   7b748:	bl	7da58 <fputs@plt+0x6c6a4>
   7b74c:	subs	r0, r2, #7
   7b750:	sbc	r1, r3, #0
   7b754:	subs	r4, r6, r2
   7b758:	rscs	r4, r3, r6, asr #31
   7b75c:	mov	r4, #0
   7b760:	movwlt	r4, #1
   7b764:	cmp	r4, #0
   7b768:	moveq	r1, r3
   7b76c:	moveq	r0, r2
   7b770:	subs	r0, r6, r0
   7b774:	rsc	r1, r1, r6, asr #31
   7b778:	umull	r0, r2, r0, r5
   7b77c:	adds	r0, r0, r8
   7b780:	mla	r1, r1, r5, r2
   7b784:	adc	r1, r1, r9
   7b788:	strd	r0, [sl]
   7b78c:	mov	r0, sl
   7b790:	bl	7c06c <fputs@plt+0x6acb8>
   7b794:	str	r7, [fp, #-60]	; 0xffffffc4
   7b798:	b	7ba24 <fputs@plt+0x6a670>
   7b79c:	mov	r6, r0
   7b7a0:	mov	r0, sl
   7b7a4:	bl	7af48 <fputs@plt+0x69b94>
   7b7a8:	vldr	d9, [fp, #-72]	; 0xffffffb8
   7b7ac:	vmov.f64	d16, #224	; 0xbf000000 -0.5
   7b7b0:	vmov.f64	d8, #96	; 0x3f000000  0.5
   7b7b4:	mov	r0, #0
   7b7b8:	vcmpe.f64	d9, #0.0
   7b7bc:	vmrs	APSR_nzcv, fpscr
   7b7c0:	vmovmi.f64	d8, d16
   7b7c4:	str	r0, [fp, #-60]	; 0xffffffc4
   7b7c8:	sub	r0, r6, #3
   7b7cc:	cmp	r0, #3
   7b7d0:	bhi	7b9b4 <fputs@plt+0x6a600>
   7b7d4:	add	r1, pc, #0
   7b7d8:	ldr	pc, [r1, r0, lsl #2]
   7b7dc:	andeq	fp, r7, ip, ror #15
   7b7e0:	andeq	fp, r7, r4, ror #16
   7b7e4:	andeq	fp, r7, r8, ror #17
   7b7e8:	andeq	fp, r7, r4, lsl #19
   7b7ec:	movw	r1, #32891	; 0x807b
   7b7f0:	movt	r1, #8
   7b7f4:	mov	r0, r5
   7b7f8:	bl	11390 <strcmp@plt>
   7b7fc:	cmp	r0, #0
   7b800:	bne	7b9b4 <fputs@plt+0x6a600>
   7b804:	vldr	d16, [pc, #556]	; 7ba38 <fputs@plt+0x6a684>
   7b808:	b	7ba00 <fputs@plt+0x6a64c>
   7b80c:	ldrb	r0, [sl, #42]	; 0x2a
   7b810:	cmp	r0, #0
   7b814:	beq	7b5e8 <fputs@plt+0x6a234>
   7b818:	ldrd	r0, [sl]
   7b81c:	movw	r2, #43200	; 0xa8c0
   7b820:	adds	r0, r0, r2
   7b824:	adc	r1, r1, #0
   7b828:	movw	r2, #20864	; 0x5180
   7b82c:	movt	r2, #1
   7b830:	mov	r4, #0
   7b834:	mov	r3, #0
   7b838:	bl	7da58 <fputs@plt+0x6c6a4>
   7b83c:	movw	r2, #8704	; 0x2200
   7b840:	movt	r2, #15955	; 0x3e53
   7b844:	adds	r0, r0, r2
   7b848:	movw	r2, #49096	; 0xbfc8
   7b84c:	adc	r1, r1, r2
   7b850:	strd	r0, [sl]
   7b854:	mov	r0, sl
   7b858:	bl	7c06c <fputs@plt+0x6acb8>
   7b85c:	str	r4, [fp, #-60]	; 0xffffffc4
   7b860:	b	7ba24 <fputs@plt+0x6a670>
   7b864:	movw	r1, #33043	; 0x8113
   7b868:	movt	r1, #8
   7b86c:	mov	r0, r5
   7b870:	bl	11390 <strcmp@plt>
   7b874:	cmp	r0, #0
   7b878:	beq	7b9cc <fputs@plt+0x6a618>
   7b87c:	movw	r1, #33038	; 0x810e
   7b880:	movt	r1, #8
   7b884:	mov	r0, r5
   7b888:	bl	11390 <strcmp@plt>
   7b88c:	cmp	r0, #0
   7b890:	bne	7b9b4 <fputs@plt+0x6a600>
   7b894:	mov	r0, sl
   7b898:	bl	7c07c <fputs@plt+0x6acc8>
   7b89c:	mov	r0, #0
   7b8a0:	strb	r0, [sl, #42]	; 0x2a
   7b8a4:	ldr	r0, [sl, #8]
   7b8a8:	vcvt.s32.f64	s20, d9
   7b8ac:	vmov	r1, s20
   7b8b0:	add	r0, r0, r1
   7b8b4:	str	r0, [sl, #8]
   7b8b8:	mov	r0, sl
   7b8bc:	bl	7af48 <fputs@plt+0x69b94>
   7b8c0:	vcvt.f64.s32	d16, s20
   7b8c4:	vcmp.f64	d9, d16
   7b8c8:	vmrs	APSR_nzcv, fpscr
   7b8cc:	beq	7ba1c <fputs@plt+0x6a668>
   7b8d0:	vldr	d17, [pc, #376]	; 7ba50 <fputs@plt+0x6a69c>
   7b8d4:	vldr	d18, [pc, #348]	; 7ba38 <fputs@plt+0x6a684>
   7b8d8:	vsub.f64	d16, d9, d16
   7b8dc:	vmul.f64	d16, d16, d17
   7b8e0:	vmla.f64	d8, d16, d18
   7b8e4:	b	7ba04 <fputs@plt+0x6a650>
   7b8e8:	movw	r1, #33032	; 0x8108
   7b8ec:	movt	r1, #8
   7b8f0:	mov	r0, r5
   7b8f4:	bl	11390 <strcmp@plt>
   7b8f8:	cmp	r0, #0
   7b8fc:	bne	7b9b4 <fputs@plt+0x6a600>
   7b900:	mov	r0, sl
   7b904:	bl	7c07c <fputs@plt+0x6acc8>
   7b908:	mov	r0, #0
   7b90c:	strb	r0, [sl, #42]	; 0x2a
   7b910:	ldrd	r0, [sl, #8]
   7b914:	vcvt.s32.f64	s20, d9
   7b918:	vmov	r2, s20
   7b91c:	add	r1, r1, r2
   7b920:	mvn	r2, #11
   7b924:	cmp	r1, #0
   7b928:	mvngt	r2, #0
   7b92c:	add	r2, r2, r1
   7b930:	movw	r3, #43691	; 0xaaab
   7b934:	movt	r3, #10922	; 0x2aaa
   7b938:	smmul	r2, r2, r3
   7b93c:	asr	r3, r2, #1
   7b940:	add	r2, r3, r2, lsr #31
   7b944:	add	r0, r2, r0
   7b948:	sub	r2, r2, r2, lsl #2
   7b94c:	add	r1, r1, r2, lsl #2
   7b950:	strd	r0, [sl, #8]
   7b954:	mov	r0, sl
   7b958:	bl	7af48 <fputs@plt+0x69b94>
   7b95c:	vcvt.f64.s32	d16, s20
   7b960:	vcmp.f64	d9, d16
   7b964:	vmrs	APSR_nzcv, fpscr
   7b968:	beq	7ba1c <fputs@plt+0x6a668>
   7b96c:	vldr	d17, [pc, #196]	; 7ba38 <fputs@plt+0x6a684>
   7b970:	vmov.f64	d18, #62	; 0x41f00000  30.0
   7b974:	vsub.f64	d16, d9, d16
   7b978:	vmul.f64	d16, d16, d18
   7b97c:	vmla.f64	d8, d16, d17
   7b980:	b	7ba04 <fputs@plt+0x6a650>
   7b984:	movw	r1, #33048	; 0x8118
   7b988:	movt	r1, #8
   7b98c:	mov	r0, r5
   7b990:	bl	11390 <strcmp@plt>
   7b994:	cmp	r0, #0
   7b998:	beq	7b9d4 <fputs@plt+0x6a620>
   7b99c:	movw	r1, #33055	; 0x811f
   7b9a0:	movt	r1, #8
   7b9a4:	mov	r0, r5
   7b9a8:	bl	11390 <strcmp@plt>
   7b9ac:	cmp	r0, #0
   7b9b0:	beq	7b9fc <fputs@plt+0x6a648>
   7b9b4:	mov	r0, #1
   7b9b8:	str	r0, [fp, #-60]	; 0xffffffc4
   7b9bc:	b	7ba1c <fputs@plt+0x6a668>
   7b9c0:	str	r7, [sl, #16]
   7b9c4:	str	r6, [fp, #-60]	; 0xffffffc4
   7b9c8:	b	7ba24 <fputs@plt+0x6a670>
   7b9cc:	vldr	d16, [pc, #132]	; 7ba58 <fputs@plt+0x6a6a4>
   7b9d0:	b	7ba00 <fputs@plt+0x6a64c>
   7b9d4:	vldr	d16, [pc, #108]	; 7ba48 <fputs@plt+0x6a694>
   7b9d8:	b	7ba00 <fputs@plt+0x6a64c>
   7b9dc:	mov	r0, sl
   7b9e0:	bl	7c098 <fputs@plt+0x6ace4>
   7b9e4:	mov	r0, #1
   7b9e8:	str	r0, [sl, #12]
   7b9ec:	str	r0, [sl, #16]
   7b9f0:	mov	r0, #0
   7b9f4:	str	r0, [fp, #-60]	; 0xffffffc4
   7b9f8:	b	7ba24 <fputs@plt+0x6a670>
   7b9fc:	vldr	d16, [pc, #60]	; 7ba40 <fputs@plt+0x6a68c>
   7ba00:	vmla.f64	d8, d9, d16
   7ba04:	vmov	r0, r1, d8
   7ba08:	bl	7db78 <fputs@plt+0x6c7c4>
   7ba0c:	ldrd	r2, [sl]
   7ba10:	adds	r0, r2, r0
   7ba14:	adc	r1, r3, r1
   7ba18:	strd	r0, [sl]
   7ba1c:	mov	r0, sl
   7ba20:	bl	7c06c <fputs@plt+0x6acb8>
   7ba24:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7ba28:	sub	sp, fp, #56	; 0x38
   7ba2c:	vpop	{d8-d10}
   7ba30:	add	sp, sp, #4
   7ba34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ba38:	andeq	r0, r0, r0
   7ba3c:	orrsmi	r9, r4, r0, ror r9
   7ba40:	andeq	r0, r0, r0
   7ba44:	addmi	r4, pc, r0
   7ba48:	andeq	r0, r0, r0
   7ba4c:	rscmi	r4, sp, r0, lsl #24
   7ba50:	andeq	r0, r0, r0
   7ba54:	rsbsmi	sp, r6, r0
   7ba58:	andeq	r0, r0, r0
   7ba5c:	cmpmi	fp, r0, asr #14
   7ba60:	push	{r4, sl, fp, lr}
   7ba64:	add	fp, sp, #8
   7ba68:	ldr	r4, [r0, #12]
   7ba6c:	ldr	r1, [r4, #136]!	; 0x88
   7ba70:	ldr	r2, [r4, #4]
   7ba74:	orrs	r1, r1, r2
   7ba78:	beq	7ba84 <fputs@plt+0x6a6d0>
   7ba7c:	ldrd	r0, [r4]
   7ba80:	pop	{r4, sl, fp, pc}
   7ba84:	ldr	r0, [r0]
   7ba88:	ldr	r0, [r0, #32]
   7ba8c:	ldr	r0, [r0]
   7ba90:	mov	r1, r4
   7ba94:	bl	2f5f0 <fputs@plt+0x1e23c>
   7ba98:	cmp	r0, #0
   7ba9c:	movne	r0, #0
   7baa0:	strne	r0, [r4]
   7baa4:	strne	r0, [r4, #4]
   7baa8:	ldrd	r0, [r4]
   7baac:	pop	{r4, sl, fp, pc}
   7bab0:	push	{r4, r5, r6, r7, fp, lr}
   7bab4:	add	fp, sp, #16
   7bab8:	sub	sp, sp, #16
   7babc:	mov	r4, r1
   7bac0:	mov	r6, r0
   7bac4:	ldrb	r7, [r6], #1
   7bac8:	add	r1, sp, #4
   7bacc:	str	r1, [sp]
   7bad0:	cmp	r7, #45	; 0x2d
   7bad4:	movne	r6, r0
   7bad8:	movw	r1, #32961	; 0x80c1
   7badc:	movt	r1, #8
   7bae0:	add	r2, sp, #12
   7bae4:	add	r3, sp, #8
   7bae8:	mov	r0, r6
   7baec:	bl	7bcf8 <fputs@plt+0x6a944>
   7baf0:	mov	r5, #1
   7baf4:	cmp	r0, #3
   7baf8:	bne	7bb88 <fputs@plt+0x6a7d4>
   7bafc:	add	r6, r6, #9
   7bb00:	movw	r0, #2956	; 0xb8c
   7bb04:	movt	r0, #8
   7bb08:	ldrb	r2, [r6, #1]!
   7bb0c:	ldrb	r1, [r0, r2]
   7bb10:	and	r1, r1, #1
   7bb14:	cmp	r2, #84	; 0x54
   7bb18:	beq	7bb08 <fputs@plt+0x6a754>
   7bb1c:	cmp	r1, #0
   7bb20:	bne	7bb08 <fputs@plt+0x6a754>
   7bb24:	mov	r0, r6
   7bb28:	mov	r1, r4
   7bb2c:	bl	7bb98 <fputs@plt+0x6a7e4>
   7bb30:	cmp	r0, #0
   7bb34:	beq	7bb4c <fputs@plt+0x6a798>
   7bb38:	ldrb	r0, [r6]
   7bb3c:	cmp	r0, #0
   7bb40:	bne	7bb88 <fputs@plt+0x6a7d4>
   7bb44:	mov	r0, #0
   7bb48:	strb	r0, [r4, #41]	; 0x29
   7bb4c:	mov	r0, #1
   7bb50:	strb	r0, [r4, #40]	; 0x28
   7bb54:	mov	r5, #0
   7bb58:	strb	r5, [r4, #42]	; 0x2a
   7bb5c:	ldr	r0, [sp, #12]
   7bb60:	cmp	r7, #45	; 0x2d
   7bb64:	rsbeq	r0, r0, #0
   7bb68:	ldr	r1, [sp, #8]
   7bb6c:	ldr	r2, [sp, #4]
   7bb70:	add	r3, r4, #8
   7bb74:	stm	r3, {r0, r1, r2}
   7bb78:	ldrb	r0, [r4, #43]	; 0x2b
   7bb7c:	cmp	r0, #0
   7bb80:	movne	r0, r4
   7bb84:	blne	7af48 <fputs@plt+0x69b94>
   7bb88:	mov	r0, r5
   7bb8c:	sub	sp, fp, #16
   7bb90:	pop	{r4, r5, r6, r7, fp, pc}
   7bb94:	nop	{0}
   7bb98:	push	{r4, r5, r6, sl, fp, lr}
   7bb9c:	add	fp, sp, #16
   7bba0:	sub	sp, sp, #16
   7bba4:	mov	r4, r1
   7bba8:	mov	r5, r0
   7bbac:	movw	r1, #32973	; 0x80cd
   7bbb0:	movt	r1, #8
   7bbb4:	add	r2, sp, #12
   7bbb8:	add	r3, sp, #8
   7bbbc:	bl	7bcf8 <fputs@plt+0x6a944>
   7bbc0:	mov	r6, #1
   7bbc4:	cmp	r0, #2
   7bbc8:	bne	7bcd0 <fputs@plt+0x6a91c>
   7bbcc:	mov	r0, r5
   7bbd0:	ldrb	r1, [r0, #5]!
   7bbd4:	cmp	r1, #58	; 0x3a
   7bbd8:	bne	7bc78 <fputs@plt+0x6a8c4>
   7bbdc:	add	r0, r5, #6
   7bbe0:	movw	r1, #32796	; 0x801c
   7bbe4:	movt	r1, #8
   7bbe8:	add	r2, sp, #4
   7bbec:	bl	7bcf8 <fputs@plt+0x6a944>
   7bbf0:	cmp	r0, #1
   7bbf4:	bne	7bcd0 <fputs@plt+0x6a91c>
   7bbf8:	vmov.i32	d16, #0	; 0x00000000
   7bbfc:	mov	r0, r5
   7bc00:	ldrb	r1, [r0, #8]!
   7bc04:	cmp	r1, #46	; 0x2e
   7bc08:	bne	7bc84 <fputs@plt+0x6a8d0>
   7bc0c:	mov	r1, r5
   7bc10:	ldrb	r2, [r1, #9]!
   7bc14:	sub	r2, r2, #48	; 0x30
   7bc18:	cmp	r2, #9
   7bc1c:	bhi	7bc84 <fputs@plt+0x6a8d0>
   7bc20:	ldrb	r0, [r1]
   7bc24:	sub	r2, r0, #48	; 0x30
   7bc28:	cmp	r2, #9
   7bc2c:	bhi	7bcdc <fputs@plt+0x6a928>
   7bc30:	vmov.i32	d17, #0	; 0x00000000
   7bc34:	vmov.f64	d16, #112	; 0x3f800000  1.0
   7bc38:	add	r1, r5, #10
   7bc3c:	vldr	d18, [pc, #172]	; 7bcf0 <fputs@plt+0x6a93c>
   7bc40:	vmov.f64	d19, #36	; 0x41200000  10.0
   7bc44:	uxtb	r0, r0
   7bc48:	vmov	s0, r0
   7bc4c:	vcvt.f64.u32	d20, s0
   7bc50:	ldrb	r0, [r1], #1
   7bc54:	vmla.f64	d20, d17, d19
   7bc58:	vmul.f64	d16, d16, d19
   7bc5c:	vadd.f64	d17, d20, d18
   7bc60:	sub	r2, r0, #48	; 0x30
   7bc64:	cmp	r2, #10
   7bc68:	bcc	7bc44 <fputs@plt+0x6a890>
   7bc6c:	sub	r0, r1, #1
   7bc70:	vdiv.f64	d16, d17, d16
   7bc74:	b	7bc84 <fputs@plt+0x6a8d0>
   7bc78:	mov	r1, #0
   7bc7c:	vmov.i32	d16, #0	; 0x00000000
   7bc80:	str	r1, [sp, #4]
   7bc84:	mov	r6, #1
   7bc88:	strh	r6, [r4, #41]	; 0x29
   7bc8c:	ldr	r1, [sp, #12]
   7bc90:	ldr	r2, [sp, #8]
   7bc94:	str	r1, [r4, #20]
   7bc98:	str	r2, [r4, #24]
   7bc9c:	vldr	s0, [sp, #4]
   7bca0:	vcvt.f64.s32	d17, s0
   7bca4:	vadd.f64	d16, d16, d17
   7bca8:	vstr	d16, [r4, #32]
   7bcac:	mov	r1, r4
   7bcb0:	bl	7bde8 <fputs@plt+0x6aa34>
   7bcb4:	cmp	r0, #0
   7bcb8:	bne	7bcd0 <fputs@plt+0x6a91c>
   7bcbc:	ldr	r0, [r4, #28]
   7bcc0:	cmp	r0, #0
   7bcc4:	movwne	r0, #1
   7bcc8:	strb	r0, [r4, #43]	; 0x2b
   7bccc:	mov	r6, #0
   7bcd0:	mov	r0, r6
   7bcd4:	sub	sp, fp, #16
   7bcd8:	pop	{r4, r5, r6, sl, fp, pc}
   7bcdc:	vmov.f64	d16, #112	; 0x3f800000  1.0
   7bce0:	vmov.i32	d17, #0	; 0x00000000
   7bce4:	mov	r0, r1
   7bce8:	vdiv.f64	d16, d17, d16
   7bcec:	b	7bc84 <fputs@plt+0x6a8d0>
   7bcf0:	andeq	r0, r0, r0
   7bcf4:	subgt	r0, r8, r0
   7bcf8:	sub	sp, sp, #8
   7bcfc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7bd00:	add	fp, sp, #24
   7bd04:	sub	sp, sp, #4
   7bd08:	mov	ip, r0
   7bd0c:	str	r3, [fp, #12]
   7bd10:	str	r2, [fp, #8]
   7bd14:	add	r0, fp, #8
   7bd18:	str	r0, [sp]
   7bd1c:	mov	r0, #0
   7bd20:	movw	lr, #15700	; 0x3d54
   7bd24:	movt	lr, #8
   7bd28:	ldrb	r2, [r1]
   7bd2c:	ldrb	r5, [r1, #1]
   7bd30:	ldrb	r8, [r1, #2]
   7bd34:	ldrb	r3, [r1, #3]
   7bd38:	cmp	r2, #48	; 0x30
   7bd3c:	bne	7bd48 <fputs@plt+0x6a994>
   7bd40:	mov	r2, #0
   7bd44:	b	7bd80 <fputs@plt+0x6a9cc>
   7bd48:	sub	r6, r2, #49	; 0x31
   7bd4c:	mov	r2, #0
   7bd50:	ldrb	r7, [ip]
   7bd54:	sub	r4, r7, #48	; 0x30
   7bd58:	cmp	r4, #9
   7bd5c:	bhi	7bdd8 <fputs@plt+0x6aa24>
   7bd60:	add	r2, r2, r2, lsl #2
   7bd64:	add	r2, r7, r2, lsl #1
   7bd68:	sub	r2, r2, #48	; 0x30
   7bd6c:	sub	r4, r6, #1
   7bd70:	add	ip, ip, #1
   7bd74:	tst	r6, #255	; 0xff
   7bd78:	mov	r6, r4
   7bd7c:	bne	7bd50 <fputs@plt+0x6a99c>
   7bd80:	sub	r4, r5, #48	; 0x30
   7bd84:	uxtb	r4, r4
   7bd88:	cmp	r2, r4
   7bd8c:	blt	7bdd8 <fputs@plt+0x6aa24>
   7bd90:	add	r4, lr, r8, lsl #1
   7bd94:	ldrh	r4, [r4, #-194]	; 0xffffff3e
   7bd98:	cmp	r2, r4
   7bd9c:	bgt	7bdd8 <fputs@plt+0x6aa24>
   7bda0:	cmp	r3, #0
   7bda4:	ldrbne	r4, [ip]
   7bda8:	cmpne	r3, r4
   7bdac:	bne	7bdd8 <fputs@plt+0x6aa24>
   7bdb0:	ldr	r4, [sp]
   7bdb4:	add	r5, r4, #4
   7bdb8:	str	r5, [sp]
   7bdbc:	ldr	r4, [r4]
   7bdc0:	str	r2, [r4]
   7bdc4:	add	r1, r1, #4
   7bdc8:	add	r0, r0, #1
   7bdcc:	add	ip, ip, #1
   7bdd0:	cmp	r3, #0
   7bdd4:	bne	7bd28 <fputs@plt+0x6a974>
   7bdd8:	sub	sp, fp, #24
   7bddc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   7bde0:	add	sp, sp, #8
   7bde4:	bx	lr
   7bde8:	push	{r4, r5, r6, r7, fp, lr}
   7bdec:	add	fp, sp, #16
   7bdf0:	sub	sp, sp, #8
   7bdf4:	mov	r5, r1
   7bdf8:	mov	r4, r0
   7bdfc:	movw	r6, #2956	; 0xb8c
   7be00:	movt	r6, #8
   7be04:	ldrb	r0, [r4], #1
   7be08:	ldrb	r0, [r6, r0]
   7be0c:	tst	r0, #1
   7be10:	bne	7be04 <fputs@plt+0x6aa50>
   7be14:	mov	r0, #0
   7be18:	str	r0, [r5, #28]
   7be1c:	ldrb	r0, [r4, #-1]
   7be20:	cmp	r0, #45	; 0x2d
   7be24:	beq	7be38 <fputs@plt+0x6aa84>
   7be28:	cmp	r0, #43	; 0x2b
   7be2c:	bne	7be84 <fputs@plt+0x6aad0>
   7be30:	mov	r7, #1
   7be34:	b	7be3c <fputs@plt+0x6aa88>
   7be38:	mvn	r7, #0
   7be3c:	movw	r1, #32981	; 0x80d5
   7be40:	movt	r1, #8
   7be44:	add	r2, sp, #4
   7be48:	mov	r3, sp
   7be4c:	mov	r0, r4
   7be50:	bl	7bcf8 <fputs@plt+0x6a944>
   7be54:	mov	r1, r0
   7be58:	mov	r0, #1
   7be5c:	cmp	r1, #2
   7be60:	bne	7beb4 <fputs@plt+0x6ab00>
   7be64:	ldr	r0, [sp, #4]
   7be68:	rsb	r0, r0, r0, lsl #4
   7be6c:	ldr	r1, [sp]
   7be70:	add	r0, r1, r0, lsl #2
   7be74:	mul	r0, r0, r7
   7be78:	str	r0, [r5, #28]
   7be7c:	add	r4, r4, #5
   7be80:	b	7be90 <fputs@plt+0x6aadc>
   7be84:	orr	r1, r0, #32
   7be88:	cmp	r1, #122	; 0x7a
   7be8c:	bne	7beac <fputs@plt+0x6aaf8>
   7be90:	ldrb	r0, [r4], #1
   7be94:	ldrb	r0, [r6, r0]
   7be98:	tst	r0, #1
   7be9c:	bne	7be90 <fputs@plt+0x6aadc>
   7bea0:	mov	r0, #1
   7bea4:	strb	r0, [r5, #44]	; 0x2c
   7bea8:	ldrb	r0, [r4, #-1]
   7beac:	cmp	r0, #0
   7beb0:	movwne	r0, #1
   7beb4:	sub	sp, fp, #16
   7beb8:	pop	{r4, r5, r6, r7, fp, pc}
   7bebc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7bec0:	add	fp, sp, #24
   7bec4:	sub	sp, sp, #144	; 0x90
   7bec8:	mov	r8, r2
   7becc:	mov	r5, r1
   7bed0:	vmov.i32	q8, #0	; 0x00000000
   7bed4:	mov	r1, sp
   7bed8:	add	r2, r1, #16
   7bedc:	vst1.64	{d16-d17}, [r2]
   7bee0:	mov	r2, #28
   7bee4:	vst1.64	{d16-d17}, [r1], r2
   7bee8:	vst1.32	{d16-d17}, [r1]
   7beec:	add	r2, r0, #16
   7bef0:	mov	r1, #32
   7bef4:	vld1.64	{d16-d17}, [r0], r1
   7bef8:	sub	r1, fp, #72	; 0x48
   7befc:	vld1.64	{d18-d19}, [r2]
   7bf00:	add	r2, r1, #16
   7bf04:	vld1.64	{d20-d21}, [r0]
   7bf08:	vst1.64	{d18-d19}, [r2]
   7bf0c:	add	r0, r1, #32
   7bf10:	vst1.64	{d20-d21}, [r0]
   7bf14:	mov	r0, #8
   7bf18:	mov	r4, r1
   7bf1c:	vst1.64	{d16-d17}, [r4], r0
   7bf20:	mov	r0, r1
   7bf24:	bl	7c07c <fputs@plt+0x6acc8>
   7bf28:	ldr	r0, [r4]
   7bf2c:	movw	r1, #1971	; 0x7b3
   7bf30:	sub	r0, r0, r1
   7bf34:	cmp	r0, #67	; 0x43
   7bf38:	bcc	7bf68 <fputs@plt+0x6abb4>
   7bf3c:	mov	r0, #0
   7bf40:	str	r0, [fp, #-36]	; 0xffffffdc
   7bf44:	str	r0, [fp, #-40]	; 0xffffffd8
   7bf48:	mov	r1, #1
   7bf4c:	str	r1, [fp, #-60]	; 0xffffffc4
   7bf50:	mov	r2, #2000	; 0x7d0
   7bf54:	str	r2, [fp, #-64]	; 0xffffffc0
   7bf58:	str	r1, [fp, #-56]	; 0xffffffc8
   7bf5c:	str	r0, [fp, #-52]	; 0xffffffcc
   7bf60:	str	r0, [fp, #-48]	; 0xffffffd0
   7bf64:	b	7bf80 <fputs@plt+0x6abcc>
   7bf68:	vldr	d16, [fp, #-40]	; 0xffffffd8
   7bf6c:	vmov.f64	d17, #96	; 0x3f000000  0.5
   7bf70:	vadd.f64	d16, d16, d17
   7bf74:	vcvt.s32.f64	s0, d16
   7bf78:	vcvt.f64.s32	d16, s0
   7bf7c:	vstr	d16, [fp, #-40]	; 0xffffffd8
   7bf80:	mov	r6, #0
   7bf84:	strb	r6, [fp, #-30]	; 0xffffffe2
   7bf88:	str	r6, [fp, #-44]	; 0xffffffd4
   7bf8c:	sub	r0, fp, #72	; 0x48
   7bf90:	bl	7af48 <fputs@plt+0x69b94>
   7bf94:	ldr	r7, [fp, #-72]	; 0xffffffb8
   7bf98:	ldr	r4, [fp, #-68]	; 0xffffffbc
   7bf9c:	mov	r0, r7
   7bfa0:	mov	r1, r4
   7bfa4:	mov	r2, #1000	; 0x3e8
   7bfa8:	mov	r3, #0
   7bfac:	bl	7da58 <fputs@plt+0x6c6a4>
   7bfb0:	movw	r1, #38592	; 0x96c0
   7bfb4:	movt	r1, #59228	; 0xe75c
   7bfb8:	add	r0, r0, r1
   7bfbc:	str	r0, [sp, #44]	; 0x2c
   7bfc0:	add	r0, sp, #44	; 0x2c
   7bfc4:	mov	r1, sp
   7bfc8:	bl	7c208 <fputs@plt+0x6ae54>
   7bfcc:	cmp	r0, #0
   7bfd0:	beq	7bff8 <fputs@plt+0x6ac44>
   7bfd4:	movw	r1, #33062	; 0x8126
   7bfd8:	movt	r1, #8
   7bfdc:	mov	r0, r5
   7bfe0:	mvn	r2, #0
   7bfe4:	bl	18b0c <fputs@plt+0x7758>
   7bfe8:	mov	r0, #1
   7bfec:	str	r0, [r8]
   7bff0:	mov	r1, #0
   7bff4:	b	7c060 <fputs@plt+0x6acac>
   7bff8:	vldr	s0, [sp]
   7bffc:	movw	r0, #257	; 0x101
   7c000:	vcvt.f64.s32	d16, s0
   7c004:	str	r0, [sp, #88]	; 0x58
   7c008:	ldr	r0, [sp, #12]
   7c00c:	str	r0, [sp, #64]	; 0x40
   7c010:	ldr	r0, [sp, #8]
   7c014:	str	r0, [sp, #68]	; 0x44
   7c018:	ldr	r0, [sp, #4]
   7c01c:	str	r0, [sp, #72]	; 0x48
   7c020:	ldr	r0, [sp, #20]
   7c024:	movw	r1, #1900	; 0x76c
   7c028:	add	r0, r0, r1
   7c02c:	str	r0, [sp, #56]	; 0x38
   7c030:	ldr	r0, [sp, #16]
   7c034:	add	r0, r0, #1
   7c038:	str	r0, [sp, #60]	; 0x3c
   7c03c:	vstr	d16, [sp, #80]	; 0x50
   7c040:	add	r0, sp, #48	; 0x30
   7c044:	bl	7af48 <fputs@plt+0x69b94>
   7c048:	mov	r0, #0
   7c04c:	str	r0, [r8]
   7c050:	ldr	r0, [sp, #48]	; 0x30
   7c054:	ldr	r1, [sp, #52]	; 0x34
   7c058:	subs	r6, r0, r7
   7c05c:	sbc	r1, r1, r4
   7c060:	mov	r0, r6
   7c064:	sub	sp, fp, #24
   7c068:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7c06c:	mov	r1, #0
   7c070:	strb	r1, [r0, #43]	; 0x2b
   7c074:	strh	r1, [r0, #40]	; 0x28
   7c078:	bx	lr
   7c07c:	push	{r4, sl, fp, lr}
   7c080:	add	fp, sp, #8
   7c084:	mov	r4, r0
   7c088:	bl	7c098 <fputs@plt+0x6ace4>
   7c08c:	mov	r0, r4
   7c090:	pop	{r4, sl, fp, lr}
   7c094:	b	7c270 <fputs@plt+0x6aebc>
   7c098:	push	{r4, sl, fp, lr}
   7c09c:	add	fp, sp, #8
   7c0a0:	mov	r4, r0
   7c0a4:	ldrb	r0, [r0, #40]	; 0x28
   7c0a8:	cmp	r0, #0
   7c0ac:	popne	{r4, sl, fp, pc}
   7c0b0:	ldrb	r0, [r4, #42]	; 0x2a
   7c0b4:	cmp	r0, #0
   7c0b8:	beq	7c1bc <fputs@plt+0x6ae08>
   7c0bc:	ldrd	r0, [r4]
   7c0c0:	movw	r2, #11776	; 0x2e00
   7c0c4:	movt	r2, #659	; 0x293
   7c0c8:	adds	r0, r0, r2
   7c0cc:	adc	r1, r1, #0
   7c0d0:	movw	r2, #23552	; 0x5c00
   7c0d4:	movt	r2, #1318	; 0x526
   7c0d8:	mov	r3, #0
   7c0dc:	bl	7da58 <fputs@plt+0x6c6a4>
   7c0e0:	vldr	d16, [pc, #248]	; 7c1e0 <fputs@plt+0x6ae2c>
   7c0e4:	vldr	d17, [pc, #252]	; 7c1e8 <fputs@plt+0x6ae34>
   7c0e8:	vmov	s0, r0
   7c0ec:	vcvt.f64.s32	d18, s0
   7c0f0:	vadd.f64	d16, d18, d16
   7c0f4:	vdiv.f64	d16, d16, d17
   7c0f8:	vcvt.s32.f64	s0, d16
   7c0fc:	vmov	r1, s0
   7c100:	add	r0, r0, r1
   7c104:	asr	r2, r1, #31
   7c108:	add	r1, r1, r2, lsr #30
   7c10c:	sub	r0, r0, r1, asr #2
   7c110:	movw	r1, #1525	; 0x5f5
   7c114:	vldr	d16, [pc, #212]	; 7c1f0 <fputs@plt+0x6ae3c>
   7c118:	add	r0, r0, r1
   7c11c:	vldr	d17, [pc, #212]	; 7c1f8 <fputs@plt+0x6ae44>
   7c120:	vmov	s0, r0
   7c124:	vcvt.f64.s32	d18, s0
   7c128:	vadd.f64	d16, d18, d16
   7c12c:	vdiv.f64	d16, d16, d17
   7c130:	vcvt.s32.f64	s0, d16
   7c134:	vmov	r1, s0
   7c138:	mov	r2, r1
   7c13c:	bfc	r2, #15, #17
   7c140:	movw	r3, #36525	; 0x8ead
   7c144:	mul	r2, r2, r3
   7c148:	movw	r3, #34079	; 0x851f
   7c14c:	movt	r3, #20971	; 0x51eb
   7c150:	umull	r2, r3, r2, r3
   7c154:	vldr	d16, [pc, #164]	; 7c200 <fputs@plt+0x6ae4c>
   7c158:	sub	r0, r0, r3, lsr #5
   7c15c:	vmov	s0, r0
   7c160:	vcvt.f64.s32	d17, s0
   7c164:	vdiv.f64	d17, d17, d16
   7c168:	vcvt.s32.f64	s0, d17
   7c16c:	vmov	r2, s0
   7c170:	mvn	r3, #12
   7c174:	vcvt.f64.s32	d17, s0
   7c178:	cmp	r2, #14
   7c17c:	mvnlt	r3, #0
   7c180:	vmul.f64	d16, d17, d16
   7c184:	add	r2, r3, r2
   7c188:	vcvt.s32.f64	s0, d16
   7c18c:	vmov	r3, s0
   7c190:	sub	r0, r0, r3
   7c194:	movw	r3, #60820	; 0xed94
   7c198:	movt	r3, #65535	; 0xffff
   7c19c:	add	r3, r3, #1
   7c1a0:	cmp	r2, #2
   7c1a4:	movwgt	r3, #60820	; 0xed94
   7c1a8:	movtgt	r3, #65535	; 0xffff
   7c1ac:	add	r1, r3, r1
   7c1b0:	str	r1, [r4, #8]
   7c1b4:	str	r2, [r4, #12]
   7c1b8:	b	7c1cc <fputs@plt+0x6ae18>
   7c1bc:	mov	r0, #1
   7c1c0:	mov	r1, #2000	; 0x7d0
   7c1c4:	str	r1, [r4, #8]
   7c1c8:	str	r0, [r4, #12]
   7c1cc:	str	r0, [r4, #16]
   7c1d0:	mov	r0, #1
   7c1d4:	strb	r0, [r4, #40]	; 0x28
   7c1d8:	pop	{r4, sl, fp, pc}
   7c1dc:	nop	{0}
   7c1e0:	andmi	r0, r0, r0
   7c1e4:	teqgt	ip, r0	; <illegal shifter operand>
   7c1e8:	andeq	r0, r0, r0
   7c1ec:	rscmi	sp, r1, r8, lsl #11
   7c1f0:	strbtvs	r6, [r6], -r6, ror #12
   7c1f4:	subsgt	r8, lr, r6, ror #12
   7c1f8:	andeq	r0, r0, r0
   7c1fc:	rsbsmi	sp, r6, r0, lsl #8
   7c200:	ldrbcs	r5, [r2, -r1, ror #8]
   7c204:	eorsmi	r9, lr, r0, lsr #19
   7c208:	push	{r4, sl, fp, lr}
   7c20c:	add	fp, sp, #8
   7c210:	mov	r4, r1
   7c214:	bl	110d8 <localtime@plt>
   7c218:	mov	r1, r0
   7c21c:	clz	r0, r0
   7c220:	lsr	r0, r0, #5
   7c224:	movw	r2, #37176	; 0x9138
   7c228:	movt	r2, #9
   7c22c:	ldr	r2, [r2, #268]	; 0x10c
   7c230:	cmp	r2, #0
   7c234:	movwne	r2, #1
   7c238:	orrs	r0, r0, r2
   7c23c:	popne	{r4, sl, fp, pc}
   7c240:	mov	r2, #28
   7c244:	mov	r3, r1
   7c248:	vld1.32	{d16-d17}, [r3], r2
   7c24c:	add	r1, r1, #16
   7c250:	vld1.32	{d18-d19}, [r1]
   7c254:	add	r1, r4, #16
   7c258:	vld1.32	{d20-d21}, [r3]
   7c25c:	vst1.32	{d18-d19}, [r1]
   7c260:	vst1.32	{d16-d17}, [r4], r2
   7c264:	vst1.32	{d20-d21}, [r4]
   7c268:	pop	{r4, sl, fp, pc}
   7c26c:	nop	{0}
   7c270:	push	{r4, sl, fp, lr}
   7c274:	add	fp, sp, #8
   7c278:	mov	r4, r0
   7c27c:	ldrb	r0, [r0, #41]	; 0x29
   7c280:	cmp	r0, #0
   7c284:	popne	{r4, sl, fp, pc}
   7c288:	mov	r0, r4
   7c28c:	bl	7af48 <fputs@plt+0x69b94>
   7c290:	ldrd	r0, [r4]
   7c294:	movw	r2, #11776	; 0x2e00
   7c298:	movt	r2, #659	; 0x293
   7c29c:	adds	r0, r0, r2
   7c2a0:	adc	r1, r1, #0
   7c2a4:	movw	r2, #23552	; 0x5c00
   7c2a8:	movt	r2, #1318	; 0x526
   7c2ac:	mov	r3, #0
   7c2b0:	bl	7da58 <fputs@plt+0x6c6a4>
   7c2b4:	vldr	d16, [pc, #124]	; 7c338 <fputs@plt+0x6af84>
   7c2b8:	vmov	s0, r2
   7c2bc:	vcvt.f64.s32	d17, s0
   7c2c0:	vdiv.f64	d16, d17, d16
   7c2c4:	vcvt.s32.f64	s0, d16
   7c2c8:	vmov	r0, s0
   7c2cc:	movw	r1, #46021	; 0xb3c5
   7c2d0:	movt	r1, #37282	; 0x91a2
   7c2d4:	smmla	r1, r0, r1, r0
   7c2d8:	asr	r2, r1, #11
   7c2dc:	add	r1, r2, r1, lsr #31
   7c2e0:	movw	r2, #61936	; 0xf1f0
   7c2e4:	movt	r2, #65535	; 0xffff
   7c2e8:	mla	r0, r1, r2, r0
   7c2ec:	movw	r2, #34953	; 0x8889
   7c2f0:	movt	r2, #34952	; 0x8888
   7c2f4:	smmla	r2, r0, r2, r0
   7c2f8:	asr	r3, r2, #5
   7c2fc:	add	r2, r3, r2, lsr #31
   7c300:	sub	r3, r2, r2, lsl #4
   7c304:	add	r0, r0, r3, lsl #2
   7c308:	vcvt.f64.s32	d17, s0
   7c30c:	vmov	s0, r0
   7c310:	vsub.f64	d16, d16, d17
   7c314:	vcvt.f64.s32	d17, s0
   7c318:	mov	r0, #1
   7c31c:	vadd.f64	d16, d16, d17
   7c320:	strb	r0, [r4, #41]	; 0x29
   7c324:	str	r1, [r4, #20]
   7c328:	str	r2, [r4, #24]
   7c32c:	vstr	d16, [r4, #32]
   7c330:	pop	{r4, sl, fp, pc}
   7c334:	nop	{0}
   7c338:	andeq	r0, r0, r0
   7c33c:	addmi	r4, pc, r0
   7c340:	push	{r4, r5, r6, sl, fp, lr}
   7c344:	add	fp, sp, #16
   7c348:	mov	r5, r1
   7c34c:	movw	r1, #55584	; 0xd920
   7c350:	movt	r1, #9
   7c354:	ldr	r6, [r1, r0, lsl #2]
   7c358:	mov	r4, #0
   7c35c:	cmp	r6, #0
   7c360:	bne	7c378 <fputs@plt+0x6afc4>
   7c364:	mov	r0, r4
   7c368:	pop	{r4, r5, r6, sl, fp, pc}
   7c36c:	ldr	r6, [r6, #24]
   7c370:	cmp	r6, #0
   7c374:	beq	7c364 <fputs@plt+0x6afb0>
   7c378:	ldr	r0, [r6, #20]
   7c37c:	mov	r1, r5
   7c380:	bl	15b10 <fputs@plt+0x475c>
   7c384:	cmp	r0, #0
   7c388:	bne	7c36c <fputs@plt+0x6afb8>
   7c38c:	mov	r4, r6
   7c390:	mov	r0, r4
   7c394:	pop	{r4, r5, r6, sl, fp, pc}
   7c398:	push	{r4, r5, fp, lr}
   7c39c:	add	fp, sp, #8
   7c3a0:	add	r0, r0, #7
   7c3a4:	bic	r4, r0, #7
   7c3a8:	add	r0, r4, #8
   7c3ac:	bl	112b8 <malloc@plt>
   7c3b0:	cmp	r0, #0
   7c3b4:	asrne	r5, r4, #31
   7c3b8:	strdne	r4, [r0]
   7c3bc:	addne	r0, r0, #8
   7c3c0:	popne	{r4, r5, fp, pc}
   7c3c4:	movw	r1, #33147	; 0x817b
   7c3c8:	movt	r1, #8
   7c3cc:	mov	r0, #7
   7c3d0:	mov	r2, r4
   7c3d4:	bl	158e8 <fputs@plt+0x4534>
   7c3d8:	mov	r0, #0
   7c3dc:	pop	{r4, r5, fp, pc}
   7c3e0:	sub	r0, r0, #8
   7c3e4:	b	111b0 <free@plt>
   7c3e8:	push	{r4, r6, r7, sl, fp, lr}
   7c3ec:	add	fp, sp, #16
   7c3f0:	mov	r6, r1
   7c3f4:	mov	r4, r0
   7c3f8:	sub	r0, r0, #8
   7c3fc:	add	r1, r1, #8
   7c400:	bl	11360 <realloc@plt>
   7c404:	cmp	r0, #0
   7c408:	asrne	r7, r6, #31
   7c40c:	strdne	r6, [r0]
   7c410:	addne	r0, r0, #8
   7c414:	popne	{r4, r6, r7, sl, fp, pc}
   7c418:	mov	r0, r4
   7c41c:	bl	7c440 <fputs@plt+0x6b08c>
   7c420:	mov	r2, r0
   7c424:	movw	r1, #33185	; 0x81a1
   7c428:	movt	r1, #8
   7c42c:	mov	r0, #7
   7c430:	mov	r3, r6
   7c434:	bl	158e8 <fputs@plt+0x4534>
   7c438:	mov	r0, #0
   7c43c:	pop	{r4, r6, r7, sl, fp, pc}
   7c440:	ldr	r0, [r0, #-8]
   7c444:	bx	lr
   7c448:	add	r0, r0, #7
   7c44c:	bic	r0, r0, #7
   7c450:	bx	lr
   7c454:	mov	r0, #0
   7c458:	bx	lr
   7c45c:	bx	lr
   7c460:	push	{r4, r5, fp, lr}
   7c464:	add	fp, sp, #8
   7c468:	movw	r0, #55688	; 0xd988
   7c46c:	movt	r0, #9
   7c470:	vmov.i32	q8, #0	; 0x00000000
   7c474:	add	r1, r0, #48	; 0x30
   7c478:	vst1.64	{d16-d17}, [r1]
   7c47c:	mov	r1, #0
   7c480:	str	r1, [r0, #96]	; 0x60
   7c484:	add	r2, r0, #80	; 0x50
   7c488:	vst1.64	{d16-d17}, [r2]
   7c48c:	add	r2, r0, #64	; 0x40
   7c490:	vst1.64	{d16-d17}, [r2]
   7c494:	add	r2, r0, #32
   7c498:	vst1.64	{d16-d17}, [r2]
   7c49c:	add	r2, r0, #16
   7c4a0:	vst1.64	{d16-d17}, [r2]
   7c4a4:	mov	r2, #52	; 0x34
   7c4a8:	mov	r3, r0
   7c4ac:	vst1.64	{d16-d17}, [r3], r2
   7c4b0:	mov	r2, #10
   7c4b4:	str	r2, [r0, #12]
   7c4b8:	mov	r2, #1
   7c4bc:	str	r2, [r3]
   7c4c0:	movw	r2, #37176	; 0x9138
   7c4c4:	movt	r2, #9
   7c4c8:	ldr	r3, [r2, #204]	; 0xcc
   7c4cc:	ldr	r5, [r2, #212]	; 0xd4
   7c4d0:	clz	r2, r3
   7c4d4:	lsr	r4, r2, #5
   7c4d8:	cmp	r5, #0
   7c4dc:	movne	r5, r5
   7c4e0:	cmp	r3, #0
   7c4e4:	movne	r5, r1
   7c4e8:	strd	r4, [r0, #56]	; 0x38
   7c4ec:	mov	r0, #0
   7c4f0:	pop	{r4, r5, fp, pc}
   7c4f4:	vmov.i32	q8, #0	; 0x00000000
   7c4f8:	mov	r0, #96	; 0x60
   7c4fc:	movw	r1, #55688	; 0xd988
   7c500:	movt	r1, #9
   7c504:	mov	r2, r1
   7c508:	vst1.64	{d16-d17}, [r2], r0
   7c50c:	mov	r0, #0
   7c510:	str	r0, [r2]
   7c514:	add	r0, r1, #80	; 0x50
   7c518:	vst1.64	{d16-d17}, [r0]
   7c51c:	add	r0, r1, #64	; 0x40
   7c520:	vst1.64	{d16-d17}, [r0]
   7c524:	add	r0, r1, #48	; 0x30
   7c528:	vst1.64	{d16-d17}, [r0]
   7c52c:	add	r0, r1, #32
   7c530:	vst1.64	{d16-d17}, [r0]
   7c534:	add	r0, r1, #16
   7c538:	vst1.64	{d16-d17}, [r0]
   7c53c:	bx	lr
   7c540:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7c544:	add	fp, sp, #24
   7c548:	mov	r5, r2
   7c54c:	mov	r8, r1
   7c550:	mov	r7, r0
   7c554:	movw	r6, #55688	; 0xd988
   7c558:	movt	r6, #9
   7c55c:	ldr	r0, [r6, #56]	; 0x38
   7c560:	mov	r1, #52	; 0x34
   7c564:	mul	r0, r0, r1
   7c568:	add	r0, r0, #60	; 0x3c
   7c56c:	asr	r1, r0, #31
   7c570:	bl	167c0 <fputs@plt+0x540c>
   7c574:	mov	r4, r0
   7c578:	cmp	r0, #0
   7c57c:	beq	7c618 <fputs@plt+0x6b264>
   7c580:	ldr	r0, [r6, #56]	; 0x38
   7c584:	cmp	r0, #0
   7c588:	movne	r0, #10
   7c58c:	strne	r0, [r4, #72]	; 0x48
   7c590:	addne	r6, r4, #60	; 0x3c
   7c594:	ldrb	r0, [r6, #34]	; 0x22
   7c598:	cmp	r0, #0
   7c59c:	bne	7c5b4 <fputs@plt+0x6b200>
   7c5a0:	add	r0, r6, #20
   7c5a4:	mov	r1, #1
   7c5a8:	strb	r1, [r6, #34]	; 0x22
   7c5ac:	str	r0, [r6, #44]	; 0x2c
   7c5b0:	str	r0, [r6, #48]	; 0x30
   7c5b4:	cmp	r5, #0
   7c5b8:	mov	r0, r5
   7c5bc:	movwne	r0, #1
   7c5c0:	add	r1, r7, r8
   7c5c4:	add	r1, r1, #32
   7c5c8:	stm	r4, {r6, r7, r8}
   7c5cc:	str	r1, [r4, #12]
   7c5d0:	str	r0, [r4, #16]
   7c5d4:	mov	r0, r4
   7c5d8:	bl	7c820 <fputs@plt+0x6b46c>
   7c5dc:	cmp	r5, #0
   7c5e0:	beq	7c60c <fputs@plt+0x6b258>
   7c5e4:	mov	r0, #10
   7c5e8:	str	r0, [r4, #20]
   7c5ec:	ldmib	r6, {r0, r1}
   7c5f0:	add	r2, r1, #10
   7c5f4:	mvn	r3, #9
   7c5f8:	sub	r1, r3, r1
   7c5fc:	add	r0, r1, r0
   7c600:	add	r0, r0, #10
   7c604:	str	r2, [r6, #8]
   7c608:	str	r0, [r6, #12]
   7c60c:	ldr	r0, [r4, #44]	; 0x2c
   7c610:	cmp	r0, #0
   7c614:	beq	7c620 <fputs@plt+0x6b26c>
   7c618:	mov	r0, r4
   7c61c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7c620:	mov	r0, r4
   7c624:	bl	7c788 <fputs@plt+0x6b3d4>
   7c628:	mov	r4, #0
   7c62c:	mov	r0, r4
   7c630:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7c634:	ldr	r2, [r0, #16]
   7c638:	cmp	r2, #0
   7c63c:	bxeq	lr
   7c640:	push	{fp, lr}
   7c644:	mov	fp, sp
   7c648:	ldr	r2, [r0]
   7c64c:	ldr	r3, [r0, #24]
   7c650:	sub	ip, r1, r3
   7c654:	ldmib	r2, {r3, lr}
   7c658:	add	r3, r3, ip
   7c65c:	str	r3, [r2, #4]
   7c660:	add	r3, r3, #10
   7c664:	sub	r3, r3, lr
   7c668:	str	r3, [r2, #12]
   7c66c:	add	r2, r1, r1, lsl #3
   7c670:	movw	r3, #52429	; 0xcccd
   7c674:	movt	r3, #52428	; 0xcccc
   7c678:	umull	r2, r3, r2, r3
   7c67c:	lsr	r2, r3, #3
   7c680:	str	r1, [r0, #24]
   7c684:	str	r2, [r0, #28]
   7c688:	pop	{fp, lr}
   7c68c:	b	7c8d8 <fputs@plt+0x6b524>
   7c690:	ldr	r0, [r0, #40]	; 0x28
   7c694:	bx	lr
   7c698:	b	7ca2c <fputs@plt+0x6b678>
   7c69c:	cmp	r2, #0
   7c6a0:	bne	7c6b8 <fputs@plt+0x6b304>
   7c6a4:	ldr	r2, [r0]
   7c6a8:	ldr	ip, [r2, #4]
   7c6ac:	ldr	r3, [r2, #16]
   7c6b0:	cmp	r3, ip
   7c6b4:	bls	7c6c4 <fputs@plt+0x6b310>
   7c6b8:	mov	r0, r1
   7c6bc:	mov	r1, #1
   7c6c0:	b	7c984 <fputs@plt+0x6b5d0>
   7c6c4:	add	r3, r2, #20
   7c6c8:	str	r3, [r1, #28]
   7c6cc:	ldr	r3, [r2, #44]	; 0x2c
   7c6d0:	str	r3, [r1, #24]
   7c6d4:	str	r1, [r3, #28]
   7c6d8:	str	r1, [r2, #44]	; 0x2c
   7c6dc:	ldr	r2, [r0, #36]	; 0x24
   7c6e0:	add	r2, r2, #1
   7c6e4:	str	r2, [r0, #36]	; 0x24
   7c6e8:	mov	r0, #0
   7c6ec:	strb	r0, [r1, #12]
   7c6f0:	bx	lr
   7c6f4:	push	{r4, sl, fp, lr}
   7c6f8:	add	fp, sp, #8
   7c6fc:	ldr	ip, [r0, #44]	; 0x2c
   7c700:	ldr	lr, [r0, #48]	; 0x30
   7c704:	udiv	r4, r2, ip
   7c708:	mls	r2, r4, ip, r2
   7c70c:	add	r2, lr, r2, lsl #2
   7c710:	mov	lr, r2
   7c714:	ldr	r4, [r2]
   7c718:	add	r2, r4, #16
   7c71c:	cmp	r4, r1
   7c720:	bne	7c710 <fputs@plt+0x6b35c>
   7c724:	ldr	r2, [r1, #16]
   7c728:	str	r2, [lr]
   7c72c:	str	r3, [r1, #8]
   7c730:	udiv	r2, r3, ip
   7c734:	mls	ip, r2, ip, r3
   7c738:	ldr	r4, [r0, #48]	; 0x30
   7c73c:	ldr	r2, [r4, ip, lsl #2]
   7c740:	str	r2, [r1, #16]
   7c744:	str	r1, [r4, ip, lsl #2]
   7c748:	ldr	r1, [r0, #32]
   7c74c:	cmp	r1, r3
   7c750:	strcc	r3, [r0, #32]
   7c754:	pop	{r4, sl, fp, pc}
   7c758:	push	{r4, r5, fp, lr}
   7c75c:	add	fp, sp, #8
   7c760:	mov	r4, r0
   7c764:	ldr	r0, [r0, #32]
   7c768:	cmp	r0, r1
   7c76c:	popcc	{r4, r5, fp, pc}
   7c770:	mov	r5, r1
   7c774:	mov	r0, r4
   7c778:	bl	7ce2c <fputs@plt+0x6ba78>
   7c77c:	sub	r0, r5, #1
   7c780:	str	r0, [r4, #32]
   7c784:	pop	{r4, r5, fp, pc}
   7c788:	push	{r4, r5, fp, lr}
   7c78c:	add	fp, sp, #8
   7c790:	mov	r4, r0
   7c794:	ldr	r5, [r0]
   7c798:	mov	r1, #0
   7c79c:	bl	7ce2c <fputs@plt+0x6ba78>
   7c7a0:	ldr	r0, [r4, #24]
   7c7a4:	ldmib	r5, {r1, r2}
   7c7a8:	sub	r0, r1, r0
   7c7ac:	str	r0, [r5, #4]
   7c7b0:	ldr	r1, [r4, #20]
   7c7b4:	sub	r1, r2, r1
   7c7b8:	str	r1, [r5, #8]
   7c7bc:	add	r0, r0, #10
   7c7c0:	sub	r0, r0, r1
   7c7c4:	str	r0, [r5, #12]
   7c7c8:	mov	r0, r4
   7c7cc:	bl	7c8d8 <fputs@plt+0x6b524>
   7c7d0:	ldr	r0, [r4, #56]	; 0x38
   7c7d4:	bl	14168 <fputs@plt+0x2db4>
   7c7d8:	ldr	r0, [r4, #48]	; 0x30
   7c7dc:	bl	14168 <fputs@plt+0x2db4>
   7c7e0:	mov	r0, r4
   7c7e4:	pop	{r4, r5, fp, lr}
   7c7e8:	b	14168 <fputs@plt+0x2db4>
   7c7ec:	ldr	r1, [r0, #16]
   7c7f0:	cmp	r1, #0
   7c7f4:	bxeq	lr
   7c7f8:	push	{r4, r5, fp, lr}
   7c7fc:	add	fp, sp, #8
   7c800:	ldr	r4, [r0]
   7c804:	ldr	r5, [r4, #4]
   7c808:	mov	r1, #0
   7c80c:	str	r1, [r4, #4]
   7c810:	bl	7c8d8 <fputs@plt+0x6b524>
   7c814:	str	r5, [r4, #4]
   7c818:	pop	{r4, r5, fp, lr}
   7c81c:	bx	lr
   7c820:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7c824:	add	fp, sp, #24
   7c828:	mov	r8, r0
   7c82c:	ldr	r0, [r0, #44]	; 0x2c
   7c830:	lsl	r1, r0, #1
   7c834:	mov	r6, #256	; 0x100
   7c838:	cmp	r1, #256	; 0x100
   7c83c:	lslhi	r6, r0, #1
   7c840:	cmp	r0, #0
   7c844:	blne	27514 <fputs@plt+0x16160>
   7c848:	lsl	r0, r6, #2
   7c84c:	mov	r1, #0
   7c850:	bl	167c0 <fputs@plt+0x540c>
   7c854:	mov	r5, r0
   7c858:	ldr	r0, [r8, #44]	; 0x2c
   7c85c:	cmp	r0, #0
   7c860:	blne	27538 <fputs@plt+0x16184>
   7c864:	cmp	r5, #0
   7c868:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   7c86c:	ldr	r0, [r8, #44]	; 0x2c
   7c870:	cmp	r0, #0
   7c874:	beq	7c8c4 <fputs@plt+0x6b510>
   7c878:	ldr	r0, [r8, #44]	; 0x2c
   7c87c:	mov	r1, #0
   7c880:	ldr	r2, [r8, #48]	; 0x30
   7c884:	ldr	r2, [r2, r1, lsl #2]
   7c888:	cmp	r2, #0
   7c88c:	beq	7c8b8 <fputs@plt+0x6b504>
   7c890:	ldr	r3, [r2, #8]
   7c894:	ldr	r4, [r2, #16]
   7c898:	udiv	r7, r3, r6
   7c89c:	mls	r3, r7, r6, r3
   7c8a0:	ldr	r7, [r5, r3, lsl #2]
   7c8a4:	str	r7, [r2, #16]
   7c8a8:	str	r2, [r5, r3, lsl #2]
   7c8ac:	cmp	r4, #0
   7c8b0:	mov	r2, r4
   7c8b4:	bne	7c890 <fputs@plt+0x6b4dc>
   7c8b8:	add	r1, r1, #1
   7c8bc:	cmp	r1, r0
   7c8c0:	bcc	7c880 <fputs@plt+0x6b4cc>
   7c8c4:	ldr	r0, [r8, #48]	; 0x30
   7c8c8:	bl	14168 <fputs@plt+0x2db4>
   7c8cc:	str	r6, [r8, #44]	; 0x2c
   7c8d0:	str	r5, [r8, #48]	; 0x30
   7c8d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7c8d8:	push	{r4, r5, fp, lr}
   7c8dc:	add	fp, sp, #8
   7c8e0:	mov	r4, r0
   7c8e4:	ldr	r5, [r0]
   7c8e8:	b	7c8f8 <fputs@plt+0x6b544>
   7c8ec:	bl	7c948 <fputs@plt+0x6b594>
   7c8f0:	mov	r1, #1
   7c8f4:	bl	7c984 <fputs@plt+0x6b5d0>
   7c8f8:	ldr	r0, [r5, #4]
   7c8fc:	ldr	r1, [r5, #16]
   7c900:	cmp	r1, r0
   7c904:	bls	7c918 <fputs@plt+0x6b564>
   7c908:	ldr	r0, [r5, #48]	; 0x30
   7c90c:	ldrb	r1, [r0, #14]
   7c910:	cmp	r1, #0
   7c914:	beq	7c8ec <fputs@plt+0x6b538>
   7c918:	ldr	r0, [r4, #40]	; 0x28
   7c91c:	cmp	r0, #0
   7c920:	beq	7c928 <fputs@plt+0x6b574>
   7c924:	pop	{r4, r5, fp, pc}
   7c928:	ldr	r0, [r4, #56]	; 0x38
   7c92c:	cmp	r0, #0
   7c930:	popeq	{r4, r5, fp, pc}
   7c934:	bl	14168 <fputs@plt+0x2db4>
   7c938:	mov	r0, #0
   7c93c:	str	r0, [r4, #52]	; 0x34
   7c940:	str	r0, [r4, #56]	; 0x38
   7c944:	pop	{r4, r5, fp, pc}
   7c948:	add	r3, r0, #20
   7c94c:	ldm	r3, {r1, r2, r3}
   7c950:	str	r2, [r3, #24]
   7c954:	ldr	r2, [r0, #24]
   7c958:	ldr	r3, [r0, #28]
   7c95c:	str	r3, [r2, #28]
   7c960:	mov	r2, #0
   7c964:	str	r2, [r0, #24]
   7c968:	str	r2, [r0, #28]
   7c96c:	mov	r2, #1
   7c970:	strb	r2, [r0, #12]
   7c974:	ldr	r2, [r1, #36]	; 0x24
   7c978:	sub	r2, r2, #1
   7c97c:	str	r2, [r1, #36]	; 0x24
   7c980:	bx	lr
   7c984:	push	{r4, sl, fp, lr}
   7c988:	add	fp, sp, #8
   7c98c:	ldr	r2, [r0, #8]
   7c990:	ldr	ip, [r0, #20]
   7c994:	ldr	r3, [ip, #44]	; 0x2c
   7c998:	ldr	lr, [ip, #48]	; 0x30
   7c99c:	udiv	r4, r2, r3
   7c9a0:	mls	r2, r4, r3, r2
   7c9a4:	add	r3, lr, r2, lsl #2
   7c9a8:	mov	r2, r3
   7c9ac:	ldr	r4, [r3]
   7c9b0:	add	r3, r4, #16
   7c9b4:	cmp	r4, r0
   7c9b8:	bne	7c9a8 <fputs@plt+0x6b5f4>
   7c9bc:	ldr	r3, [r3]
   7c9c0:	str	r3, [r2]
   7c9c4:	ldr	r2, [ip, #40]	; 0x28
   7c9c8:	sub	r2, r2, #1
   7c9cc:	str	r2, [ip, #40]	; 0x28
   7c9d0:	cmp	r1, #0
   7c9d4:	popeq	{r4, sl, fp, pc}
   7c9d8:	pop	{r4, sl, fp, lr}
   7c9dc:	b	7c9e0 <fputs@plt+0x6b62c>
   7c9e0:	push	{r4, sl, fp, lr}
   7c9e4:	add	fp, sp, #8
   7c9e8:	ldr	r4, [r0, #20]
   7c9ec:	ldrb	r1, [r0, #13]
   7c9f0:	cmp	r1, #0
   7c9f4:	beq	7ca08 <fputs@plt+0x6b654>
   7c9f8:	ldr	r1, [r4, #52]	; 0x34
   7c9fc:	str	r1, [r0, #16]
   7ca00:	str	r0, [r4, #52]	; 0x34
   7ca04:	b	7ca10 <fputs@plt+0x6b65c>
   7ca08:	ldr	r0, [r0]
   7ca0c:	bl	27ad0 <fputs@plt+0x1671c>
   7ca10:	ldr	r0, [r4, #16]
   7ca14:	cmp	r0, #0
   7ca18:	ldrne	r0, [r4]
   7ca1c:	ldrne	r1, [r0, #16]
   7ca20:	subne	r1, r1, #1
   7ca24:	strne	r1, [r0, #16]
   7ca28:	pop	{r4, sl, fp, pc}
   7ca2c:	push	{fp, lr}
   7ca30:	mov	fp, sp
   7ca34:	mov	ip, r0
   7ca38:	ldr	r0, [r0, #44]	; 0x2c
   7ca3c:	ldr	lr, [ip, #48]	; 0x30
   7ca40:	udiv	r3, r1, r0
   7ca44:	mls	r0, r3, r0, r1
   7ca48:	ldr	r0, [lr, r0, lsl #2]
   7ca4c:	cmp	r0, #0
   7ca50:	bne	7ca64 <fputs@plt+0x6b6b0>
   7ca54:	b	7ca84 <fputs@plt+0x6b6d0>
   7ca58:	ldr	r0, [r0, #16]
   7ca5c:	cmp	r0, #0
   7ca60:	beq	7ca84 <fputs@plt+0x6b6d0>
   7ca64:	ldr	r3, [r0, #8]
   7ca68:	cmp	r3, r1
   7ca6c:	bne	7ca58 <fputs@plt+0x6b6a4>
   7ca70:	ldrb	r1, [r0, #12]
   7ca74:	cmp	r1, #0
   7ca78:	popne	{fp, pc}
   7ca7c:	pop	{fp, lr}
   7ca80:	b	7c948 <fputs@plt+0x6b594>
   7ca84:	cmp	r2, #0
   7ca88:	beq	7ca98 <fputs@plt+0x6b6e4>
   7ca8c:	mov	r0, ip
   7ca90:	pop	{fp, lr}
   7ca94:	b	7caa0 <fputs@plt+0x6b6ec>
   7ca98:	mov	r0, #0
   7ca9c:	pop	{fp, pc}
   7caa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7caa4:	add	fp, sp, #28
   7caa8:	sub	sp, sp, #4
   7caac:	mov	sl, r2
   7cab0:	mov	r7, r1
   7cab4:	mov	r5, r0
   7cab8:	ldr	r9, [r0]
   7cabc:	ldr	r4, [r0, #40]	; 0x28
   7cac0:	cmp	r2, #1
   7cac4:	bne	7cb08 <fputs@plt+0x6b754>
   7cac8:	str	r7, [sp]
   7cacc:	ldr	r7, [r5, #36]	; 0x24
   7cad0:	sub	r8, r4, r7
   7cad4:	ldr	r0, [r9, #12]
   7cad8:	mov	r6, #0
   7cadc:	cmp	r8, r0
   7cae0:	ldrcc	r0, [r5, #28]
   7cae4:	cmpcc	r8, r0
   7cae8:	bcs	7cc28 <fputs@plt+0x6b874>
   7caec:	mov	r0, r5
   7caf0:	bl	7cc34 <fputs@plt+0x6b880>
   7caf4:	cmp	r7, r8
   7caf8:	ldr	r7, [sp]
   7cafc:	bcs	7cb08 <fputs@plt+0x6b754>
   7cb00:	cmp	r0, #0
   7cb04:	bne	7cc28 <fputs@plt+0x6b874>
   7cb08:	ldr	r0, [r5, #44]	; 0x2c
   7cb0c:	cmp	r4, r0
   7cb10:	movcs	r0, r5
   7cb14:	blcs	7c820 <fputs@plt+0x6b46c>
   7cb18:	ldr	r0, [r5, #16]
   7cb1c:	cmp	r0, #0
   7cb20:	beq	7cba4 <fputs@plt+0x6b7f0>
   7cb24:	ldr	r6, [r9, #48]	; 0x30
   7cb28:	ldrb	r0, [r6, #14]
   7cb2c:	cmp	r0, #0
   7cb30:	bne	7cba4 <fputs@plt+0x6b7f0>
   7cb34:	ldr	r0, [r5, #24]
   7cb38:	ldr	r1, [r5, #40]	; 0x28
   7cb3c:	add	r1, r1, #1
   7cb40:	cmp	r1, r0
   7cb44:	bcs	7cb58 <fputs@plt+0x6b7a4>
   7cb48:	mov	r0, r5
   7cb4c:	bl	7cc34 <fputs@plt+0x6b880>
   7cb50:	cmp	r0, #0
   7cb54:	beq	7cba4 <fputs@plt+0x6b7f0>
   7cb58:	mov	r0, r6
   7cb5c:	mov	r1, #0
   7cb60:	bl	7c984 <fputs@plt+0x6b5d0>
   7cb64:	mov	r0, r6
   7cb68:	bl	7c948 <fputs@plt+0x6b594>
   7cb6c:	ldr	r1, [r5, #12]
   7cb70:	ldr	r0, [r6, #20]
   7cb74:	ldr	r2, [r0, #12]
   7cb78:	cmp	r2, r1
   7cb7c:	bne	7cb9c <fputs@plt+0x6b7e8>
   7cb80:	ldr	r0, [r0, #16]
   7cb84:	ldr	r1, [r5, #16]
   7cb88:	sub	r0, r1, r0
   7cb8c:	ldr	r1, [r9, #16]
   7cb90:	add	r0, r0, r1
   7cb94:	str	r0, [r9, #16]
   7cb98:	b	7cbc4 <fputs@plt+0x6b810>
   7cb9c:	mov	r0, r6
   7cba0:	bl	7c9e0 <fputs@plt+0x6b62c>
   7cba4:	sub	r0, sl, #1
   7cba8:	clz	r0, r0
   7cbac:	lsr	r1, r0, #5
   7cbb0:	mov	r0, r5
   7cbb4:	bl	7cc68 <fputs@plt+0x6b8b4>
   7cbb8:	mov	r6, r0
   7cbbc:	cmp	r0, #0
   7cbc0:	beq	7cc24 <fputs@plt+0x6b870>
   7cbc4:	ldr	r0, [r5, #40]	; 0x28
   7cbc8:	ldr	r1, [r5, #44]	; 0x2c
   7cbcc:	add	r0, r0, #1
   7cbd0:	str	r0, [r5, #40]	; 0x28
   7cbd4:	str	r7, [r6, #8]
   7cbd8:	udiv	r0, r7, r1
   7cbdc:	mls	r0, r0, r1, r7
   7cbe0:	ldr	r1, [r5, #48]	; 0x30
   7cbe4:	ldr	r1, [r1, r0, lsl #2]
   7cbe8:	mov	r2, #0
   7cbec:	mov	r3, #1
   7cbf0:	strb	r3, [r6, #12]
   7cbf4:	str	r1, [r6, #16]
   7cbf8:	str	r5, [r6, #20]
   7cbfc:	str	r2, [r6, #24]
   7cc00:	str	r2, [r6, #28]
   7cc04:	ldr	r1, [r6, #4]
   7cc08:	str	r2, [r1]
   7cc0c:	ldr	r1, [r5, #48]	; 0x30
   7cc10:	str	r6, [r1, r0, lsl #2]
   7cc14:	ldr	r0, [r5, #32]
   7cc18:	cmp	r0, r7
   7cc1c:	strcc	r7, [r5, #32]
   7cc20:	b	7cc28 <fputs@plt+0x6b874>
   7cc24:	mov	r6, #0
   7cc28:	mov	r0, r6
   7cc2c:	sub	sp, fp, #28
   7cc30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7cc34:	movw	r1, #55688	; 0xd988
   7cc38:	movt	r1, #9
   7cc3c:	ldr	r2, [r1, #68]	; 0x44
   7cc40:	cmp	r2, #0
   7cc44:	beq	7cc64 <fputs@plt+0x6b8b0>
   7cc48:	ldr	r2, [r1, #64]	; 0x40
   7cc4c:	ldr	r3, [r0, #4]
   7cc50:	ldr	r0, [r0, #8]
   7cc54:	add	r0, r0, r3
   7cc58:	cmp	r0, r2
   7cc5c:	ldrle	r0, [r1, #96]	; 0x60
   7cc60:	bxle	lr
   7cc64:	b	43000 <fputs@plt+0x31c4c>
   7cc68:	push	{r4, r5, r6, r7, fp, lr}
   7cc6c:	add	fp, sp, #16
   7cc70:	mov	r4, r0
   7cc74:	ldr	r0, [r0, #52]	; 0x34
   7cc78:	cmp	r0, #0
   7cc7c:	beq	7cc98 <fputs@plt+0x6b8e4>
   7cc80:	ldr	r0, [r4, #52]	; 0x34
   7cc84:	ldr	r1, [r0, #16]
   7cc88:	str	r1, [r4, #52]	; 0x34
   7cc8c:	mov	r1, #0
   7cc90:	str	r1, [r0, #16]
   7cc94:	b	7ccfc <fputs@plt+0x6b948>
   7cc98:	mov	r5, r1
   7cc9c:	ldr	r0, [r4, #40]	; 0x28
   7cca0:	cmp	r0, #0
   7cca4:	bne	7ccb8 <fputs@plt+0x6b904>
   7cca8:	mov	r0, r4
   7ccac:	bl	7cd18 <fputs@plt+0x6b964>
   7ccb0:	cmp	r0, #0
   7ccb4:	bne	7cc80 <fputs@plt+0x6b8cc>
   7ccb8:	cmp	r5, #0
   7ccbc:	blne	27514 <fputs@plt+0x16160>
   7ccc0:	ldr	r0, [r4, #12]
   7ccc4:	bl	2845c <fputs@plt+0x170a8>
   7ccc8:	mov	r6, r0
   7cccc:	ldr	r7, [r4, #4]
   7ccd0:	cmp	r5, #0
   7ccd4:	blne	27538 <fputs@plt+0x16184>
   7ccd8:	cmp	r6, #0
   7ccdc:	moveq	r0, #0
   7cce0:	popeq	{r4, r5, r6, r7, fp, pc}
   7cce4:	add	r0, r6, r7
   7cce8:	mov	r1, #0
   7ccec:	strh	r1, [r0, #13]
   7ccf0:	add	r1, r0, #32
   7ccf4:	str	r6, [r0]
   7ccf8:	str	r1, [r0, #4]
   7ccfc:	ldr	r1, [r4, #16]
   7cd00:	cmp	r1, #0
   7cd04:	ldrne	r1, [r4]
   7cd08:	ldrne	r2, [r1, #16]
   7cd0c:	addne	r2, r2, #1
   7cd10:	strne	r2, [r1, #16]
   7cd14:	pop	{r4, r5, r6, r7, fp, pc}
   7cd18:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7cd1c:	add	fp, sp, #24
   7cd20:	mov	r4, r0
   7cd24:	movw	r5, #55688	; 0xd988
   7cd28:	movt	r5, #9
   7cd2c:	ldr	r1, [r5, #60]	; 0x3c
   7cd30:	mov	r0, #0
   7cd34:	cmp	r1, #0
   7cd38:	beq	7ce28 <fputs@plt+0x6ba74>
   7cd3c:	ldr	r1, [r4, #24]
   7cd40:	cmp	r1, #3
   7cd44:	popcc	{r4, r5, r6, r7, r8, sl, fp, pc}
   7cd48:	bl	27514 <fputs@plt+0x16160>
   7cd4c:	ldr	r1, [r5, #60]	; 0x3c
   7cd50:	cmp	r1, #1
   7cd54:	blt	7cd6c <fputs@plt+0x6b9b8>
   7cd58:	asr	ip, r1, #31
   7cd5c:	ldr	r0, [r4, #12]
   7cd60:	mov	r3, r1
   7cd64:	mov	r1, r0
   7cd68:	b	7cd78 <fputs@plt+0x6b9c4>
   7cd6c:	mvn	ip, #0
   7cd70:	movw	r3, #64512	; 0xfc00
   7cd74:	movt	r3, #65535	; 0xffff
   7cd78:	ldr	r5, [r4, #12]
   7cd7c:	ldr	r2, [r4, #24]
   7cd80:	umull	lr, r0, r2, r5
   7cd84:	asr	r6, r5, #31
   7cd88:	mla	r8, r2, r6, r0
   7cd8c:	umull	r0, r7, r3, r1
   7cd90:	asr	r6, r1, #31
   7cd94:	mla	r3, r3, r6, r7
   7cd98:	mla	r1, ip, r1, r3
   7cd9c:	mov	r3, #0
   7cda0:	subs	r7, lr, r0
   7cda4:	sbcs	r7, r8, r1
   7cda8:	movwlt	r3, #1
   7cdac:	cmp	r3, #0
   7cdb0:	mulne	r0, r2, r5
   7cdb4:	movwne	r1, #0
   7cdb8:	bl	140d0 <fputs@plt+0x2d1c>
   7cdbc:	mov	r5, r0
   7cdc0:	str	r0, [r4, #56]	; 0x38
   7cdc4:	bl	27538 <fputs@plt+0x16184>
   7cdc8:	cmp	r5, #0
   7cdcc:	beq	7ce1c <fputs@plt+0x6ba68>
   7cdd0:	mov	r0, r5
   7cdd4:	bl	141d8 <fputs@plt+0x2e24>
   7cdd8:	ldr	r1, [r4, #12]
   7cddc:	sdiv	r0, r0, r1
   7cde0:	cmp	r0, #1
   7cde4:	blt	7ce1c <fputs@plt+0x6ba68>
   7cde8:	ldr	r2, [r4, #4]
   7cdec:	mov	r3, #1
   7cdf0:	str	r5, [r5, r2]
   7cdf4:	add	r7, r5, r2
   7cdf8:	strh	r3, [r7, #13]
   7cdfc:	add	r6, r7, #32
   7ce00:	str	r6, [r7, #4]
   7ce04:	ldr	r6, [r4, #52]	; 0x34
   7ce08:	str	r6, [r7, #16]
   7ce0c:	str	r7, [r4, #52]	; 0x34
   7ce10:	add	r5, r5, r1
   7ce14:	subs	r0, r0, #1
   7ce18:	bne	7cdf0 <fputs@plt+0x6ba3c>
   7ce1c:	ldr	r0, [r4, #52]	; 0x34
   7ce20:	cmp	r0, #0
   7ce24:	movwne	r0, #1
   7ce28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7ce2c:	push	{r4, r5, r6, r7, fp, lr}
   7ce30:	add	fp, sp, #16
   7ce34:	mov	r5, r0
   7ce38:	ldr	r0, [r0, #44]	; 0x2c
   7ce3c:	cmp	r0, #0
   7ce40:	popeq	{r4, r5, r6, r7, fp, pc}
   7ce44:	mov	r4, r1
   7ce48:	mov	r6, #0
   7ce4c:	ldr	r7, [r5, #48]	; 0x30
   7ce50:	ldr	r0, [r7, r6, lsl #2]!
   7ce54:	cmp	r0, #0
   7ce58:	bne	7ce70 <fputs@plt+0x6babc>
   7ce5c:	b	7ceac <fputs@plt+0x6baf8>
   7ce60:	add	r7, r0, #16
   7ce64:	ldr	r0, [r7]
   7ce68:	cmp	r0, #0
   7ce6c:	beq	7ceac <fputs@plt+0x6baf8>
   7ce70:	ldr	r1, [r0, #8]
   7ce74:	cmp	r1, r4
   7ce78:	bcc	7ce60 <fputs@plt+0x6baac>
   7ce7c:	ldr	r1, [r5, #40]	; 0x28
   7ce80:	sub	r1, r1, #1
   7ce84:	str	r1, [r5, #40]	; 0x28
   7ce88:	ldr	r1, [r0, #16]
   7ce8c:	str	r1, [r7]
   7ce90:	ldrb	r1, [r0, #12]
   7ce94:	cmp	r1, #0
   7ce98:	bleq	7c948 <fputs@plt+0x6b594>
   7ce9c:	bl	7c9e0 <fputs@plt+0x6b62c>
   7cea0:	ldr	r0, [r7]
   7cea4:	cmp	r0, #0
   7cea8:	bne	7ce70 <fputs@plt+0x6babc>
   7ceac:	ldr	r0, [r5, #44]	; 0x2c
   7ceb0:	add	r6, r6, #1
   7ceb4:	cmp	r6, r0
   7ceb8:	bcc	7ce4c <fputs@plt+0x6ba98>
   7cebc:	pop	{r4, r5, r6, r7, fp, pc}
   7cec0:	movw	r1, #37176	; 0x9138
   7cec4:	movt	r1, #9
   7cec8:	ldr	r1, [r1, #156]	; 0x9c
   7cecc:	ldr	r0, [r0, #44]	; 0x2c
   7ced0:	bx	r1
   7ced4:	push	{r4, r5, r6, sl, fp, lr}
   7ced8:	add	fp, sp, #16
   7cedc:	mov	r4, r0
   7cee0:	bl	139c8 <fputs@plt+0x2614>
   7cee4:	ldr	r0, [r4, #20]
   7cee8:	cmp	r0, #1
   7ceec:	blt	7cf44 <fputs@plt+0x6bb90>
   7cef0:	mov	r5, #0
   7cef4:	ldr	r0, [r4, #16]
   7cef8:	add	r0, r0, r5, lsl #4
   7cefc:	ldr	r0, [r0, #12]
   7cf00:	cmp	r0, #0
   7cf04:	beq	7cf34 <fputs@plt+0x6bb80>
   7cf08:	ldr	r6, [r0, #16]
   7cf0c:	cmp	r6, #0
   7cf10:	beq	7cf34 <fputs@plt+0x6bb80>
   7cf14:	ldr	r1, [r6, #8]
   7cf18:	ldrb	r0, [r1, #42]	; 0x2a
   7cf1c:	tst	r0, #16
   7cf20:	movne	r0, r4
   7cf24:	blne	7cfe4 <fputs@plt+0x6bc30>
   7cf28:	ldr	r6, [r6]
   7cf2c:	cmp	r6, #0
   7cf30:	bne	7cf14 <fputs@plt+0x6bb60>
   7cf34:	ldr	r0, [r4, #20]
   7cf38:	add	r5, r5, #1
   7cf3c:	cmp	r5, r0
   7cf40:	blt	7cef4 <fputs@plt+0x6bb40>
   7cf44:	ldr	r5, [r4, #328]	; 0x148
   7cf48:	cmp	r5, #0
   7cf4c:	beq	7cf70 <fputs@plt+0x6bbbc>
   7cf50:	ldr	r0, [r5, #8]
   7cf54:	ldr	r1, [r0, #16]
   7cf58:	cmp	r1, #0
   7cf5c:	movne	r0, r4
   7cf60:	blne	7cfe4 <fputs@plt+0x6bc30>
   7cf64:	ldr	r5, [r5]
   7cf68:	cmp	r5, #0
   7cf6c:	bne	7cf50 <fputs@plt+0x6bb9c>
   7cf70:	mov	r0, r4
   7cf74:	pop	{r4, r5, r6, sl, fp, lr}
   7cf78:	b	46bac <fputs@plt+0x357f8>
   7cf7c:	push	{r4, r5, r6, r7, fp, lr}
   7cf80:	add	fp, sp, #16
   7cf84:	mov	r5, r0
   7cf88:	ldr	r0, [r0, #4]
   7cf8c:	mov	r4, #1
   7cf90:	cmp	r0, #0
   7cf94:	bne	7cfdc <fputs@plt+0x6bc28>
   7cf98:	ldr	r0, [r5, #20]
   7cf9c:	cmp	r0, #1
   7cfa0:	blt	7cfd8 <fputs@plt+0x6bc24>
   7cfa4:	ldr	r0, [r5, #16]
   7cfa8:	add	r6, r0, #4
   7cfac:	mov	r7, #0
   7cfb0:	ldr	r0, [r6, r7, lsl #4]
   7cfb4:	cmp	r0, #0
   7cfb8:	beq	7cfc8 <fputs@plt+0x6bc14>
   7cfbc:	bl	77444 <fputs@plt+0x66090>
   7cfc0:	cmp	r0, #0
   7cfc4:	bne	7cfdc <fputs@plt+0x6bc28>
   7cfc8:	add	r7, r7, #1
   7cfcc:	ldr	r0, [r5, #20]
   7cfd0:	cmp	r7, r0
   7cfd4:	blt	7cfb0 <fputs@plt+0x6bbfc>
   7cfd8:	mov	r4, #0
   7cfdc:	mov	r0, r4
   7cfe0:	pop	{r4, r5, r6, r7, fp, pc}
   7cfe4:	add	r3, r1, #56	; 0x38
   7cfe8:	ldr	r1, [r3]
   7cfec:	cmp	r1, #0
   7cff0:	bxeq	lr
   7cff4:	mov	ip, r3
   7cff8:	mov	r3, r1
   7cffc:	ldr	r2, [r3], #24
   7d000:	cmp	r2, r0
   7d004:	bne	7cfe8 <fputs@plt+0x6bc34>
   7d008:	ldr	r0, [r1, #24]
   7d00c:	str	r0, [ip]
   7d010:	mov	r0, r1
   7d014:	b	2f5a8 <fputs@plt+0x1e1f4>
   7d018:	push	{r4, r5, fp, lr}
   7d01c:	add	fp, sp, #8
   7d020:	ldr	r4, [r1, #24]
   7d024:	cmp	r4, #0
   7d028:	popeq	{r4, r5, fp, pc}
   7d02c:	mov	r5, r0
   7d030:	ldr	r0, [r4]
   7d034:	subs	r0, r0, #1
   7d038:	str	r0, [r4]
   7d03c:	beq	7d044 <fputs@plt+0x6bc90>
   7d040:	pop	{r4, r5, fp, pc}
   7d044:	ldr	r1, [r4, #4]
   7d048:	ldr	r0, [r4, #8]
   7d04c:	blx	r1
   7d050:	mov	r0, r5
   7d054:	mov	r1, r4
   7d058:	pop	{r4, r5, fp, lr}
   7d05c:	b	13cb4 <fputs@plt+0x2900>
   7d060:	cmn	r1, #2
   7d064:	bne	7d07c <fputs@plt+0x6bcc8>
   7d068:	ldr	r3, [r0, #12]
   7d06c:	cmp	r3, #0
   7d070:	movwne	r3, #6
   7d074:	mov	r0, r3
   7d078:	bx	lr
   7d07c:	ldrsb	ip, [r0]
   7d080:	cmp	ip, #0
   7d084:	blt	7d09c <fputs@plt+0x6bce8>
   7d088:	mov	r3, #0
   7d08c:	cmp	ip, r1
   7d090:	beq	7d09c <fputs@plt+0x6bce8>
   7d094:	mov	r0, r3
   7d098:	bx	lr
   7d09c:	mov	r3, #1
   7d0a0:	cmp	ip, r1
   7d0a4:	movweq	r3, #4
   7d0a8:	ldrh	r0, [r0, #2]
   7d0ac:	and	r1, r0, #3
   7d0b0:	cmp	r1, r2
   7d0b4:	andne	r0, r0, r2
   7d0b8:	ubfxne	r0, r0, #1, #1
   7d0bc:	addne	r0, r0, r3
   7d0c0:	bxne	lr
   7d0c4:	orr	r3, r3, #2
   7d0c8:	mov	r0, r3
   7d0cc:	bx	lr
   7d0d0:	push	{r4, r5, r6, r7, fp, lr}
   7d0d4:	add	fp, sp, #16
   7d0d8:	cmp	r0, #0
   7d0dc:	beq	7d11c <fputs@plt+0x6bd68>
   7d0e0:	mov	r4, r3
   7d0e4:	mov	r5, r2
   7d0e8:	mov	r6, r1
   7d0ec:	ldr	r7, [r0, #4]
   7d0f0:	bl	16f30 <fputs@plt+0x5b7c>
   7d0f4:	ldrb	r1, [r7, #20]
   7d0f8:	mov	r0, #6
   7d0fc:	cmp	r1, #0
   7d100:	popne	{r4, r5, r6, r7, fp, pc}
   7d104:	ldr	r0, [r7]
   7d108:	mov	r1, r6
   7d10c:	mov	r2, r5
   7d110:	mov	r3, r4
   7d114:	pop	{r4, r5, r6, r7, fp, lr}
   7d118:	b	7d124 <fputs@plt+0x6bd70>
   7d11c:	mov	r0, #0
   7d120:	pop	{r4, r5, r6, r7, fp, pc}
   7d124:	mov	ip, r0
   7d128:	ldr	r0, [r0, #216]	; 0xd8
   7d12c:	cmp	r0, #0
   7d130:	moveq	r0, #0
   7d134:	bxeq	lr
   7d138:	push	{r4, r5, r6, r7, fp, lr}
   7d13c:	add	fp, sp, #16
   7d140:	sub	sp, sp, #24
   7d144:	cmp	r1, #0
   7d148:	ldrne	lr, [ip, #184]	; 0xb8
   7d14c:	moveq	lr, #0
   7d150:	ldr	r7, [ip, #188]	; 0xbc
   7d154:	ldrb	r5, [ip, #10]
   7d158:	ldr	r6, [ip, #160]	; 0xa0
   7d15c:	ldr	r4, [ip, #208]	; 0xd0
   7d160:	stm	sp, {r5, r6}
   7d164:	str	r4, [sp, #8]
   7d168:	str	r2, [sp, #12]
   7d16c:	str	r3, [sp, #16]
   7d170:	mov	r2, lr
   7d174:	mov	r3, r7
   7d178:	bl	28920 <fputs@plt+0x1756c>
   7d17c:	sub	sp, fp, #16
   7d180:	pop	{r4, r5, r6, r7, fp, pc}
   7d184:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7d188:	add	fp, sp, #24
   7d18c:	mov	r4, r3
   7d190:	mov	r7, r2
   7d194:	mov	r5, r1
   7d198:	mov	r9, r0
   7d19c:	cmp	r1, r3
   7d1a0:	mov	r6, r3
   7d1a4:	movlt	r6, r1
   7d1a8:	ldr	r8, [fp, #8]
   7d1ac:	mov	r0, r2
   7d1b0:	mov	r1, r8
   7d1b4:	mov	r2, r6
   7d1b8:	bl	110e4 <memcmp@plt>
   7d1bc:	cmp	r0, #0
   7d1c0:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   7d1c4:	cmp	r9, #0
   7d1c8:	beq	7d200 <fputs@plt+0x6be4c>
   7d1cc:	add	r0, r7, r6
   7d1d0:	sub	r1, r5, r6
   7d1d4:	bl	7d328 <fputs@plt+0x6bf74>
   7d1d8:	cmp	r0, #0
   7d1dc:	beq	7d200 <fputs@plt+0x6be4c>
   7d1e0:	add	r0, r8, r6
   7d1e4:	sub	r1, r4, r6
   7d1e8:	bl	7d328 <fputs@plt+0x6bf74>
   7d1ec:	mov	r1, r0
   7d1f0:	mov	r0, #0
   7d1f4:	cmp	r1, #0
   7d1f8:	subeq	r0, r5, r4
   7d1fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7d200:	sub	r0, r5, r4
   7d204:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7d208:	push	{r4, r5, fp, lr}
   7d20c:	add	fp, sp, #8
   7d210:	mov	r4, r3
   7d214:	mov	r0, r2
   7d218:	mov	r5, r1
   7d21c:	cmp	r1, r3
   7d220:	mov	r2, r3
   7d224:	movlt	r2, r1
   7d228:	ldr	r1, [fp, #8]
   7d22c:	bl	134ec <fputs@plt+0x2138>
   7d230:	cmp	r0, #0
   7d234:	subeq	r0, r5, r4
   7d238:	pop	{r4, r5, fp, pc}
   7d23c:	push	{r4, sl, fp, lr}
   7d240:	add	fp, sp, #8
   7d244:	mov	r4, r0
   7d248:	movw	r1, #34030	; 0x84ee
   7d24c:	movt	r1, #8
   7d250:	mov	r2, #2
   7d254:	bl	1e35c <fputs@plt+0xcfa8>
   7d258:	cmp	r0, #7
   7d25c:	popne	{r4, sl, fp, pc}
   7d260:	mov	r0, r4
   7d264:	pop	{r4, sl, fp, lr}
   7d268:	b	19084 <fputs@plt+0x7cd0>
   7d26c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d270:	add	fp, sp, #28
   7d274:	sub	sp, sp, #4
   7d278:	mov	r4, r0
   7d27c:	movw	r7, #56084	; 0xdb14
   7d280:	movt	r7, #9
   7d284:	ldr	r0, [r7]
   7d288:	cmp	r0, #0
   7d28c:	beq	7d320 <fputs@plt+0x6bf6c>
   7d290:	mov	r9, #1
   7d294:	mov	r5, #0
   7d298:	movw	r6, #56088	; 0xdb18
   7d29c:	movt	r6, #9
   7d2a0:	movw	sl, #15904	; 0x3e20
   7d2a4:	movt	sl, #8
   7d2a8:	mov	r8, #0
   7d2ac:	ldr	r0, [r7]
   7d2b0:	cmp	r8, r0
   7d2b4:	bcs	7d304 <fputs@plt+0x6bf50>
   7d2b8:	ldr	r0, [r6]
   7d2bc:	ldr	r3, [r0, r8, lsl #2]
   7d2c0:	str	r5, [sp]
   7d2c4:	cmp	r3, #0
   7d2c8:	beq	7d30c <fputs@plt+0x6bf58>
   7d2cc:	mov	r0, r4
   7d2d0:	mov	r1, sp
   7d2d4:	mov	r2, sl
   7d2d8:	blx	r3
   7d2dc:	cmp	r0, #0
   7d2e0:	beq	7d30c <fputs@plt+0x6bf58>
   7d2e4:	mov	r1, r0
   7d2e8:	ldr	r3, [sp]
   7d2ec:	mov	r0, r4
   7d2f0:	movw	r2, #34036	; 0x84f4
   7d2f4:	movt	r2, #8
   7d2f8:	bl	16724 <fputs@plt+0x5370>
   7d2fc:	mov	r9, #0
   7d300:	b	7d30c <fputs@plt+0x6bf58>
   7d304:	mov	r9, #0
   7d308:	str	r9, [sp]
   7d30c:	ldr	r0, [sp]
   7d310:	bl	14168 <fputs@plt+0x2db4>
   7d314:	add	r8, r8, #1
   7d318:	cmp	r9, #0
   7d31c:	bne	7d2ac <fputs@plt+0x6bef8>
   7d320:	sub	sp, fp, #28
   7d324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d328:	sub	r0, r0, #1
   7d32c:	mov	r2, r1
   7d330:	cmp	r1, #1
   7d334:	blt	7d348 <fputs@plt+0x6bf94>
   7d338:	ldrb	r3, [r0, r2]
   7d33c:	sub	r1, r2, #1
   7d340:	cmp	r3, #32
   7d344:	beq	7d32c <fputs@plt+0x6bf78>
   7d348:	clz	r0, r2
   7d34c:	lsr	r0, r0, #5
   7d350:	bx	lr
   7d354:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d358:	add	fp, sp, #28
   7d35c:	sub	sp, sp, #68	; 0x44
   7d360:	mov	r8, r2
   7d364:	mov	sl, r1
   7d368:	mov	r9, r0
   7d36c:	movw	r0, #56938	; 0xde6a
   7d370:	movt	r0, #7
   7d374:	str	r0, [fp, #-40]	; 0xffffffd8
   7d378:	movw	r0, #20061	; 0x4e5d
   7d37c:	movt	r0, #8
   7d380:	movw	r6, #20080	; 0x4e70
   7d384:	movt	r6, #8
   7d388:	cmp	r1, #1
   7d38c:	moveq	r6, r0
   7d390:	str	r6, [fp, #-44]	; 0xffffffd4
   7d394:	movw	r0, #34150	; 0x8566
   7d398:	movt	r0, #8
   7d39c:	str	r0, [fp, #-36]	; 0xffffffdc
   7d3a0:	mov	r0, #0
   7d3a4:	str	r0, [fp, #-32]	; 0xffffffe0
   7d3a8:	str	r9, [sp, #16]
   7d3ac:	str	r1, [sp, #24]
   7d3b0:	str	r0, [sp, #28]
   7d3b4:	str	r2, [sp, #20]
   7d3b8:	add	r0, sp, #16
   7d3bc:	sub	r2, fp, #44	; 0x2c
   7d3c0:	mov	r1, #3
   7d3c4:	mov	r3, #0
   7d3c8:	bl	3afe0 <fputs@plt+0x29c2c>
   7d3cc:	ldr	r7, [sp, #28]
   7d3d0:	cmp	r7, #0
   7d3d4:	bne	7d664 <fputs@plt+0x6c2b0>
   7d3d8:	ldr	r1, [r9, #16]
   7d3dc:	add	r2, r1, sl, lsl #4
   7d3e0:	mov	r5, r2
   7d3e4:	ldr	r0, [r5, #4]!
   7d3e8:	cmp	r0, #0
   7d3ec:	beq	7d478 <fputs@plt+0x6c0c4>
   7d3f0:	str	r2, [sp, #12]
   7d3f4:	bl	16f30 <fputs@plt+0x5b7c>
   7d3f8:	ldr	r4, [r5]
   7d3fc:	mov	r0, r4
   7d400:	bl	17294 <fputs@plt+0x5ee0>
   7d404:	mov	r1, #0
   7d408:	cmp	r0, #0
   7d40c:	beq	7d498 <fputs@plt+0x6c0e4>
   7d410:	str	r1, [sp, #8]
   7d414:	mov	r7, #1
   7d418:	add	r4, sp, #32
   7d41c:	ldr	r0, [r5]
   7d420:	mov	r1, r7
   7d424:	mov	r2, r4
   7d428:	bl	1723c <fputs@plt+0x5e88>
   7d42c:	add	r4, r4, #4
   7d430:	add	r7, r7, #1
   7d434:	cmp	r7, #6
   7d438:	bne	7d41c <fputs@plt+0x6c068>
   7d43c:	ldr	r7, [sp, #12]
   7d440:	ldr	r4, [r7, #12]!
   7d444:	ldr	r0, [sp, #32]
   7d448:	str	r0, [r4]
   7d44c:	ldr	r0, [sp, #48]	; 0x30
   7d450:	cmp	r0, #0
   7d454:	beq	7d4c8 <fputs@plt+0x6c114>
   7d458:	cmp	sl, #0
   7d45c:	beq	7d4e4 <fputs@plt+0x6c130>
   7d460:	ldrb	r1, [r9, #66]	; 0x42
   7d464:	cmp	r0, r1
   7d468:	beq	7d4f0 <fputs@plt+0x6c13c>
   7d46c:	movw	r2, #30598	; 0x7786
   7d470:	movt	r2, #8
   7d474:	b	7d550 <fputs@plt+0x6c19c>
   7d478:	mov	r7, #0
   7d47c:	cmp	sl, #1
   7d480:	bne	7d67c <fputs@plt+0x6c2c8>
   7d484:	ldr	r0, [r1, #28]
   7d488:	ldrh	r1, [r0, #78]	; 0x4e
   7d48c:	orr	r1, r1, #1
   7d490:	strh	r1, [r0, #78]	; 0x4e
   7d494:	b	7d67c <fputs@plt+0x6c2c8>
   7d498:	mov	r0, r4
   7d49c:	mov	r1, #0
   7d4a0:	bl	16f64 <fputs@plt+0x5bb0>
   7d4a4:	cmp	r0, #0
   7d4a8:	beq	7d688 <fputs@plt+0x6c2d4>
   7d4ac:	mov	r7, r0
   7d4b0:	bl	18fd4 <fputs@plt+0x7c20>
   7d4b4:	mov	r2, r0
   7d4b8:	mov	r0, r8
   7d4bc:	mov	r1, r9
   7d4c0:	bl	452f0 <fputs@plt+0x33f3c>
   7d4c4:	b	7d664 <fputs@plt+0x6c2b0>
   7d4c8:	ldr	r0, [r9, #16]
   7d4cc:	add	r0, r0, sl, lsl #4
   7d4d0:	ldr	r0, [r0, #12]
   7d4d4:	ldrh	r1, [r0, #78]	; 0x4e
   7d4d8:	orr	r1, r1, #4
   7d4dc:	strh	r1, [r0, #78]	; 0x4e
   7d4e0:	b	7d4f0 <fputs@plt+0x6c13c>
   7d4e4:	ands	r0, r0, #3
   7d4e8:	movweq	r0, #1
   7d4ec:	strb	r0, [r9, #66]	; 0x42
   7d4f0:	ldrb	r0, [r9, #66]	; 0x42
   7d4f4:	strb	r0, [r4, #77]	; 0x4d
   7d4f8:	ldr	r0, [r4, #80]	; 0x50
   7d4fc:	cmp	r0, #0
   7d500:	bne	7d528 <fputs@plt+0x6c174>
   7d504:	ldr	r0, [sp, #40]	; 0x28
   7d508:	bl	2eab8 <fputs@plt+0x1d704>
   7d50c:	mov	r1, r0
   7d510:	cmp	r0, #0
   7d514:	movweq	r1, #63536	; 0xf830
   7d518:	movteq	r1, #65535	; 0xffff
   7d51c:	str	r1, [r4, #80]	; 0x50
   7d520:	ldr	r0, [r5]
   7d524:	bl	75c70 <fputs@plt+0x648bc>
   7d528:	ldr	r1, [r7]
   7d52c:	ldr	r0, [sp, #36]	; 0x24
   7d530:	strb	r0, [r1, #76]	; 0x4c
   7d534:	tst	r0, #255	; 0xff
   7d538:	beq	7d568 <fputs@plt+0x6c1b4>
   7d53c:	uxtb	r1, r0
   7d540:	cmp	r1, #5
   7d544:	bcc	7d570 <fputs@plt+0x6c1bc>
   7d548:	movw	r2, #34226	; 0x85b2
   7d54c:	movt	r2, #8
   7d550:	mov	r0, r8
   7d554:	mov	r1, r9
   7d558:	bl	452f0 <fputs@plt+0x33f3c>
   7d55c:	mov	r7, #1
   7d560:	ldr	r2, [sp, #8]
   7d564:	b	7d658 <fputs@plt+0x6c2a4>
   7d568:	mov	r2, #1
   7d56c:	strb	r2, [r1, #76]	; 0x4c
   7d570:	cmp	sl, #0
   7d574:	bne	7d588 <fputs@plt+0x6c1d4>
   7d578:	cmp	r0, #4
   7d57c:	ldrge	r0, [r9, #24]
   7d580:	bicge	r0, r0, #32768	; 0x8000
   7d584:	strge	r0, [r9, #24]
   7d588:	ldr	r0, [r9, #16]
   7d58c:	ldr	r2, [r0, sl, lsl #4]
   7d590:	movw	r1, #34250	; 0x85ca
   7d594:	movt	r1, #8
   7d598:	mov	r0, r9
   7d59c:	mov	r3, r6
   7d5a0:	bl	1a96c <fputs@plt+0x95b8>
   7d5a4:	mov	r4, r0
   7d5a8:	ldr	r7, [r9, #296]	; 0x128
   7d5ac:	mov	r0, #0
   7d5b0:	str	r0, [r9, #296]	; 0x128
   7d5b4:	str	r0, [sp]
   7d5b8:	movw	r2, #45024	; 0xafe0
   7d5bc:	movt	r2, #3
   7d5c0:	add	r3, sp, #16
   7d5c4:	mov	r0, r9
   7d5c8:	mov	r1, r4
   7d5cc:	bl	1b934 <fputs@plt+0xa580>
   7d5d0:	mov	r6, r0
   7d5d4:	str	r7, [r9, #296]	; 0x128
   7d5d8:	ldr	r7, [sp, #28]
   7d5dc:	mov	r0, r9
   7d5e0:	mov	r1, r4
   7d5e4:	bl	13cb4 <fputs@plt+0x2900>
   7d5e8:	cmp	r6, #0
   7d5ec:	movne	r7, r6
   7d5f0:	cmp	r7, #0
   7d5f4:	bne	7d604 <fputs@plt+0x6c250>
   7d5f8:	mov	r0, r9
   7d5fc:	mov	r1, sl
   7d600:	bl	3b198 <fputs@plt+0x29de4>
   7d604:	ldrb	r0, [r9, #69]	; 0x45
   7d608:	cmp	r0, #0
   7d60c:	beq	7d624 <fputs@plt+0x6c270>
   7d610:	mov	r0, r9
   7d614:	bl	178e8 <fputs@plt+0x6534>
   7d618:	mov	r7, #7
   7d61c:	ldr	r2, [sp, #8]
   7d620:	b	7d630 <fputs@plt+0x6c27c>
   7d624:	cmp	r7, #0
   7d628:	ldr	r2, [sp, #8]
   7d62c:	beq	7d63c <fputs@plt+0x6c288>
   7d630:	ldrb	r0, [r9, #26]
   7d634:	tst	r0, #1
   7d638:	beq	7d658 <fputs@plt+0x6c2a4>
   7d63c:	ldr	r0, [r9, #16]
   7d640:	add	r0, r0, sl, lsl #4
   7d644:	ldr	r0, [r0, #12]
   7d648:	ldrh	r1, [r0, #78]	; 0x4e
   7d64c:	orr	r1, r1, #1
   7d650:	strh	r1, [r0, #78]	; 0x4e
   7d654:	mov	r7, #0
   7d658:	cmp	r2, #0
   7d65c:	ldrne	r0, [r5]
   7d660:	blne	453b4 <fputs@plt+0x34000>
   7d664:	movw	r0, #3082	; 0xc0a
   7d668:	cmp	r7, r0
   7d66c:	cmpne	r7, #7
   7d670:	bne	7d67c <fputs@plt+0x6c2c8>
   7d674:	mov	r0, r9
   7d678:	bl	19084 <fputs@plt+0x7cd0>
   7d67c:	mov	r0, r7
   7d680:	sub	sp, fp, #28
   7d684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d688:	mov	r1, #1
   7d68c:	b	7d410 <fputs@plt+0x6c05c>
   7d690:	ldr	r0, [r0, #8]
   7d694:	bx	lr
   7d698:	eor	r1, r1, #-2147483648	; 0x80000000
   7d69c:	b	7d6a4 <fputs@plt+0x6c2f0>
   7d6a0:	eor	r3, r3, #-2147483648	; 0x80000000
   7d6a4:	push	{r4, r5, lr}
   7d6a8:	lsl	r4, r1, #1
   7d6ac:	lsl	r5, r3, #1
   7d6b0:	teq	r4, r5
   7d6b4:	teqeq	r0, r2
   7d6b8:	orrsne	ip, r4, r0
   7d6bc:	orrsne	ip, r5, r2
   7d6c0:	mvnsne	ip, r4, asr #21
   7d6c4:	mvnsne	ip, r5, asr #21
   7d6c8:	beq	7d8b4 <fputs@plt+0x6c500>
   7d6cc:	lsr	r4, r4, #21
   7d6d0:	rsbs	r5, r4, r5, lsr #21
   7d6d4:	rsblt	r5, r5, #0
   7d6d8:	ble	7d6f8 <fputs@plt+0x6c344>
   7d6dc:	add	r4, r4, r5
   7d6e0:	eor	r2, r0, r2
   7d6e4:	eor	r3, r1, r3
   7d6e8:	eor	r0, r2, r0
   7d6ec:	eor	r1, r3, r1
   7d6f0:	eor	r2, r0, r2
   7d6f4:	eor	r3, r1, r3
   7d6f8:	cmp	r5, #54	; 0x36
   7d6fc:	pophi	{r4, r5, pc}
   7d700:	tst	r1, #-2147483648	; 0x80000000
   7d704:	lsl	r1, r1, #12
   7d708:	mov	ip, #1048576	; 0x100000
   7d70c:	orr	r1, ip, r1, lsr #12
   7d710:	beq	7d71c <fputs@plt+0x6c368>
   7d714:	rsbs	r0, r0, #0
   7d718:	rsc	r1, r1, #0
   7d71c:	tst	r3, #-2147483648	; 0x80000000
   7d720:	lsl	r3, r3, #12
   7d724:	orr	r3, ip, r3, lsr #12
   7d728:	beq	7d734 <fputs@plt+0x6c380>
   7d72c:	rsbs	r2, r2, #0
   7d730:	rsc	r3, r3, #0
   7d734:	teq	r4, r5
   7d738:	beq	7d89c <fputs@plt+0x6c4e8>
   7d73c:	sub	r4, r4, #1
   7d740:	rsbs	lr, r5, #32
   7d744:	blt	7d760 <fputs@plt+0x6c3ac>
   7d748:	lsl	ip, r2, lr
   7d74c:	adds	r0, r0, r2, lsr r5
   7d750:	adc	r1, r1, #0
   7d754:	adds	r0, r0, r3, lsl lr
   7d758:	adcs	r1, r1, r3, asr r5
   7d75c:	b	7d77c <fputs@plt+0x6c3c8>
   7d760:	sub	r5, r5, #32
   7d764:	add	lr, lr, #32
   7d768:	cmp	r2, #1
   7d76c:	lsl	ip, r3, lr
   7d770:	orrcs	ip, ip, #2
   7d774:	adds	r0, r0, r3, asr r5
   7d778:	adcs	r1, r1, r3, asr #31
   7d77c:	and	r5, r1, #-2147483648	; 0x80000000
   7d780:	bpl	7d790 <fputs@plt+0x6c3dc>
   7d784:	rsbs	ip, ip, #0
   7d788:	rscs	r0, r0, #0
   7d78c:	rsc	r1, r1, #0
   7d790:	cmp	r1, #1048576	; 0x100000
   7d794:	bcc	7d7d4 <fputs@plt+0x6c420>
   7d798:	cmp	r1, #2097152	; 0x200000
   7d79c:	bcc	7d7bc <fputs@plt+0x6c408>
   7d7a0:	lsrs	r1, r1, #1
   7d7a4:	rrxs	r0, r0
   7d7a8:	rrx	ip, ip
   7d7ac:	add	r4, r4, #1
   7d7b0:	lsl	r2, r4, #21
   7d7b4:	cmn	r2, #4194304	; 0x400000
   7d7b8:	bcs	7d914 <fputs@plt+0x6c560>
   7d7bc:	cmp	ip, #-2147483648	; 0x80000000
   7d7c0:	lsrseq	ip, r0, #1
   7d7c4:	adcs	r0, r0, #0
   7d7c8:	adc	r1, r1, r4, lsl #20
   7d7cc:	orr	r1, r1, r5
   7d7d0:	pop	{r4, r5, pc}
   7d7d4:	lsls	ip, ip, #1
   7d7d8:	adcs	r0, r0, r0
   7d7dc:	adc	r1, r1, r1
   7d7e0:	tst	r1, #1048576	; 0x100000
   7d7e4:	sub	r4, r4, #1
   7d7e8:	bne	7d7bc <fputs@plt+0x6c408>
   7d7ec:	teq	r1, #0
   7d7f0:	moveq	r1, r0
   7d7f4:	moveq	r0, #0
   7d7f8:	clz	r3, r1
   7d7fc:	addeq	r3, r3, #32
   7d800:	sub	r3, r3, #11
   7d804:	subs	r2, r3, #32
   7d808:	bge	7d82c <fputs@plt+0x6c478>
   7d80c:	adds	r2, r2, #12
   7d810:	ble	7d828 <fputs@plt+0x6c474>
   7d814:	add	ip, r2, #20
   7d818:	rsb	r2, r2, #12
   7d81c:	lsl	r0, r1, ip
   7d820:	lsr	r1, r1, r2
   7d824:	b	7d83c <fputs@plt+0x6c488>
   7d828:	add	r2, r2, #20
   7d82c:	rsble	ip, r2, #32
   7d830:	lsl	r1, r1, r2
   7d834:	orrle	r1, r1, r0, lsr ip
   7d838:	lslle	r0, r0, r2
   7d83c:	subs	r4, r4, r3
   7d840:	addge	r1, r1, r4, lsl #20
   7d844:	orrge	r1, r1, r5
   7d848:	popge	{r4, r5, pc}
   7d84c:	mvn	r4, r4
   7d850:	subs	r4, r4, #31
   7d854:	bge	7d890 <fputs@plt+0x6c4dc>
   7d858:	adds	r4, r4, #12
   7d85c:	bgt	7d878 <fputs@plt+0x6c4c4>
   7d860:	add	r4, r4, #20
   7d864:	rsb	r2, r4, #32
   7d868:	lsr	r0, r0, r4
   7d86c:	orr	r0, r0, r1, lsl r2
   7d870:	orr	r1, r5, r1, lsr r4
   7d874:	pop	{r4, r5, pc}
   7d878:	rsb	r4, r4, #12
   7d87c:	rsb	r2, r4, #32
   7d880:	lsr	r0, r0, r2
   7d884:	orr	r0, r0, r1, lsl r4
   7d888:	mov	r1, r5
   7d88c:	pop	{r4, r5, pc}
   7d890:	lsr	r0, r1, r4
   7d894:	mov	r1, r5
   7d898:	pop	{r4, r5, pc}
   7d89c:	teq	r4, #0
   7d8a0:	eor	r3, r3, #1048576	; 0x100000
   7d8a4:	eoreq	r1, r1, #1048576	; 0x100000
   7d8a8:	addeq	r4, r4, #1
   7d8ac:	subne	r5, r5, #1
   7d8b0:	b	7d73c <fputs@plt+0x6c388>
   7d8b4:	mvns	ip, r4, asr #21
   7d8b8:	mvnsne	ip, r5, asr #21
   7d8bc:	beq	7d924 <fputs@plt+0x6c570>
   7d8c0:	teq	r4, r5
   7d8c4:	teqeq	r0, r2
   7d8c8:	beq	7d8dc <fputs@plt+0x6c528>
   7d8cc:	orrs	ip, r4, r0
   7d8d0:	moveq	r1, r3
   7d8d4:	moveq	r0, r2
   7d8d8:	pop	{r4, r5, pc}
   7d8dc:	teq	r1, r3
   7d8e0:	movne	r1, #0
   7d8e4:	movne	r0, #0
   7d8e8:	popne	{r4, r5, pc}
   7d8ec:	lsrs	ip, r4, #21
   7d8f0:	bne	7d904 <fputs@plt+0x6c550>
   7d8f4:	lsls	r0, r0, #1
   7d8f8:	adcs	r1, r1, r1
   7d8fc:	orrcs	r1, r1, #-2147483648	; 0x80000000
   7d900:	pop	{r4, r5, pc}
   7d904:	adds	r4, r4, #4194304	; 0x400000
   7d908:	addcc	r1, r1, #1048576	; 0x100000
   7d90c:	popcc	{r4, r5, pc}
   7d910:	and	r5, r1, #-2147483648	; 0x80000000
   7d914:	orr	r1, r5, #2130706432	; 0x7f000000
   7d918:	orr	r1, r1, #15728640	; 0xf00000
   7d91c:	mov	r0, #0
   7d920:	pop	{r4, r5, pc}
   7d924:	mvns	ip, r4, asr #21
   7d928:	movne	r1, r3
   7d92c:	movne	r0, r2
   7d930:	mvnseq	ip, r5, asr #21
   7d934:	movne	r3, r1
   7d938:	movne	r2, r0
   7d93c:	orrs	r4, r0, r1, lsl #12
   7d940:	orrseq	r5, r2, r3, lsl #12
   7d944:	teqeq	r1, r3
   7d948:	orrne	r1, r1, #524288	; 0x80000
   7d94c:	pop	{r4, r5, pc}
   7d950:	teq	r0, #0
   7d954:	moveq	r1, #0
   7d958:	bxeq	lr
   7d95c:	push	{r4, r5, lr}
   7d960:	mov	r4, #1024	; 0x400
   7d964:	add	r4, r4, #50	; 0x32
   7d968:	mov	r5, #0
   7d96c:	mov	r1, #0
   7d970:	b	7d7ec <fputs@plt+0x6c438>
   7d974:	teq	r0, #0
   7d978:	moveq	r1, #0
   7d97c:	bxeq	lr
   7d980:	push	{r4, r5, lr}
   7d984:	mov	r4, #1024	; 0x400
   7d988:	add	r4, r4, #50	; 0x32
   7d98c:	ands	r5, r0, #-2147483648	; 0x80000000
   7d990:	rsbmi	r0, r0, #0
   7d994:	mov	r1, #0
   7d998:	b	7d7ec <fputs@plt+0x6c438>
   7d99c:	lsls	r2, r0, #1
   7d9a0:	asr	r1, r2, #3
   7d9a4:	rrx	r1, r1
   7d9a8:	lsl	r0, r2, #28
   7d9ac:	andsne	r3, r2, #-16777216	; 0xff000000
   7d9b0:	teqne	r3, #-16777216	; 0xff000000
   7d9b4:	eorne	r1, r1, #939524096	; 0x38000000
   7d9b8:	bxne	lr
   7d9bc:	bics	r2, r2, #-16777216	; 0xff000000
   7d9c0:	bxeq	lr
   7d9c4:	teq	r3, #-16777216	; 0xff000000
   7d9c8:	orreq	r1, r1, #524288	; 0x80000
   7d9cc:	bxeq	lr
   7d9d0:	push	{r4, r5, lr}
   7d9d4:	mov	r4, #896	; 0x380
   7d9d8:	and	r5, r1, #-2147483648	; 0x80000000
   7d9dc:	bic	r1, r1, #-2147483648	; 0x80000000
   7d9e0:	b	7d7ec <fputs@plt+0x6c438>
   7d9e4:	orrs	r2, r0, r1
   7d9e8:	bxeq	lr
   7d9ec:	push	{r4, r5, lr}
   7d9f0:	mov	r5, #0
   7d9f4:	b	7da14 <fputs@plt+0x6c660>
   7d9f8:	orrs	r2, r0, r1
   7d9fc:	bxeq	lr
   7da00:	push	{r4, r5, lr}
   7da04:	ands	r5, r1, #-2147483648	; 0x80000000
   7da08:	bpl	7da14 <fputs@plt+0x6c660>
   7da0c:	rsbs	r0, r0, #0
   7da10:	rsc	r1, r1, #0
   7da14:	mov	r4, #1024	; 0x400
   7da18:	add	r4, r4, #50	; 0x32
   7da1c:	lsrs	ip, r1, #22
   7da20:	beq	7d790 <fputs@plt+0x6c3dc>
   7da24:	mov	r2, #3
   7da28:	lsrs	ip, ip, #3
   7da2c:	addne	r2, r2, #3
   7da30:	lsrs	ip, ip, #3
   7da34:	addne	r2, r2, #3
   7da38:	add	r2, r2, ip, lsr #3
   7da3c:	rsb	r3, r2, #32
   7da40:	lsl	ip, r0, r3
   7da44:	lsr	r0, r0, r2
   7da48:	orr	r0, r0, r1, lsl r3
   7da4c:	lsr	r1, r1, r2
   7da50:	add	r4, r4, r2
   7da54:	b	7d790 <fputs@plt+0x6c3dc>
   7da58:	cmp	r3, #0
   7da5c:	cmpeq	r2, #0
   7da60:	bne	7da84 <fputs@plt+0x6c6d0>
   7da64:	cmp	r1, #0
   7da68:	movlt	r1, #-2147483648	; 0x80000000
   7da6c:	movlt	r0, #0
   7da70:	blt	7da80 <fputs@plt+0x6c6cc>
   7da74:	cmpeq	r0, #0
   7da78:	mvnne	r1, #-2147483648	; 0x80000000
   7da7c:	mvnne	r0, #0
   7da80:	b	7db68 <fputs@plt+0x6c7b4>
   7da84:	sub	sp, sp, #8
   7da88:	push	{sp, lr}
   7da8c:	cmp	r1, #0
   7da90:	blt	7dab0 <fputs@plt+0x6c6fc>
   7da94:	cmp	r3, #0
   7da98:	blt	7dae4 <fputs@plt+0x6c730>
   7da9c:	bl	7dbe8 <fputs@plt+0x6c834>
   7daa0:	ldr	lr, [sp, #4]
   7daa4:	add	sp, sp, #8
   7daa8:	pop	{r2, r3}
   7daac:	bx	lr
   7dab0:	rsbs	r0, r0, #0
   7dab4:	sbc	r1, r1, r1, lsl #1
   7dab8:	cmp	r3, #0
   7dabc:	blt	7db08 <fputs@plt+0x6c754>
   7dac0:	bl	7dbe8 <fputs@plt+0x6c834>
   7dac4:	ldr	lr, [sp, #4]
   7dac8:	add	sp, sp, #8
   7dacc:	pop	{r2, r3}
   7dad0:	rsbs	r0, r0, #0
   7dad4:	sbc	r1, r1, r1, lsl #1
   7dad8:	rsbs	r2, r2, #0
   7dadc:	sbc	r3, r3, r3, lsl #1
   7dae0:	bx	lr
   7dae4:	rsbs	r2, r2, #0
   7dae8:	sbc	r3, r3, r3, lsl #1
   7daec:	bl	7dbe8 <fputs@plt+0x6c834>
   7daf0:	ldr	lr, [sp, #4]
   7daf4:	add	sp, sp, #8
   7daf8:	pop	{r2, r3}
   7dafc:	rsbs	r0, r0, #0
   7db00:	sbc	r1, r1, r1, lsl #1
   7db04:	bx	lr
   7db08:	rsbs	r2, r2, #0
   7db0c:	sbc	r3, r3, r3, lsl #1
   7db10:	bl	7dbe8 <fputs@plt+0x6c834>
   7db14:	ldr	lr, [sp, #4]
   7db18:	add	sp, sp, #8
   7db1c:	pop	{r2, r3}
   7db20:	rsbs	r2, r2, #0
   7db24:	sbc	r3, r3, r3, lsl #1
   7db28:	bx	lr
   7db2c:	cmp	r3, #0
   7db30:	cmpeq	r2, #0
   7db34:	bne	7db4c <fputs@plt+0x6c798>
   7db38:	cmp	r1, #0
   7db3c:	cmpeq	r0, #0
   7db40:	mvnne	r1, #0
   7db44:	mvnne	r0, #0
   7db48:	b	7db68 <fputs@plt+0x6c7b4>
   7db4c:	sub	sp, sp, #8
   7db50:	push	{sp, lr}
   7db54:	bl	7dbe8 <fputs@plt+0x6c834>
   7db58:	ldr	lr, [sp, #4]
   7db5c:	add	sp, sp, #8
   7db60:	pop	{r2, r3}
   7db64:	bx	lr
   7db68:	push	{r1, lr}
   7db6c:	mov	r0, #8
   7db70:	bl	11240 <raise@plt>
   7db74:	pop	{r1, pc}
   7db78:	vmov	d7, r0, r1
   7db7c:	vcmpe.f64	d7, #0.0
   7db80:	vmrs	APSR_nzcv, fpscr
   7db84:	bmi	7db8c <fputs@plt+0x6c7d8>
   7db88:	b	7dba8 <fputs@plt+0x6c7f4>
   7db8c:	push	{r4, lr}
   7db90:	eor	r1, r1, #-2147483648	; 0x80000000
   7db94:	bl	7dba8 <fputs@plt+0x6c7f4>
   7db98:	rsbs	r0, r0, #0
   7db9c:	rsc	r1, r1, #0
   7dba0:	pop	{r4, pc}
   7dba4:	andeq	r0, r0, r0
   7dba8:	vmov	d6, r0, r1
   7dbac:	vldr	d7, [pc, #36]	; 7dbd8 <fputs@plt+0x6c824>
   7dbb0:	vldr	d5, [pc, #40]	; 7dbe0 <fputs@plt+0x6c82c>
   7dbb4:	vmul.f64	d7, d6, d7
   7dbb8:	vcvt.u32.f64	s14, d7
   7dbbc:	vcvt.f64.u32	d4, s14
   7dbc0:	vmov	r1, s14
   7dbc4:	vmls.f64	d6, d4, d5
   7dbc8:	vcvt.u32.f64	s15, d6
   7dbcc:	vmov	r0, s15
   7dbd0:	bx	lr
   7dbd4:	nop			; (mov r0, r0)
   7dbd8:	andeq	r0, r0, r0
   7dbdc:	ldclcc	0, cr0, [r0]
   7dbe0:	andeq	r0, r0, r0
   7dbe4:	mvnsmi	r0, r0
   7dbe8:	cmp	r1, r3
   7dbec:	cmpeq	r0, r2
   7dbf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7dbf4:	mov	r4, r0
   7dbf8:	movcc	r0, #0
   7dbfc:	mov	r5, r1
   7dc00:	ldr	lr, [sp, #36]	; 0x24
   7dc04:	movcc	r1, r0
   7dc08:	bcc	7dd04 <fputs@plt+0x6c950>
   7dc0c:	cmp	r3, #0
   7dc10:	clzeq	ip, r2
   7dc14:	clzne	ip, r3
   7dc18:	addeq	ip, ip, #32
   7dc1c:	cmp	r5, #0
   7dc20:	clzeq	r1, r4
   7dc24:	addeq	r1, r1, #32
   7dc28:	clzne	r1, r5
   7dc2c:	sub	ip, ip, r1
   7dc30:	sub	sl, ip, #32
   7dc34:	lsl	r9, r3, ip
   7dc38:	rsb	fp, ip, #32
   7dc3c:	orr	r9, r9, r2, lsl sl
   7dc40:	orr	r9, r9, r2, lsr fp
   7dc44:	lsl	r8, r2, ip
   7dc48:	cmp	r5, r9
   7dc4c:	cmpeq	r4, r8
   7dc50:	movcc	r0, #0
   7dc54:	movcc	r1, r0
   7dc58:	bcc	7dc74 <fputs@plt+0x6c8c0>
   7dc5c:	mov	r0, #1
   7dc60:	subs	r4, r4, r8
   7dc64:	lsl	r1, r0, sl
   7dc68:	orr	r1, r1, r0, lsr fp
   7dc6c:	lsl	r0, r0, ip
   7dc70:	sbc	r5, r5, r9
   7dc74:	cmp	ip, #0
   7dc78:	beq	7dd04 <fputs@plt+0x6c950>
   7dc7c:	lsr	r6, r8, #1
   7dc80:	orr	r6, r6, r9, lsl #31
   7dc84:	lsr	r7, r9, #1
   7dc88:	mov	r2, ip
   7dc8c:	b	7dcb0 <fputs@plt+0x6c8fc>
   7dc90:	subs	r3, r4, r6
   7dc94:	sbc	r8, r5, r7
   7dc98:	adds	r3, r3, r3
   7dc9c:	adc	r8, r8, r8
   7dca0:	adds	r4, r3, #1
   7dca4:	adc	r5, r8, #0
   7dca8:	subs	r2, r2, #1
   7dcac:	beq	7dccc <fputs@plt+0x6c918>
   7dcb0:	cmp	r5, r7
   7dcb4:	cmpeq	r4, r6
   7dcb8:	bcs	7dc90 <fputs@plt+0x6c8dc>
   7dcbc:	adds	r4, r4, r4
   7dcc0:	adc	r5, r5, r5
   7dcc4:	subs	r2, r2, #1
   7dcc8:	bne	7dcb0 <fputs@plt+0x6c8fc>
   7dccc:	lsr	r3, r4, ip
   7dcd0:	orr	r3, r3, r5, lsl fp
   7dcd4:	lsr	r2, r5, ip
   7dcd8:	orr	r3, r3, r5, lsr sl
   7dcdc:	adds	r0, r0, r4
   7dce0:	mov	r4, r3
   7dce4:	lsl	r3, r2, ip
   7dce8:	orr	r3, r3, r4, lsl sl
   7dcec:	lsl	ip, r4, ip
   7dcf0:	orr	r3, r3, r4, lsr fp
   7dcf4:	adc	r1, r1, r5
   7dcf8:	subs	r0, r0, ip
   7dcfc:	mov	r5, r2
   7dd00:	sbc	r1, r1, r3
   7dd04:	cmp	lr, #0
   7dd08:	strdne	r4, [lr]
   7dd0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7dd10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7dd14:	mov	r7, r0
   7dd18:	ldr	r6, [pc, #72]	; 7dd68 <fputs@plt+0x6c9b4>
   7dd1c:	ldr	r5, [pc, #72]	; 7dd6c <fputs@plt+0x6c9b8>
   7dd20:	add	r6, pc, r6
   7dd24:	add	r5, pc, r5
   7dd28:	sub	r6, r6, r5
   7dd2c:	mov	r8, r1
   7dd30:	mov	r9, r2
   7dd34:	bl	1107c <rb_sleep@plt-0x20>
   7dd38:	asrs	r6, r6, #2
   7dd3c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   7dd40:	mov	r4, #0
   7dd44:	add	r4, r4, #1
   7dd48:	ldr	r3, [r5], #4
   7dd4c:	mov	r2, r9
   7dd50:	mov	r1, r8
   7dd54:	mov	r0, r7
   7dd58:	blx	r3
   7dd5c:	cmp	r6, r4
   7dd60:	bne	7dd44 <fputs@plt+0x6c990>
   7dd64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7dd68:	andeq	fp, r1, ip, asr #3
   7dd6c:	andeq	fp, r1, r4, asr #3
   7dd70:	bx	lr
   7dd74:	mov	r2, r1
   7dd78:	mov	r1, r0
   7dd7c:	mov	r0, #3
   7dd80:	b	11294 <__xstat64@plt>
   7dd84:	mov	r2, r1
   7dd88:	mov	r1, r0
   7dd8c:	mov	r0, #3
   7dd90:	b	1118c <__fxstat64@plt>
   7dd94:	mov	r2, r1
   7dd98:	mov	r1, r0
   7dd9c:	mov	r0, #3
   7dda0:	b	11324 <__lxstat64@plt>

Disassembly of section .fini:

0007dda4 <.fini>:
   7dda4:	push	{r3, lr}
   7dda8:	pop	{r3, pc}
