-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_bf16_fmax_u16 is
port (
    ap_ready : OUT STD_LOGIC;
    a : IN STD_LOGIC_VECTOR (15 downto 0);
    b : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_bf16_fmax_u16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_fu_26_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_fu_34_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_48_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln59_fu_56_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ka_fu_42_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal kb_fu_64_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln63_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        b when (icmp_ln63_fu_70_p2(0) = '1') else 
        a;
    icmp_ln63_fu_70_p2 <= "1" when (unsigned(ka_fu_42_p2) < unsigned(kb_fu_64_p2)) else "0";
    ka_fu_42_p2 <= (select_ln58_fu_34_p3 xor a);
    kb_fu_64_p2 <= (select_ln59_fu_56_p3 xor b);
    select_ln58_fu_34_p3 <= 
        ap_const_lv16_FFFF when (tmp_fu_26_p3(0) = '1') else 
        ap_const_lv16_8000;
    select_ln59_fu_56_p3 <= 
        ap_const_lv16_FFFF when (tmp_4_fu_48_p3(0) = '1') else 
        ap_const_lv16_8000;
    tmp_4_fu_48_p3 <= b(15 downto 15);
    tmp_fu_26_p3 <= a(15 downto 15);
end behav;
