// Seed: 1227110913
module module_0;
  wire id_1;
  ;
  logic id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output wor  id_2,
    input  tri1 id_3
);
  logic [-1 : -1 'b0] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input logic [7:0] id_15;
  inout wire id_14;
  output wire id_13;
  output tri0 id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12 = id_17 ? -1 : id_16 - id_15[-1];
  wire id_20;
  ;
  wire id_21;
  module_0 modCall_1 ();
endmodule
