Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rca_pipelined
Version: T-2022.03-SP5
Date   : Wed May 17 13:13:29 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: clk_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG6_S3
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clk_r_REG4_S2/CLK (ASYNC_DFFHx1_ASAP7_75t_R)            0.00       0.00 r
  clk_r_REG4_S2/QN (ASYNC_DFFHx1_ASAP7_75t_R)            61.71      61.71 r
  U46/SN (FAx1_ASAP7_75t_R)                              41.30     103.01 f
  clk_r_REG6_S3/D (ASYNC_DFFHx1_ASAP7_75t_R)              0.00     103.01 f
  data arrival time                                                103.01

  clock clk (rise edge)                                  50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clk_r_REG6_S3/CLK (ASYNC_DFFHx1_ASAP7_75t_R)            0.00      50.00 r
  library setup time                                    -19.20      30.80
  data required time                                                30.80
  --------------------------------------------------------------------------
  data required time                                                30.80
  data arrival time                                               -103.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -72.22


1
