$date
	Mon Jun 13 13:11:58 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$scope module uut $end
$var wire 1 ! x $end
$var wire 1 ! y $end
$var wire 1 " z $end
$upscope $end
$upscope $end
$scope module stimulus $end
$var wire 1 " z $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#10000
1#
1!
#20000
0#
0!
#30000
1$
#50000
1#
1!
#60000
0$
#70000
1$
