// Seed: 2552092683
module module_0 (
    output tri1 id_0
);
  for (id_2 = id_2; 1; id_2 = -1)
  `define pp_3 0
  assign `pp_3 = -1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input tri id_2,
    output supply0 id_3,
    input wor id_4,
    input tri id_5,
    input wor id_6,
    input wand id_7,
    output supply1 id_8
);
  logic id_10 = id_2;
  logic id_11, id_12;
  assign id_3  = id_6 ? id_6 : 1;
  assign id_11 = -1;
  wire id_13;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
