
007_07_1_HAL_TIMER_INT_TRIG_IN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084ec  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008674  08008674  00018674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008690  08008690  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008690  08008690  00018690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008698  08008698  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008698  08008698  00018698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800869c  0800869c  0001869c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080086a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          000009d4  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a50  20000a50  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   00018dfa  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003d71  00000000  00000000  00038ee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001668  00000000  00000000  0003cc60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001153  00000000  00000000  0003e2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024272  00000000  00000000  0003f41b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d279  00000000  00000000  0006368d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d3636  00000000  00000000  00080906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006270  00000000  00000000  00153f3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0015a1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800865c 	.word	0x0800865c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800865c 	.word	0x0800865c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c8:	f000 fcfc 	bl	8000ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004cc:	f000 f82c 	bl	8000528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d0:	f000 f9e0 	bl	8000894 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d4:	f000 f894 	bl	8000600 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004d8:	f000 f8c0 	bl	800065c <MX_I2S3_Init>
  MX_SPI1_Init();
 80004dc:	f000 f8ee 	bl	80006bc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004e0:	f007 fc68 	bl	8007db4 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 80004e4:	f000 f920 	bl	8000728 <MX_TIM1_Init>
  MX_TIM2_Init();
 80004e8:	f000 f986 	bl	80007f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start(&htim1);
 80004ec:	480a      	ldr	r0, [pc, #40]	; (8000518 <main+0x54>)
 80004ee:	f004 f8d1 	bl	8004694 <HAL_TIM_Base_Start>
HAL_TIM_Base_Start(&htim2);
 80004f2:	480a      	ldr	r0, [pc, #40]	; (800051c <main+0x58>)
 80004f4:	f004 f8ce 	bl	8004694 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004f8:	f007 fc82 	bl	8007e00 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    count_TIM1 = __HAL_TIM_GetCounter(&htim1);
 80004fc:	4b06      	ldr	r3, [pc, #24]	; (8000518 <main+0x54>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000502:	b29a      	uxth	r2, r3
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <main+0x5c>)
 8000506:	801a      	strh	r2, [r3, #0]
    count_TIM2 = __HAL_TIM_GetCounter(&htim2);
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <main+0x58>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800050e:	b29a      	uxth	r2, r3
 8000510:	4b04      	ldr	r3, [pc, #16]	; (8000524 <main+0x60>)
 8000512:	801a      	strh	r2, [r3, #0]
    MX_USB_HOST_Process();
 8000514:	e7f0      	b.n	80004f8 <main+0x34>
 8000516:	bf00      	nop
 8000518:	20000190 	.word	0x20000190
 800051c:	200001d8 	.word	0x200001d8
 8000520:	2000018c 	.word	0x2000018c
 8000524:	2000018e 	.word	0x2000018e

08000528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b094      	sub	sp, #80	; 0x50
 800052c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052e:	f107 0320 	add.w	r3, r7, #32
 8000532:	2230      	movs	r2, #48	; 0x30
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f008 f800 	bl	800853c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053c:	f107 030c 	add.w	r3, r7, #12
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800054c:	2300      	movs	r3, #0
 800054e:	60bb      	str	r3, [r7, #8]
 8000550:	4b29      	ldr	r3, [pc, #164]	; (80005f8 <SystemClock_Config+0xd0>)
 8000552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000554:	4a28      	ldr	r2, [pc, #160]	; (80005f8 <SystemClock_Config+0xd0>)
 8000556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800055a:	6413      	str	r3, [r2, #64]	; 0x40
 800055c:	4b26      	ldr	r3, [pc, #152]	; (80005f8 <SystemClock_Config+0xd0>)
 800055e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000564:	60bb      	str	r3, [r7, #8]
 8000566:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000568:	2300      	movs	r3, #0
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	4b23      	ldr	r3, [pc, #140]	; (80005fc <SystemClock_Config+0xd4>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a22      	ldr	r2, [pc, #136]	; (80005fc <SystemClock_Config+0xd4>)
 8000572:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000576:	6013      	str	r3, [r2, #0]
 8000578:	4b20      	ldr	r3, [pc, #128]	; (80005fc <SystemClock_Config+0xd4>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000584:	2303      	movs	r3, #3
 8000586:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000588:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800058c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058e:	2301      	movs	r3, #1
 8000590:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000592:	2310      	movs	r3, #16
 8000594:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	2302      	movs	r3, #2
 8000598:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800059e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005a0:	2308      	movs	r3, #8
 80005a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ae:	2307      	movs	r3, #7
 80005b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	4618      	mov	r0, r3
 80005b8:	f003 f9d0 	bl	800395c <HAL_RCC_OscConfig>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80005c2:	f000 fa65 	bl	8000a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c6:	230f      	movs	r3, #15
 80005c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ce:	2300      	movs	r3, #0
 80005d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	2100      	movs	r1, #0
 80005e0:	4618      	mov	r0, r3
 80005e2:	f003 fc33 	bl	8003e4c <HAL_RCC_ClockConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80005ec:	f000 fa50 	bl	8000a90 <Error_Handler>
  }
}
 80005f0:	bf00      	nop
 80005f2:	3750      	adds	r7, #80	; 0x50
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40007000 	.word	0x40007000

08000600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_I2C1_Init+0x50>)
 8000606:	4a13      	ldr	r2, [pc, #76]	; (8000654 <MX_I2C1_Init+0x54>)
 8000608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800060a:	4b11      	ldr	r3, [pc, #68]	; (8000650 <MX_I2C1_Init+0x50>)
 800060c:	4a12      	ldr	r2, [pc, #72]	; (8000658 <MX_I2C1_Init+0x58>)
 800060e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MX_I2C1_Init+0x50>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <MX_I2C1_Init+0x50>)
 8000618:	2200      	movs	r2, #0
 800061a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_I2C1_Init+0x50>)
 800061e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <MX_I2C1_Init+0x50>)
 8000626:	2200      	movs	r2, #0
 8000628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_I2C1_Init+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <MX_I2C1_Init+0x50>)
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_I2C1_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800063c:	4804      	ldr	r0, [pc, #16]	; (8000650 <MX_I2C1_Init+0x50>)
 800063e:	f002 fba9 	bl	8002d94 <HAL_I2C_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000648:	f000 fa22 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000098 	.word	0x20000098
 8000654:	40005400 	.word	0x40005400
 8000658:	000186a0 	.word	0x000186a0

0800065c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000660:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000662:	4a14      	ldr	r2, [pc, #80]	; (80006b4 <MX_I2S3_Init+0x58>)
 8000664:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000666:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800066c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800066e:	4b10      	ldr	r3, [pc, #64]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000674:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800067a:	4b0d      	ldr	r3, [pc, #52]	; (80006b0 <MX_I2S3_Init+0x54>)
 800067c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000680:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000684:	4a0c      	ldr	r2, [pc, #48]	; (80006b8 <MX_I2S3_Init+0x5c>)
 8000686:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <MX_I2S3_Init+0x54>)
 800068a:	2200      	movs	r2, #0
 800068c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800068e:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000690:	2200      	movs	r2, #0
 8000692:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000696:	2200      	movs	r2, #0
 8000698:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800069a:	4805      	ldr	r0, [pc, #20]	; (80006b0 <MX_I2S3_Init+0x54>)
 800069c:	f002 fcbe 	bl	800301c <HAL_I2S_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006a6:	f000 f9f3 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200000ec 	.word	0x200000ec
 80006b4:	40003c00 	.word	0x40003c00
 80006b8:	00017700 	.word	0x00017700

080006bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c0:	4b17      	ldr	r3, [pc, #92]	; (8000720 <MX_SPI1_Init+0x64>)
 80006c2:	4a18      	ldr	r2, [pc, #96]	; (8000724 <MX_SPI1_Init+0x68>)
 80006c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006c6:	4b16      	ldr	r3, [pc, #88]	; (8000720 <MX_SPI1_Init+0x64>)
 80006c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <MX_SPI1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <MX_SPI1_Init+0x64>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_SPI1_Init+0x64>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <MX_SPI1_Init+0x64>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_SPI1_Init+0x64>)
 80006e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006ee:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_SPI1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000700:	4b07      	ldr	r3, [pc, #28]	; (8000720 <MX_SPI1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_SPI1_Init+0x64>)
 8000708:	220a      	movs	r2, #10
 800070a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800070c:	4804      	ldr	r0, [pc, #16]	; (8000720 <MX_SPI1_Init+0x64>)
 800070e:	f003 fee9 	bl	80044e4 <HAL_SPI_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000718:	f000 f9ba 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000134 	.word	0x20000134
 8000724:	40013000 	.word	0x40013000

08000728 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08c      	sub	sp, #48	; 0x30
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800072e:	f107 0320 	add.w	r3, r7, #32
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000754:	4b26      	ldr	r3, [pc, #152]	; (80007f0 <MX_TIM1_Init+0xc8>)
 8000756:	4a27      	ldr	r2, [pc, #156]	; (80007f4 <MX_TIM1_Init+0xcc>)
 8000758:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15999;
 800075a:	4b25      	ldr	r3, [pc, #148]	; (80007f0 <MX_TIM1_Init+0xc8>)
 800075c:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000760:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000762:	4b23      	ldr	r3, [pc, #140]	; (80007f0 <MX_TIM1_Init+0xc8>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000768:	4b21      	ldr	r3, [pc, #132]	; (80007f0 <MX_TIM1_Init+0xc8>)
 800076a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800076e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000770:	4b1f      	ldr	r3, [pc, #124]	; (80007f0 <MX_TIM1_Init+0xc8>)
 8000772:	2200      	movs	r2, #0
 8000774:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000776:	4b1e      	ldr	r3, [pc, #120]	; (80007f0 <MX_TIM1_Init+0xc8>)
 8000778:	2200      	movs	r2, #0
 800077a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800077c:	4b1c      	ldr	r3, [pc, #112]	; (80007f0 <MX_TIM1_Init+0xc8>)
 800077e:	2200      	movs	r2, #0
 8000780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000782:	481b      	ldr	r0, [pc, #108]	; (80007f0 <MX_TIM1_Init+0xc8>)
 8000784:	f003 ff37 	bl	80045f6 <HAL_TIM_Base_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800078e:	f000 f97f 	bl	8000a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000796:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000798:	f107 0320 	add.w	r3, r7, #32
 800079c:	4619      	mov	r1, r3
 800079e:	4814      	ldr	r0, [pc, #80]	; (80007f0 <MX_TIM1_Init+0xc8>)
 80007a0:	f003 ffe0 	bl	8004764 <HAL_TIM_ConfigClockSource>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 80007aa:	f000 f971 	bl	8000a90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	4619      	mov	r1, r3
 80007bc:	480c      	ldr	r0, [pc, #48]	; (80007f0 <MX_TIM1_Init+0xc8>)
 80007be:	f004 f898 	bl	80048f2 <HAL_TIM_SlaveConfigSynchro>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80007c8:	f000 f962 	bl	8000a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80007cc:	2320      	movs	r3, #32
 80007ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80007d0:	2380      	movs	r3, #128	; 0x80
 80007d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	4619      	mov	r1, r3
 80007d8:	4805      	ldr	r0, [pc, #20]	; (80007f0 <MX_TIM1_Init+0xc8>)
 80007da:	f004 fa99 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80007e4:	f000 f954 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80007e8:	bf00      	nop
 80007ea:	3730      	adds	r7, #48	; 0x30
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20000190 	.word	0x20000190
 80007f4:	40010000 	.word	0x40010000

080007f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80007fe:	f107 030c 	add.w	r3, r7, #12
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000816:	4b1e      	ldr	r3, [pc, #120]	; (8000890 <MX_TIM2_Init+0x98>)
 8000818:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800081c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800081e:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <MX_TIM2_Init+0x98>)
 8000820:	2200      	movs	r2, #0
 8000822:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000824:	4b1a      	ldr	r3, [pc, #104]	; (8000890 <MX_TIM2_Init+0x98>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800082a:	4b19      	ldr	r3, [pc, #100]	; (8000890 <MX_TIM2_Init+0x98>)
 800082c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000830:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000832:	4b17      	ldr	r3, [pc, #92]	; (8000890 <MX_TIM2_Init+0x98>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_TIM2_Init+0x98>)
 800083a:	2200      	movs	r2, #0
 800083c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800083e:	4814      	ldr	r0, [pc, #80]	; (8000890 <MX_TIM2_Init+0x98>)
 8000840:	f003 fed9 	bl	80045f6 <HAL_TIM_Base_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800084a:	f000 f921 	bl	8000a90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800084e:	2307      	movs	r3, #7
 8000850:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000852:	2300      	movs	r3, #0
 8000854:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000856:	f107 030c 	add.w	r3, r7, #12
 800085a:	4619      	mov	r1, r3
 800085c:	480c      	ldr	r0, [pc, #48]	; (8000890 <MX_TIM2_Init+0x98>)
 800085e:	f004 f848 	bl	80048f2 <HAL_TIM_SlaveConfigSynchro>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000868:	f000 f912 	bl	8000a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800086c:	2300      	movs	r3, #0
 800086e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000870:	2300      	movs	r3, #0
 8000872:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	4619      	mov	r1, r3
 8000878:	4805      	ldr	r0, [pc, #20]	; (8000890 <MX_TIM2_Init+0x98>)
 800087a:	f004 fa49 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000884:	f000 f904 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000888:	bf00      	nop
 800088a:	3720      	adds	r7, #32
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	200001d8 	.word	0x200001d8

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08c      	sub	sp, #48	; 0x30
 8000898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
 80008a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	61bb      	str	r3, [r7, #24]
 80008ae:	4b72      	ldr	r3, [pc, #456]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a71      	ldr	r2, [pc, #452]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008b4:	f043 0310 	orr.w	r3, r3, #16
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b6f      	ldr	r3, [pc, #444]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f003 0310 	and.w	r3, r3, #16
 80008c2:	61bb      	str	r3, [r7, #24]
 80008c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	617b      	str	r3, [r7, #20]
 80008ca:	4b6b      	ldr	r3, [pc, #428]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	4a6a      	ldr	r2, [pc, #424]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008d0:	f043 0304 	orr.w	r3, r3, #4
 80008d4:	6313      	str	r3, [r2, #48]	; 0x30
 80008d6:	4b68      	ldr	r3, [pc, #416]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	f003 0304 	and.w	r3, r3, #4
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	4b64      	ldr	r3, [pc, #400]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a63      	ldr	r2, [pc, #396]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b61      	ldr	r3, [pc, #388]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	4b5d      	ldr	r3, [pc, #372]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	4a5c      	ldr	r2, [pc, #368]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6313      	str	r3, [r2, #48]	; 0x30
 800090e:	4b5a      	ldr	r3, [pc, #360]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	4b56      	ldr	r3, [pc, #344]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a55      	ldr	r2, [pc, #340]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 8000924:	f043 0302 	orr.w	r3, r3, #2
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b53      	ldr	r3, [pc, #332]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	4b4f      	ldr	r3, [pc, #316]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a4e      	ldr	r2, [pc, #312]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 8000940:	f043 0308 	orr.w	r3, r3, #8
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b4c      	ldr	r3, [pc, #304]	; (8000a78 <MX_GPIO_Init+0x1e4>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0308 	and.w	r3, r3, #8
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2108      	movs	r1, #8
 8000956:	4849      	ldr	r0, [pc, #292]	; (8000a7c <MX_GPIO_Init+0x1e8>)
 8000958:	f000 fdf8 	bl	800154c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	2101      	movs	r1, #1
 8000960:	4847      	ldr	r0, [pc, #284]	; (8000a80 <MX_GPIO_Init+0x1ec>)
 8000962:	f000 fdf3 	bl	800154c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000966:	2200      	movs	r2, #0
 8000968:	f24f 0110 	movw	r1, #61456	; 0xf010
 800096c:	4845      	ldr	r0, [pc, #276]	; (8000a84 <MX_GPIO_Init+0x1f0>)
 800096e:	f000 fded 	bl	800154c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000972:	2308      	movs	r3, #8
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	4619      	mov	r1, r3
 8000988:	483c      	ldr	r0, [pc, #240]	; (8000a7c <MX_GPIO_Init+0x1e8>)
 800098a:	f000 fc43 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800098e:	2301      	movs	r3, #1
 8000990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	4836      	ldr	r0, [pc, #216]	; (8000a80 <MX_GPIO_Init+0x1ec>)
 80009a6:	f000 fc35 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80009aa:	2308      	movs	r3, #8
 80009ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	2302      	movs	r3, #2
 80009b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009ba:	2305      	movs	r3, #5
 80009bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	4619      	mov	r1, r3
 80009c4:	482e      	ldr	r0, [pc, #184]	; (8000a80 <MX_GPIO_Init+0x1ec>)
 80009c6:	f000 fc25 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ca:	2301      	movs	r3, #1
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ce:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009d8:	f107 031c 	add.w	r3, r7, #28
 80009dc:	4619      	mov	r1, r3
 80009de:	482a      	ldr	r0, [pc, #168]	; (8000a88 <MX_GPIO_Init+0x1f4>)
 80009e0:	f000 fc18 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009e4:	2304      	movs	r3, #4
 80009e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e8:	2300      	movs	r3, #0
 80009ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009f0:	f107 031c 	add.w	r3, r7, #28
 80009f4:	4619      	mov	r1, r3
 80009f6:	4825      	ldr	r0, [pc, #148]	; (8000a8c <MX_GPIO_Init+0x1f8>)
 80009f8:	f000 fc0c 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a02:	2302      	movs	r3, #2
 8000a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a0e:	2305      	movs	r3, #5
 8000a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	4619      	mov	r1, r3
 8000a18:	481c      	ldr	r0, [pc, #112]	; (8000a8c <MX_GPIO_Init+0x1f8>)
 8000a1a:	f000 fbfb 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a1e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000a22:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a24:	2301      	movs	r3, #1
 8000a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a30:	f107 031c 	add.w	r3, r7, #28
 8000a34:	4619      	mov	r1, r3
 8000a36:	4813      	ldr	r0, [pc, #76]	; (8000a84 <MX_GPIO_Init+0x1f0>)
 8000a38:	f000 fbec 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a3c:	2320      	movs	r3, #32
 8000a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a40:	2300      	movs	r3, #0
 8000a42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a48:	f107 031c 	add.w	r3, r7, #28
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	480d      	ldr	r0, [pc, #52]	; (8000a84 <MX_GPIO_Init+0x1f0>)
 8000a50:	f000 fbe0 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a54:	2302      	movs	r3, #2
 8000a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a58:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a62:	f107 031c 	add.w	r3, r7, #28
 8000a66:	4619      	mov	r1, r3
 8000a68:	4804      	ldr	r0, [pc, #16]	; (8000a7c <MX_GPIO_Init+0x1e8>)
 8000a6a:	f000 fbd3 	bl	8001214 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a6e:	bf00      	nop
 8000a70:	3730      	adds	r7, #48	; 0x30
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40023800 	.word	0x40023800
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	40020800 	.word	0x40020800
 8000a84:	40020c00 	.word	0x40020c00
 8000a88:	40020000 	.word	0x40020000
 8000a8c:	40020400 	.word	0x40020400

08000a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a94:	b672      	cpsid	i
}
 8000a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a98:	e7fe      	b.n	8000a98 <Error_Handler+0x8>
	...

08000a9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	607b      	str	r3, [r7, #4]
 8000aa6:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	4a0f      	ldr	r2, [pc, #60]	; (8000ae8 <HAL_MspInit+0x4c>)
 8000aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ab2:	4b0d      	ldr	r3, [pc, #52]	; (8000ae8 <HAL_MspInit+0x4c>)
 8000ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	603b      	str	r3, [r7, #0]
 8000ac2:	4b09      	ldr	r3, [pc, #36]	; (8000ae8 <HAL_MspInit+0x4c>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	4a08      	ldr	r2, [pc, #32]	; (8000ae8 <HAL_MspInit+0x4c>)
 8000ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000acc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <HAL_MspInit+0x4c>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ad6:	603b      	str	r3, [r7, #0]
 8000ad8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ada:	2007      	movs	r0, #7
 8000adc:	f000 fb58 	bl	8001190 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40023800 	.word	0x40023800

08000aec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08a      	sub	sp, #40	; 0x28
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a19      	ldr	r2, [pc, #100]	; (8000b70 <HAL_I2C_MspInit+0x84>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d12c      	bne.n	8000b68 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	613b      	str	r3, [r7, #16]
 8000b12:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <HAL_I2C_MspInit+0x88>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <HAL_I2C_MspInit+0x88>)
 8000b18:	f043 0302 	orr.w	r3, r3, #2
 8000b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1e:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <HAL_I2C_MspInit+0x88>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	613b      	str	r3, [r7, #16]
 8000b28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000b2a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b30:	2312      	movs	r3, #18
 8000b32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b34:	2301      	movs	r3, #1
 8000b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b3c:	2304      	movs	r3, #4
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	4619      	mov	r1, r3
 8000b46:	480c      	ldr	r0, [pc, #48]	; (8000b78 <HAL_I2C_MspInit+0x8c>)
 8000b48:	f000 fb64 	bl	8001214 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <HAL_I2C_MspInit+0x88>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b54:	4a07      	ldr	r2, [pc, #28]	; (8000b74 <HAL_I2C_MspInit+0x88>)
 8000b56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b5a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b5c:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <HAL_I2C_MspInit+0x88>)
 8000b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b68:	bf00      	nop
 8000b6a:	3728      	adds	r7, #40	; 0x28
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40005400 	.word	0x40005400
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40020400 	.word	0x40020400

08000b7c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08e      	sub	sp, #56	; 0x38
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
 8000b8c:	605a      	str	r2, [r3, #4]
 8000b8e:	609a      	str	r2, [r3, #8]
 8000b90:	60da      	str	r2, [r3, #12]
 8000b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a31      	ldr	r2, [pc, #196]	; (8000c6c <HAL_I2S_MspInit+0xf0>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d15a      	bne.n	8000c62 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000bac:	2301      	movs	r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000bb0:	23c0      	movs	r3, #192	; 0xc0
 8000bb2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f003 fb51 	bl	8004264 <HAL_RCCEx_PeriphCLKConfig>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000bc8:	f7ff ff62 	bl	8000a90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bcc:	2300      	movs	r3, #0
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	4b27      	ldr	r3, [pc, #156]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd4:	4a26      	ldr	r2, [pc, #152]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000bd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bda:	6413      	str	r3, [r2, #64]	; 0x40
 8000bdc:	4b24      	ldr	r3, [pc, #144]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000be4:	613b      	str	r3, [r7, #16]
 8000be6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be8:	2300      	movs	r3, #0
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	4b20      	ldr	r3, [pc, #128]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf0:	4a1f      	ldr	r2, [pc, #124]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000bf2:	f043 0301 	orr.w	r3, r3, #1
 8000bf6:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf8:	4b1d      	ldr	r3, [pc, #116]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c04:	2300      	movs	r3, #0
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0c:	4a18      	ldr	r2, [pc, #96]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000c0e:	f043 0304 	orr.w	r3, r3, #4
 8000c12:	6313      	str	r3, [r2, #48]	; 0x30
 8000c14:	4b16      	ldr	r3, [pc, #88]	; (8000c70 <HAL_I2S_MspInit+0xf4>)
 8000c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c18:	f003 0304 	and.w	r3, r3, #4
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000c20:	2310      	movs	r3, #16
 8000c22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c24:	2302      	movs	r3, #2
 8000c26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c30:	2306      	movs	r3, #6
 8000c32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c38:	4619      	mov	r1, r3
 8000c3a:	480e      	ldr	r0, [pc, #56]	; (8000c74 <HAL_I2S_MspInit+0xf8>)
 8000c3c:	f000 faea 	bl	8001214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c40:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c52:	2306      	movs	r3, #6
 8000c54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4806      	ldr	r0, [pc, #24]	; (8000c78 <HAL_I2S_MspInit+0xfc>)
 8000c5e:	f000 fad9 	bl	8001214 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c62:	bf00      	nop
 8000c64:	3738      	adds	r7, #56	; 0x38
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40003c00 	.word	0x40003c00
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000
 8000c78:	40020800 	.word	0x40020800

08000c7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08a      	sub	sp, #40	; 0x28
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a19      	ldr	r2, [pc, #100]	; (8000d00 <HAL_SPI_MspInit+0x84>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d12b      	bne.n	8000cf6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	613b      	str	r3, [r7, #16]
 8000ca2:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <HAL_SPI_MspInit+0x88>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca6:	4a17      	ldr	r2, [pc, #92]	; (8000d04 <HAL_SPI_MspInit+0x88>)
 8000ca8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cac:	6453      	str	r3, [r2, #68]	; 0x44
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <HAL_SPI_MspInit+0x88>)
 8000cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <HAL_SPI_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	4a10      	ldr	r2, [pc, #64]	; (8000d04 <HAL_SPI_MspInit+0x88>)
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cca:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <HAL_SPI_MspInit+0x88>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cd6:	23e0      	movs	r3, #224	; 0xe0
 8000cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ce6:	2305      	movs	r3, #5
 8000ce8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cea:	f107 0314 	add.w	r3, r7, #20
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4805      	ldr	r0, [pc, #20]	; (8000d08 <HAL_SPI_MspInit+0x8c>)
 8000cf2:	f000 fa8f 	bl	8001214 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000cf6:	bf00      	nop
 8000cf8:	3728      	adds	r7, #40	; 0x28
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40013000 	.word	0x40013000
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40020000 	.word	0x40020000

08000d0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a15      	ldr	r2, [pc, #84]	; (8000d70 <HAL_TIM_Base_MspInit+0x64>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d10e      	bne.n	8000d3c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <HAL_TIM_Base_MspInit+0x68>)
 8000d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d26:	4a13      	ldr	r2, [pc, #76]	; (8000d74 <HAL_TIM_Base_MspInit+0x68>)
 8000d28:	f043 0301 	orr.w	r3, r3, #1
 8000d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <HAL_TIM_Base_MspInit+0x68>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000d3a:	e012      	b.n	8000d62 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d44:	d10d      	bne.n	8000d62 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <HAL_TIM_Base_MspInit+0x68>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	4a09      	ldr	r2, [pc, #36]	; (8000d74 <HAL_TIM_Base_MspInit+0x68>)
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	6413      	str	r3, [r2, #64]	; 0x40
 8000d56:	4b07      	ldr	r3, [pc, #28]	; (8000d74 <HAL_TIM_Base_MspInit+0x68>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	68bb      	ldr	r3, [r7, #8]
}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40010000 	.word	0x40010000
 8000d74:	40023800 	.word	0x40023800

08000d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <NMI_Handler+0x4>

08000d7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d82:	e7fe      	b.n	8000d82 <HardFault_Handler+0x4>

08000d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d88:	e7fe      	b.n	8000d88 <MemManage_Handler+0x4>

08000d8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d8e:	e7fe      	b.n	8000d8e <BusFault_Handler+0x4>

08000d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d94:	e7fe      	b.n	8000d94 <UsageFault_Handler+0x4>

08000d96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d96:	b480      	push	{r7}
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dc4:	f000 f8d0 	bl	8000f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000dd0:	4802      	ldr	r0, [pc, #8]	; (8000ddc <OTG_FS_IRQHandler+0x10>)
 8000dd2:	f000 fe3f 	bl	8001a54 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000604 	.word	0x20000604

08000de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de8:	4a14      	ldr	r2, [pc, #80]	; (8000e3c <_sbrk+0x5c>)
 8000dea:	4b15      	ldr	r3, [pc, #84]	; (8000e40 <_sbrk+0x60>)
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000df4:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <_sbrk+0x64>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d102      	bne.n	8000e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dfc:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <_sbrk+0x64>)
 8000dfe:	4a12      	ldr	r2, [pc, #72]	; (8000e48 <_sbrk+0x68>)
 8000e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e02:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d207      	bcs.n	8000e20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e10:	f007 fbac 	bl	800856c <__errno>
 8000e14:	4603      	mov	r3, r0
 8000e16:	220c      	movs	r2, #12
 8000e18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1e:	e009      	b.n	8000e34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e20:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <_sbrk+0x64>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e26:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <_sbrk+0x64>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	4a05      	ldr	r2, [pc, #20]	; (8000e44 <_sbrk+0x64>)
 8000e30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e32:	68fb      	ldr	r3, [r7, #12]
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20020000 	.word	0x20020000
 8000e40:	00000400 	.word	0x00000400
 8000e44:	20000220 	.word	0x20000220
 8000e48:	20000a50 	.word	0x20000a50

08000e4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e50:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <SystemInit+0x20>)
 8000e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e56:	4a05      	ldr	r2, [pc, #20]	; (8000e6c <SystemInit+0x20>)
 8000e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ea8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e74:	480d      	ldr	r0, [pc, #52]	; (8000eac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e76:	490e      	ldr	r1, [pc, #56]	; (8000eb0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e78:	4a0e      	ldr	r2, [pc, #56]	; (8000eb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e7c:	e002      	b.n	8000e84 <LoopCopyDataInit>

08000e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e82:	3304      	adds	r3, #4

08000e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e88:	d3f9      	bcc.n	8000e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8a:	4a0b      	ldr	r2, [pc, #44]	; (8000eb8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e8c:	4c0b      	ldr	r4, [pc, #44]	; (8000ebc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e90:	e001      	b.n	8000e96 <LoopFillZerobss>

08000e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e94:	3204      	adds	r2, #4

08000e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e98:	d3fb      	bcc.n	8000e92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e9a:	f7ff ffd7 	bl	8000e4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e9e:	f007 fb6b 	bl	8008578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea2:	f7ff fb0f 	bl	80004c4 <main>
  bx  lr    
 8000ea6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ea8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000eb4:	080086a0 	.word	0x080086a0
  ldr r2, =_sbss
 8000eb8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000ebc:	20000a50 	.word	0x20000a50

08000ec0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC_IRQHandler>
	...

08000ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	; (8000f04 <HAL_Init+0x40>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0d      	ldr	r2, [pc, #52]	; (8000f04 <HAL_Init+0x40>)
 8000ece:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ed2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed4:	4b0b      	ldr	r3, [pc, #44]	; (8000f04 <HAL_Init+0x40>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <HAL_Init+0x40>)
 8000eda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ede:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee0:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <HAL_Init+0x40>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a07      	ldr	r2, [pc, #28]	; (8000f04 <HAL_Init+0x40>)
 8000ee6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eec:	2003      	movs	r0, #3
 8000eee:	f000 f94f 	bl	8001190 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f000 f808 	bl	8000f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef8:	f7ff fdd0 	bl	8000a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000efc:	2300      	movs	r3, #0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40023c00 	.word	0x40023c00

08000f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <HAL_InitTick+0x54>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <HAL_InitTick+0x58>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 f967 	bl	80011fa <HAL_SYSTICK_Config>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e00e      	b.n	8000f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b0f      	cmp	r3, #15
 8000f3a:	d80a      	bhi.n	8000f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	6879      	ldr	r1, [r7, #4]
 8000f40:	f04f 30ff 	mov.w	r0, #4294967295
 8000f44:	f000 f92f 	bl	80011a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f48:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <HAL_InitTick+0x5c>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	e000      	b.n	8000f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	20000008 	.word	0x20000008
 8000f64:	20000004 	.word	0x20000004

08000f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_IncTick+0x20>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_IncTick+0x24>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4413      	add	r3, r2
 8000f78:	4a04      	ldr	r2, [pc, #16]	; (8000f8c <HAL_IncTick+0x24>)
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	20000224 	.word	0x20000224

08000f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return uwTick;
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <HAL_GetTick+0x14>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000224 	.word	0x20000224

08000fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fb0:	f7ff ffee 	bl	8000f90 <HAL_GetTick>
 8000fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fc0:	d005      	beq.n	8000fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <HAL_Delay+0x44>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4413      	add	r3, r2
 8000fcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fce:	bf00      	nop
 8000fd0:	f7ff ffde 	bl	8000f90 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d8f7      	bhi.n	8000fd0 <HAL_Delay+0x28>
  {
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	bf00      	nop
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000008 	.word	0x20000008

08000ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001000:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <__NVIC_SetPriorityGrouping+0x44>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800100c:	4013      	ands	r3, r2
 800100e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001018:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800101c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001022:	4a04      	ldr	r2, [pc, #16]	; (8001034 <__NVIC_SetPriorityGrouping+0x44>)
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	60d3      	str	r3, [r2, #12]
}
 8001028:	bf00      	nop
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <__NVIC_GetPriorityGrouping+0x18>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	0a1b      	lsrs	r3, r3, #8
 8001042:	f003 0307 	and.w	r3, r3, #7
}
 8001046:	4618      	mov	r0, r3
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001062:	2b00      	cmp	r3, #0
 8001064:	db0b      	blt.n	800107e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	f003 021f 	and.w	r2, r3, #31
 800106c:	4907      	ldr	r1, [pc, #28]	; (800108c <__NVIC_EnableIRQ+0x38>)
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	095b      	lsrs	r3, r3, #5
 8001074:	2001      	movs	r0, #1
 8001076:	fa00 f202 	lsl.w	r2, r0, r2
 800107a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000e100 	.word	0xe000e100

08001090 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	6039      	str	r1, [r7, #0]
 800109a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800109c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	db0a      	blt.n	80010ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	490c      	ldr	r1, [pc, #48]	; (80010dc <__NVIC_SetPriority+0x4c>)
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	0112      	lsls	r2, r2, #4
 80010b0:	b2d2      	uxtb	r2, r2
 80010b2:	440b      	add	r3, r1
 80010b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b8:	e00a      	b.n	80010d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4908      	ldr	r1, [pc, #32]	; (80010e0 <__NVIC_SetPriority+0x50>)
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	f003 030f 	and.w	r3, r3, #15
 80010c6:	3b04      	subs	r3, #4
 80010c8:	0112      	lsls	r2, r2, #4
 80010ca:	b2d2      	uxtb	r2, r2
 80010cc:	440b      	add	r3, r1
 80010ce:	761a      	strb	r2, [r3, #24]
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000e100 	.word	0xe000e100
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b089      	sub	sp, #36	; 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	f1c3 0307 	rsb	r3, r3, #7
 80010fe:	2b04      	cmp	r3, #4
 8001100:	bf28      	it	cs
 8001102:	2304      	movcs	r3, #4
 8001104:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	3304      	adds	r3, #4
 800110a:	2b06      	cmp	r3, #6
 800110c:	d902      	bls.n	8001114 <NVIC_EncodePriority+0x30>
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3b03      	subs	r3, #3
 8001112:	e000      	b.n	8001116 <NVIC_EncodePriority+0x32>
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001118:	f04f 32ff 	mov.w	r2, #4294967295
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43da      	mvns	r2, r3
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	401a      	ands	r2, r3
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800112c:	f04f 31ff 	mov.w	r1, #4294967295
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	fa01 f303 	lsl.w	r3, r1, r3
 8001136:	43d9      	mvns	r1, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800113c:	4313      	orrs	r3, r2
         );
}
 800113e:	4618      	mov	r0, r3
 8001140:	3724      	adds	r7, #36	; 0x24
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
	...

0800114c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3b01      	subs	r3, #1
 8001158:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800115c:	d301      	bcc.n	8001162 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800115e:	2301      	movs	r3, #1
 8001160:	e00f      	b.n	8001182 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001162:	4a0a      	ldr	r2, [pc, #40]	; (800118c <SysTick_Config+0x40>)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3b01      	subs	r3, #1
 8001168:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800116a:	210f      	movs	r1, #15
 800116c:	f04f 30ff 	mov.w	r0, #4294967295
 8001170:	f7ff ff8e 	bl	8001090 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001174:	4b05      	ldr	r3, [pc, #20]	; (800118c <SysTick_Config+0x40>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800117a:	4b04      	ldr	r3, [pc, #16]	; (800118c <SysTick_Config+0x40>)
 800117c:	2207      	movs	r2, #7
 800117e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	e000e010 	.word	0xe000e010

08001190 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff ff29 	bl	8000ff0 <__NVIC_SetPriorityGrouping>
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b086      	sub	sp, #24
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	4603      	mov	r3, r0
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
 80011b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011b8:	f7ff ff3e 	bl	8001038 <__NVIC_GetPriorityGrouping>
 80011bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	68b9      	ldr	r1, [r7, #8]
 80011c2:	6978      	ldr	r0, [r7, #20]
 80011c4:	f7ff ff8e 	bl	80010e4 <NVIC_EncodePriority>
 80011c8:	4602      	mov	r2, r0
 80011ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ce:	4611      	mov	r1, r2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff ff5d 	bl	8001090 <__NVIC_SetPriority>
}
 80011d6:	bf00      	nop
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b082      	sub	sp, #8
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff31 	bl	8001054 <__NVIC_EnableIRQ>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ffa2 	bl	800114c <SysTick_Config>
 8001208:	4603      	mov	r3, r0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001214:	b480      	push	{r7}
 8001216:	b089      	sub	sp, #36	; 0x24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001226:	2300      	movs	r3, #0
 8001228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122a:	2300      	movs	r3, #0
 800122c:	61fb      	str	r3, [r7, #28]
 800122e:	e16b      	b.n	8001508 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001230:	2201      	movs	r2, #1
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	697a      	ldr	r2, [r7, #20]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	429a      	cmp	r2, r3
 800124a:	f040 815a 	bne.w	8001502 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	2b01      	cmp	r3, #1
 8001258:	d005      	beq.n	8001266 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001262:	2b02      	cmp	r3, #2
 8001264:	d130      	bne.n	80012c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	2203      	movs	r2, #3
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43db      	mvns	r3, r3
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	4013      	ands	r3, r2
 800127c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	68da      	ldr	r2, [r3, #12]
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800129c:	2201      	movs	r2, #1
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	091b      	lsrs	r3, r3, #4
 80012b2:	f003 0201 	and.w	r2, r3, #1
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	d017      	beq.n	8001304 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	2203      	movs	r2, #3
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d123      	bne.n	8001358 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	08da      	lsrs	r2, r3, #3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	3208      	adds	r2, #8
 8001318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	220f      	movs	r2, #15
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4013      	ands	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	691a      	ldr	r2, [r3, #16]
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	08da      	lsrs	r2, r3, #3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3208      	adds	r2, #8
 8001352:	69b9      	ldr	r1, [r7, #24]
 8001354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0203 	and.w	r2, r3, #3
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4313      	orrs	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 80b4 	beq.w	8001502 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	4b60      	ldr	r3, [pc, #384]	; (8001520 <HAL_GPIO_Init+0x30c>)
 80013a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a2:	4a5f      	ldr	r2, [pc, #380]	; (8001520 <HAL_GPIO_Init+0x30c>)
 80013a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a8:	6453      	str	r3, [r2, #68]	; 0x44
 80013aa:	4b5d      	ldr	r3, [pc, #372]	; (8001520 <HAL_GPIO_Init+0x30c>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013b6:	4a5b      	ldr	r2, [pc, #364]	; (8001524 <HAL_GPIO_Init+0x310>)
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	3302      	adds	r3, #2
 80013be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	220f      	movs	r2, #15
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43db      	mvns	r3, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4013      	ands	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a52      	ldr	r2, [pc, #328]	; (8001528 <HAL_GPIO_Init+0x314>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d02b      	beq.n	800143a <HAL_GPIO_Init+0x226>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a51      	ldr	r2, [pc, #324]	; (800152c <HAL_GPIO_Init+0x318>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d025      	beq.n	8001436 <HAL_GPIO_Init+0x222>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a50      	ldr	r2, [pc, #320]	; (8001530 <HAL_GPIO_Init+0x31c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d01f      	beq.n	8001432 <HAL_GPIO_Init+0x21e>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a4f      	ldr	r2, [pc, #316]	; (8001534 <HAL_GPIO_Init+0x320>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d019      	beq.n	800142e <HAL_GPIO_Init+0x21a>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a4e      	ldr	r2, [pc, #312]	; (8001538 <HAL_GPIO_Init+0x324>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d013      	beq.n	800142a <HAL_GPIO_Init+0x216>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a4d      	ldr	r2, [pc, #308]	; (800153c <HAL_GPIO_Init+0x328>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d00d      	beq.n	8001426 <HAL_GPIO_Init+0x212>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a4c      	ldr	r2, [pc, #304]	; (8001540 <HAL_GPIO_Init+0x32c>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d007      	beq.n	8001422 <HAL_GPIO_Init+0x20e>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a4b      	ldr	r2, [pc, #300]	; (8001544 <HAL_GPIO_Init+0x330>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d101      	bne.n	800141e <HAL_GPIO_Init+0x20a>
 800141a:	2307      	movs	r3, #7
 800141c:	e00e      	b.n	800143c <HAL_GPIO_Init+0x228>
 800141e:	2308      	movs	r3, #8
 8001420:	e00c      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001422:	2306      	movs	r3, #6
 8001424:	e00a      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001426:	2305      	movs	r3, #5
 8001428:	e008      	b.n	800143c <HAL_GPIO_Init+0x228>
 800142a:	2304      	movs	r3, #4
 800142c:	e006      	b.n	800143c <HAL_GPIO_Init+0x228>
 800142e:	2303      	movs	r3, #3
 8001430:	e004      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001432:	2302      	movs	r3, #2
 8001434:	e002      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <HAL_GPIO_Init+0x228>
 800143a:	2300      	movs	r3, #0
 800143c:	69fa      	ldr	r2, [r7, #28]
 800143e:	f002 0203 	and.w	r2, r2, #3
 8001442:	0092      	lsls	r2, r2, #2
 8001444:	4093      	lsls	r3, r2
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4313      	orrs	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800144c:	4935      	ldr	r1, [pc, #212]	; (8001524 <HAL_GPIO_Init+0x310>)
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	089b      	lsrs	r3, r3, #2
 8001452:	3302      	adds	r3, #2
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800145a:	4b3b      	ldr	r3, [pc, #236]	; (8001548 <HAL_GPIO_Init+0x334>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	43db      	mvns	r3, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4013      	ands	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800147e:	4a32      	ldr	r2, [pc, #200]	; (8001548 <HAL_GPIO_Init+0x334>)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001484:	4b30      	ldr	r3, [pc, #192]	; (8001548 <HAL_GPIO_Init+0x334>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014a8:	4a27      	ldr	r2, [pc, #156]	; (8001548 <HAL_GPIO_Init+0x334>)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014ae:	4b26      	ldr	r3, [pc, #152]	; (8001548 <HAL_GPIO_Init+0x334>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	43db      	mvns	r3, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4013      	ands	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d003      	beq.n	80014d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014d2:	4a1d      	ldr	r2, [pc, #116]	; (8001548 <HAL_GPIO_Init+0x334>)
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <HAL_GPIO_Init+0x334>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	43db      	mvns	r3, r3
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	4013      	ands	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014fc:	4a12      	ldr	r2, [pc, #72]	; (8001548 <HAL_GPIO_Init+0x334>)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3301      	adds	r3, #1
 8001506:	61fb      	str	r3, [r7, #28]
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	2b0f      	cmp	r3, #15
 800150c:	f67f ae90 	bls.w	8001230 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001510:	bf00      	nop
 8001512:	bf00      	nop
 8001514:	3724      	adds	r7, #36	; 0x24
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40023800 	.word	0x40023800
 8001524:	40013800 	.word	0x40013800
 8001528:	40020000 	.word	0x40020000
 800152c:	40020400 	.word	0x40020400
 8001530:	40020800 	.word	0x40020800
 8001534:	40020c00 	.word	0x40020c00
 8001538:	40021000 	.word	0x40021000
 800153c:	40021400 	.word	0x40021400
 8001540:	40021800 	.word	0x40021800
 8001544:	40021c00 	.word	0x40021c00
 8001548:	40013c00 	.word	0x40013c00

0800154c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	807b      	strh	r3, [r7, #2]
 8001558:	4613      	mov	r3, r2
 800155a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800155c:	787b      	ldrb	r3, [r7, #1]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d003      	beq.n	800156a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001562:	887a      	ldrh	r2, [r7, #2]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001568:	e003      	b.n	8001572 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800156a:	887b      	ldrh	r3, [r7, #2]
 800156c:	041a      	lsls	r2, r3, #16
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	619a      	str	r2, [r3, #24]
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800157e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001580:	b08f      	sub	sp, #60	; 0x3c
 8001582:	af0a      	add	r7, sp, #40	; 0x28
 8001584:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e054      	b.n	800163a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d106      	bne.n	80015b0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f006 fc60 	bl	8007e70 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2203      	movs	r2, #3
 80015b4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d102      	bne.n	80015ca <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f003 fc8c 	bl	8004eec <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	603b      	str	r3, [r7, #0]
 80015da:	687e      	ldr	r6, [r7, #4]
 80015dc:	466d      	mov	r5, sp
 80015de:	f106 0410 	add.w	r4, r6, #16
 80015e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015ee:	e885 0003 	stmia.w	r5, {r0, r1}
 80015f2:	1d33      	adds	r3, r6, #4
 80015f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015f6:	6838      	ldr	r0, [r7, #0]
 80015f8:	f003 fc06 	bl	8004e08 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2101      	movs	r1, #1
 8001602:	4618      	mov	r0, r3
 8001604:	f003 fc83 	bl	8004f0e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	603b      	str	r3, [r7, #0]
 800160e:	687e      	ldr	r6, [r7, #4]
 8001610:	466d      	mov	r5, sp
 8001612:	f106 0410 	add.w	r4, r6, #16
 8001616:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001618:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800161c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001622:	e885 0003 	stmia.w	r5, {r0, r1}
 8001626:	1d33      	adds	r3, r6, #4
 8001628:	cb0e      	ldmia	r3, {r1, r2, r3}
 800162a:	6838      	ldr	r0, [r7, #0]
 800162c:	f003 fe0c 	bl	8005248 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001642 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001642:	b590      	push	{r4, r7, lr}
 8001644:	b089      	sub	sp, #36	; 0x24
 8001646:	af04      	add	r7, sp, #16
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	4608      	mov	r0, r1
 800164c:	4611      	mov	r1, r2
 800164e:	461a      	mov	r2, r3
 8001650:	4603      	mov	r3, r0
 8001652:	70fb      	strb	r3, [r7, #3]
 8001654:	460b      	mov	r3, r1
 8001656:	70bb      	strb	r3, [r7, #2]
 8001658:	4613      	mov	r3, r2
 800165a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001662:	2b01      	cmp	r3, #1
 8001664:	d101      	bne.n	800166a <HAL_HCD_HC_Init+0x28>
 8001666:	2302      	movs	r3, #2
 8001668:	e076      	b.n	8001758 <HAL_HCD_HC_Init+0x116>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2201      	movs	r2, #1
 800166e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001672:	78fb      	ldrb	r3, [r7, #3]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	212c      	movs	r1, #44	; 0x2c
 8001678:	fb01 f303 	mul.w	r3, r1, r3
 800167c:	4413      	add	r3, r2
 800167e:	333d      	adds	r3, #61	; 0x3d
 8001680:	2200      	movs	r2, #0
 8001682:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001684:	78fb      	ldrb	r3, [r7, #3]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	212c      	movs	r1, #44	; 0x2c
 800168a:	fb01 f303 	mul.w	r3, r1, r3
 800168e:	4413      	add	r3, r2
 8001690:	3338      	adds	r3, #56	; 0x38
 8001692:	787a      	ldrb	r2, [r7, #1]
 8001694:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001696:	78fb      	ldrb	r3, [r7, #3]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	212c      	movs	r1, #44	; 0x2c
 800169c:	fb01 f303 	mul.w	r3, r1, r3
 80016a0:	4413      	add	r3, r2
 80016a2:	3340      	adds	r3, #64	; 0x40
 80016a4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80016a6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80016a8:	78fb      	ldrb	r3, [r7, #3]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	212c      	movs	r1, #44	; 0x2c
 80016ae:	fb01 f303 	mul.w	r3, r1, r3
 80016b2:	4413      	add	r3, r2
 80016b4:	3339      	adds	r3, #57	; 0x39
 80016b6:	78fa      	ldrb	r2, [r7, #3]
 80016b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80016ba:	78fb      	ldrb	r3, [r7, #3]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	212c      	movs	r1, #44	; 0x2c
 80016c0:	fb01 f303 	mul.w	r3, r1, r3
 80016c4:	4413      	add	r3, r2
 80016c6:	333f      	adds	r3, #63	; 0x3f
 80016c8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	78ba      	ldrb	r2, [r7, #2]
 80016d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80016d6:	b2d0      	uxtb	r0, r2
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	212c      	movs	r1, #44	; 0x2c
 80016dc:	fb01 f303 	mul.w	r3, r1, r3
 80016e0:	4413      	add	r3, r2
 80016e2:	333a      	adds	r3, #58	; 0x3a
 80016e4:	4602      	mov	r2, r0
 80016e6:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80016e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	da09      	bge.n	8001704 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	212c      	movs	r1, #44	; 0x2c
 80016f6:	fb01 f303 	mul.w	r3, r1, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	333b      	adds	r3, #59	; 0x3b
 80016fe:	2201      	movs	r2, #1
 8001700:	701a      	strb	r2, [r3, #0]
 8001702:	e008      	b.n	8001716 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001704:	78fb      	ldrb	r3, [r7, #3]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	212c      	movs	r1, #44	; 0x2c
 800170a:	fb01 f303 	mul.w	r3, r1, r3
 800170e:	4413      	add	r3, r2
 8001710:	333b      	adds	r3, #59	; 0x3b
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001716:	78fb      	ldrb	r3, [r7, #3]
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	212c      	movs	r1, #44	; 0x2c
 800171c:	fb01 f303 	mul.w	r3, r1, r3
 8001720:	4413      	add	r3, r2
 8001722:	333c      	adds	r3, #60	; 0x3c
 8001724:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001728:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6818      	ldr	r0, [r3, #0]
 800172e:	787c      	ldrb	r4, [r7, #1]
 8001730:	78ba      	ldrb	r2, [r7, #2]
 8001732:	78f9      	ldrb	r1, [r7, #3]
 8001734:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001736:	9302      	str	r3, [sp, #8]
 8001738:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	4623      	mov	r3, r4
 8001746:	f003 ff05 	bl	8005554 <USB_HC_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001756:	7bfb      	ldrb	r3, [r7, #15]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3714      	adds	r7, #20
 800175c:	46bd      	mov	sp, r7
 800175e:	bd90      	pop	{r4, r7, pc}

08001760 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	460b      	mov	r3, r1
 800176a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001776:	2b01      	cmp	r3, #1
 8001778:	d101      	bne.n	800177e <HAL_HCD_HC_Halt+0x1e>
 800177a:	2302      	movs	r3, #2
 800177c:	e00f      	b.n	800179e <HAL_HCD_HC_Halt+0x3e>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	78fa      	ldrb	r2, [r7, #3]
 800178c:	4611      	mov	r1, r2
 800178e:	4618      	mov	r0, r3
 8001790:	f004 f955 	bl	8005a3e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800179c:	7bfb      	ldrb	r3, [r7, #15]
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	4608      	mov	r0, r1
 80017b2:	4611      	mov	r1, r2
 80017b4:	461a      	mov	r2, r3
 80017b6:	4603      	mov	r3, r0
 80017b8:	70fb      	strb	r3, [r7, #3]
 80017ba:	460b      	mov	r3, r1
 80017bc:	70bb      	strb	r3, [r7, #2]
 80017be:	4613      	mov	r3, r2
 80017c0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80017c2:	78fb      	ldrb	r3, [r7, #3]
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	212c      	movs	r1, #44	; 0x2c
 80017c8:	fb01 f303 	mul.w	r3, r1, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	333b      	adds	r3, #59	; 0x3b
 80017d0:	78ba      	ldrb	r2, [r7, #2]
 80017d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	212c      	movs	r1, #44	; 0x2c
 80017da:	fb01 f303 	mul.w	r3, r1, r3
 80017de:	4413      	add	r3, r2
 80017e0:	333f      	adds	r3, #63	; 0x3f
 80017e2:	787a      	ldrb	r2, [r7, #1]
 80017e4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80017e6:	7c3b      	ldrb	r3, [r7, #16]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d112      	bne.n	8001812 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80017ec:	78fb      	ldrb	r3, [r7, #3]
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	212c      	movs	r1, #44	; 0x2c
 80017f2:	fb01 f303 	mul.w	r3, r1, r3
 80017f6:	4413      	add	r3, r2
 80017f8:	3342      	adds	r3, #66	; 0x42
 80017fa:	2203      	movs	r2, #3
 80017fc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80017fe:	78fb      	ldrb	r3, [r7, #3]
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	212c      	movs	r1, #44	; 0x2c
 8001804:	fb01 f303 	mul.w	r3, r1, r3
 8001808:	4413      	add	r3, r2
 800180a:	333d      	adds	r3, #61	; 0x3d
 800180c:	7f3a      	ldrb	r2, [r7, #28]
 800180e:	701a      	strb	r2, [r3, #0]
 8001810:	e008      	b.n	8001824 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001812:	78fb      	ldrb	r3, [r7, #3]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	212c      	movs	r1, #44	; 0x2c
 8001818:	fb01 f303 	mul.w	r3, r1, r3
 800181c:	4413      	add	r3, r2
 800181e:	3342      	adds	r3, #66	; 0x42
 8001820:	2202      	movs	r2, #2
 8001822:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001824:	787b      	ldrb	r3, [r7, #1]
 8001826:	2b03      	cmp	r3, #3
 8001828:	f200 80c6 	bhi.w	80019b8 <HAL_HCD_HC_SubmitRequest+0x210>
 800182c:	a201      	add	r2, pc, #4	; (adr r2, 8001834 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800182e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001832:	bf00      	nop
 8001834:	08001845 	.word	0x08001845
 8001838:	080019a5 	.word	0x080019a5
 800183c:	080018a9 	.word	0x080018a9
 8001840:	08001927 	.word	0x08001927
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001844:	7c3b      	ldrb	r3, [r7, #16]
 8001846:	2b01      	cmp	r3, #1
 8001848:	f040 80b8 	bne.w	80019bc <HAL_HCD_HC_SubmitRequest+0x214>
 800184c:	78bb      	ldrb	r3, [r7, #2]
 800184e:	2b00      	cmp	r3, #0
 8001850:	f040 80b4 	bne.w	80019bc <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001854:	8b3b      	ldrh	r3, [r7, #24]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d108      	bne.n	800186c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800185a:	78fb      	ldrb	r3, [r7, #3]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	212c      	movs	r1, #44	; 0x2c
 8001860:	fb01 f303 	mul.w	r3, r1, r3
 8001864:	4413      	add	r3, r2
 8001866:	3355      	adds	r3, #85	; 0x55
 8001868:	2201      	movs	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800186c:	78fb      	ldrb	r3, [r7, #3]
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	212c      	movs	r1, #44	; 0x2c
 8001872:	fb01 f303 	mul.w	r3, r1, r3
 8001876:	4413      	add	r3, r2
 8001878:	3355      	adds	r3, #85	; 0x55
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d109      	bne.n	8001894 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001880:	78fb      	ldrb	r3, [r7, #3]
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	212c      	movs	r1, #44	; 0x2c
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	4413      	add	r3, r2
 800188c:	3342      	adds	r3, #66	; 0x42
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001892:	e093      	b.n	80019bc <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	212c      	movs	r1, #44	; 0x2c
 800189a:	fb01 f303 	mul.w	r3, r1, r3
 800189e:	4413      	add	r3, r2
 80018a0:	3342      	adds	r3, #66	; 0x42
 80018a2:	2202      	movs	r2, #2
 80018a4:	701a      	strb	r2, [r3, #0]
      break;
 80018a6:	e089      	b.n	80019bc <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80018a8:	78bb      	ldrb	r3, [r7, #2]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d11d      	bne.n	80018ea <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80018ae:	78fb      	ldrb	r3, [r7, #3]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	212c      	movs	r1, #44	; 0x2c
 80018b4:	fb01 f303 	mul.w	r3, r1, r3
 80018b8:	4413      	add	r3, r2
 80018ba:	3355      	adds	r3, #85	; 0x55
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d109      	bne.n	80018d6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018c2:	78fb      	ldrb	r3, [r7, #3]
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	212c      	movs	r1, #44	; 0x2c
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	4413      	add	r3, r2
 80018ce:	3342      	adds	r3, #66	; 0x42
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80018d4:	e073      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018d6:	78fb      	ldrb	r3, [r7, #3]
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	212c      	movs	r1, #44	; 0x2c
 80018dc:	fb01 f303 	mul.w	r3, r1, r3
 80018e0:	4413      	add	r3, r2
 80018e2:	3342      	adds	r3, #66	; 0x42
 80018e4:	2202      	movs	r2, #2
 80018e6:	701a      	strb	r2, [r3, #0]
      break;
 80018e8:	e069      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80018ea:	78fb      	ldrb	r3, [r7, #3]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	212c      	movs	r1, #44	; 0x2c
 80018f0:	fb01 f303 	mul.w	r3, r1, r3
 80018f4:	4413      	add	r3, r2
 80018f6:	3354      	adds	r3, #84	; 0x54
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d109      	bne.n	8001912 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018fe:	78fb      	ldrb	r3, [r7, #3]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	212c      	movs	r1, #44	; 0x2c
 8001904:	fb01 f303 	mul.w	r3, r1, r3
 8001908:	4413      	add	r3, r2
 800190a:	3342      	adds	r3, #66	; 0x42
 800190c:	2200      	movs	r2, #0
 800190e:	701a      	strb	r2, [r3, #0]
      break;
 8001910:	e055      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001912:	78fb      	ldrb	r3, [r7, #3]
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	212c      	movs	r1, #44	; 0x2c
 8001918:	fb01 f303 	mul.w	r3, r1, r3
 800191c:	4413      	add	r3, r2
 800191e:	3342      	adds	r3, #66	; 0x42
 8001920:	2202      	movs	r2, #2
 8001922:	701a      	strb	r2, [r3, #0]
      break;
 8001924:	e04b      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001926:	78bb      	ldrb	r3, [r7, #2]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d11d      	bne.n	8001968 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	212c      	movs	r1, #44	; 0x2c
 8001932:	fb01 f303 	mul.w	r3, r1, r3
 8001936:	4413      	add	r3, r2
 8001938:	3355      	adds	r3, #85	; 0x55
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d109      	bne.n	8001954 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001940:	78fb      	ldrb	r3, [r7, #3]
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	212c      	movs	r1, #44	; 0x2c
 8001946:	fb01 f303 	mul.w	r3, r1, r3
 800194a:	4413      	add	r3, r2
 800194c:	3342      	adds	r3, #66	; 0x42
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001952:	e034      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001954:	78fb      	ldrb	r3, [r7, #3]
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	212c      	movs	r1, #44	; 0x2c
 800195a:	fb01 f303 	mul.w	r3, r1, r3
 800195e:	4413      	add	r3, r2
 8001960:	3342      	adds	r3, #66	; 0x42
 8001962:	2202      	movs	r2, #2
 8001964:	701a      	strb	r2, [r3, #0]
      break;
 8001966:	e02a      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001968:	78fb      	ldrb	r3, [r7, #3]
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	212c      	movs	r1, #44	; 0x2c
 800196e:	fb01 f303 	mul.w	r3, r1, r3
 8001972:	4413      	add	r3, r2
 8001974:	3354      	adds	r3, #84	; 0x54
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d109      	bne.n	8001990 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	212c      	movs	r1, #44	; 0x2c
 8001982:	fb01 f303 	mul.w	r3, r1, r3
 8001986:	4413      	add	r3, r2
 8001988:	3342      	adds	r3, #66	; 0x42
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
      break;
 800198e:	e016      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	212c      	movs	r1, #44	; 0x2c
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	4413      	add	r3, r2
 800199c:	3342      	adds	r3, #66	; 0x42
 800199e:	2202      	movs	r2, #2
 80019a0:	701a      	strb	r2, [r3, #0]
      break;
 80019a2:	e00c      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019a4:	78fb      	ldrb	r3, [r7, #3]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	212c      	movs	r1, #44	; 0x2c
 80019aa:	fb01 f303 	mul.w	r3, r1, r3
 80019ae:	4413      	add	r3, r2
 80019b0:	3342      	adds	r3, #66	; 0x42
 80019b2:	2200      	movs	r2, #0
 80019b4:	701a      	strb	r2, [r3, #0]
      break;
 80019b6:	e002      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80019b8:	bf00      	nop
 80019ba:	e000      	b.n	80019be <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80019bc:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80019be:	78fb      	ldrb	r3, [r7, #3]
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	212c      	movs	r1, #44	; 0x2c
 80019c4:	fb01 f303 	mul.w	r3, r1, r3
 80019c8:	4413      	add	r3, r2
 80019ca:	3344      	adds	r3, #68	; 0x44
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80019d0:	78fb      	ldrb	r3, [r7, #3]
 80019d2:	8b3a      	ldrh	r2, [r7, #24]
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	202c      	movs	r0, #44	; 0x2c
 80019d8:	fb00 f303 	mul.w	r3, r0, r3
 80019dc:	440b      	add	r3, r1
 80019de:	334c      	adds	r3, #76	; 0x4c
 80019e0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80019e2:	78fb      	ldrb	r3, [r7, #3]
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	212c      	movs	r1, #44	; 0x2c
 80019e8:	fb01 f303 	mul.w	r3, r1, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	3360      	adds	r3, #96	; 0x60
 80019f0:	2200      	movs	r2, #0
 80019f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80019f4:	78fb      	ldrb	r3, [r7, #3]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	212c      	movs	r1, #44	; 0x2c
 80019fa:	fb01 f303 	mul.w	r3, r1, r3
 80019fe:	4413      	add	r3, r2
 8001a00:	3350      	adds	r3, #80	; 0x50
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001a06:	78fb      	ldrb	r3, [r7, #3]
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	212c      	movs	r1, #44	; 0x2c
 8001a0c:	fb01 f303 	mul.w	r3, r1, r3
 8001a10:	4413      	add	r3, r2
 8001a12:	3339      	adds	r3, #57	; 0x39
 8001a14:	78fa      	ldrb	r2, [r7, #3]
 8001a16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001a18:	78fb      	ldrb	r3, [r7, #3]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	212c      	movs	r1, #44	; 0x2c
 8001a1e:	fb01 f303 	mul.w	r3, r1, r3
 8001a22:	4413      	add	r3, r2
 8001a24:	3361      	adds	r3, #97	; 0x61
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	78fb      	ldrb	r3, [r7, #3]
 8001a30:	222c      	movs	r2, #44	; 0x2c
 8001a32:	fb02 f303 	mul.w	r3, r2, r3
 8001a36:	3338      	adds	r3, #56	; 0x38
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	18d1      	adds	r1, r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	461a      	mov	r2, r3
 8001a44:	f003 fea8 	bl	8005798 <USB_HC_StartXfer>
 8001a48:	4603      	mov	r3, r0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop

08001a54 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f003 fba9 	bl	80051c2 <USB_GetMode>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	f040 80f6 	bne.w	8001c64 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f003 fb8d 	bl	800519c <USB_ReadInterrupts>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f000 80ec 	beq.w	8001c62 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f003 fb84 	bl	800519c <USB_ReadInterrupts>
 8001a94:	4603      	mov	r3, r0
 8001a96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a9a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a9e:	d104      	bne.n	8001aaa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001aa8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f003 fb74 	bl	800519c <USB_ReadInterrupts>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001abe:	d104      	bne.n	8001aca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ac8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f003 fb64 	bl	800519c <USB_ReadInterrupts>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ada:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001ade:	d104      	bne.n	8001aea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ae8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f003 fb54 	bl	800519c <USB_ReadInterrupts>
 8001af4:	4603      	mov	r3, r0
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d103      	bne.n	8001b06 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2202      	movs	r2, #2
 8001b04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f003 fb46 	bl	800519c <USB_ReadInterrupts>
 8001b10:	4603      	mov	r3, r0
 8001b12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b1a:	d11c      	bne.n	8001b56 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001b24:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10f      	bne.n	8001b56 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001b36:	2110      	movs	r1, #16
 8001b38:	6938      	ldr	r0, [r7, #16]
 8001b3a:	f003 fa35 	bl	8004fa8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001b3e:	6938      	ldr	r0, [r7, #16]
 8001b40:	f003 fa66 	bl	8005010 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f003 fc3c 	bl	80053c8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f006 fa0b 	bl	8007f6c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f003 fb1e 	bl	800519c <USB_ReadInterrupts>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b66:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b6a:	d102      	bne.n	8001b72 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f001 f89e 	bl	8002cae <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f003 fb10 	bl	800519c <USB_ReadInterrupts>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d106      	bne.n	8001b94 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f006 f9d4 	bl	8007f34 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2208      	movs	r2, #8
 8001b92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f003 faff 	bl	800519c <USB_ReadInterrupts>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	f003 0310 	and.w	r3, r3, #16
 8001ba4:	2b10      	cmp	r3, #16
 8001ba6:	d101      	bne.n	8001bac <HAL_HCD_IRQHandler+0x158>
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e000      	b.n	8001bae <HAL_HCD_IRQHandler+0x15a>
 8001bac:	2300      	movs	r3, #0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d012      	beq.n	8001bd8 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	699a      	ldr	r2, [r3, #24]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 0210 	bic.w	r2, r2, #16
 8001bc0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 ffa1 	bl	8002b0a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	699a      	ldr	r2, [r3, #24]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f042 0210 	orr.w	r2, r2, #16
 8001bd6:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f003 fadd 	bl	800519c <USB_ReadInterrupts>
 8001be2:	4603      	mov	r3, r0
 8001be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001bec:	d13a      	bne.n	8001c64 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f003 ff12 	bl	8005a1c <USB_HC_ReadInterrupt>
 8001bf8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]
 8001bfe:	e025      	b.n	8001c4c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d018      	beq.n	8001c46 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	015a      	lsls	r2, r3, #5
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c2a:	d106      	bne.n	8001c3a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	4619      	mov	r1, r3
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f8ab 	bl	8001d8e <HCD_HC_IN_IRQHandler>
 8001c38:	e005      	b.n	8001c46 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	4619      	mov	r1, r3
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 fbf9 	bl	8002438 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	697a      	ldr	r2, [r7, #20]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d3d4      	bcc.n	8001c00 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c5e:	615a      	str	r2, [r3, #20]
 8001c60:	e000      	b.n	8001c64 <HAL_HCD_IRQHandler+0x210>
      return;
 8001c62:	bf00      	nop
    }
  }
}
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d101      	bne.n	8001c80 <HAL_HCD_Start+0x16>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e013      	b.n	8001ca8 <HAL_HCD_Start+0x3e>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f003 fbfe 	bl	8005490 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f003 f916 	bl	8004eca <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d101      	bne.n	8001cc6 <HAL_HCD_Stop+0x16>
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	e00d      	b.n	8001ce2 <HAL_HCD_Stop+0x32>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f003 ffec 	bl	8005cb0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b082      	sub	sp, #8
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f003 fba0 	bl	800543c <USB_ResetPort>
 8001cfc:	4603      	mov	r3, r0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	460b      	mov	r3, r1
 8001d10:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001d12:	78fb      	ldrb	r3, [r7, #3]
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	212c      	movs	r1, #44	; 0x2c
 8001d18:	fb01 f303 	mul.w	r3, r1, r3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	3360      	adds	r3, #96	; 0x60
 8001d20:	781b      	ldrb	r3, [r3, #0]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	460b      	mov	r3, r1
 8001d38:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001d3a:	78fb      	ldrb	r3, [r7, #3]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	212c      	movs	r1, #44	; 0x2c
 8001d40:	fb01 f303 	mul.w	r3, r1, r3
 8001d44:	4413      	add	r3, r2
 8001d46:	3350      	adds	r3, #80	; 0x50
 8001d48:	681b      	ldr	r3, [r3, #0]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f003 fbe4 	bl	8005530 <USB_GetCurrentFrame>
 8001d68:	4603      	mov	r3, r0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f003 fbbf 	bl	8005502 <USB_GetHostSpeed>
 8001d84:	4603      	mov	r3, r0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	460b      	mov	r3, r1
 8001d98:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001da4:	78fb      	ldrb	r3, [r7, #3]
 8001da6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	015a      	lsls	r2, r3, #5
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	4413      	add	r3, r2
 8001db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 0304 	and.w	r3, r3, #4
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d11a      	bne.n	8001df4 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	015a      	lsls	r2, r3, #5
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dca:	461a      	mov	r2, r3
 8001dcc:	2304      	movs	r3, #4
 8001dce:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	212c      	movs	r1, #44	; 0x2c
 8001dd6:	fb01 f303 	mul.w	r3, r1, r3
 8001dda:	4413      	add	r3, r2
 8001ddc:	3361      	adds	r3, #97	; 0x61
 8001dde:	2206      	movs	r2, #6
 8001de0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	b2d2      	uxtb	r2, r2
 8001dea:	4611      	mov	r1, r2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f003 fe26 	bl	8005a3e <USB_HC_Halt>
 8001df2:	e0af      	b.n	8001f54 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	015a      	lsls	r2, r3, #5
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e0a:	d11b      	bne.n	8001e44 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	015a      	lsls	r2, r3, #5
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	4413      	add	r3, r2
 8001e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e18:	461a      	mov	r2, r3
 8001e1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	212c      	movs	r1, #44	; 0x2c
 8001e26:	fb01 f303 	mul.w	r3, r1, r3
 8001e2a:	4413      	add	r3, r2
 8001e2c:	3361      	adds	r3, #97	; 0x61
 8001e2e:	2207      	movs	r2, #7
 8001e30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	b2d2      	uxtb	r2, r2
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f003 fdfe 	bl	8005a3e <USB_HC_Halt>
 8001e42:	e087      	b.n	8001f54 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	015a      	lsls	r2, r3, #5
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 0320 	and.w	r3, r3, #32
 8001e56:	2b20      	cmp	r3, #32
 8001e58:	d109      	bne.n	8001e6e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	015a      	lsls	r2, r3, #5
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	4413      	add	r3, r2
 8001e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e66:	461a      	mov	r2, r3
 8001e68:	2320      	movs	r3, #32
 8001e6a:	6093      	str	r3, [r2, #8]
 8001e6c:	e072      	b.n	8001f54 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	015a      	lsls	r2, r3, #5
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	4413      	add	r3, r2
 8001e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	d11a      	bne.n	8001eba <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	015a      	lsls	r2, r3, #5
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e90:	461a      	mov	r2, r3
 8001e92:	2308      	movs	r3, #8
 8001e94:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	212c      	movs	r1, #44	; 0x2c
 8001e9c:	fb01 f303 	mul.w	r3, r1, r3
 8001ea0:	4413      	add	r3, r2
 8001ea2:	3361      	adds	r3, #97	; 0x61
 8001ea4:	2205      	movs	r2, #5
 8001ea6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	4611      	mov	r1, r2
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f003 fdc3 	bl	8005a3e <USB_HC_Halt>
 8001eb8:	e04c      	b.n	8001f54 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	015a      	lsls	r2, r3, #5
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ecc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ed0:	d11b      	bne.n	8001f0a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	015a      	lsls	r2, r3, #5
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	4413      	add	r3, r2
 8001eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ede:	461a      	mov	r2, r3
 8001ee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ee4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	212c      	movs	r1, #44	; 0x2c
 8001eec:	fb01 f303 	mul.w	r3, r1, r3
 8001ef0:	4413      	add	r3, r2
 8001ef2:	3361      	adds	r3, #97	; 0x61
 8001ef4:	2208      	movs	r2, #8
 8001ef6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	4611      	mov	r1, r2
 8001f02:	4618      	mov	r0, r3
 8001f04:	f003 fd9b 	bl	8005a3e <USB_HC_Halt>
 8001f08:	e024      	b.n	8001f54 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	015a      	lsls	r2, r3, #5
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	4413      	add	r3, r2
 8001f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f1c:	2b80      	cmp	r3, #128	; 0x80
 8001f1e:	d119      	bne.n	8001f54 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	015a      	lsls	r2, r3, #5
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	4413      	add	r3, r2
 8001f28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	2380      	movs	r3, #128	; 0x80
 8001f30:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	212c      	movs	r1, #44	; 0x2c
 8001f38:	fb01 f303 	mul.w	r3, r1, r3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	3361      	adds	r3, #97	; 0x61
 8001f40:	2206      	movs	r2, #6
 8001f42:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68fa      	ldr	r2, [r7, #12]
 8001f4a:	b2d2      	uxtb	r2, r2
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 fd75 	bl	8005a3e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	015a      	lsls	r2, r3, #5
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f6a:	d112      	bne.n	8001f92 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	4611      	mov	r1, r2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f003 fd61 	bl	8005a3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	015a      	lsls	r2, r3, #5
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	4413      	add	r3, r2
 8001f84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f88:	461a      	mov	r2, r3
 8001f8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f8e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001f90:	e24e      	b.n	8002430 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	015a      	lsls	r2, r3, #5
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4413      	add	r3, r2
 8001f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	f040 80df 	bne.w	8002168 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d019      	beq.n	8001fe6 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	212c      	movs	r1, #44	; 0x2c
 8001fb8:	fb01 f303 	mul.w	r3, r1, r3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	3348      	adds	r3, #72	; 0x48
 8001fc0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	0159      	lsls	r1, r3, #5
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	440b      	add	r3, r1
 8001fca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001fd4:	1ad2      	subs	r2, r2, r3
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	202c      	movs	r0, #44	; 0x2c
 8001fdc:	fb00 f303 	mul.w	r3, r0, r3
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3350      	adds	r3, #80	; 0x50
 8001fe4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	212c      	movs	r1, #44	; 0x2c
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3361      	adds	r3, #97	; 0x61
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	212c      	movs	r1, #44	; 0x2c
 8001ffe:	fb01 f303 	mul.w	r3, r1, r3
 8002002:	4413      	add	r3, r2
 8002004:	335c      	adds	r3, #92	; 0x5c
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	015a      	lsls	r2, r3, #5
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	4413      	add	r3, r2
 8002012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002016:	461a      	mov	r2, r3
 8002018:	2301      	movs	r3, #1
 800201a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	212c      	movs	r1, #44	; 0x2c
 8002022:	fb01 f303 	mul.w	r3, r1, r3
 8002026:	4413      	add	r3, r2
 8002028:	333f      	adds	r3, #63	; 0x3f
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d009      	beq.n	8002044 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	212c      	movs	r1, #44	; 0x2c
 8002036:	fb01 f303 	mul.w	r3, r1, r3
 800203a:	4413      	add	r3, r2
 800203c:	333f      	adds	r3, #63	; 0x3f
 800203e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002040:	2b02      	cmp	r3, #2
 8002042:	d111      	bne.n	8002068 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	b2d2      	uxtb	r2, r2
 800204c:	4611      	mov	r1, r2
 800204e:	4618      	mov	r0, r3
 8002050:	f003 fcf5 	bl	8005a3e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	015a      	lsls	r2, r3, #5
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4413      	add	r3, r2
 800205c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002060:	461a      	mov	r2, r3
 8002062:	2310      	movs	r3, #16
 8002064:	6093      	str	r3, [r2, #8]
 8002066:	e03a      	b.n	80020de <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	212c      	movs	r1, #44	; 0x2c
 800206e:	fb01 f303 	mul.w	r3, r1, r3
 8002072:	4413      	add	r3, r2
 8002074:	333f      	adds	r3, #63	; 0x3f
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b03      	cmp	r3, #3
 800207a:	d009      	beq.n	8002090 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	212c      	movs	r1, #44	; 0x2c
 8002082:	fb01 f303 	mul.w	r3, r1, r3
 8002086:	4413      	add	r3, r2
 8002088:	333f      	adds	r3, #63	; 0x3f
 800208a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800208c:	2b01      	cmp	r3, #1
 800208e:	d126      	bne.n	80020de <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	015a      	lsls	r2, r3, #5
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	4413      	add	r3, r2
 8002098:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	0151      	lsls	r1, r2, #5
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	440a      	add	r2, r1
 80020a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80020ae:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	212c      	movs	r1, #44	; 0x2c
 80020b6:	fb01 f303 	mul.w	r3, r1, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	3360      	adds	r3, #96	; 0x60
 80020be:	2201      	movs	r2, #1
 80020c0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	b2d9      	uxtb	r1, r3
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	202c      	movs	r0, #44	; 0x2c
 80020cc:	fb00 f303 	mul.w	r3, r0, r3
 80020d0:	4413      	add	r3, r2
 80020d2:	3360      	adds	r3, #96	; 0x60
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f005 ff55 	bl	8007f88 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d12b      	bne.n	800213e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	212c      	movs	r1, #44	; 0x2c
 80020ec:	fb01 f303 	mul.w	r3, r1, r3
 80020f0:	4413      	add	r3, r2
 80020f2:	3348      	adds	r3, #72	; 0x48
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6879      	ldr	r1, [r7, #4]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	202c      	movs	r0, #44	; 0x2c
 80020fc:	fb00 f202 	mul.w	r2, r0, r2
 8002100:	440a      	add	r2, r1
 8002102:	3240      	adds	r2, #64	; 0x40
 8002104:	8812      	ldrh	r2, [r2, #0]
 8002106:	fbb3 f3f2 	udiv	r3, r3, r2
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b00      	cmp	r3, #0
 8002110:	f000 818e 	beq.w	8002430 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	212c      	movs	r1, #44	; 0x2c
 800211a:	fb01 f303 	mul.w	r3, r1, r3
 800211e:	4413      	add	r3, r2
 8002120:	3354      	adds	r3, #84	; 0x54
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	f083 0301 	eor.w	r3, r3, #1
 8002128:	b2d8      	uxtb	r0, r3
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	212c      	movs	r1, #44	; 0x2c
 8002130:	fb01 f303 	mul.w	r3, r1, r3
 8002134:	4413      	add	r3, r2
 8002136:	3354      	adds	r3, #84	; 0x54
 8002138:	4602      	mov	r2, r0
 800213a:	701a      	strb	r2, [r3, #0]
}
 800213c:	e178      	b.n	8002430 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	212c      	movs	r1, #44	; 0x2c
 8002144:	fb01 f303 	mul.w	r3, r1, r3
 8002148:	4413      	add	r3, r2
 800214a:	3354      	adds	r3, #84	; 0x54
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	f083 0301 	eor.w	r3, r3, #1
 8002152:	b2d8      	uxtb	r0, r3
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	212c      	movs	r1, #44	; 0x2c
 800215a:	fb01 f303 	mul.w	r3, r1, r3
 800215e:	4413      	add	r3, r2
 8002160:	3354      	adds	r3, #84	; 0x54
 8002162:	4602      	mov	r2, r0
 8002164:	701a      	strb	r2, [r3, #0]
}
 8002166:	e163      	b.n	8002430 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	015a      	lsls	r2, r3, #5
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	4413      	add	r3, r2
 8002170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b02      	cmp	r3, #2
 800217c:	f040 80f6 	bne.w	800236c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	212c      	movs	r1, #44	; 0x2c
 8002186:	fb01 f303 	mul.w	r3, r1, r3
 800218a:	4413      	add	r3, r2
 800218c:	3361      	adds	r3, #97	; 0x61
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d109      	bne.n	80021a8 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	212c      	movs	r1, #44	; 0x2c
 800219a:	fb01 f303 	mul.w	r3, r1, r3
 800219e:	4413      	add	r3, r2
 80021a0:	3360      	adds	r3, #96	; 0x60
 80021a2:	2201      	movs	r2, #1
 80021a4:	701a      	strb	r2, [r3, #0]
 80021a6:	e0c9      	b.n	800233c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	212c      	movs	r1, #44	; 0x2c
 80021ae:	fb01 f303 	mul.w	r3, r1, r3
 80021b2:	4413      	add	r3, r2
 80021b4:	3361      	adds	r3, #97	; 0x61
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	2b05      	cmp	r3, #5
 80021ba:	d109      	bne.n	80021d0 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	212c      	movs	r1, #44	; 0x2c
 80021c2:	fb01 f303 	mul.w	r3, r1, r3
 80021c6:	4413      	add	r3, r2
 80021c8:	3360      	adds	r3, #96	; 0x60
 80021ca:	2205      	movs	r2, #5
 80021cc:	701a      	strb	r2, [r3, #0]
 80021ce:	e0b5      	b.n	800233c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	212c      	movs	r1, #44	; 0x2c
 80021d6:	fb01 f303 	mul.w	r3, r1, r3
 80021da:	4413      	add	r3, r2
 80021dc:	3361      	adds	r3, #97	; 0x61
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b06      	cmp	r3, #6
 80021e2:	d009      	beq.n	80021f8 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	212c      	movs	r1, #44	; 0x2c
 80021ea:	fb01 f303 	mul.w	r3, r1, r3
 80021ee:	4413      	add	r3, r2
 80021f0:	3361      	adds	r3, #97	; 0x61
 80021f2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	d150      	bne.n	800229a <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	212c      	movs	r1, #44	; 0x2c
 80021fe:	fb01 f303 	mul.w	r3, r1, r3
 8002202:	4413      	add	r3, r2
 8002204:	335c      	adds	r3, #92	; 0x5c
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	1c5a      	adds	r2, r3, #1
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	202c      	movs	r0, #44	; 0x2c
 8002210:	fb00 f303 	mul.w	r3, r0, r3
 8002214:	440b      	add	r3, r1
 8002216:	335c      	adds	r3, #92	; 0x5c
 8002218:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	212c      	movs	r1, #44	; 0x2c
 8002220:	fb01 f303 	mul.w	r3, r1, r3
 8002224:	4413      	add	r3, r2
 8002226:	335c      	adds	r3, #92	; 0x5c
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d912      	bls.n	8002254 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	212c      	movs	r1, #44	; 0x2c
 8002234:	fb01 f303 	mul.w	r3, r1, r3
 8002238:	4413      	add	r3, r2
 800223a:	335c      	adds	r3, #92	; 0x5c
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	212c      	movs	r1, #44	; 0x2c
 8002246:	fb01 f303 	mul.w	r3, r1, r3
 800224a:	4413      	add	r3, r2
 800224c:	3360      	adds	r3, #96	; 0x60
 800224e:	2204      	movs	r2, #4
 8002250:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002252:	e073      	b.n	800233c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	212c      	movs	r1, #44	; 0x2c
 800225a:	fb01 f303 	mul.w	r3, r1, r3
 800225e:	4413      	add	r3, r2
 8002260:	3360      	adds	r3, #96	; 0x60
 8002262:	2202      	movs	r2, #2
 8002264:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	015a      	lsls	r2, r3, #5
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	4413      	add	r3, r2
 800226e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800227c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002284:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	015a      	lsls	r2, r3, #5
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	4413      	add	r3, r2
 800228e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002292:	461a      	mov	r2, r3
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002298:	e050      	b.n	800233c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	212c      	movs	r1, #44	; 0x2c
 80022a0:	fb01 f303 	mul.w	r3, r1, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	3361      	adds	r3, #97	; 0x61
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d122      	bne.n	80022f4 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	212c      	movs	r1, #44	; 0x2c
 80022b4:	fb01 f303 	mul.w	r3, r1, r3
 80022b8:	4413      	add	r3, r2
 80022ba:	3360      	adds	r3, #96	; 0x60
 80022bc:	2202      	movs	r2, #2
 80022be:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	015a      	lsls	r2, r3, #5
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	4413      	add	r3, r2
 80022c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022d6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022de:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	015a      	lsls	r2, r3, #5
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4413      	add	r3, r2
 80022e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ec:	461a      	mov	r2, r3
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	6013      	str	r3, [r2, #0]
 80022f2:	e023      	b.n	800233c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	212c      	movs	r1, #44	; 0x2c
 80022fa:	fb01 f303 	mul.w	r3, r1, r3
 80022fe:	4413      	add	r3, r2
 8002300:	3361      	adds	r3, #97	; 0x61
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b07      	cmp	r3, #7
 8002306:	d119      	bne.n	800233c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	212c      	movs	r1, #44	; 0x2c
 800230e:	fb01 f303 	mul.w	r3, r1, r3
 8002312:	4413      	add	r3, r2
 8002314:	335c      	adds	r3, #92	; 0x5c
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	1c5a      	adds	r2, r3, #1
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	202c      	movs	r0, #44	; 0x2c
 8002320:	fb00 f303 	mul.w	r3, r0, r3
 8002324:	440b      	add	r3, r1
 8002326:	335c      	adds	r3, #92	; 0x5c
 8002328:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	212c      	movs	r1, #44	; 0x2c
 8002330:	fb01 f303 	mul.w	r3, r1, r3
 8002334:	4413      	add	r3, r2
 8002336:	3360      	adds	r3, #96	; 0x60
 8002338:	2204      	movs	r2, #4
 800233a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	015a      	lsls	r2, r3, #5
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4413      	add	r3, r2
 8002344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002348:	461a      	mov	r2, r3
 800234a:	2302      	movs	r3, #2
 800234c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	b2d9      	uxtb	r1, r3
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	202c      	movs	r0, #44	; 0x2c
 8002358:	fb00 f303 	mul.w	r3, r0, r3
 800235c:	4413      	add	r3, r2
 800235e:	3360      	adds	r3, #96	; 0x60
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	461a      	mov	r2, r3
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f005 fe0f 	bl	8007f88 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800236a:	e061      	b.n	8002430 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	015a      	lsls	r2, r3, #5
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	4413      	add	r3, r2
 8002374:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 0310 	and.w	r3, r3, #16
 800237e:	2b10      	cmp	r3, #16
 8002380:	d156      	bne.n	8002430 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	212c      	movs	r1, #44	; 0x2c
 8002388:	fb01 f303 	mul.w	r3, r1, r3
 800238c:	4413      	add	r3, r2
 800238e:	333f      	adds	r3, #63	; 0x3f
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b03      	cmp	r3, #3
 8002394:	d111      	bne.n	80023ba <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	212c      	movs	r1, #44	; 0x2c
 800239c:	fb01 f303 	mul.w	r3, r1, r3
 80023a0:	4413      	add	r3, r2
 80023a2:	335c      	adds	r3, #92	; 0x5c
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	b2d2      	uxtb	r2, r2
 80023b0:	4611      	mov	r1, r2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f003 fb43 	bl	8005a3e <USB_HC_Halt>
 80023b8:	e031      	b.n	800241e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	212c      	movs	r1, #44	; 0x2c
 80023c0:	fb01 f303 	mul.w	r3, r1, r3
 80023c4:	4413      	add	r3, r2
 80023c6:	333f      	adds	r3, #63	; 0x3f
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d009      	beq.n	80023e2 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	212c      	movs	r1, #44	; 0x2c
 80023d4:	fb01 f303 	mul.w	r3, r1, r3
 80023d8:	4413      	add	r3, r2
 80023da:	333f      	adds	r3, #63	; 0x3f
 80023dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d11d      	bne.n	800241e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	212c      	movs	r1, #44	; 0x2c
 80023e8:	fb01 f303 	mul.w	r3, r1, r3
 80023ec:	4413      	add	r3, r2
 80023ee:	335c      	adds	r3, #92	; 0x5c
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d110      	bne.n	800241e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	212c      	movs	r1, #44	; 0x2c
 8002402:	fb01 f303 	mul.w	r3, r1, r3
 8002406:	4413      	add	r3, r2
 8002408:	3361      	adds	r3, #97	; 0x61
 800240a:	2203      	movs	r2, #3
 800240c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	4611      	mov	r1, r2
 8002418:	4618      	mov	r0, r3
 800241a:	f003 fb10 	bl	8005a3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	015a      	lsls	r2, r3, #5
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	4413      	add	r3, r2
 8002426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800242a:	461a      	mov	r2, r3
 800242c:	2310      	movs	r3, #16
 800242e:	6093      	str	r3, [r2, #8]
}
 8002430:	bf00      	nop
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800244e:	78fb      	ldrb	r3, [r7, #3]
 8002450:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	015a      	lsls	r2, r3, #5
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	4413      	add	r3, r2
 800245a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b04      	cmp	r3, #4
 8002466:	d11a      	bne.n	800249e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	015a      	lsls	r2, r3, #5
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	4413      	add	r3, r2
 8002470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002474:	461a      	mov	r2, r3
 8002476:	2304      	movs	r3, #4
 8002478:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	212c      	movs	r1, #44	; 0x2c
 8002480:	fb01 f303 	mul.w	r3, r1, r3
 8002484:	4413      	add	r3, r2
 8002486:	3361      	adds	r3, #97	; 0x61
 8002488:	2206      	movs	r2, #6
 800248a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	b2d2      	uxtb	r2, r2
 8002494:	4611      	mov	r1, r2
 8002496:	4618      	mov	r0, r3
 8002498:	f003 fad1 	bl	8005a3e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 800249c:	e331      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	015a      	lsls	r2, r3, #5
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	4413      	add	r3, r2
 80024a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 0320 	and.w	r3, r3, #32
 80024b0:	2b20      	cmp	r3, #32
 80024b2:	d12e      	bne.n	8002512 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	015a      	lsls	r2, r3, #5
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	4413      	add	r3, r2
 80024bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024c0:	461a      	mov	r2, r3
 80024c2:	2320      	movs	r3, #32
 80024c4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	212c      	movs	r1, #44	; 0x2c
 80024cc:	fb01 f303 	mul.w	r3, r1, r3
 80024d0:	4413      	add	r3, r2
 80024d2:	333d      	adds	r3, #61	; 0x3d
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	f040 8313 	bne.w	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	212c      	movs	r1, #44	; 0x2c
 80024e2:	fb01 f303 	mul.w	r3, r1, r3
 80024e6:	4413      	add	r3, r2
 80024e8:	333d      	adds	r3, #61	; 0x3d
 80024ea:	2200      	movs	r2, #0
 80024ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	212c      	movs	r1, #44	; 0x2c
 80024f4:	fb01 f303 	mul.w	r3, r1, r3
 80024f8:	4413      	add	r3, r2
 80024fa:	3360      	adds	r3, #96	; 0x60
 80024fc:	2202      	movs	r2, #2
 80024fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	4611      	mov	r1, r2
 800250a:	4618      	mov	r0, r3
 800250c:	f003 fa97 	bl	8005a3e <USB_HC_Halt>
}
 8002510:	e2f7      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	015a      	lsls	r2, r3, #5
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	4413      	add	r3, r2
 800251a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002528:	d112      	bne.n	8002550 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	015a      	lsls	r2, r3, #5
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	4413      	add	r3, r2
 8002532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002536:	461a      	mov	r2, r3
 8002538:	f44f 7300 	mov.w	r3, #512	; 0x200
 800253c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	4611      	mov	r1, r2
 8002548:	4618      	mov	r0, r3
 800254a:	f003 fa78 	bl	8005a3e <USB_HC_Halt>
}
 800254e:	e2d8      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	015a      	lsls	r2, r3, #5
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	4413      	add	r3, r2
 8002558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b01      	cmp	r3, #1
 8002564:	d140      	bne.n	80025e8 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	212c      	movs	r1, #44	; 0x2c
 800256c:	fb01 f303 	mul.w	r3, r1, r3
 8002570:	4413      	add	r3, r2
 8002572:	335c      	adds	r3, #92	; 0x5c
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	015a      	lsls	r2, r3, #5
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	4413      	add	r3, r2
 8002580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800258a:	2b40      	cmp	r3, #64	; 0x40
 800258c:	d111      	bne.n	80025b2 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	212c      	movs	r1, #44	; 0x2c
 8002594:	fb01 f303 	mul.w	r3, r1, r3
 8002598:	4413      	add	r3, r2
 800259a:	333d      	adds	r3, #61	; 0x3d
 800259c:	2201      	movs	r2, #1
 800259e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	015a      	lsls	r2, r3, #5
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	4413      	add	r3, r2
 80025a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ac:	461a      	mov	r2, r3
 80025ae:	2340      	movs	r3, #64	; 0x40
 80025b0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	015a      	lsls	r2, r3, #5
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	4413      	add	r3, r2
 80025ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025be:	461a      	mov	r2, r3
 80025c0:	2301      	movs	r3, #1
 80025c2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	212c      	movs	r1, #44	; 0x2c
 80025ca:	fb01 f303 	mul.w	r3, r1, r3
 80025ce:	4413      	add	r3, r2
 80025d0:	3361      	adds	r3, #97	; 0x61
 80025d2:	2201      	movs	r2, #1
 80025d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	4611      	mov	r1, r2
 80025e0:	4618      	mov	r0, r3
 80025e2:	f003 fa2c 	bl	8005a3e <USB_HC_Halt>
}
 80025e6:	e28c      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	015a      	lsls	r2, r3, #5
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	4413      	add	r3, r2
 80025f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025fa:	2b40      	cmp	r3, #64	; 0x40
 80025fc:	d12c      	bne.n	8002658 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	212c      	movs	r1, #44	; 0x2c
 8002604:	fb01 f303 	mul.w	r3, r1, r3
 8002608:	4413      	add	r3, r2
 800260a:	3361      	adds	r3, #97	; 0x61
 800260c:	2204      	movs	r2, #4
 800260e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	212c      	movs	r1, #44	; 0x2c
 8002616:	fb01 f303 	mul.w	r3, r1, r3
 800261a:	4413      	add	r3, r2
 800261c:	333d      	adds	r3, #61	; 0x3d
 800261e:	2201      	movs	r2, #1
 8002620:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	212c      	movs	r1, #44	; 0x2c
 8002628:	fb01 f303 	mul.w	r3, r1, r3
 800262c:	4413      	add	r3, r2
 800262e:	335c      	adds	r3, #92	; 0x5c
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	b2d2      	uxtb	r2, r2
 800263c:	4611      	mov	r1, r2
 800263e:	4618      	mov	r0, r3
 8002640:	f003 f9fd 	bl	8005a3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	015a      	lsls	r2, r3, #5
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	4413      	add	r3, r2
 800264c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002650:	461a      	mov	r2, r3
 8002652:	2340      	movs	r3, #64	; 0x40
 8002654:	6093      	str	r3, [r2, #8]
}
 8002656:	e254      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	015a      	lsls	r2, r3, #5
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	4413      	add	r3, r2
 8002660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 0308 	and.w	r3, r3, #8
 800266a:	2b08      	cmp	r3, #8
 800266c:	d11a      	bne.n	80026a4 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	015a      	lsls	r2, r3, #5
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	4413      	add	r3, r2
 8002676:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800267a:	461a      	mov	r2, r3
 800267c:	2308      	movs	r3, #8
 800267e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	212c      	movs	r1, #44	; 0x2c
 8002686:	fb01 f303 	mul.w	r3, r1, r3
 800268a:	4413      	add	r3, r2
 800268c:	3361      	adds	r3, #97	; 0x61
 800268e:	2205      	movs	r2, #5
 8002690:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	4611      	mov	r1, r2
 800269c:	4618      	mov	r0, r3
 800269e:	f003 f9ce 	bl	8005a3e <USB_HC_Halt>
}
 80026a2:	e22e      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	015a      	lsls	r2, r3, #5
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	4413      	add	r3, r2
 80026ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	2b10      	cmp	r3, #16
 80026b8:	d140      	bne.n	800273c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	212c      	movs	r1, #44	; 0x2c
 80026c0:	fb01 f303 	mul.w	r3, r1, r3
 80026c4:	4413      	add	r3, r2
 80026c6:	335c      	adds	r3, #92	; 0x5c
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	212c      	movs	r1, #44	; 0x2c
 80026d2:	fb01 f303 	mul.w	r3, r1, r3
 80026d6:	4413      	add	r3, r2
 80026d8:	3361      	adds	r3, #97	; 0x61
 80026da:	2203      	movs	r2, #3
 80026dc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	212c      	movs	r1, #44	; 0x2c
 80026e4:	fb01 f303 	mul.w	r3, r1, r3
 80026e8:	4413      	add	r3, r2
 80026ea:	333d      	adds	r3, #61	; 0x3d
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d112      	bne.n	8002718 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	212c      	movs	r1, #44	; 0x2c
 80026f8:	fb01 f303 	mul.w	r3, r1, r3
 80026fc:	4413      	add	r3, r2
 80026fe:	333c      	adds	r3, #60	; 0x3c
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d108      	bne.n	8002718 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	212c      	movs	r1, #44	; 0x2c
 800270c:	fb01 f303 	mul.w	r3, r1, r3
 8002710:	4413      	add	r3, r2
 8002712:	333d      	adds	r3, #61	; 0x3d
 8002714:	2201      	movs	r2, #1
 8002716:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	b2d2      	uxtb	r2, r2
 8002720:	4611      	mov	r1, r2
 8002722:	4618      	mov	r0, r3
 8002724:	f003 f98b 	bl	8005a3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	015a      	lsls	r2, r3, #5
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	4413      	add	r3, r2
 8002730:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002734:	461a      	mov	r2, r3
 8002736:	2310      	movs	r3, #16
 8002738:	6093      	str	r3, [r2, #8]
}
 800273a:	e1e2      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	015a      	lsls	r2, r3, #5
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	4413      	add	r3, r2
 8002744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800274e:	2b80      	cmp	r3, #128	; 0x80
 8002750:	d164      	bne.n	800281c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d111      	bne.n	800277e <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	212c      	movs	r1, #44	; 0x2c
 8002760:	fb01 f303 	mul.w	r3, r1, r3
 8002764:	4413      	add	r3, r2
 8002766:	3361      	adds	r3, #97	; 0x61
 8002768:	2206      	movs	r2, #6
 800276a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	4611      	mov	r1, r2
 8002776:	4618      	mov	r0, r3
 8002778:	f003 f961 	bl	8005a3e <USB_HC_Halt>
 800277c:	e044      	b.n	8002808 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	212c      	movs	r1, #44	; 0x2c
 8002784:	fb01 f303 	mul.w	r3, r1, r3
 8002788:	4413      	add	r3, r2
 800278a:	335c      	adds	r3, #92	; 0x5c
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	1c5a      	adds	r2, r3, #1
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	202c      	movs	r0, #44	; 0x2c
 8002796:	fb00 f303 	mul.w	r3, r0, r3
 800279a:	440b      	add	r3, r1
 800279c:	335c      	adds	r3, #92	; 0x5c
 800279e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	212c      	movs	r1, #44	; 0x2c
 80027a6:	fb01 f303 	mul.w	r3, r1, r3
 80027aa:	4413      	add	r3, r2
 80027ac:	335c      	adds	r3, #92	; 0x5c
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d920      	bls.n	80027f6 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	212c      	movs	r1, #44	; 0x2c
 80027ba:	fb01 f303 	mul.w	r3, r1, r3
 80027be:	4413      	add	r3, r2
 80027c0:	335c      	adds	r3, #92	; 0x5c
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	212c      	movs	r1, #44	; 0x2c
 80027cc:	fb01 f303 	mul.w	r3, r1, r3
 80027d0:	4413      	add	r3, r2
 80027d2:	3360      	adds	r3, #96	; 0x60
 80027d4:	2204      	movs	r2, #4
 80027d6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	b2d9      	uxtb	r1, r3
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	202c      	movs	r0, #44	; 0x2c
 80027e2:	fb00 f303 	mul.w	r3, r0, r3
 80027e6:	4413      	add	r3, r2
 80027e8:	3360      	adds	r3, #96	; 0x60
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	461a      	mov	r2, r3
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f005 fbca 	bl	8007f88 <HAL_HCD_HC_NotifyURBChange_Callback>
 80027f4:	e008      	b.n	8002808 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	212c      	movs	r1, #44	; 0x2c
 80027fc:	fb01 f303 	mul.w	r3, r1, r3
 8002800:	4413      	add	r3, r2
 8002802:	3360      	adds	r3, #96	; 0x60
 8002804:	2202      	movs	r2, #2
 8002806:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	015a      	lsls	r2, r3, #5
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	4413      	add	r3, r2
 8002810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002814:	461a      	mov	r2, r3
 8002816:	2380      	movs	r3, #128	; 0x80
 8002818:	6093      	str	r3, [r2, #8]
}
 800281a:	e172      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	015a      	lsls	r2, r3, #5
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	4413      	add	r3, r2
 8002824:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002832:	d11b      	bne.n	800286c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	212c      	movs	r1, #44	; 0x2c
 800283a:	fb01 f303 	mul.w	r3, r1, r3
 800283e:	4413      	add	r3, r2
 8002840:	3361      	adds	r3, #97	; 0x61
 8002842:	2208      	movs	r2, #8
 8002844:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	4611      	mov	r1, r2
 8002850:	4618      	mov	r0, r3
 8002852:	f003 f8f4 	bl	8005a3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	015a      	lsls	r2, r3, #5
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	4413      	add	r3, r2
 800285e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002862:	461a      	mov	r2, r3
 8002864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002868:	6093      	str	r3, [r2, #8]
}
 800286a:	e14a      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	015a      	lsls	r2, r3, #5
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	4413      	add	r3, r2
 8002874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b02      	cmp	r3, #2
 8002880:	f040 813f 	bne.w	8002b02 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	212c      	movs	r1, #44	; 0x2c
 800288a:	fb01 f303 	mul.w	r3, r1, r3
 800288e:	4413      	add	r3, r2
 8002890:	3361      	adds	r3, #97	; 0x61
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d17d      	bne.n	8002994 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	212c      	movs	r1, #44	; 0x2c
 800289e:	fb01 f303 	mul.w	r3, r1, r3
 80028a2:	4413      	add	r3, r2
 80028a4:	3360      	adds	r3, #96	; 0x60
 80028a6:	2201      	movs	r2, #1
 80028a8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	212c      	movs	r1, #44	; 0x2c
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	4413      	add	r3, r2
 80028b6:	333f      	adds	r3, #63	; 0x3f
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d00a      	beq.n	80028d4 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	212c      	movs	r1, #44	; 0x2c
 80028c4:	fb01 f303 	mul.w	r3, r1, r3
 80028c8:	4413      	add	r3, r2
 80028ca:	333f      	adds	r3, #63	; 0x3f
 80028cc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80028ce:	2b03      	cmp	r3, #3
 80028d0:	f040 8100 	bne.w	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d113      	bne.n	8002904 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	212c      	movs	r1, #44	; 0x2c
 80028e2:	fb01 f303 	mul.w	r3, r1, r3
 80028e6:	4413      	add	r3, r2
 80028e8:	3355      	adds	r3, #85	; 0x55
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	f083 0301 	eor.w	r3, r3, #1
 80028f0:	b2d8      	uxtb	r0, r3
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	212c      	movs	r1, #44	; 0x2c
 80028f8:	fb01 f303 	mul.w	r3, r1, r3
 80028fc:	4413      	add	r3, r2
 80028fe:	3355      	adds	r3, #85	; 0x55
 8002900:	4602      	mov	r2, r0
 8002902:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	2b01      	cmp	r3, #1
 800290a:	f040 80e3 	bne.w	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	212c      	movs	r1, #44	; 0x2c
 8002914:	fb01 f303 	mul.w	r3, r1, r3
 8002918:	4413      	add	r3, r2
 800291a:	334c      	adds	r3, #76	; 0x4c
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 80d8 	beq.w	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	212c      	movs	r1, #44	; 0x2c
 800292a:	fb01 f303 	mul.w	r3, r1, r3
 800292e:	4413      	add	r3, r2
 8002930:	334c      	adds	r3, #76	; 0x4c
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	202c      	movs	r0, #44	; 0x2c
 800293a:	fb00 f202 	mul.w	r2, r0, r2
 800293e:	440a      	add	r2, r1
 8002940:	3240      	adds	r2, #64	; 0x40
 8002942:	8812      	ldrh	r2, [r2, #0]
 8002944:	4413      	add	r3, r2
 8002946:	3b01      	subs	r3, #1
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	202c      	movs	r0, #44	; 0x2c
 800294e:	fb00 f202 	mul.w	r2, r0, r2
 8002952:	440a      	add	r2, r1
 8002954:	3240      	adds	r2, #64	; 0x40
 8002956:	8812      	ldrh	r2, [r2, #0]
 8002958:	fbb3 f3f2 	udiv	r3, r3, r2
 800295c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	2b00      	cmp	r3, #0
 8002966:	f000 80b5 	beq.w	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	212c      	movs	r1, #44	; 0x2c
 8002970:	fb01 f303 	mul.w	r3, r1, r3
 8002974:	4413      	add	r3, r2
 8002976:	3355      	adds	r3, #85	; 0x55
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	f083 0301 	eor.w	r3, r3, #1
 800297e:	b2d8      	uxtb	r0, r3
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	212c      	movs	r1, #44	; 0x2c
 8002986:	fb01 f303 	mul.w	r3, r1, r3
 800298a:	4413      	add	r3, r2
 800298c:	3355      	adds	r3, #85	; 0x55
 800298e:	4602      	mov	r2, r0
 8002990:	701a      	strb	r2, [r3, #0]
 8002992:	e09f      	b.n	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	212c      	movs	r1, #44	; 0x2c
 800299a:	fb01 f303 	mul.w	r3, r1, r3
 800299e:	4413      	add	r3, r2
 80029a0:	3361      	adds	r3, #97	; 0x61
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d109      	bne.n	80029bc <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	212c      	movs	r1, #44	; 0x2c
 80029ae:	fb01 f303 	mul.w	r3, r1, r3
 80029b2:	4413      	add	r3, r2
 80029b4:	3360      	adds	r3, #96	; 0x60
 80029b6:	2202      	movs	r2, #2
 80029b8:	701a      	strb	r2, [r3, #0]
 80029ba:	e08b      	b.n	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	212c      	movs	r1, #44	; 0x2c
 80029c2:	fb01 f303 	mul.w	r3, r1, r3
 80029c6:	4413      	add	r3, r2
 80029c8:	3361      	adds	r3, #97	; 0x61
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d109      	bne.n	80029e4 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	212c      	movs	r1, #44	; 0x2c
 80029d6:	fb01 f303 	mul.w	r3, r1, r3
 80029da:	4413      	add	r3, r2
 80029dc:	3360      	adds	r3, #96	; 0x60
 80029de:	2202      	movs	r2, #2
 80029e0:	701a      	strb	r2, [r3, #0]
 80029e2:	e077      	b.n	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	212c      	movs	r1, #44	; 0x2c
 80029ea:	fb01 f303 	mul.w	r3, r1, r3
 80029ee:	4413      	add	r3, r2
 80029f0:	3361      	adds	r3, #97	; 0x61
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b05      	cmp	r3, #5
 80029f6:	d109      	bne.n	8002a0c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	212c      	movs	r1, #44	; 0x2c
 80029fe:	fb01 f303 	mul.w	r3, r1, r3
 8002a02:	4413      	add	r3, r2
 8002a04:	3360      	adds	r3, #96	; 0x60
 8002a06:	2205      	movs	r2, #5
 8002a08:	701a      	strb	r2, [r3, #0]
 8002a0a:	e063      	b.n	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	212c      	movs	r1, #44	; 0x2c
 8002a12:	fb01 f303 	mul.w	r3, r1, r3
 8002a16:	4413      	add	r3, r2
 8002a18:	3361      	adds	r3, #97	; 0x61
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b06      	cmp	r3, #6
 8002a1e:	d009      	beq.n	8002a34 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	212c      	movs	r1, #44	; 0x2c
 8002a26:	fb01 f303 	mul.w	r3, r1, r3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3361      	adds	r3, #97	; 0x61
 8002a2e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a30:	2b08      	cmp	r3, #8
 8002a32:	d14f      	bne.n	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	212c      	movs	r1, #44	; 0x2c
 8002a3a:	fb01 f303 	mul.w	r3, r1, r3
 8002a3e:	4413      	add	r3, r2
 8002a40:	335c      	adds	r3, #92	; 0x5c
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	1c5a      	adds	r2, r3, #1
 8002a46:	6879      	ldr	r1, [r7, #4]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	202c      	movs	r0, #44	; 0x2c
 8002a4c:	fb00 f303 	mul.w	r3, r0, r3
 8002a50:	440b      	add	r3, r1
 8002a52:	335c      	adds	r3, #92	; 0x5c
 8002a54:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	212c      	movs	r1, #44	; 0x2c
 8002a5c:	fb01 f303 	mul.w	r3, r1, r3
 8002a60:	4413      	add	r3, r2
 8002a62:	335c      	adds	r3, #92	; 0x5c
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d912      	bls.n	8002a90 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	212c      	movs	r1, #44	; 0x2c
 8002a70:	fb01 f303 	mul.w	r3, r1, r3
 8002a74:	4413      	add	r3, r2
 8002a76:	335c      	adds	r3, #92	; 0x5c
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	212c      	movs	r1, #44	; 0x2c
 8002a82:	fb01 f303 	mul.w	r3, r1, r3
 8002a86:	4413      	add	r3, r2
 8002a88:	3360      	adds	r3, #96	; 0x60
 8002a8a:	2204      	movs	r2, #4
 8002a8c:	701a      	strb	r2, [r3, #0]
 8002a8e:	e021      	b.n	8002ad4 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	212c      	movs	r1, #44	; 0x2c
 8002a96:	fb01 f303 	mul.w	r3, r1, r3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	3360      	adds	r3, #96	; 0x60
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	015a      	lsls	r2, r3, #5
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002ab8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ac0:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	015a      	lsls	r2, r3, #5
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	4413      	add	r3, r2
 8002aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ace:	461a      	mov	r2, r3
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	015a      	lsls	r2, r3, #5
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	4413      	add	r3, r2
 8002adc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	b2d9      	uxtb	r1, r3
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	202c      	movs	r0, #44	; 0x2c
 8002af0:	fb00 f303 	mul.w	r3, r0, r3
 8002af4:	4413      	add	r3, r2
 8002af6:	3360      	adds	r3, #96	; 0x60
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	461a      	mov	r2, r3
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f005 fa43 	bl	8007f88 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002b02:	bf00      	nop
 8002b04:	3720      	adds	r7, #32
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b08a      	sub	sp, #40	; 0x28
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	0c5b      	lsrs	r3, r3, #17
 8002b30:	f003 030f 	and.w	r3, r3, #15
 8002b34:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	091b      	lsrs	r3, r3, #4
 8002b3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b3e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d004      	beq.n	8002b50 <HCD_RXQLVL_IRQHandler+0x46>
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	2b05      	cmp	r3, #5
 8002b4a:	f000 80a9 	beq.w	8002ca0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002b4e:	e0aa      	b.n	8002ca6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f000 80a6 	beq.w	8002ca4 <HCD_RXQLVL_IRQHandler+0x19a>
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	212c      	movs	r1, #44	; 0x2c
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	3344      	adds	r3, #68	; 0x44
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 809b 	beq.w	8002ca4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	212c      	movs	r1, #44	; 0x2c
 8002b74:	fb01 f303 	mul.w	r3, r1, r3
 8002b78:	4413      	add	r3, r2
 8002b7a:	3350      	adds	r3, #80	; 0x50
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	441a      	add	r2, r3
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	202c      	movs	r0, #44	; 0x2c
 8002b88:	fb00 f303 	mul.w	r3, r0, r3
 8002b8c:	440b      	add	r3, r1
 8002b8e:	334c      	adds	r3, #76	; 0x4c
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d87a      	bhi.n	8002c8c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6818      	ldr	r0, [r3, #0]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	212c      	movs	r1, #44	; 0x2c
 8002ba0:	fb01 f303 	mul.w	r3, r1, r3
 8002ba4:	4413      	add	r3, r2
 8002ba6:	3344      	adds	r3, #68	; 0x44
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	b292      	uxth	r2, r2
 8002bae:	4619      	mov	r1, r3
 8002bb0:	f002 fa9c 	bl	80050ec <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	212c      	movs	r1, #44	; 0x2c
 8002bba:	fb01 f303 	mul.w	r3, r1, r3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3344      	adds	r3, #68	; 0x44
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	441a      	add	r2, r3
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	202c      	movs	r0, #44	; 0x2c
 8002bce:	fb00 f303 	mul.w	r3, r0, r3
 8002bd2:	440b      	add	r3, r1
 8002bd4:	3344      	adds	r3, #68	; 0x44
 8002bd6:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	212c      	movs	r1, #44	; 0x2c
 8002bde:	fb01 f303 	mul.w	r3, r1, r3
 8002be2:	4413      	add	r3, r2
 8002be4:	3350      	adds	r3, #80	; 0x50
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	441a      	add	r2, r3
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	202c      	movs	r0, #44	; 0x2c
 8002bf2:	fb00 f303 	mul.w	r3, r0, r3
 8002bf6:	440b      	add	r3, r1
 8002bf8:	3350      	adds	r3, #80	; 0x50
 8002bfa:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	0cdb      	lsrs	r3, r3, #19
 8002c0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c10:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	212c      	movs	r1, #44	; 0x2c
 8002c18:	fb01 f303 	mul.w	r3, r1, r3
 8002c1c:	4413      	add	r3, r2
 8002c1e:	3340      	adds	r3, #64	; 0x40
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d13c      	bne.n	8002ca4 <HCD_RXQLVL_IRQHandler+0x19a>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d039      	beq.n	8002ca4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	015a      	lsls	r2, r3, #5
 8002c34:	6a3b      	ldr	r3, [r7, #32]
 8002c36:	4413      	add	r3, r2
 8002c38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c46:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c4e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	015a      	lsls	r2, r3, #5
 8002c54:	6a3b      	ldr	r3, [r7, #32]
 8002c56:	4413      	add	r3, r2
 8002c58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	212c      	movs	r1, #44	; 0x2c
 8002c68:	fb01 f303 	mul.w	r3, r1, r3
 8002c6c:	4413      	add	r3, r2
 8002c6e:	3354      	adds	r3, #84	; 0x54
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	f083 0301 	eor.w	r3, r3, #1
 8002c76:	b2d8      	uxtb	r0, r3
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	212c      	movs	r1, #44	; 0x2c
 8002c7e:	fb01 f303 	mul.w	r3, r1, r3
 8002c82:	4413      	add	r3, r2
 8002c84:	3354      	adds	r3, #84	; 0x54
 8002c86:	4602      	mov	r2, r0
 8002c88:	701a      	strb	r2, [r3, #0]
      break;
 8002c8a:	e00b      	b.n	8002ca4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	212c      	movs	r1, #44	; 0x2c
 8002c92:	fb01 f303 	mul.w	r3, r1, r3
 8002c96:	4413      	add	r3, r2
 8002c98:	3360      	adds	r3, #96	; 0x60
 8002c9a:	2204      	movs	r2, #4
 8002c9c:	701a      	strb	r2, [r3, #0]
      break;
 8002c9e:	e001      	b.n	8002ca4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002ca0:	bf00      	nop
 8002ca2:	e000      	b.n	8002ca6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002ca4:	bf00      	nop
  }
}
 8002ca6:	bf00      	nop
 8002ca8:	3728      	adds	r7, #40	; 0x28
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b086      	sub	sp, #24
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002cda:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d10b      	bne.n	8002cfe <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d102      	bne.n	8002cf6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f005 f92d 	bl	8007f50 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	f043 0302 	orr.w	r3, r3, #2
 8002cfc:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f003 0308 	and.w	r3, r3, #8
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	d132      	bne.n	8002d6e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	f043 0308 	orr.w	r3, r3, #8
 8002d0e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f003 0304 	and.w	r3, r3, #4
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d126      	bne.n	8002d68 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d113      	bne.n	8002d4a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002d28:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d2c:	d106      	bne.n	8002d3c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2102      	movs	r1, #2
 8002d34:	4618      	mov	r0, r3
 8002d36:	f002 fb47 	bl	80053c8 <USB_InitFSLSPClkSel>
 8002d3a:	e011      	b.n	8002d60 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2101      	movs	r1, #1
 8002d42:	4618      	mov	r0, r3
 8002d44:	f002 fb40 	bl	80053c8 <USB_InitFSLSPClkSel>
 8002d48:	e00a      	b.n	8002d60 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d106      	bne.n	8002d60 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d58:	461a      	mov	r2, r3
 8002d5a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002d5e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f005 f91f 	bl	8007fa4 <HAL_HCD_PortEnabled_Callback>
 8002d66:	e002      	b.n	8002d6e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f005 f929 	bl	8007fc0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f003 0320 	and.w	r3, r3, #32
 8002d74:	2b20      	cmp	r3, #32
 8002d76:	d103      	bne.n	8002d80 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f043 0320 	orr.w	r3, r3, #32
 8002d7e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d86:	461a      	mov	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	6013      	str	r3, [r2, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e12b      	b.n	8002ffe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7fd fe96 	bl	8000aec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2224      	movs	r2, #36	; 0x24
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0201 	bic.w	r2, r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002de6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002df6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002df8:	f001 fa20 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 8002dfc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	4a81      	ldr	r2, [pc, #516]	; (8003008 <HAL_I2C_Init+0x274>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d807      	bhi.n	8002e18 <HAL_I2C_Init+0x84>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4a80      	ldr	r2, [pc, #512]	; (800300c <HAL_I2C_Init+0x278>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	bf94      	ite	ls
 8002e10:	2301      	movls	r3, #1
 8002e12:	2300      	movhi	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	e006      	b.n	8002e26 <HAL_I2C_Init+0x92>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	4a7d      	ldr	r2, [pc, #500]	; (8003010 <HAL_I2C_Init+0x27c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	bf94      	ite	ls
 8002e20:	2301      	movls	r3, #1
 8002e22:	2300      	movhi	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e0e7      	b.n	8002ffe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	4a78      	ldr	r2, [pc, #480]	; (8003014 <HAL_I2C_Init+0x280>)
 8002e32:	fba2 2303 	umull	r2, r3, r2, r3
 8002e36:	0c9b      	lsrs	r3, r3, #18
 8002e38:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a6a      	ldr	r2, [pc, #424]	; (8003008 <HAL_I2C_Init+0x274>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d802      	bhi.n	8002e68 <HAL_I2C_Init+0xd4>
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	3301      	adds	r3, #1
 8002e66:	e009      	b.n	8002e7c <HAL_I2C_Init+0xe8>
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e6e:	fb02 f303 	mul.w	r3, r2, r3
 8002e72:	4a69      	ldr	r2, [pc, #420]	; (8003018 <HAL_I2C_Init+0x284>)
 8002e74:	fba2 2303 	umull	r2, r3, r2, r3
 8002e78:	099b      	lsrs	r3, r3, #6
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	6812      	ldr	r2, [r2, #0]
 8002e80:	430b      	orrs	r3, r1
 8002e82:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e8e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	495c      	ldr	r1, [pc, #368]	; (8003008 <HAL_I2C_Init+0x274>)
 8002e98:	428b      	cmp	r3, r1
 8002e9a:	d819      	bhi.n	8002ed0 <HAL_I2C_Init+0x13c>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1e59      	subs	r1, r3, #1
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eaa:	1c59      	adds	r1, r3, #1
 8002eac:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002eb0:	400b      	ands	r3, r1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00a      	beq.n	8002ecc <HAL_I2C_Init+0x138>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	1e59      	subs	r1, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eca:	e051      	b.n	8002f70 <HAL_I2C_Init+0x1dc>
 8002ecc:	2304      	movs	r3, #4
 8002ece:	e04f      	b.n	8002f70 <HAL_I2C_Init+0x1dc>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d111      	bne.n	8002efc <HAL_I2C_Init+0x168>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	1e58      	subs	r0, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	440b      	add	r3, r1
 8002ee6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eea:	3301      	adds	r3, #1
 8002eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	bf0c      	ite	eq
 8002ef4:	2301      	moveq	r3, #1
 8002ef6:	2300      	movne	r3, #0
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	e012      	b.n	8002f22 <HAL_I2C_Init+0x18e>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	1e58      	subs	r0, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6859      	ldr	r1, [r3, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	440b      	add	r3, r1
 8002f0a:	0099      	lsls	r1, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f12:	3301      	adds	r3, #1
 8002f14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf0c      	ite	eq
 8002f1c:	2301      	moveq	r3, #1
 8002f1e:	2300      	movne	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <HAL_I2C_Init+0x196>
 8002f26:	2301      	movs	r3, #1
 8002f28:	e022      	b.n	8002f70 <HAL_I2C_Init+0x1dc>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10e      	bne.n	8002f50 <HAL_I2C_Init+0x1bc>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	1e58      	subs	r0, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6859      	ldr	r1, [r3, #4]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	440b      	add	r3, r1
 8002f40:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f44:	3301      	adds	r3, #1
 8002f46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f4e:	e00f      	b.n	8002f70 <HAL_I2C_Init+0x1dc>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	1e58      	subs	r0, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6859      	ldr	r1, [r3, #4]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	440b      	add	r3, r1
 8002f5e:	0099      	lsls	r1, r3, #2
 8002f60:	440b      	add	r3, r1
 8002f62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f66:	3301      	adds	r3, #1
 8002f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f70:	6879      	ldr	r1, [r7, #4]
 8002f72:	6809      	ldr	r1, [r1, #0]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	69da      	ldr	r2, [r3, #28]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6911      	ldr	r1, [r2, #16]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68d2      	ldr	r2, [r2, #12]
 8002faa:	4311      	orrs	r1, r2
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	695a      	ldr	r2, [r3, #20]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	431a      	orrs	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 0201 	orr.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	000186a0 	.word	0x000186a0
 800300c:	001e847f 	.word	0x001e847f
 8003010:	003d08ff 	.word	0x003d08ff
 8003014:	431bde83 	.word	0x431bde83
 8003018:	10624dd3 	.word	0x10624dd3

0800301c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b088      	sub	sp, #32
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e128      	b.n	8003280 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d109      	bne.n	800304e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a90      	ldr	r2, [pc, #576]	; (8003288 <HAL_I2S_Init+0x26c>)
 8003046:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7fd fd97 	bl	8000b7c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2202      	movs	r2, #2
 8003052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003064:	f023 030f 	bic.w	r3, r3, #15
 8003068:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2202      	movs	r2, #2
 8003070:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d060      	beq.n	800313c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d102      	bne.n	8003088 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003082:	2310      	movs	r3, #16
 8003084:	617b      	str	r3, [r7, #20]
 8003086:	e001      	b.n	800308c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003088:	2320      	movs	r3, #32
 800308a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b20      	cmp	r3, #32
 8003092:	d802      	bhi.n	800309a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800309a:	2001      	movs	r0, #1
 800309c:	f001 f9c4 	bl	8004428 <HAL_RCCEx_GetPeriphCLKFreq>
 80030a0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030aa:	d125      	bne.n	80030f8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d010      	beq.n	80030d6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	461a      	mov	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d0:	3305      	adds	r3, #5
 80030d2:	613b      	str	r3, [r7, #16]
 80030d4:	e01f      	b.n	8003116 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80030e0:	4613      	mov	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	461a      	mov	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f2:	3305      	adds	r3, #5
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	e00e      	b.n	8003116 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003100:	4613      	mov	r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	4413      	add	r3, r2
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	461a      	mov	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003112:	3305      	adds	r3, #5
 8003114:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	4a5c      	ldr	r2, [pc, #368]	; (800328c <HAL_I2S_Init+0x270>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	08db      	lsrs	r3, r3, #3
 8003120:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	085b      	lsrs	r3, r3, #1
 8003132:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	021b      	lsls	r3, r3, #8
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	e003      	b.n	8003144 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800313c:	2302      	movs	r3, #2
 800313e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003140:	2300      	movs	r3, #0
 8003142:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d902      	bls.n	8003150 <HAL_I2S_Init+0x134>
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	2bff      	cmp	r3, #255	; 0xff
 800314e:	d907      	bls.n	8003160 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003154:	f043 0210 	orr.w	r2, r3, #16
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e08f      	b.n	8003280 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	ea42 0103 	orr.w	r1, r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	69fa      	ldr	r2, [r7, #28]
 8003170:	430a      	orrs	r2, r1
 8003172:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	69db      	ldr	r3, [r3, #28]
 800317a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800317e:	f023 030f 	bic.w	r3, r3, #15
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6851      	ldr	r1, [r2, #4]
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	6892      	ldr	r2, [r2, #8]
 800318a:	4311      	orrs	r1, r2
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	68d2      	ldr	r2, [r2, #12]
 8003190:	4311      	orrs	r1, r2
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6992      	ldr	r2, [r2, #24]
 8003196:	430a      	orrs	r2, r1
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031a2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d161      	bne.n	8003270 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a38      	ldr	r2, [pc, #224]	; (8003290 <HAL_I2S_Init+0x274>)
 80031b0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a37      	ldr	r2, [pc, #220]	; (8003294 <HAL_I2S_Init+0x278>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d101      	bne.n	80031c0 <HAL_I2S_Init+0x1a4>
 80031bc:	4b36      	ldr	r3, [pc, #216]	; (8003298 <HAL_I2S_Init+0x27c>)
 80031be:	e001      	b.n	80031c4 <HAL_I2S_Init+0x1a8>
 80031c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6812      	ldr	r2, [r2, #0]
 80031ca:	4932      	ldr	r1, [pc, #200]	; (8003294 <HAL_I2S_Init+0x278>)
 80031cc:	428a      	cmp	r2, r1
 80031ce:	d101      	bne.n	80031d4 <HAL_I2S_Init+0x1b8>
 80031d0:	4a31      	ldr	r2, [pc, #196]	; (8003298 <HAL_I2S_Init+0x27c>)
 80031d2:	e001      	b.n	80031d8 <HAL_I2S_Init+0x1bc>
 80031d4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80031d8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80031dc:	f023 030f 	bic.w	r3, r3, #15
 80031e0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a2b      	ldr	r2, [pc, #172]	; (8003294 <HAL_I2S_Init+0x278>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d101      	bne.n	80031f0 <HAL_I2S_Init+0x1d4>
 80031ec:	4b2a      	ldr	r3, [pc, #168]	; (8003298 <HAL_I2S_Init+0x27c>)
 80031ee:	e001      	b.n	80031f4 <HAL_I2S_Init+0x1d8>
 80031f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031f4:	2202      	movs	r2, #2
 80031f6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a25      	ldr	r2, [pc, #148]	; (8003294 <HAL_I2S_Init+0x278>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d101      	bne.n	8003206 <HAL_I2S_Init+0x1ea>
 8003202:	4b25      	ldr	r3, [pc, #148]	; (8003298 <HAL_I2S_Init+0x27c>)
 8003204:	e001      	b.n	800320a <HAL_I2S_Init+0x1ee>
 8003206:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003216:	d003      	beq.n	8003220 <HAL_I2S_Init+0x204>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d103      	bne.n	8003228 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003220:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	e001      	b.n	800322c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003228:	2300      	movs	r3, #0
 800322a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003236:	4313      	orrs	r3, r2
 8003238:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003240:	4313      	orrs	r3, r2
 8003242:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800324a:	4313      	orrs	r3, r2
 800324c:	b29a      	uxth	r2, r3
 800324e:	897b      	ldrh	r3, [r7, #10]
 8003250:	4313      	orrs	r3, r2
 8003252:	b29b      	uxth	r3, r3
 8003254:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003258:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a0d      	ldr	r2, [pc, #52]	; (8003294 <HAL_I2S_Init+0x278>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d101      	bne.n	8003268 <HAL_I2S_Init+0x24c>
 8003264:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <HAL_I2S_Init+0x27c>)
 8003266:	e001      	b.n	800326c <HAL_I2S_Init+0x250>
 8003268:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800326c:	897a      	ldrh	r2, [r7, #10]
 800326e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3720      	adds	r7, #32
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	08003393 	.word	0x08003393
 800328c:	cccccccd 	.word	0xcccccccd
 8003290:	080034a9 	.word	0x080034a9
 8003294:	40003800 	.word	0x40003800
 8003298:	40003400 	.word	0x40003400

0800329c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	881a      	ldrh	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	1c9a      	adds	r2, r3, #2
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	3b01      	subs	r3, #1
 80032fe:	b29a      	uxth	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003308:	b29b      	uxth	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10e      	bne.n	800332c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800331c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7ff ffb8 	bl	800329c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800332c:	bf00      	nop
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003346:	b292      	uxth	r2, r2
 8003348:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334e:	1c9a      	adds	r2, r3, #2
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003358:	b29b      	uxth	r3, r3
 800335a:	3b01      	subs	r3, #1
 800335c:	b29a      	uxth	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10e      	bne.n	800338a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800337a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff ff93 	bl	80032b0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b086      	sub	sp, #24
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d13a      	bne.n	8003424 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d109      	bne.n	80033cc <I2S_IRQHandler+0x3a>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c2:	2b40      	cmp	r3, #64	; 0x40
 80033c4:	d102      	bne.n	80033cc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff ffb4 	bl	8003334 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d2:	2b40      	cmp	r3, #64	; 0x40
 80033d4:	d126      	bne.n	8003424 <I2S_IRQHandler+0x92>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 0320 	and.w	r3, r3, #32
 80033e0:	2b20      	cmp	r3, #32
 80033e2:	d11f      	bne.n	8003424 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80033f4:	2300      	movs	r3, #0
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	613b      	str	r3, [r7, #16]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	613b      	str	r3, [r7, #16]
 8003408:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003416:	f043 0202 	orr.w	r2, r3, #2
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7ff ff50 	bl	80032c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b03      	cmp	r3, #3
 800342e:	d136      	bne.n	800349e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b02      	cmp	r3, #2
 8003438:	d109      	bne.n	800344e <I2S_IRQHandler+0xbc>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003444:	2b80      	cmp	r3, #128	; 0x80
 8003446:	d102      	bne.n	800344e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff ff45 	bl	80032d8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b08      	cmp	r3, #8
 8003456:	d122      	bne.n	800349e <I2S_IRQHandler+0x10c>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f003 0320 	and.w	r3, r3, #32
 8003462:	2b20      	cmp	r3, #32
 8003464:	d11b      	bne.n	800349e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003474:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003476:	2300      	movs	r3, #0
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	60fb      	str	r3, [r7, #12]
 8003482:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003490:	f043 0204 	orr.w	r2, r3, #4
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7ff ff13 	bl	80032c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800349e:	bf00      	nop
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
	...

080034a8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a92      	ldr	r2, [pc, #584]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d101      	bne.n	80034c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80034c2:	4b92      	ldr	r3, [pc, #584]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034c4:	e001      	b.n	80034ca <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80034c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a8b      	ldr	r2, [pc, #556]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d101      	bne.n	80034e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80034e0:	4b8a      	ldr	r3, [pc, #552]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034e2:	e001      	b.n	80034e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80034e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034f4:	d004      	beq.n	8003500 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f040 8099 	bne.w	8003632 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d107      	bne.n	800351a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003510:	2b00      	cmp	r3, #0
 8003512:	d002      	beq.n	800351a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f925 	bl	8003764 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b01      	cmp	r3, #1
 8003522:	d107      	bne.n	8003534 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f9c8 	bl	80038c4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800353a:	2b40      	cmp	r3, #64	; 0x40
 800353c:	d13a      	bne.n	80035b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b00      	cmp	r3, #0
 8003546:	d035      	beq.n	80035b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a6e      	ldr	r2, [pc, #440]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d101      	bne.n	8003556 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003552:	4b6e      	ldr	r3, [pc, #440]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003554:	e001      	b.n	800355a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003556:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4969      	ldr	r1, [pc, #420]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003562:	428b      	cmp	r3, r1
 8003564:	d101      	bne.n	800356a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003566:	4b69      	ldr	r3, [pc, #420]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003568:	e001      	b.n	800356e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800356a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800356e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003572:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003582:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003584:	2300      	movs	r3, #0
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	60fb      	str	r3, [r7, #12]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a6:	f043 0202 	orr.w	r2, r3, #2
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7ff fe88 	bl	80032c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	f040 80c3 	bne.w	8003746 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f003 0320 	and.w	r3, r3, #32
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 80bd 	beq.w	8003746 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035da:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a49      	ldr	r2, [pc, #292]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d101      	bne.n	80035ea <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80035e6:	4b49      	ldr	r3, [pc, #292]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035e8:	e001      	b.n	80035ee <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80035ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4944      	ldr	r1, [pc, #272]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035f6:	428b      	cmp	r3, r1
 80035f8:	d101      	bne.n	80035fe <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80035fa:	4b44      	ldr	r3, [pc, #272]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035fc:	e001      	b.n	8003602 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80035fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003602:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003606:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003608:	2300      	movs	r3, #0
 800360a:	60bb      	str	r3, [r7, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	60bb      	str	r3, [r7, #8]
 8003614:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003622:	f043 0204 	orr.w	r2, r3, #4
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff fe4a 	bl	80032c4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003630:	e089      	b.n	8003746 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b02      	cmp	r3, #2
 800363a:	d107      	bne.n	800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f8be 	bl	80037c8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b01      	cmp	r3, #1
 8003654:	d107      	bne.n	8003666 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365c:	2b00      	cmp	r3, #0
 800365e:	d002      	beq.n	8003666 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f8fd 	bl	8003860 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366c:	2b40      	cmp	r3, #64	; 0x40
 800366e:	d12f      	bne.n	80036d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f003 0320 	and.w	r3, r3, #32
 8003676:	2b00      	cmp	r3, #0
 8003678:	d02a      	beq.n	80036d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003688:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a1e      	ldr	r2, [pc, #120]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d101      	bne.n	8003698 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003694:	4b1d      	ldr	r3, [pc, #116]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003696:	e001      	b.n	800369c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003698:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4919      	ldr	r1, [pc, #100]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036a4:	428b      	cmp	r3, r1
 80036a6:	d101      	bne.n	80036ac <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80036a8:	4b18      	ldr	r3, [pc, #96]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036aa:	e001      	b.n	80036b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80036ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036b4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	f043 0202 	orr.w	r2, r3, #2
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7ff fdfa 	bl	80032c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	f003 0308 	and.w	r3, r3, #8
 80036d6:	2b08      	cmp	r3, #8
 80036d8:	d136      	bne.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	f003 0320 	and.w	r3, r3, #32
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d031      	beq.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a07      	ldr	r2, [pc, #28]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d101      	bne.n	80036f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80036ee:	4b07      	ldr	r3, [pc, #28]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036f0:	e001      	b.n	80036f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80036f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4902      	ldr	r1, [pc, #8]	; (8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036fe:	428b      	cmp	r3, r1
 8003700:	d106      	bne.n	8003710 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003702:	4b02      	ldr	r3, [pc, #8]	; (800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003704:	e006      	b.n	8003714 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003706:	bf00      	nop
 8003708:	40003800 	.word	0x40003800
 800370c:	40003400 	.word	0x40003400
 8003710:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003714:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003718:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003728:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	f043 0204 	orr.w	r2, r3, #4
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff fdc0 	bl	80032c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003744:	e000      	b.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003746:	bf00      	nop
}
 8003748:	bf00      	nop
 800374a:	3720      	adds	r7, #32
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	1c99      	adds	r1, r3, #2
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6251      	str	r1, [r2, #36]	; 0x24
 8003776:	881a      	ldrh	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003782:	b29b      	uxth	r3, r3
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003790:	b29b      	uxth	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d113      	bne.n	80037be <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	685a      	ldr	r2, [r3, #4]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037a4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d106      	bne.n	80037be <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ffc9 	bl	8003750 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
	...

080037c8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d4:	1c99      	adds	r1, r3, #2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6251      	str	r1, [r2, #36]	; 0x24
 80037da:	8819      	ldrh	r1, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a1d      	ldr	r2, [pc, #116]	; (8003858 <I2SEx_TxISR_I2SExt+0x90>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d101      	bne.n	80037ea <I2SEx_TxISR_I2SExt+0x22>
 80037e6:	4b1d      	ldr	r3, [pc, #116]	; (800385c <I2SEx_TxISR_I2SExt+0x94>)
 80037e8:	e001      	b.n	80037ee <I2SEx_TxISR_I2SExt+0x26>
 80037ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037ee:	460a      	mov	r2, r1
 80037f0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003804:	b29b      	uxth	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d121      	bne.n	800384e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a12      	ldr	r2, [pc, #72]	; (8003858 <I2SEx_TxISR_I2SExt+0x90>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d101      	bne.n	8003818 <I2SEx_TxISR_I2SExt+0x50>
 8003814:	4b11      	ldr	r3, [pc, #68]	; (800385c <I2SEx_TxISR_I2SExt+0x94>)
 8003816:	e001      	b.n	800381c <I2SEx_TxISR_I2SExt+0x54>
 8003818:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	490d      	ldr	r1, [pc, #52]	; (8003858 <I2SEx_TxISR_I2SExt+0x90>)
 8003824:	428b      	cmp	r3, r1
 8003826:	d101      	bne.n	800382c <I2SEx_TxISR_I2SExt+0x64>
 8003828:	4b0c      	ldr	r3, [pc, #48]	; (800385c <I2SEx_TxISR_I2SExt+0x94>)
 800382a:	e001      	b.n	8003830 <I2SEx_TxISR_I2SExt+0x68>
 800382c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003830:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003834:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800383a:	b29b      	uxth	r3, r3
 800383c:	2b00      	cmp	r3, #0
 800383e:	d106      	bne.n	800384e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f7ff ff81 	bl	8003750 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800384e:	bf00      	nop
 8003850:	3708      	adds	r7, #8
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40003800 	.word	0x40003800
 800385c:	40003400 	.word	0x40003400

08003860 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68d8      	ldr	r0, [r3, #12]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003872:	1c99      	adds	r1, r3, #2
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003878:	b282      	uxth	r2, r0
 800387a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003880:	b29b      	uxth	r3, r3
 8003882:	3b01      	subs	r3, #1
 8003884:	b29a      	uxth	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d113      	bne.n	80038bc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038a2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d106      	bne.n	80038bc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7ff ff4a 	bl	8003750 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038bc:	bf00      	nop
 80038be:	3708      	adds	r7, #8
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a20      	ldr	r2, [pc, #128]	; (8003954 <I2SEx_RxISR_I2SExt+0x90>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d101      	bne.n	80038da <I2SEx_RxISR_I2SExt+0x16>
 80038d6:	4b20      	ldr	r3, [pc, #128]	; (8003958 <I2SEx_RxISR_I2SExt+0x94>)
 80038d8:	e001      	b.n	80038de <I2SEx_RxISR_I2SExt+0x1a>
 80038da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038de:	68d8      	ldr	r0, [r3, #12]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e4:	1c99      	adds	r1, r3, #2
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	62d1      	str	r1, [r2, #44]	; 0x2c
 80038ea:	b282      	uxth	r2, r0
 80038ec:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	3b01      	subs	r3, #1
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003900:	b29b      	uxth	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d121      	bne.n	800394a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a12      	ldr	r2, [pc, #72]	; (8003954 <I2SEx_RxISR_I2SExt+0x90>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d101      	bne.n	8003914 <I2SEx_RxISR_I2SExt+0x50>
 8003910:	4b11      	ldr	r3, [pc, #68]	; (8003958 <I2SEx_RxISR_I2SExt+0x94>)
 8003912:	e001      	b.n	8003918 <I2SEx_RxISR_I2SExt+0x54>
 8003914:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	490d      	ldr	r1, [pc, #52]	; (8003954 <I2SEx_RxISR_I2SExt+0x90>)
 8003920:	428b      	cmp	r3, r1
 8003922:	d101      	bne.n	8003928 <I2SEx_RxISR_I2SExt+0x64>
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <I2SEx_RxISR_I2SExt+0x94>)
 8003926:	e001      	b.n	800392c <I2SEx_RxISR_I2SExt+0x68>
 8003928:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800392c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003930:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003936:	b29b      	uxth	r3, r3
 8003938:	2b00      	cmp	r3, #0
 800393a:	d106      	bne.n	800394a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f7ff ff03 	bl	8003750 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800394a:	bf00      	nop
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	40003800 	.word	0x40003800
 8003958:	40003400 	.word	0x40003400

0800395c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e267      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d075      	beq.n	8003a66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800397a:	4b88      	ldr	r3, [pc, #544]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 030c 	and.w	r3, r3, #12
 8003982:	2b04      	cmp	r3, #4
 8003984:	d00c      	beq.n	80039a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003986:	4b85      	ldr	r3, [pc, #532]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800398e:	2b08      	cmp	r3, #8
 8003990:	d112      	bne.n	80039b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003992:	4b82      	ldr	r3, [pc, #520]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800399a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800399e:	d10b      	bne.n	80039b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	4b7e      	ldr	r3, [pc, #504]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d05b      	beq.n	8003a64 <HAL_RCC_OscConfig+0x108>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d157      	bne.n	8003a64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e242      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039c0:	d106      	bne.n	80039d0 <HAL_RCC_OscConfig+0x74>
 80039c2:	4b76      	ldr	r3, [pc, #472]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a75      	ldr	r2, [pc, #468]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	e01d      	b.n	8003a0c <HAL_RCC_OscConfig+0xb0>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039d8:	d10c      	bne.n	80039f4 <HAL_RCC_OscConfig+0x98>
 80039da:	4b70      	ldr	r3, [pc, #448]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a6f      	ldr	r2, [pc, #444]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e4:	6013      	str	r3, [r2, #0]
 80039e6:	4b6d      	ldr	r3, [pc, #436]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a6c      	ldr	r2, [pc, #432]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	e00b      	b.n	8003a0c <HAL_RCC_OscConfig+0xb0>
 80039f4:	4b69      	ldr	r3, [pc, #420]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a68      	ldr	r2, [pc, #416]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039fe:	6013      	str	r3, [r2, #0]
 8003a00:	4b66      	ldr	r3, [pc, #408]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a65      	ldr	r2, [pc, #404]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d013      	beq.n	8003a3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a14:	f7fd fabc 	bl	8000f90 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a1c:	f7fd fab8 	bl	8000f90 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b64      	cmp	r3, #100	; 0x64
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e207      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a2e:	4b5b      	ldr	r3, [pc, #364]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0xc0>
 8003a3a:	e014      	b.n	8003a66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3c:	f7fd faa8 	bl	8000f90 <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a44:	f7fd faa4 	bl	8000f90 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b64      	cmp	r3, #100	; 0x64
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e1f3      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a56:	4b51      	ldr	r3, [pc, #324]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f0      	bne.n	8003a44 <HAL_RCC_OscConfig+0xe8>
 8003a62:	e000      	b.n	8003a66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d063      	beq.n	8003b3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a72:	4b4a      	ldr	r3, [pc, #296]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f003 030c 	and.w	r3, r3, #12
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00b      	beq.n	8003a96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a7e:	4b47      	ldr	r3, [pc, #284]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d11c      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a8a:	4b44      	ldr	r3, [pc, #272]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d116      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a96:	4b41      	ldr	r3, [pc, #260]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <HAL_RCC_OscConfig+0x152>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d001      	beq.n	8003aae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e1c7      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aae:	4b3b      	ldr	r3, [pc, #236]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4937      	ldr	r1, [pc, #220]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac2:	e03a      	b.n	8003b3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d020      	beq.n	8003b0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003acc:	4b34      	ldr	r3, [pc, #208]	; (8003ba0 <HAL_RCC_OscConfig+0x244>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad2:	f7fd fa5d 	bl	8000f90 <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad8:	e008      	b.n	8003aec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ada:	f7fd fa59 	bl	8000f90 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e1a8      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aec:	4b2b      	ldr	r3, [pc, #172]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0f0      	beq.n	8003ada <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af8:	4b28      	ldr	r3, [pc, #160]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4925      	ldr	r1, [pc, #148]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	600b      	str	r3, [r1, #0]
 8003b0c:	e015      	b.n	8003b3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b0e:	4b24      	ldr	r3, [pc, #144]	; (8003ba0 <HAL_RCC_OscConfig+0x244>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b14:	f7fd fa3c 	bl	8000f90 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b1c:	f7fd fa38 	bl	8000f90 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e187      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b2e:	4b1b      	ldr	r3, [pc, #108]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1f0      	bne.n	8003b1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d036      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d016      	beq.n	8003b7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b4e:	4b15      	ldr	r3, [pc, #84]	; (8003ba4 <HAL_RCC_OscConfig+0x248>)
 8003b50:	2201      	movs	r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b54:	f7fd fa1c 	bl	8000f90 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b5c:	f7fd fa18 	bl	8000f90 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e167      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b6e:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f0      	beq.n	8003b5c <HAL_RCC_OscConfig+0x200>
 8003b7a:	e01b      	b.n	8003bb4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b7c:	4b09      	ldr	r3, [pc, #36]	; (8003ba4 <HAL_RCC_OscConfig+0x248>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b82:	f7fd fa05 	bl	8000f90 <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b88:	e00e      	b.n	8003ba8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b8a:	f7fd fa01 	bl	8000f90 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d907      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e150      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	42470000 	.word	0x42470000
 8003ba4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba8:	4b88      	ldr	r3, [pc, #544]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003baa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1ea      	bne.n	8003b8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 8097 	beq.w	8003cf0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bc6:	4b81      	ldr	r3, [pc, #516]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10f      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60bb      	str	r3, [r7, #8]
 8003bd6:	4b7d      	ldr	r3, [pc, #500]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	4a7c      	ldr	r2, [pc, #496]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003be0:	6413      	str	r3, [r2, #64]	; 0x40
 8003be2:	4b7a      	ldr	r3, [pc, #488]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bea:	60bb      	str	r3, [r7, #8]
 8003bec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf2:	4b77      	ldr	r3, [pc, #476]	; (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d118      	bne.n	8003c30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bfe:	4b74      	ldr	r3, [pc, #464]	; (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a73      	ldr	r2, [pc, #460]	; (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003c04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c0a:	f7fd f9c1 	bl	8000f90 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c12:	f7fd f9bd 	bl	8000f90 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e10c      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c24:	4b6a      	ldr	r3, [pc, #424]	; (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0f0      	beq.n	8003c12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d106      	bne.n	8003c46 <HAL_RCC_OscConfig+0x2ea>
 8003c38:	4b64      	ldr	r3, [pc, #400]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c3c:	4a63      	ldr	r2, [pc, #396]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c3e:	f043 0301 	orr.w	r3, r3, #1
 8003c42:	6713      	str	r3, [r2, #112]	; 0x70
 8003c44:	e01c      	b.n	8003c80 <HAL_RCC_OscConfig+0x324>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	2b05      	cmp	r3, #5
 8003c4c:	d10c      	bne.n	8003c68 <HAL_RCC_OscConfig+0x30c>
 8003c4e:	4b5f      	ldr	r3, [pc, #380]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c52:	4a5e      	ldr	r2, [pc, #376]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c54:	f043 0304 	orr.w	r3, r3, #4
 8003c58:	6713      	str	r3, [r2, #112]	; 0x70
 8003c5a:	4b5c      	ldr	r3, [pc, #368]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5e:	4a5b      	ldr	r2, [pc, #364]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	6713      	str	r3, [r2, #112]	; 0x70
 8003c66:	e00b      	b.n	8003c80 <HAL_RCC_OscConfig+0x324>
 8003c68:	4b58      	ldr	r3, [pc, #352]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6c:	4a57      	ldr	r2, [pc, #348]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c6e:	f023 0301 	bic.w	r3, r3, #1
 8003c72:	6713      	str	r3, [r2, #112]	; 0x70
 8003c74:	4b55      	ldr	r3, [pc, #340]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c78:	4a54      	ldr	r2, [pc, #336]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c7a:	f023 0304 	bic.w	r3, r3, #4
 8003c7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d015      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fd f982 	bl	8000f90 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c8e:	e00a      	b.n	8003ca6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c90:	f7fd f97e 	bl	8000f90 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e0cb      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca6:	4b49      	ldr	r3, [pc, #292]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0ee      	beq.n	8003c90 <HAL_RCC_OscConfig+0x334>
 8003cb2:	e014      	b.n	8003cde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb4:	f7fd f96c 	bl	8000f90 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cba:	e00a      	b.n	8003cd2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cbc:	f7fd f968 	bl	8000f90 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e0b5      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cd2:	4b3e      	ldr	r3, [pc, #248]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1ee      	bne.n	8003cbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d105      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce4:	4b39      	ldr	r3, [pc, #228]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce8:	4a38      	ldr	r2, [pc, #224]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003cea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 80a1 	beq.w	8003e3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cfa:	4b34      	ldr	r3, [pc, #208]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 030c 	and.w	r3, r3, #12
 8003d02:	2b08      	cmp	r3, #8
 8003d04:	d05c      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d141      	bne.n	8003d92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0e:	4b31      	ldr	r3, [pc, #196]	; (8003dd4 <HAL_RCC_OscConfig+0x478>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d14:	f7fd f93c 	bl	8000f90 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d1c:	f7fd f938 	bl	8000f90 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e087      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2e:	4b27      	ldr	r3, [pc, #156]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	69da      	ldr	r2, [r3, #28]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d48:	019b      	lsls	r3, r3, #6
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d50:	085b      	lsrs	r3, r3, #1
 8003d52:	3b01      	subs	r3, #1
 8003d54:	041b      	lsls	r3, r3, #16
 8003d56:	431a      	orrs	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5c:	061b      	lsls	r3, r3, #24
 8003d5e:	491b      	ldr	r1, [pc, #108]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d64:	4b1b      	ldr	r3, [pc, #108]	; (8003dd4 <HAL_RCC_OscConfig+0x478>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6a:	f7fd f911 	bl	8000f90 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d72:	f7fd f90d 	bl	8000f90 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e05c      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d84:	4b11      	ldr	r3, [pc, #68]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0f0      	beq.n	8003d72 <HAL_RCC_OscConfig+0x416>
 8003d90:	e054      	b.n	8003e3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d92:	4b10      	ldr	r3, [pc, #64]	; (8003dd4 <HAL_RCC_OscConfig+0x478>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7fd f8fa 	bl	8000f90 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003da0:	f7fd f8f6 	bl	8000f90 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e045      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db2:	4b06      	ldr	r3, [pc, #24]	; (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1f0      	bne.n	8003da0 <HAL_RCC_OscConfig+0x444>
 8003dbe:	e03d      	b.n	8003e3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d107      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e038      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	40007000 	.word	0x40007000
 8003dd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dd8:	4b1b      	ldr	r3, [pc, #108]	; (8003e48 <HAL_RCC_OscConfig+0x4ec>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d028      	beq.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d121      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d11a      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e08:	4013      	ands	r3, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d111      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e1e:	085b      	lsrs	r3, r3, #1
 8003e20:	3b01      	subs	r3, #1
 8003e22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d107      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d001      	beq.n	8003e3c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e000      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40023800 	.word	0x40023800

08003e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e0cc      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e60:	4b68      	ldr	r3, [pc, #416]	; (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0307 	and.w	r3, r3, #7
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d90c      	bls.n	8003e88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e6e:	4b65      	ldr	r3, [pc, #404]	; (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e76:	4b63      	ldr	r3, [pc, #396]	; (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d001      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0b8      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d020      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0304 	and.w	r3, r3, #4
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ea0:	4b59      	ldr	r3, [pc, #356]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	4a58      	ldr	r2, [pc, #352]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003eaa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0308 	and.w	r3, r3, #8
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d005      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003eb8:	4b53      	ldr	r3, [pc, #332]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	4a52      	ldr	r2, [pc, #328]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ec2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ec4:	4b50      	ldr	r3, [pc, #320]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	494d      	ldr	r1, [pc, #308]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d044      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d107      	bne.n	8003efa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eea:	4b47      	ldr	r3, [pc, #284]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d119      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e07f      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d003      	beq.n	8003f0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f06:	2b03      	cmp	r3, #3
 8003f08:	d107      	bne.n	8003f1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f0a:	4b3f      	ldr	r3, [pc, #252]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d109      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e06f      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f1a:	4b3b      	ldr	r3, [pc, #236]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e067      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f2a:	4b37      	ldr	r3, [pc, #220]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f023 0203 	bic.w	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	4934      	ldr	r1, [pc, #208]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f3c:	f7fd f828 	bl	8000f90 <HAL_GetTick>
 8003f40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f42:	e00a      	b.n	8003f5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f44:	f7fd f824 	bl	8000f90 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e04f      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5a:	4b2b      	ldr	r3, [pc, #172]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 020c 	and.w	r2, r3, #12
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d1eb      	bne.n	8003f44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f6c:	4b25      	ldr	r3, [pc, #148]	; (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	683a      	ldr	r2, [r7, #0]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d20c      	bcs.n	8003f94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f7a:	4b22      	ldr	r3, [pc, #136]	; (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	b2d2      	uxtb	r2, r2
 8003f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f82:	4b20      	ldr	r3, [pc, #128]	; (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d001      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e032      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d008      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fa0:	4b19      	ldr	r3, [pc, #100]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	4916      	ldr	r1, [pc, #88]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0308 	and.w	r3, r3, #8
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fbe:	4b12      	ldr	r3, [pc, #72]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	490e      	ldr	r1, [pc, #56]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fd2:	f000 f821 	bl	8004018 <HAL_RCC_GetSysClockFreq>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	; (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	091b      	lsrs	r3, r3, #4
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	490a      	ldr	r1, [pc, #40]	; (800400c <HAL_RCC_ClockConfig+0x1c0>)
 8003fe4:	5ccb      	ldrb	r3, [r1, r3]
 8003fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fea:	4a09      	ldr	r2, [pc, #36]	; (8004010 <HAL_RCC_ClockConfig+0x1c4>)
 8003fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fee:	4b09      	ldr	r3, [pc, #36]	; (8004014 <HAL_RCC_ClockConfig+0x1c8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7fc ff88 	bl	8000f08 <HAL_InitTick>

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40023c00 	.word	0x40023c00
 8004008:	40023800 	.word	0x40023800
 800400c:	08008678 	.word	0x08008678
 8004010:	20000000 	.word	0x20000000
 8004014:	20000004 	.word	0x20000004

08004018 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800401c:	b094      	sub	sp, #80	; 0x50
 800401e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004020:	2300      	movs	r3, #0
 8004022:	647b      	str	r3, [r7, #68]	; 0x44
 8004024:	2300      	movs	r3, #0
 8004026:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004028:	2300      	movs	r3, #0
 800402a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800402c:	2300      	movs	r3, #0
 800402e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004030:	4b79      	ldr	r3, [pc, #484]	; (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 030c 	and.w	r3, r3, #12
 8004038:	2b08      	cmp	r3, #8
 800403a:	d00d      	beq.n	8004058 <HAL_RCC_GetSysClockFreq+0x40>
 800403c:	2b08      	cmp	r3, #8
 800403e:	f200 80e1 	bhi.w	8004204 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_RCC_GetSysClockFreq+0x34>
 8004046:	2b04      	cmp	r3, #4
 8004048:	d003      	beq.n	8004052 <HAL_RCC_GetSysClockFreq+0x3a>
 800404a:	e0db      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800404c:	4b73      	ldr	r3, [pc, #460]	; (800421c <HAL_RCC_GetSysClockFreq+0x204>)
 800404e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004050:	e0db      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004052:	4b73      	ldr	r3, [pc, #460]	; (8004220 <HAL_RCC_GetSysClockFreq+0x208>)
 8004054:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004056:	e0d8      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004058:	4b6f      	ldr	r3, [pc, #444]	; (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004060:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004062:	4b6d      	ldr	r3, [pc, #436]	; (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d063      	beq.n	8004136 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800406e:	4b6a      	ldr	r3, [pc, #424]	; (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	099b      	lsrs	r3, r3, #6
 8004074:	2200      	movs	r2, #0
 8004076:	63bb      	str	r3, [r7, #56]	; 0x38
 8004078:	63fa      	str	r2, [r7, #60]	; 0x3c
 800407a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004080:	633b      	str	r3, [r7, #48]	; 0x30
 8004082:	2300      	movs	r3, #0
 8004084:	637b      	str	r3, [r7, #52]	; 0x34
 8004086:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800408a:	4622      	mov	r2, r4
 800408c:	462b      	mov	r3, r5
 800408e:	f04f 0000 	mov.w	r0, #0
 8004092:	f04f 0100 	mov.w	r1, #0
 8004096:	0159      	lsls	r1, r3, #5
 8004098:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800409c:	0150      	lsls	r0, r2, #5
 800409e:	4602      	mov	r2, r0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4621      	mov	r1, r4
 80040a4:	1a51      	subs	r1, r2, r1
 80040a6:	6139      	str	r1, [r7, #16]
 80040a8:	4629      	mov	r1, r5
 80040aa:	eb63 0301 	sbc.w	r3, r3, r1
 80040ae:	617b      	str	r3, [r7, #20]
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	f04f 0300 	mov.w	r3, #0
 80040b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040bc:	4659      	mov	r1, fp
 80040be:	018b      	lsls	r3, r1, #6
 80040c0:	4651      	mov	r1, sl
 80040c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040c6:	4651      	mov	r1, sl
 80040c8:	018a      	lsls	r2, r1, #6
 80040ca:	4651      	mov	r1, sl
 80040cc:	ebb2 0801 	subs.w	r8, r2, r1
 80040d0:	4659      	mov	r1, fp
 80040d2:	eb63 0901 	sbc.w	r9, r3, r1
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040ea:	4690      	mov	r8, r2
 80040ec:	4699      	mov	r9, r3
 80040ee:	4623      	mov	r3, r4
 80040f0:	eb18 0303 	adds.w	r3, r8, r3
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	462b      	mov	r3, r5
 80040f8:	eb49 0303 	adc.w	r3, r9, r3
 80040fc:	60fb      	str	r3, [r7, #12]
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800410a:	4629      	mov	r1, r5
 800410c:	024b      	lsls	r3, r1, #9
 800410e:	4621      	mov	r1, r4
 8004110:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004114:	4621      	mov	r1, r4
 8004116:	024a      	lsls	r2, r1, #9
 8004118:	4610      	mov	r0, r2
 800411a:	4619      	mov	r1, r3
 800411c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800411e:	2200      	movs	r2, #0
 8004120:	62bb      	str	r3, [r7, #40]	; 0x28
 8004122:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004124:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004128:	f7fc f84e 	bl	80001c8 <__aeabi_uldivmod>
 800412c:	4602      	mov	r2, r0
 800412e:	460b      	mov	r3, r1
 8004130:	4613      	mov	r3, r2
 8004132:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004134:	e058      	b.n	80041e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004136:	4b38      	ldr	r3, [pc, #224]	; (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	099b      	lsrs	r3, r3, #6
 800413c:	2200      	movs	r2, #0
 800413e:	4618      	mov	r0, r3
 8004140:	4611      	mov	r1, r2
 8004142:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004146:	623b      	str	r3, [r7, #32]
 8004148:	2300      	movs	r3, #0
 800414a:	627b      	str	r3, [r7, #36]	; 0x24
 800414c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004150:	4642      	mov	r2, r8
 8004152:	464b      	mov	r3, r9
 8004154:	f04f 0000 	mov.w	r0, #0
 8004158:	f04f 0100 	mov.w	r1, #0
 800415c:	0159      	lsls	r1, r3, #5
 800415e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004162:	0150      	lsls	r0, r2, #5
 8004164:	4602      	mov	r2, r0
 8004166:	460b      	mov	r3, r1
 8004168:	4641      	mov	r1, r8
 800416a:	ebb2 0a01 	subs.w	sl, r2, r1
 800416e:	4649      	mov	r1, r9
 8004170:	eb63 0b01 	sbc.w	fp, r3, r1
 8004174:	f04f 0200 	mov.w	r2, #0
 8004178:	f04f 0300 	mov.w	r3, #0
 800417c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004180:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004184:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004188:	ebb2 040a 	subs.w	r4, r2, sl
 800418c:	eb63 050b 	sbc.w	r5, r3, fp
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	f04f 0300 	mov.w	r3, #0
 8004198:	00eb      	lsls	r3, r5, #3
 800419a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800419e:	00e2      	lsls	r2, r4, #3
 80041a0:	4614      	mov	r4, r2
 80041a2:	461d      	mov	r5, r3
 80041a4:	4643      	mov	r3, r8
 80041a6:	18e3      	adds	r3, r4, r3
 80041a8:	603b      	str	r3, [r7, #0]
 80041aa:	464b      	mov	r3, r9
 80041ac:	eb45 0303 	adc.w	r3, r5, r3
 80041b0:	607b      	str	r3, [r7, #4]
 80041b2:	f04f 0200 	mov.w	r2, #0
 80041b6:	f04f 0300 	mov.w	r3, #0
 80041ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041be:	4629      	mov	r1, r5
 80041c0:	028b      	lsls	r3, r1, #10
 80041c2:	4621      	mov	r1, r4
 80041c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041c8:	4621      	mov	r1, r4
 80041ca:	028a      	lsls	r2, r1, #10
 80041cc:	4610      	mov	r0, r2
 80041ce:	4619      	mov	r1, r3
 80041d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041d2:	2200      	movs	r2, #0
 80041d4:	61bb      	str	r3, [r7, #24]
 80041d6:	61fa      	str	r2, [r7, #28]
 80041d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041dc:	f7fb fff4 	bl	80001c8 <__aeabi_uldivmod>
 80041e0:	4602      	mov	r2, r0
 80041e2:	460b      	mov	r3, r1
 80041e4:	4613      	mov	r3, r2
 80041e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041e8:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	0c1b      	lsrs	r3, r3, #16
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	3301      	adds	r3, #1
 80041f4:	005b      	lsls	r3, r3, #1
 80041f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80041f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004200:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004202:	e002      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004204:	4b05      	ldr	r3, [pc, #20]	; (800421c <HAL_RCC_GetSysClockFreq+0x204>)
 8004206:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004208:	bf00      	nop
    }
  }
  return sysclockfreq;
 800420a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800420c:	4618      	mov	r0, r3
 800420e:	3750      	adds	r7, #80	; 0x50
 8004210:	46bd      	mov	sp, r7
 8004212:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004216:	bf00      	nop
 8004218:	40023800 	.word	0x40023800
 800421c:	00f42400 	.word	0x00f42400
 8004220:	007a1200 	.word	0x007a1200

08004224 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004228:	4b03      	ldr	r3, [pc, #12]	; (8004238 <HAL_RCC_GetHCLKFreq+0x14>)
 800422a:	681b      	ldr	r3, [r3, #0]
}
 800422c:	4618      	mov	r0, r3
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000000 	.word	0x20000000

0800423c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004240:	f7ff fff0 	bl	8004224 <HAL_RCC_GetHCLKFreq>
 8004244:	4602      	mov	r2, r0
 8004246:	4b05      	ldr	r3, [pc, #20]	; (800425c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	0a9b      	lsrs	r3, r3, #10
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	4903      	ldr	r1, [pc, #12]	; (8004260 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004252:	5ccb      	ldrb	r3, [r1, r3]
 8004254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004258:	4618      	mov	r0, r3
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40023800 	.word	0x40023800
 8004260:	08008688 	.word	0x08008688

08004264 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d105      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004288:	2b00      	cmp	r3, #0
 800428a:	d035      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800428c:	4b62      	ldr	r3, [pc, #392]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800428e:	2200      	movs	r2, #0
 8004290:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004292:	f7fc fe7d 	bl	8000f90 <HAL_GetTick>
 8004296:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004298:	e008      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800429a:	f7fc fe79 	bl	8000f90 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e0b0      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80042ac:	4b5b      	ldr	r3, [pc, #364]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1f0      	bne.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	019a      	lsls	r2, r3, #6
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	071b      	lsls	r3, r3, #28
 80042c4:	4955      	ldr	r1, [pc, #340]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80042cc:	4b52      	ldr	r3, [pc, #328]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80042ce:	2201      	movs	r2, #1
 80042d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042d2:	f7fc fe5d 	bl	8000f90 <HAL_GetTick>
 80042d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042d8:	e008      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80042da:	f7fc fe59 	bl	8000f90 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e090      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042ec:	4b4b      	ldr	r3, [pc, #300]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 8083 	beq.w	800440c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004306:	2300      	movs	r3, #0
 8004308:	60fb      	str	r3, [r7, #12]
 800430a:	4b44      	ldr	r3, [pc, #272]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	4a43      	ldr	r2, [pc, #268]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004314:	6413      	str	r3, [r2, #64]	; 0x40
 8004316:	4b41      	ldr	r3, [pc, #260]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004322:	4b3f      	ldr	r3, [pc, #252]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a3e      	ldr	r2, [pc, #248]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800432c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800432e:	f7fc fe2f 	bl	8000f90 <HAL_GetTick>
 8004332:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004334:	e008      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004336:	f7fc fe2b 	bl	8000f90 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d901      	bls.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e062      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004348:	4b35      	ldr	r3, [pc, #212]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0f0      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004354:	4b31      	ldr	r3, [pc, #196]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004358:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800435c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d02f      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	429a      	cmp	r2, r3
 8004370:	d028      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004372:	4b2a      	ldr	r3, [pc, #168]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004376:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800437a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800437c:	4b29      	ldr	r3, [pc, #164]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800437e:	2201      	movs	r2, #1
 8004380:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004382:	4b28      	ldr	r3, [pc, #160]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004388:	4a24      	ldr	r2, [pc, #144]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800438e:	4b23      	ldr	r3, [pc, #140]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b01      	cmp	r3, #1
 8004398:	d114      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800439a:	f7fc fdf9 	bl	8000f90 <HAL_GetTick>
 800439e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043a0:	e00a      	b.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043a2:	f7fc fdf5 	bl	8000f90 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e02a      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b8:	4b18      	ldr	r3, [pc, #96]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0ee      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043d0:	d10d      	bne.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80043d2:	4b12      	ldr	r3, [pc, #72]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043e6:	490d      	ldr	r1, [pc, #52]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	608b      	str	r3, [r1, #8]
 80043ec:	e005      	b.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 80043ee:	4b0b      	ldr	r3, [pc, #44]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	4a0a      	ldr	r2, [pc, #40]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043f8:	6093      	str	r3, [r2, #8]
 80043fa:	4b08      	ldr	r3, [pc, #32]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004406:	4905      	ldr	r1, [pc, #20]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004408:	4313      	orrs	r3, r2
 800440a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	42470068 	.word	0x42470068
 800441c:	40023800 	.word	0x40023800
 8004420:	40007000 	.word	0x40007000
 8004424:	42470e40 	.word	0x42470e40

08004428 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004430:	2300      	movs	r3, #0
 8004432:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d13e      	bne.n	80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004446:	4b23      	ldr	r3, [pc, #140]	; (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d005      	beq.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d12f      	bne.n	80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800445c:	4b1e      	ldr	r3, [pc, #120]	; (80044d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800445e:	617b      	str	r3, [r7, #20]
          break;
 8004460:	e02f      	b.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004462:	4b1c      	ldr	r3, [pc, #112]	; (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800446a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800446e:	d108      	bne.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004470:	4b18      	ldr	r3, [pc, #96]	; (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004478:	4a18      	ldr	r2, [pc, #96]	; (80044dc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800447a:	fbb2 f3f3 	udiv	r3, r2, r3
 800447e:	613b      	str	r3, [r7, #16]
 8004480:	e007      	b.n	8004492 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004482:	4b14      	ldr	r3, [pc, #80]	; (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800448a:	4a15      	ldr	r2, [pc, #84]	; (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800448c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004490:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004492:	4b10      	ldr	r3, [pc, #64]	; (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004494:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004498:	099b      	lsrs	r3, r3, #6
 800449a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	fb02 f303 	mul.w	r3, r2, r3
 80044a4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80044a6:	4b0b      	ldr	r3, [pc, #44]	; (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044ac:	0f1b      	lsrs	r3, r3, #28
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	68ba      	ldr	r2, [r7, #8]
 80044b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b8:	617b      	str	r3, [r7, #20]
          break;
 80044ba:	e002      	b.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	617b      	str	r3, [r7, #20]
          break;
 80044c0:	bf00      	nop
        }
      }
      break;
 80044c2:	bf00      	nop
    }
  }
  return frequency;
 80044c4:	697b      	ldr	r3, [r7, #20]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	371c      	adds	r7, #28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	40023800 	.word	0x40023800
 80044d8:	00bb8000 	.word	0x00bb8000
 80044dc:	007a1200 	.word	0x007a1200
 80044e0:	00f42400 	.word	0x00f42400

080044e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e07b      	b.n	80045ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d108      	bne.n	8004510 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004506:	d009      	beq.n	800451c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	61da      	str	r2, [r3, #28]
 800450e:	e005      	b.n	800451c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7fc fba0 	bl	8000c7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004552:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004564:	431a      	orrs	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	431a      	orrs	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	431a      	orrs	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800458c:	431a      	orrs	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004596:	431a      	orrs	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045a0:	ea42 0103 	orr.w	r1, r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	430a      	orrs	r2, r1
 80045b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	0c1b      	lsrs	r3, r3, #16
 80045ba:	f003 0104 	and.w	r1, r3, #4
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c2:	f003 0210 	and.w	r2, r3, #16
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69da      	ldr	r2, [r3, #28]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b082      	sub	sp, #8
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e041      	b.n	800468c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	d106      	bne.n	8004622 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f7fc fb75 	bl	8000d0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2202      	movs	r2, #2
 8004626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3304      	adds	r3, #4
 8004632:	4619      	mov	r1, r3
 8004634:	4610      	mov	r0, r2
 8004636:	f000 f99f 	bl	8004978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800468a:	2300      	movs	r3, #0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3708      	adds	r7, #8
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d001      	beq.n	80046ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e046      	b.n	800473a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a23      	ldr	r2, [pc, #140]	; (8004748 <HAL_TIM_Base_Start+0xb4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d022      	beq.n	8004704 <HAL_TIM_Base_Start+0x70>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c6:	d01d      	beq.n	8004704 <HAL_TIM_Base_Start+0x70>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a1f      	ldr	r2, [pc, #124]	; (800474c <HAL_TIM_Base_Start+0xb8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d018      	beq.n	8004704 <HAL_TIM_Base_Start+0x70>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a1e      	ldr	r2, [pc, #120]	; (8004750 <HAL_TIM_Base_Start+0xbc>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d013      	beq.n	8004704 <HAL_TIM_Base_Start+0x70>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a1c      	ldr	r2, [pc, #112]	; (8004754 <HAL_TIM_Base_Start+0xc0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d00e      	beq.n	8004704 <HAL_TIM_Base_Start+0x70>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a1b      	ldr	r2, [pc, #108]	; (8004758 <HAL_TIM_Base_Start+0xc4>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d009      	beq.n	8004704 <HAL_TIM_Base_Start+0x70>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a19      	ldr	r2, [pc, #100]	; (800475c <HAL_TIM_Base_Start+0xc8>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d004      	beq.n	8004704 <HAL_TIM_Base_Start+0x70>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a18      	ldr	r2, [pc, #96]	; (8004760 <HAL_TIM_Base_Start+0xcc>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d111      	bne.n	8004728 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2b06      	cmp	r3, #6
 8004714:	d010      	beq.n	8004738 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0201 	orr.w	r2, r2, #1
 8004724:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004726:	e007      	b.n	8004738 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0201 	orr.w	r2, r2, #1
 8004736:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	40010000 	.word	0x40010000
 800474c:	40000400 	.word	0x40000400
 8004750:	40000800 	.word	0x40000800
 8004754:	40000c00 	.word	0x40000c00
 8004758:	40010400 	.word	0x40010400
 800475c:	40014000 	.word	0x40014000
 8004760:	40001800 	.word	0x40001800

08004764 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800476e:	2300      	movs	r3, #0
 8004770:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_TIM_ConfigClockSource+0x1c>
 800477c:	2302      	movs	r3, #2
 800477e:	e0b4      	b.n	80048ea <HAL_TIM_ConfigClockSource+0x186>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800479e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047b8:	d03e      	beq.n	8004838 <HAL_TIM_ConfigClockSource+0xd4>
 80047ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047be:	f200 8087 	bhi.w	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c6:	f000 8086 	beq.w	80048d6 <HAL_TIM_ConfigClockSource+0x172>
 80047ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ce:	d87f      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047d0:	2b70      	cmp	r3, #112	; 0x70
 80047d2:	d01a      	beq.n	800480a <HAL_TIM_ConfigClockSource+0xa6>
 80047d4:	2b70      	cmp	r3, #112	; 0x70
 80047d6:	d87b      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047d8:	2b60      	cmp	r3, #96	; 0x60
 80047da:	d050      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x11a>
 80047dc:	2b60      	cmp	r3, #96	; 0x60
 80047de:	d877      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047e0:	2b50      	cmp	r3, #80	; 0x50
 80047e2:	d03c      	beq.n	800485e <HAL_TIM_ConfigClockSource+0xfa>
 80047e4:	2b50      	cmp	r3, #80	; 0x50
 80047e6:	d873      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047e8:	2b40      	cmp	r3, #64	; 0x40
 80047ea:	d058      	beq.n	800489e <HAL_TIM_ConfigClockSource+0x13a>
 80047ec:	2b40      	cmp	r3, #64	; 0x40
 80047ee:	d86f      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047f0:	2b30      	cmp	r3, #48	; 0x30
 80047f2:	d064      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 80047f4:	2b30      	cmp	r3, #48	; 0x30
 80047f6:	d86b      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047f8:	2b20      	cmp	r3, #32
 80047fa:	d060      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	d867      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b00      	cmp	r3, #0
 8004802:	d05c      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 8004804:	2b10      	cmp	r3, #16
 8004806:	d05a      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 8004808:	e062      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6818      	ldr	r0, [r3, #0]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	6899      	ldr	r1, [r3, #8]
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f000 fa58 	bl	8004cce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800482c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	609a      	str	r2, [r3, #8]
      break;
 8004836:	e04f      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6818      	ldr	r0, [r3, #0]
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	6899      	ldr	r1, [r3, #8]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f000 fa41 	bl	8004cce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800485a:	609a      	str	r2, [r3, #8]
      break;
 800485c:	e03c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6818      	ldr	r0, [r3, #0]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	6859      	ldr	r1, [r3, #4]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	461a      	mov	r2, r3
 800486c:	f000 f9b5 	bl	8004bda <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2150      	movs	r1, #80	; 0x50
 8004876:	4618      	mov	r0, r3
 8004878:	f000 fa0e 	bl	8004c98 <TIM_ITRx_SetConfig>
      break;
 800487c:	e02c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6818      	ldr	r0, [r3, #0]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	6859      	ldr	r1, [r3, #4]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	461a      	mov	r2, r3
 800488c:	f000 f9d4 	bl	8004c38 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2160      	movs	r1, #96	; 0x60
 8004896:	4618      	mov	r0, r3
 8004898:	f000 f9fe 	bl	8004c98 <TIM_ITRx_SetConfig>
      break;
 800489c:	e01c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6818      	ldr	r0, [r3, #0]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	6859      	ldr	r1, [r3, #4]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	461a      	mov	r2, r3
 80048ac:	f000 f995 	bl	8004bda <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2140      	movs	r1, #64	; 0x40
 80048b6:	4618      	mov	r0, r3
 80048b8:	f000 f9ee 	bl	8004c98 <TIM_ITRx_SetConfig>
      break;
 80048bc:	e00c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4619      	mov	r1, r3
 80048c8:	4610      	mov	r0, r2
 80048ca:	f000 f9e5 	bl	8004c98 <TIM_ITRx_SetConfig>
      break;
 80048ce:	e003      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	73fb      	strb	r3, [r7, #15]
      break;
 80048d4:	e000      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b082      	sub	sp, #8
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
 80048fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004902:	2b01      	cmp	r3, #1
 8004904:	d101      	bne.n	800490a <HAL_TIM_SlaveConfigSynchro+0x18>
 8004906:	2302      	movs	r3, #2
 8004908:	e031      	b.n	800496e <HAL_TIM_SlaveConfigSynchro+0x7c>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2202      	movs	r2, #2
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800491a:	6839      	ldr	r1, [r7, #0]
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 f8cb 	bl	8004ab8 <TIM_SlaveTimer_SetConfig>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d009      	beq.n	800493c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e018      	b.n	800496e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800494a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800495a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
	...

08004978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a40      	ldr	r2, [pc, #256]	; (8004a8c <TIM_Base_SetConfig+0x114>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d013      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004996:	d00f      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a3d      	ldr	r2, [pc, #244]	; (8004a90 <TIM_Base_SetConfig+0x118>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d00b      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a3c      	ldr	r2, [pc, #240]	; (8004a94 <TIM_Base_SetConfig+0x11c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d007      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a3b      	ldr	r2, [pc, #236]	; (8004a98 <TIM_Base_SetConfig+0x120>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d003      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a3a      	ldr	r2, [pc, #232]	; (8004a9c <TIM_Base_SetConfig+0x124>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d108      	bne.n	80049ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a2f      	ldr	r2, [pc, #188]	; (8004a8c <TIM_Base_SetConfig+0x114>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d02b      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049d8:	d027      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a2c      	ldr	r2, [pc, #176]	; (8004a90 <TIM_Base_SetConfig+0x118>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d023      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a2b      	ldr	r2, [pc, #172]	; (8004a94 <TIM_Base_SetConfig+0x11c>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d01f      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a2a      	ldr	r2, [pc, #168]	; (8004a98 <TIM_Base_SetConfig+0x120>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d01b      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a29      	ldr	r2, [pc, #164]	; (8004a9c <TIM_Base_SetConfig+0x124>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d017      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a28      	ldr	r2, [pc, #160]	; (8004aa0 <TIM_Base_SetConfig+0x128>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d013      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a27      	ldr	r2, [pc, #156]	; (8004aa4 <TIM_Base_SetConfig+0x12c>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d00f      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a26      	ldr	r2, [pc, #152]	; (8004aa8 <TIM_Base_SetConfig+0x130>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00b      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a25      	ldr	r2, [pc, #148]	; (8004aac <TIM_Base_SetConfig+0x134>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d007      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a24      	ldr	r2, [pc, #144]	; (8004ab0 <TIM_Base_SetConfig+0x138>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d003      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a23      	ldr	r2, [pc, #140]	; (8004ab4 <TIM_Base_SetConfig+0x13c>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d108      	bne.n	8004a3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	689a      	ldr	r2, [r3, #8]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a0a      	ldr	r2, [pc, #40]	; (8004a8c <TIM_Base_SetConfig+0x114>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d003      	beq.n	8004a70 <TIM_Base_SetConfig+0xf8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a0c      	ldr	r2, [pc, #48]	; (8004a9c <TIM_Base_SetConfig+0x124>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d103      	bne.n	8004a78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	615a      	str	r2, [r3, #20]
}
 8004a7e:	bf00      	nop
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	40010000 	.word	0x40010000
 8004a90:	40000400 	.word	0x40000400
 8004a94:	40000800 	.word	0x40000800
 8004a98:	40000c00 	.word	0x40000c00
 8004a9c:	40010400 	.word	0x40010400
 8004aa0:	40014000 	.word	0x40014000
 8004aa4:	40014400 	.word	0x40014400
 8004aa8:	40014800 	.word	0x40014800
 8004aac:	40001800 	.word	0x40001800
 8004ab0:	40001c00 	.word	0x40001c00
 8004ab4:	40002000 	.word	0x40002000

08004ab8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ad4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	f023 0307 	bic.w	r3, r3, #7
 8004ae6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	2b70      	cmp	r3, #112	; 0x70
 8004b00:	d01a      	beq.n	8004b38 <TIM_SlaveTimer_SetConfig+0x80>
 8004b02:	2b70      	cmp	r3, #112	; 0x70
 8004b04:	d860      	bhi.n	8004bc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004b06:	2b60      	cmp	r3, #96	; 0x60
 8004b08:	d054      	beq.n	8004bb4 <TIM_SlaveTimer_SetConfig+0xfc>
 8004b0a:	2b60      	cmp	r3, #96	; 0x60
 8004b0c:	d85c      	bhi.n	8004bc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004b0e:	2b50      	cmp	r3, #80	; 0x50
 8004b10:	d046      	beq.n	8004ba0 <TIM_SlaveTimer_SetConfig+0xe8>
 8004b12:	2b50      	cmp	r3, #80	; 0x50
 8004b14:	d858      	bhi.n	8004bc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004b16:	2b40      	cmp	r3, #64	; 0x40
 8004b18:	d019      	beq.n	8004b4e <TIM_SlaveTimer_SetConfig+0x96>
 8004b1a:	2b40      	cmp	r3, #64	; 0x40
 8004b1c:	d854      	bhi.n	8004bc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004b1e:	2b30      	cmp	r3, #48	; 0x30
 8004b20:	d055      	beq.n	8004bce <TIM_SlaveTimer_SetConfig+0x116>
 8004b22:	2b30      	cmp	r3, #48	; 0x30
 8004b24:	d850      	bhi.n	8004bc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004b26:	2b20      	cmp	r3, #32
 8004b28:	d051      	beq.n	8004bce <TIM_SlaveTimer_SetConfig+0x116>
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	d84c      	bhi.n	8004bc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d04d      	beq.n	8004bce <TIM_SlaveTimer_SetConfig+0x116>
 8004b32:	2b10      	cmp	r3, #16
 8004b34:	d04b      	beq.n	8004bce <TIM_SlaveTimer_SetConfig+0x116>
 8004b36:	e047      	b.n	8004bc8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6818      	ldr	r0, [r3, #0]
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	68d9      	ldr	r1, [r3, #12]
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	f000 f8c1 	bl	8004cce <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8004b4c:	e040      	b.n	8004bd0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b05      	cmp	r3, #5
 8004b54:	d101      	bne.n	8004b5a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e03b      	b.n	8004bd2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6a1a      	ldr	r2, [r3, #32]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0201 	bic.w	r2, r2, #1
 8004b70:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b80:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	68ba      	ldr	r2, [r7, #8]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	621a      	str	r2, [r3, #32]
      break;
 8004b9e:	e017      	b.n	8004bd0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6818      	ldr	r0, [r3, #0]
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	6899      	ldr	r1, [r3, #8]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	461a      	mov	r2, r3
 8004bae:	f000 f814 	bl	8004bda <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8004bb2:	e00d      	b.n	8004bd0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6818      	ldr	r0, [r3, #0]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	6899      	ldr	r1, [r3, #8]
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	f000 f839 	bl	8004c38 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8004bc6:	e003      	b.n	8004bd0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	75fb      	strb	r3, [r7, #23]
      break;
 8004bcc:	e000      	b.n	8004bd0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004bce:	bf00      	nop
  }

  return status;
 8004bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3718      	adds	r7, #24
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b087      	sub	sp, #28
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	60f8      	str	r0, [r7, #12]
 8004be2:	60b9      	str	r1, [r7, #8]
 8004be4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	f023 0201 	bic.w	r2, r3, #1
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f023 030a 	bic.w	r3, r3, #10
 8004c16:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	621a      	str	r2, [r3, #32]
}
 8004c2c:	bf00      	nop
 8004c2e:	371c      	adds	r7, #28
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a1b      	ldr	r3, [r3, #32]
 8004c48:	f023 0210 	bic.w	r2, r3, #16
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	031b      	lsls	r3, r3, #12
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	621a      	str	r2, [r3, #32]
}
 8004c8c:	bf00      	nop
 8004c8e:	371c      	adds	r7, #28
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	f043 0307 	orr.w	r3, r3, #7
 8004cba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	609a      	str	r2, [r3, #8]
}
 8004cc2:	bf00      	nop
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b087      	sub	sp, #28
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
 8004cda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ce8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	021a      	lsls	r2, r3, #8
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	609a      	str	r2, [r3, #8]
}
 8004d02:	bf00      	nop
 8004d04:	371c      	adds	r7, #28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
	...

08004d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d24:	2302      	movs	r3, #2
 8004d26:	e05a      	b.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a21      	ldr	r2, [pc, #132]	; (8004dec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d022      	beq.n	8004db2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d74:	d01d      	beq.n	8004db2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a1d      	ldr	r2, [pc, #116]	; (8004df0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d018      	beq.n	8004db2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a1b      	ldr	r2, [pc, #108]	; (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d013      	beq.n	8004db2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a1a      	ldr	r2, [pc, #104]	; (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d00e      	beq.n	8004db2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a18      	ldr	r2, [pc, #96]	; (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d009      	beq.n	8004db2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a17      	ldr	r2, [pc, #92]	; (8004e00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d004      	beq.n	8004db2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a15      	ldr	r2, [pc, #84]	; (8004e04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d10c      	bne.n	8004dcc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004db8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3714      	adds	r7, #20
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	40010000 	.word	0x40010000
 8004df0:	40000400 	.word	0x40000400
 8004df4:	40000800 	.word	0x40000800
 8004df8:	40000c00 	.word	0x40000c00
 8004dfc:	40010400 	.word	0x40010400
 8004e00:	40014000 	.word	0x40014000
 8004e04:	40001800 	.word	0x40001800

08004e08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e08:	b084      	sub	sp, #16
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b084      	sub	sp, #16
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
 8004e12:	f107 001c 	add.w	r0, r7, #28
 8004e16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d122      	bne.n	8004e66 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e24:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004e34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004e48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d105      	bne.n	8004e5a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 f9c0 	bl	80051e0 <USB_CoreReset>
 8004e60:	4603      	mov	r3, r0
 8004e62:	73fb      	strb	r3, [r7, #15]
 8004e64:	e01a      	b.n	8004e9c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f9b4 	bl	80051e0 <USB_CoreReset>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004e7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d106      	bne.n	8004e90 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e86:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	639a      	str	r2, [r3, #56]	; 0x38
 8004e8e:	e005      	b.n	8004e9c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e94:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d10b      	bne.n	8004eba <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f043 0206 	orr.w	r2, r3, #6
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f043 0220 	orr.w	r2, r3, #32
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ec6:	b004      	add	sp, #16
 8004ec8:	4770      	bx	lr

08004eca <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f043 0201 	orr.w	r2, r3, #1
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f023 0201 	bic.w	r2, r3, #1
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr

08004f0e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	460b      	mov	r3, r1
 8004f18:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d115      	bne.n	8004f5c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004f3c:	2001      	movs	r0, #1
 8004f3e:	f7fc f833 	bl	8000fa8 <HAL_Delay>
      ms++;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	3301      	adds	r3, #1
 8004f46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f93a 	bl	80051c2 <USB_GetMode>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d01e      	beq.n	8004f92 <USB_SetCurrentMode+0x84>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b31      	cmp	r3, #49	; 0x31
 8004f58:	d9f0      	bls.n	8004f3c <USB_SetCurrentMode+0x2e>
 8004f5a:	e01a      	b.n	8004f92 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004f5c:	78fb      	ldrb	r3, [r7, #3]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d115      	bne.n	8004f8e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004f6e:	2001      	movs	r0, #1
 8004f70:	f7fc f81a 	bl	8000fa8 <HAL_Delay>
      ms++;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	3301      	adds	r3, #1
 8004f78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f921 	bl	80051c2 <USB_GetMode>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d005      	beq.n	8004f92 <USB_SetCurrentMode+0x84>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b31      	cmp	r3, #49	; 0x31
 8004f8a:	d9f0      	bls.n	8004f6e <USB_SetCurrentMode+0x60>
 8004f8c:	e001      	b.n	8004f92 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e005      	b.n	8004f9e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2b32      	cmp	r3, #50	; 0x32
 8004f96:	d101      	bne.n	8004f9c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e000      	b.n	8004f9e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	3301      	adds	r3, #1
 8004fba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4a13      	ldr	r2, [pc, #76]	; (800500c <USB_FlushTxFifo+0x64>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d901      	bls.n	8004fc8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e01b      	b.n	8005000 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	daf2      	bge.n	8004fb6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	019b      	lsls	r3, r3, #6
 8004fd8:	f043 0220 	orr.w	r2, r3, #32
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4a08      	ldr	r2, [pc, #32]	; (800500c <USB_FlushTxFifo+0x64>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d901      	bls.n	8004ff2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e006      	b.n	8005000 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f003 0320 	and.w	r3, r3, #32
 8004ffa:	2b20      	cmp	r3, #32
 8004ffc:	d0f0      	beq.n	8004fe0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	00030d40 	.word	0x00030d40

08005010 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3301      	adds	r3, #1
 8005020:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	4a11      	ldr	r2, [pc, #68]	; (800506c <USB_FlushRxFifo+0x5c>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d901      	bls.n	800502e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e018      	b.n	8005060 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	2b00      	cmp	r3, #0
 8005034:	daf2      	bge.n	800501c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005036:	2300      	movs	r3, #0
 8005038:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2210      	movs	r2, #16
 800503e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	3301      	adds	r3, #1
 8005044:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	4a08      	ldr	r2, [pc, #32]	; (800506c <USB_FlushRxFifo+0x5c>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d901      	bls.n	8005052 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e006      	b.n	8005060 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	f003 0310 	and.w	r3, r3, #16
 800505a:	2b10      	cmp	r3, #16
 800505c:	d0f0      	beq.n	8005040 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	00030d40 	.word	0x00030d40

08005070 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005070:	b480      	push	{r7}
 8005072:	b089      	sub	sp, #36	; 0x24
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	4611      	mov	r1, r2
 800507c:	461a      	mov	r2, r3
 800507e:	460b      	mov	r3, r1
 8005080:	71fb      	strb	r3, [r7, #7]
 8005082:	4613      	mov	r3, r2
 8005084:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800508e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005092:	2b00      	cmp	r3, #0
 8005094:	d123      	bne.n	80050de <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005096:	88bb      	ldrh	r3, [r7, #4]
 8005098:	3303      	adds	r3, #3
 800509a:	089b      	lsrs	r3, r3, #2
 800509c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800509e:	2300      	movs	r3, #0
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	e018      	b.n	80050d6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80050a4:	79fb      	ldrb	r3, [r7, #7]
 80050a6:	031a      	lsls	r2, r3, #12
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	4413      	add	r3, r2
 80050ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050b0:	461a      	mov	r2, r3
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	3301      	adds	r3, #1
 80050bc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	3301      	adds	r3, #1
 80050c2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	3301      	adds	r3, #1
 80050c8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	3301      	adds	r3, #1
 80050ce:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	3301      	adds	r3, #1
 80050d4:	61bb      	str	r3, [r7, #24]
 80050d6:	69ba      	ldr	r2, [r7, #24]
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d3e2      	bcc.n	80050a4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3724      	adds	r7, #36	; 0x24
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b08b      	sub	sp, #44	; 0x2c
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	4613      	mov	r3, r2
 80050f8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005102:	88fb      	ldrh	r3, [r7, #6]
 8005104:	089b      	lsrs	r3, r3, #2
 8005106:	b29b      	uxth	r3, r3
 8005108:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800510a:	88fb      	ldrh	r3, [r7, #6]
 800510c:	f003 0303 	and.w	r3, r3, #3
 8005110:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005112:	2300      	movs	r3, #0
 8005114:	623b      	str	r3, [r7, #32]
 8005116:	e014      	b.n	8005142 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005122:	601a      	str	r2, [r3, #0]
    pDest++;
 8005124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005126:	3301      	adds	r3, #1
 8005128:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800512a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512c:	3301      	adds	r3, #1
 800512e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005132:	3301      	adds	r3, #1
 8005134:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005138:	3301      	adds	r3, #1
 800513a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800513c:	6a3b      	ldr	r3, [r7, #32]
 800513e:	3301      	adds	r3, #1
 8005140:	623b      	str	r3, [r7, #32]
 8005142:	6a3a      	ldr	r2, [r7, #32]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	429a      	cmp	r2, r3
 8005148:	d3e6      	bcc.n	8005118 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800514a:	8bfb      	ldrh	r3, [r7, #30]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d01e      	beq.n	800518e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800515a:	461a      	mov	r2, r3
 800515c:	f107 0310 	add.w	r3, r7, #16
 8005160:	6812      	ldr	r2, [r2, #0]
 8005162:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	b2db      	uxtb	r3, r3
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	fa22 f303 	lsr.w	r3, r2, r3
 8005170:	b2da      	uxtb	r2, r3
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	701a      	strb	r2, [r3, #0]
      i++;
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	3301      	adds	r3, #1
 800517a:	623b      	str	r3, [r7, #32]
      pDest++;
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	3301      	adds	r3, #1
 8005180:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005182:	8bfb      	ldrh	r3, [r7, #30]
 8005184:	3b01      	subs	r3, #1
 8005186:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005188:	8bfb      	ldrh	r3, [r7, #30]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1ea      	bne.n	8005164 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005190:	4618      	mov	r0, r3
 8005192:	372c      	adds	r7, #44	; 0x2c
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	4013      	ands	r3, r2
 80051b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80051b4:	68fb      	ldr	r3, [r7, #12]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b083      	sub	sp, #12
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	f003 0301 	and.w	r3, r3, #1
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
	...

080051e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	3301      	adds	r3, #1
 80051f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	4a13      	ldr	r2, [pc, #76]	; (8005244 <USB_CoreReset+0x64>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d901      	bls.n	80051fe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e01b      	b.n	8005236 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	2b00      	cmp	r3, #0
 8005204:	daf2      	bge.n	80051ec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005206:	2300      	movs	r3, #0
 8005208:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f043 0201 	orr.w	r2, r3, #1
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3301      	adds	r3, #1
 800521a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	4a09      	ldr	r2, [pc, #36]	; (8005244 <USB_CoreReset+0x64>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d901      	bls.n	8005228 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e006      	b.n	8005236 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	2b01      	cmp	r3, #1
 8005232:	d0f0      	beq.n	8005216 <USB_CoreReset+0x36>

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	00030d40 	.word	0x00030d40

08005248 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005248:	b084      	sub	sp, #16
 800524a:	b580      	push	{r7, lr}
 800524c:	b086      	sub	sp, #24
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005256:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800525a:	2300      	movs	r3, #0
 800525c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005268:	461a      	mov	r2, r3
 800526a:	2300      	movs	r3, #0
 800526c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005272:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800527e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800529a:	2b00      	cmp	r3, #0
 800529c:	d018      	beq.n	80052d0 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800529e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d10a      	bne.n	80052ba <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052b2:	f043 0304 	orr.w	r3, r3, #4
 80052b6:	6013      	str	r3, [r2, #0]
 80052b8:	e014      	b.n	80052e4 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052c8:	f023 0304 	bic.w	r3, r3, #4
 80052cc:	6013      	str	r3, [r2, #0]
 80052ce:	e009      	b.n	80052e4 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052de:	f023 0304 	bic.w	r3, r3, #4
 80052e2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80052e4:	2110      	movs	r1, #16
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7ff fe5e 	bl	8004fa8 <USB_FlushTxFifo>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f7ff fe8a 	bl	8005010 <USB_FlushRxFifo>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005306:	2300      	movs	r3, #0
 8005308:	613b      	str	r3, [r7, #16]
 800530a:	e015      	b.n	8005338 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	015a      	lsls	r2, r3, #5
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	4413      	add	r3, r2
 8005314:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005318:	461a      	mov	r2, r3
 800531a:	f04f 33ff 	mov.w	r3, #4294967295
 800531e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4413      	add	r3, r2
 8005328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800532c:	461a      	mov	r2, r3
 800532e:	2300      	movs	r3, #0
 8005330:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	3301      	adds	r3, #1
 8005336:	613b      	str	r3, [r7, #16]
 8005338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800533a:	693a      	ldr	r2, [r7, #16]
 800533c:	429a      	cmp	r2, r3
 800533e:	d3e5      	bcc.n	800530c <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f04f 32ff 	mov.w	r2, #4294967295
 800534c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00b      	beq.n	8005372 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005360:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a13      	ldr	r2, [pc, #76]	; (80053b4 <USB_HostInit+0x16c>)
 8005366:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a13      	ldr	r2, [pc, #76]	; (80053b8 <USB_HostInit+0x170>)
 800536c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005370:	e009      	b.n	8005386 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2280      	movs	r2, #128	; 0x80
 8005376:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a10      	ldr	r2, [pc, #64]	; (80053bc <USB_HostInit+0x174>)
 800537c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a0f      	ldr	r2, [pc, #60]	; (80053c0 <USB_HostInit+0x178>)
 8005382:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005388:	2b00      	cmp	r3, #0
 800538a:	d105      	bne.n	8005398 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	f043 0210 	orr.w	r2, r3, #16
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	699a      	ldr	r2, [r3, #24]
 800539c:	4b09      	ldr	r3, [pc, #36]	; (80053c4 <USB_HostInit+0x17c>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80053a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3718      	adds	r7, #24
 80053aa:	46bd      	mov	sp, r7
 80053ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053b0:	b004      	add	sp, #16
 80053b2:	4770      	bx	lr
 80053b4:	01000200 	.word	0x01000200
 80053b8:	00e00300 	.word	0x00e00300
 80053bc:	00600080 	.word	0x00600080
 80053c0:	004000e0 	.word	0x004000e0
 80053c4:	a3200008 	.word	0xa3200008

080053c8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80053e6:	f023 0303 	bic.w	r3, r3, #3
 80053ea:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	78fb      	ldrb	r3, [r7, #3]
 80053f6:	f003 0303 	and.w	r3, r3, #3
 80053fa:	68f9      	ldr	r1, [r7, #12]
 80053fc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005400:	4313      	orrs	r3, r2
 8005402:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005404:	78fb      	ldrb	r3, [r7, #3]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d107      	bne.n	800541a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005410:	461a      	mov	r2, r3
 8005412:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005416:	6053      	str	r3, [r2, #4]
 8005418:	e009      	b.n	800542e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800541a:	78fb      	ldrb	r3, [r7, #3]
 800541c:	2b02      	cmp	r3, #2
 800541e:	d106      	bne.n	800542e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005426:	461a      	mov	r2, r3
 8005428:	f241 7370 	movw	r3, #6000	; 0x1770
 800542c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	3714      	adds	r7, #20
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800545c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005466:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800546a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800546c:	2064      	movs	r0, #100	; 0x64
 800546e:	f7fb fd9b 	bl	8000fa8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800547a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800547e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005480:	200a      	movs	r0, #10
 8005482:	f7fb fd91 	bl	8000fa8 <HAL_Delay>

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	460b      	mov	r3, r1
 800549a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80054a0:	2300      	movs	r3, #0
 80054a2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80054b4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d109      	bne.n	80054d4 <USB_DriveVbus+0x44>
 80054c0:	78fb      	ldrb	r3, [r7, #3]
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d106      	bne.n	80054d4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80054ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80054d2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054de:	d109      	bne.n	80054f4 <USB_DriveVbus+0x64>
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d106      	bne.n	80054f4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80054ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054f2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005502:	b480      	push	{r7}
 8005504:	b085      	sub	sp, #20
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800550e:	2300      	movs	r3, #0
 8005510:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	0c5b      	lsrs	r3, r3, #17
 8005520:	f003 0303 	and.w	r3, r3, #3
}
 8005524:	4618      	mov	r0, r3
 8005526:	3714      	adds	r7, #20
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	b29b      	uxth	r3, r3
}
 8005546:	4618      	mov	r0, r3
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
	...

08005554 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b088      	sub	sp, #32
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	4608      	mov	r0, r1
 800555e:	4611      	mov	r1, r2
 8005560:	461a      	mov	r2, r3
 8005562:	4603      	mov	r3, r0
 8005564:	70fb      	strb	r3, [r7, #3]
 8005566:	460b      	mov	r3, r1
 8005568:	70bb      	strb	r3, [r7, #2]
 800556a:	4613      	mov	r3, r2
 800556c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005576:	78fb      	ldrb	r3, [r7, #3]
 8005578:	015a      	lsls	r2, r3, #5
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	4413      	add	r3, r2
 800557e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005582:	461a      	mov	r2, r3
 8005584:	f04f 33ff 	mov.w	r3, #4294967295
 8005588:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800558a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800558e:	2b03      	cmp	r3, #3
 8005590:	d87e      	bhi.n	8005690 <USB_HC_Init+0x13c>
 8005592:	a201      	add	r2, pc, #4	; (adr r2, 8005598 <USB_HC_Init+0x44>)
 8005594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005598:	080055a9 	.word	0x080055a9
 800559c:	08005653 	.word	0x08005653
 80055a0:	080055a9 	.word	0x080055a9
 80055a4:	08005615 	.word	0x08005615
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80055a8:	78fb      	ldrb	r3, [r7, #3]
 80055aa:	015a      	lsls	r2, r3, #5
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	4413      	add	r3, r2
 80055b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055b4:	461a      	mov	r2, r3
 80055b6:	f240 439d 	movw	r3, #1181	; 0x49d
 80055ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80055bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	da10      	bge.n	80055e6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80055c4:	78fb      	ldrb	r3, [r7, #3]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	78fa      	ldrb	r2, [r7, #3]
 80055d4:	0151      	lsls	r1, r2, #5
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	440a      	add	r2, r1
 80055da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055e2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80055e4:	e057      	b.n	8005696 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d051      	beq.n	8005696 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80055f2:	78fb      	ldrb	r3, [r7, #3]
 80055f4:	015a      	lsls	r2, r3, #5
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	4413      	add	r3, r2
 80055fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	78fa      	ldrb	r2, [r7, #3]
 8005602:	0151      	lsls	r1, r2, #5
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	440a      	add	r2, r1
 8005608:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800560c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005610:	60d3      	str	r3, [r2, #12]
      break;
 8005612:	e040      	b.n	8005696 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005614:	78fb      	ldrb	r3, [r7, #3]
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	4413      	add	r3, r2
 800561c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005620:	461a      	mov	r2, r3
 8005622:	f240 639d 	movw	r3, #1693	; 0x69d
 8005626:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005628:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800562c:	2b00      	cmp	r3, #0
 800562e:	da34      	bge.n	800569a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	015a      	lsls	r2, r3, #5
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	4413      	add	r3, r2
 8005638:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	78fa      	ldrb	r2, [r7, #3]
 8005640:	0151      	lsls	r1, r2, #5
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	440a      	add	r2, r1
 8005646:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800564a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800564e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005650:	e023      	b.n	800569a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005652:	78fb      	ldrb	r3, [r7, #3]
 8005654:	015a      	lsls	r2, r3, #5
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	4413      	add	r3, r2
 800565a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800565e:	461a      	mov	r2, r3
 8005660:	f240 2325 	movw	r3, #549	; 0x225
 8005664:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005666:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800566a:	2b00      	cmp	r3, #0
 800566c:	da17      	bge.n	800569e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800566e:	78fb      	ldrb	r3, [r7, #3]
 8005670:	015a      	lsls	r2, r3, #5
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	4413      	add	r3, r2
 8005676:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	78fa      	ldrb	r2, [r7, #3]
 800567e:	0151      	lsls	r1, r2, #5
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	440a      	add	r2, r1
 8005684:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005688:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800568c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800568e:	e006      	b.n	800569e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	77fb      	strb	r3, [r7, #31]
      break;
 8005694:	e004      	b.n	80056a0 <USB_HC_Init+0x14c>
      break;
 8005696:	bf00      	nop
 8005698:	e002      	b.n	80056a0 <USB_HC_Init+0x14c>
      break;
 800569a:	bf00      	nop
 800569c:	e000      	b.n	80056a0 <USB_HC_Init+0x14c>
      break;
 800569e:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80056a0:	78fb      	ldrb	r3, [r7, #3]
 80056a2:	015a      	lsls	r2, r3, #5
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	4413      	add	r3, r2
 80056a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	78fa      	ldrb	r2, [r7, #3]
 80056b0:	0151      	lsls	r1, r2, #5
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	440a      	add	r2, r1
 80056b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056ba:	f043 0302 	orr.w	r3, r3, #2
 80056be:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80056c6:	699a      	ldr	r2, [r3, #24]
 80056c8:	78fb      	ldrb	r3, [r7, #3]
 80056ca:	f003 030f 	and.w	r3, r3, #15
 80056ce:	2101      	movs	r1, #1
 80056d0:	fa01 f303 	lsl.w	r3, r1, r3
 80056d4:	6939      	ldr	r1, [r7, #16]
 80056d6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80056da:	4313      	orrs	r3, r2
 80056dc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80056ea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	da03      	bge.n	80056fa <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80056f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056f6:	61bb      	str	r3, [r7, #24]
 80056f8:	e001      	b.n	80056fe <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80056fa:	2300      	movs	r3, #0
 80056fc:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7ff feff 	bl	8005502 <USB_GetHostSpeed>
 8005704:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005706:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800570a:	2b02      	cmp	r3, #2
 800570c:	d106      	bne.n	800571c <USB_HC_Init+0x1c8>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2b02      	cmp	r3, #2
 8005712:	d003      	beq.n	800571c <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005714:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005718:	617b      	str	r3, [r7, #20]
 800571a:	e001      	b.n	8005720 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005720:	787b      	ldrb	r3, [r7, #1]
 8005722:	059b      	lsls	r3, r3, #22
 8005724:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005728:	78bb      	ldrb	r3, [r7, #2]
 800572a:	02db      	lsls	r3, r3, #11
 800572c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005730:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005732:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005736:	049b      	lsls	r3, r3, #18
 8005738:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800573c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800573e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005740:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005744:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	0159      	lsls	r1, r3, #5
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	440b      	add	r3, r1
 8005752:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005756:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800575c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800575e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005762:	2b03      	cmp	r3, #3
 8005764:	d003      	beq.n	800576e <USB_HC_Init+0x21a>
 8005766:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800576a:	2b01      	cmp	r3, #1
 800576c:	d10f      	bne.n	800578e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800576e:	78fb      	ldrb	r3, [r7, #3]
 8005770:	015a      	lsls	r2, r3, #5
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	4413      	add	r3, r2
 8005776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	78fa      	ldrb	r2, [r7, #3]
 800577e:	0151      	lsls	r1, r2, #5
 8005780:	693a      	ldr	r2, [r7, #16]
 8005782:	440a      	add	r2, r1
 8005784:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005788:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800578c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800578e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005790:	4618      	mov	r0, r3
 8005792:	3720      	adds	r7, #32
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b08c      	sub	sp, #48	; 0x30
 800579c:	af02      	add	r7, sp, #8
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	4613      	mov	r3, r2
 80057a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	785b      	ldrb	r3, [r3, #1]
 80057ae:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80057b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057b4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d02d      	beq.n	800581e <USB_HC_StartXfer+0x86>
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	791b      	ldrb	r3, [r3, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d129      	bne.n	800581e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80057ca:	79fb      	ldrb	r3, [r7, #7]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d117      	bne.n	8005800 <USB_HC_StartXfer+0x68>
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	79db      	ldrb	r3, [r3, #7]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <USB_HC_StartXfer+0x48>
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	79db      	ldrb	r3, [r3, #7]
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d10f      	bne.n	8005800 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	015a      	lsls	r2, r3, #5
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	4413      	add	r3, r2
 80057e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	69fa      	ldr	r2, [r7, #28]
 80057f0:	0151      	lsls	r1, r2, #5
 80057f2:	6a3a      	ldr	r2, [r7, #32]
 80057f4:	440a      	add	r2, r1
 80057f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057fe:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005800:	79fb      	ldrb	r3, [r7, #7]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d10b      	bne.n	800581e <USB_HC_StartXfer+0x86>
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	795b      	ldrb	r3, [r3, #5]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d107      	bne.n	800581e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	785b      	ldrb	r3, [r3, #1]
 8005812:	4619      	mov	r1, r3
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 fa0f 	bl	8005c38 <USB_DoPing>
      return HAL_OK;
 800581a:	2300      	movs	r3, #0
 800581c:	e0f8      	b.n	8005a10 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d018      	beq.n	8005858 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	8912      	ldrh	r2, [r2, #8]
 800582e:	4413      	add	r3, r2
 8005830:	3b01      	subs	r3, #1
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	8912      	ldrh	r2, [r2, #8]
 8005836:	fbb3 f3f2 	udiv	r3, r3, r2
 800583a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800583c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800583e:	8b7b      	ldrh	r3, [r7, #26]
 8005840:	429a      	cmp	r2, r3
 8005842:	d90b      	bls.n	800585c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005844:	8b7b      	ldrh	r3, [r7, #26]
 8005846:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005848:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	8912      	ldrh	r2, [r2, #8]
 800584e:	fb03 f202 	mul.w	r2, r3, r2
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	611a      	str	r2, [r3, #16]
 8005856:	e001      	b.n	800585c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005858:	2301      	movs	r3, #1
 800585a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	78db      	ldrb	r3, [r3, #3]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d007      	beq.n	8005874 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005864:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	8912      	ldrh	r2, [r2, #8]
 800586a:	fb03 f202 	mul.w	r2, r3, r2
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	611a      	str	r2, [r3, #16]
 8005872:	e003      	b.n	800587c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	695a      	ldr	r2, [r3, #20]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005884:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005886:	04d9      	lsls	r1, r3, #19
 8005888:	4b63      	ldr	r3, [pc, #396]	; (8005a18 <USB_HC_StartXfer+0x280>)
 800588a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800588c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	7a9b      	ldrb	r3, [r3, #10]
 8005892:	075b      	lsls	r3, r3, #29
 8005894:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005898:	69f9      	ldr	r1, [r7, #28]
 800589a:	0148      	lsls	r0, r1, #5
 800589c:	6a39      	ldr	r1, [r7, #32]
 800589e:	4401      	add	r1, r0
 80058a0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80058a4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80058a6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80058a8:	79fb      	ldrb	r3, [r7, #7]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d009      	beq.n	80058c2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	68d9      	ldr	r1, [r3, #12]
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	015a      	lsls	r2, r3, #5
 80058b6:	6a3b      	ldr	r3, [r7, #32]
 80058b8:	4413      	add	r3, r2
 80058ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058be:	460a      	mov	r2, r1
 80058c0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	bf0c      	ite	eq
 80058d2:	2301      	moveq	r3, #1
 80058d4:	2300      	movne	r3, #0
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	015a      	lsls	r2, r3, #5
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	4413      	add	r3, r2
 80058e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	69fa      	ldr	r2, [r7, #28]
 80058ea:	0151      	lsls	r1, r2, #5
 80058ec:	6a3a      	ldr	r2, [r7, #32]
 80058ee:	440a      	add	r2, r1
 80058f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058f4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80058f8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	015a      	lsls	r2, r3, #5
 80058fe:	6a3b      	ldr	r3, [r7, #32]
 8005900:	4413      	add	r3, r2
 8005902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	7e7b      	ldrb	r3, [r7, #25]
 800590a:	075b      	lsls	r3, r3, #29
 800590c:	69f9      	ldr	r1, [r7, #28]
 800590e:	0148      	lsls	r0, r1, #5
 8005910:	6a39      	ldr	r1, [r7, #32]
 8005912:	4401      	add	r1, r0
 8005914:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005918:	4313      	orrs	r3, r2
 800591a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	015a      	lsls	r2, r3, #5
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	4413      	add	r3, r2
 8005924:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005932:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	78db      	ldrb	r3, [r3, #3]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d004      	beq.n	8005946 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005942:	613b      	str	r3, [r7, #16]
 8005944:	e003      	b.n	800594e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800594c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005954:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	015a      	lsls	r2, r3, #5
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	4413      	add	r3, r2
 800595e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005962:	461a      	mov	r2, r3
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005968:	79fb      	ldrb	r3, [r7, #7]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	e04e      	b.n	8005a10 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	78db      	ldrb	r3, [r3, #3]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d149      	bne.n	8005a0e <USB_HC_StartXfer+0x276>
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d045      	beq.n	8005a0e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	79db      	ldrb	r3, [r3, #7]
 8005986:	2b03      	cmp	r3, #3
 8005988:	d830      	bhi.n	80059ec <USB_HC_StartXfer+0x254>
 800598a:	a201      	add	r2, pc, #4	; (adr r2, 8005990 <USB_HC_StartXfer+0x1f8>)
 800598c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005990:	080059a1 	.word	0x080059a1
 8005994:	080059c5 	.word	0x080059c5
 8005998:	080059a1 	.word	0x080059a1
 800599c:	080059c5 	.word	0x080059c5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	3303      	adds	r3, #3
 80059a6:	089b      	lsrs	r3, r3, #2
 80059a8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80059aa:	8afa      	ldrh	r2, [r7, #22]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d91c      	bls.n	80059f0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	f043 0220 	orr.w	r2, r3, #32
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	619a      	str	r2, [r3, #24]
        }
        break;
 80059c2:	e015      	b.n	80059f0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	3303      	adds	r3, #3
 80059ca:	089b      	lsrs	r3, r3, #2
 80059cc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80059ce:	8afa      	ldrh	r2, [r7, #22]
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	b29b      	uxth	r3, r3
 80059da:	429a      	cmp	r2, r3
 80059dc:	d90a      	bls.n	80059f4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	619a      	str	r2, [r3, #24]
        }
        break;
 80059ea:	e003      	b.n	80059f4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80059ec:	bf00      	nop
 80059ee:	e002      	b.n	80059f6 <USB_HC_StartXfer+0x25e>
        break;
 80059f0:	bf00      	nop
 80059f2:	e000      	b.n	80059f6 <USB_HC_StartXfer+0x25e>
        break;
 80059f4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	68d9      	ldr	r1, [r3, #12]
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	785a      	ldrb	r2, [r3, #1]
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	2000      	movs	r0, #0
 8005a06:	9000      	str	r0, [sp, #0]
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f7ff fb31 	bl	8005070 <USB_WritePacket>
  }

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3728      	adds	r7, #40	; 0x28
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	1ff80000 	.word	0x1ff80000

08005a1c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	b29b      	uxth	r3, r3
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3714      	adds	r7, #20
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b089      	sub	sp, #36	; 0x24
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
 8005a46:	460b      	mov	r3, r1
 8005a48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005a52:	2300      	movs	r3, #0
 8005a54:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	015a      	lsls	r2, r3, #5
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	0c9b      	lsrs	r3, r3, #18
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	0fdb      	lsrs	r3, r3, #31
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 0320 	and.w	r3, r3, #32
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	d104      	bne.n	8005a98 <USB_HC_Halt+0x5a>
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d101      	bne.n	8005a98 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005a94:	2300      	movs	r3, #0
 8005a96:	e0c8      	b.n	8005c2a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d002      	beq.n	8005aa4 <USB_HC_Halt+0x66>
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d163      	bne.n	8005b6c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	69ba      	ldr	r2, [r7, #24]
 8005ab4:	0151      	lsls	r1, r2, #5
 8005ab6:	69fa      	ldr	r2, [r7, #28]
 8005ab8:	440a      	add	r2, r1
 8005aba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005abe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ac2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f003 0320 	and.w	r3, r3, #32
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f040 80ab 	bne.w	8005c28 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d133      	bne.n	8005b46 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	015a      	lsls	r2, r3, #5
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	0151      	lsls	r1, r2, #5
 8005af0:	69fa      	ldr	r2, [r7, #28]
 8005af2:	440a      	add	r2, r1
 8005af4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005af8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005afc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	015a      	lsls	r2, r3, #5
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	4413      	add	r3, r2
 8005b06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	0151      	lsls	r1, r2, #5
 8005b10:	69fa      	ldr	r2, [r7, #28]
 8005b12:	440a      	add	r2, r1
 8005b14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b1c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3301      	adds	r3, #1
 8005b22:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b2a:	d81d      	bhi.n	8005b68 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	015a      	lsls	r2, r3, #5
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	4413      	add	r3, r2
 8005b34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b42:	d0ec      	beq.n	8005b1e <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005b44:	e070      	b.n	8005c28 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	015a      	lsls	r2, r3, #5
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	0151      	lsls	r1, r2, #5
 8005b58:	69fa      	ldr	r2, [r7, #28]
 8005b5a:	440a      	add	r2, r1
 8005b5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b64:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005b66:	e05f      	b.n	8005c28 <USB_HC_Halt+0x1ea>
            break;
 8005b68:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005b6a:	e05d      	b.n	8005c28 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	69ba      	ldr	r2, [r7, #24]
 8005b7c:	0151      	lsls	r1, r2, #5
 8005b7e:	69fa      	ldr	r2, [r7, #28]
 8005b80:	440a      	add	r2, r1
 8005b82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b86:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b8a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d133      	bne.n	8005c04 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	69ba      	ldr	r2, [r7, #24]
 8005bac:	0151      	lsls	r1, r2, #5
 8005bae:	69fa      	ldr	r2, [r7, #28]
 8005bb0:	440a      	add	r2, r1
 8005bb2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005bba:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005bbc:	69bb      	ldr	r3, [r7, #24]
 8005bbe:	015a      	lsls	r2, r3, #5
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	69ba      	ldr	r2, [r7, #24]
 8005bcc:	0151      	lsls	r1, r2, #5
 8005bce:	69fa      	ldr	r2, [r7, #28]
 8005bd0:	440a      	add	r2, r1
 8005bd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005bda:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	3301      	adds	r3, #1
 8005be0:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005be8:	d81d      	bhi.n	8005c26 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	015a      	lsls	r2, r3, #5
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	4413      	add	r3, r2
 8005bf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c00:	d0ec      	beq.n	8005bdc <USB_HC_Halt+0x19e>
 8005c02:	e011      	b.n	8005c28 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	0151      	lsls	r1, r2, #5
 8005c16:	69fa      	ldr	r2, [r7, #28]
 8005c18:	440a      	add	r2, r1
 8005c1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c22:	6013      	str	r3, [r2, #0]
 8005c24:	e000      	b.n	8005c28 <USB_HC_Halt+0x1ea>
          break;
 8005c26:	bf00      	nop
    }
  }

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3724      	adds	r7, #36	; 0x24
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
	...

08005c38 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b087      	sub	sp, #28
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	460b      	mov	r3, r1
 8005c42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005c48:	78fb      	ldrb	r3, [r7, #3]
 8005c4a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	04da      	lsls	r2, r3, #19
 8005c54:	4b15      	ldr	r3, [pc, #84]	; (8005cac <USB_DoPing+0x74>)
 8005c56:	4013      	ands	r3, r2
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	0151      	lsls	r1, r2, #5
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	440a      	add	r2, r1
 8005c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c68:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c80:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c88:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	015a      	lsls	r2, r3, #5
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	4413      	add	r3, r2
 8005c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c96:	461a      	mov	r2, r3
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	371c      	adds	r7, #28
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	1ff80000 	.word	0x1ff80000

08005cb0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b088      	sub	sp, #32
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f7ff f911 	bl	8004eec <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005cca:	2110      	movs	r1, #16
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7ff f96b 	bl	8004fa8 <USB_FlushTxFifo>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d001      	beq.n	8005cdc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7ff f997 	bl	8005010 <USB_FlushRxFifo>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005cec:	2300      	movs	r3, #0
 8005cee:	61bb      	str	r3, [r7, #24]
 8005cf0:	e01f      	b.n	8005d32 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d08:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d10:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005d18:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	015a      	lsls	r2, r3, #5
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	4413      	add	r3, r2
 8005d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d26:	461a      	mov	r2, r3
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	3301      	adds	r3, #1
 8005d30:	61bb      	str	r3, [r7, #24]
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	2b0f      	cmp	r3, #15
 8005d36:	d9dc      	bls.n	8005cf2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005d38:	2300      	movs	r3, #0
 8005d3a:	61bb      	str	r3, [r7, #24]
 8005d3c:	e034      	b.n	8005da8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d54:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005d5c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005d64:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	015a      	lsls	r2, r3, #5
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d72:	461a      	mov	r2, r3
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d84:	d80c      	bhi.n	8005da0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d9c:	d0ec      	beq.n	8005d78 <USB_StopHost+0xc8>
 8005d9e:	e000      	b.n	8005da2 <USB_StopHost+0xf2>
        break;
 8005da0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	3301      	adds	r3, #1
 8005da6:	61bb      	str	r3, [r7, #24]
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	2b0f      	cmp	r3, #15
 8005dac:	d9c7      	bls.n	8005d3e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005db4:	461a      	mov	r2, r3
 8005db6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dba:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f7ff f880 	bl	8004eca <USB_EnableGlobalInt>

  return ret;
 8005dca:	7ffb      	ldrb	r3, [r7, #31]
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3720      	adds	r7, #32
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005dd4:	b590      	push	{r4, r7, lr}
 8005dd6:	b089      	sub	sp, #36	; 0x24
 8005dd8:	af04      	add	r7, sp, #16
 8005dda:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005ddc:	2301      	movs	r3, #1
 8005dde:	2202      	movs	r2, #2
 8005de0:	2102      	movs	r1, #2
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 fc66 	bl	80066b4 <USBH_FindInterface>
 8005de8:	4603      	mov	r3, r0
 8005dea:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005dec:	7bfb      	ldrb	r3, [r7, #15]
 8005dee:	2bff      	cmp	r3, #255	; 0xff
 8005df0:	d002      	beq.n	8005df8 <USBH_CDC_InterfaceInit+0x24>
 8005df2:	7bfb      	ldrb	r3, [r7, #15]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d901      	bls.n	8005dfc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005df8:	2302      	movs	r3, #2
 8005dfa:	e13d      	b.n	8006078 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005dfc:	7bfb      	ldrb	r3, [r7, #15]
 8005dfe:	4619      	mov	r1, r3
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f000 fc3b 	bl	800667c <USBH_SelectInterface>
 8005e06:	4603      	mov	r3, r0
 8005e08:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005e0a:	7bbb      	ldrb	r3, [r7, #14]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005e10:	2302      	movs	r3, #2
 8005e12:	e131      	b.n	8006078 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005e1a:	2050      	movs	r0, #80	; 0x50
 8005e1c:	f002 fad2 	bl	80083c4 <malloc>
 8005e20:	4603      	mov	r3, r0
 8005e22:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d101      	bne.n	8005e38 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005e34:	2302      	movs	r3, #2
 8005e36:	e11f      	b.n	8006078 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005e38:	2250      	movs	r2, #80	; 0x50
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	68b8      	ldr	r0, [r7, #8]
 8005e3e:	f002 fb7d 	bl	800853c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005e42:	7bfb      	ldrb	r3, [r7, #15]
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	211a      	movs	r1, #26
 8005e48:	fb01 f303 	mul.w	r3, r1, r3
 8005e4c:	4413      	add	r3, r2
 8005e4e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	b25b      	sxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	da15      	bge.n	8005e86 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005e5a:	7bfb      	ldrb	r3, [r7, #15]
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	211a      	movs	r1, #26
 8005e60:	fb01 f303 	mul.w	r3, r1, r3
 8005e64:	4413      	add	r3, r2
 8005e66:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e6a:	781a      	ldrb	r2, [r3, #0]
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005e70:	7bfb      	ldrb	r3, [r7, #15]
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	211a      	movs	r1, #26
 8005e76:	fb01 f303 	mul.w	r3, r1, r3
 8005e7a:	4413      	add	r3, r2
 8005e7c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005e80:	881a      	ldrh	r2, [r3, #0]
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	785b      	ldrb	r3, [r3, #1]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f001 ff2e 	bl	8007cee <USBH_AllocPipe>
 8005e92:	4603      	mov	r3, r0
 8005e94:	461a      	mov	r2, r3
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	7819      	ldrb	r1, [r3, #0]
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	7858      	ldrb	r0, [r3, #1]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	8952      	ldrh	r2, [r2, #10]
 8005eb2:	9202      	str	r2, [sp, #8]
 8005eb4:	2203      	movs	r2, #3
 8005eb6:	9201      	str	r2, [sp, #4]
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	4623      	mov	r3, r4
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f001 fee6 	bl	8007c90 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	4619      	mov	r1, r3
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f002 f9f5 	bl	80082bc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	210a      	movs	r1, #10
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 fbeb 	bl	80066b4 <USBH_FindInterface>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	2bff      	cmp	r3, #255	; 0xff
 8005ee6:	d002      	beq.n	8005eee <USBH_CDC_InterfaceInit+0x11a>
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d901      	bls.n	8005ef2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005eee:	2302      	movs	r3, #2
 8005ef0:	e0c2      	b.n	8006078 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005ef2:	7bfb      	ldrb	r3, [r7, #15]
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	211a      	movs	r1, #26
 8005ef8:	fb01 f303 	mul.w	r3, r1, r3
 8005efc:	4413      	add	r3, r2
 8005efe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	b25b      	sxtb	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	da16      	bge.n	8005f38 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	211a      	movs	r1, #26
 8005f10:	fb01 f303 	mul.w	r3, r1, r3
 8005f14:	4413      	add	r3, r2
 8005f16:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005f1a:	781a      	ldrb	r2, [r3, #0]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005f20:	7bfb      	ldrb	r3, [r7, #15]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	211a      	movs	r1, #26
 8005f26:	fb01 f303 	mul.w	r3, r1, r3
 8005f2a:	4413      	add	r3, r2
 8005f2c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005f30:	881a      	ldrh	r2, [r3, #0]
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	835a      	strh	r2, [r3, #26]
 8005f36:	e015      	b.n	8005f64 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005f38:	7bfb      	ldrb	r3, [r7, #15]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	211a      	movs	r1, #26
 8005f3e:	fb01 f303 	mul.w	r3, r1, r3
 8005f42:	4413      	add	r3, r2
 8005f44:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005f48:	781a      	ldrb	r2, [r3, #0]
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005f4e:	7bfb      	ldrb	r3, [r7, #15]
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	211a      	movs	r1, #26
 8005f54:	fb01 f303 	mul.w	r3, r1, r3
 8005f58:	4413      	add	r3, r2
 8005f5a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005f5e:	881a      	ldrh	r2, [r3, #0]
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	211a      	movs	r1, #26
 8005f6a:	fb01 f303 	mul.w	r3, r1, r3
 8005f6e:	4413      	add	r3, r2
 8005f70:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	b25b      	sxtb	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	da16      	bge.n	8005faa <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005f7c:	7bfb      	ldrb	r3, [r7, #15]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	211a      	movs	r1, #26
 8005f82:	fb01 f303 	mul.w	r3, r1, r3
 8005f86:	4413      	add	r3, r2
 8005f88:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005f8c:	781a      	ldrb	r2, [r3, #0]
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005f92:	7bfb      	ldrb	r3, [r7, #15]
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	211a      	movs	r1, #26
 8005f98:	fb01 f303 	mul.w	r3, r1, r3
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005fa2:	881a      	ldrh	r2, [r3, #0]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	835a      	strh	r2, [r3, #26]
 8005fa8:	e015      	b.n	8005fd6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005faa:	7bfb      	ldrb	r3, [r7, #15]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	211a      	movs	r1, #26
 8005fb0:	fb01 f303 	mul.w	r3, r1, r3
 8005fb4:	4413      	add	r3, r2
 8005fb6:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005fba:	781a      	ldrb	r2, [r3, #0]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	211a      	movs	r1, #26
 8005fc6:	fb01 f303 	mul.w	r3, r1, r3
 8005fca:	4413      	add	r3, r2
 8005fcc:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005fd0:	881a      	ldrh	r2, [r3, #0]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	7b9b      	ldrb	r3, [r3, #14]
 8005fda:	4619      	mov	r1, r3
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f001 fe86 	bl	8007cee <USBH_AllocPipe>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	7bdb      	ldrb	r3, [r3, #15]
 8005fee:	4619      	mov	r1, r3
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f001 fe7c 	bl	8007cee <USBH_AllocPipe>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	7b59      	ldrb	r1, [r3, #13]
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	7b98      	ldrb	r0, [r3, #14]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	8b12      	ldrh	r2, [r2, #24]
 8006016:	9202      	str	r2, [sp, #8]
 8006018:	2202      	movs	r2, #2
 800601a:	9201      	str	r2, [sp, #4]
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	4623      	mov	r3, r4
 8006020:	4602      	mov	r2, r0
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f001 fe34 	bl	8007c90 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	7b19      	ldrb	r1, [r3, #12]
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	7bd8      	ldrb	r0, [r3, #15]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	8b52      	ldrh	r2, [r2, #26]
 8006040:	9202      	str	r2, [sp, #8]
 8006042:	2202      	movs	r2, #2
 8006044:	9201      	str	r2, [sp, #4]
 8006046:	9300      	str	r3, [sp, #0]
 8006048:	4623      	mov	r3, r4
 800604a:	4602      	mov	r2, r0
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f001 fe1f 	bl	8007c90 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	7b5b      	ldrb	r3, [r3, #13]
 800605e:	2200      	movs	r2, #0
 8006060:	4619      	mov	r1, r3
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f002 f92a 	bl	80082bc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	7b1b      	ldrb	r3, [r3, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	4619      	mov	r1, r3
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f002 f923 	bl	80082bc <USBH_LL_SetToggle>

  return USBH_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	bd90      	pop	{r4, r7, pc}

08006080 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00e      	beq.n	80060b8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	4619      	mov	r1, r3
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f001 fe14 	bl	8007cce <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	781b      	ldrb	r3, [r3, #0]
 80060aa:	4619      	mov	r1, r3
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f001 fe3f 	bl	8007d30 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	7b1b      	ldrb	r3, [r3, #12]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00e      	beq.n	80060de <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	7b1b      	ldrb	r3, [r3, #12]
 80060c4:	4619      	mov	r1, r3
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f001 fe01 	bl	8007cce <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	7b1b      	ldrb	r3, [r3, #12]
 80060d0:	4619      	mov	r1, r3
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f001 fe2c 	bl	8007d30 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	7b5b      	ldrb	r3, [r3, #13]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00e      	beq.n	8006104 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	7b5b      	ldrb	r3, [r3, #13]
 80060ea:	4619      	mov	r1, r3
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f001 fdee 	bl	8007cce <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	7b5b      	ldrb	r3, [r3, #13]
 80060f6:	4619      	mov	r1, r3
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f001 fe19 	bl	8007d30 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00b      	beq.n	8006128 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	4618      	mov	r0, r3
 800611a:	f002 f95b 	bl	80083d4 <free>
    phost->pActiveClass->pData = 0U;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006124:	2200      	movs	r2, #0
 8006126:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b084      	sub	sp, #16
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	3340      	adds	r3, #64	; 0x40
 8006148:	4619      	mov	r1, r3
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f8b1 	bl	80062b2 <GetLineCoding>
 8006150:	4603      	mov	r3, r0
 8006152:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006154:	7afb      	ldrb	r3, [r7, #11]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d105      	bne.n	8006166 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006160:	2102      	movs	r1, #2
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006166:	7afb      	ldrb	r3, [r7, #11]
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006178:	2301      	movs	r3, #1
 800617a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800617c:	2300      	movs	r3, #0
 800617e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006186:	69db      	ldr	r3, [r3, #28]
 8006188:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006190:	2b04      	cmp	r3, #4
 8006192:	d877      	bhi.n	8006284 <USBH_CDC_Process+0x114>
 8006194:	a201      	add	r2, pc, #4	; (adr r2, 800619c <USBH_CDC_Process+0x2c>)
 8006196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619a:	bf00      	nop
 800619c:	080061b1 	.word	0x080061b1
 80061a0:	080061b7 	.word	0x080061b7
 80061a4:	080061e7 	.word	0x080061e7
 80061a8:	0800625b 	.word	0x0800625b
 80061ac:	08006269 	.word	0x08006269
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80061b0:	2300      	movs	r3, #0
 80061b2:	73fb      	strb	r3, [r7, #15]
      break;
 80061b4:	e06d      	b.n	8006292 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061ba:	4619      	mov	r1, r3
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 f897 	bl	80062f0 <SetLineCoding>
 80061c2:	4603      	mov	r3, r0
 80061c4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80061c6:	7bbb      	ldrb	r3, [r7, #14]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d104      	bne.n	80061d6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	2202      	movs	r2, #2
 80061d0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80061d4:	e058      	b.n	8006288 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80061d6:	7bbb      	ldrb	r3, [r7, #14]
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d055      	beq.n	8006288 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	2204      	movs	r2, #4
 80061e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80061e4:	e050      	b.n	8006288 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	3340      	adds	r3, #64	; 0x40
 80061ea:	4619      	mov	r1, r3
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 f860 	bl	80062b2 <GetLineCoding>
 80061f2:	4603      	mov	r3, r0
 80061f4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80061f6:	7bbb      	ldrb	r3, [r7, #14]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d126      	bne.n	800624a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800620e:	791b      	ldrb	r3, [r3, #4]
 8006210:	429a      	cmp	r2, r3
 8006212:	d13b      	bne.n	800628c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800621e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006220:	429a      	cmp	r2, r3
 8006222:	d133      	bne.n	800628c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800622e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006230:	429a      	cmp	r2, r3
 8006232:	d12b      	bne.n	800628c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800623c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800623e:	429a      	cmp	r2, r3
 8006240:	d124      	bne.n	800628c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f958 	bl	80064f8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006248:	e020      	b.n	800628c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800624a:	7bbb      	ldrb	r3, [r7, #14]
 800624c:	2b01      	cmp	r3, #1
 800624e:	d01d      	beq.n	800628c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2204      	movs	r2, #4
 8006254:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006258:	e018      	b.n	800628c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f867 	bl	800632e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 f8da 	bl	800641a <CDC_ProcessReception>
      break;
 8006266:	e014      	b.n	8006292 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006268:	2100      	movs	r1, #0
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 ffef 	bl	800724e <USBH_ClrFeature>
 8006270:	4603      	mov	r3, r0
 8006272:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006274:	7bbb      	ldrb	r3, [r7, #14]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d10a      	bne.n	8006290 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006282:	e005      	b.n	8006290 <USBH_CDC_Process+0x120>

    default:
      break;
 8006284:	bf00      	nop
 8006286:	e004      	b.n	8006292 <USBH_CDC_Process+0x122>
      break;
 8006288:	bf00      	nop
 800628a:	e002      	b.n	8006292 <USBH_CDC_Process+0x122>
      break;
 800628c:	bf00      	nop
 800628e:	e000      	b.n	8006292 <USBH_CDC_Process+0x122>
      break;
 8006290:	bf00      	nop

  }

  return status;
 8006292:	7bfb      	ldrb	r3, [r7, #15]
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}

0800629c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr

080062b2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b082      	sub	sp, #8
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
 80062ba:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	22a1      	movs	r2, #161	; 0xa1
 80062c0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2221      	movs	r2, #33	; 0x21
 80062c6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2207      	movs	r2, #7
 80062d8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	2207      	movs	r2, #7
 80062de:	4619      	mov	r1, r3
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f001 fa83 	bl	80077ec <USBH_CtlReq>
 80062e6:	4603      	mov	r3, r0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2221      	movs	r2, #33	; 0x21
 80062fe:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2220      	movs	r2, #32
 8006304:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2207      	movs	r2, #7
 8006316:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	2207      	movs	r2, #7
 800631c:	4619      	mov	r1, r3
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f001 fa64 	bl	80077ec <USBH_CtlReq>
 8006324:	4603      	mov	r3, r0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b086      	sub	sp, #24
 8006332:	af02      	add	r7, sp, #8
 8006334:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006340:	2300      	movs	r3, #0
 8006342:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800634a:	2b01      	cmp	r3, #1
 800634c:	d002      	beq.n	8006354 <CDC_ProcessTransmission+0x26>
 800634e:	2b02      	cmp	r3, #2
 8006350:	d023      	beq.n	800639a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006352:	e05e      	b.n	8006412 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	8b12      	ldrh	r2, [r2, #24]
 800635c:	4293      	cmp	r3, r2
 800635e:	d90b      	bls.n	8006378 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	69d9      	ldr	r1, [r3, #28]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8b1a      	ldrh	r2, [r3, #24]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	7b5b      	ldrb	r3, [r3, #13]
 800636c:	2001      	movs	r0, #1
 800636e:	9000      	str	r0, [sp, #0]
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f001 fc4a 	bl	8007c0a <USBH_BulkSendData>
 8006376:	e00b      	b.n	8006390 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8006380:	b29a      	uxth	r2, r3
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	7b5b      	ldrb	r3, [r3, #13]
 8006386:	2001      	movs	r0, #1
 8006388:	9000      	str	r0, [sp, #0]
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f001 fc3d 	bl	8007c0a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006398:	e03b      	b.n	8006412 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	7b5b      	ldrb	r3, [r3, #13]
 800639e:	4619      	mov	r1, r3
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f001 ff61 	bl	8008268 <USBH_LL_GetURBState>
 80063a6:	4603      	mov	r3, r0
 80063a8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80063aa:	7afb      	ldrb	r3, [r7, #11]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d128      	bne.n	8006402 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	8b12      	ldrh	r2, [r2, #24]
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d90e      	bls.n	80063da <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	8b12      	ldrh	r2, [r2, #24]
 80063c4:	1a9a      	subs	r2, r3, r2
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	8b12      	ldrh	r2, [r2, #24]
 80063d2:	441a      	add	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	61da      	str	r2, [r3, #28]
 80063d8:	e002      	b.n	80063e0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d004      	beq.n	80063f2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80063f0:	e00e      	b.n	8006410 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f868 	bl	80064d0 <USBH_CDC_TransmitCallback>
      break;
 8006400:	e006      	b.n	8006410 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006402:	7afb      	ldrb	r3, [r7, #11]
 8006404:	2b02      	cmp	r3, #2
 8006406:	d103      	bne.n	8006410 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006410:	bf00      	nop
  }
}
 8006412:	bf00      	nop
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b086      	sub	sp, #24
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006428:	69db      	ldr	r3, [r3, #28]
 800642a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800642c:	2300      	movs	r3, #0
 800642e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006436:	2b03      	cmp	r3, #3
 8006438:	d002      	beq.n	8006440 <CDC_ProcessReception+0x26>
 800643a:	2b04      	cmp	r3, #4
 800643c:	d00e      	beq.n	800645c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800643e:	e043      	b.n	80064c8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	6a19      	ldr	r1, [r3, #32]
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	8b5a      	ldrh	r2, [r3, #26]
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	7b1b      	ldrb	r3, [r3, #12]
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f001 fc01 	bl	8007c54 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	2204      	movs	r2, #4
 8006456:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800645a:	e035      	b.n	80064c8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	7b1b      	ldrb	r3, [r3, #12]
 8006460:	4619      	mov	r1, r3
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f001 ff00 	bl	8008268 <USBH_LL_GetURBState>
 8006468:	4603      	mov	r3, r0
 800646a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800646c:	7cfb      	ldrb	r3, [r7, #19]
 800646e:	2b01      	cmp	r3, #1
 8006470:	d129      	bne.n	80064c6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	7b1b      	ldrb	r3, [r3, #12]
 8006476:	4619      	mov	r1, r3
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f001 fe63 	bl	8008144 <USBH_LL_GetLastXferSize>
 800647e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	429a      	cmp	r2, r3
 8006488:	d016      	beq.n	80064b8 <CDC_ProcessReception+0x9e>
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	8b5b      	ldrh	r3, [r3, #26]
 800648e:	461a      	mov	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	4293      	cmp	r3, r2
 8006494:	d910      	bls.n	80064b8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	1ad2      	subs	r2, r2, r3
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	6a1a      	ldr	r2, [r3, #32]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	441a      	add	r2, r3
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	2203      	movs	r2, #3
 80064b2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80064b6:	e006      	b.n	80064c6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f80f 	bl	80064e4 <USBH_CDC_ReceiveCallback>
      break;
 80064c6:	bf00      	nop
  }
}
 80064c8:	bf00      	nop
 80064ca:	3718      	adds	r7, #24
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	4613      	mov	r3, r2
 8006518:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006520:	2302      	movs	r3, #2
 8006522:	e029      	b.n	8006578 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	79fa      	ldrb	r2, [r7, #7]
 8006528:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 f81f 	bl	8006580 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d003      	beq.n	8006570 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f001 fd33 	bl	8007fdc <USBH_LL_Init>

  return USBH_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	3710      	adds	r7, #16
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}

08006580 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006588:	2300      	movs	r3, #0
 800658a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800658c:	2300      	movs	r3, #0
 800658e:	60fb      	str	r3, [r7, #12]
 8006590:	e009      	b.n	80065a6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	33e0      	adds	r3, #224	; 0xe0
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	4413      	add	r3, r2
 800659c:	2200      	movs	r2, #0
 800659e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	3301      	adds	r3, #1
 80065a4:	60fb      	str	r3, [r7, #12]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2b0f      	cmp	r3, #15
 80065aa:	d9f2      	bls.n	8006592 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80065ac:	2300      	movs	r3, #0
 80065ae:	60fb      	str	r3, [r7, #12]
 80065b0:	e009      	b.n	80065c6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80065bc:	2200      	movs	r2, #0
 80065be:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	3301      	adds	r3, #1
 80065c4:	60fb      	str	r3, [r7, #12]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065cc:	d3f1      	bcc.n	80065b2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2201      	movs	r2, #1
 80065de:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2240      	movs	r2, #64	; 0x40
 80065f2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800661a:	2300      	movs	r3, #0
}
 800661c:	4618      	mov	r0, r3
 800661e:	3714      	adds	r7, #20
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006632:	2300      	movs	r3, #0
 8006634:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d016      	beq.n	800666a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006642:	2b00      	cmp	r3, #0
 8006644:	d10e      	bne.n	8006664 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800664c:	1c59      	adds	r1, r3, #1
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	33de      	adds	r3, #222	; 0xde
 8006658:	6839      	ldr	r1, [r7, #0]
 800665a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800665e:	2300      	movs	r3, #0
 8006660:	73fb      	strb	r3, [r7, #15]
 8006662:	e004      	b.n	800666e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006664:	2302      	movs	r3, #2
 8006666:	73fb      	strb	r3, [r7, #15]
 8006668:	e001      	b.n	800666e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800666a:	2302      	movs	r3, #2
 800666c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800666e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006670:	4618      	mov	r0, r3
 8006672:	3714      	adds	r7, #20
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	460b      	mov	r3, r1
 8006686:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006688:	2300      	movs	r3, #0
 800668a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006692:	78fa      	ldrb	r2, [r7, #3]
 8006694:	429a      	cmp	r2, r3
 8006696:	d204      	bcs.n	80066a2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	78fa      	ldrb	r2, [r7, #3]
 800669c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80066a0:	e001      	b.n	80066a6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80066a2:	2302      	movs	r3, #2
 80066a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80066a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b087      	sub	sp, #28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	4608      	mov	r0, r1
 80066be:	4611      	mov	r1, r2
 80066c0:	461a      	mov	r2, r3
 80066c2:	4603      	mov	r3, r0
 80066c4:	70fb      	strb	r3, [r7, #3]
 80066c6:	460b      	mov	r3, r1
 80066c8:	70bb      	strb	r3, [r7, #2]
 80066ca:	4613      	mov	r3, r2
 80066cc:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80066ce:	2300      	movs	r3, #0
 80066d0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80066d2:	2300      	movs	r3, #0
 80066d4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80066dc:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80066de:	e025      	b.n	800672c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80066e0:	7dfb      	ldrb	r3, [r7, #23]
 80066e2:	221a      	movs	r2, #26
 80066e4:	fb02 f303 	mul.w	r3, r2, r3
 80066e8:	3308      	adds	r3, #8
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	4413      	add	r3, r2
 80066ee:	3302      	adds	r3, #2
 80066f0:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	795b      	ldrb	r3, [r3, #5]
 80066f6:	78fa      	ldrb	r2, [r7, #3]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d002      	beq.n	8006702 <USBH_FindInterface+0x4e>
 80066fc:	78fb      	ldrb	r3, [r7, #3]
 80066fe:	2bff      	cmp	r3, #255	; 0xff
 8006700:	d111      	bne.n	8006726 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006706:	78ba      	ldrb	r2, [r7, #2]
 8006708:	429a      	cmp	r2, r3
 800670a:	d002      	beq.n	8006712 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800670c:	78bb      	ldrb	r3, [r7, #2]
 800670e:	2bff      	cmp	r3, #255	; 0xff
 8006710:	d109      	bne.n	8006726 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006716:	787a      	ldrb	r2, [r7, #1]
 8006718:	429a      	cmp	r2, r3
 800671a:	d002      	beq.n	8006722 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800671c:	787b      	ldrb	r3, [r7, #1]
 800671e:	2bff      	cmp	r3, #255	; 0xff
 8006720:	d101      	bne.n	8006726 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006722:	7dfb      	ldrb	r3, [r7, #23]
 8006724:	e006      	b.n	8006734 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006726:	7dfb      	ldrb	r3, [r7, #23]
 8006728:	3301      	adds	r3, #1
 800672a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800672c:	7dfb      	ldrb	r3, [r7, #23]
 800672e:	2b01      	cmp	r3, #1
 8006730:	d9d6      	bls.n	80066e0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006732:	23ff      	movs	r3, #255	; 0xff
}
 8006734:	4618      	mov	r0, r3
 8006736:	371c      	adds	r7, #28
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f001 fc83 	bl	8008054 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800674e:	2101      	movs	r1, #1
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f001 fd9c 	bl	800828e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3708      	adds	r7, #8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b088      	sub	sp, #32
 8006764:	af04      	add	r7, sp, #16
 8006766:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006768:	2302      	movs	r3, #2
 800676a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800676c:	2300      	movs	r3, #0
 800676e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006776:	b2db      	uxtb	r3, r3
 8006778:	2b01      	cmp	r3, #1
 800677a:	d102      	bne.n	8006782 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2203      	movs	r2, #3
 8006780:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	b2db      	uxtb	r3, r3
 8006788:	2b0b      	cmp	r3, #11
 800678a:	f200 81be 	bhi.w	8006b0a <USBH_Process+0x3aa>
 800678e:	a201      	add	r2, pc, #4	; (adr r2, 8006794 <USBH_Process+0x34>)
 8006790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006794:	080067c5 	.word	0x080067c5
 8006798:	080067f7 	.word	0x080067f7
 800679c:	0800685f 	.word	0x0800685f
 80067a0:	08006aa5 	.word	0x08006aa5
 80067a4:	08006b0b 	.word	0x08006b0b
 80067a8:	08006903 	.word	0x08006903
 80067ac:	08006a4b 	.word	0x08006a4b
 80067b0:	08006939 	.word	0x08006939
 80067b4:	08006959 	.word	0x08006959
 80067b8:	08006979 	.word	0x08006979
 80067bc:	080069bd 	.word	0x080069bd
 80067c0:	08006a8d 	.word	0x08006a8d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f000 819e 	beq.w	8006b0e <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2201      	movs	r2, #1
 80067d6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80067d8:	20c8      	movs	r0, #200	; 0xc8
 80067da:	f001 fd9f 	bl	800831c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f001 fc95 	bl	800810e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80067f4:	e18b      	b.n	8006b0e <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d107      	bne.n	8006810 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2202      	movs	r2, #2
 800680c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800680e:	e18d      	b.n	8006b2c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006816:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800681a:	d914      	bls.n	8006846 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006822:	3301      	adds	r3, #1
 8006824:	b2da      	uxtb	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006832:	2b03      	cmp	r3, #3
 8006834:	d903      	bls.n	800683e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	220d      	movs	r2, #13
 800683a:	701a      	strb	r2, [r3, #0]
      break;
 800683c:	e176      	b.n	8006b2c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	701a      	strb	r2, [r3, #0]
      break;
 8006844:	e172      	b.n	8006b2c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800684c:	f103 020a 	add.w	r2, r3, #10
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006856:	200a      	movs	r0, #10
 8006858:	f001 fd60 	bl	800831c <USBH_Delay>
      break;
 800685c:	e166      	b.n	8006b2c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006864:	2b00      	cmp	r3, #0
 8006866:	d005      	beq.n	8006874 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800686e:	2104      	movs	r1, #4
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006874:	2064      	movs	r0, #100	; 0x64
 8006876:	f001 fd51 	bl	800831c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f001 fc20 	bl	80080c0 <USBH_LL_GetSpeed>
 8006880:	4603      	mov	r3, r0
 8006882:	461a      	mov	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2205      	movs	r2, #5
 800688e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006890:	2100      	movs	r1, #0
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f001 fa2b 	bl	8007cee <USBH_AllocPipe>
 8006898:	4603      	mov	r3, r0
 800689a:	461a      	mov	r2, r3
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80068a0:	2180      	movs	r1, #128	; 0x80
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f001 fa23 	bl	8007cee <USBH_AllocPipe>
 80068a8:	4603      	mov	r3, r0
 80068aa:	461a      	mov	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	7919      	ldrb	r1, [r3, #4]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80068c4:	b292      	uxth	r2, r2
 80068c6:	9202      	str	r2, [sp, #8]
 80068c8:	2200      	movs	r2, #0
 80068ca:	9201      	str	r2, [sp, #4]
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	4603      	mov	r3, r0
 80068d0:	2280      	movs	r2, #128	; 0x80
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f001 f9dc 	bl	8007c90 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	7959      	ldrb	r1, [r3, #5]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80068ec:	b292      	uxth	r2, r2
 80068ee:	9202      	str	r2, [sp, #8]
 80068f0:	2200      	movs	r2, #0
 80068f2:	9201      	str	r2, [sp, #4]
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	4603      	mov	r3, r0
 80068f8:	2200      	movs	r2, #0
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f001 f9c8 	bl	8007c90 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006900:	e114      	b.n	8006b2c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f918 	bl	8006b38 <USBH_HandleEnum>
 8006908:	4603      	mov	r3, r0
 800690a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800690c:	7bbb      	ldrb	r3, [r7, #14]
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b00      	cmp	r3, #0
 8006912:	f040 80fe 	bne.w	8006b12 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006924:	2b01      	cmp	r3, #1
 8006926:	d103      	bne.n	8006930 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2208      	movs	r2, #8
 800692c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800692e:	e0f0      	b.n	8006b12 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2207      	movs	r2, #7
 8006934:	701a      	strb	r2, [r3, #0]
      break;
 8006936:	e0ec      	b.n	8006b12 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800693e:	2b00      	cmp	r3, #0
 8006940:	f000 80e9 	beq.w	8006b16 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800694a:	2101      	movs	r1, #1
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2208      	movs	r2, #8
 8006954:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006956:	e0de      	b.n	8006b16 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800695e:	b29b      	uxth	r3, r3
 8006960:	4619      	mov	r1, r3
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 fc2c 	bl	80071c0 <USBH_SetCfg>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	f040 80d5 	bne.w	8006b1a <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2209      	movs	r2, #9
 8006974:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006976:	e0d0      	b.n	8006b1a <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800697e:	f003 0320 	and.w	r3, r3, #32
 8006982:	2b00      	cmp	r3, #0
 8006984:	d016      	beq.n	80069b4 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006986:	2101      	movs	r1, #1
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 fc3c 	bl	8007206 <USBH_SetFeature>
 800698e:	4603      	mov	r3, r0
 8006990:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006992:	7bbb      	ldrb	r3, [r7, #14]
 8006994:	b2db      	uxtb	r3, r3
 8006996:	2b00      	cmp	r3, #0
 8006998:	d103      	bne.n	80069a2 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	220a      	movs	r2, #10
 800699e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80069a0:	e0bd      	b.n	8006b1e <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80069a2:	7bbb      	ldrb	r3, [r7, #14]
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	f040 80b9 	bne.w	8006b1e <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	220a      	movs	r2, #10
 80069b0:	701a      	strb	r2, [r3, #0]
      break;
 80069b2:	e0b4      	b.n	8006b1e <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	220a      	movs	r2, #10
 80069b8:	701a      	strb	r2, [r3, #0]
      break;
 80069ba:	e0b0      	b.n	8006b1e <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f000 80ad 	beq.w	8006b22 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80069d0:	2300      	movs	r3, #0
 80069d2:	73fb      	strb	r3, [r7, #15]
 80069d4:	e016      	b.n	8006a04 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80069d6:	7bfa      	ldrb	r2, [r7, #15]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	32de      	adds	r2, #222	; 0xde
 80069dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069e0:	791a      	ldrb	r2, [r3, #4]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d108      	bne.n	80069fe <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 80069ec:	7bfa      	ldrb	r2, [r7, #15]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	32de      	adds	r2, #222	; 0xde
 80069f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80069fc:	e005      	b.n	8006a0a <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	3301      	adds	r3, #1
 8006a02:	73fb      	strb	r3, [r7, #15]
 8006a04:	7bfb      	ldrb	r3, [r7, #15]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0e5      	beq.n	80069d6 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d016      	beq.n	8006a42 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	4798      	blx	r3
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d109      	bne.n	8006a3a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2206      	movs	r2, #6
 8006a2a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006a32:	2103      	movs	r1, #3
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006a38:	e073      	b.n	8006b22 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	220d      	movs	r2, #13
 8006a3e:	701a      	strb	r2, [r3, #0]
      break;
 8006a40:	e06f      	b.n	8006b22 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	220d      	movs	r2, #13
 8006a46:	701a      	strb	r2, [r3, #0]
      break;
 8006a48:	e06b      	b.n	8006b22 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d017      	beq.n	8006a84 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	4798      	blx	r3
 8006a60:	4603      	mov	r3, r0
 8006a62:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006a64:	7bbb      	ldrb	r3, [r7, #14]
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d103      	bne.n	8006a74 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	220b      	movs	r2, #11
 8006a70:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006a72:	e058      	b.n	8006b26 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8006a74:	7bbb      	ldrb	r3, [r7, #14]
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d154      	bne.n	8006b26 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	220d      	movs	r2, #13
 8006a80:	701a      	strb	r2, [r3, #0]
      break;
 8006a82:	e050      	b.n	8006b26 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	220d      	movs	r2, #13
 8006a88:	701a      	strb	r2, [r3, #0]
      break;
 8006a8a:	e04c      	b.n	8006b26 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d049      	beq.n	8006b2a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	4798      	blx	r3
      }
      break;
 8006aa2:	e042      	b.n	8006b2a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f7ff fd67 	bl	8006580 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d009      	beq.n	8006ad0 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d005      	beq.n	8006ae6 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006ae0:	2105      	movs	r1, #5
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d107      	bne.n	8006b02 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f7ff fe20 	bl	8006740 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006b00:	e014      	b.n	8006b2c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f001 faa6 	bl	8008054 <USBH_LL_Start>
      break;
 8006b08:	e010      	b.n	8006b2c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8006b0a:	bf00      	nop
 8006b0c:	e00e      	b.n	8006b2c <USBH_Process+0x3cc>
      break;
 8006b0e:	bf00      	nop
 8006b10:	e00c      	b.n	8006b2c <USBH_Process+0x3cc>
      break;
 8006b12:	bf00      	nop
 8006b14:	e00a      	b.n	8006b2c <USBH_Process+0x3cc>
    break;
 8006b16:	bf00      	nop
 8006b18:	e008      	b.n	8006b2c <USBH_Process+0x3cc>
      break;
 8006b1a:	bf00      	nop
 8006b1c:	e006      	b.n	8006b2c <USBH_Process+0x3cc>
      break;
 8006b1e:	bf00      	nop
 8006b20:	e004      	b.n	8006b2c <USBH_Process+0x3cc>
      break;
 8006b22:	bf00      	nop
 8006b24:	e002      	b.n	8006b2c <USBH_Process+0x3cc>
      break;
 8006b26:	bf00      	nop
 8006b28:	e000      	b.n	8006b2c <USBH_Process+0x3cc>
      break;
 8006b2a:	bf00      	nop
  }
  return USBH_OK;
 8006b2c:	2300      	movs	r3, #0
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3710      	adds	r7, #16
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop

08006b38 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	af04      	add	r7, sp, #16
 8006b3e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006b40:	2301      	movs	r3, #1
 8006b42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006b44:	2301      	movs	r3, #1
 8006b46:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	785b      	ldrb	r3, [r3, #1]
 8006b4c:	2b07      	cmp	r3, #7
 8006b4e:	f200 81c1 	bhi.w	8006ed4 <USBH_HandleEnum+0x39c>
 8006b52:	a201      	add	r2, pc, #4	; (adr r2, 8006b58 <USBH_HandleEnum+0x20>)
 8006b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b58:	08006b79 	.word	0x08006b79
 8006b5c:	08006c37 	.word	0x08006c37
 8006b60:	08006ca1 	.word	0x08006ca1
 8006b64:	08006d2f 	.word	0x08006d2f
 8006b68:	08006d99 	.word	0x08006d99
 8006b6c:	08006e09 	.word	0x08006e09
 8006b70:	08006e4f 	.word	0x08006e4f
 8006b74:	08006e95 	.word	0x08006e95
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006b78:	2108      	movs	r1, #8
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fa50 	bl	8007020 <USBH_Get_DevDesc>
 8006b80:	4603      	mov	r3, r0
 8006b82:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006b84:	7bbb      	ldrb	r3, [r7, #14]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d130      	bne.n	8006bec <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	7919      	ldrb	r1, [r3, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006bae:	b292      	uxth	r2, r2
 8006bb0:	9202      	str	r2, [sp, #8]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	9201      	str	r2, [sp, #4]
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2280      	movs	r2, #128	; 0x80
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f001 f867 	bl	8007c90 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	7959      	ldrb	r1, [r3, #5]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006bd6:	b292      	uxth	r2, r2
 8006bd8:	9202      	str	r2, [sp, #8]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	9201      	str	r2, [sp, #4]
 8006bde:	9300      	str	r3, [sp, #0]
 8006be0:	4603      	mov	r3, r0
 8006be2:	2200      	movs	r2, #0
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f001 f853 	bl	8007c90 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006bea:	e175      	b.n	8006ed8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006bec:	7bbb      	ldrb	r3, [r7, #14]
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	f040 8172 	bne.w	8006ed8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	b2da      	uxtb	r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006c0a:	2b03      	cmp	r3, #3
 8006c0c:	d903      	bls.n	8006c16 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	220d      	movs	r2, #13
 8006c12:	701a      	strb	r2, [r3, #0]
      break;
 8006c14:	e160      	b.n	8006ed8 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	795b      	ldrb	r3, [r3, #5]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f001 f887 	bl	8007d30 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	791b      	ldrb	r3, [r3, #4]
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f001 f881 	bl	8007d30 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	701a      	strb	r2, [r3, #0]
      break;
 8006c34:	e150      	b.n	8006ed8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006c36:	2112      	movs	r1, #18
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 f9f1 	bl	8007020 <USBH_Get_DevDesc>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006c42:	7bbb      	ldrb	r3, [r7, #14]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d103      	bne.n	8006c50 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006c4e:	e145      	b.n	8006edc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006c50:	7bbb      	ldrb	r3, [r7, #14]
 8006c52:	2b03      	cmp	r3, #3
 8006c54:	f040 8142 	bne.w	8006edc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006c5e:	3301      	adds	r3, #1
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006c6e:	2b03      	cmp	r3, #3
 8006c70:	d903      	bls.n	8006c7a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	220d      	movs	r2, #13
 8006c76:	701a      	strb	r2, [r3, #0]
      break;
 8006c78:	e130      	b.n	8006edc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	795b      	ldrb	r3, [r3, #5]
 8006c7e:	4619      	mov	r1, r3
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f001 f855 	bl	8007d30 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	791b      	ldrb	r3, [r3, #4]
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f001 f84f 	bl	8007d30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	701a      	strb	r2, [r3, #0]
      break;
 8006c9e:	e11d      	b.n	8006edc <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 fa68 	bl	8007178 <USBH_SetAddress>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006cac:	7bbb      	ldrb	r3, [r7, #14]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d132      	bne.n	8006d18 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006cb2:	2002      	movs	r0, #2
 8006cb4:	f001 fb32 	bl	800831c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2203      	movs	r2, #3
 8006cc4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	7919      	ldrb	r1, [r3, #4]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006cda:	b292      	uxth	r2, r2
 8006cdc:	9202      	str	r2, [sp, #8]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	9201      	str	r2, [sp, #4]
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2280      	movs	r2, #128	; 0x80
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 ffd1 	bl	8007c90 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	7959      	ldrb	r1, [r3, #5]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006d02:	b292      	uxth	r2, r2
 8006d04:	9202      	str	r2, [sp, #8]
 8006d06:	2200      	movs	r2, #0
 8006d08:	9201      	str	r2, [sp, #4]
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2200      	movs	r2, #0
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 ffbd 	bl	8007c90 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006d16:	e0e3      	b.n	8006ee0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d18:	7bbb      	ldrb	r3, [r7, #14]
 8006d1a:	2b03      	cmp	r3, #3
 8006d1c:	f040 80e0 	bne.w	8006ee0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	220d      	movs	r2, #13
 8006d24:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	705a      	strb	r2, [r3, #1]
      break;
 8006d2c:	e0d8      	b.n	8006ee0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006d2e:	2109      	movs	r1, #9
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 f99d 	bl	8007070 <USBH_Get_CfgDesc>
 8006d36:	4603      	mov	r3, r0
 8006d38:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006d3a:	7bbb      	ldrb	r3, [r7, #14]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d103      	bne.n	8006d48 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2204      	movs	r2, #4
 8006d44:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006d46:	e0cd      	b.n	8006ee4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d48:	7bbb      	ldrb	r3, [r7, #14]
 8006d4a:	2b03      	cmp	r3, #3
 8006d4c:	f040 80ca 	bne.w	8006ee4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d56:	3301      	adds	r3, #1
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d66:	2b03      	cmp	r3, #3
 8006d68:	d903      	bls.n	8006d72 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	220d      	movs	r2, #13
 8006d6e:	701a      	strb	r2, [r3, #0]
      break;
 8006d70:	e0b8      	b.n	8006ee4 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	795b      	ldrb	r3, [r3, #5]
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f000 ffd9 	bl	8007d30 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	791b      	ldrb	r3, [r3, #4]
 8006d82:	4619      	mov	r1, r3
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 ffd3 	bl	8007d30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	701a      	strb	r2, [r3, #0]
      break;
 8006d96:	e0a5      	b.n	8006ee4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8006d9e:	4619      	mov	r1, r3
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 f965 	bl	8007070 <USBH_Get_CfgDesc>
 8006da6:	4603      	mov	r3, r0
 8006da8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006daa:	7bbb      	ldrb	r3, [r7, #14]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d103      	bne.n	8006db8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2205      	movs	r2, #5
 8006db4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006db6:	e097      	b.n	8006ee8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006db8:	7bbb      	ldrb	r3, [r7, #14]
 8006dba:	2b03      	cmp	r3, #3
 8006dbc:	f040 8094 	bne.w	8006ee8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006dd6:	2b03      	cmp	r3, #3
 8006dd8:	d903      	bls.n	8006de2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	220d      	movs	r2, #13
 8006dde:	701a      	strb	r2, [r3, #0]
      break;
 8006de0:	e082      	b.n	8006ee8 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	795b      	ldrb	r3, [r3, #5]
 8006de6:	4619      	mov	r1, r3
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 ffa1 	bl	8007d30 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	791b      	ldrb	r3, [r3, #4]
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 ff9b 	bl	8007d30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2200      	movs	r2, #0
 8006e04:	701a      	strb	r2, [r3, #0]
      break;
 8006e06:	e06f      	b.n	8006ee8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d019      	beq.n	8006e46 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006e1e:	23ff      	movs	r3, #255	; 0xff
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f949 	bl	80070b8 <USBH_Get_StringDesc>
 8006e26:	4603      	mov	r3, r0
 8006e28:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006e2a:	7bbb      	ldrb	r3, [r7, #14]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d103      	bne.n	8006e38 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2206      	movs	r2, #6
 8006e34:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006e36:	e059      	b.n	8006eec <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e38:	7bbb      	ldrb	r3, [r7, #14]
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d156      	bne.n	8006eec <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2206      	movs	r2, #6
 8006e42:	705a      	strb	r2, [r3, #1]
      break;
 8006e44:	e052      	b.n	8006eec <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2206      	movs	r2, #6
 8006e4a:	705a      	strb	r2, [r3, #1]
      break;
 8006e4c:	e04e      	b.n	8006eec <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d019      	beq.n	8006e8c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006e64:	23ff      	movs	r3, #255	; 0xff
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f926 	bl	80070b8 <USBH_Get_StringDesc>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006e70:	7bbb      	ldrb	r3, [r7, #14]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d103      	bne.n	8006e7e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2207      	movs	r2, #7
 8006e7a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006e7c:	e038      	b.n	8006ef0 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e7e:	7bbb      	ldrb	r3, [r7, #14]
 8006e80:	2b03      	cmp	r3, #3
 8006e82:	d135      	bne.n	8006ef0 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2207      	movs	r2, #7
 8006e88:	705a      	strb	r2, [r3, #1]
      break;
 8006e8a:	e031      	b.n	8006ef0 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2207      	movs	r2, #7
 8006e90:	705a      	strb	r2, [r3, #1]
      break;
 8006e92:	e02d      	b.n	8006ef0 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d017      	beq.n	8006ece <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006eaa:	23ff      	movs	r3, #255	; 0xff
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f903 	bl	80070b8 <USBH_Get_StringDesc>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006eb6:	7bbb      	ldrb	r3, [r7, #14]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d102      	bne.n	8006ec2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006ec0:	e018      	b.n	8006ef4 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006ec2:	7bbb      	ldrb	r3, [r7, #14]
 8006ec4:	2b03      	cmp	r3, #3
 8006ec6:	d115      	bne.n	8006ef4 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	73fb      	strb	r3, [r7, #15]
      break;
 8006ecc:	e012      	b.n	8006ef4 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	73fb      	strb	r3, [r7, #15]
      break;
 8006ed2:	e00f      	b.n	8006ef4 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006ed4:	bf00      	nop
 8006ed6:	e00e      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006ed8:	bf00      	nop
 8006eda:	e00c      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006edc:	bf00      	nop
 8006ede:	e00a      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006ee0:	bf00      	nop
 8006ee2:	e008      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006ee4:	bf00      	nop
 8006ee6:	e006      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006ee8:	bf00      	nop
 8006eea:	e004      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006eec:	bf00      	nop
 8006eee:	e002      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006ef0:	bf00      	nop
 8006ef2:	e000      	b.n	8006ef6 <USBH_HandleEnum+0x3be>
      break;
 8006ef4:	bf00      	nop
  }
  return Status;
 8006ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3710      	adds	r7, #16
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	683a      	ldr	r2, [r7, #0]
 8006f0e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006f12:	bf00      	nop
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b082      	sub	sp, #8
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f2c:	1c5a      	adds	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 f804 	bl	8006f42 <USBH_HandleSof>
}
 8006f3a:	bf00      	nop
 8006f3c:	3708      	adds	r7, #8
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b082      	sub	sp, #8
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b0b      	cmp	r3, #11
 8006f52:	d10a      	bne.n	8006f6a <USBH_HandleSof+0x28>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d005      	beq.n	8006f6a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	4798      	blx	r3
  }
}
 8006f6a:	bf00      	nop
 8006f6c:	3708      	adds	r7, #8
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006f72:	b480      	push	{r7}
 8006f74:	b083      	sub	sp, #12
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8006f82:	bf00      	nop
}
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr

08006f8e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	b083      	sub	sp, #12
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8006f9e:	bf00      	nop
}
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b083      	sub	sp, #12
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006fca:	2300      	movs	r3, #0
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f001 f846 	bl	800808a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	791b      	ldrb	r3, [r3, #4]
 8007002:	4619      	mov	r1, r3
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 fe93 	bl	8007d30 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	795b      	ldrb	r3, [r3, #5]
 800700e:	4619      	mov	r1, r3
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fe8d 	bl	8007d30 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3708      	adds	r7, #8
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b086      	sub	sp, #24
 8007024:	af02      	add	r7, sp, #8
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	460b      	mov	r3, r1
 800702a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007032:	78fb      	ldrb	r3, [r7, #3]
 8007034:	b29b      	uxth	r3, r3
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	4613      	mov	r3, r2
 800703a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800703e:	2100      	movs	r1, #0
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 f864 	bl	800710e <USBH_GetDescriptor>
 8007046:	4603      	mov	r3, r0
 8007048:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10a      	bne.n	8007066 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800705c:	78fa      	ldrb	r2, [r7, #3]
 800705e:	b292      	uxth	r2, r2
 8007060:	4619      	mov	r1, r3
 8007062:	f000 f919 	bl	8007298 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007066:	7bfb      	ldrb	r3, [r7, #15]
}
 8007068:	4618      	mov	r0, r3
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007070:	b580      	push	{r7, lr}
 8007072:	b086      	sub	sp, #24
 8007074:	af02      	add	r7, sp, #8
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	460b      	mov	r3, r1
 800707a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	331c      	adds	r3, #28
 8007080:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007082:	887b      	ldrh	r3, [r7, #2]
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	f44f 7200 	mov.w	r2, #512	; 0x200
 800708c:	2100      	movs	r1, #0
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f83d 	bl	800710e <USBH_GetDescriptor>
 8007094:	4603      	mov	r3, r0
 8007096:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007098:	7bfb      	ldrb	r3, [r7, #15]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d107      	bne.n	80070ae <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800709e:	887b      	ldrh	r3, [r7, #2]
 80070a0:	461a      	mov	r2, r3
 80070a2:	68b9      	ldr	r1, [r7, #8]
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 f989 	bl	80073bc <USBH_ParseCfgDesc>
 80070aa:	4603      	mov	r3, r0
 80070ac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b088      	sub	sp, #32
 80070bc:	af02      	add	r7, sp, #8
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	607a      	str	r2, [r7, #4]
 80070c2:	461a      	mov	r2, r3
 80070c4:	460b      	mov	r3, r1
 80070c6:	72fb      	strb	r3, [r7, #11]
 80070c8:	4613      	mov	r3, r2
 80070ca:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 80070cc:	7afb      	ldrb	r3, [r7, #11]
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80070d4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80070dc:	893b      	ldrh	r3, [r7, #8]
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	460b      	mov	r3, r1
 80070e2:	2100      	movs	r1, #0
 80070e4:	68f8      	ldr	r0, [r7, #12]
 80070e6:	f000 f812 	bl	800710e <USBH_GetDescriptor>
 80070ea:	4603      	mov	r3, r0
 80070ec:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80070ee:	7dfb      	ldrb	r3, [r7, #23]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d107      	bne.n	8007104 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80070fa:	893a      	ldrh	r2, [r7, #8]
 80070fc:	6879      	ldr	r1, [r7, #4]
 80070fe:	4618      	mov	r0, r3
 8007100:	f000 fb26 	bl	8007750 <USBH_ParseStringDesc>
  }

  return status;
 8007104:	7dfb      	ldrb	r3, [r7, #23]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3718      	adds	r7, #24
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}

0800710e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800710e:	b580      	push	{r7, lr}
 8007110:	b084      	sub	sp, #16
 8007112:	af00      	add	r7, sp, #0
 8007114:	60f8      	str	r0, [r7, #12]
 8007116:	607b      	str	r3, [r7, #4]
 8007118:	460b      	mov	r3, r1
 800711a:	72fb      	strb	r3, [r7, #11]
 800711c:	4613      	mov	r3, r2
 800711e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	789b      	ldrb	r3, [r3, #2]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d11c      	bne.n	8007162 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007128:	7afb      	ldrb	r3, [r7, #11]
 800712a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800712e:	b2da      	uxtb	r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2206      	movs	r2, #6
 8007138:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	893a      	ldrh	r2, [r7, #8]
 800713e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007140:	893b      	ldrh	r3, [r7, #8]
 8007142:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007146:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800714a:	d104      	bne.n	8007156 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f240 4209 	movw	r2, #1033	; 0x409
 8007152:	829a      	strh	r2, [r3, #20]
 8007154:	e002      	b.n	800715c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2200      	movs	r2, #0
 800715a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	8b3a      	ldrh	r2, [r7, #24]
 8007160:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007162:	8b3b      	ldrh	r3, [r7, #24]
 8007164:	461a      	mov	r2, r3
 8007166:	6879      	ldr	r1, [r7, #4]
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f000 fb3f 	bl	80077ec <USBH_CtlReq>
 800716e:	4603      	mov	r3, r0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	460b      	mov	r3, r1
 8007182:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	789b      	ldrb	r3, [r3, #2]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d10f      	bne.n	80071ac <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2205      	movs	r2, #5
 8007196:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007198:	78fb      	ldrb	r3, [r7, #3]
 800719a:	b29a      	uxth	r2, r3
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80071ac:	2200      	movs	r2, #0
 80071ae:	2100      	movs	r1, #0
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fb1b 	bl	80077ec <USBH_CtlReq>
 80071b6:	4603      	mov	r3, r0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3708      	adds	r7, #8
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b082      	sub	sp, #8
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	460b      	mov	r3, r1
 80071ca:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	789b      	ldrb	r3, [r3, #2]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d10e      	bne.n	80071f2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2209      	movs	r2, #9
 80071de:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	887a      	ldrh	r2, [r7, #2]
 80071e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80071f2:	2200      	movs	r2, #0
 80071f4:	2100      	movs	r1, #0
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 faf8 	bl	80077ec <USBH_CtlReq>
 80071fc:	4603      	mov	r3, r0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3708      	adds	r7, #8
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}

08007206 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007206:	b580      	push	{r7, lr}
 8007208:	b082      	sub	sp, #8
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
 800720e:	460b      	mov	r3, r1
 8007210:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	789b      	ldrb	r3, [r3, #2]
 8007216:	2b01      	cmp	r3, #1
 8007218:	d10f      	bne.n	800723a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2203      	movs	r2, #3
 8007224:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007226:	78fb      	ldrb	r3, [r7, #3]
 8007228:	b29a      	uxth	r2, r3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800723a:	2200      	movs	r2, #0
 800723c:	2100      	movs	r1, #0
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 fad4 	bl	80077ec <USBH_CtlReq>
 8007244:	4603      	mov	r3, r0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b082      	sub	sp, #8
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
 8007256:	460b      	mov	r3, r1
 8007258:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	789b      	ldrb	r3, [r3, #2]
 800725e:	2b01      	cmp	r3, #1
 8007260:	d10f      	bne.n	8007282 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2202      	movs	r2, #2
 8007266:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007274:	78fb      	ldrb	r3, [r7, #3]
 8007276:	b29a      	uxth	r2, r3
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8007282:	2200      	movs	r2, #0
 8007284:	2100      	movs	r1, #0
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 fab0 	bl	80077ec <USBH_CtlReq>
 800728c:	4603      	mov	r3, r0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3708      	adds	r7, #8
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
	...

08007298 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	4613      	mov	r3, r2
 80072a4:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	781a      	ldrb	r2, [r3, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	785a      	ldrb	r2, [r3, #1]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	3302      	adds	r3, #2
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	b29a      	uxth	r2, r3
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	3303      	adds	r3, #3
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	021b      	lsls	r3, r3, #8
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	4313      	orrs	r3, r2
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	791a      	ldrb	r2, [r3, #4]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	795a      	ldrb	r2, [r3, #5]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	799a      	ldrb	r2, [r3, #6]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	79da      	ldrb	r2, [r3, #7]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	79db      	ldrb	r3, [r3, #7]
 80072f6:	2b20      	cmp	r3, #32
 80072f8:	dc0f      	bgt.n	800731a <USBH_ParseDevDesc+0x82>
 80072fa:	2b08      	cmp	r3, #8
 80072fc:	db14      	blt.n	8007328 <USBH_ParseDevDesc+0x90>
 80072fe:	3b08      	subs	r3, #8
 8007300:	4a2d      	ldr	r2, [pc, #180]	; (80073b8 <USBH_ParseDevDesc+0x120>)
 8007302:	fa22 f303 	lsr.w	r3, r2, r3
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	bf14      	ite	ne
 800730e:	2301      	movne	r3, #1
 8007310:	2300      	moveq	r3, #0
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b00      	cmp	r3, #0
 8007316:	d102      	bne.n	800731e <USBH_ParseDevDesc+0x86>
 8007318:	e006      	b.n	8007328 <USBH_ParseDevDesc+0x90>
 800731a:	2b40      	cmp	r3, #64	; 0x40
 800731c:	d104      	bne.n	8007328 <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	79da      	ldrb	r2, [r3, #7]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	71da      	strb	r2, [r3, #7]
      break;
 8007326:	e003      	b.n	8007330 <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2240      	movs	r2, #64	; 0x40
 800732c:	71da      	strb	r2, [r3, #7]
      break;
 800732e:	bf00      	nop
  }

  if (length > 8U)
 8007330:	88fb      	ldrh	r3, [r7, #6]
 8007332:	2b08      	cmp	r3, #8
 8007334:	d939      	bls.n	80073aa <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	3308      	adds	r3, #8
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	b29a      	uxth	r2, r3
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	3309      	adds	r3, #9
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	b29b      	uxth	r3, r3
 8007346:	021b      	lsls	r3, r3, #8
 8007348:	b29b      	uxth	r3, r3
 800734a:	4313      	orrs	r3, r2
 800734c:	b29a      	uxth	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	330a      	adds	r3, #10
 8007356:	781b      	ldrb	r3, [r3, #0]
 8007358:	b29a      	uxth	r2, r3
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	330b      	adds	r3, #11
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	b29b      	uxth	r3, r3
 8007362:	021b      	lsls	r3, r3, #8
 8007364:	b29b      	uxth	r3, r3
 8007366:	4313      	orrs	r3, r2
 8007368:	b29a      	uxth	r2, r3
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	330c      	adds	r3, #12
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	b29a      	uxth	r2, r3
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	330d      	adds	r3, #13
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	b29b      	uxth	r3, r3
 800737e:	021b      	lsls	r3, r3, #8
 8007380:	b29b      	uxth	r3, r3
 8007382:	4313      	orrs	r3, r2
 8007384:	b29a      	uxth	r2, r3
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	7b9a      	ldrb	r2, [r3, #14]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	7bda      	ldrb	r2, [r3, #15]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	7c1a      	ldrb	r2, [r3, #16]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	7c5a      	ldrb	r2, [r3, #17]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	745a      	strb	r2, [r3, #17]
  }
}
 80073aa:	bf00      	nop
 80073ac:	3714      	adds	r7, #20
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	01000101 	.word	0x01000101

080073bc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b08c      	sub	sp, #48	; 0x30
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	4613      	mov	r3, r2
 80073c8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80073d0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80073dc:	2300      	movs	r3, #0
 80073de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	781a      	ldrb	r2, [r3, #0]
 80073f0:	6a3b      	ldr	r3, [r7, #32]
 80073f2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	785a      	ldrb	r2, [r3, #1]
 80073f8:	6a3b      	ldr	r3, [r7, #32]
 80073fa:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	3302      	adds	r3, #2
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	b29a      	uxth	r2, r3
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	3303      	adds	r3, #3
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	b29b      	uxth	r3, r3
 800740c:	021b      	lsls	r3, r3, #8
 800740e:	b29b      	uxth	r3, r3
 8007410:	4313      	orrs	r3, r2
 8007412:	b29b      	uxth	r3, r3
 8007414:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007418:	bf28      	it	cs
 800741a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800741e:	b29a      	uxth	r2, r3
 8007420:	6a3b      	ldr	r3, [r7, #32]
 8007422:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	791a      	ldrb	r2, [r3, #4]
 8007428:	6a3b      	ldr	r3, [r7, #32]
 800742a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	795a      	ldrb	r2, [r3, #5]
 8007430:	6a3b      	ldr	r3, [r7, #32]
 8007432:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	799a      	ldrb	r2, [r3, #6]
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	79da      	ldrb	r2, [r3, #7]
 8007440:	6a3b      	ldr	r3, [r7, #32]
 8007442:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	7a1a      	ldrb	r2, [r3, #8]
 8007448:	6a3b      	ldr	r3, [r7, #32]
 800744a:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	2b09      	cmp	r3, #9
 8007452:	d002      	beq.n	800745a <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	2209      	movs	r2, #9
 8007458:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800745a:	88fb      	ldrh	r3, [r7, #6]
 800745c:	2b09      	cmp	r3, #9
 800745e:	f240 809d 	bls.w	800759c <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8007462:	2309      	movs	r3, #9
 8007464:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007466:	2300      	movs	r3, #0
 8007468:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800746a:	e081      	b.n	8007570 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800746c:	f107 0316 	add.w	r3, r7, #22
 8007470:	4619      	mov	r1, r3
 8007472:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007474:	f000 f99f 	bl	80077b6 <USBH_GetNextDesc>
 8007478:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800747a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800747c:	785b      	ldrb	r3, [r3, #1]
 800747e:	2b04      	cmp	r3, #4
 8007480:	d176      	bne.n	8007570 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8007482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	2b09      	cmp	r3, #9
 8007488:	d002      	beq.n	8007490 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800748a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748c:	2209      	movs	r2, #9
 800748e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007490:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007494:	221a      	movs	r2, #26
 8007496:	fb02 f303 	mul.w	r3, r2, r3
 800749a:	3308      	adds	r3, #8
 800749c:	6a3a      	ldr	r2, [r7, #32]
 800749e:	4413      	add	r3, r2
 80074a0:	3302      	adds	r3, #2
 80074a2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80074a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074a6:	69f8      	ldr	r0, [r7, #28]
 80074a8:	f000 f87e 	bl	80075a8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80074ac:	2300      	movs	r3, #0
 80074ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80074b2:	2300      	movs	r3, #0
 80074b4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80074b6:	e043      	b.n	8007540 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80074b8:	f107 0316 	add.w	r3, r7, #22
 80074bc:	4619      	mov	r1, r3
 80074be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074c0:	f000 f979 	bl	80077b6 <USBH_GetNextDesc>
 80074c4:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80074c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074c8:	785b      	ldrb	r3, [r3, #1]
 80074ca:	2b05      	cmp	r3, #5
 80074cc:	d138      	bne.n	8007540 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	795b      	ldrb	r3, [r3, #5]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d10f      	bne.n	80074f6 <USBH_ParseCfgDesc+0x13a>
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	799b      	ldrb	r3, [r3, #6]
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d10b      	bne.n	80074f6 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	79db      	ldrb	r3, [r3, #7]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d10f      	bne.n	8007506 <USBH_ParseCfgDesc+0x14a>
 80074e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	2b09      	cmp	r3, #9
 80074ec:	d00b      	beq.n	8007506 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 80074ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f0:	2209      	movs	r2, #9
 80074f2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80074f4:	e007      	b.n	8007506 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 80074f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	2b07      	cmp	r3, #7
 80074fc:	d004      	beq.n	8007508 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80074fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007500:	2207      	movs	r2, #7
 8007502:	701a      	strb	r2, [r3, #0]
 8007504:	e000      	b.n	8007508 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007506:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007508:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800750c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007510:	3201      	adds	r2, #1
 8007512:	00d2      	lsls	r2, r2, #3
 8007514:	211a      	movs	r1, #26
 8007516:	fb01 f303 	mul.w	r3, r1, r3
 800751a:	4413      	add	r3, r2
 800751c:	3308      	adds	r3, #8
 800751e:	6a3a      	ldr	r2, [r7, #32]
 8007520:	4413      	add	r3, r2
 8007522:	3304      	adds	r3, #4
 8007524:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007526:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007528:	69b9      	ldr	r1, [r7, #24]
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f000 f86b 	bl	8007606 <USBH_ParseEPDesc>
 8007530:	4603      	mov	r3, r0
 8007532:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8007536:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800753a:	3301      	adds	r3, #1
 800753c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	791b      	ldrb	r3, [r3, #4]
 8007544:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007548:	429a      	cmp	r2, r3
 800754a:	d204      	bcs.n	8007556 <USBH_ParseCfgDesc+0x19a>
 800754c:	6a3b      	ldr	r3, [r7, #32]
 800754e:	885a      	ldrh	r2, [r3, #2]
 8007550:	8afb      	ldrh	r3, [r7, #22]
 8007552:	429a      	cmp	r2, r3
 8007554:	d8b0      	bhi.n	80074b8 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	791b      	ldrb	r3, [r3, #4]
 800755a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800755e:	429a      	cmp	r2, r3
 8007560:	d201      	bcs.n	8007566 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8007562:	2303      	movs	r3, #3
 8007564:	e01c      	b.n	80075a0 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8007566:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800756a:	3301      	adds	r3, #1
 800756c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007570:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007574:	2b01      	cmp	r3, #1
 8007576:	d805      	bhi.n	8007584 <USBH_ParseCfgDesc+0x1c8>
 8007578:	6a3b      	ldr	r3, [r7, #32]
 800757a:	885a      	ldrh	r2, [r3, #2]
 800757c:	8afb      	ldrh	r3, [r7, #22]
 800757e:	429a      	cmp	r2, r3
 8007580:	f63f af74 	bhi.w	800746c <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	791b      	ldrb	r3, [r3, #4]
 8007588:	2b02      	cmp	r3, #2
 800758a:	bf28      	it	cs
 800758c:	2302      	movcs	r3, #2
 800758e:	b2db      	uxtb	r3, r3
 8007590:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007594:	429a      	cmp	r2, r3
 8007596:	d201      	bcs.n	800759c <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8007598:	2303      	movs	r3, #3
 800759a:	e001      	b.n	80075a0 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800759c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3730      	adds	r7, #48	; 0x30
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	781a      	ldrb	r2, [r3, #0]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	785a      	ldrb	r2, [r3, #1]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	789a      	ldrb	r2, [r3, #2]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	78da      	ldrb	r2, [r3, #3]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	791a      	ldrb	r2, [r3, #4]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	795a      	ldrb	r2, [r3, #5]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	799a      	ldrb	r2, [r3, #6]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	79da      	ldrb	r2, [r3, #7]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	7a1a      	ldrb	r2, [r3, #8]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	721a      	strb	r2, [r3, #8]
}
 80075fa:	bf00      	nop
 80075fc:	370c      	adds	r7, #12
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr

08007606 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8007606:	b480      	push	{r7}
 8007608:	b087      	sub	sp, #28
 800760a:	af00      	add	r7, sp, #0
 800760c:	60f8      	str	r0, [r7, #12]
 800760e:	60b9      	str	r1, [r7, #8]
 8007610:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007612:	2300      	movs	r3, #0
 8007614:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	781a      	ldrb	r2, [r3, #0]
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	785a      	ldrb	r2, [r3, #1]
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	789a      	ldrb	r2, [r3, #2]
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	78da      	ldrb	r2, [r3, #3]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	3304      	adds	r3, #4
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	b29a      	uxth	r2, r3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	3305      	adds	r3, #5
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	b29b      	uxth	r3, r3
 8007646:	021b      	lsls	r3, r3, #8
 8007648:	b29b      	uxth	r3, r3
 800764a:	4313      	orrs	r3, r2
 800764c:	b29a      	uxth	r2, r3
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	799a      	ldrb	r2, [r3, #6]
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	889b      	ldrh	r3, [r3, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d102      	bne.n	8007668 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8007662:	2303      	movs	r3, #3
 8007664:	75fb      	strb	r3, [r7, #23]
 8007666:	e033      	b.n	80076d0 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	889b      	ldrh	r3, [r3, #4]
 800766c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007670:	f023 0307 	bic.w	r3, r3, #7
 8007674:	b29a      	uxth	r2, r3
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	889b      	ldrh	r3, [r3, #4]
 800767e:	b21a      	sxth	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	3304      	adds	r3, #4
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	b299      	uxth	r1, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	3305      	adds	r3, #5
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	b29b      	uxth	r3, r3
 8007690:	021b      	lsls	r3, r3, #8
 8007692:	b29b      	uxth	r3, r3
 8007694:	430b      	orrs	r3, r1
 8007696:	b29b      	uxth	r3, r3
 8007698:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800769c:	2b00      	cmp	r3, #0
 800769e:	d110      	bne.n	80076c2 <USBH_ParseEPDesc+0xbc>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	3304      	adds	r3, #4
 80076a4:	781b      	ldrb	r3, [r3, #0]
 80076a6:	b299      	uxth	r1, r3
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	3305      	adds	r3, #5
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	021b      	lsls	r3, r3, #8
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	430b      	orrs	r3, r1
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	b21b      	sxth	r3, r3
 80076ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80076be:	b21b      	sxth	r3, r3
 80076c0:	e001      	b.n	80076c6 <USBH_ParseEPDesc+0xc0>
 80076c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076c6:	4313      	orrs	r3, r2
 80076c8:	b21b      	sxth	r3, r3
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d116      	bne.n	8007708 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	78db      	ldrb	r3, [r3, #3]
 80076de:	f003 0303 	and.w	r3, r3, #3
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d005      	beq.n	80076f2 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	78db      	ldrb	r3, [r3, #3]
 80076ea:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80076ee:	2b03      	cmp	r3, #3
 80076f0:	d127      	bne.n	8007742 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	799b      	ldrb	r3, [r3, #6]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d003      	beq.n	8007702 <USBH_ParseEPDesc+0xfc>
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	799b      	ldrb	r3, [r3, #6]
 80076fe:	2b10      	cmp	r3, #16
 8007700:	d91f      	bls.n	8007742 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007702:	2303      	movs	r3, #3
 8007704:	75fb      	strb	r3, [r7, #23]
 8007706:	e01c      	b.n	8007742 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	78db      	ldrb	r3, [r3, #3]
 800770c:	f003 0303 	and.w	r3, r3, #3
 8007710:	2b01      	cmp	r3, #1
 8007712:	d10a      	bne.n	800772a <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	799b      	ldrb	r3, [r3, #6]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d003      	beq.n	8007724 <USBH_ParseEPDesc+0x11e>
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	799b      	ldrb	r3, [r3, #6]
 8007720:	2b10      	cmp	r3, #16
 8007722:	d90e      	bls.n	8007742 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007724:	2303      	movs	r3, #3
 8007726:	75fb      	strb	r3, [r7, #23]
 8007728:	e00b      	b.n	8007742 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	78db      	ldrb	r3, [r3, #3]
 800772e:	f003 0303 	and.w	r3, r3, #3
 8007732:	2b03      	cmp	r3, #3
 8007734:	d105      	bne.n	8007742 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	799b      	ldrb	r3, [r3, #6]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d101      	bne.n	8007742 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800773e:	2303      	movs	r3, #3
 8007740:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8007742:	7dfb      	ldrb	r3, [r7, #23]
}
 8007744:	4618      	mov	r0, r3
 8007746:	371c      	adds	r7, #28
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007750:	b480      	push	{r7}
 8007752:	b087      	sub	sp, #28
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	4613      	mov	r3, r2
 800775c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	3301      	adds	r3, #1
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	2b03      	cmp	r3, #3
 8007766:	d120      	bne.n	80077aa <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	1e9a      	subs	r2, r3, #2
 800776e:	88fb      	ldrh	r3, [r7, #6]
 8007770:	4293      	cmp	r3, r2
 8007772:	bf28      	it	cs
 8007774:	4613      	movcs	r3, r2
 8007776:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	3302      	adds	r3, #2
 800777c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800777e:	2300      	movs	r3, #0
 8007780:	82fb      	strh	r3, [r7, #22]
 8007782:	e00b      	b.n	800779c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007784:	8afb      	ldrh	r3, [r7, #22]
 8007786:	68fa      	ldr	r2, [r7, #12]
 8007788:	4413      	add	r3, r2
 800778a:	781a      	ldrb	r2, [r3, #0]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	3301      	adds	r3, #1
 8007794:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007796:	8afb      	ldrh	r3, [r7, #22]
 8007798:	3302      	adds	r3, #2
 800779a:	82fb      	strh	r3, [r7, #22]
 800779c:	8afa      	ldrh	r2, [r7, #22]
 800779e:	8abb      	ldrh	r3, [r7, #20]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d3ef      	bcc.n	8007784 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	2200      	movs	r2, #0
 80077a8:	701a      	strb	r2, [r3, #0]
  }
}
 80077aa:	bf00      	nop
 80077ac:	371c      	adds	r7, #28
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr

080077b6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b085      	sub	sp, #20
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
 80077be:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	881a      	ldrh	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	4413      	add	r3, r2
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4413      	add	r3, r2
 80077dc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80077de:	68fb      	ldr	r3, [r7, #12]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3714      	adds	r7, #20
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b086      	sub	sp, #24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	60b9      	str	r1, [r7, #8]
 80077f6:	4613      	mov	r3, r2
 80077f8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80077fa:	2301      	movs	r3, #1
 80077fc:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	789b      	ldrb	r3, [r3, #2]
 8007802:	2b01      	cmp	r3, #1
 8007804:	d002      	beq.n	800780c <USBH_CtlReq+0x20>
 8007806:	2b02      	cmp	r3, #2
 8007808:	d00f      	beq.n	800782a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800780a:	e027      	b.n	800785c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	88fa      	ldrh	r2, [r7, #6]
 8007816:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2201      	movs	r2, #1
 800781c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2202      	movs	r2, #2
 8007822:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007824:	2301      	movs	r3, #1
 8007826:	75fb      	strb	r3, [r7, #23]
      break;
 8007828:	e018      	b.n	800785c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800782a:	68f8      	ldr	r0, [r7, #12]
 800782c:	f000 f81c 	bl	8007868 <USBH_HandleControl>
 8007830:	4603      	mov	r3, r0
 8007832:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007834:	7dfb      	ldrb	r3, [r7, #23]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <USBH_CtlReq+0x54>
 800783a:	7dfb      	ldrb	r3, [r7, #23]
 800783c:	2b03      	cmp	r3, #3
 800783e:	d106      	bne.n	800784e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2201      	movs	r2, #1
 8007844:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	761a      	strb	r2, [r3, #24]
      break;
 800784c:	e005      	b.n	800785a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800784e:	7dfb      	ldrb	r3, [r7, #23]
 8007850:	2b02      	cmp	r3, #2
 8007852:	d102      	bne.n	800785a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2201      	movs	r2, #1
 8007858:	709a      	strb	r2, [r3, #2]
      break;
 800785a:	bf00      	nop
  }
  return status;
 800785c:	7dfb      	ldrb	r3, [r7, #23]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3718      	adds	r7, #24
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
	...

08007868 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b086      	sub	sp, #24
 800786c:	af02      	add	r7, sp, #8
 800786e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007870:	2301      	movs	r3, #1
 8007872:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007874:	2300      	movs	r3, #0
 8007876:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	7e1b      	ldrb	r3, [r3, #24]
 800787c:	3b01      	subs	r3, #1
 800787e:	2b0a      	cmp	r3, #10
 8007880:	f200 8156 	bhi.w	8007b30 <USBH_HandleControl+0x2c8>
 8007884:	a201      	add	r2, pc, #4	; (adr r2, 800788c <USBH_HandleControl+0x24>)
 8007886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800788a:	bf00      	nop
 800788c:	080078b9 	.word	0x080078b9
 8007890:	080078d3 	.word	0x080078d3
 8007894:	0800793d 	.word	0x0800793d
 8007898:	08007963 	.word	0x08007963
 800789c:	0800799b 	.word	0x0800799b
 80078a0:	080079c5 	.word	0x080079c5
 80078a4:	08007a17 	.word	0x08007a17
 80078a8:	08007a39 	.word	0x08007a39
 80078ac:	08007a75 	.word	0x08007a75
 80078b0:	08007a9b 	.word	0x08007a9b
 80078b4:	08007ad9 	.word	0x08007ad9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f103 0110 	add.w	r1, r3, #16
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	795b      	ldrb	r3, [r3, #5]
 80078c2:	461a      	mov	r2, r3
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f000 f943 	bl	8007b50 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2202      	movs	r2, #2
 80078ce:	761a      	strb	r2, [r3, #24]
      break;
 80078d0:	e139      	b.n	8007b46 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	795b      	ldrb	r3, [r3, #5]
 80078d6:	4619      	mov	r1, r3
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fcc5 	bl	8008268 <USBH_LL_GetURBState>
 80078de:	4603      	mov	r3, r0
 80078e0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80078e2:	7bbb      	ldrb	r3, [r7, #14]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d11e      	bne.n	8007926 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	7c1b      	ldrb	r3, [r3, #16]
 80078ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80078f0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	8adb      	ldrh	r3, [r3, #22]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00a      	beq.n	8007910 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80078fa:	7b7b      	ldrb	r3, [r7, #13]
 80078fc:	2b80      	cmp	r3, #128	; 0x80
 80078fe:	d103      	bne.n	8007908 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2203      	movs	r2, #3
 8007904:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007906:	e115      	b.n	8007b34 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2205      	movs	r2, #5
 800790c:	761a      	strb	r2, [r3, #24]
      break;
 800790e:	e111      	b.n	8007b34 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007910:	7b7b      	ldrb	r3, [r7, #13]
 8007912:	2b80      	cmp	r3, #128	; 0x80
 8007914:	d103      	bne.n	800791e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2209      	movs	r2, #9
 800791a:	761a      	strb	r2, [r3, #24]
      break;
 800791c:	e10a      	b.n	8007b34 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2207      	movs	r2, #7
 8007922:	761a      	strb	r2, [r3, #24]
      break;
 8007924:	e106      	b.n	8007b34 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007926:	7bbb      	ldrb	r3, [r7, #14]
 8007928:	2b04      	cmp	r3, #4
 800792a:	d003      	beq.n	8007934 <USBH_HandleControl+0xcc>
 800792c:	7bbb      	ldrb	r3, [r7, #14]
 800792e:	2b02      	cmp	r3, #2
 8007930:	f040 8100 	bne.w	8007b34 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	220b      	movs	r2, #11
 8007938:	761a      	strb	r2, [r3, #24]
      break;
 800793a:	e0fb      	b.n	8007b34 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007942:	b29a      	uxth	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6899      	ldr	r1, [r3, #8]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	899a      	ldrh	r2, [r3, #12]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	791b      	ldrb	r3, [r3, #4]
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f93a 	bl	8007bce <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2204      	movs	r2, #4
 800795e:	761a      	strb	r2, [r3, #24]
      break;
 8007960:	e0f1      	b.n	8007b46 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	791b      	ldrb	r3, [r3, #4]
 8007966:	4619      	mov	r1, r3
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fc7d 	bl	8008268 <USBH_LL_GetURBState>
 800796e:	4603      	mov	r3, r0
 8007970:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007972:	7bbb      	ldrb	r3, [r7, #14]
 8007974:	2b01      	cmp	r3, #1
 8007976:	d102      	bne.n	800797e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2209      	movs	r2, #9
 800797c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800797e:	7bbb      	ldrb	r3, [r7, #14]
 8007980:	2b05      	cmp	r3, #5
 8007982:	d102      	bne.n	800798a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007984:	2303      	movs	r3, #3
 8007986:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007988:	e0d6      	b.n	8007b38 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800798a:	7bbb      	ldrb	r3, [r7, #14]
 800798c:	2b04      	cmp	r3, #4
 800798e:	f040 80d3 	bne.w	8007b38 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	220b      	movs	r2, #11
 8007996:	761a      	strb	r2, [r3, #24]
      break;
 8007998:	e0ce      	b.n	8007b38 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6899      	ldr	r1, [r3, #8]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	899a      	ldrh	r2, [r3, #12]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	795b      	ldrb	r3, [r3, #5]
 80079a6:	2001      	movs	r0, #1
 80079a8:	9000      	str	r0, [sp, #0]
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f8ea 	bl	8007b84 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80079b6:	b29a      	uxth	r2, r3
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2206      	movs	r2, #6
 80079c0:	761a      	strb	r2, [r3, #24]
      break;
 80079c2:	e0c0      	b.n	8007b46 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	795b      	ldrb	r3, [r3, #5]
 80079c8:	4619      	mov	r1, r3
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 fc4c 	bl	8008268 <USBH_LL_GetURBState>
 80079d0:	4603      	mov	r3, r0
 80079d2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80079d4:	7bbb      	ldrb	r3, [r7, #14]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d103      	bne.n	80079e2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2207      	movs	r2, #7
 80079de:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80079e0:	e0ac      	b.n	8007b3c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80079e2:	7bbb      	ldrb	r3, [r7, #14]
 80079e4:	2b05      	cmp	r3, #5
 80079e6:	d105      	bne.n	80079f4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	220c      	movs	r2, #12
 80079ec:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80079ee:	2303      	movs	r3, #3
 80079f0:	73fb      	strb	r3, [r7, #15]
      break;
 80079f2:	e0a3      	b.n	8007b3c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80079f4:	7bbb      	ldrb	r3, [r7, #14]
 80079f6:	2b02      	cmp	r3, #2
 80079f8:	d103      	bne.n	8007a02 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2205      	movs	r2, #5
 80079fe:	761a      	strb	r2, [r3, #24]
      break;
 8007a00:	e09c      	b.n	8007b3c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007a02:	7bbb      	ldrb	r3, [r7, #14]
 8007a04:	2b04      	cmp	r3, #4
 8007a06:	f040 8099 	bne.w	8007b3c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	220b      	movs	r2, #11
 8007a0e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007a10:	2302      	movs	r3, #2
 8007a12:	73fb      	strb	r3, [r7, #15]
      break;
 8007a14:	e092      	b.n	8007b3c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	791b      	ldrb	r3, [r3, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 f8d5 	bl	8007bce <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2208      	movs	r2, #8
 8007a34:	761a      	strb	r2, [r3, #24]

      break;
 8007a36:	e086      	b.n	8007b46 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	791b      	ldrb	r3, [r3, #4]
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 fc12 	bl	8008268 <USBH_LL_GetURBState>
 8007a44:	4603      	mov	r3, r0
 8007a46:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007a48:	7bbb      	ldrb	r3, [r7, #14]
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d105      	bne.n	8007a5a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	220d      	movs	r2, #13
 8007a52:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007a54:	2300      	movs	r3, #0
 8007a56:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007a58:	e072      	b.n	8007b40 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007a5a:	7bbb      	ldrb	r3, [r7, #14]
 8007a5c:	2b04      	cmp	r3, #4
 8007a5e:	d103      	bne.n	8007a68 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	220b      	movs	r2, #11
 8007a64:	761a      	strb	r2, [r3, #24]
      break;
 8007a66:	e06b      	b.n	8007b40 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007a68:	7bbb      	ldrb	r3, [r7, #14]
 8007a6a:	2b05      	cmp	r3, #5
 8007a6c:	d168      	bne.n	8007b40 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007a6e:	2303      	movs	r3, #3
 8007a70:	73fb      	strb	r3, [r7, #15]
      break;
 8007a72:	e065      	b.n	8007b40 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	795b      	ldrb	r3, [r3, #5]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	9200      	str	r2, [sp, #0]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	2100      	movs	r1, #0
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 f87f 	bl	8007b84 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	220a      	movs	r2, #10
 8007a96:	761a      	strb	r2, [r3, #24]
      break;
 8007a98:	e055      	b.n	8007b46 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	795b      	ldrb	r3, [r3, #5]
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f000 fbe1 	bl	8008268 <USBH_LL_GetURBState>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007aaa:	7bbb      	ldrb	r3, [r7, #14]
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d105      	bne.n	8007abc <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	220d      	movs	r2, #13
 8007ab8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007aba:	e043      	b.n	8007b44 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007abc:	7bbb      	ldrb	r3, [r7, #14]
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	d103      	bne.n	8007aca <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2209      	movs	r2, #9
 8007ac6:	761a      	strb	r2, [r3, #24]
      break;
 8007ac8:	e03c      	b.n	8007b44 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007aca:	7bbb      	ldrb	r3, [r7, #14]
 8007acc:	2b04      	cmp	r3, #4
 8007ace:	d139      	bne.n	8007b44 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	220b      	movs	r2, #11
 8007ad4:	761a      	strb	r2, [r3, #24]
      break;
 8007ad6:	e035      	b.n	8007b44 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	7e5b      	ldrb	r3, [r3, #25]
 8007adc:	3301      	adds	r3, #1
 8007ade:	b2da      	uxtb	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	765a      	strb	r2, [r3, #25]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	7e5b      	ldrb	r3, [r3, #25]
 8007ae8:	2b02      	cmp	r3, #2
 8007aea:	d806      	bhi.n	8007afa <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2201      	movs	r2, #1
 8007af6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007af8:	e025      	b.n	8007b46 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007b00:	2106      	movs	r1, #6
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	795b      	ldrb	r3, [r3, #5]
 8007b10:	4619      	mov	r1, r3
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 f90c 	bl	8007d30 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	791b      	ldrb	r3, [r3, #4]
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f906 	bl	8007d30 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007b2a:	2302      	movs	r3, #2
 8007b2c:	73fb      	strb	r3, [r7, #15]
      break;
 8007b2e:	e00a      	b.n	8007b46 <USBH_HandleControl+0x2de>

    default:
      break;
 8007b30:	bf00      	nop
 8007b32:	e008      	b.n	8007b46 <USBH_HandleControl+0x2de>
      break;
 8007b34:	bf00      	nop
 8007b36:	e006      	b.n	8007b46 <USBH_HandleControl+0x2de>
      break;
 8007b38:	bf00      	nop
 8007b3a:	e004      	b.n	8007b46 <USBH_HandleControl+0x2de>
      break;
 8007b3c:	bf00      	nop
 8007b3e:	e002      	b.n	8007b46 <USBH_HandleControl+0x2de>
      break;
 8007b40:	bf00      	nop
 8007b42:	e000      	b.n	8007b46 <USBH_HandleControl+0x2de>
      break;
 8007b44:	bf00      	nop
  }

  return status;
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b088      	sub	sp, #32
 8007b54:	af04      	add	r7, sp, #16
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007b5e:	79f9      	ldrb	r1, [r7, #7]
 8007b60:	2300      	movs	r3, #0
 8007b62:	9303      	str	r3, [sp, #12]
 8007b64:	2308      	movs	r3, #8
 8007b66:	9302      	str	r3, [sp, #8]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	9301      	str	r3, [sp, #4]
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	2300      	movs	r3, #0
 8007b72:	2200      	movs	r2, #0
 8007b74:	68f8      	ldr	r0, [r7, #12]
 8007b76:	f000 fb46 	bl	8008206 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3710      	adds	r7, #16
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b088      	sub	sp, #32
 8007b88:	af04      	add	r7, sp, #16
 8007b8a:	60f8      	str	r0, [r7, #12]
 8007b8c:	60b9      	str	r1, [r7, #8]
 8007b8e:	4611      	mov	r1, r2
 8007b90:	461a      	mov	r2, r3
 8007b92:	460b      	mov	r3, r1
 8007b94:	80fb      	strh	r3, [r7, #6]
 8007b96:	4613      	mov	r3, r2
 8007b98:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d001      	beq.n	8007ba8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007ba8:	7979      	ldrb	r1, [r7, #5]
 8007baa:	7e3b      	ldrb	r3, [r7, #24]
 8007bac:	9303      	str	r3, [sp, #12]
 8007bae:	88fb      	ldrh	r3, [r7, #6]
 8007bb0:	9302      	str	r3, [sp, #8]
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	9301      	str	r3, [sp, #4]
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	2300      	movs	r3, #0
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f000 fb21 	bl	8008206 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b088      	sub	sp, #32
 8007bd2:	af04      	add	r7, sp, #16
 8007bd4:	60f8      	str	r0, [r7, #12]
 8007bd6:	60b9      	str	r1, [r7, #8]
 8007bd8:	4611      	mov	r1, r2
 8007bda:	461a      	mov	r2, r3
 8007bdc:	460b      	mov	r3, r1
 8007bde:	80fb      	strh	r3, [r7, #6]
 8007be0:	4613      	mov	r3, r2
 8007be2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007be4:	7979      	ldrb	r1, [r7, #5]
 8007be6:	2300      	movs	r3, #0
 8007be8:	9303      	str	r3, [sp, #12]
 8007bea:	88fb      	ldrh	r3, [r7, #6]
 8007bec:	9302      	str	r3, [sp, #8]
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	9301      	str	r3, [sp, #4]
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	9300      	str	r3, [sp, #0]
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f000 fb03 	bl	8008206 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007c00:	2300      	movs	r3, #0

}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3710      	adds	r7, #16
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}

08007c0a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b088      	sub	sp, #32
 8007c0e:	af04      	add	r7, sp, #16
 8007c10:	60f8      	str	r0, [r7, #12]
 8007c12:	60b9      	str	r1, [r7, #8]
 8007c14:	4611      	mov	r1, r2
 8007c16:	461a      	mov	r2, r3
 8007c18:	460b      	mov	r3, r1
 8007c1a:	80fb      	strh	r3, [r7, #6]
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d001      	beq.n	8007c2e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007c2e:	7979      	ldrb	r1, [r7, #5]
 8007c30:	7e3b      	ldrb	r3, [r7, #24]
 8007c32:	9303      	str	r3, [sp, #12]
 8007c34:	88fb      	ldrh	r3, [r7, #6]
 8007c36:	9302      	str	r3, [sp, #8]
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	9301      	str	r3, [sp, #4]
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	2302      	movs	r3, #2
 8007c42:	2200      	movs	r2, #0
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 fade 	bl	8008206 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b088      	sub	sp, #32
 8007c58:	af04      	add	r7, sp, #16
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	4611      	mov	r1, r2
 8007c60:	461a      	mov	r2, r3
 8007c62:	460b      	mov	r3, r1
 8007c64:	80fb      	strh	r3, [r7, #6]
 8007c66:	4613      	mov	r3, r2
 8007c68:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007c6a:	7979      	ldrb	r1, [r7, #5]
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	9303      	str	r3, [sp, #12]
 8007c70:	88fb      	ldrh	r3, [r7, #6]
 8007c72:	9302      	str	r3, [sp, #8]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	9301      	str	r3, [sp, #4]
 8007c78:	2301      	movs	r3, #1
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	2302      	movs	r3, #2
 8007c7e:	2201      	movs	r2, #1
 8007c80:	68f8      	ldr	r0, [r7, #12]
 8007c82:	f000 fac0 	bl	8008206 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b086      	sub	sp, #24
 8007c94:	af04      	add	r7, sp, #16
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	4608      	mov	r0, r1
 8007c9a:	4611      	mov	r1, r2
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	70fb      	strb	r3, [r7, #3]
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	70bb      	strb	r3, [r7, #2]
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007caa:	7878      	ldrb	r0, [r7, #1]
 8007cac:	78ba      	ldrb	r2, [r7, #2]
 8007cae:	78f9      	ldrb	r1, [r7, #3]
 8007cb0:	8b3b      	ldrh	r3, [r7, #24]
 8007cb2:	9302      	str	r3, [sp, #8]
 8007cb4:	7d3b      	ldrb	r3, [r7, #20]
 8007cb6:	9301      	str	r3, [sp, #4]
 8007cb8:	7c3b      	ldrb	r3, [r7, #16]
 8007cba:	9300      	str	r3, [sp, #0]
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 fa53 	bl	800816a <USBH_LL_OpenPipe>

  return USBH_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3708      	adds	r7, #8
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b082      	sub	sp, #8
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007cda:	78fb      	ldrb	r3, [r7, #3]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fa72 	bl	80081c8 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3708      	adds	r7, #8
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b084      	sub	sp, #16
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
 8007cf6:	460b      	mov	r3, r1
 8007cf8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 f836 	bl	8007d6c <USBH_GetFreePipe>
 8007d00:	4603      	mov	r3, r0
 8007d02:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007d04:	89fb      	ldrh	r3, [r7, #14]
 8007d06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d00a      	beq.n	8007d24 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007d0e:	78fa      	ldrb	r2, [r7, #3]
 8007d10:	89fb      	ldrh	r3, [r7, #14]
 8007d12:	f003 030f 	and.w	r3, r3, #15
 8007d16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d1a:	6879      	ldr	r1, [r7, #4]
 8007d1c:	33e0      	adds	r3, #224	; 0xe0
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	440b      	add	r3, r1
 8007d22:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007d24:	89fb      	ldrh	r3, [r7, #14]
 8007d26:	b2db      	uxtb	r3, r3
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	460b      	mov	r3, r1
 8007d3a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007d3c:	78fb      	ldrb	r3, [r7, #3]
 8007d3e:	2b0f      	cmp	r3, #15
 8007d40:	d80d      	bhi.n	8007d5e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007d42:	78fb      	ldrb	r3, [r7, #3]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	33e0      	adds	r3, #224	; 0xe0
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	4413      	add	r3, r2
 8007d4c:	685a      	ldr	r2, [r3, #4]
 8007d4e:	78fb      	ldrb	r3, [r7, #3]
 8007d50:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007d54:	6879      	ldr	r1, [r7, #4]
 8007d56:	33e0      	adds	r3, #224	; 0xe0
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	440b      	add	r3, r1
 8007d5c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007d74:	2300      	movs	r3, #0
 8007d76:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007d78:	2300      	movs	r3, #0
 8007d7a:	73fb      	strb	r3, [r7, #15]
 8007d7c:	e00f      	b.n	8007d9e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007d7e:	7bfb      	ldrb	r3, [r7, #15]
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	33e0      	adds	r3, #224	; 0xe0
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d102      	bne.n	8007d98 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007d92:	7bfb      	ldrb	r3, [r7, #15]
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	e007      	b.n	8007da8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007d98:	7bfb      	ldrb	r3, [r7, #15]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	73fb      	strb	r3, [r7, #15]
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
 8007da0:	2b0f      	cmp	r3, #15
 8007da2:	d9ec      	bls.n	8007d7e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007db8:	2201      	movs	r2, #1
 8007dba:	490e      	ldr	r1, [pc, #56]	; (8007df4 <MX_USB_HOST_Init+0x40>)
 8007dbc:	480e      	ldr	r0, [pc, #56]	; (8007df8 <MX_USB_HOST_Init+0x44>)
 8007dbe:	f7fe fba5 	bl	800650c <USBH_Init>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d001      	beq.n	8007dcc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007dc8:	f7f8 fe62 	bl	8000a90 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007dcc:	490b      	ldr	r1, [pc, #44]	; (8007dfc <MX_USB_HOST_Init+0x48>)
 8007dce:	480a      	ldr	r0, [pc, #40]	; (8007df8 <MX_USB_HOST_Init+0x44>)
 8007dd0:	f7fe fc2a 	bl	8006628 <USBH_RegisterClass>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d001      	beq.n	8007dde <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007dda:	f7f8 fe59 	bl	8000a90 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007dde:	4806      	ldr	r0, [pc, #24]	; (8007df8 <MX_USB_HOST_Init+0x44>)
 8007de0:	f7fe fcae 	bl	8006740 <USBH_Start>
 8007de4:	4603      	mov	r3, r0
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d001      	beq.n	8007dee <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007dea:	f7f8 fe51 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007dee:	bf00      	nop
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	08007e15 	.word	0x08007e15
 8007df8:	20000228 	.word	0x20000228
 8007dfc:	2000000c 	.word	0x2000000c

08007e00 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007e04:	4802      	ldr	r0, [pc, #8]	; (8007e10 <MX_USB_HOST_Process+0x10>)
 8007e06:	f7fe fcab 	bl	8006760 <USBH_Process>
}
 8007e0a:	bf00      	nop
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	20000228 	.word	0x20000228

08007e14 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007e20:	78fb      	ldrb	r3, [r7, #3]
 8007e22:	3b01      	subs	r3, #1
 8007e24:	2b04      	cmp	r3, #4
 8007e26:	d819      	bhi.n	8007e5c <USBH_UserProcess+0x48>
 8007e28:	a201      	add	r2, pc, #4	; (adr r2, 8007e30 <USBH_UserProcess+0x1c>)
 8007e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e2e:	bf00      	nop
 8007e30:	08007e5d 	.word	0x08007e5d
 8007e34:	08007e4d 	.word	0x08007e4d
 8007e38:	08007e5d 	.word	0x08007e5d
 8007e3c:	08007e55 	.word	0x08007e55
 8007e40:	08007e45 	.word	0x08007e45
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007e44:	4b09      	ldr	r3, [pc, #36]	; (8007e6c <USBH_UserProcess+0x58>)
 8007e46:	2203      	movs	r2, #3
 8007e48:	701a      	strb	r2, [r3, #0]
  break;
 8007e4a:	e008      	b.n	8007e5e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007e4c:	4b07      	ldr	r3, [pc, #28]	; (8007e6c <USBH_UserProcess+0x58>)
 8007e4e:	2202      	movs	r2, #2
 8007e50:	701a      	strb	r2, [r3, #0]
  break;
 8007e52:	e004      	b.n	8007e5e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007e54:	4b05      	ldr	r3, [pc, #20]	; (8007e6c <USBH_UserProcess+0x58>)
 8007e56:	2201      	movs	r2, #1
 8007e58:	701a      	strb	r2, [r3, #0]
  break;
 8007e5a:	e000      	b.n	8007e5e <USBH_UserProcess+0x4a>

  default:
  break;
 8007e5c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007e5e:	bf00      	nop
 8007e60:	370c      	adds	r7, #12
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	20000600 	.word	0x20000600

08007e70 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b08a      	sub	sp, #40	; 0x28
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e78:	f107 0314 	add.w	r3, r7, #20
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	601a      	str	r2, [r3, #0]
 8007e80:	605a      	str	r2, [r3, #4]
 8007e82:	609a      	str	r2, [r3, #8]
 8007e84:	60da      	str	r2, [r3, #12]
 8007e86:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e90:	d147      	bne.n	8007f22 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e92:	2300      	movs	r3, #0
 8007e94:	613b      	str	r3, [r7, #16]
 8007e96:	4b25      	ldr	r3, [pc, #148]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e9a:	4a24      	ldr	r2, [pc, #144]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007e9c:	f043 0301 	orr.w	r3, r3, #1
 8007ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8007ea2:	4b22      	ldr	r3, [pc, #136]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	613b      	str	r3, [r7, #16]
 8007eac:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007eae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007ebc:	f107 0314 	add.w	r3, r7, #20
 8007ec0:	4619      	mov	r1, r3
 8007ec2:	481b      	ldr	r0, [pc, #108]	; (8007f30 <HAL_HCD_MspInit+0xc0>)
 8007ec4:	f7f9 f9a6 	bl	8001214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007ec8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ece:	2302      	movs	r3, #2
 8007ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007eda:	230a      	movs	r3, #10
 8007edc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ede:	f107 0314 	add.w	r3, r7, #20
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	4812      	ldr	r0, [pc, #72]	; (8007f30 <HAL_HCD_MspInit+0xc0>)
 8007ee6:	f7f9 f995 	bl	8001214 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007eea:	4b10      	ldr	r3, [pc, #64]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eee:	4a0f      	ldr	r2, [pc, #60]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ef4:	6353      	str	r3, [r2, #52]	; 0x34
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]
 8007efa:	4b0c      	ldr	r3, [pc, #48]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007efe:	4a0b      	ldr	r2, [pc, #44]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007f00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007f04:	6453      	str	r3, [r2, #68]	; 0x44
 8007f06:	4b09      	ldr	r3, [pc, #36]	; (8007f2c <HAL_HCD_MspInit+0xbc>)
 8007f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f0e:	60fb      	str	r3, [r7, #12]
 8007f10:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007f12:	2200      	movs	r2, #0
 8007f14:	2100      	movs	r1, #0
 8007f16:	2043      	movs	r0, #67	; 0x43
 8007f18:	f7f9 f945 	bl	80011a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007f1c:	2043      	movs	r0, #67	; 0x43
 8007f1e:	f7f9 f95e 	bl	80011de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007f22:	bf00      	nop
 8007f24:	3728      	adds	r7, #40	; 0x28
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	40023800 	.word	0x40023800
 8007f30:	40020000 	.word	0x40020000

08007f34 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b082      	sub	sp, #8
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7fe ffeb 	bl	8006f1e <USBH_LL_IncTimer>
}
 8007f48:	bf00      	nop
 8007f4a:	3708      	adds	r7, #8
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f7ff f823 	bl	8006faa <USBH_LL_Connect>
}
 8007f64:	bf00      	nop
 8007f66:	3708      	adds	r7, #8
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7ff f82c 	bl	8006fd8 <USBH_LL_Disconnect>
}
 8007f80:	bf00      	nop
 8007f82:	3708      	adds	r7, #8
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	460b      	mov	r3, r1
 8007f92:	70fb      	strb	r3, [r7, #3]
 8007f94:	4613      	mov	r3, r2
 8007f96:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b082      	sub	sp, #8
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7fe ffdd 	bl	8006f72 <USBH_LL_PortEnabled>
}
 8007fb8:	bf00      	nop
 8007fba:	3708      	adds	r7, #8
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7fe ffdd 	bl	8006f8e <USBH_LL_PortDisabled>
}
 8007fd4:	bf00      	nop
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d12a      	bne.n	8008044 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007fee:	4a18      	ldr	r2, [pc, #96]	; (8008050 <USBH_LL_Init+0x74>)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4a15      	ldr	r2, [pc, #84]	; (8008050 <USBH_LL_Init+0x74>)
 8007ffa:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007ffe:	4b14      	ldr	r3, [pc, #80]	; (8008050 <USBH_LL_Init+0x74>)
 8008000:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008004:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008006:	4b12      	ldr	r3, [pc, #72]	; (8008050 <USBH_LL_Init+0x74>)
 8008008:	2208      	movs	r2, #8
 800800a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800800c:	4b10      	ldr	r3, [pc, #64]	; (8008050 <USBH_LL_Init+0x74>)
 800800e:	2201      	movs	r2, #1
 8008010:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008012:	4b0f      	ldr	r3, [pc, #60]	; (8008050 <USBH_LL_Init+0x74>)
 8008014:	2200      	movs	r2, #0
 8008016:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008018:	4b0d      	ldr	r3, [pc, #52]	; (8008050 <USBH_LL_Init+0x74>)
 800801a:	2202      	movs	r2, #2
 800801c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800801e:	4b0c      	ldr	r3, [pc, #48]	; (8008050 <USBH_LL_Init+0x74>)
 8008020:	2200      	movs	r2, #0
 8008022:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008024:	480a      	ldr	r0, [pc, #40]	; (8008050 <USBH_LL_Init+0x74>)
 8008026:	f7f9 faaa 	bl	800157e <HAL_HCD_Init>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d001      	beq.n	8008034 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008030:	f7f8 fd2e 	bl	8000a90 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008034:	4806      	ldr	r0, [pc, #24]	; (8008050 <USBH_LL_Init+0x74>)
 8008036:	f7f9 fe8e 	bl	8001d56 <HAL_HCD_GetCurrentFrame>
 800803a:	4603      	mov	r3, r0
 800803c:	4619      	mov	r1, r3
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f7fe ff5e 	bl	8006f00 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3708      	adds	r7, #8
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	20000604 	.word	0x20000604

08008054 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008060:	2300      	movs	r3, #0
 8008062:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800806a:	4618      	mov	r0, r3
 800806c:	f7f9 fdfd 	bl	8001c6a <HAL_HCD_Start>
 8008070:	4603      	mov	r3, r0
 8008072:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008074:	7bfb      	ldrb	r3, [r7, #15]
 8008076:	4618      	mov	r0, r3
 8008078:	f000 f95c 	bl	8008334 <USBH_Get_USB_Status>
 800807c:	4603      	mov	r3, r0
 800807e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008080:	7bbb      	ldrb	r3, [r7, #14]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b084      	sub	sp, #16
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008092:	2300      	movs	r3, #0
 8008094:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008096:	2300      	movs	r3, #0
 8008098:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7f9 fe05 	bl	8001cb0 <HAL_HCD_Stop>
 80080a6:	4603      	mov	r3, r0
 80080a8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80080aa:	7bfb      	ldrb	r3, [r7, #15]
 80080ac:	4618      	mov	r0, r3
 80080ae:	f000 f941 	bl	8008334 <USBH_Get_USB_Status>
 80080b2:	4603      	mov	r3, r0
 80080b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80080b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80080c8:	2301      	movs	r3, #1
 80080ca:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7f9 fe4d 	bl	8001d72 <HAL_HCD_GetCurrentSpeed>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d00c      	beq.n	80080f8 <USBH_LL_GetSpeed+0x38>
 80080de:	2b02      	cmp	r3, #2
 80080e0:	d80d      	bhi.n	80080fe <USBH_LL_GetSpeed+0x3e>
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d002      	beq.n	80080ec <USBH_LL_GetSpeed+0x2c>
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d003      	beq.n	80080f2 <USBH_LL_GetSpeed+0x32>
 80080ea:	e008      	b.n	80080fe <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80080ec:	2300      	movs	r3, #0
 80080ee:	73fb      	strb	r3, [r7, #15]
    break;
 80080f0:	e008      	b.n	8008104 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80080f2:	2301      	movs	r3, #1
 80080f4:	73fb      	strb	r3, [r7, #15]
    break;
 80080f6:	e005      	b.n	8008104 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80080f8:	2302      	movs	r3, #2
 80080fa:	73fb      	strb	r3, [r7, #15]
    break;
 80080fc:	e002      	b.n	8008104 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80080fe:	2301      	movs	r3, #1
 8008100:	73fb      	strb	r3, [r7, #15]
    break;
 8008102:	bf00      	nop
  }
  return  speed;
 8008104:	7bfb      	ldrb	r3, [r7, #15]
}
 8008106:	4618      	mov	r0, r3
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}

0800810e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800810e:	b580      	push	{r7, lr}
 8008110:	b084      	sub	sp, #16
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800811a:	2300      	movs	r3, #0
 800811c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008124:	4618      	mov	r0, r3
 8008126:	f7f9 fde0 	bl	8001cea <HAL_HCD_ResetPort>
 800812a:	4603      	mov	r3, r0
 800812c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800812e:	7bfb      	ldrb	r3, [r7, #15]
 8008130:	4618      	mov	r0, r3
 8008132:	f000 f8ff 	bl	8008334 <USBH_Get_USB_Status>
 8008136:	4603      	mov	r3, r0
 8008138:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800813a:	7bbb      	ldrb	r3, [r7, #14]
}
 800813c:	4618      	mov	r0, r3
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	460b      	mov	r3, r1
 800814e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008156:	78fa      	ldrb	r2, [r7, #3]
 8008158:	4611      	mov	r1, r2
 800815a:	4618      	mov	r0, r3
 800815c:	f7f9 fde7 	bl	8001d2e <HAL_HCD_HC_GetXferCount>
 8008160:	4603      	mov	r3, r0
}
 8008162:	4618      	mov	r0, r3
 8008164:	3708      	adds	r7, #8
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}

0800816a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800816a:	b590      	push	{r4, r7, lr}
 800816c:	b089      	sub	sp, #36	; 0x24
 800816e:	af04      	add	r7, sp, #16
 8008170:	6078      	str	r0, [r7, #4]
 8008172:	4608      	mov	r0, r1
 8008174:	4611      	mov	r1, r2
 8008176:	461a      	mov	r2, r3
 8008178:	4603      	mov	r3, r0
 800817a:	70fb      	strb	r3, [r7, #3]
 800817c:	460b      	mov	r3, r1
 800817e:	70bb      	strb	r3, [r7, #2]
 8008180:	4613      	mov	r3, r2
 8008182:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008184:	2300      	movs	r3, #0
 8008186:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008188:	2300      	movs	r3, #0
 800818a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008192:	787c      	ldrb	r4, [r7, #1]
 8008194:	78ba      	ldrb	r2, [r7, #2]
 8008196:	78f9      	ldrb	r1, [r7, #3]
 8008198:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800819a:	9302      	str	r3, [sp, #8]
 800819c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80081a0:	9301      	str	r3, [sp, #4]
 80081a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80081a6:	9300      	str	r3, [sp, #0]
 80081a8:	4623      	mov	r3, r4
 80081aa:	f7f9 fa4a 	bl	8001642 <HAL_HCD_HC_Init>
 80081ae:	4603      	mov	r3, r0
 80081b0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80081b2:	7bfb      	ldrb	r3, [r7, #15]
 80081b4:	4618      	mov	r0, r3
 80081b6:	f000 f8bd 	bl	8008334 <USBH_Get_USB_Status>
 80081ba:	4603      	mov	r3, r0
 80081bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081be:	7bbb      	ldrb	r3, [r7, #14]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3714      	adds	r7, #20
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd90      	pop	{r4, r7, pc}

080081c8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	460b      	mov	r3, r1
 80081d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081d4:	2300      	movs	r3, #0
 80081d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80081d8:	2300      	movs	r3, #0
 80081da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80081e2:	78fa      	ldrb	r2, [r7, #3]
 80081e4:	4611      	mov	r1, r2
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7f9 faba 	bl	8001760 <HAL_HCD_HC_Halt>
 80081ec:	4603      	mov	r3, r0
 80081ee:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80081f0:	7bfb      	ldrb	r3, [r7, #15]
 80081f2:	4618      	mov	r0, r3
 80081f4:	f000 f89e 	bl	8008334 <USBH_Get_USB_Status>
 80081f8:	4603      	mov	r3, r0
 80081fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008206:	b590      	push	{r4, r7, lr}
 8008208:	b089      	sub	sp, #36	; 0x24
 800820a:	af04      	add	r7, sp, #16
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	4608      	mov	r0, r1
 8008210:	4611      	mov	r1, r2
 8008212:	461a      	mov	r2, r3
 8008214:	4603      	mov	r3, r0
 8008216:	70fb      	strb	r3, [r7, #3]
 8008218:	460b      	mov	r3, r1
 800821a:	70bb      	strb	r3, [r7, #2]
 800821c:	4613      	mov	r3, r2
 800821e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008220:	2300      	movs	r3, #0
 8008222:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008224:	2300      	movs	r3, #0
 8008226:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800822e:	787c      	ldrb	r4, [r7, #1]
 8008230:	78ba      	ldrb	r2, [r7, #2]
 8008232:	78f9      	ldrb	r1, [r7, #3]
 8008234:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008238:	9303      	str	r3, [sp, #12]
 800823a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800823c:	9302      	str	r3, [sp, #8]
 800823e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008240:	9301      	str	r3, [sp, #4]
 8008242:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008246:	9300      	str	r3, [sp, #0]
 8008248:	4623      	mov	r3, r4
 800824a:	f7f9 faad 	bl	80017a8 <HAL_HCD_HC_SubmitRequest>
 800824e:	4603      	mov	r3, r0
 8008250:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008252:	7bfb      	ldrb	r3, [r7, #15]
 8008254:	4618      	mov	r0, r3
 8008256:	f000 f86d 	bl	8008334 <USBH_Get_USB_Status>
 800825a:	4603      	mov	r3, r0
 800825c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800825e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3714      	adds	r7, #20
 8008264:	46bd      	mov	sp, r7
 8008266:	bd90      	pop	{r4, r7, pc}

08008268 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b082      	sub	sp, #8
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	460b      	mov	r3, r1
 8008272:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800827a:	78fa      	ldrb	r2, [r7, #3]
 800827c:	4611      	mov	r1, r2
 800827e:	4618      	mov	r0, r3
 8008280:	f7f9 fd41 	bl	8001d06 <HAL_HCD_HC_GetURBState>
 8008284:	4603      	mov	r3, r0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3708      	adds	r7, #8
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b082      	sub	sp, #8
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
 8008296:	460b      	mov	r3, r1
 8008298:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d103      	bne.n	80082ac <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80082a4:	78fb      	ldrb	r3, [r7, #3]
 80082a6:	4618      	mov	r0, r3
 80082a8:	f000 f870 	bl	800838c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80082ac:	20c8      	movs	r0, #200	; 0xc8
 80082ae:	f7f8 fe7b 	bl	8000fa8 <HAL_Delay>
  return USBH_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3708      	adds	r7, #8
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	460b      	mov	r3, r1
 80082c6:	70fb      	strb	r3, [r7, #3]
 80082c8:	4613      	mov	r3, r2
 80082ca:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80082d2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80082d4:	78fb      	ldrb	r3, [r7, #3]
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	212c      	movs	r1, #44	; 0x2c
 80082da:	fb01 f303 	mul.w	r3, r1, r3
 80082de:	4413      	add	r3, r2
 80082e0:	333b      	adds	r3, #59	; 0x3b
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d009      	beq.n	80082fc <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80082e8:	78fb      	ldrb	r3, [r7, #3]
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	212c      	movs	r1, #44	; 0x2c
 80082ee:	fb01 f303 	mul.w	r3, r1, r3
 80082f2:	4413      	add	r3, r2
 80082f4:	3354      	adds	r3, #84	; 0x54
 80082f6:	78ba      	ldrb	r2, [r7, #2]
 80082f8:	701a      	strb	r2, [r3, #0]
 80082fa:	e008      	b.n	800830e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80082fc:	78fb      	ldrb	r3, [r7, #3]
 80082fe:	68fa      	ldr	r2, [r7, #12]
 8008300:	212c      	movs	r1, #44	; 0x2c
 8008302:	fb01 f303 	mul.w	r3, r1, r3
 8008306:	4413      	add	r3, r2
 8008308:	3355      	adds	r3, #85	; 0x55
 800830a:	78ba      	ldrb	r2, [r7, #2]
 800830c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7f8 fe3f 	bl	8000fa8 <HAL_Delay>
}
 800832a:	bf00      	nop
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
	...

08008334 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	4603      	mov	r3, r0
 800833c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800833e:	2300      	movs	r3, #0
 8008340:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008342:	79fb      	ldrb	r3, [r7, #7]
 8008344:	2b03      	cmp	r3, #3
 8008346:	d817      	bhi.n	8008378 <USBH_Get_USB_Status+0x44>
 8008348:	a201      	add	r2, pc, #4	; (adr r2, 8008350 <USBH_Get_USB_Status+0x1c>)
 800834a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800834e:	bf00      	nop
 8008350:	08008361 	.word	0x08008361
 8008354:	08008367 	.word	0x08008367
 8008358:	0800836d 	.word	0x0800836d
 800835c:	08008373 	.word	0x08008373
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008360:	2300      	movs	r3, #0
 8008362:	73fb      	strb	r3, [r7, #15]
    break;
 8008364:	e00b      	b.n	800837e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008366:	2302      	movs	r3, #2
 8008368:	73fb      	strb	r3, [r7, #15]
    break;
 800836a:	e008      	b.n	800837e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800836c:	2301      	movs	r3, #1
 800836e:	73fb      	strb	r3, [r7, #15]
    break;
 8008370:	e005      	b.n	800837e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008372:	2302      	movs	r3, #2
 8008374:	73fb      	strb	r3, [r7, #15]
    break;
 8008376:	e002      	b.n	800837e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008378:	2302      	movs	r3, #2
 800837a:	73fb      	strb	r3, [r7, #15]
    break;
 800837c:	bf00      	nop
  }
  return usb_status;
 800837e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	4603      	mov	r3, r0
 8008394:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008396:	79fb      	ldrb	r3, [r7, #7]
 8008398:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800839a:	79fb      	ldrb	r3, [r7, #7]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d102      	bne.n	80083a6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80083a0:	2300      	movs	r3, #0
 80083a2:	73fb      	strb	r3, [r7, #15]
 80083a4:	e001      	b.n	80083aa <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80083a6:	2301      	movs	r3, #1
 80083a8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
 80083ac:	461a      	mov	r2, r3
 80083ae:	2101      	movs	r1, #1
 80083b0:	4803      	ldr	r0, [pc, #12]	; (80083c0 <MX_DriverVbusFS+0x34>)
 80083b2:	f7f9 f8cb 	bl	800154c <HAL_GPIO_WritePin>
}
 80083b6:	bf00      	nop
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	40020800 	.word	0x40020800

080083c4 <malloc>:
 80083c4:	4b02      	ldr	r3, [pc, #8]	; (80083d0 <malloc+0xc>)
 80083c6:	4601      	mov	r1, r0
 80083c8:	6818      	ldr	r0, [r3, #0]
 80083ca:	f000 b82b 	b.w	8008424 <_malloc_r>
 80083ce:	bf00      	nop
 80083d0:	20000078 	.word	0x20000078

080083d4 <free>:
 80083d4:	4b02      	ldr	r3, [pc, #8]	; (80083e0 <free+0xc>)
 80083d6:	4601      	mov	r1, r0
 80083d8:	6818      	ldr	r0, [r3, #0]
 80083da:	f000 b8f3 	b.w	80085c4 <_free_r>
 80083de:	bf00      	nop
 80083e0:	20000078 	.word	0x20000078

080083e4 <sbrk_aligned>:
 80083e4:	b570      	push	{r4, r5, r6, lr}
 80083e6:	4e0e      	ldr	r6, [pc, #56]	; (8008420 <sbrk_aligned+0x3c>)
 80083e8:	460c      	mov	r4, r1
 80083ea:	6831      	ldr	r1, [r6, #0]
 80083ec:	4605      	mov	r5, r0
 80083ee:	b911      	cbnz	r1, 80083f6 <sbrk_aligned+0x12>
 80083f0:	f000 f8ac 	bl	800854c <_sbrk_r>
 80083f4:	6030      	str	r0, [r6, #0]
 80083f6:	4621      	mov	r1, r4
 80083f8:	4628      	mov	r0, r5
 80083fa:	f000 f8a7 	bl	800854c <_sbrk_r>
 80083fe:	1c43      	adds	r3, r0, #1
 8008400:	d00a      	beq.n	8008418 <sbrk_aligned+0x34>
 8008402:	1cc4      	adds	r4, r0, #3
 8008404:	f024 0403 	bic.w	r4, r4, #3
 8008408:	42a0      	cmp	r0, r4
 800840a:	d007      	beq.n	800841c <sbrk_aligned+0x38>
 800840c:	1a21      	subs	r1, r4, r0
 800840e:	4628      	mov	r0, r5
 8008410:	f000 f89c 	bl	800854c <_sbrk_r>
 8008414:	3001      	adds	r0, #1
 8008416:	d101      	bne.n	800841c <sbrk_aligned+0x38>
 8008418:	f04f 34ff 	mov.w	r4, #4294967295
 800841c:	4620      	mov	r0, r4
 800841e:	bd70      	pop	{r4, r5, r6, pc}
 8008420:	2000090c 	.word	0x2000090c

08008424 <_malloc_r>:
 8008424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008428:	1ccd      	adds	r5, r1, #3
 800842a:	f025 0503 	bic.w	r5, r5, #3
 800842e:	3508      	adds	r5, #8
 8008430:	2d0c      	cmp	r5, #12
 8008432:	bf38      	it	cc
 8008434:	250c      	movcc	r5, #12
 8008436:	2d00      	cmp	r5, #0
 8008438:	4607      	mov	r7, r0
 800843a:	db01      	blt.n	8008440 <_malloc_r+0x1c>
 800843c:	42a9      	cmp	r1, r5
 800843e:	d905      	bls.n	800844c <_malloc_r+0x28>
 8008440:	230c      	movs	r3, #12
 8008442:	603b      	str	r3, [r7, #0]
 8008444:	2600      	movs	r6, #0
 8008446:	4630      	mov	r0, r6
 8008448:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800844c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008520 <_malloc_r+0xfc>
 8008450:	f000 f868 	bl	8008524 <__malloc_lock>
 8008454:	f8d8 3000 	ldr.w	r3, [r8]
 8008458:	461c      	mov	r4, r3
 800845a:	bb5c      	cbnz	r4, 80084b4 <_malloc_r+0x90>
 800845c:	4629      	mov	r1, r5
 800845e:	4638      	mov	r0, r7
 8008460:	f7ff ffc0 	bl	80083e4 <sbrk_aligned>
 8008464:	1c43      	adds	r3, r0, #1
 8008466:	4604      	mov	r4, r0
 8008468:	d155      	bne.n	8008516 <_malloc_r+0xf2>
 800846a:	f8d8 4000 	ldr.w	r4, [r8]
 800846e:	4626      	mov	r6, r4
 8008470:	2e00      	cmp	r6, #0
 8008472:	d145      	bne.n	8008500 <_malloc_r+0xdc>
 8008474:	2c00      	cmp	r4, #0
 8008476:	d048      	beq.n	800850a <_malloc_r+0xe6>
 8008478:	6823      	ldr	r3, [r4, #0]
 800847a:	4631      	mov	r1, r6
 800847c:	4638      	mov	r0, r7
 800847e:	eb04 0903 	add.w	r9, r4, r3
 8008482:	f000 f863 	bl	800854c <_sbrk_r>
 8008486:	4581      	cmp	r9, r0
 8008488:	d13f      	bne.n	800850a <_malloc_r+0xe6>
 800848a:	6821      	ldr	r1, [r4, #0]
 800848c:	1a6d      	subs	r5, r5, r1
 800848e:	4629      	mov	r1, r5
 8008490:	4638      	mov	r0, r7
 8008492:	f7ff ffa7 	bl	80083e4 <sbrk_aligned>
 8008496:	3001      	adds	r0, #1
 8008498:	d037      	beq.n	800850a <_malloc_r+0xe6>
 800849a:	6823      	ldr	r3, [r4, #0]
 800849c:	442b      	add	r3, r5
 800849e:	6023      	str	r3, [r4, #0]
 80084a0:	f8d8 3000 	ldr.w	r3, [r8]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d038      	beq.n	800851a <_malloc_r+0xf6>
 80084a8:	685a      	ldr	r2, [r3, #4]
 80084aa:	42a2      	cmp	r2, r4
 80084ac:	d12b      	bne.n	8008506 <_malloc_r+0xe2>
 80084ae:	2200      	movs	r2, #0
 80084b0:	605a      	str	r2, [r3, #4]
 80084b2:	e00f      	b.n	80084d4 <_malloc_r+0xb0>
 80084b4:	6822      	ldr	r2, [r4, #0]
 80084b6:	1b52      	subs	r2, r2, r5
 80084b8:	d41f      	bmi.n	80084fa <_malloc_r+0xd6>
 80084ba:	2a0b      	cmp	r2, #11
 80084bc:	d917      	bls.n	80084ee <_malloc_r+0xca>
 80084be:	1961      	adds	r1, r4, r5
 80084c0:	42a3      	cmp	r3, r4
 80084c2:	6025      	str	r5, [r4, #0]
 80084c4:	bf18      	it	ne
 80084c6:	6059      	strne	r1, [r3, #4]
 80084c8:	6863      	ldr	r3, [r4, #4]
 80084ca:	bf08      	it	eq
 80084cc:	f8c8 1000 	streq.w	r1, [r8]
 80084d0:	5162      	str	r2, [r4, r5]
 80084d2:	604b      	str	r3, [r1, #4]
 80084d4:	4638      	mov	r0, r7
 80084d6:	f104 060b 	add.w	r6, r4, #11
 80084da:	f000 f829 	bl	8008530 <__malloc_unlock>
 80084de:	f026 0607 	bic.w	r6, r6, #7
 80084e2:	1d23      	adds	r3, r4, #4
 80084e4:	1af2      	subs	r2, r6, r3
 80084e6:	d0ae      	beq.n	8008446 <_malloc_r+0x22>
 80084e8:	1b9b      	subs	r3, r3, r6
 80084ea:	50a3      	str	r3, [r4, r2]
 80084ec:	e7ab      	b.n	8008446 <_malloc_r+0x22>
 80084ee:	42a3      	cmp	r3, r4
 80084f0:	6862      	ldr	r2, [r4, #4]
 80084f2:	d1dd      	bne.n	80084b0 <_malloc_r+0x8c>
 80084f4:	f8c8 2000 	str.w	r2, [r8]
 80084f8:	e7ec      	b.n	80084d4 <_malloc_r+0xb0>
 80084fa:	4623      	mov	r3, r4
 80084fc:	6864      	ldr	r4, [r4, #4]
 80084fe:	e7ac      	b.n	800845a <_malloc_r+0x36>
 8008500:	4634      	mov	r4, r6
 8008502:	6876      	ldr	r6, [r6, #4]
 8008504:	e7b4      	b.n	8008470 <_malloc_r+0x4c>
 8008506:	4613      	mov	r3, r2
 8008508:	e7cc      	b.n	80084a4 <_malloc_r+0x80>
 800850a:	230c      	movs	r3, #12
 800850c:	603b      	str	r3, [r7, #0]
 800850e:	4638      	mov	r0, r7
 8008510:	f000 f80e 	bl	8008530 <__malloc_unlock>
 8008514:	e797      	b.n	8008446 <_malloc_r+0x22>
 8008516:	6025      	str	r5, [r4, #0]
 8008518:	e7dc      	b.n	80084d4 <_malloc_r+0xb0>
 800851a:	605b      	str	r3, [r3, #4]
 800851c:	deff      	udf	#255	; 0xff
 800851e:	bf00      	nop
 8008520:	20000908 	.word	0x20000908

08008524 <__malloc_lock>:
 8008524:	4801      	ldr	r0, [pc, #4]	; (800852c <__malloc_lock+0x8>)
 8008526:	f000 b84b 	b.w	80085c0 <__retarget_lock_acquire_recursive>
 800852a:	bf00      	nop
 800852c:	20000a4c 	.word	0x20000a4c

08008530 <__malloc_unlock>:
 8008530:	4801      	ldr	r0, [pc, #4]	; (8008538 <__malloc_unlock+0x8>)
 8008532:	f000 b846 	b.w	80085c2 <__retarget_lock_release_recursive>
 8008536:	bf00      	nop
 8008538:	20000a4c 	.word	0x20000a4c

0800853c <memset>:
 800853c:	4402      	add	r2, r0
 800853e:	4603      	mov	r3, r0
 8008540:	4293      	cmp	r3, r2
 8008542:	d100      	bne.n	8008546 <memset+0xa>
 8008544:	4770      	bx	lr
 8008546:	f803 1b01 	strb.w	r1, [r3], #1
 800854a:	e7f9      	b.n	8008540 <memset+0x4>

0800854c <_sbrk_r>:
 800854c:	b538      	push	{r3, r4, r5, lr}
 800854e:	4d06      	ldr	r5, [pc, #24]	; (8008568 <_sbrk_r+0x1c>)
 8008550:	2300      	movs	r3, #0
 8008552:	4604      	mov	r4, r0
 8008554:	4608      	mov	r0, r1
 8008556:	602b      	str	r3, [r5, #0]
 8008558:	f7f8 fc42 	bl	8000de0 <_sbrk>
 800855c:	1c43      	adds	r3, r0, #1
 800855e:	d102      	bne.n	8008566 <_sbrk_r+0x1a>
 8008560:	682b      	ldr	r3, [r5, #0]
 8008562:	b103      	cbz	r3, 8008566 <_sbrk_r+0x1a>
 8008564:	6023      	str	r3, [r4, #0]
 8008566:	bd38      	pop	{r3, r4, r5, pc}
 8008568:	20000a48 	.word	0x20000a48

0800856c <__errno>:
 800856c:	4b01      	ldr	r3, [pc, #4]	; (8008574 <__errno+0x8>)
 800856e:	6818      	ldr	r0, [r3, #0]
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	20000078 	.word	0x20000078

08008578 <__libc_init_array>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	4d0d      	ldr	r5, [pc, #52]	; (80085b0 <__libc_init_array+0x38>)
 800857c:	4c0d      	ldr	r4, [pc, #52]	; (80085b4 <__libc_init_array+0x3c>)
 800857e:	1b64      	subs	r4, r4, r5
 8008580:	10a4      	asrs	r4, r4, #2
 8008582:	2600      	movs	r6, #0
 8008584:	42a6      	cmp	r6, r4
 8008586:	d109      	bne.n	800859c <__libc_init_array+0x24>
 8008588:	4d0b      	ldr	r5, [pc, #44]	; (80085b8 <__libc_init_array+0x40>)
 800858a:	4c0c      	ldr	r4, [pc, #48]	; (80085bc <__libc_init_array+0x44>)
 800858c:	f000 f866 	bl	800865c <_init>
 8008590:	1b64      	subs	r4, r4, r5
 8008592:	10a4      	asrs	r4, r4, #2
 8008594:	2600      	movs	r6, #0
 8008596:	42a6      	cmp	r6, r4
 8008598:	d105      	bne.n	80085a6 <__libc_init_array+0x2e>
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f855 3b04 	ldr.w	r3, [r5], #4
 80085a0:	4798      	blx	r3
 80085a2:	3601      	adds	r6, #1
 80085a4:	e7ee      	b.n	8008584 <__libc_init_array+0xc>
 80085a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80085aa:	4798      	blx	r3
 80085ac:	3601      	adds	r6, #1
 80085ae:	e7f2      	b.n	8008596 <__libc_init_array+0x1e>
 80085b0:	08008698 	.word	0x08008698
 80085b4:	08008698 	.word	0x08008698
 80085b8:	08008698 	.word	0x08008698
 80085bc:	0800869c 	.word	0x0800869c

080085c0 <__retarget_lock_acquire_recursive>:
 80085c0:	4770      	bx	lr

080085c2 <__retarget_lock_release_recursive>:
 80085c2:	4770      	bx	lr

080085c4 <_free_r>:
 80085c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085c6:	2900      	cmp	r1, #0
 80085c8:	d044      	beq.n	8008654 <_free_r+0x90>
 80085ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085ce:	9001      	str	r0, [sp, #4]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f1a1 0404 	sub.w	r4, r1, #4
 80085d6:	bfb8      	it	lt
 80085d8:	18e4      	addlt	r4, r4, r3
 80085da:	f7ff ffa3 	bl	8008524 <__malloc_lock>
 80085de:	4a1e      	ldr	r2, [pc, #120]	; (8008658 <_free_r+0x94>)
 80085e0:	9801      	ldr	r0, [sp, #4]
 80085e2:	6813      	ldr	r3, [r2, #0]
 80085e4:	b933      	cbnz	r3, 80085f4 <_free_r+0x30>
 80085e6:	6063      	str	r3, [r4, #4]
 80085e8:	6014      	str	r4, [r2, #0]
 80085ea:	b003      	add	sp, #12
 80085ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085f0:	f7ff bf9e 	b.w	8008530 <__malloc_unlock>
 80085f4:	42a3      	cmp	r3, r4
 80085f6:	d908      	bls.n	800860a <_free_r+0x46>
 80085f8:	6825      	ldr	r5, [r4, #0]
 80085fa:	1961      	adds	r1, r4, r5
 80085fc:	428b      	cmp	r3, r1
 80085fe:	bf01      	itttt	eq
 8008600:	6819      	ldreq	r1, [r3, #0]
 8008602:	685b      	ldreq	r3, [r3, #4]
 8008604:	1949      	addeq	r1, r1, r5
 8008606:	6021      	streq	r1, [r4, #0]
 8008608:	e7ed      	b.n	80085e6 <_free_r+0x22>
 800860a:	461a      	mov	r2, r3
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	b10b      	cbz	r3, 8008614 <_free_r+0x50>
 8008610:	42a3      	cmp	r3, r4
 8008612:	d9fa      	bls.n	800860a <_free_r+0x46>
 8008614:	6811      	ldr	r1, [r2, #0]
 8008616:	1855      	adds	r5, r2, r1
 8008618:	42a5      	cmp	r5, r4
 800861a:	d10b      	bne.n	8008634 <_free_r+0x70>
 800861c:	6824      	ldr	r4, [r4, #0]
 800861e:	4421      	add	r1, r4
 8008620:	1854      	adds	r4, r2, r1
 8008622:	42a3      	cmp	r3, r4
 8008624:	6011      	str	r1, [r2, #0]
 8008626:	d1e0      	bne.n	80085ea <_free_r+0x26>
 8008628:	681c      	ldr	r4, [r3, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	6053      	str	r3, [r2, #4]
 800862e:	440c      	add	r4, r1
 8008630:	6014      	str	r4, [r2, #0]
 8008632:	e7da      	b.n	80085ea <_free_r+0x26>
 8008634:	d902      	bls.n	800863c <_free_r+0x78>
 8008636:	230c      	movs	r3, #12
 8008638:	6003      	str	r3, [r0, #0]
 800863a:	e7d6      	b.n	80085ea <_free_r+0x26>
 800863c:	6825      	ldr	r5, [r4, #0]
 800863e:	1961      	adds	r1, r4, r5
 8008640:	428b      	cmp	r3, r1
 8008642:	bf04      	itt	eq
 8008644:	6819      	ldreq	r1, [r3, #0]
 8008646:	685b      	ldreq	r3, [r3, #4]
 8008648:	6063      	str	r3, [r4, #4]
 800864a:	bf04      	itt	eq
 800864c:	1949      	addeq	r1, r1, r5
 800864e:	6021      	streq	r1, [r4, #0]
 8008650:	6054      	str	r4, [r2, #4]
 8008652:	e7ca      	b.n	80085ea <_free_r+0x26>
 8008654:	b003      	add	sp, #12
 8008656:	bd30      	pop	{r4, r5, pc}
 8008658:	20000908 	.word	0x20000908

0800865c <_init>:
 800865c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800865e:	bf00      	nop
 8008660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008662:	bc08      	pop	{r3}
 8008664:	469e      	mov	lr, r3
 8008666:	4770      	bx	lr

08008668 <_fini>:
 8008668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866a:	bf00      	nop
 800866c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800866e:	bc08      	pop	{r3}
 8008670:	469e      	mov	lr, r3
 8008672:	4770      	bx	lr
