$date
	Sat Oct 22 18:44:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#60226
b1011 &
b1011 %
1$
b1011 !
1"
#60227
0"
#60230
b100010 &
b100010 %
#60234
b10001 &
b10001 %
#60238
b110100 &
b110100 %
#60242
b11010 &
b11010 %
#60246
b1101 &
b1101 %
#60250
b101000 &
b101000 %
#60254
b10100 &
b10100 %
#60258
b1010 &
b1010 %
#60262
b101 &
b101 %
#60266
b10000 &
b10000 %
#60270
b1000 &
b1000 %
#60274
b100 &
b100 %
#60278
b10 &
b10 %
#60282
b1 &
b1 %
1#
#60286
b0 &
0#
b0 %
0$
#1096078
b110 &
b110 %
1$
b110 !
1"
#1096079
0"
#1096082
b11 &
b11 %
#1096086
b1010 &
b1010 %
#1096090
b101 &
b101 %
#1096094
b10000 &
b10000 %
#1096098
b1000 &
b1000 %
#1096102
b100 &
b100 %
#1096106
b10 &
b10 %
#1096110
b1 &
1#
b1 %
#1096114
b0 &
b0 %
0#
0$
#2037597
b10100 !
1"
#2037598
b10100 &
b10100 %
1$
#2037599
0"
#2037602
b1010 &
b1010 %
#2037606
b101 &
b101 %
#2037610
b10000 &
b10000 %
#2037614
b1000 &
b1000 %
#2037618
b100 &
b100 %
#2037622
b10 &
b10 %
#2037626
b1 &
b1 %
1#
#2037630
b0 &
0#
b0 %
0$
#4500012
