
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401fa0 <.init>:
  401fa0:	stp	x29, x30, [sp, #-16]!
  401fa4:	mov	x29, sp
  401fa8:	bl	4028e8 <ferror@plt+0x2b8>
  401fac:	ldp	x29, x30, [sp], #16
  401fb0:	ret

Disassembly of section .plt:

0000000000401fc0 <memcpy@plt-0x20>:
  401fc0:	stp	x16, x30, [sp, #-16]!
  401fc4:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  401fc8:	ldr	x17, [x16, #4088]
  401fcc:	add	x16, x16, #0xff8
  401fd0:	br	x17
  401fd4:	nop
  401fd8:	nop
  401fdc:	nop

0000000000401fe0 <memcpy@plt>:
  401fe0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  401fe4:	ldr	x17, [x16]
  401fe8:	add	x16, x16, #0x0
  401fec:	br	x17

0000000000401ff0 <memmove@plt>:
  401ff0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  401ff4:	ldr	x17, [x16, #8]
  401ff8:	add	x16, x16, #0x8
  401ffc:	br	x17

0000000000402000 <gzclose@plt>:
  402000:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402004:	ldr	x17, [x16, #16]
  402008:	add	x16, x16, #0x10
  40200c:	br	x17

0000000000402010 <strtok@plt>:
  402010:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402014:	ldr	x17, [x16, #24]
  402018:	add	x16, x16, #0x18
  40201c:	br	x17

0000000000402020 <strlen@plt>:
  402020:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402024:	ldr	x17, [x16, #32]
  402028:	add	x16, x16, #0x20
  40202c:	br	x17

0000000000402030 <fputs@plt>:
  402030:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402034:	ldr	x17, [x16, #40]
  402038:	add	x16, x16, #0x28
  40203c:	br	x17

0000000000402040 <syslog@plt>:
  402040:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402044:	ldr	x17, [x16, #48]
  402048:	add	x16, x16, #0x30
  40204c:	br	x17

0000000000402050 <exit@plt>:
  402050:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402054:	ldr	x17, [x16, #56]
  402058:	add	x16, x16, #0x38
  40205c:	br	x17

0000000000402060 <lzma_code@plt>:
  402060:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402064:	ldr	x17, [x16, #64]
  402068:	add	x16, x16, #0x40
  40206c:	br	x17

0000000000402070 <strnlen@plt>:
  402070:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402074:	ldr	x17, [x16, #72]
  402078:	add	x16, x16, #0x48
  40207c:	br	x17

0000000000402080 <secure_getenv@plt>:
  402080:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402084:	ldr	x17, [x16, #80]
  402088:	add	x16, x16, #0x50
  40208c:	br	x17

0000000000402090 <setenv@plt>:
  402090:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402094:	ldr	x17, [x16, #88]
  402098:	add	x16, x16, #0x58
  40209c:	br	x17

00000000004020a0 <ftell@plt>:
  4020a0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4020a4:	ldr	x17, [x16, #96]
  4020a8:	add	x16, x16, #0x60
  4020ac:	br	x17

00000000004020b0 <sprintf@plt>:
  4020b0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4020b4:	ldr	x17, [x16, #104]
  4020b8:	add	x16, x16, #0x68
  4020bc:	br	x17

00000000004020c0 <putc@plt>:
  4020c0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4020c4:	ldr	x17, [x16, #112]
  4020c8:	add	x16, x16, #0x70
  4020cc:	br	x17

00000000004020d0 <opendir@plt>:
  4020d0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4020d4:	ldr	x17, [x16, #120]
  4020d8:	add	x16, x16, #0x78
  4020dc:	br	x17

00000000004020e0 <closelog@plt>:
  4020e0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4020e4:	ldr	x17, [x16, #128]
  4020e8:	add	x16, x16, #0x80
  4020ec:	br	x17

00000000004020f0 <unlinkat@plt>:
  4020f0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4020f4:	ldr	x17, [x16, #136]
  4020f8:	add	x16, x16, #0x88
  4020fc:	br	x17

0000000000402100 <fputc@plt>:
  402100:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402104:	ldr	x17, [x16, #144]
  402108:	add	x16, x16, #0x90
  40210c:	br	x17

0000000000402110 <qsort@plt>:
  402110:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402114:	ldr	x17, [x16, #152]
  402118:	add	x16, x16, #0x98
  40211c:	br	x17

0000000000402120 <asprintf@plt>:
  402120:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402124:	ldr	x17, [x16, #160]
  402128:	add	x16, x16, #0xa0
  40212c:	br	x17

0000000000402130 <gzdopen@plt>:
  402130:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402134:	ldr	x17, [x16, #168]
  402138:	add	x16, x16, #0xa8
  40213c:	br	x17

0000000000402140 <lseek@plt>:
  402140:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402144:	ldr	x17, [x16, #176]
  402148:	add	x16, x16, #0xb0
  40214c:	br	x17

0000000000402150 <snprintf@plt>:
  402150:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402154:	ldr	x17, [x16, #184]
  402158:	add	x16, x16, #0xb8
  40215c:	br	x17

0000000000402160 <fclose@plt>:
  402160:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402164:	ldr	x17, [x16, #192]
  402168:	add	x16, x16, #0xc0
  40216c:	br	x17

0000000000402170 <getpid@plt>:
  402170:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402174:	ldr	x17, [x16, #200]
  402178:	add	x16, x16, #0xc8
  40217c:	br	x17

0000000000402180 <strtok_r@plt>:
  402180:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402184:	ldr	x17, [x16, #208]
  402188:	add	x16, x16, #0xd0
  40218c:	br	x17

0000000000402190 <fopen@plt>:
  402190:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402194:	ldr	x17, [x16, #216]
  402198:	add	x16, x16, #0xd8
  40219c:	br	x17

00000000004021a0 <malloc@plt>:
  4021a0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4021a4:	ldr	x17, [x16, #224]
  4021a8:	add	x16, x16, #0xe0
  4021ac:	br	x17

00000000004021b0 <open@plt>:
  4021b0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4021b4:	ldr	x17, [x16, #232]
  4021b8:	add	x16, x16, #0xe8
  4021bc:	br	x17

00000000004021c0 <strncmp@plt>:
  4021c0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4021c4:	ldr	x17, [x16, #240]
  4021c8:	add	x16, x16, #0xf0
  4021cc:	br	x17

00000000004021d0 <__libc_start_main@plt>:
  4021d0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4021d4:	ldr	x17, [x16, #248]
  4021d8:	add	x16, x16, #0xf8
  4021dc:	br	x17

00000000004021e0 <memset@plt>:
  4021e0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4021e4:	ldr	x17, [x16, #256]
  4021e8:	add	x16, x16, #0x100
  4021ec:	br	x17

00000000004021f0 <fdopen@plt>:
  4021f0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4021f4:	ldr	x17, [x16, #264]
  4021f8:	add	x16, x16, #0x108
  4021fc:	br	x17

0000000000402200 <gettimeofday@plt>:
  402200:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402204:	ldr	x17, [x16, #272]
  402208:	add	x16, x16, #0x110
  40220c:	br	x17

0000000000402210 <calloc@plt>:
  402210:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402214:	ldr	x17, [x16, #280]
  402218:	add	x16, x16, #0x118
  40221c:	br	x17

0000000000402220 <readdir@plt>:
  402220:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402224:	ldr	x17, [x16, #288]
  402228:	add	x16, x16, #0x120
  40222c:	br	x17

0000000000402230 <realloc@plt>:
  402230:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402234:	ldr	x17, [x16, #296]
  402238:	add	x16, x16, #0x128
  40223c:	br	x17

0000000000402240 <system@plt>:
  402240:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402244:	ldr	x17, [x16, #304]
  402248:	add	x16, x16, #0x130
  40224c:	br	x17

0000000000402250 <strdup@plt>:
  402250:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402254:	ldr	x17, [x16, #312]
  402258:	add	x16, x16, #0x138
  40225c:	br	x17

0000000000402260 <closedir@plt>:
  402260:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402264:	ldr	x17, [x16, #320]
  402268:	add	x16, x16, #0x140
  40226c:	br	x17

0000000000402270 <strerror@plt>:
  402270:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402274:	ldr	x17, [x16, #328]
  402278:	add	x16, x16, #0x148
  40227c:	br	x17

0000000000402280 <close@plt>:
  402280:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402284:	ldr	x17, [x16, #336]
  402288:	add	x16, x16, #0x150
  40228c:	br	x17

0000000000402290 <gzread@plt>:
  402290:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402294:	ldr	x17, [x16, #344]
  402298:	add	x16, x16, #0x158
  40229c:	br	x17

00000000004022a0 <strrchr@plt>:
  4022a0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4022a4:	ldr	x17, [x16, #352]
  4022a8:	add	x16, x16, #0x160
  4022ac:	br	x17

00000000004022b0 <__gmon_start__@plt>:
  4022b0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4022b4:	ldr	x17, [x16, #360]
  4022b8:	add	x16, x16, #0x168
  4022bc:	br	x17

00000000004022c0 <fdopendir@plt>:
  4022c0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4022c4:	ldr	x17, [x16, #368]
  4022c8:	add	x16, x16, #0x170
  4022cc:	br	x17

00000000004022d0 <write@plt>:
  4022d0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4022d4:	ldr	x17, [x16, #376]
  4022d8:	add	x16, x16, #0x178
  4022dc:	br	x17

00000000004022e0 <fseek@plt>:
  4022e0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4022e4:	ldr	x17, [x16, #384]
  4022e8:	add	x16, x16, #0x180
  4022ec:	br	x17

00000000004022f0 <abort@plt>:
  4022f0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4022f4:	ldr	x17, [x16, #392]
  4022f8:	add	x16, x16, #0x188
  4022fc:	br	x17

0000000000402300 <openlog@plt>:
  402300:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402304:	ldr	x17, [x16, #400]
  402308:	add	x16, x16, #0x190
  40230c:	br	x17

0000000000402310 <puts@plt>:
  402310:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402314:	ldr	x17, [x16, #408]
  402318:	add	x16, x16, #0x198
  40231c:	br	x17

0000000000402320 <lzma_stream_decoder@plt>:
  402320:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402324:	ldr	x17, [x16, #416]
  402328:	add	x16, x16, #0x1a0
  40232c:	br	x17

0000000000402330 <memcmp@plt>:
  402330:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402334:	ldr	x17, [x16, #424]
  402338:	add	x16, x16, #0x1a8
  40233c:	br	x17

0000000000402340 <strsep@plt>:
  402340:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402344:	ldr	x17, [x16, #432]
  402348:	add	x16, x16, #0x1b0
  40234c:	br	x17

0000000000402350 <getopt_long@plt>:
  402350:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402354:	ldr	x17, [x16, #440]
  402358:	add	x16, x16, #0x1b8
  40235c:	br	x17

0000000000402360 <lzma_end@plt>:
  402360:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402364:	ldr	x17, [x16, #448]
  402368:	add	x16, x16, #0x1c0
  40236c:	br	x17

0000000000402370 <strcmp@plt>:
  402370:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402374:	ldr	x17, [x16, #456]
  402378:	add	x16, x16, #0x1c8
  40237c:	br	x17

0000000000402380 <basename@plt>:
  402380:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402384:	ldr	x17, [x16, #464]
  402388:	add	x16, x16, #0x1d0
  40238c:	br	x17

0000000000402390 <__ctype_b_loc@plt>:
  402390:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402394:	ldr	x17, [x16, #472]
  402398:	add	x16, x16, #0x1d8
  40239c:	br	x17

00000000004023a0 <mmap@plt>:
  4023a0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4023a4:	ldr	x17, [x16, #480]
  4023a8:	add	x16, x16, #0x1e0
  4023ac:	br	x17

00000000004023b0 <strtol@plt>:
  4023b0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4023b4:	ldr	x17, [x16, #488]
  4023b8:	add	x16, x16, #0x1e8
  4023bc:	br	x17

00000000004023c0 <fread@plt>:
  4023c0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4023c4:	ldr	x17, [x16, #496]
  4023c8:	add	x16, x16, #0x1f0
  4023cc:	br	x17

00000000004023d0 <gzerror@plt>:
  4023d0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4023d4:	ldr	x17, [x16, #504]
  4023d8:	add	x16, x16, #0x1f8
  4023dc:	br	x17

00000000004023e0 <free@plt>:
  4023e0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4023e4:	ldr	x17, [x16, #512]
  4023e8:	add	x16, x16, #0x200
  4023ec:	br	x17

00000000004023f0 <renameat@plt>:
  4023f0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4023f4:	ldr	x17, [x16, #520]
  4023f8:	add	x16, x16, #0x208
  4023fc:	br	x17

0000000000402400 <vasprintf@plt>:
  402400:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402404:	ldr	x17, [x16, #528]
  402408:	add	x16, x16, #0x210
  40240c:	br	x17

0000000000402410 <strchr@plt>:
  402410:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402414:	ldr	x17, [x16, #536]
  402418:	add	x16, x16, #0x218
  40241c:	br	x17

0000000000402420 <strtoull@plt>:
  402420:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402424:	ldr	x17, [x16, #544]
  402428:	add	x16, x16, #0x220
  40242c:	br	x17

0000000000402430 <init_module@plt>:
  402430:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402434:	ldr	x17, [x16, #552]
  402438:	add	x16, x16, #0x228
  40243c:	br	x17

0000000000402440 <fwrite@plt>:
  402440:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402444:	ldr	x17, [x16, #560]
  402448:	add	x16, x16, #0x230
  40244c:	br	x17

0000000000402450 <fnmatch@plt>:
  402450:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402454:	ldr	x17, [x16, #568]
  402458:	add	x16, x16, #0x238
  40245c:	br	x17

0000000000402460 <munmap@plt>:
  402460:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402464:	ldr	x17, [x16, #576]
  402468:	add	x16, x16, #0x240
  40246c:	br	x17

0000000000402470 <fflush@plt>:
  402470:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402474:	ldr	x17, [x16, #584]
  402478:	add	x16, x16, #0x248
  40247c:	br	x17

0000000000402480 <strcpy@plt>:
  402480:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402484:	ldr	x17, [x16, #592]
  402488:	add	x16, x16, #0x250
  40248c:	br	x17

0000000000402490 <dirfd@plt>:
  402490:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402494:	ldr	x17, [x16, #600]
  402498:	add	x16, x16, #0x258
  40249c:	br	x17

00000000004024a0 <unsetenv@plt>:
  4024a0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4024a4:	ldr	x17, [x16, #608]
  4024a8:	add	x16, x16, #0x260
  4024ac:	br	x17

00000000004024b0 <get_current_dir_name@plt>:
  4024b0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4024b4:	ldr	x17, [x16, #616]
  4024b8:	add	x16, x16, #0x268
  4024bc:	br	x17

00000000004024c0 <read@plt>:
  4024c0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4024c4:	ldr	x17, [x16, #624]
  4024c8:	add	x16, x16, #0x270
  4024cc:	br	x17

00000000004024d0 <__fxstat@plt>:
  4024d0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4024d4:	ldr	x17, [x16, #632]
  4024d8:	add	x16, x16, #0x278
  4024dc:	br	x17

00000000004024e0 <strstr@plt>:
  4024e0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4024e4:	ldr	x17, [x16, #640]
  4024e8:	add	x16, x16, #0x280
  4024ec:	br	x17

00000000004024f0 <__isoc99_sscanf@plt>:
  4024f0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4024f4:	ldr	x17, [x16, #648]
  4024f8:	add	x16, x16, #0x288
  4024fc:	br	x17

0000000000402500 <regexec@plt>:
  402500:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402504:	ldr	x17, [x16, #656]
  402508:	add	x16, x16, #0x290
  40250c:	br	x17

0000000000402510 <regfree@plt>:
  402510:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402514:	ldr	x17, [x16, #664]
  402518:	add	x16, x16, #0x298
  40251c:	br	x17

0000000000402520 <regcomp@plt>:
  402520:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402524:	ldr	x17, [x16, #672]
  402528:	add	x16, x16, #0x2a0
  40252c:	br	x17

0000000000402530 <strcspn@plt>:
  402530:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402534:	ldr	x17, [x16, #680]
  402538:	add	x16, x16, #0x2a8
  40253c:	br	x17

0000000000402540 <vfprintf@plt>:
  402540:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402544:	ldr	x17, [x16, #688]
  402548:	add	x16, x16, #0x2b0
  40254c:	br	x17

0000000000402550 <openat@plt>:
  402550:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402554:	ldr	x17, [x16, #696]
  402558:	add	x16, x16, #0x2b8
  40255c:	br	x17

0000000000402560 <printf@plt>:
  402560:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402564:	ldr	x17, [x16, #704]
  402568:	add	x16, x16, #0x2c0
  40256c:	br	x17

0000000000402570 <__assert_fail@plt>:
  402570:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402574:	ldr	x17, [x16, #712]
  402578:	add	x16, x16, #0x2c8
  40257c:	br	x17

0000000000402580 <__errno_location@plt>:
  402580:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402584:	ldr	x17, [x16, #720]
  402588:	add	x16, x16, #0x2d0
  40258c:	br	x17

0000000000402590 <uname@plt>:
  402590:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402594:	ldr	x17, [x16, #728]
  402598:	add	x16, x16, #0x2d8
  40259c:	br	x17

00000000004025a0 <getenv@plt>:
  4025a0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4025a4:	ldr	x17, [x16, #736]
  4025a8:	add	x16, x16, #0x2e0
  4025ac:	br	x17

00000000004025b0 <__xstat@plt>:
  4025b0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4025b4:	ldr	x17, [x16, #744]
  4025b8:	add	x16, x16, #0x2e8
  4025bc:	br	x17

00000000004025c0 <syscall@plt>:
  4025c0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4025c4:	ldr	x17, [x16, #752]
  4025c8:	add	x16, x16, #0x2f0
  4025cc:	br	x17

00000000004025d0 <mkdir@plt>:
  4025d0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4025d4:	ldr	x17, [x16, #760]
  4025d8:	add	x16, x16, #0x2f8
  4025dc:	br	x17

00000000004025e0 <fprintf@plt>:
  4025e0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4025e4:	ldr	x17, [x16, #768]
  4025e8:	add	x16, x16, #0x300
  4025ec:	br	x17

00000000004025f0 <fgets@plt>:
  4025f0:	adrp	x16, 433000 <ferror@plt+0x309d0>
  4025f4:	ldr	x17, [x16, #776]
  4025f8:	add	x16, x16, #0x308
  4025fc:	br	x17

0000000000402600 <__uflow@plt>:
  402600:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402604:	ldr	x17, [x16, #784]
  402608:	add	x16, x16, #0x310
  40260c:	br	x17

0000000000402610 <delete_module@plt>:
  402610:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402614:	ldr	x17, [x16, #792]
  402618:	add	x16, x16, #0x318
  40261c:	br	x17

0000000000402620 <__fxstatat@plt>:
  402620:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402624:	ldr	x17, [x16, #800]
  402628:	add	x16, x16, #0x320
  40262c:	br	x17

0000000000402630 <ferror@plt>:
  402630:	adrp	x16, 433000 <ferror@plt+0x309d0>
  402634:	ldr	x17, [x16, #808]
  402638:	add	x16, x16, #0x328
  40263c:	br	x17

Disassembly of section .text:

0000000000402640 <.text>:
  402640:	stp	x29, x30, [sp, #-64]!
  402644:	adrp	x2, 433000 <ferror@plt+0x309d0>
  402648:	mov	x29, sp
  40264c:	stp	x21, x22, [sp, #32]
  402650:	mov	w21, w0
  402654:	ldr	x0, [x2, #944]
  402658:	stp	x19, x20, [sp, #16]
  40265c:	mov	x20, x1
  402660:	adrp	x1, 418000 <ferror@plt+0x159d0>
  402664:	add	x1, x1, #0x838
  402668:	bl	402370 <strcmp@plt>
  40266c:	cbnz	w0, 4026d4 <ferror@plt+0xa4>
  402670:	mov	w19, w0
  402674:	mov	x1, x20
  402678:	mov	w0, w21
  40267c:	adrp	x3, 418000 <ferror@plt+0x159d0>
  402680:	adrp	x2, 418000 <ferror@plt+0x159d0>
  402684:	add	x3, x3, #0x940
  402688:	add	x2, x2, #0x9a0
  40268c:	mov	x4, #0x0                   	// #0
  402690:	bl	402350 <getopt_long@plt>
  402694:	cmn	w0, #0x1
  402698:	b.eq	402788 <ferror@plt+0x158>  // b.none
  40269c:	cmp	w0, #0x56
  4026a0:	b.eq	40284c <ferror@plt+0x21c>  // b.none
  4026a4:	cmp	w0, #0x68
  4026a8:	b.eq	402868 <ferror@plt+0x238>  // b.none
  4026ac:	cmp	w0, #0x3f
  4026b0:	b.eq	402844 <ferror@plt+0x214>  // b.none
  4026b4:	adrp	x3, 433000 <ferror@plt+0x309d0>
  4026b8:	mov	w2, w0
  4026bc:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4026c0:	mov	w19, #0x1                   	// #1
  4026c4:	ldr	x0, [x3, #912]
  4026c8:	add	x1, x1, #0x878
  4026cc:	bl	4025e0 <fprintf@plt>
  4026d0:	b	402774 <ferror@plt+0x144>
  4026d4:	ldr	x0, [x20]
  4026d8:	bl	402380 <basename@plt>
  4026dc:	mov	x19, x0
  4026e0:	adrp	x2, 418000 <ferror@plt+0x159d0>
  4026e4:	mov	x1, x0
  4026e8:	add	x22, x2, #0xa88
  4026ec:	ldr	x0, [x2, #2696]
  4026f0:	bl	402370 <strcmp@plt>
  4026f4:	cbz	w0, 4027fc <ferror@plt+0x1cc>
  4026f8:	adrp	x0, 418000 <ferror@plt+0x159d0>
  4026fc:	add	x22, x0, #0xe48
  402700:	mov	x1, x19
  402704:	ldr	x0, [x0, #3656]
  402708:	bl	402370 <strcmp@plt>
  40270c:	cbz	w0, 4027fc <ferror@plt+0x1cc>
  402710:	adrp	x0, 419000 <ferror@plt+0x169d0>
  402714:	add	x22, x0, #0x68
  402718:	mov	x1, x19
  40271c:	ldr	x0, [x0, #104]
  402720:	bl	402370 <strcmp@plt>
  402724:	cbz	w0, 4027fc <ferror@plt+0x1cc>
  402728:	adrp	x0, 419000 <ferror@plt+0x169d0>
  40272c:	add	x22, x0, #0x6f0
  402730:	mov	x1, x19
  402734:	ldr	x0, [x0, #1776]
  402738:	bl	402370 <strcmp@plt>
  40273c:	cbz	w0, 4027fc <ferror@plt+0x1cc>
  402740:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  402744:	add	x22, x0, #0x968
  402748:	mov	x1, x19
  40274c:	ldr	x0, [x0, #2408]
  402750:	bl	402370 <strcmp@plt>
  402754:	cbz	w0, 4027fc <ferror@plt+0x1cc>
  402758:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40275c:	add	x22, x0, #0x3c8
  402760:	mov	x1, x19
  402764:	mov	w19, #0xfffffffe            	// #-2
  402768:	ldr	x0, [x0, #968]
  40276c:	bl	402370 <strcmp@plt>
  402770:	cbz	w0, 4027fc <ferror@plt+0x1cc>
  402774:	mov	w0, w19
  402778:	ldp	x19, x20, [sp, #16]
  40277c:	ldp	x21, x22, [sp, #32]
  402780:	ldp	x29, x30, [sp], #64
  402784:	ret
  402788:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40278c:	ldr	w0, [x0, #928]
  402790:	cmp	w21, w0
  402794:	b.le	402878 <ferror@plt+0x248>
  402798:	stp	x23, x24, [sp, #48]
  40279c:	adrp	x23, 418000 <ferror@plt+0x159d0>
  4027a0:	add	x23, x23, #0x8f0
  4027a4:	ldr	x24, [x20, w0, sxtw #3]
  4027a8:	mov	x19, #0x0                   	// #0
  4027ac:	ldr	x22, [x23, x19, lsl #3]
  4027b0:	mov	x1, x24
  4027b4:	add	x19, x19, #0x1
  4027b8:	ldr	x0, [x22]
  4027bc:	bl	402370 <strcmp@plt>
  4027c0:	cbz	w0, 40281c <ferror@plt+0x1ec>
  4027c4:	cmp	x19, #0x3
  4027c8:	b.ne	4027ac <ferror@plt+0x17c>  // b.any
  4027cc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4027d0:	mov	x2, x24
  4027d4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4027d8:	add	x1, x1, #0x8c0
  4027dc:	ldr	x0, [x0, #912]
  4027e0:	bl	4025e0 <fprintf@plt>
  4027e4:	ldp	x23, x24, [sp, #48]
  4027e8:	mov	x1, x20
  4027ec:	mov	w0, w21
  4027f0:	mov	w19, #0x1                   	// #1
  4027f4:	bl	4029a8 <ferror@plt+0x378>
  4027f8:	b	402774 <ferror@plt+0x144>
  4027fc:	mov	x1, x20
  402800:	mov	w0, w21
  402804:	ldr	x2, [x22, #8]
  402808:	ldp	x19, x20, [sp, #16]
  40280c:	mov	x16, x2
  402810:	ldp	x21, x22, [sp, #32]
  402814:	ldp	x29, x30, [sp], #64
  402818:	br	x16
  40281c:	ldr	x2, [x22, #8]
  402820:	sub	w21, w21, #0x1
  402824:	add	x20, x20, #0x8
  402828:	mov	w0, w21
  40282c:	mov	x1, x20
  402830:	blr	x2
  402834:	mov	w19, w0
  402838:	tbnz	w0, #31, 4027cc <ferror@plt+0x19c>
  40283c:	ldp	x23, x24, [sp, #48]
  402840:	b	402774 <ferror@plt+0x144>
  402844:	mov	w19, #0x1                   	// #1
  402848:	b	402774 <ferror@plt+0x144>
  40284c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402850:	add	x0, x0, #0x840
  402854:	bl	402310 <puts@plt>
  402858:	adrp	x0, 418000 <ferror@plt+0x159d0>
  40285c:	add	x0, x0, #0x850
  402860:	bl	402310 <puts@plt>
  402864:	b	402774 <ferror@plt+0x144>
  402868:	mov	x1, x20
  40286c:	mov	w0, w21
  402870:	bl	4029a8 <ferror@plt+0x378>
  402874:	b	402774 <ferror@plt+0x144>
  402878:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40287c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402880:	mov	x2, #0x10                  	// #16
  402884:	add	x0, x0, #0x8a8
  402888:	ldr	x3, [x1, #912]
  40288c:	mov	x1, #0x1                   	// #1
  402890:	bl	402440 <fwrite@plt>
  402894:	b	4027e8 <ferror@plt+0x1b8>
  402898:	mov	x29, #0x0                   	// #0
  40289c:	mov	x30, #0x0                   	// #0
  4028a0:	mov	x5, x0
  4028a4:	ldr	x1, [sp]
  4028a8:	add	x2, sp, #0x8
  4028ac:	mov	x6, sp
  4028b0:	movz	x0, #0x0, lsl #48
  4028b4:	movk	x0, #0x0, lsl #32
  4028b8:	movk	x0, #0x40, lsl #16
  4028bc:	movk	x0, #0x2640
  4028c0:	movz	x3, #0x0, lsl #48
  4028c4:	movk	x3, #0x0, lsl #32
  4028c8:	movk	x3, #0x41, lsl #16
  4028cc:	movk	x3, #0x8650
  4028d0:	movz	x4, #0x0, lsl #48
  4028d4:	movk	x4, #0x0, lsl #32
  4028d8:	movk	x4, #0x41, lsl #16
  4028dc:	movk	x4, #0x86d0
  4028e0:	bl	4021d0 <__libc_start_main@plt>
  4028e4:	bl	4022f0 <abort@plt>
  4028e8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4028ec:	ldr	x0, [x0, #4056]
  4028f0:	cbz	x0, 4028f8 <ferror@plt+0x2c8>
  4028f4:	b	4022b0 <__gmon_start__@plt>
  4028f8:	ret
  4028fc:	nop
  402900:	adrp	x0, 433000 <ferror@plt+0x309d0>
  402904:	add	x0, x0, #0x390
  402908:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40290c:	add	x1, x1, #0x390
  402910:	cmp	x1, x0
  402914:	b.eq	40292c <ferror@plt+0x2fc>  // b.none
  402918:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40291c:	ldr	x1, [x1, #1776]
  402920:	cbz	x1, 40292c <ferror@plt+0x2fc>
  402924:	mov	x16, x1
  402928:	br	x16
  40292c:	ret
  402930:	adrp	x0, 433000 <ferror@plt+0x309d0>
  402934:	add	x0, x0, #0x390
  402938:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40293c:	add	x1, x1, #0x390
  402940:	sub	x1, x1, x0
  402944:	lsr	x2, x1, #63
  402948:	add	x1, x2, x1, asr #3
  40294c:	cmp	xzr, x1, asr #1
  402950:	asr	x1, x1, #1
  402954:	b.eq	40296c <ferror@plt+0x33c>  // b.none
  402958:	adrp	x2, 418000 <ferror@plt+0x159d0>
  40295c:	ldr	x2, [x2, #1784]
  402960:	cbz	x2, 40296c <ferror@plt+0x33c>
  402964:	mov	x16, x2
  402968:	br	x16
  40296c:	ret
  402970:	stp	x29, x30, [sp, #-32]!
  402974:	mov	x29, sp
  402978:	str	x19, [sp, #16]
  40297c:	adrp	x19, 433000 <ferror@plt+0x309d0>
  402980:	ldrb	w0, [x19, #952]
  402984:	cbnz	w0, 402994 <ferror@plt+0x364>
  402988:	bl	402900 <ferror@plt+0x2d0>
  40298c:	mov	w0, #0x1                   	// #1
  402990:	strb	w0, [x19, #952]
  402994:	ldr	x19, [sp, #16]
  402998:	ldp	x29, x30, [sp], #32
  40299c:	ret
  4029a0:	b	402930 <ferror@plt+0x300>
  4029a4:	nop
  4029a8:	stp	x29, x30, [sp, #-48]!
  4029ac:	mov	x29, sp
  4029b0:	ldr	x0, [x1]
  4029b4:	stp	x19, x20, [sp, #16]
  4029b8:	adrp	x20, 418000 <ferror@plt+0x159d0>
  4029bc:	str	x21, [sp, #32]
  4029c0:	add	x20, x20, #0x7e0
  4029c4:	bl	402380 <basename@plt>
  4029c8:	mov	x1, x0
  4029cc:	adrp	x0, 418000 <ferror@plt+0x159d0>
  4029d0:	add	x0, x0, #0x700
  4029d4:	bl	402560 <printf@plt>
  4029d8:	mov	x0, x20
  4029dc:	adrp	x2, 418000 <ferror@plt+0x159d0>
  4029e0:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4029e4:	add	x2, x2, #0x7c0
  4029e8:	add	x1, x1, #0x7d8
  4029ec:	bl	402560 <printf@plt>
  4029f0:	adrp	x0, 418000 <ferror@plt+0x159d0>
  4029f4:	add	x1, x0, #0xaa0
  4029f8:	ldr	x2, [x1, #16]
  4029fc:	cbz	x2, 402a0c <ferror@plt+0x3dc>
  402a00:	ldr	x1, [x0, #2720]
  402a04:	mov	x0, x20
  402a08:	bl	402560 <printf@plt>
  402a0c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  402a10:	add	x1, x0, #0x988
  402a14:	ldr	x2, [x1, #16]
  402a18:	cbz	x2, 402a28 <ferror@plt+0x3f8>
  402a1c:	ldr	x1, [x0, #2440]
  402a20:	mov	x0, x20
  402a24:	bl	402560 <printf@plt>
  402a28:	adrp	x21, 418000 <ferror@plt+0x159d0>
  402a2c:	add	x21, x21, #0x910
  402a30:	mov	x19, #0x0                   	// #0
  402a34:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402a38:	add	x0, x0, #0x7f0
  402a3c:	bl	402310 <puts@plt>
  402a40:	ldr	x1, [x21, x19, lsl #3]
  402a44:	mov	x0, x20
  402a48:	add	x19, x19, #0x1
  402a4c:	ldr	x2, [x1, #16]
  402a50:	cbz	x2, 402a5c <ferror@plt+0x42c>
  402a54:	ldr	x1, [x1]
  402a58:	bl	402560 <printf@plt>
  402a5c:	cmp	x19, #0x6
  402a60:	b.ne	402a40 <ferror@plt+0x410>  // b.any
  402a64:	mov	w0, #0x0                   	// #0
  402a68:	ldp	x19, x20, [sp, #16]
  402a6c:	ldr	x21, [sp, #32]
  402a70:	ldp	x29, x30, [sp], #48
  402a74:	ret
  402a78:	stp	x29, x30, [sp, #-112]!
  402a7c:	cmp	w0, #0x1
  402a80:	mov	x29, sp
  402a84:	str	xzr, [sp, #96]
  402a88:	b.eq	402ab0 <ferror@plt+0x480>  // b.none
  402a8c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  402a90:	adrp	x3, 418000 <ferror@plt+0x159d0>
  402a94:	ldr	x2, [x1]
  402a98:	add	x1, x3, #0x9a8
  402a9c:	ldr	x0, [x0, #912]
  402aa0:	bl	4025e0 <fprintf@plt>
  402aa4:	mov	w0, #0x1                   	// #1
  402aa8:	ldp	x29, x30, [sp], #112
  402aac:	ret
  402ab0:	add	x1, sp, #0x60
  402ab4:	stp	x19, x20, [sp, #16]
  402ab8:	mov	w19, w0
  402abc:	mov	x0, #0x0                   	// #0
  402ac0:	stp	x25, x26, [sp, #64]
  402ac4:	bl	40cb30 <ferror@plt+0xa500>
  402ac8:	mov	x26, x0
  402acc:	cbz	x0, 402c1c <ferror@plt+0x5ec>
  402ad0:	add	x1, sp, #0x68
  402ad4:	bl	413150 <ferror@plt+0x10b20>
  402ad8:	tbnz	w0, #31, 402c48 <ferror@plt+0x618>
  402adc:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402ae0:	add	x0, x0, #0xa08
  402ae4:	stp	x23, x24, [sp, #48]
  402ae8:	bl	402310 <puts@plt>
  402aec:	ldr	x24, [sp, #104]
  402af0:	cbz	x24, 402bf4 <ferror@plt+0x5c4>
  402af4:	adrp	x25, 418000 <ferror@plt+0x159d0>
  402af8:	add	x25, x25, #0xa30
  402afc:	stp	x21, x22, [sp, #32]
  402b00:	adrp	x21, 433000 <ferror@plt+0x309d0>
  402b04:	add	x21, x21, #0x3a8
  402b08:	str	x27, [sp, #80]
  402b0c:	nop
  402b10:	mov	x0, x24
  402b14:	bl	412400 <ferror@plt+0xfdd0>
  402b18:	mov	x23, x0
  402b1c:	bl	412410 <ferror@plt+0xfde0>
  402b20:	mov	x19, x0
  402b24:	mov	x0, x23
  402b28:	bl	413fd0 <ferror@plt+0x119a0>
  402b2c:	mov	w20, w0
  402b30:	mov	x0, x23
  402b34:	bl	413c90 <ferror@plt+0x11660>
  402b38:	mov	x1, x19
  402b3c:	mov	x2, x0
  402b40:	mov	w3, w20
  402b44:	mov	x0, x25
  402b48:	bl	402560 <printf@plt>
  402b4c:	mov	w27, #0x1                   	// #1
  402b50:	mov	x0, x23
  402b54:	bl	4140f0 <ferror@plt+0x11ac0>
  402b58:	mov	x22, x0
  402b5c:	mov	x19, x0
  402b60:	cbnz	x0, 402b6c <ferror@plt+0x53c>
  402b64:	b	402bb8 <ferror@plt+0x588>
  402b68:	mov	w27, #0x0                   	// #0
  402b6c:	mov	x0, x19
  402b70:	bl	412400 <ferror@plt+0xfdd0>
  402b74:	mov	x20, x0
  402b78:	mov	w0, #0x2c                  	// #44
  402b7c:	ldr	x1, [x21]
  402b80:	cbz	w27, 402b88 <ferror@plt+0x558>
  402b84:	mov	w0, #0x20                  	// #32
  402b88:	bl	4020c0 <putc@plt>
  402b8c:	mov	x0, x20
  402b90:	bl	412410 <ferror@plt+0xfde0>
  402b94:	ldr	x1, [x21]
  402b98:	bl	402030 <fputs@plt>
  402b9c:	mov	x0, x20
  402ba0:	bl	4120b0 <ferror@plt+0xfa80>
  402ba4:	mov	x1, x19
  402ba8:	mov	x0, x22
  402bac:	bl	40da68 <ferror@plt+0xb438>
  402bb0:	mov	x19, x0
  402bb4:	cbnz	x0, 402b68 <ferror@plt+0x538>
  402bb8:	ldr	x1, [x21]
  402bbc:	mov	w0, #0xa                   	// #10
  402bc0:	bl	4020c0 <putc@plt>
  402bc4:	mov	x0, x22
  402bc8:	bl	411d48 <ferror@plt+0xf718>
  402bcc:	mov	x0, x23
  402bd0:	bl	4120b0 <ferror@plt+0xfa80>
  402bd4:	ldr	x0, [sp, #104]
  402bd8:	mov	x1, x24
  402bdc:	bl	40da68 <ferror@plt+0xb438>
  402be0:	mov	x24, x0
  402be4:	cbnz	x0, 402b10 <ferror@plt+0x4e0>
  402be8:	ldp	x21, x22, [sp, #32]
  402bec:	ldr	x27, [sp, #80]
  402bf0:	ldr	x24, [sp, #104]
  402bf4:	mov	x0, x24
  402bf8:	bl	411d48 <ferror@plt+0xf718>
  402bfc:	mov	x0, x26
  402c00:	bl	40d5d0 <ferror@plt+0xafa0>
  402c04:	mov	w0, #0x0                   	// #0
  402c08:	ldp	x19, x20, [sp, #16]
  402c0c:	ldp	x23, x24, [sp, #48]
  402c10:	ldp	x25, x26, [sp, #64]
  402c14:	ldp	x29, x30, [sp], #112
  402c18:	ret
  402c1c:	adrp	x1, 433000 <ferror@plt+0x309d0>
  402c20:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402c24:	mov	x2, #0x1a                  	// #26
  402c28:	add	x0, x0, #0x9b8
  402c2c:	ldr	x3, [x1, #912]
  402c30:	mov	x1, #0x1                   	// #1
  402c34:	bl	402440 <fwrite@plt>
  402c38:	mov	w0, w19
  402c3c:	ldp	x19, x20, [sp, #16]
  402c40:	ldp	x25, x26, [sp, #64]
  402c44:	b	402aa8 <ferror@plt+0x478>
  402c48:	adrp	x1, 433000 <ferror@plt+0x309d0>
  402c4c:	neg	w0, w0
  402c50:	ldr	x20, [x1, #912]
  402c54:	bl	402270 <strerror@plt>
  402c58:	adrp	x1, 418000 <ferror@plt+0x159d0>
  402c5c:	mov	x2, x0
  402c60:	add	x1, x1, #0x9d8
  402c64:	mov	x0, x20
  402c68:	bl	4025e0 <fprintf@plt>
  402c6c:	mov	x0, x26
  402c70:	bl	40d5d0 <ferror@plt+0xafa0>
  402c74:	mov	w0, w19
  402c78:	ldp	x19, x20, [sp, #16]
  402c7c:	ldp	x25, x26, [sp, #64]
  402c80:	ldp	x29, x30, [sp], #112
  402c84:	ret
  402c88:	stp	x29, x30, [sp, #-272]!
  402c8c:	mov	x29, sp
  402c90:	stp	x19, x20, [sp, #16]
  402c94:	mov	x19, x1
  402c98:	adrp	x1, 433000 <ferror@plt+0x309d0>
  402c9c:	stp	x21, x22, [sp, #32]
  402ca0:	mov	w22, w0
  402ca4:	adrp	x21, 418000 <ferror@plt+0x159d0>
  402ca8:	adrp	x0, 433000 <ferror@plt+0x309d0>
  402cac:	add	x21, x21, #0xe40
  402cb0:	stp	x23, x24, [sp, #48]
  402cb4:	adrp	x23, 418000 <ferror@plt+0x159d0>
  402cb8:	add	x24, x0, #0x330
  402cbc:	add	x23, x23, #0xd80
  402cc0:	stp	x25, x26, [sp, #64]
  402cc4:	add	x25, x1, #0x3bc
  402cc8:	mov	w20, #0x0                   	// #0
  402ccc:	mov	w26, #0x1                   	// #1
  402cd0:	str	xzr, [sp, #128]
  402cd4:	add	x4, sp, #0x90
  402cd8:	mov	x3, x23
  402cdc:	mov	x2, x21
  402ce0:	mov	x1, x19
  402ce4:	mov	w0, w22
  402ce8:	str	wzr, [sp, #144]
  402cec:	bl	402350 <getopt_long@plt>
  402cf0:	cmn	w0, #0x1
  402cf4:	b.eq	402e0c <ferror@plt+0x7dc>  // b.none
  402cf8:	cmp	w0, #0x68
  402cfc:	b.eq	402d64 <ferror@plt+0x734>  // b.none
  402d00:	b.gt	402d1c <ferror@plt+0x6ec>
  402d04:	cmp	w0, #0x56
  402d08:	b.eq	402dd4 <ferror@plt+0x7a4>  // b.none
  402d0c:	cmp	w0, #0x66
  402d10:	b.ne	402d3c <ferror@plt+0x70c>  // b.any
  402d14:	mov	w20, #0x200                 	// #512
  402d18:	b	402cd4 <ferror@plt+0x6a4>
  402d1c:	cmp	w0, #0x73
  402d20:	b.eq	402d98 <ferror@plt+0x768>  // b.none
  402d24:	cmp	w0, #0x76
  402d28:	b.ne	402da0 <ferror@plt+0x770>  // b.any
  402d2c:	ldr	w0, [x24]
  402d30:	add	w0, w0, #0x1
  402d34:	str	w0, [x24]
  402d38:	b	402cd4 <ferror@plt+0x6a4>
  402d3c:	cmp	w0, #0x3f
  402d40:	mov	w19, #0x1                   	// #1
  402d44:	b.ne	402da0 <ferror@plt+0x770>  // b.any
  402d48:	mov	w0, w19
  402d4c:	ldp	x19, x20, [sp, #16]
  402d50:	ldp	x21, x22, [sp, #32]
  402d54:	ldp	x23, x24, [sp, #48]
  402d58:	ldp	x25, x26, [sp, #64]
  402d5c:	ldp	x29, x30, [sp], #272
  402d60:	ret
  402d64:	adrp	x1, 433000 <ferror@plt+0x309d0>
  402d68:	mov	w19, #0x0                   	// #0
  402d6c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402d70:	add	x0, x0, #0xab8
  402d74:	ldr	x1, [x1, #944]
  402d78:	bl	402560 <printf@plt>
  402d7c:	mov	w0, w19
  402d80:	ldp	x19, x20, [sp, #16]
  402d84:	ldp	x21, x22, [sp, #32]
  402d88:	ldp	x23, x24, [sp, #48]
  402d8c:	ldp	x25, x26, [sp, #64]
  402d90:	ldp	x29, x30, [sp], #272
  402d94:	ret
  402d98:	str	w26, [x25]
  402d9c:	b	402cd4 <ferror@plt+0x6a4>
  402da0:	mov	w2, w0
  402da4:	mov	w19, #0x1                   	// #1
  402da8:	mov	w0, #0x3                   	// #3
  402dac:	adrp	x1, 418000 <ferror@plt+0x159d0>
  402db0:	add	x1, x1, #0xc38
  402db4:	bl	40a880 <ferror@plt+0x8250>
  402db8:	mov	w0, w19
  402dbc:	ldp	x19, x20, [sp, #16]
  402dc0:	ldp	x21, x22, [sp, #32]
  402dc4:	ldp	x23, x24, [sp, #48]
  402dc8:	ldp	x25, x26, [sp, #64]
  402dcc:	ldp	x29, x30, [sp], #272
  402dd0:	ret
  402dd4:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402dd8:	add	x0, x0, #0x840
  402ddc:	bl	402310 <puts@plt>
  402de0:	mov	w19, #0x0                   	// #0
  402de4:	adrp	x0, 418000 <ferror@plt+0x159d0>
  402de8:	add	x0, x0, #0x850
  402dec:	bl	402310 <puts@plt>
  402df0:	mov	w0, w19
  402df4:	ldp	x19, x20, [sp, #16]
  402df8:	ldp	x21, x22, [sp, #32]
  402dfc:	ldp	x23, x24, [sp, #48]
  402e00:	ldp	x25, x26, [sp, #64]
  402e04:	ldp	x29, x30, [sp], #272
  402e08:	ret
  402e0c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  402e10:	adrp	x21, 433000 <ferror@plt+0x309d0>
  402e14:	ldr	w0, [x0, #956]
  402e18:	cmp	w0, #0x0
  402e1c:	cset	w0, ne  // ne = any
  402e20:	bl	40a840 <ferror@plt+0x8210>
  402e24:	ldr	w0, [x21, #928]
  402e28:	cmp	w0, w22
  402e2c:	b.ge	402f68 <ferror@plt+0x938>  // b.tcont
  402e30:	add	x1, sp, #0x80
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	bl	40cb30 <ferror@plt+0xa500>
  402e3c:	mov	x23, x0
  402e40:	cbz	x0, 402fb4 <ferror@plt+0x984>
  402e44:	adrp	x1, 433000 <ferror@plt+0x309d0>
  402e48:	ldr	w1, [x1, #816]
  402e4c:	bl	40a9b8 <ferror@plt+0x8388>
  402e50:	ldr	w0, [x21, #928]
  402e54:	cmp	w22, w0
  402e58:	b.le	403068 <ferror@plt+0xa38>
  402e5c:	sxtw	x21, w0
  402e60:	mvn	w0, w0
  402e64:	add	w22, w0, w22
  402e68:	adrp	x25, 418000 <ferror@plt+0x159d0>
  402e6c:	add	x0, x21, #0x1
  402e70:	add	x25, x25, #0xd28
  402e74:	add	x22, x22, x0
  402e78:	adrp	x26, 418000 <ferror@plt+0x159d0>
  402e7c:	mov	w24, #0x0                   	// #0
  402e80:	add	x0, x26, #0xd10
  402e84:	stp	x27, x28, [sp, #80]
  402e88:	str	x0, [sp, #112]
  402e8c:	nop
  402e90:	ldr	x27, [x19, x21, lsl #3]
  402e94:	add	x2, sp, #0x90
  402e98:	mov	w0, #0x0                   	// #0
  402e9c:	mov	x1, x27
  402ea0:	bl	4025b0 <__xstat@plt>
  402ea4:	add	x2, sp, #0x88
  402ea8:	mov	x1, x27
  402eac:	cbnz	w0, 402f38 <ferror@plt+0x908>
  402eb0:	mov	x0, x23
  402eb4:	bl	4117f8 <ferror@plt+0xf1c8>
  402eb8:	tbnz	w0, #31, 402f84 <ferror@plt+0x954>
  402ebc:	ldr	x28, [sp, #136]
  402ec0:	cbnz	w20, 402ef8 <ferror@plt+0x8c8>
  402ec4:	mov	x0, x28
  402ec8:	bl	4133b8 <ferror@plt+0x10d88>
  402ecc:	cmp	w0, #0x0
  402ed0:	cbz	w0, 403090 <ferror@plt+0xa60>
  402ed4:	mov	x0, x28
  402ed8:	b.lt	403070 <ferror@plt+0xa40>  // b.tstop
  402edc:	bl	4140f0 <ferror@plt+0x11ac0>
  402ee0:	mov	x26, x0
  402ee4:	mov	x0, x28
  402ee8:	cbnz	x26, 402fd0 <ferror@plt+0x9a0>
  402eec:	bl	413fd0 <ferror@plt+0x119a0>
  402ef0:	cbnz	w0, 4030b4 <ferror@plt+0xa84>
  402ef4:	ldr	x28, [sp, #136]
  402ef8:	mov	x0, x28
  402efc:	mov	w1, w20
  402f00:	bl	4124a8 <ferror@plt+0xfe78>
  402f04:	tbnz	w0, #31, 402f44 <ferror@plt+0x914>
  402f08:	ldr	x0, [sp, #136]
  402f0c:	add	x21, x21, #0x1
  402f10:	bl	4120b0 <ferror@plt+0xfa80>
  402f14:	cmp	x22, x21
  402f18:	b.ne	402e90 <ferror@plt+0x860>  // b.any
  402f1c:	ldp	x27, x28, [sp, #80]
  402f20:	cmp	w24, #0x0
  402f24:	cset	w19, ne  // ne = any
  402f28:	mov	x0, x23
  402f2c:	bl	40d5d0 <ferror@plt+0xafa0>
  402f30:	bl	40a868 <ferror@plt+0x8238>
  402f34:	b	402d48 <ferror@plt+0x718>
  402f38:	mov	x0, x23
  402f3c:	bl	411a88 <ferror@plt+0xf458>
  402f40:	b	402eb8 <ferror@plt+0x888>
  402f44:	neg	w0, w0
  402f48:	bl	402270 <strerror@plt>
  402f4c:	add	w24, w24, #0x1
  402f50:	mov	x3, x0
  402f54:	mov	x2, x27
  402f58:	mov	x1, x25
  402f5c:	mov	w0, #0x3                   	// #3
  402f60:	bl	40a880 <ferror@plt+0x8250>
  402f64:	b	402f08 <ferror@plt+0x8d8>
  402f68:	adrp	x1, 418000 <ferror@plt+0x159d0>
  402f6c:	add	x1, x1, #0xc60
  402f70:	mov	w0, #0x3                   	// #3
  402f74:	mov	w19, #0x1                   	// #1
  402f78:	bl	40a880 <ferror@plt+0x8250>
  402f7c:	bl	40a868 <ferror@plt+0x8238>
  402f80:	b	402d48 <ferror@plt+0x718>
  402f84:	neg	w0, w0
  402f88:	bl	402270 <strerror@plt>
  402f8c:	mov	x2, x27
  402f90:	mov	x3, x0
  402f94:	adrp	x1, 418000 <ferror@plt+0x159d0>
  402f98:	mov	w0, #0x3                   	// #3
  402f9c:	add	x1, x1, #0xc90
  402fa0:	bl	40a880 <ferror@plt+0x8250>
  402fa4:	cmp	w24, #0x0
  402fa8:	cset	w19, ne  // ne = any
  402fac:	ldp	x27, x28, [sp, #80]
  402fb0:	b	402f28 <ferror@plt+0x8f8>
  402fb4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  402fb8:	add	x1, x1, #0xc78
  402fbc:	mov	w0, #0x3                   	// #3
  402fc0:	mov	w19, #0x1                   	// #1
  402fc4:	bl	40a880 <ferror@plt+0x8250>
  402fc8:	bl	40a868 <ferror@plt+0x8238>
  402fcc:	b	402d48 <ferror@plt+0x718>
  402fd0:	bl	412410 <ferror@plt+0xfde0>
  402fd4:	mov	x28, x26
  402fd8:	mov	x2, x0
  402fdc:	adrp	x1, 418000 <ferror@plt+0x159d0>
  402fe0:	mov	w0, #0x3                   	// #3
  402fe4:	add	x1, x1, #0xcf0
  402fe8:	bl	40a880 <ferror@plt+0x8250>
  402fec:	adrp	x27, 418000 <ferror@plt+0x159d0>
  402ff0:	add	x0, x27, #0xd08
  402ff4:	str	x0, [sp, #120]
  402ff8:	mov	x0, x28
  402ffc:	bl	412400 <ferror@plt+0xfdd0>
  403000:	adrp	x1, 433000 <ferror@plt+0x309d0>
  403004:	add	x1, x1, #0x390
  403008:	mov	x27, x0
  40300c:	ldr	x6, [x1]
  403010:	str	x6, [sp, #104]
  403014:	bl	412410 <ferror@plt+0xfde0>
  403018:	mov	x2, x0
  40301c:	ldr	x6, [sp, #104]
  403020:	ldr	x1, [sp, #120]
  403024:	mov	x0, x6
  403028:	bl	4025e0 <fprintf@plt>
  40302c:	mov	x0, x27
  403030:	bl	4120b0 <ferror@plt+0xfa80>
  403034:	mov	x1, x28
  403038:	mov	x0, x26
  40303c:	bl	40da68 <ferror@plt+0xb438>
  403040:	mov	x28, x0
  403044:	cbnz	x0, 402ff8 <ferror@plt+0x9c8>
  403048:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40304c:	add	w24, w24, #0x1
  403050:	ldr	x1, [x0, #912]
  403054:	mov	w0, #0xa                   	// #10
  403058:	bl	402100 <fputc@plt>
  40305c:	mov	x0, x26
  403060:	bl	411d48 <ferror@plt+0xf718>
  403064:	b	402f08 <ferror@plt+0x8d8>
  403068:	mov	w19, #0x0                   	// #0
  40306c:	b	402f28 <ferror@plt+0x8f8>
  403070:	bl	412410 <ferror@plt+0xfde0>
  403074:	add	w24, w24, #0x1
  403078:	mov	x2, x0
  40307c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403080:	mov	w0, #0x3                   	// #3
  403084:	add	x1, x1, #0xcc8
  403088:	bl	40a880 <ferror@plt+0x8250>
  40308c:	b	402f08 <ferror@plt+0x8d8>
  403090:	mov	x0, x28
  403094:	bl	412410 <ferror@plt+0xfde0>
  403098:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40309c:	mov	x2, x0
  4030a0:	add	x1, x1, #0xcb0
  4030a4:	mov	w0, #0x3                   	// #3
  4030a8:	add	w24, w24, #0x1
  4030ac:	bl	40a880 <ferror@plt+0x8250>
  4030b0:	b	402f08 <ferror@plt+0x8d8>
  4030b4:	mov	x0, x28
  4030b8:	bl	412410 <ferror@plt+0xfde0>
  4030bc:	ldr	x1, [sp, #112]
  4030c0:	mov	x2, x0
  4030c4:	add	w24, w24, #0x1
  4030c8:	mov	w0, #0x3                   	// #3
  4030cc:	bl	40a880 <ferror@plt+0x8250>
  4030d0:	b	402f08 <ferror@plt+0x8d8>
  4030d4:	nop
  4030d8:	stp	x29, x30, [sp, #-128]!
  4030dc:	mov	x29, sp
  4030e0:	stp	x19, x20, [sp, #16]
  4030e4:	mov	w19, w0
  4030e8:	mov	x20, x1
  4030ec:	stp	x21, x22, [sp, #32]
  4030f0:	adrp	x22, 419000 <ferror@plt+0x169d0>
  4030f4:	adrp	x21, 419000 <ferror@plt+0x169d0>
  4030f8:	add	x22, x22, #0x0
  4030fc:	add	x21, x21, #0x60
  403100:	stp	x23, x24, [sp, #48]
  403104:	mov	w23, #0x0                   	// #0
  403108:	str	xzr, [sp, #120]
  40310c:	mov	x2, x21
  403110:	add	x4, sp, #0x70
  403114:	mov	x3, x22
  403118:	mov	x1, x20
  40311c:	mov	w0, w19
  403120:	str	wzr, [sp, #112]
  403124:	bl	402350 <getopt_long@plt>
  403128:	mov	w2, w0
  40312c:	cmn	w0, #0x1
  403130:	b.eq	4031f8 <ferror@plt+0xbc8>  // b.none
  403134:	cmp	w0, #0x66
  403138:	b.eq	4031c8 <ferror@plt+0xb98>  // b.none
  40313c:	b.gt	403184 <ferror@plt+0xb54>
  403140:	cmp	w0, #0x3f
  403144:	mov	w0, #0x1                   	// #1
  403148:	b.eq	403170 <ferror@plt+0xb40>  // b.none
  40314c:	cmp	w2, #0x56
  403150:	b.ne	4031d0 <ferror@plt+0xba0>  // b.any
  403154:	adrp	x0, 418000 <ferror@plt+0x159d0>
  403158:	add	x0, x0, #0x840
  40315c:	bl	402310 <puts@plt>
  403160:	adrp	x0, 418000 <ferror@plt+0x159d0>
  403164:	add	x0, x0, #0x850
  403168:	bl	402310 <puts@plt>
  40316c:	mov	w0, #0x0                   	// #0
  403170:	ldp	x19, x20, [sp, #16]
  403174:	ldp	x21, x22, [sp, #32]
  403178:	ldp	x23, x24, [sp, #48]
  40317c:	ldp	x29, x30, [sp], #128
  403180:	ret
  403184:	cmp	w0, #0x70
  403188:	b.eq	40310c <ferror@plt+0xadc>  // b.none
  40318c:	cmp	w0, #0x73
  403190:	b.eq	40310c <ferror@plt+0xadc>  // b.none
  403194:	cmp	w0, #0x68
  403198:	b.ne	4031d0 <ferror@plt+0xba0>  // b.any
  40319c:	adrp	x1, 433000 <ferror@plt+0x309d0>
  4031a0:	adrp	x0, 418000 <ferror@plt+0x159d0>
  4031a4:	add	x0, x0, #0xed0
  4031a8:	ldr	x1, [x1, #944]
  4031ac:	bl	402560 <printf@plt>
  4031b0:	mov	w0, #0x0                   	// #0
  4031b4:	ldp	x19, x20, [sp, #16]
  4031b8:	ldp	x21, x22, [sp, #32]
  4031bc:	ldp	x23, x24, [sp, #48]
  4031c0:	ldp	x29, x30, [sp], #128
  4031c4:	ret
  4031c8:	mov	w23, #0x3                   	// #3
  4031cc:	b	40310c <ferror@plt+0xadc>
  4031d0:	mov	w0, #0x3                   	// #3
  4031d4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4031d8:	add	x1, x1, #0xc38
  4031dc:	bl	40a880 <ferror@plt+0x8250>
  4031e0:	mov	w0, #0x1                   	// #1
  4031e4:	ldp	x19, x20, [sp, #16]
  4031e8:	ldp	x21, x22, [sp, #32]
  4031ec:	ldp	x23, x24, [sp, #48]
  4031f0:	ldp	x29, x30, [sp], #128
  4031f4:	ret
  4031f8:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4031fc:	ldr	w0, [x0, #928]
  403200:	cmp	w0, w19
  403204:	b.ge	403358 <ferror@plt+0xd28>  // b.tcont
  403208:	sxtw	x1, w0
  40320c:	ldr	x3, [x20, x1, lsl #3]
  403210:	str	x3, [sp, #104]
  403214:	ldrb	w2, [x3]
  403218:	cmp	w2, #0x2d
  40321c:	b.ne	403240 <ferror@plt+0xc10>  // b.any
  403220:	ldrb	w2, [x3, #1]
  403224:	cbnz	w2, 403240 <ferror@plt+0xc10>
  403228:	mov	w0, #0x3                   	// #3
  40322c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403230:	add	x1, x1, #0xf60
  403234:	bl	40a880 <ferror@plt+0x8250>
  403238:	mov	w0, #0x1                   	// #1
  40323c:	b	403170 <ferror@plt+0xb40>
  403240:	stp	x27, x28, [sp, #80]
  403244:	add	w28, w0, #0x1
  403248:	cmp	w19, w28
  40324c:	b.le	403420 <ferror@plt+0xdf0>
  403250:	sub	w19, w19, w0
  403254:	add	x1, x1, #0x2
  403258:	sub	w19, w19, #0x2
  40325c:	sxtw	x28, w28
  403260:	add	x19, x19, x1
  403264:	mov	w27, #0x20                  	// #32
  403268:	stp	x25, x26, [sp, #64]
  40326c:	mov	x25, #0x0                   	// #0
  403270:	mov	x26, #0x0                   	// #0
  403274:	nop
  403278:	ldr	x21, [x20, x28, lsl #3]
  40327c:	mov	x0, x21
  403280:	bl	402020 <strlen@plt>
  403284:	mov	x24, x0
  403288:	mov	x0, x26
  40328c:	add	x1, x25, x24
  403290:	add	x1, x1, #0x2
  403294:	bl	402230 <realloc@plt>
  403298:	add	x4, x25, #0x1
  40329c:	mov	x2, x24
  4032a0:	mov	x1, x21
  4032a4:	mov	x22, x0
  4032a8:	cbz	x0, 403434 <ferror@plt+0xe04>
  4032ac:	cbz	x25, 4032d8 <ferror@plt+0xca8>
  4032b0:	strb	w27, [x22, x25]
  4032b4:	add	x25, x24, x4
  4032b8:	add	x0, x0, x4
  4032bc:	add	x28, x28, #0x1
  4032c0:	bl	401fe0 <memcpy@plt>
  4032c4:	strb	wzr, [x22, x25]
  4032c8:	cmp	x19, x28
  4032cc:	b.eq	4032f0 <ferror@plt+0xcc0>  // b.none
  4032d0:	mov	x26, x22
  4032d4:	b	403278 <ferror@plt+0xc48>
  4032d8:	bl	401fe0 <memcpy@plt>
  4032dc:	strb	wzr, [x22, x24]
  4032e0:	add	x28, x28, #0x1
  4032e4:	mov	x25, x24
  4032e8:	cmp	x19, x28
  4032ec:	b.ne	4032d0 <ferror@plt+0xca0>  // b.any
  4032f0:	ldp	x25, x26, [sp, #64]
  4032f4:	add	x1, sp, #0x78
  4032f8:	mov	x0, #0x0                   	// #0
  4032fc:	bl	40cb30 <ferror@plt+0xa500>
  403300:	mov	x20, x0
  403304:	cbz	x0, 403394 <ferror@plt+0xd64>
  403308:	ldr	x1, [sp, #104]
  40330c:	add	x2, sp, #0x70
  403310:	bl	4117f8 <ferror@plt+0xf1c8>
  403314:	mov	w19, w0
  403318:	tbnz	w0, #31, 403370 <ferror@plt+0xd40>
  40331c:	ldr	x0, [sp, #112]
  403320:	mov	w1, w23
  403324:	mov	x2, x22
  403328:	bl	412548 <ferror@plt+0xff18>
  40332c:	mov	w19, w0
  403330:	tbnz	w0, #31, 4033b8 <ferror@plt+0xd88>
  403334:	ldr	x0, [sp, #112]
  403338:	bl	4120b0 <ferror@plt+0xfa80>
  40333c:	mov	x0, x20
  403340:	bl	40d5d0 <ferror@plt+0xafa0>
  403344:	mov	x0, x22
  403348:	bl	4023e0 <free@plt>
  40334c:	lsr	w0, w19, #31
  403350:	ldp	x27, x28, [sp, #80]
  403354:	b	403170 <ferror@plt+0xb40>
  403358:	mov	w0, #0x3                   	// #3
  40335c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403360:	add	x1, x1, #0xf48
  403364:	bl	40a880 <ferror@plt+0x8250>
  403368:	mov	w0, #0x1                   	// #1
  40336c:	b	403170 <ferror@plt+0xb40>
  403370:	neg	w0, w0
  403374:	bl	402270 <strerror@plt>
  403378:	ldr	x2, [sp, #104]
  40337c:	mov	x3, x0
  403380:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403384:	mov	w0, #0x3                   	// #3
  403388:	add	x1, x1, #0xfa0
  40338c:	bl	40a880 <ferror@plt+0x8250>
  403390:	b	40333c <ferror@plt+0xd0c>
  403394:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403398:	add	x1, x1, #0xc78
  40339c:	mov	w0, #0x3                   	// #3
  4033a0:	bl	40a880 <ferror@plt+0x8250>
  4033a4:	mov	x0, x22
  4033a8:	bl	4023e0 <free@plt>
  4033ac:	mov	w0, #0x1                   	// #1
  4033b0:	ldp	x27, x28, [sp, #80]
  4033b4:	b	403170 <ferror@plt+0xb40>
  4033b8:	cmn	w0, #0x8
  4033bc:	neg	w0, w0
  4033c0:	b.eq	403428 <ferror@plt+0xdf8>  // b.none
  4033c4:	b.lt	4033f8 <ferror@plt+0xdc8>  // b.tstop
  4033c8:	cmn	w19, #0x2
  4033cc:	b.eq	403414 <ferror@plt+0xde4>  // b.none
  4033d0:	cmn	w19, #0x3
  4033d4:	b.ne	403408 <ferror@plt+0xdd8>  // b.any
  4033d8:	adrp	x3, 418000 <ferror@plt+0x159d0>
  4033dc:	add	x3, x3, #0xe98
  4033e0:	ldr	x2, [sp, #104]
  4033e4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4033e8:	mov	w0, #0x3                   	// #3
  4033ec:	add	x1, x1, #0xfc0
  4033f0:	bl	40a880 <ferror@plt+0x8250>
  4033f4:	b	403334 <ferror@plt+0xd04>
  4033f8:	adrp	x3, 418000 <ferror@plt+0x159d0>
  4033fc:	cmn	w19, #0x16
  403400:	add	x3, x3, #0xeb8
  403404:	b.eq	4033e0 <ferror@plt+0xdb0>  // b.none
  403408:	bl	402270 <strerror@plt>
  40340c:	mov	x3, x0
  403410:	b	4033e0 <ferror@plt+0xdb0>
  403414:	adrp	x3, 418000 <ferror@plt+0x159d0>
  403418:	add	x3, x3, #0xe78
  40341c:	b	4033e0 <ferror@plt+0xdb0>
  403420:	mov	x22, #0x0                   	// #0
  403424:	b	4032f4 <ferror@plt+0xcc4>
  403428:	adrp	x3, 418000 <ferror@plt+0x159d0>
  40342c:	add	x3, x3, #0xe60
  403430:	b	4033e0 <ferror@plt+0xdb0>
  403434:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403438:	add	x1, x1, #0xf90
  40343c:	mov	w0, #0x3                   	// #3
  403440:	bl	40a880 <ferror@plt+0x8250>
  403444:	mov	x0, x26
  403448:	bl	4023e0 <free@plt>
  40344c:	mov	w0, #0x1                   	// #1
  403450:	ldp	x25, x26, [sp, #64]
  403454:	ldp	x27, x28, [sp, #80]
  403458:	b	403170 <ferror@plt+0xb40>
  40345c:	nop
  403460:	stp	x29, x30, [sp, #-112]!
  403464:	mov	x29, sp
  403468:	stp	x19, x20, [sp, #16]
  40346c:	mov	x20, x0
  403470:	mov	x0, x1
  403474:	stp	x21, x22, [sp, #32]
  403478:	mov	x21, x1
  40347c:	mov	w1, #0x3a                  	// #58
  403480:	stp	x23, x24, [sp, #48]
  403484:	mov	x23, x2
  403488:	bl	402410 <strchr@plt>
  40348c:	cbz	x0, 4035a4 <ferror@plt+0xf74>
  403490:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403494:	add	x1, x1, #0xa8
  403498:	mov	x19, x0
  40349c:	mov	x0, x20
  4034a0:	add	x24, x19, #0x1
  4034a4:	sub	x20, x19, x21
  4034a8:	stp	x25, x26, [sp, #64]
  4034ac:	stp	x27, x28, [sp, #80]
  4034b0:	bl	402370 <strcmp@plt>
  4034b4:	mov	w27, w20
  4034b8:	mov	w22, w0
  4034bc:	mov	x0, x24
  4034c0:	bl	402020 <strlen@plt>
  4034c4:	mov	w25, w0
  4034c8:	cbz	w22, 40354c <ferror@plt+0xf1c>
  4034cc:	mov	x28, #0x0                   	// #0
  4034d0:	str	wzr, [sp, #108]
  4034d4:	ldr	x26, [x23]
  4034d8:	cbz	x26, 40357c <ferror@plt+0xf4c>
  4034dc:	mov	x19, x26
  4034e0:	sxtw	x22, w27
  4034e4:	b	4034f0 <ferror@plt+0xec0>
  4034e8:	ldr	x19, [x19]
  4034ec:	cbz	x19, 40357c <ferror@plt+0xf4c>
  4034f0:	ldr	w0, [x19, #32]
  4034f4:	cmp	w27, w0
  4034f8:	b.ne	4034e8 <ferror@plt+0xeb8>  // b.any
  4034fc:	ldr	x0, [x19, #8]
  403500:	mov	x2, x22
  403504:	mov	x1, x21
  403508:	bl	402330 <memcmp@plt>
  40350c:	cbnz	w0, 4034e8 <ferror@plt+0xeb8>
  403510:	cbz	x28, 403520 <ferror@plt+0xef0>
  403514:	ldr	w0, [sp, #108]
  403518:	str	x28, [x19, #16]
  40351c:	str	w0, [x19, #36]
  403520:	mov	w0, #0x0                   	// #0
  403524:	cbz	x24, 403560 <ferror@plt+0xf30>
  403528:	ldp	x27, x28, [sp, #80]
  40352c:	str	w25, [x19, #40]
  403530:	ldp	x25, x26, [sp, #64]
  403534:	str	x24, [x19, #24]
  403538:	ldp	x19, x20, [sp, #16]
  40353c:	ldp	x21, x22, [sp, #32]
  403540:	ldp	x23, x24, [sp, #48]
  403544:	ldp	x29, x30, [sp], #112
  403548:	ret
  40354c:	mov	x28, x24
  403550:	mov	w25, #0x0                   	// #0
  403554:	mov	x24, #0x0                   	// #0
  403558:	str	w0, [sp, #108]
  40355c:	b	4034d4 <ferror@plt+0xea4>
  403560:	ldp	x19, x20, [sp, #16]
  403564:	ldp	x21, x22, [sp, #32]
  403568:	ldp	x23, x24, [sp, #48]
  40356c:	ldp	x25, x26, [sp, #64]
  403570:	ldp	x27, x28, [sp, #80]
  403574:	ldp	x29, x30, [sp], #112
  403578:	ret
  40357c:	mov	x0, #0x30                  	// #48
  403580:	bl	4021a0 <malloc@plt>
  403584:	mov	x19, x0
  403588:	cbz	x0, 4035c4 <ferror@plt+0xf94>
  40358c:	stp	x26, x21, [x19]
  403590:	str	x19, [x23]
  403594:	stp	xzr, xzr, [x19, #16]
  403598:	str	w20, [x19, #32]
  40359c:	stur	xzr, [x19, #36]
  4035a0:	b	403510 <ferror@plt+0xee0>
  4035a4:	mov	w0, #0x3                   	// #3
  4035a8:	mov	x3, x21
  4035ac:	mov	x2, x20
  4035b0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4035b4:	add	x1, x1, #0x80
  4035b8:	bl	40a880 <ferror@plt+0x8250>
  4035bc:	mov	w0, #0x0                   	// #0
  4035c0:	b	403538 <ferror@plt+0xf08>
  4035c4:	mov	w0, #0x3                   	// #3
  4035c8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4035cc:	add	x1, x1, #0xb0
  4035d0:	bl	40a880 <ferror@plt+0x8250>
  4035d4:	mov	w0, #0xfffffff4            	// #-12
  4035d8:	ldp	x25, x26, [sp, #64]
  4035dc:	ldp	x27, x28, [sp, #80]
  4035e0:	b	403538 <ferror@plt+0xf08>
  4035e4:	nop
  4035e8:	sub	sp, sp, #0x90
  4035ec:	stp	x29, x30, [sp, #16]
  4035f0:	add	x29, sp, #0x10
  4035f4:	stp	x23, x24, [sp, #64]
  4035f8:	adrp	x24, 433000 <ferror@plt+0x309d0>
  4035fc:	ldr	x1, [x24, #960]
  403600:	stp	x19, x20, [sp, #32]
  403604:	mov	x19, x0
  403608:	stp	x21, x22, [sp, #48]
  40360c:	stp	xzr, xzr, [sp, #120]
  403610:	cbz	x1, 403980 <ferror@plt+0x1350>
  403614:	mov	x0, x1
  403618:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40361c:	add	x1, x1, #0xc0
  403620:	bl	402370 <strcmp@plt>
  403624:	mov	w21, w0
  403628:	cbz	w0, 403a48 <ferror@plt+0x1418>
  40362c:	add	x1, sp, #0x78
  403630:	mov	x0, x19
  403634:	bl	4143b8 <ferror@plt+0x11d88>
  403638:	mov	w21, w0
  40363c:	tbnz	w0, #31, 4039b8 <ferror@plt+0x1388>
  403640:	ldr	x0, [x24, #960]
  403644:	ldr	x19, [sp, #120]
  403648:	cbz	x0, 403868 <ferror@plt+0x1238>
  40364c:	adrp	x23, 419000 <ferror@plt+0x169d0>
  403650:	add	x23, x23, #0xa8
  403654:	mov	x1, x23
  403658:	bl	402370 <strcmp@plt>
  40365c:	mov	w22, w0
  403660:	cbz	w0, 403870 <ferror@plt+0x1240>
  403664:	cbz	x19, 403844 <ferror@plt+0x1214>
  403668:	adrp	x22, 433000 <ferror@plt+0x309d0>
  40366c:	adrp	x23, 419000 <ferror@plt+0x169d0>
  403670:	add	x22, x22, #0x3c0
  403674:	add	x23, x23, #0xa8
  403678:	stp	x25, x26, [sp, #80]
  40367c:	adrp	x25, 419000 <ferror@plt+0x169d0>
  403680:	add	x25, x25, #0x120
  403684:	b	4036a4 <ferror@plt+0x1074>
  403688:	bl	402370 <strcmp@plt>
  40368c:	cbz	w0, 40380c <ferror@plt+0x11dc>
  403690:	ldr	x0, [sp, #120]
  403694:	mov	x1, x19
  403698:	bl	40da68 <ferror@plt+0xb438>
  40369c:	mov	x19, x0
  4036a0:	cbz	x0, 403748 <ferror@plt+0x1118>
  4036a4:	mov	x0, x19
  4036a8:	bl	414348 <ferror@plt+0x11d18>
  4036ac:	mov	x20, x0
  4036b0:	mov	x0, x19
  4036b4:	bl	414360 <ferror@plt+0x11d30>
  4036b8:	mov	x26, x0
  4036bc:	ldr	x3, [x22]
  4036c0:	mov	x1, x20
  4036c4:	mov	x0, x3
  4036c8:	cbnz	x3, 403688 <ferror@plt+0x1058>
  4036cc:	mov	x1, x23
  4036d0:	mov	x0, x20
  4036d4:	bl	402370 <strcmp@plt>
  4036d8:	cbz	w0, 403828 <ferror@plt+0x11f8>
  4036dc:	mov	x1, x25
  4036e0:	mov	x0, x20
  4036e4:	bl	402370 <strcmp@plt>
  4036e8:	adrp	x3, 433000 <ferror@plt+0x309d0>
  4036ec:	cbz	w0, 403828 <ferror@plt+0x11f8>
  4036f0:	str	x27, [sp, #96]
  4036f4:	mov	x0, x20
  4036f8:	ldrb	w27, [x3, #820]
  4036fc:	cbz	w27, 403a00 <ferror@plt+0x13d0>
  403700:	bl	402020 <strlen@plt>
  403704:	mov	w5, w27
  403708:	mov	x4, x26
  40370c:	mov	x1, x20
  403710:	mov	w2, #0xf                   	// #15
  403714:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  403718:	sub	w2, w2, w0
  40371c:	add	x3, x3, #0x660
  403720:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403724:	add	x0, x0, #0x170
  403728:	bl	402560 <printf@plt>
  40372c:	ldr	x0, [sp, #120]
  403730:	mov	x1, x19
  403734:	ldr	x27, [sp, #96]
  403738:	bl	40da68 <ferror@plt+0xb438>
  40373c:	mov	x19, x0
  403740:	cbnz	x0, 4036a4 <ferror@plt+0x1074>
  403744:	nop
  403748:	ldr	x0, [x24, #960]
  40374c:	ldp	x25, x26, [sp, #80]
  403750:	cbnz	x0, 403844 <ferror@plt+0x1214>
  403754:	ldr	x19, [sp, #128]
  403758:	cbz	x19, 4037e8 <ferror@plt+0x11b8>
  40375c:	adrp	x3, 433000 <ferror@plt+0x309d0>
  403760:	adrp	x22, 419000 <ferror@plt+0x169d0>
  403764:	adrp	x24, 419000 <ferror@plt+0x169d0>
  403768:	adrp	x23, 419000 <ferror@plt+0x169d0>
  40376c:	add	x20, x3, #0x334
  403770:	add	x22, x22, #0x180
  403774:	add	x24, x24, #0x188
  403778:	add	x23, x23, #0x1a0
  40377c:	b	40379c <ferror@plt+0x116c>
  403780:	ldr	w6, [x19, #40]
  403784:	str	w10, [sp]
  403788:	bl	402560 <printf@plt>
  40378c:	mov	x0, x19
  403790:	bl	4023e0 <free@plt>
  403794:	ldr	x19, [sp, #128]
  403798:	cbz	x19, 4037e8 <ferror@plt+0x11b8>
  40379c:	ldp	x8, x7, [x19, #16]
  4037a0:	mov	x1, x22
  4037a4:	ldp	x0, x3, [x19]
  4037a8:	str	x0, [sp, #128]
  4037ac:	ldr	w9, [x19, #32]
  4037b0:	ldrb	w10, [x20]
  4037b4:	mov	x0, x23
  4037b8:	mov	w2, w9
  4037bc:	mov	x5, x8
  4037c0:	cbz	x8, 403968 <ferror@plt+0x1338>
  4037c4:	ldr	w4, [x19, #36]
  4037c8:	cbnz	x7, 403780 <ferror@plt+0x1150>
  4037cc:	mov	w6, w10
  4037d0:	mov	x0, x24
  4037d4:	bl	402560 <printf@plt>
  4037d8:	mov	x0, x19
  4037dc:	bl	4023e0 <free@plt>
  4037e0:	ldr	x19, [sp, #128]
  4037e4:	cbnz	x19, 40379c <ferror@plt+0x116c>
  4037e8:	ldr	x0, [sp, #120]
  4037ec:	bl	414378 <ferror@plt+0x11d48>
  4037f0:	mov	w0, w21
  4037f4:	ldp	x29, x30, [sp, #16]
  4037f8:	ldp	x19, x20, [sp, #32]
  4037fc:	ldp	x21, x22, [sp, #48]
  403800:	ldp	x23, x24, [sp, #64]
  403804:	add	sp, sp, #0x90
  403808:	ret
  40380c:	adrp	x3, 433000 <ferror@plt+0x309d0>
  403810:	mov	x1, x26
  403814:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403818:	add	x0, x0, #0xd0
  40381c:	ldrb	w2, [x3, #820]
  403820:	bl	402560 <printf@plt>
  403824:	b	403690 <ferror@plt+0x1060>
  403828:	mov	x1, x26
  40382c:	mov	x0, x20
  403830:	add	x2, sp, #0x80
  403834:	bl	403460 <ferror@plt+0xe30>
  403838:	mov	w21, w0
  40383c:	tbz	w0, #31, 403690 <ferror@plt+0x1060>
  403840:	ldp	x25, x26, [sp, #80]
  403844:	ldr	x0, [sp, #128]
  403848:	cbz	x0, 4037e8 <ferror@plt+0x11b8>
  40384c:	nop
  403850:	ldr	x1, [x0]
  403854:	str	x1, [sp, #128]
  403858:	bl	4023e0 <free@plt>
  40385c:	ldr	x0, [sp, #128]
  403860:	cbnz	x0, 403850 <ferror@plt+0x1220>
  403864:	b	4037e8 <ferror@plt+0x11b8>
  403868:	cbnz	x19, 403668 <ferror@plt+0x1038>
  40386c:	b	403754 <ferror@plt+0x1124>
  403870:	str	xzr, [sp, #136]
  403874:	cbz	x19, 403a40 <ferror@plt+0x1410>
  403878:	mov	x20, x19
  40387c:	stp	x25, x26, [sp, #80]
  403880:	adrp	x25, 419000 <ferror@plt+0x169d0>
  403884:	add	x25, x25, #0x120
  403888:	mov	x0, x20
  40388c:	bl	414348 <ferror@plt+0x11d18>
  403890:	mov	x21, x0
  403894:	mov	x0, x20
  403898:	bl	414360 <ferror@plt+0x11d30>
  40389c:	mov	x24, x0
  4038a0:	mov	x1, x23
  4038a4:	mov	x0, x21
  4038a8:	bl	402370 <strcmp@plt>
  4038ac:	cbz	w0, 4038c0 <ferror@plt+0x1290>
  4038b0:	mov	x1, x25
  4038b4:	mov	x0, x21
  4038b8:	bl	402370 <strcmp@plt>
  4038bc:	cbnz	w0, 4038d8 <ferror@plt+0x12a8>
  4038c0:	mov	x1, x24
  4038c4:	mov	x0, x21
  4038c8:	add	x2, sp, #0x88
  4038cc:	bl	403460 <ferror@plt+0xe30>
  4038d0:	mov	w22, w0
  4038d4:	tbnz	w0, #31, 403a20 <ferror@plt+0x13f0>
  4038d8:	mov	x1, x20
  4038dc:	mov	x0, x19
  4038e0:	bl	40da68 <ferror@plt+0xb438>
  4038e4:	mov	x20, x0
  4038e8:	cbnz	x0, 403888 <ferror@plt+0x1258>
  4038ec:	ldr	x19, [sp, #136]
  4038f0:	cbz	x19, 403a3c <ferror@plt+0x140c>
  4038f4:	adrp	x3, 433000 <ferror@plt+0x309d0>
  4038f8:	adrp	x23, 419000 <ferror@plt+0x169d0>
  4038fc:	adrp	x21, 419000 <ferror@plt+0x169d0>
  403900:	add	x20, x3, #0x334
  403904:	add	x23, x23, #0x158
  403908:	add	x21, x21, #0x140
  40390c:	adrp	x24, 419000 <ferror@plt+0x169d0>
  403910:	b	40392c <ferror@plt+0x12fc>
  403914:	ldr	w5, [x19, #40]
  403918:	bl	402560 <printf@plt>
  40391c:	mov	x0, x19
  403920:	bl	4023e0 <free@plt>
  403924:	ldr	x19, [sp, #136]
  403928:	cbz	x19, 403a3c <ferror@plt+0x140c>
  40392c:	ldp	x1, x9, [x19]
  403930:	str	x1, [sp, #136]
  403934:	ldp	x8, x6, [x19, #16]
  403938:	mov	x0, x21
  40393c:	ldrb	w5, [x20]
  403940:	ldr	w1, [x19, #32]
  403944:	mov	w7, w5
  403948:	mov	x2, x9
  40394c:	mov	x4, x8
  403950:	cbz	x8, 403a84 <ferror@plt+0x1454>
  403954:	ldr	w3, [x19, #36]
  403958:	cbnz	x6, 403914 <ferror@plt+0x12e4>
  40395c:	mov	x0, x23
  403960:	bl	402560 <printf@plt>
  403964:	b	40391c <ferror@plt+0x12ec>
  403968:	ldr	w4, [x19, #40]
  40396c:	mov	w6, w10
  403970:	mov	x5, x7
  403974:	mov	x0, x24
  403978:	bl	402560 <printf@plt>
  40397c:	b	40378c <ferror@plt+0x115c>
  403980:	bl	412428 <ferror@plt+0xfdf8>
  403984:	mov	x2, x0
  403988:	adrp	x3, 433000 <ferror@plt+0x309d0>
  40398c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403990:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403994:	add	x1, x1, #0xd8
  403998:	ldrb	w3, [x3, #820]
  40399c:	add	x0, x0, #0xe8
  4039a0:	bl	402560 <printf@plt>
  4039a4:	add	x1, sp, #0x78
  4039a8:	mov	x0, x19
  4039ac:	bl	4143b8 <ferror@plt+0x11d88>
  4039b0:	mov	w21, w0
  4039b4:	tbz	w0, #31, 403640 <ferror@plt+0x1010>
  4039b8:	mov	x0, x19
  4039bc:	bl	412410 <ferror@plt+0xfde0>
  4039c0:	mov	x19, x0
  4039c4:	neg	w0, w21
  4039c8:	bl	402270 <strerror@plt>
  4039cc:	mov	x3, x0
  4039d0:	mov	x2, x19
  4039d4:	mov	w0, #0x3                   	// #3
  4039d8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4039dc:	add	x1, x1, #0xf8
  4039e0:	bl	40a880 <ferror@plt+0x8250>
  4039e4:	mov	w0, w21
  4039e8:	ldp	x29, x30, [sp, #16]
  4039ec:	ldp	x19, x20, [sp, #32]
  4039f0:	ldp	x21, x22, [sp, #48]
  4039f4:	ldp	x23, x24, [sp, #64]
  4039f8:	add	sp, sp, #0x90
  4039fc:	ret
  403a00:	mov	x2, x26
  403a04:	mov	x1, x20
  403a08:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403a0c:	mov	w3, #0x0                   	// #0
  403a10:	add	x0, x0, #0x168
  403a14:	bl	402560 <printf@plt>
  403a18:	ldr	x27, [sp, #96]
  403a1c:	b	403690 <ferror@plt+0x1060>
  403a20:	ldr	x0, [sp, #136]
  403a24:	cbz	x0, 403a3c <ferror@plt+0x140c>
  403a28:	ldr	x1, [x0]
  403a2c:	str	x1, [sp, #136]
  403a30:	bl	4023e0 <free@plt>
  403a34:	ldr	x0, [sp, #136]
  403a38:	cbnz	x0, 403a28 <ferror@plt+0x13f8>
  403a3c:	ldp	x25, x26, [sp, #80]
  403a40:	mov	w21, w22
  403a44:	b	403844 <ferror@plt+0x1214>
  403a48:	mov	x0, x19
  403a4c:	bl	412428 <ferror@plt+0xfdf8>
  403a50:	adrp	x2, 433000 <ferror@plt+0x309d0>
  403a54:	mov	x1, x0
  403a58:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403a5c:	add	x0, x0, #0xd0
  403a60:	ldrb	w2, [x2, #820]
  403a64:	bl	402560 <printf@plt>
  403a68:	mov	w0, w21
  403a6c:	ldp	x29, x30, [sp, #16]
  403a70:	ldp	x19, x20, [sp, #32]
  403a74:	ldp	x21, x22, [sp, #48]
  403a78:	ldp	x23, x24, [sp, #64]
  403a7c:	add	sp, sp, #0x90
  403a80:	ret
  403a84:	ldr	w3, [x19, #40]
  403a88:	mov	x4, x6
  403a8c:	add	x0, x24, #0x130
  403a90:	bl	402560 <printf@plt>
  403a94:	b	40391c <ferror@plt+0x12ec>
  403a98:	mov	x12, #0x1210                	// #4624
  403a9c:	sub	sp, sp, x12
  403aa0:	stp	x29, x30, [sp]
  403aa4:	mov	x29, sp
  403aa8:	stp	x19, x20, [sp, #16]
  403aac:	mov	w20, w0
  403ab0:	mov	x19, x1
  403ab4:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403ab8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403abc:	stp	x21, x22, [sp, #32]
  403ac0:	adrp	x21, 419000 <ferror@plt+0x169d0>
  403ac4:	add	x22, x0, #0x1d0
  403ac8:	add	x21, x21, #0x6e0
  403acc:	stp	x23, x24, [sp, #48]
  403ad0:	add	x23, x1, #0x1c0
  403ad4:	stp	x27, x28, [sp, #80]
  403ad8:	adrp	x27, 419000 <ferror@plt+0x169d0>
  403adc:	add	x27, x27, #0x560
  403ae0:	adrp	x24, 433000 <ferror@plt+0x309d0>
  403ae4:	stp	x25, x26, [sp, #64]
  403ae8:	mov	x25, #0x0                   	// #0
  403aec:	mov	x26, #0x0                   	// #0
  403af0:	str	xzr, [sp, #120]
  403af4:	add	x4, sp, #0x210
  403af8:	mov	x3, x27
  403afc:	mov	x2, x21
  403b00:	mov	x1, x19
  403b04:	mov	w0, w20
  403b08:	str	wzr, [sp, #528]
  403b0c:	bl	402350 <getopt_long@plt>
  403b10:	cmn	w0, #0x1
  403b14:	b.eq	403c7c <ferror@plt+0x164c>  // b.none
  403b18:	cmp	w0, #0x64
  403b1c:	b.eq	403bf4 <ferror@plt+0x15c4>  // b.none
  403b20:	b.gt	403b50 <ferror@plt+0x1520>
  403b24:	cmp	w0, #0x56
  403b28:	b.eq	403c5c <ferror@plt+0x162c>  // b.none
  403b2c:	b.gt	403bac <ferror@plt+0x157c>
  403b30:	cmp	w0, #0x3f
  403b34:	b.eq	403bc8 <ferror@plt+0x1598>  // b.none
  403b38:	cmp	w0, #0x46
  403b3c:	b.ne	403b7c <ferror@plt+0x154c>  // b.any
  403b40:	adrp	x0, 433000 <ferror@plt+0x309d0>
  403b44:	ldr	x0, [x0, #920]
  403b48:	str	x0, [x24, #960]
  403b4c:	b	403af4 <ferror@plt+0x14c4>
  403b50:	cmp	w0, #0x6c
  403b54:	b.eq	403c54 <ferror@plt+0x1624>  // b.none
  403b58:	b.le	403b90 <ferror@plt+0x1560>
  403b5c:	cmp	w0, #0x6e
  403b60:	b.eq	403c28 <ferror@plt+0x15f8>  // b.none
  403b64:	cmp	w0, #0x70
  403b68:	b.ne	403c38 <ferror@plt+0x1608>  // b.any
  403b6c:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403b70:	add	x0, x0, #0xa8
  403b74:	str	x0, [x24, #960]
  403b78:	b	403af4 <ferror@plt+0x14c4>
  403b7c:	cmp	w0, #0x30
  403b80:	b.ne	403c38 <ferror@plt+0x1608>  // b.any
  403b84:	adrp	x0, 433000 <ferror@plt+0x309d0>
  403b88:	strb	wzr, [x0, #820]
  403b8c:	b	403af4 <ferror@plt+0x14c4>
  403b90:	cmp	w0, #0x68
  403b94:	b.eq	403c0c <ferror@plt+0x15dc>  // b.none
  403b98:	cmp	w0, #0x6b
  403b9c:	b.ne	403c38 <ferror@plt+0x1608>  // b.any
  403ba0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  403ba4:	ldr	x26, [x0, #920]
  403ba8:	b	403af4 <ferror@plt+0x14c4>
  403bac:	cmp	w0, #0x61
  403bb0:	b.eq	403bfc <ferror@plt+0x15cc>  // b.none
  403bb4:	cmp	w0, #0x62
  403bb8:	b.ne	403c38 <ferror@plt+0x1608>  // b.any
  403bbc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  403bc0:	ldr	x25, [x0, #920]
  403bc4:	b	403af4 <ferror@plt+0x14c4>
  403bc8:	mov	w21, #0x1                   	// #1
  403bcc:	mov	w0, w21
  403bd0:	mov	x12, #0x1210                	// #4624
  403bd4:	ldp	x29, x30, [sp]
  403bd8:	ldp	x19, x20, [sp, #16]
  403bdc:	ldp	x21, x22, [sp, #32]
  403be0:	ldp	x23, x24, [sp, #48]
  403be4:	ldp	x25, x26, [sp, #64]
  403be8:	ldp	x27, x28, [sp, #80]
  403bec:	add	sp, sp, x12
  403bf0:	ret
  403bf4:	str	x23, [x24, #960]
  403bf8:	b	403af4 <ferror@plt+0x14c4>
  403bfc:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403c00:	add	x0, x0, #0x1b8
  403c04:	str	x0, [x24, #960]
  403c08:	b	403af4 <ferror@plt+0x14c4>
  403c0c:	adrp	x1, 433000 <ferror@plt+0x309d0>
  403c10:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403c14:	mov	w21, #0x0                   	// #0
  403c18:	add	x0, x0, #0x1d8
  403c1c:	ldr	x1, [x1, #944]
  403c20:	bl	402560 <printf@plt>
  403c24:	b	403bcc <ferror@plt+0x159c>
  403c28:	adrp	x0, 419000 <ferror@plt+0x169d0>
  403c2c:	add	x0, x0, #0xc0
  403c30:	str	x0, [x24, #960]
  403c34:	b	403af4 <ferror@plt+0x14c4>
  403c38:	mov	w2, w0
  403c3c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403c40:	mov	w0, #0x3                   	// #3
  403c44:	add	x1, x1, #0xc38
  403c48:	mov	w21, #0x1                   	// #1
  403c4c:	bl	40a880 <ferror@plt+0x8250>
  403c50:	b	403bcc <ferror@plt+0x159c>
  403c54:	str	x22, [x24, #960]
  403c58:	b	403af4 <ferror@plt+0x14c4>
  403c5c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  403c60:	add	x0, x0, #0x840
  403c64:	bl	402310 <puts@plt>
  403c68:	mov	w21, #0x0                   	// #0
  403c6c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  403c70:	add	x0, x0, #0x850
  403c74:	bl	402310 <puts@plt>
  403c78:	b	403bcc <ferror@plt+0x159c>
  403c7c:	adrp	x21, 433000 <ferror@plt+0x309d0>
  403c80:	ldr	w0, [x21, #928]
  403c84:	cmp	w0, w20
  403c88:	b.ge	403ea0 <ferror@plt+0x1870>  // b.tcont
  403c8c:	orr	x0, x26, x25
  403c90:	cbz	x0, 403cc8 <ferror@plt+0x1698>
  403c94:	cmp	x25, #0x0
  403c98:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  403c9c:	add	x0, x0, #0x660
  403ca0:	csel	x25, x0, x25, eq  // eq = none
  403ca4:	cbz	x26, 403eb8 <ferror@plt+0x1888>
  403ca8:	mov	x4, x26
  403cac:	mov	x3, x25
  403cb0:	add	x0, sp, #0x210
  403cb4:	adrp	x2, 419000 <ferror@plt+0x169d0>
  403cb8:	mov	x1, #0x1000                	// #4096
  403cbc:	add	x2, x2, #0x488
  403cc0:	bl	402150 <snprintf@plt>
  403cc4:	add	x0, sp, #0x210
  403cc8:	add	x1, sp, #0x78
  403ccc:	bl	40cb30 <ferror@plt+0xa500>
  403cd0:	mov	x25, x0
  403cd4:	cbz	x0, 403dec <ferror@plt+0x17bc>
  403cd8:	ldr	w1, [x21, #928]
  403cdc:	cmp	w20, w1
  403ce0:	b.le	403ee4 <ferror@plt+0x18b4>
  403ce4:	sxtw	x0, w1
  403ce8:	mvn	w1, w1
  403cec:	add	w20, w1, w20
  403cf0:	add	x22, x0, #0x1
  403cf4:	adrp	x27, 419000 <ferror@plt+0x169d0>
  403cf8:	add	x26, x20, x22
  403cfc:	add	x1, x27, #0x4a0
  403d00:	add	x24, sp, #0x88
  403d04:	adrp	x28, 419000 <ferror@plt+0x169d0>
  403d08:	mov	w21, #0x0                   	// #0
  403d0c:	str	x1, [sp, #96]
  403d10:	add	x1, x28, #0x4e0
  403d14:	str	x1, [sp, #104]
  403d18:	ldr	x23, [x19, x0, lsl #3]
  403d1c:	mov	x2, x24
  403d20:	mov	w0, #0x0                   	// #0
  403d24:	mov	x1, x23
  403d28:	bl	4025b0 <__xstat@plt>
  403d2c:	cbnz	w0, 403d40 <ferror@plt+0x1710>
  403d30:	ldr	w0, [sp, #152]
  403d34:	and	w0, w0, #0xf000
  403d38:	cmp	w0, #0x8, lsl #12
  403d3c:	b.eq	403e14 <ferror@plt+0x17e4>  // b.none
  403d40:	mov	x2, x24
  403d44:	mov	x1, x23
  403d48:	mov	x0, x25
  403d4c:	str	xzr, [sp, #136]
  403d50:	bl	412140 <ferror@plt+0xfb10>
  403d54:	mov	w20, w0
  403d58:	tbnz	w0, #31, 403e74 <ferror@plt+0x1844>
  403d5c:	ldr	x2, [sp, #136]
  403d60:	cbz	x2, 403eec <ferror@plt+0x18bc>
  403d64:	add	x3, sp, #0x80
  403d68:	mov	x0, x25
  403d6c:	mov	w1, #0x2                   	// #2
  403d70:	bl	412808 <ferror@plt+0x101d8>
  403d74:	mov	w20, w0
  403d78:	ldr	x0, [sp, #136]
  403d7c:	bl	411d48 <ferror@plt+0xf718>
  403d80:	tbnz	w20, #31, 403e8c <ferror@plt+0x185c>
  403d84:	ldr	x28, [sp, #128]
  403d88:	cbz	x28, 403eec <ferror@plt+0x18bc>
  403d8c:	nop
  403d90:	mov	x0, x28
  403d94:	bl	412400 <ferror@plt+0xfdd0>
  403d98:	mov	x27, x0
  403d9c:	bl	4035e8 <ferror@plt+0xfb8>
  403da0:	mov	w23, w0
  403da4:	mov	x0, x27
  403da8:	bl	4120b0 <ferror@plt+0xfa80>
  403dac:	ldr	x0, [sp, #128]
  403db0:	cmp	w23, #0x0
  403db4:	mov	x1, x28
  403db8:	csel	w20, w20, w23, ge  // ge = tcont
  403dbc:	bl	40da68 <ferror@plt+0xb438>
  403dc0:	mov	x28, x0
  403dc4:	cbnz	x0, 403d90 <ferror@plt+0x1760>
  403dc8:	ldr	x0, [sp, #128]
  403dcc:	bl	411d48 <ferror@plt+0xf718>
  403dd0:	cmp	w20, #0x0
  403dd4:	csel	w21, w21, w20, ge  // ge = tcont
  403dd8:	cmp	x22, x26
  403ddc:	mov	x0, x22
  403de0:	b.eq	403e04 <ferror@plt+0x17d4>  // b.none
  403de4:	add	x22, x22, #0x1
  403de8:	b	403d18 <ferror@plt+0x16e8>
  403dec:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403df0:	mov	w0, #0x3                   	// #3
  403df4:	add	x1, x1, #0xc78
  403df8:	mov	w21, #0x1                   	// #1
  403dfc:	bl	40a880 <ferror@plt+0x8250>
  403e00:	b	403bcc <ferror@plt+0x159c>
  403e04:	lsr	w21, w21, #31
  403e08:	mov	x0, x25
  403e0c:	bl	40d5d0 <ferror@plt+0xafa0>
  403e10:	b	403bcc <ferror@plt+0x159c>
  403e14:	mov	x0, x23
  403e18:	bl	402020 <strlen@plt>
  403e1c:	mov	x1, x0
  403e20:	mov	x0, x23
  403e24:	bl	40bf38 <ferror@plt+0x9908>
  403e28:	tst	w0, #0xff
  403e2c:	b.eq	403d40 <ferror@plt+0x1710>  // b.none
  403e30:	mov	x2, x24
  403e34:	mov	x1, x23
  403e38:	mov	x0, x25
  403e3c:	bl	4117f8 <ferror@plt+0xf1c8>
  403e40:	mov	w20, w0
  403e44:	tbnz	w0, #31, 403e60 <ferror@plt+0x1830>
  403e48:	ldr	x0, [sp, #136]
  403e4c:	bl	4035e8 <ferror@plt+0xfb8>
  403e50:	mov	w20, w0
  403e54:	ldr	x0, [sp, #136]
  403e58:	bl	4120b0 <ferror@plt+0xfa80>
  403e5c:	b	403dd0 <ferror@plt+0x17a0>
  403e60:	ldr	x1, [sp, #96]
  403e64:	mov	x2, x23
  403e68:	mov	w0, #0x3                   	// #3
  403e6c:	bl	40a880 <ferror@plt+0x8250>
  403e70:	b	403dd0 <ferror@plt+0x17a0>
  403e74:	mov	x2, x23
  403e78:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403e7c:	mov	w0, #0x3                   	// #3
  403e80:	add	x1, x1, #0x4c0
  403e84:	bl	40a880 <ferror@plt+0x8250>
  403e88:	b	403dd0 <ferror@plt+0x17a0>
  403e8c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403e90:	mov	w0, #0x3                   	// #3
  403e94:	add	x1, x1, #0x4f8
  403e98:	bl	40a880 <ferror@plt+0x8250>
  403e9c:	b	403dd0 <ferror@plt+0x17a0>
  403ea0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403ea4:	mov	w0, #0x3                   	// #3
  403ea8:	add	x1, x1, #0x450
  403eac:	mov	w21, #0x1                   	// #1
  403eb0:	bl	40a880 <ferror@plt+0x8250>
  403eb4:	b	403bcc <ferror@plt+0x159c>
  403eb8:	add	x24, sp, #0x88
  403ebc:	mov	x0, x24
  403ec0:	add	x26, x24, #0x82
  403ec4:	bl	402590 <uname@plt>
  403ec8:	tbz	w0, #31, 403ca8 <ferror@plt+0x1678>
  403ecc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403ed0:	mov	w0, #0x3                   	// #3
  403ed4:	add	x1, x1, #0x470
  403ed8:	mov	w21, #0x1                   	// #1
  403edc:	bl	40a880 <ferror@plt+0x8250>
  403ee0:	b	403bcc <ferror@plt+0x159c>
  403ee4:	mov	w21, #0x0                   	// #0
  403ee8:	b	403e08 <ferror@plt+0x17d8>
  403eec:	ldr	x1, [sp, #104]
  403ef0:	mov	x2, x23
  403ef4:	mov	w0, #0x3                   	// #3
  403ef8:	mov	w21, #0xfffffffe            	// #-2
  403efc:	bl	40a880 <ferror@plt+0x8250>
  403f00:	b	403dd8 <ferror@plt+0x17a8>
  403f04:	nop
  403f08:	stp	x29, x30, [sp, #-48]!
  403f0c:	mov	x29, sp
  403f10:	stp	x19, x20, [sp, #16]
  403f14:	adrp	x19, 419000 <ferror@plt+0x169d0>
  403f18:	add	x19, x19, #0x888
  403f1c:	mov	x20, x0
  403f20:	mov	x0, x19
  403f24:	bl	4025a0 <getenv@plt>
  403f28:	cbz	x0, 403fa4 <ferror@plt+0x1974>
  403f2c:	mov	x2, x0
  403f30:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403f34:	mov	x3, x20
  403f38:	add	x0, sp, #0x28
  403f3c:	add	x1, x1, #0x8a0
  403f40:	bl	402120 <asprintf@plt>
  403f44:	tbnz	w0, #31, 403f70 <ferror@plt+0x1940>
  403f48:	ldr	x1, [sp, #40]
  403f4c:	mov	x0, x19
  403f50:	mov	w2, #0x1                   	// #1
  403f54:	bl	402090 <setenv@plt>
  403f58:	tbnz	w0, #31, 403f8c <ferror@plt+0x195c>
  403f5c:	ldr	x0, [sp, #40]
  403f60:	bl	4023e0 <free@plt>
  403f64:	ldp	x19, x20, [sp, #16]
  403f68:	ldp	x29, x30, [sp], #48
  403f6c:	ret
  403f70:	mov	w0, #0x3                   	// #3
  403f74:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403f78:	add	x1, x1, #0x8a8
  403f7c:	bl	40a880 <ferror@plt+0x8250>
  403f80:	ldp	x19, x20, [sp, #16]
  403f84:	ldp	x29, x30, [sp], #48
  403f88:	ret
  403f8c:	ldr	x2, [sp, #40]
  403f90:	adrp	x1, 419000 <ferror@plt+0x169d0>
  403f94:	mov	w0, #0x3                   	// #3
  403f98:	add	x1, x1, #0x8d8
  403f9c:	bl	40a880 <ferror@plt+0x8250>
  403fa0:	b	403f5c <ferror@plt+0x192c>
  403fa4:	mov	x1, x20
  403fa8:	mov	x0, x19
  403fac:	mov	w2, #0x1                   	// #1
  403fb0:	bl	402090 <setenv@plt>
  403fb4:	ldp	x19, x20, [sp, #16]
  403fb8:	ldp	x29, x30, [sp], #48
  403fbc:	ret
  403fc0:	stp	x29, x30, [sp, #-288]!
  403fc4:	adrp	x8, 433000 <ferror@plt+0x309d0>
  403fc8:	mov	x29, sp
  403fcc:	ldr	w9, [x8, #968]
  403fd0:	mov	x8, x0
  403fd4:	str	q0, [sp, #96]
  403fd8:	str	q1, [sp, #112]
  403fdc:	str	q2, [sp, #128]
  403fe0:	str	q3, [sp, #144]
  403fe4:	str	q4, [sp, #160]
  403fe8:	str	q5, [sp, #176]
  403fec:	str	q6, [sp, #192]
  403ff0:	str	q7, [sp, #208]
  403ff4:	stp	x1, x2, [sp, #232]
  403ff8:	stp	x3, x4, [sp, #248]
  403ffc:	stp	x5, x6, [sp, #264]
  404000:	str	x7, [sp, #280]
  404004:	cbnz	w9, 404018 <ferror@plt+0x19e8>
  404008:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40400c:	ldr	w0, [x0, #828]
  404010:	cmp	w0, #0x4
  404014:	b.le	404068 <ferror@plt+0x1a38>
  404018:	add	x1, sp, #0x120
  40401c:	stp	x1, x1, [sp, #64]
  404020:	mov	w3, #0xffffff80            	// #-128
  404024:	add	x2, sp, #0xe0
  404028:	mov	w4, #0xffffffc8            	// #-56
  40402c:	str	x2, [sp, #80]
  404030:	mov	x1, x8
  404034:	stp	w4, w3, [sp, #88]
  404038:	add	x2, sp, #0x20
  40403c:	ldp	x4, x5, [sp, #64]
  404040:	str	x19, [sp, #16]
  404044:	adrp	x19, 433000 <ferror@plt+0x309d0>
  404048:	stp	x4, x5, [sp, #32]
  40404c:	ldp	x4, x5, [sp, #80]
  404050:	stp	x4, x5, [sp, #48]
  404054:	ldr	x0, [x19, #936]
  404058:	bl	402540 <vfprintf@plt>
  40405c:	ldr	x0, [x19, #936]
  404060:	bl	402470 <fflush@plt>
  404064:	ldr	x19, [sp, #16]
  404068:	ldp	x29, x30, [sp], #288
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-48]!
  404074:	mov	x29, sp
  404078:	stp	x19, x20, [sp, #16]
  40407c:	mov	x19, x0
  404080:	stp	x21, x22, [sp, #32]
  404084:	bl	412410 <ferror@plt+0xfde0>
  404088:	mov	x20, x0
  40408c:	mov	x0, x19
  404090:	bl	412410 <ferror@plt+0xfde0>
  404094:	mov	x1, x0
  404098:	adrp	x0, 419000 <ferror@plt+0x169d0>
  40409c:	add	x0, x0, #0x908
  4040a0:	bl	403fc0 <ferror@plt+0x1990>
  4040a4:	adrp	x1, 433000 <ferror@plt+0x309d0>
  4040a8:	mov	w22, #0x0                   	// #0
  4040ac:	ldr	w1, [x1, #972]
  4040b0:	cbnz	w1, 40412c <ferror@plt+0x1afc>
  4040b4:	adrp	x1, 433000 <ferror@plt+0x309d0>
  4040b8:	mov	x0, x19
  4040bc:	ldr	w1, [x1, #980]
  4040c0:	cmp	w1, #0x0
  4040c4:	cset	w1, ne  // ne = any
  4040c8:	lsl	w1, w1, #9
  4040cc:	bl	4124a8 <ferror@plt+0xfe78>
  4040d0:	mov	w22, w0
  4040d4:	cmn	w0, #0x11
  4040d8:	b.eq	404140 <ferror@plt+0x1b10>  // b.none
  4040dc:	mov	x0, x19
  4040e0:	bl	4122e0 <ferror@plt+0xfcb0>
  4040e4:	mov	x21, x0
  4040e8:	cbz	x0, 40412c <ferror@plt+0x1afc>
  4040ec:	mov	x19, x0
  4040f0:	mov	x0, x19
  4040f4:	bl	412400 <ferror@plt+0xfdd0>
  4040f8:	mov	x20, x0
  4040fc:	bl	413fd0 <ferror@plt+0x119a0>
  404100:	mov	w1, w0
  404104:	mov	x0, x20
  404108:	cbz	w1, 404164 <ferror@plt+0x1b34>
  40410c:	bl	4120b0 <ferror@plt+0xfa80>
  404110:	mov	x1, x19
  404114:	mov	x0, x21
  404118:	bl	40da68 <ferror@plt+0xb438>
  40411c:	mov	x19, x0
  404120:	cbnz	x0, 4040f0 <ferror@plt+0x1ac0>
  404124:	mov	x0, x21
  404128:	bl	411d48 <ferror@plt+0xf718>
  40412c:	mov	w0, w22
  404130:	ldp	x19, x20, [sp, #16]
  404134:	ldp	x21, x22, [sp, #32]
  404138:	ldp	x29, x30, [sp], #48
  40413c:	ret
  404140:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404144:	ldr	w0, [x0, #976]
  404148:	cbnz	w0, 404170 <ferror@plt+0x1b40>
  40414c:	mov	x0, x19
  404150:	mov	w22, #0x0                   	// #0
  404154:	bl	4122e0 <ferror@plt+0xfcb0>
  404158:	mov	x21, x0
  40415c:	cbnz	x0, 4040ec <ferror@plt+0x1abc>
  404160:	b	40412c <ferror@plt+0x1afc>
  404164:	bl	404070 <ferror@plt+0x1a40>
  404168:	mov	x0, x20
  40416c:	b	40410c <ferror@plt+0x1adc>
  404170:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404174:	mov	x2, x20
  404178:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40417c:	add	x1, x1, #0x918
  404180:	ldr	w0, [x0, #824]
  404184:	bl	40a880 <ferror@plt+0x8250>
  404188:	b	4040dc <ferror@plt+0x1aac>
  40418c:	nop
  404190:	stp	x29, x30, [sp, #-112]!
  404194:	mov	x29, sp
  404198:	stp	x19, x20, [sp, #16]
  40419c:	mov	x20, x0
  4041a0:	stp	x21, x22, [sp, #32]
  4041a4:	mov	x21, x1
  4041a8:	stp	x23, x24, [sp, #48]
  4041ac:	mov	x24, x2
  4041b0:	add	x2, sp, #0x68
  4041b4:	stp	x27, x28, [sp, #80]
  4041b8:	str	xzr, [sp, #104]
  4041bc:	bl	412140 <ferror@plt+0xfb10>
  4041c0:	ldr	x19, [sp, #104]
  4041c4:	cmp	w0, #0x0
  4041c8:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  4041cc:	b.eq	4044b4 <ferror@plt+0x1e84>  // b.none
  4041d0:	adrp	x1, 433000 <ferror@plt+0x309d0>
  4041d4:	adrp	x2, 433000 <ferror@plt+0x309d0>
  4041d8:	mov	w27, w0
  4041dc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4041e0:	ldr	w1, [x1, #980]
  4041e4:	ldr	w2, [x2, #1000]
  4041e8:	stp	x25, x26, [sp, #64]
  4041ec:	ldr	w0, [x0, #1004]
  4041f0:	orr	w2, w1, w2
  4041f4:	cbz	w2, 404388 <ferror@plt+0x1d58>
  4041f8:	orr	w0, w1, w0
  4041fc:	cmp	w0, #0x0
  404200:	cset	w0, ne  // ne = any
  404204:	add	w0, w0, #0x2
  404208:	adrp	x2, 433000 <ferror@plt+0x309d0>
  40420c:	adrp	x4, 433000 <ferror@plt+0x309d0>
  404210:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404214:	orr	w3, w0, #0x4
  404218:	ldr	w5, [x2, #984]
  40421c:	adrp	x2, 433000 <ferror@plt+0x309d0>
  404220:	ldr	w4, [x4, #988]
  404224:	cmp	w5, #0x0
  404228:	ldr	w1, [x1, #968]
  40422c:	csel	w0, w3, w0, ne  // ne = any
  404230:	ldr	w2, [x2, #972]
  404234:	cmp	w4, #0x0
  404238:	orr	w3, w0, #0x8
  40423c:	csel	w0, w3, w0, ne  // ne = any
  404240:	cmp	w2, #0x0
  404244:	orr	w2, w0, #0x10
  404248:	csel	w0, w2, w0, ne  // ne = any
  40424c:	cbnz	w1, 40437c <ferror@plt+0x1d4c>
  404250:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404254:	adrp	x23, 404000 <ferror@plt+0x19d0>
  404258:	add	x23, x23, #0x4f8
  40425c:	ldr	w1, [x1, #828]
  404260:	cmp	w1, #0x4
  404264:	csel	x23, x23, xzr, gt
  404268:	adrp	x2, 433000 <ferror@plt+0x309d0>
  40426c:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404270:	orr	w21, w0, #0x40000
  404274:	orr	w0, w0, #0x60000
  404278:	ldr	w2, [x2, #1008]
  40427c:	adrp	x22, 433000 <ferror@plt+0x309d0>
  404280:	ldr	w1, [x1, #976]
  404284:	adrp	x26, 419000 <ferror@plt+0x169d0>
  404288:	cmp	w2, #0x0
  40428c:	adrp	x25, 419000 <ferror@plt+0x169d0>
  404290:	csel	w21, w0, w21, ne  // ne = any
  404294:	cmp	w1, #0x0
  404298:	orr	w0, w21, #0x20
  40429c:	add	x22, x22, #0x3e0
  4042a0:	add	x26, x26, #0x970
  4042a4:	csel	w21, w0, w21, ne  // ne = any
  4042a8:	add	x25, x25, #0x9a8
  4042ac:	mov	x0, x19
  4042b0:	bl	412400 <ferror@plt+0xfdd0>
  4042b4:	ldr	w1, [x22]
  4042b8:	mov	x20, x0
  4042bc:	cbz	w1, 4043e0 <ferror@plt+0x1db0>
  4042c0:	bl	412410 <ferror@plt+0xfde0>
  4042c4:	bl	402310 <puts@plt>
  4042c8:	tbnz	w27, #31, 404394 <ferror@plt+0x1d64>
  4042cc:	mov	x0, x20
  4042d0:	bl	4120b0 <ferror@plt+0xfa80>
  4042d4:	ldr	x0, [sp, #104]
  4042d8:	mov	x1, x19
  4042dc:	bl	40da68 <ferror@plt+0xb438>
  4042e0:	mov	x19, x0
  4042e4:	cbz	x0, 404350 <ferror@plt+0x1d20>
  4042e8:	bl	412400 <ferror@plt+0xfdd0>
  4042ec:	mov	x20, x0
  4042f0:	ldr	w1, [x22]
  4042f4:	cbz	w1, 4043e0 <ferror@plt+0x1db0>
  4042f8:	bl	412410 <ferror@plt+0xfde0>
  4042fc:	bl	402310 <puts@plt>
  404300:	mov	x0, x20
  404304:	bl	4120b0 <ferror@plt+0xfa80>
  404308:	ldr	x0, [sp, #104]
  40430c:	mov	x1, x19
  404310:	bl	40da68 <ferror@plt+0xb438>
  404314:	mov	x19, x0
  404318:	cbz	x0, 404350 <ferror@plt+0x1d20>
  40431c:	bl	412400 <ferror@plt+0xfdd0>
  404320:	mov	x20, x0
  404324:	ldr	w1, [x22]
  404328:	cbz	w1, 4043e0 <ferror@plt+0x1db0>
  40432c:	bl	412410 <ferror@plt+0xfde0>
  404330:	bl	402310 <puts@plt>
  404334:	mov	x0, x20
  404338:	bl	4120b0 <ferror@plt+0xfa80>
  40433c:	ldr	x0, [sp, #104]
  404340:	mov	x1, x19
  404344:	bl	40da68 <ferror@plt+0xb438>
  404348:	mov	x19, x0
  40434c:	cbnz	x0, 4042e8 <ferror@plt+0x1cb8>
  404350:	mov	w27, #0x0                   	// #0
  404354:	ldr	x0, [sp, #104]
  404358:	bl	411d48 <ferror@plt+0xf718>
  40435c:	ldp	x25, x26, [sp, #64]
  404360:	mov	w0, w27
  404364:	ldp	x19, x20, [sp, #16]
  404368:	ldp	x21, x22, [sp, #32]
  40436c:	ldp	x23, x24, [sp, #48]
  404370:	ldp	x27, x28, [sp, #80]
  404374:	ldp	x29, x30, [sp], #112
  404378:	ret
  40437c:	adrp	x23, 404000 <ferror@plt+0x19d0>
  404380:	add	x23, x23, #0x4f8
  404384:	b	404268 <ferror@plt+0x1c38>
  404388:	cmp	w0, #0x0
  40438c:	csinc	w0, w0, wzr, eq  // eq = none
  404390:	b	404208 <ferror@plt+0x1bd8>
  404394:	cmn	w27, #0x11
  404398:	b.ne	404404 <ferror@plt+0x1dd4>  // b.any
  40439c:	mov	x0, x20
  4043a0:	bl	412410 <ferror@plt+0xfde0>
  4043a4:	mov	x1, x26
  4043a8:	mov	x2, x0
  4043ac:	mov	w0, #0x3                   	// #3
  4043b0:	bl	40a880 <ferror@plt+0x8250>
  4043b4:	mov	x0, x20
  4043b8:	bl	4120b0 <ferror@plt+0xfa80>
  4043bc:	ldr	x0, [sp, #104]
  4043c0:	mov	x1, x19
  4043c4:	bl	40da68 <ferror@plt+0xb438>
  4043c8:	mov	x19, x0
  4043cc:	cbz	x0, 404354 <ferror@plt+0x1d24>
  4043d0:	bl	412400 <ferror@plt+0xfdd0>
  4043d4:	mov	x20, x0
  4043d8:	ldr	w1, [x22]
  4043dc:	cbnz	w1, 4044a8 <ferror@plt+0x1e78>
  4043e0:	mov	x5, x23
  4043e4:	mov	x2, x24
  4043e8:	mov	w1, w21
  4043ec:	mov	x0, x20
  4043f0:	mov	x4, #0x0                   	// #0
  4043f4:	mov	x3, #0x0                   	// #0
  4043f8:	bl	413438 <ferror@plt+0x10e08>
  4043fc:	mov	w27, w0
  404400:	b	4042c8 <ferror@plt+0x1c98>
  404404:	cmn	w27, #0x2
  404408:	b.ne	40445c <ferror@plt+0x1e2c>  // b.any
  40440c:	mov	x0, x20
  404410:	bl	412410 <ferror@plt+0xfde0>
  404414:	mov	x1, x25
  404418:	mov	x2, x0
  40441c:	mov	w0, #0x3                   	// #3
  404420:	bl	40a880 <ferror@plt+0x8250>
  404424:	mov	x0, x20
  404428:	bl	4120b0 <ferror@plt+0xfa80>
  40442c:	ldr	x0, [sp, #104]
  404430:	mov	x1, x19
  404434:	bl	40da68 <ferror@plt+0xb438>
  404438:	mov	x19, x0
  40443c:	cbz	x0, 404354 <ferror@plt+0x1d24>
  404440:	bl	412400 <ferror@plt+0xfdd0>
  404444:	mov	x20, x0
  404448:	ldr	w1, [x22]
  40444c:	cbz	w1, 4043e0 <ferror@plt+0x1db0>
  404450:	bl	412410 <ferror@plt+0xfde0>
  404454:	bl	402310 <puts@plt>
  404458:	b	40440c <ferror@plt+0x1ddc>
  40445c:	mov	x0, x20
  404460:	bl	412410 <ferror@plt+0xfde0>
  404464:	mov	x28, x0
  404468:	neg	w0, w27
  40446c:	bl	402270 <strerror@plt>
  404470:	mov	x3, x0
  404474:	mov	x2, x28
  404478:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40447c:	add	x1, x1, #0xa00
  404480:	mov	w0, #0x3                   	// #3
  404484:	bl	40a880 <ferror@plt+0x8250>
  404488:	mov	x0, x20
  40448c:	bl	4120b0 <ferror@plt+0xfa80>
  404490:	ldr	x0, [sp, #104]
  404494:	mov	x1, x19
  404498:	bl	40da68 <ferror@plt+0xb438>
  40449c:	mov	x19, x0
  4044a0:	cbnz	x0, 4042ac <ferror@plt+0x1c7c>
  4044a4:	b	404354 <ferror@plt+0x1d24>
  4044a8:	bl	412410 <ferror@plt+0xfde0>
  4044ac:	bl	402310 <puts@plt>
  4044b0:	b	40439c <ferror@plt+0x1d6c>
  4044b4:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4044b8:	ldr	w19, [x0, #824]
  4044bc:	cbz	x20, 4044e8 <ferror@plt+0x1eb8>
  4044c0:	mov	x0, x20
  4044c4:	bl	40c8d8 <ferror@plt+0xa2a8>
  4044c8:	mov	x3, x0
  4044cc:	mov	x2, x21
  4044d0:	mov	w0, w19
  4044d4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4044d8:	mov	w27, #0xfffffffe            	// #-2
  4044dc:	add	x1, x1, #0x948
  4044e0:	bl	40a880 <ferror@plt+0x8250>
  4044e4:	b	404360 <ferror@plt+0x1d30>
  4044e8:	adrp	x3, 419000 <ferror@plt+0x169d0>
  4044ec:	add	x3, x3, #0x938
  4044f0:	b	4044cc <ferror@plt+0x1e9c>
  4044f4:	nop
  4044f8:	stp	x29, x30, [sp, #-32]!
  4044fc:	tst	w1, #0xff
  404500:	mov	x29, sp
  404504:	stp	x19, x20, [sp, #16]
  404508:	mov	x19, x2
  40450c:	b.ne	404540 <ferror@plt+0x1f10>  // b.any
  404510:	mov	x20, x0
  404514:	bl	412428 <ferror@plt+0xfdf8>
  404518:	cbz	x0, 404560 <ferror@plt+0x1f30>
  40451c:	mov	x0, x20
  404520:	bl	412428 <ferror@plt+0xfdf8>
  404524:	mov	x2, x19
  404528:	mov	x1, x0
  40452c:	ldp	x19, x20, [sp, #16]
  404530:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404534:	ldp	x29, x30, [sp], #32
  404538:	add	x0, x0, #0xa40
  40453c:	b	402560 <printf@plt>
  404540:	bl	412b00 <ferror@plt+0x104d0>
  404544:	mov	x1, x0
  404548:	mov	x2, x19
  40454c:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404550:	ldp	x19, x20, [sp, #16]
  404554:	add	x0, x0, #0xa20
  404558:	ldp	x29, x30, [sp], #32
  40455c:	b	402560 <printf@plt>
  404560:	mov	x0, x20
  404564:	bl	4133b8 <ferror@plt+0x10d88>
  404568:	cbz	w0, 404578 <ferror@plt+0x1f48>
  40456c:	ldp	x19, x20, [sp, #16]
  404570:	ldp	x29, x30, [sp], #32
  404574:	ret
  404578:	mov	x0, x20
  40457c:	bl	412410 <ferror@plt+0xfde0>
  404580:	ldp	x19, x20, [sp, #16]
  404584:	mov	x1, x0
  404588:	ldp	x29, x30, [sp], #32
  40458c:	adrp	x2, 419000 <ferror@plt+0x169d0>
  404590:	add	x0, x2, #0xa30
  404594:	b	402560 <printf@plt>
  404598:	stp	x29, x30, [sp, #-112]!
  40459c:	mov	x29, sp
  4045a0:	stp	x19, x20, [sp, #16]
  4045a4:	stp	x21, x22, [sp, #32]
  4045a8:	mov	x21, x0
  4045ac:	stp	x23, x24, [sp, #48]
  4045b0:	and	w24, w1, #0xff
  4045b4:	bl	412410 <ferror@plt+0xfde0>
  4045b8:	adrp	x1, 433000 <ferror@plt+0x309d0>
  4045bc:	mov	x22, x0
  4045c0:	stp	xzr, xzr, [sp, #96]
  4045c4:	ldr	w0, [x1, #984]
  4045c8:	cbz	w0, 4047e8 <ferror@plt+0x21b8>
  4045cc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4045d0:	ldr	w0, [x0, #988]
  4045d4:	cbz	w0, 4047b4 <ferror@plt+0x2184>
  4045d8:	mov	x23, #0x0                   	// #0
  4045dc:	stp	x25, x26, [sp, #64]
  4045e0:	ldr	x25, [sp, #104]
  4045e4:	mov	x0, x25
  4045e8:	bl	40db10 <ferror@plt+0xb4e0>
  4045ec:	mov	x19, x0
  4045f0:	cbz	x0, 404628 <ferror@plt+0x1ff8>
  4045f4:	nop
  4045f8:	mov	x0, x19
  4045fc:	bl	412400 <ferror@plt+0xfdd0>
  404600:	mov	w1, #0x0                   	// #0
  404604:	mov	x20, x0
  404608:	bl	404598 <ferror@plt+0x1f68>
  40460c:	mov	x0, x20
  404610:	bl	4120b0 <ferror@plt+0xfa80>
  404614:	mov	x1, x19
  404618:	mov	x0, x25
  40461c:	bl	40da48 <ferror@plt+0xb418>
  404620:	mov	x19, x0
  404624:	cbnz	x0, 4045f8 <ferror@plt+0x1fc8>
  404628:	cbz	w24, 404638 <ferror@plt+0x2008>
  40462c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404630:	ldr	w0, [x0, #996]
  404634:	cbnz	w0, 404888 <ferror@plt+0x2258>
  404638:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40463c:	ldr	w0, [x0, #988]
  404640:	cbz	w0, 40478c <ferror@plt+0x215c>
  404644:	cbz	x23, 4047a0 <ferror@plt+0x2170>
  404648:	mov	x0, x21
  40464c:	bl	412410 <ferror@plt+0xfde0>
  404650:	mov	x24, x0
  404654:	mov	x0, x23
  404658:	bl	402250 <strdup@plt>
  40465c:	mov	x20, x0
  404660:	cbz	x0, 40499c <ferror@plt+0x236c>
  404664:	adrp	x25, 419000 <ferror@plt+0x169d0>
  404668:	add	x25, x25, #0xa90
  40466c:	str	x27, [sp, #80]
  404670:	bl	402020 <strlen@plt>
  404674:	mov	x21, x0
  404678:	b	4046b8 <ferror@plt+0x2088>
  40467c:	bl	4021a0 <malloc@plt>
  404680:	sub	x27, x23, x22
  404684:	mov	x19, x0
  404688:	mov	x1, x20
  40468c:	mov	x2, x22
  404690:	cbz	x0, 404984 <ferror@plt+0x2354>
  404694:	bl	401fe0 <memcpy@plt>
  404698:	mov	x2, x27
  40469c:	mov	x1, x26
  4046a0:	add	x0, x19, x22
  4046a4:	bl	401fe0 <memcpy@plt>
  4046a8:	strb	wzr, [x19, x23]
  4046ac:	mov	x0, x20
  4046b0:	mov	x20, x19
  4046b4:	bl	4023e0 <free@plt>
  4046b8:	mov	x1, x25
  4046bc:	mov	x0, x20
  4046c0:	sub	x23, x21, #0xd
  4046c4:	bl	4024e0 <strstr@plt>
  4046c8:	mov	x1, x0
  4046cc:	sub	x0, x21, #0xc
  4046d0:	sub	x22, x1, x20
  4046d4:	mov	x21, x23
  4046d8:	add	x26, x1, #0xd
  4046dc:	cbnz	x1, 40467c <ferror@plt+0x204c>
  4046e0:	adrp	x21, 419000 <ferror@plt+0x169d0>
  4046e4:	add	x21, x21, #0x720
  4046e8:	mov	x1, x21
  4046ec:	mov	x2, x20
  4046f0:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  4046f4:	add	x0, x0, #0xb8
  4046f8:	bl	403fc0 <ferror@plt+0x1990>
  4046fc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404700:	ldr	w0, [x0, #972]
  404704:	cbz	w0, 404818 <ferror@plt+0x21e8>
  404708:	mov	x0, x20
  40470c:	bl	4023e0 <free@plt>
  404710:	ldr	x27, [sp, #80]
  404714:	mov	w19, #0x0                   	// #0
  404718:	ldr	x22, [sp, #96]
  40471c:	mov	x0, x22
  404720:	bl	40db10 <ferror@plt+0xb4e0>
  404724:	mov	x20, x0
  404728:	cbz	x0, 404760 <ferror@plt+0x2130>
  40472c:	nop
  404730:	mov	x0, x20
  404734:	bl	412400 <ferror@plt+0xfdd0>
  404738:	mov	w1, #0x0                   	// #0
  40473c:	mov	x21, x0
  404740:	bl	404598 <ferror@plt+0x1f68>
  404744:	mov	x0, x21
  404748:	bl	4120b0 <ferror@plt+0xfa80>
  40474c:	mov	x1, x20
  404750:	mov	x0, x22
  404754:	bl	40da48 <ferror@plt+0xb418>
  404758:	mov	x20, x0
  40475c:	cbnz	x0, 404730 <ferror@plt+0x2100>
  404760:	ldp	x25, x26, [sp, #64]
  404764:	ldr	x0, [sp, #96]
  404768:	bl	411d48 <ferror@plt+0xf718>
  40476c:	ldr	x0, [sp, #104]
  404770:	bl	411d48 <ferror@plt+0xf718>
  404774:	mov	w0, w19
  404778:	ldp	x19, x20, [sp, #16]
  40477c:	ldp	x21, x22, [sp, #32]
  404780:	ldp	x23, x24, [sp, #48]
  404784:	ldp	x29, x30, [sp], #112
  404788:	ret
  40478c:	cbnz	x23, 404648 <ferror@plt+0x2018>
  404790:	mov	x0, x21
  404794:	bl	413fd0 <ferror@plt+0x119a0>
  404798:	cmp	w0, #0x0
  40479c:	b.gt	404960 <ferror@plt+0x2330>
  4047a0:	mov	x0, x21
  4047a4:	bl	404070 <ferror@plt+0x1a40>
  4047a8:	mov	w19, w0
  4047ac:	tbnz	w19, #31, 404760 <ferror@plt+0x2130>
  4047b0:	b	404718 <ferror@plt+0x20e8>
  4047b4:	mov	x0, x21
  4047b8:	bl	4133b8 <ferror@plt+0x10d88>
  4047bc:	cmp	w0, #0x0
  4047c0:	b.lt	4048e0 <ferror@plt+0x22b0>  // b.tstop
  4047c4:	b.ne	4045d8 <ferror@plt+0x1fa8>  // b.any
  4047c8:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4047cc:	mov	x2, x22
  4047d0:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4047d4:	mov	w19, #0xfffffffe            	// #-2
  4047d8:	ldr	w0, [x0, #824]
  4047dc:	add	x1, x1, #0xcb0
  4047e0:	bl	40a880 <ferror@plt+0x8250>
  4047e4:	b	404764 <ferror@plt+0x2134>
  4047e8:	add	x2, sp, #0x68
  4047ec:	add	x1, sp, #0x60
  4047f0:	mov	x0, x21
  4047f4:	bl	412bc0 <ferror@plt+0x10590>
  4047f8:	mov	w19, w0
  4047fc:	tbnz	w0, #31, 40490c <ferror@plt+0x22dc>
  404800:	mov	x0, x21
  404804:	bl	413090 <ferror@plt+0x10a60>
  404808:	mov	x23, x0
  40480c:	cbz	x0, 4045cc <ferror@plt+0x1f9c>
  404810:	stp	x25, x26, [sp, #64]
  404814:	b	4045e0 <ferror@plt+0x1fb0>
  404818:	mov	x1, x24
  40481c:	mov	w2, #0x1                   	// #1
  404820:	adrp	x22, 419000 <ferror@plt+0x169d0>
  404824:	add	x22, x22, #0xaa0
  404828:	mov	x0, x22
  40482c:	bl	402090 <setenv@plt>
  404830:	mov	x0, x20
  404834:	bl	402240 <system@plt>
  404838:	mov	w19, w0
  40483c:	mov	x0, x22
  404840:	bl	4024a0 <unsetenv@plt>
  404844:	cmn	w19, #0x1
  404848:	b.eq	404930 <ferror@plt+0x2300>  // b.none
  40484c:	ubfx	x0, x19, #8, #8
  404850:	cbz	w0, 404874 <ferror@plt+0x2244>
  404854:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404858:	neg	w19, w0
  40485c:	mov	x3, x24
  404860:	mov	x2, x21
  404864:	ldr	w0, [x1, #824]
  404868:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40486c:	add	x1, x1, #0xab0
  404870:	bl	40a880 <ferror@plt+0x8250>
  404874:	mov	x0, x20
  404878:	bl	4023e0 <free@plt>
  40487c:	ldr	x27, [sp, #80]
  404880:	tbnz	w19, #31, 404760 <ferror@plt+0x2130>
  404884:	b	404718 <ferror@plt+0x20e8>
  404888:	mov	x0, x21
  40488c:	bl	4122e0 <ferror@plt+0xfcb0>
  404890:	mov	x25, x0
  404894:	bl	40db10 <ferror@plt+0xb4e0>
  404898:	mov	x20, x0
  40489c:	cbnz	x0, 4048b0 <ferror@plt+0x2280>
  4048a0:	b	404638 <ferror@plt+0x2008>
  4048a4:	bl	40da48 <ferror@plt+0xb418>
  4048a8:	mov	x20, x0
  4048ac:	cbz	x0, 404638 <ferror@plt+0x2008>
  4048b0:	mov	x0, x20
  4048b4:	bl	412400 <ferror@plt+0xfdd0>
  4048b8:	mov	w1, #0x0                   	// #0
  4048bc:	mov	x24, x0
  4048c0:	bl	404598 <ferror@plt+0x1f68>
  4048c4:	mov	w19, w0
  4048c8:	mov	x0, x24
  4048cc:	bl	4120b0 <ferror@plt+0xfa80>
  4048d0:	mov	x1, x20
  4048d4:	mov	x0, x25
  4048d8:	tbz	w19, #31, 4048a4 <ferror@plt+0x2274>
  4048dc:	b	404760 <ferror@plt+0x2130>
  4048e0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4048e4:	ldr	w19, [x0, #976]
  4048e8:	cbz	w19, 404764 <ferror@plt+0x2134>
  4048ec:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4048f0:	mov	x2, x22
  4048f4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4048f8:	mov	w19, #0xfffffffe            	// #-2
  4048fc:	ldr	w0, [x0, #824]
  404900:	add	x1, x1, #0x918
  404904:	bl	40a880 <ferror@plt+0x8250>
  404908:	b	404764 <ferror@plt+0x2134>
  40490c:	neg	w0, w0
  404910:	bl	402270 <strerror@plt>
  404914:	mov	x2, x22
  404918:	mov	x3, x0
  40491c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  404920:	mov	w0, #0x4                   	// #4
  404924:	add	x1, x1, #0xa50
  404928:	bl	40a880 <ferror@plt+0x8250>
  40492c:	b	404774 <ferror@plt+0x2144>
  404930:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404934:	mov	x3, x24
  404938:	mov	x2, x21
  40493c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  404940:	ldr	w0, [x0, #824]
  404944:	add	x1, x1, #0xab0
  404948:	bl	40a880 <ferror@plt+0x8250>
  40494c:	mov	x0, x20
  404950:	bl	4023e0 <free@plt>
  404954:	ldp	x25, x26, [sp, #64]
  404958:	ldr	x27, [sp, #80]
  40495c:	b	404764 <ferror@plt+0x2134>
  404960:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404964:	mov	x2, x22
  404968:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40496c:	mov	w19, #0xfffffff0            	// #-16
  404970:	ldr	w0, [x0, #824]
  404974:	add	x1, x1, #0xa78
  404978:	bl	40a880 <ferror@plt+0x8250>
  40497c:	ldp	x25, x26, [sp, #64]
  404980:	b	404764 <ferror@plt+0x2134>
  404984:	mov	x0, x20
  404988:	mov	w19, #0xfffffff4            	// #-12
  40498c:	bl	4023e0 <free@plt>
  404990:	ldp	x25, x26, [sp, #64]
  404994:	ldr	x27, [sp, #80]
  404998:	b	404764 <ferror@plt+0x2134>
  40499c:	mov	w19, #0xfffffff4            	// #-12
  4049a0:	ldp	x25, x26, [sp, #64]
  4049a4:	b	404764 <ferror@plt+0x2134>
  4049a8:	mov	x12, #0x1230                	// #4656
  4049ac:	sub	sp, sp, x12
  4049b0:	stp	x29, x30, [sp]
  4049b4:	mov	x29, sp
  4049b8:	stp	x19, x20, [sp, #16]
  4049bc:	stp	x21, x22, [sp, #32]
  4049c0:	mov	w21, w0
  4049c4:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4049c8:	add	x0, x0, #0x888
  4049cc:	stp	x23, x24, [sp, #48]
  4049d0:	stp	x25, x26, [sp, #64]
  4049d4:	mov	x26, x1
  4049d8:	stp	x27, x28, [sp, #80]
  4049dc:	bl	4025a0 <getenv@plt>
  4049e0:	cbz	x0, 404e80 <ferror@plt+0x2850>
  4049e4:	ldrb	w2, [x0]
  4049e8:	mov	x23, x0
  4049ec:	cbz	w2, 40500c <ferror@plt+0x29dc>
  4049f0:	mov	x4, x0
  4049f4:	mov	x3, #0x0                   	// #0
  4049f8:	cmp	w2, #0x20
  4049fc:	ldrb	w2, [x4, #1]!
  404a00:	cinc	x3, x3, eq  // eq = none
  404a04:	cbnz	w2, 4049f8 <ferror@plt+0x23c8>
  404a08:	sub	x27, x4, x23
  404a0c:	sxtw	x22, w21
  404a10:	add	x22, x22, #0x3
  404a14:	add	x22, x22, x3
  404a18:	add	x0, x22, x27
  404a1c:	lsl	x0, x0, #3
  404a20:	bl	4021a0 <malloc@plt>
  404a24:	mov	x19, x0
  404a28:	cbz	x0, 404e84 <ferror@plt+0x2854>
  404a2c:	lsl	x22, x22, #3
  404a30:	mov	x1, x23
  404a34:	add	x24, x0, x22
  404a38:	add	x2, x27, #0x1
  404a3c:	ldr	x0, [x26]
  404a40:	str	x0, [x19]
  404a44:	mov	x0, x24
  404a48:	add	x27, x24, x27
  404a4c:	bl	401fe0 <memcpy@plt>
  404a50:	mov	x20, x24
  404a54:	ldrb	w1, [x19, x22]
  404a58:	add	x25, x19, #0x8
  404a5c:	mov	w23, #0x1                   	// #1
  404a60:	mov	x0, #0x0                   	// #0
  404a64:	mov	w22, #0x27                  	// #39
  404a68:	cbnz	w1, 404a8c <ferror@plt+0x245c>
  404a6c:	b	404adc <ferror@plt+0x24ac>
  404a70:	ldrb	w3, [x0]
  404a74:	cmp	w3, w1
  404a78:	b.eq	404b80 <ferror@plt+0x2550>  // b.none
  404a7c:	mov	x1, x20
  404a80:	add	x20, x20, #0x1
  404a84:	ldrb	w1, [x1, #1]
  404a88:	cbz	w1, 404ac8 <ferror@plt+0x2498>
  404a8c:	sbfiz	x2, x23, #3, #32
  404a90:	add	x25, x19, x2
  404a94:	cbnz	x0, 404a70 <ferror@plt+0x2440>
  404a98:	cmp	w1, #0x20
  404a9c:	add	x3, x20, #0x1
  404aa0:	b.eq	404c64 <ferror@plt+0x2634>  // b.none
  404aa4:	cmp	w1, #0x22
  404aa8:	ccmp	w1, w22, #0x4, ne  // ne = any
  404aac:	b.ne	404c88 <ferror@plt+0x2658>  // b.any
  404ab0:	mov	x1, x20
  404ab4:	mov	x0, x20
  404ab8:	mov	x20, x3
  404abc:	ldrb	w1, [x1, #1]
  404ac0:	cbnz	w1, 404a8c <ferror@plt+0x245c>
  404ac4:	nop
  404ac8:	cmp	x24, x20
  404acc:	b.cs	404adc <ferror@plt+0x24ac>  // b.hs, b.nlast
  404ad0:	add	w23, w23, #0x1
  404ad4:	str	x24, [x25]
  404ad8:	add	x25, x19, w23, sxtw #3
  404adc:	add	w23, w23, w21
  404ae0:	sub	w2, w21, #0x1
  404ae4:	sub	w21, w23, #0x1
  404ae8:	mov	x0, x25
  404aec:	add	x1, x26, #0x8
  404af0:	sbfiz	x2, x2, #3, #32
  404af4:	bl	401fe0 <memcpy@plt>
  404af8:	str	xzr, [x19, w23, sxtw #3]
  404afc:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  404b00:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  404b04:	adrp	x22, 41a000 <ferror@plt+0x179d0>
  404b08:	add	x24, x24, #0x5c8
  404b0c:	add	x23, x23, #0x950
  404b10:	add	x22, x22, #0x478
  404b14:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404b18:	mov	w25, #0x0                   	// #0
  404b1c:	add	x0, x0, #0xb30
  404b20:	mov	w20, #0x0                   	// #0
  404b24:	mov	x28, #0x0                   	// #0
  404b28:	mov	w27, #0x1                   	// #1
  404b2c:	str	wzr, [sp, #104]
  404b30:	stp	xzr, xzr, [sp, #112]
  404b34:	str	wzr, [sp, #128]
  404b38:	stp	wzr, wzr, [sp, #136]
  404b3c:	str	x0, [sp, #144]
  404b40:	add	x4, sp, #0x230
  404b44:	mov	x3, x24
  404b48:	mov	x2, x23
  404b4c:	mov	x1, x19
  404b50:	mov	w0, w21
  404b54:	str	wzr, [sp, #560]
  404b58:	bl	402350 <getopt_long@plt>
  404b5c:	cmn	w0, #0x1
  404b60:	b.eq	404e9c <ferror@plt+0x286c>  // b.none
  404b64:	sub	w1, w0, #0x1
  404b68:	cmp	w1, #0x75
  404b6c:	b.hi	404cb0 <ferror@plt+0x2680>  // b.pmore
  404b70:	ldrh	w1, [x22, w1, uxtw #1]
  404b74:	adr	x2, 404b80 <ferror@plt+0x2550>
  404b78:	add	x1, x2, w1, sxth #2
  404b7c:	br	x1
  404b80:	cmp	x24, x0
  404b84:	b.ne	404c0c <ferror@plt+0x25dc>  // b.any
  404b88:	add	x0, x24, #0x1
  404b8c:	mov	x24, x20
  404b90:	str	x0, [x25]
  404b94:	add	x2, x2, #0x8
  404b98:	mov	x1, x20
  404b9c:	add	w23, w23, #0x1
  404ba0:	strb	wzr, [x24], #1
  404ba4:	add	x25, x19, x2
  404ba8:	mov	x0, #0x0                   	// #0
  404bac:	mov	x20, x24
  404bb0:	b	404a84 <ferror@plt+0x2454>
  404bb4:	mov	w20, #0x1                   	// #1
  404bb8:	b	404b40 <ferror@plt+0x2510>
  404bbc:	mov	w20, #0x1                   	// #1
  404bc0:	bl	40a868 <ferror@plt+0x8238>
  404bc4:	cmp	x26, x19
  404bc8:	b.eq	404bd4 <ferror@plt+0x25a4>  // b.none
  404bcc:	mov	x0, x19
  404bd0:	bl	4023e0 <free@plt>
  404bd4:	mov	x0, x28
  404bd8:	bl	4023e0 <free@plt>
  404bdc:	mov	w0, w20
  404be0:	mov	x12, #0x1230                	// #4656
  404be4:	ldp	x29, x30, [sp]
  404be8:	ldp	x19, x20, [sp, #16]
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x23, x24, [sp, #48]
  404bf4:	ldp	x25, x26, [sp, #64]
  404bf8:	ldp	x27, x28, [sp, #80]
  404bfc:	add	sp, sp, x12
  404c00:	ret
  404c04:	mov	w25, #0x1                   	// #1
  404c08:	b	404b40 <ferror@plt+0x2510>
  404c0c:	sub	x28, x20, #0x1
  404c10:	cmp	x28, x0
  404c14:	b.ls	404c24 <ferror@plt+0x25f4>  // b.plast
  404c18:	sub	x2, x28, x0
  404c1c:	add	x1, x0, #0x1
  404c20:	bl	401ff0 <memmove@plt>
  404c24:	sub	x3, x27, #0x2
  404c28:	cmp	x28, x3
  404c2c:	b.cs	404c4c <ferror@plt+0x261c>  // b.hs, b.nlast
  404c30:	sub	x2, x27, #0x1
  404c34:	add	x1, x20, #0x1
  404c38:	sub	x2, x2, x20
  404c3c:	mov	x0, x28
  404c40:	str	x3, [sp, #104]
  404c44:	bl	401ff0 <memmove@plt>
  404c48:	ldr	x3, [sp, #104]
  404c4c:	sub	x1, x20, #0x2
  404c50:	mov	x0, #0x0                   	// #0
  404c54:	mov	x20, x28
  404c58:	sturb	wzr, [x27, #-2]
  404c5c:	mov	x27, x3
  404c60:	b	404a84 <ferror@plt+0x2454>
  404c64:	add	x2, x2, #0x8
  404c68:	str	x24, [x25]
  404c6c:	mov	x1, x20
  404c70:	add	w23, w23, #0x1
  404c74:	add	x25, x19, x2
  404c78:	mov	x24, x3
  404c7c:	strb	wzr, [x20]
  404c80:	mov	x20, x3
  404c84:	b	404a84 <ferror@plt+0x2454>
  404c88:	mov	x1, x20
  404c8c:	mov	x20, x3
  404c90:	b	404a84 <ferror@plt+0x2454>
  404c94:	ldr	x0, [sp, #144]
  404c98:	bl	403f08 <ferror@plt+0x18d8>
  404c9c:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404ca0:	ldr	w0, [x1, #828]
  404ca4:	add	w0, w0, #0x1
  404ca8:	str	w0, [x1, #828]
  404cac:	b	404b40 <ferror@plt+0x2510>
  404cb0:	mov	w2, w0
  404cb4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404cb8:	mov	w0, #0x3                   	// #3
  404cbc:	add	x1, x1, #0xc38
  404cc0:	mov	w20, #0x1                   	// #1
  404cc4:	bl	40a880 <ferror@plt+0x8250>
  404cc8:	b	404bc0 <ferror@plt+0x2590>
  404ccc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404cd0:	str	w27, [x0, #1004]
  404cd4:	b	404b40 <ferror@plt+0x2510>
  404cd8:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404cdc:	str	w27, [x0, #1000]
  404ce0:	b	404b40 <ferror@plt+0x2510>
  404ce4:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404ce8:	str	w27, [x0, #976]
  404cec:	b	404b40 <ferror@plt+0x2510>
  404cf0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404cf4:	str	w27, [x0, #996]
  404cf8:	b	404b40 <ferror@plt+0x2510>
  404cfc:	mov	w0, #0x1                   	// #1
  404d00:	str	w0, [sp, #136]
  404d04:	b	404b40 <ferror@plt+0x2510>
  404d08:	ldr	w0, [sp, #104]
  404d0c:	add	w1, w0, #0x2
  404d10:	mov	x0, x28
  404d14:	sbfiz	x1, x1, #3, #32
  404d18:	str	x1, [sp, #152]
  404d1c:	bl	402230 <realloc@plt>
  404d20:	ldr	x1, [sp, #152]
  404d24:	cbz	x0, 40559c <ferror@plt+0x2f6c>
  404d28:	ldr	w3, [sp, #104]
  404d2c:	add	x1, x0, x1
  404d30:	adrp	x2, 433000 <ferror@plt+0x309d0>
  404d34:	mov	x28, x0
  404d38:	add	w3, w3, #0x1
  404d3c:	str	w3, [sp, #104]
  404d40:	ldr	x0, [x2, #920]
  404d44:	stp	x0, xzr, [x1, #-16]
  404d48:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404d4c:	add	x0, x0, #0xb18
  404d50:	bl	403f08 <ferror@plt+0x18d8>
  404d54:	adrp	x2, 433000 <ferror@plt+0x309d0>
  404d58:	ldr	x0, [x2, #920]
  404d5c:	bl	403f08 <ferror@plt+0x18d8>
  404d60:	b	404b40 <ferror@plt+0x2510>
  404d64:	adrp	x2, 433000 <ferror@plt+0x309d0>
  404d68:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404d6c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404d70:	str	w27, [x2, #988]
  404d74:	str	w27, [x1, #972]
  404d78:	str	w27, [x0, #968]
  404d7c:	b	404b40 <ferror@plt+0x2510>
  404d80:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404d84:	str	w27, [x0, #992]
  404d88:	b	404b40 <ferror@plt+0x2510>
  404d8c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404d90:	ldr	x0, [x0, #920]
  404d94:	str	x0, [sp, #120]
  404d98:	b	404b40 <ferror@plt+0x2510>
  404d9c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404da0:	add	x0, x0, #0x840
  404da4:	bl	402310 <puts@plt>
  404da8:	mov	w20, #0x0                   	// #0
  404dac:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404db0:	add	x0, x0, #0x850
  404db4:	bl	402310 <puts@plt>
  404db8:	b	404bc0 <ferror@plt+0x2590>
  404dbc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404dc0:	mov	w1, #0x4                   	// #4
  404dc4:	mov	w2, #0x1                   	// #1
  404dc8:	str	w2, [sp, #140]
  404dcc:	str	w1, [x0, #824]
  404dd0:	b	404b40 <ferror@plt+0x2510>
  404dd4:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404dd8:	str	w27, [x0, #1008]
  404ddc:	b	404b40 <ferror@plt+0x2510>
  404de0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404de4:	ldr	x0, [x0, #920]
  404de8:	str	x0, [sp, #112]
  404dec:	b	404b40 <ferror@plt+0x2510>
  404df0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404df4:	str	w27, [x0, #980]
  404df8:	b	404b40 <ferror@plt+0x2510>
  404dfc:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404e00:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404e04:	mov	w20, #0x0                   	// #0
  404e08:	add	x0, x0, #0xb38
  404e0c:	ldr	x6, [x1, #944]
  404e10:	mov	x5, x6
  404e14:	mov	x4, x6
  404e18:	mov	x3, x6
  404e1c:	mov	x2, x6
  404e20:	mov	x1, x6
  404e24:	bl	402560 <printf@plt>
  404e28:	b	404bc0 <ferror@plt+0x2590>
  404e2c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404e30:	str	w27, [x0, #984]
  404e34:	b	404b40 <ferror@plt+0x2510>
  404e38:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404e3c:	str	w27, [x0, #972]
  404e40:	b	404b40 <ferror@plt+0x2510>
  404e44:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404e48:	add	x0, x0, #0xb28
  404e4c:	bl	403f08 <ferror@plt+0x18d8>
  404e50:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404e54:	str	wzr, [x0, #828]
  404e58:	b	404b40 <ferror@plt+0x2510>
  404e5c:	mov	w0, #0x1                   	// #1
  404e60:	str	w0, [sp, #128]
  404e64:	b	404b40 <ferror@plt+0x2510>
  404e68:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404e6c:	add	x0, x0, #0xb20
  404e70:	bl	403f08 <ferror@plt+0x18d8>
  404e74:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404e78:	str	w27, [x0, #1012]
  404e7c:	b	404b40 <ferror@plt+0x2510>
  404e80:	cbnz	x26, 405018 <ferror@plt+0x29e8>
  404e84:	adrp	x1, 419000 <ferror@plt+0x169d0>
  404e88:	mov	w0, #0x3                   	// #3
  404e8c:	add	x1, x1, #0xad8
  404e90:	mov	w20, #0x1                   	// #1
  404e94:	bl	40a880 <ferror@plt+0x8250>
  404e98:	b	404bdc <ferror@plt+0x25ac>
  404e9c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  404ea0:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404ea4:	ldr	w0, [x0, #1012]
  404ea8:	ldr	w23, [x1, #928]
  404eac:	cmp	w0, #0x0
  404eb0:	cset	w0, ne  // ne = any
  404eb4:	sub	w21, w21, w23
  404eb8:	bl	40a840 <ferror@plt+0x8210>
  404ebc:	orr	w0, w20, w21
  404ec0:	cbz	w0, 405430 <ferror@plt+0x2e00>
  404ec4:	ldp	x1, x2, [sp, #112]
  404ec8:	orr	x0, x1, x2
  404ecc:	cbz	x0, 404f04 <ferror@plt+0x28d4>
  404ed0:	cmp	x1, #0x0
  404ed4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  404ed8:	add	x0, x0, #0x660
  404edc:	csel	x0, x0, x1, eq  // eq = none
  404ee0:	str	x0, [sp, #112]
  404ee4:	cbz	x2, 405134 <ferror@plt+0x2b04>
  404ee8:	ldp	x3, x4, [sp, #112]
  404eec:	add	x0, sp, #0x230
  404ef0:	adrp	x2, 419000 <ferror@plt+0x169d0>
  404ef4:	mov	x1, #0x1000                	// #4096
  404ef8:	add	x2, x2, #0x488
  404efc:	bl	402150 <snprintf@plt>
  404f00:	add	x0, sp, #0x230
  404f04:	mov	x1, x28
  404f08:	bl	40cb30 <ferror@plt+0xa500>
  404f0c:	mov	x22, x0
  404f10:	cbz	x0, 405184 <ferror@plt+0x2b54>
  404f14:	adrp	x1, 433000 <ferror@plt+0x309d0>
  404f18:	ldr	w1, [x1, #828]
  404f1c:	bl	40a9b8 <ferror@plt+0x8388>
  404f20:	mov	x0, x22
  404f24:	bl	40d688 <ferror@plt+0xb058>
  404f28:	cbnz	w20, 405020 <ferror@plt+0x29f0>
  404f2c:	add	x1, x19, w23, sxtw #3
  404f30:	str	x1, [sp, #104]
  404f34:	sxtw	x0, w23
  404f38:	cbnz	w25, 40519c <ferror@plt+0x2b6c>
  404f3c:	ldr	w0, [sp, #136]
  404f40:	cbnz	w0, 40539c <ferror@plt+0x2d6c>
  404f44:	ldr	w0, [sp, #128]
  404f48:	cbz	w0, 405254 <ferror@plt+0x2c24>
  404f4c:	cmp	w21, #0x0
  404f50:	b.le	405000 <ferror@plt+0x29d0>
  404f54:	adrp	x23, 419000 <ferror@plt+0x169d0>
  404f58:	add	x24, sp, #0xa8
  404f5c:	add	x0, x23, #0x4e0
  404f60:	adrp	x25, 433000 <ferror@plt+0x309d0>
  404f64:	mov	x20, #0x0                   	// #0
  404f68:	str	x0, [sp, #112]
  404f6c:	add	x0, x25, #0x338
  404f70:	str	x0, [sp, #120]
  404f74:	nop
  404f78:	ldr	x0, [sp, #104]
  404f7c:	mov	x2, x24
  404f80:	str	xzr, [sp, #168]
  404f84:	ldr	x25, [x0, x20, lsl #3]
  404f88:	mov	x0, x22
  404f8c:	mov	x1, x25
  404f90:	bl	412140 <ferror@plt+0xfb10>
  404f94:	tbnz	w0, #31, 40517c <ferror@plt+0x2b4c>
  404f98:	ldr	x27, [sp, #168]
  404f9c:	cbnz	x27, 404fb4 <ferror@plt+0x2984>
  404fa0:	b	405228 <ferror@plt+0x2bf8>
  404fa4:	mov	x1, x27
  404fa8:	bl	40da68 <ferror@plt+0xb438>
  404fac:	mov	x27, x0
  404fb0:	cbz	x0, 405170 <ferror@plt+0x2b40>
  404fb4:	mov	x0, x27
  404fb8:	bl	412400 <ferror@plt+0xfdd0>
  404fbc:	mov	w1, #0x1                   	// #1
  404fc0:	mov	x23, x0
  404fc4:	bl	404598 <ferror@plt+0x1f68>
  404fc8:	mov	w25, w0
  404fcc:	mov	x0, x23
  404fd0:	bl	4120b0 <ferror@plt+0xfa80>
  404fd4:	ldr	x0, [sp, #168]
  404fd8:	tbz	w25, #31, 404fa4 <ferror@plt+0x2974>
  404fdc:	str	w25, [sp, #136]
  404fe0:	bl	411d48 <ferror@plt+0xf718>
  404fe4:	nop
  404fe8:	add	x20, x20, #0x1
  404fec:	cmp	w21, w20
  404ff0:	b.gt	404f78 <ferror@plt+0x2948>
  404ff4:	ldr	w0, [sp, #136]
  404ff8:	lsr	w20, w0, #31
  404ffc:	nop
  405000:	mov	x0, x22
  405004:	bl	40d5d0 <ferror@plt+0xafa0>
  405008:	b	404bc0 <ferror@plt+0x2590>
  40500c:	mov	x27, #0x0                   	// #0
  405010:	mov	x3, #0x0                   	// #0
  405014:	b	404a0c <ferror@plt+0x23dc>
  405018:	mov	x19, x26
  40501c:	b	404afc <ferror@plt+0x24cc>
  405020:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  405024:	add	x0, x0, #0x568
  405028:	add	x23, sp, #0xa8
  40502c:	adrp	x24, 419000 <ferror@plt+0x169d0>
  405030:	add	x27, x23, #0x60
  405034:	add	x24, x24, #0x8a0
  405038:	ldp	x2, x3, [x0]
  40503c:	stp	x2, x3, [sp, #168]
  405040:	adrp	x25, 433000 <ferror@plt+0x309d0>
  405044:	ldp	x4, x5, [x0, #16]
  405048:	stp	x4, x5, [sp, #184]
  40504c:	ldp	x2, x3, [x0, #32]
  405050:	stp	x2, x3, [sp, #200]
  405054:	ldp	x4, x5, [x0, #48]
  405058:	stp	x4, x5, [sp, #216]
  40505c:	ldp	x2, x3, [x0, #64]
  405060:	stp	x2, x3, [sp, #232]
  405064:	ldp	x0, x1, [x0, #80]
  405068:	stp	x0, x1, [sp, #248]
  40506c:	nop
  405070:	mov	x0, x22
  405074:	ldr	x1, [x23, #8]
  405078:	blr	x1
  40507c:	mov	x21, x0
  405080:	cbz	x0, 4050ec <ferror@plt+0x2abc>
  405084:	mov	x0, x21
  405088:	bl	40f518 <ferror@plt+0xcee8>
  40508c:	tst	w0, #0xff
  405090:	b.eq	4050e4 <ferror@plt+0x2ab4>  // b.none
  405094:	ldr	x20, [x23]
  405098:	mov	x0, x21
  40509c:	bl	40f478 <ferror@plt+0xce48>
  4050a0:	mov	x2, x0
  4050a4:	mov	x1, x20
  4050a8:	mov	x0, x24
  4050ac:	bl	402560 <printf@plt>
  4050b0:	mov	x0, x21
  4050b4:	bl	40f4a0 <ferror@plt+0xce70>
  4050b8:	mov	x20, x0
  4050bc:	ldr	x1, [x25, #936]
  4050c0:	cbz	x0, 405164 <ferror@plt+0x2b34>
  4050c4:	mov	w0, #0x20                  	// #32
  4050c8:	bl	4020c0 <putc@plt>
  4050cc:	mov	x0, x20
  4050d0:	bl	402310 <puts@plt>
  4050d4:	mov	x0, x21
  4050d8:	bl	40f518 <ferror@plt+0xcee8>
  4050dc:	tst	w0, #0xff
  4050e0:	b.ne	405094 <ferror@plt+0x2a64>  // b.any
  4050e4:	mov	x0, x21
  4050e8:	bl	40f570 <ferror@plt+0xcf40>
  4050ec:	add	x23, x23, #0x10
  4050f0:	cmp	x27, x23
  4050f4:	b.ne	405070 <ferror@plt+0x2a40>  // b.any
  4050f8:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  4050fc:	add	x0, x0, #0x3b0
  405100:	bl	402310 <puts@plt>
  405104:	mov	w20, #0x0                   	// #0
  405108:	ldr	x0, [x25, #936]
  40510c:	bl	402470 <fflush@plt>
  405110:	mov	w2, #0x1                   	// #1
  405114:	mov	x0, x22
  405118:	mov	w1, w2
  40511c:	bl	40d798 <ferror@plt+0xb168>
  405120:	mov	x0, x22
  405124:	mov	w2, #0x1                   	// #1
  405128:	mov	w1, #0x2                   	// #2
  40512c:	bl	40d798 <ferror@plt+0xb168>
  405130:	b	405000 <ferror@plt+0x29d0>
  405134:	add	x24, sp, #0xa8
  405138:	add	x1, x24, #0x82
  40513c:	mov	x0, x24
  405140:	str	x1, [sp, #120]
  405144:	bl	402590 <uname@plt>
  405148:	tbz	w0, #31, 404ee8 <ferror@plt+0x28b8>
  40514c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405150:	mov	w0, #0x3                   	// #3
  405154:	add	x1, x1, #0x470
  405158:	mov	w20, #0x1                   	// #1
  40515c:	bl	40a880 <ferror@plt+0x8250>
  405160:	b	404bc0 <ferror@plt+0x2590>
  405164:	mov	w0, #0xa                   	// #10
  405168:	bl	4020c0 <putc@plt>
  40516c:	b	405084 <ferror@plt+0x2a54>
  405170:	ldr	x0, [sp, #168]
  405174:	bl	411d48 <ferror@plt+0xf718>
  405178:	b	404fe8 <ferror@plt+0x29b8>
  40517c:	str	w0, [sp, #136]
  405180:	b	404fe8 <ferror@plt+0x29b8>
  405184:	adrp	x1, 418000 <ferror@plt+0x159d0>
  405188:	mov	w0, #0x3                   	// #3
  40518c:	add	x1, x1, #0xc78
  405190:	mov	w20, #0x1                   	// #1
  405194:	bl	40a880 <ferror@plt+0x8250>
  405198:	b	404bc0 <ferror@plt+0x2590>
  40519c:	ldr	x21, [x19, x0, lsl #3]
  4051a0:	add	x2, sp, #0xa8
  4051a4:	mov	x0, x22
  4051a8:	str	xzr, [sp, #160]
  4051ac:	mov	x1, x21
  4051b0:	bl	4117f8 <ferror@plt+0xf1c8>
  4051b4:	tbnz	w0, #31, 40548c <ferror@plt+0x2e5c>
  4051b8:	ldr	x0, [sp, #168]
  4051bc:	add	x1, sp, #0xa0
  4051c0:	bl	414838 <ferror@plt+0x12208>
  4051c4:	tbnz	w0, #31, 40552c <ferror@plt+0x2efc>
  4051c8:	ldr	x21, [sp, #160]
  4051cc:	cbz	x21, 405214 <ferror@plt+0x2be4>
  4051d0:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  4051d4:	add	x23, x23, #0x410
  4051d8:	mov	x0, x21
  4051dc:	bl	4147b8 <ferror@plt+0x12188>
  4051e0:	mov	x24, x0
  4051e4:	mov	x0, x21
  4051e8:	bl	4147d8 <ferror@plt+0x121a8>
  4051ec:	mov	x1, x0
  4051f0:	mov	x2, x24
  4051f4:	mov	x0, x23
  4051f8:	bl	402560 <printf@plt>
  4051fc:	ldr	x0, [sp, #160]
  405200:	mov	x1, x21
  405204:	bl	40da68 <ferror@plt+0xb438>
  405208:	mov	x21, x0
  40520c:	cbnz	x0, 4051d8 <ferror@plt+0x2ba8>
  405210:	ldr	x21, [sp, #160]
  405214:	mov	x0, x21
  405218:	bl	4147f8 <ferror@plt+0x121c8>
  40521c:	ldr	x0, [sp, #168]
  405220:	bl	4120b0 <ferror@plt+0xfa80>
  405224:	b	405000 <ferror@plt+0x29d0>
  405228:	ldp	x1, x0, [sp, #112]
  40522c:	mov	x2, x25
  405230:	ldr	w0, [x0]
  405234:	bl	40a880 <ferror@plt+0x8250>
  405238:	ldr	x27, [sp, #168]
  40523c:	cbnz	x27, 404fb4 <ferror@plt+0x2984>
  405240:	mov	w1, #0xfffffffe            	// #-2
  405244:	mov	x0, #0x0                   	// #0
  405248:	str	w1, [sp, #136]
  40524c:	bl	411d48 <ferror@plt+0xf718>
  405250:	b	404fe8 <ferror@plt+0x29b8>
  405254:	ldr	w0, [sp, #140]
  405258:	cbnz	w0, 405448 <ferror@plt+0x2e18>
  40525c:	cmp	w21, #0x1
  405260:	mov	x25, #0x1                   	// #1
  405264:	mov	x27, #0x0                   	// #0
  405268:	mov	x23, #0x0                   	// #0
  40526c:	b.gt	405298 <ferror@plt+0x2c68>
  405270:	b	405500 <ferror@plt+0x2ed0>
  405274:	ldr	x2, [sp, #112]
  405278:	mov	x1, x20
  40527c:	add	x23, x23, x2
  405280:	add	x2, x2, #0x1
  405284:	bl	401fe0 <memcpy@plt>
  405288:	add	x25, x25, #0x1
  40528c:	cmp	w21, w25
  405290:	b.le	405504 <ferror@plt+0x2ed4>
  405294:	mov	x27, x24
  405298:	ldr	x0, [sp, #104]
  40529c:	ldr	x20, [x0, x25, lsl #3]
  4052a0:	mov	x0, x20
  4052a4:	bl	402020 <strlen@plt>
  4052a8:	mov	x24, x0
  4052ac:	mov	w1, #0x3d                  	// #61
  4052b0:	mov	x0, x20
  4052b4:	str	x24, [sp, #112]
  4052b8:	add	x24, x24, x23
  4052bc:	bl	402410 <strchr@plt>
  4052c0:	cbz	x0, 405390 <ferror@plt+0x2d60>
  4052c4:	ldrb	w1, [x0, #1]
  4052c8:	add	x0, x0, #0x1
  4052cc:	str	x0, [sp, #120]
  4052d0:	mov	w2, #0x27                  	// #39
  4052d4:	cmp	w1, #0x22
  4052d8:	ccmp	w1, w2, #0x4, ne  // ne = any
  4052dc:	b.eq	405384 <ferror@plt+0x2d54>  // b.none
  4052e0:	mov	w1, #0x20                  	// #32
  4052e4:	bl	402410 <strchr@plt>
  4052e8:	cmp	x0, #0x0
  4052ec:	mov	x2, #0x2                   	// #2
  4052f0:	mov	x1, #0x4                   	// #4
  4052f4:	csel	x1, x2, x1, eq  // eq = none
  4052f8:	csel	x0, xzr, x2, eq  // eq = none
  4052fc:	str	x0, [sp, #128]
  405300:	add	x1, x24, x1
  405304:	mov	x0, x27
  405308:	bl	402230 <realloc@plt>
  40530c:	mov	x24, x0
  405310:	cbz	x0, 4054ac <ferror@plt+0x2e7c>
  405314:	cbz	x23, 405328 <ferror@plt+0x2cf8>
  405318:	mov	w0, #0x20                  	// #32
  40531c:	strb	w0, [x24, x23]
  405320:	add	x23, x23, #0x1
  405324:	add	x0, x24, x23
  405328:	ldr	x1, [sp, #128]
  40532c:	cbz	x1, 405274 <ferror@plt+0x2c44>
  405330:	ldr	x1, [sp, #120]
  405334:	sub	x27, x1, x20
  405338:	mov	x1, x20
  40533c:	mov	x2, x27
  405340:	bl	401fe0 <memcpy@plt>
  405344:	ldp	x0, x1, [sp, #112]
  405348:	add	x23, x23, x27
  40534c:	mov	w4, #0x22                  	// #34
  405350:	str	w4, [sp, #112]
  405354:	strb	w4, [x24, x23]
  405358:	sub	x20, x0, x27
  40535c:	add	x27, x23, #0x1
  405360:	mov	x2, x20
  405364:	add	x20, x20, x27
  405368:	add	x0, x24, x27
  40536c:	add	x23, x20, #0x1
  405370:	bl	401fe0 <memcpy@plt>
  405374:	ldr	w4, [sp, #112]
  405378:	strb	w4, [x24, x20]
  40537c:	strb	wzr, [x24, x23]
  405380:	b	405288 <ferror@plt+0x2c58>
  405384:	mov	x1, #0x2                   	// #2
  405388:	str	xzr, [sp, #128]
  40538c:	b	405300 <ferror@plt+0x2cd0>
  405390:	mov	x1, #0x2                   	// #2
  405394:	stp	xzr, xzr, [sp, #120]
  405398:	b	405300 <ferror@plt+0x2cd0>
  40539c:	ldr	x21, [x1]
  4053a0:	add	x2, sp, #0xa8
  4053a4:	mov	x0, x22
  4053a8:	str	xzr, [sp, #160]
  4053ac:	mov	x1, x21
  4053b0:	bl	4117f8 <ferror@plt+0xf1c8>
  4053b4:	tbnz	w0, #31, 4054e0 <ferror@plt+0x2eb0>
  4053b8:	ldr	x0, [sp, #168]
  4053bc:	add	x1, sp, #0xa0
  4053c0:	bl	414a78 <ferror@plt+0x12448>
  4053c4:	tbnz	w0, #31, 405564 <ferror@plt+0x2f34>
  4053c8:	ldr	x0, [sp, #160]
  4053cc:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  4053d0:	add	x23, x23, #0x410
  4053d4:	mov	x20, x0
  4053d8:	cbz	x0, 40541c <ferror@plt+0x2dec>
  4053dc:	nop
  4053e0:	mov	x0, x20
  4053e4:	bl	4149f8 <ferror@plt+0x123c8>
  4053e8:	mov	x21, x0
  4053ec:	mov	x0, x20
  4053f0:	bl	414a18 <ferror@plt+0x123e8>
  4053f4:	mov	x1, x0
  4053f8:	mov	x2, x21
  4053fc:	mov	x0, x23
  405400:	bl	402560 <printf@plt>
  405404:	ldr	x0, [sp, #160]
  405408:	mov	x1, x20
  40540c:	bl	40da68 <ferror@plt+0xb438>
  405410:	mov	x20, x0
  405414:	cbnz	x0, 4053e0 <ferror@plt+0x2db0>
  405418:	ldr	x0, [sp, #160]
  40541c:	bl	414a38 <ferror@plt+0x12408>
  405420:	ldr	x0, [sp, #168]
  405424:	mov	w20, #0x0                   	// #0
  405428:	bl	4120b0 <ferror@plt+0xfa80>
  40542c:	b	405000 <ferror@plt+0x29d0>
  405430:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405434:	mov	w0, #0x3                   	// #3
  405438:	add	x1, x1, #0x390
  40543c:	mov	w20, #0x1                   	// #1
  405440:	bl	40a880 <ferror@plt+0x8250>
  405444:	b	404bc0 <ferror@plt+0x2590>
  405448:	cmp	w21, #0x0
  40544c:	b.le	405000 <ferror@plt+0x29d0>
  405450:	mov	x20, #0x0                   	// #0
  405454:	ldr	x0, [sp, #104]
  405458:	mov	x2, #0x0                   	// #0
  40545c:	ldr	x1, [x0, x20, lsl #3]
  405460:	mov	x0, x22
  405464:	add	x20, x20, #0x1
  405468:	bl	404190 <ferror@plt+0x1b60>
  40546c:	cmp	w0, #0x0
  405470:	ldr	w1, [sp, #128]
  405474:	csel	w0, w1, w0, ge  // ge = tcont
  405478:	str	w0, [sp, #128]
  40547c:	cmp	w21, w20
  405480:	b.gt	405454 <ferror@plt+0x2e24>
  405484:	lsr	w20, w0, #31
  405488:	b	405000 <ferror@plt+0x29d0>
  40548c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  405490:	mov	x2, x21
  405494:	mov	w20, w25
  405498:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40549c:	ldr	w0, [x0, #824]
  4054a0:	add	x1, x1, #0x4e0
  4054a4:	bl	40a880 <ferror@plt+0x8250>
  4054a8:	b	405000 <ferror@plt+0x29d0>
  4054ac:	bl	402580 <__errno_location@plt>
  4054b0:	mov	x1, x0
  4054b4:	mov	x0, x27
  4054b8:	ldr	w20, [x1]
  4054bc:	bl	4023e0 <free@plt>
  4054c0:	mov	w0, #0x3                   	// #3
  4054c4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4054c8:	add	x1, x1, #0x448
  4054cc:	bl	40a880 <ferror@plt+0x8250>
  4054d0:	cmp	w20, #0x0
  4054d4:	cbz	w20, 405500 <ferror@plt+0x2ed0>
  4054d8:	cset	w20, gt
  4054dc:	b	405000 <ferror@plt+0x29d0>
  4054e0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4054e4:	ldr	w20, [sp, #136]
  4054e8:	mov	x2, x21
  4054ec:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4054f0:	ldr	w0, [x0, #824]
  4054f4:	add	x1, x1, #0x4e0
  4054f8:	bl	40a880 <ferror@plt+0x8250>
  4054fc:	b	405000 <ferror@plt+0x29d0>
  405500:	mov	x24, #0x0                   	// #0
  405504:	ldr	x0, [sp, #104]
  405508:	mov	x2, x24
  40550c:	ldr	x1, [x0]
  405510:	mov	x0, x22
  405514:	bl	404190 <ferror@plt+0x1b60>
  405518:	mov	w20, w0
  40551c:	mov	x0, x24
  405520:	bl	4023e0 <free@plt>
  405524:	lsr	w20, w20, #31
  405528:	b	405000 <ferror@plt+0x29d0>
  40552c:	adrp	x1, 433000 <ferror@plt+0x309d0>
  405530:	neg	w0, w0
  405534:	mov	w20, w25
  405538:	ldr	w23, [x1, #824]
  40553c:	bl	402270 <strerror@plt>
  405540:	mov	x2, x21
  405544:	mov	x3, x0
  405548:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40554c:	mov	w0, w23
  405550:	add	x1, x1, #0x3e8
  405554:	bl	40a880 <ferror@plt+0x8250>
  405558:	ldr	x0, [sp, #168]
  40555c:	bl	4120b0 <ferror@plt+0xfa80>
  405560:	b	405000 <ferror@plt+0x29d0>
  405564:	adrp	x1, 433000 <ferror@plt+0x309d0>
  405568:	ldr	w20, [sp, #136]
  40556c:	neg	w0, w0
  405570:	ldr	w23, [x1, #824]
  405574:	bl	402270 <strerror@plt>
  405578:	mov	x2, x21
  40557c:	mov	x3, x0
  405580:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405584:	mov	w0, w23
  405588:	add	x1, x1, #0x420
  40558c:	bl	40a880 <ferror@plt+0x8250>
  405590:	ldr	x0, [sp, #168]
  405594:	bl	4120b0 <ferror@plt+0xfa80>
  405598:	b	405000 <ferror@plt+0x29d0>
  40559c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4055a0:	mov	w0, #0x3                   	// #3
  4055a4:	add	x1, x1, #0xb08
  4055a8:	mov	w20, #0x1                   	// #1
  4055ac:	bl	40a880 <ferror@plt+0x8250>
  4055b0:	b	404bc0 <ferror@plt+0x2590>
  4055b4:	nop
  4055b8:	ldr	x2, [x0]
  4055bc:	ldr	x0, [x1]
  4055c0:	ldr	w1, [x2, #96]
  4055c4:	ldr	w0, [x0, #96]
  4055c8:	sub	w0, w1, w0
  4055cc:	ret
  4055d0:	ldr	x2, [x0]
  4055d4:	ldr	x0, [x1]
  4055d8:	ldr	w1, [x2, #100]
  4055dc:	ldr	w0, [x0, #100]
  4055e0:	sub	w0, w1, w0
  4055e4:	ret
  4055e8:	stp	x29, x30, [sp, #-48]!
  4055ec:	mov	x29, sp
  4055f0:	stp	x19, x20, [sp, #16]
  4055f4:	ldr	x20, [x0, #56]
  4055f8:	cbz	x20, 405628 <ferror@plt+0x2ff8>
  4055fc:	ldr	x19, [x0, #48]
  405600:	str	x21, [sp, #32]
  405604:	add	x21, x19, x20, lsl #3
  405608:	mov	x20, #0x0                   	// #0
  40560c:	ldr	x0, [x19], #8
  405610:	bl	4055e8 <ferror@plt+0x2fb8>
  405614:	add	x0, x0, #0x1
  405618:	cmp	x19, x21
  40561c:	add	x20, x20, x0
  405620:	b.ne	40560c <ferror@plt+0x2fdc>  // b.any
  405624:	ldr	x21, [sp, #32]
  405628:	mov	x0, x20
  40562c:	ldp	x19, x20, [sp, #16]
  405630:	ldp	x29, x30, [sp], #48
  405634:	ret
  405638:	stp	x29, x30, [sp, #-64]!
  40563c:	mov	x29, sp
  405640:	stp	x21, x22, [sp, #32]
  405644:	mov	x21, x3
  405648:	ldr	x3, [x0, #56]
  40564c:	cbz	x3, 405720 <ferror@plt+0x30f0>
  405650:	mov	x22, x0
  405654:	str	x23, [sp, #48]
  405658:	mov	x23, x2
  40565c:	stp	x19, x20, [sp, #16]
  405660:	mov	x19, x1
  405664:	mov	x20, #0x0                   	// #0
  405668:	mov	w1, #0x0                   	// #0
  40566c:	nop
  405670:	ldr	x6, [x21]
  405674:	ldr	x0, [x22, #48]
  405678:	ldr	x0, [x0, x20, lsl #3]
  40567c:	cbz	x6, 4056c4 <ferror@plt+0x3094>
  405680:	mov	x4, #0x0                   	// #0
  405684:	b	405690 <ferror@plt+0x3060>
  405688:	cmp	x6, x4
  40568c:	b.eq	4056c4 <ferror@plt+0x3094>  // b.none
  405690:	ldr	x5, [x19, x4, lsl #3]
  405694:	add	x4, x4, #0x1
  405698:	cmp	x5, x0
  40569c:	b.ne	405688 <ferror@plt+0x3058>  // b.any
  4056a0:	add	x20, x20, #0x1
  4056a4:	cmp	x20, x3
  4056a8:	b.cc	405670 <ferror@plt+0x3040>  // b.lo, b.ul, b.last
  4056ac:	ldp	x19, x20, [sp, #16]
  4056b0:	ldr	x23, [sp, #48]
  4056b4:	mov	w0, w1
  4056b8:	ldp	x21, x22, [sp, #32]
  4056bc:	ldp	x29, x30, [sp], #64
  4056c0:	ret
  4056c4:	cmp	x23, x6
  4056c8:	b.ls	405704 <ferror@plt+0x30d4>  // b.plast
  4056cc:	str	x0, [x19, x6, lsl #3]
  4056d0:	add	x6, x6, #0x1
  4056d4:	str	x6, [x21]
  4056d8:	mov	x1, x19
  4056dc:	mov	x3, x21
  4056e0:	mov	x2, x23
  4056e4:	bl	405638 <ferror@plt+0x3008>
  4056e8:	mov	w1, w0
  4056ec:	tbnz	w0, #31, 4056ac <ferror@plt+0x307c>
  4056f0:	ldr	x3, [x22, #56]
  4056f4:	add	x20, x20, #0x1
  4056f8:	cmp	x20, x3
  4056fc:	b.cc	405670 <ferror@plt+0x3040>  // b.lo, b.ul, b.last
  405700:	b	4056ac <ferror@plt+0x307c>
  405704:	mov	w1, #0xffffffe4            	// #-28
  405708:	mov	w0, w1
  40570c:	ldp	x19, x20, [sp, #16]
  405710:	ldp	x21, x22, [sp, #32]
  405714:	ldr	x23, [sp, #48]
  405718:	ldp	x29, x30, [sp], #64
  40571c:	ret
  405720:	mov	w1, #0x0                   	// #0
  405724:	b	4056b4 <ferror@plt+0x3084>
  405728:	stp	x29, x30, [sp, #-48]!
  40572c:	mov	x29, sp
  405730:	stp	x19, x20, [sp, #16]
  405734:	mov	x20, x0
  405738:	str	x21, [sp, #32]
  40573c:	add	x21, x0, #0x18
  405740:	ldrb	w1, [x20, #17]
  405744:	ldrb	w0, [x0, #16]
  405748:	and	x19, x0, #0xff
  40574c:	cmp	w0, w1
  405750:	b.hi	405770 <ferror@plt+0x3140>  // b.pmore
  405754:	ldr	x0, [x21, x19, lsl #3]
  405758:	cbz	x0, 4057a4 <ferror@plt+0x3174>
  40575c:	bl	405728 <ferror@plt+0x30f8>
  405760:	add	x19, x19, #0x1
  405764:	ldrb	w1, [x20, #17]
  405768:	cmp	w1, w19
  40576c:	b.ge	405754 <ferror@plt+0x3124>  // b.tcont
  405770:	ldr	x19, [x20, #8]
  405774:	cbz	x19, 405788 <ferror@plt+0x3158>
  405778:	mov	x0, x19
  40577c:	ldr	x19, [x19]
  405780:	bl	4023e0 <free@plt>
  405784:	cbnz	x19, 405778 <ferror@plt+0x3148>
  405788:	ldr	x0, [x20]
  40578c:	bl	4023e0 <free@plt>
  405790:	mov	x0, x20
  405794:	ldp	x19, x20, [sp, #16]
  405798:	ldr	x21, [sp, #32]
  40579c:	ldp	x29, x30, [sp], #48
  4057a0:	b	4023e0 <free@plt>
  4057a4:	add	x19, x19, #0x1
  4057a8:	cmp	w1, w19
  4057ac:	b.ge	405754 <ferror@plt+0x3124>  // b.tcont
  4057b0:	b	405770 <ferror@plt+0x3140>
  4057b4:	nop
  4057b8:	mov	x3, x0
  4057bc:	stp	x29, x30, [sp, #-32]!
  4057c0:	mov	x29, sp
  4057c4:	ldr	x4, [x3], #16
  4057c8:	str	x19, [sp, #16]
  4057cc:	mov	x19, x0
  4057d0:	cbz	x4, 4057fc <ferror@plt+0x31cc>
  4057d4:	ldr	x5, [x4, #8]
  4057d8:	mov	x2, x19
  4057dc:	mov	w0, #0x7                   	// #7
  4057e0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4057e4:	add	x1, x1, #0x980
  4057e8:	bl	40a880 <ferror@plt+0x8250>
  4057ec:	mov	x0, x19
  4057f0:	ldr	x19, [sp, #16]
  4057f4:	ldp	x29, x30, [sp], #32
  4057f8:	b	4023e0 <free@plt>
  4057fc:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  405800:	add	x5, x5, #0x660
  405804:	b	4057d8 <ferror@plt+0x31a8>
  405808:	stp	x29, x30, [sp, #-240]!
  40580c:	mov	x29, sp
  405810:	stp	x19, x20, [sp, #16]
  405814:	mov	x20, x2
  405818:	mov	x19, x0
  40581c:	stp	x21, x22, [sp, #32]
  405820:	mov	x22, x3
  405824:	mov	w21, #0x7562                	// #30050
  405828:	stp	x23, x24, [sp, #48]
  40582c:	mov	w23, #0x6f73                	// #28531
  405830:	movk	w21, #0x6c69, lsl #16
  405834:	stp	x25, x26, [sp, #64]
  405838:	movk	w23, #0x7275, lsl #16
  40583c:	adrp	x25, 41a000 <ferror@plt+0x179d0>
  405840:	stp	x27, x28, [sp, #80]
  405844:	mov	w27, #0x1                   	// #1
  405848:	str	x1, [sp, #104]
  40584c:	bl	402490 <dirfd@plt>
  405850:	mov	w24, w0
  405854:	add	x0, x25, #0xa58
  405858:	str	x0, [sp, #96]
  40585c:	nop
  405860:	mov	x0, x19
  405864:	bl	402220 <readdir@plt>
  405868:	cbz	x0, 405928 <ferror@plt+0x32f8>
  40586c:	ldrb	w1, [x0, #19]
  405870:	add	x28, x0, #0x13
  405874:	cmp	w1, #0x2e
  405878:	b.eq	405948 <ferror@plt+0x3318>  // b.none
  40587c:	ldur	w1, [x0, #19]
  405880:	cmp	w1, w21
  405884:	b.eq	405970 <ferror@plt+0x3340>  // b.none
  405888:	ldur	w0, [x0, #19]
  40588c:	cmp	w0, w23
  405890:	b.eq	405988 <ferror@plt+0x3358>  // b.none
  405894:	mov	x0, x28
  405898:	bl	402020 <strlen@plt>
  40589c:	add	x26, x0, x20
  4058a0:	mov	x25, x0
  4058a4:	add	x0, x26, #0x2
  4058a8:	cmp	x0, #0xfff
  4058ac:	b.hi	4059c0 <ferror@plt+0x3390>  // b.pmore
  4058b0:	add	x3, sp, #0x70
  4058b4:	mov	x2, x28
  4058b8:	mov	w1, w24
  4058bc:	mov	w4, #0x0                   	// #0
  4058c0:	mov	w0, #0x0                   	// #0
  4058c4:	bl	402620 <__fxstatat@plt>
  4058c8:	tbnz	w0, #31, 405a94 <ferror@plt+0x3464>
  4058cc:	ldr	w3, [sp, #128]
  4058d0:	and	w3, w3, #0xf000
  4058d4:	cmp	w3, #0x4, lsl #12
  4058d8:	b.eq	4059f4 <ferror@plt+0x33c4>  // b.none
  4058dc:	cmp	w3, #0x8, lsl #12
  4058e0:	b.ne	4059e0 <ferror@plt+0x33b0>  // b.any
  4058e4:	mov	x1, x25
  4058e8:	mov	x0, x28
  4058ec:	bl	40bf38 <ferror@plt+0x9908>
  4058f0:	tst	w0, #0xff
  4058f4:	b.eq	405860 <ferror@plt+0x3230>  // b.none
  4058f8:	add	x2, x25, #0x1
  4058fc:	mov	x1, x28
  405900:	add	x0, x22, x20
  405904:	bl	401fe0 <memcpy@plt>
  405908:	ldr	x0, [sp, #104]
  40590c:	ldr	x3, [sp, #200]
  405910:	cmp	x3, x0
  405914:	b.gt	405acc <ferror@plt+0x349c>
  405918:	mov	x0, x19
  40591c:	mov	w27, #0x1                   	// #1
  405920:	bl	402220 <readdir@plt>
  405924:	cbnz	x0, 40586c <ferror@plt+0x323c>
  405928:	mov	w0, w27
  40592c:	ldp	x19, x20, [sp, #16]
  405930:	ldp	x21, x22, [sp, #32]
  405934:	ldp	x23, x24, [sp, #48]
  405938:	ldp	x25, x26, [sp, #64]
  40593c:	ldp	x27, x28, [sp, #80]
  405940:	ldp	x29, x30, [sp], #240
  405944:	ret
  405948:	ldrb	w1, [x0, #20]
  40594c:	cbz	w1, 405860 <ferror@plt+0x3230>
  405950:	cmp	w1, #0x2e
  405954:	b.ne	40587c <ferror@plt+0x324c>  // b.any
  405958:	ldrb	w1, [x0, #21]
  40595c:	cbz	w1, 405860 <ferror@plt+0x3230>
  405960:	ldur	w1, [x0, #19]
  405964:	cmp	w1, w21
  405968:	b.ne	405888 <ferror@plt+0x3258>  // b.any
  40596c:	nop
  405970:	ldrh	w1, [x28, #4]
  405974:	cmp	w1, #0x64
  405978:	b.eq	405860 <ferror@plt+0x3230>  // b.none
  40597c:	ldur	w0, [x0, #19]
  405980:	cmp	w0, w23
  405984:	b.ne	405894 <ferror@plt+0x3264>  // b.any
  405988:	ldrh	w1, [x28, #4]
  40598c:	mov	w0, #0x6563                	// #25955
  405990:	cmp	w1, w0
  405994:	b.ne	405894 <ferror@plt+0x3264>  // b.any
  405998:	ldrb	w0, [x28, #6]
  40599c:	cbz	w0, 405860 <ferror@plt+0x3230>
  4059a0:	mov	x0, x28
  4059a4:	bl	402020 <strlen@plt>
  4059a8:	add	x26, x0, x20
  4059ac:	mov	x25, x0
  4059b0:	add	x0, x26, #0x2
  4059b4:	cmp	x0, #0xfff
  4059b8:	b.ls	4058b0 <ferror@plt+0x3280>  // b.plast
  4059bc:	nop
  4059c0:	strb	wzr, [x22, x20]
  4059c4:	mov	x3, x28
  4059c8:	mov	x2, x22
  4059cc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4059d0:	mov	w0, #0x3                   	// #3
  4059d4:	add	x1, x1, #0x9b0
  4059d8:	bl	40a880 <ferror@plt+0x8250>
  4059dc:	b	405860 <ferror@plt+0x3230>
  4059e0:	ldr	x1, [sp, #96]
  4059e4:	mov	x2, x22
  4059e8:	mov	w0, #0x3                   	// #3
  4059ec:	bl	40a880 <ferror@plt+0x8250>
  4059f0:	b	405860 <ferror@plt+0x3230>
  4059f4:	add	x2, x25, #0x1
  4059f8:	mov	x1, x28
  4059fc:	add	x0, x22, x20
  405a00:	bl	401fe0 <memcpy@plt>
  405a04:	add	x0, x26, #0x101
  405a08:	cmp	x0, #0xfff
  405a0c:	b.hi	405aec <ferror@plt+0x34bc>  // b.pmore
  405a10:	mov	x1, x28
  405a14:	mov	w0, w24
  405a18:	mov	w2, #0x0                   	// #0
  405a1c:	bl	402550 <openat@plt>
  405a20:	mov	w25, w0
  405a24:	tbnz	w0, #31, 405ab0 <ferror@plt+0x3480>
  405a28:	bl	4022c0 <fdopendir@plt>
  405a2c:	mov	x28, x0
  405a30:	cbz	x0, 405b04 <ferror@plt+0x34d4>
  405a34:	add	x2, x26, #0x1
  405a38:	mov	w1, #0x2f                  	// #47
  405a3c:	strb	w1, [x22, x26]
  405a40:	mov	x3, x22
  405a44:	ldr	x1, [sp, #104]
  405a48:	strb	wzr, [x22, x2]
  405a4c:	bl	405808 <ferror@plt+0x31d8>
  405a50:	mov	w27, w0
  405a54:	mov	x0, x28
  405a58:	bl	402260 <closedir@plt>
  405a5c:	cmp	w27, #0x0
  405a60:	cbz	w27, 405ae4 <ferror@plt+0x34b4>
  405a64:	b.ge	405860 <ferror@plt+0x3230>  // b.tcont
  405a68:	strb	wzr, [x22, x26]
  405a6c:	neg	w0, w27
  405a70:	mov	w27, #0x1                   	// #1
  405a74:	bl	402270 <strerror@plt>
  405a78:	mov	x3, x0
  405a7c:	mov	x2, x22
  405a80:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405a84:	mov	w0, #0x3                   	// #3
  405a88:	add	x1, x1, #0xa78
  405a8c:	bl	40a880 <ferror@plt+0x8250>
  405a90:	b	405860 <ferror@plt+0x3230>
  405a94:	mov	x3, x28
  405a98:	mov	w2, w24
  405a9c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405aa0:	mov	w0, #0x3                   	// #3
  405aa4:	add	x1, x1, #0x9c8
  405aa8:	bl	40a880 <ferror@plt+0x8250>
  405aac:	b	405860 <ferror@plt+0x3230>
  405ab0:	mov	x3, x28
  405ab4:	mov	w2, w24
  405ab8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405abc:	mov	w0, #0x3                   	// #3
  405ac0:	add	x1, x1, #0xa00
  405ac4:	bl	40a880 <ferror@plt+0x8250>
  405ac8:	b	405860 <ferror@plt+0x3230>
  405acc:	mov	x4, x0
  405ad0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405ad4:	mov	x2, x22
  405ad8:	add	x1, x1, #0xa38
  405adc:	mov	w0, #0x7                   	// #7
  405ae0:	bl	40a880 <ferror@plt+0x8250>
  405ae4:	mov	w27, #0x0                   	// #0
  405ae8:	b	405928 <ferror@plt+0x32f8>
  405aec:	mov	x2, x22
  405af0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405af4:	mov	w0, #0x3                   	// #3
  405af8:	add	x1, x1, #0x9e0
  405afc:	bl	40a880 <ferror@plt+0x8250>
  405b00:	b	405860 <ferror@plt+0x3230>
  405b04:	mov	w2, w25
  405b08:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405b0c:	add	x1, x1, #0xa20
  405b10:	mov	w0, #0x3                   	// #3
  405b14:	bl	40a880 <ferror@plt+0x8250>
  405b18:	mov	w0, w25
  405b1c:	bl	402280 <close@plt>
  405b20:	b	405860 <ferror@plt+0x3230>
  405b24:	nop
  405b28:	stp	x29, x30, [sp, #-128]!
  405b2c:	mov	x29, sp
  405b30:	stp	x19, x20, [sp, #16]
  405b34:	mov	x20, x3
  405b38:	stp	x21, x22, [sp, #32]
  405b3c:	stp	x23, x24, [sp, #48]
  405b40:	mov	x24, x2
  405b44:	stp	x25, x26, [sp, #64]
  405b48:	mov	x26, x0
  405b4c:	mov	x25, x1
  405b50:	mov	x0, x2
  405b54:	stp	x27, x28, [sp, #80]
  405b58:	bl	402020 <strlen@plt>
  405b5c:	mov	x22, x0
  405b60:	cbz	x20, 405cc8 <ferror@plt+0x3698>
  405b64:	mov	x0, x20
  405b68:	bl	402020 <strlen@plt>
  405b6c:	mov	x23, x0
  405b70:	ldr	x21, [x25]
  405b74:	mov	x19, #0x0                   	// #0
  405b78:	ldr	x28, [x26]
  405b7c:	cbnz	x21, 405b94 <ferror@plt+0x3564>
  405b80:	b	405bec <ferror@plt+0x35bc>
  405b84:	b.lt	405bec <ferror@plt+0x35bc>  // b.tstop
  405b88:	add	x19, x19, #0x1
  405b8c:	cmp	x21, x19
  405b90:	b.eq	405be8 <ferror@plt+0x35b8>  // b.none
  405b94:	ldr	x4, [x28, x19, lsl #3]
  405b98:	mov	x0, x20
  405b9c:	ldr	x1, [x4, #16]
  405ba0:	bl	402370 <strcmp@plt>
  405ba4:	cmp	w0, #0x0
  405ba8:	cbnz	w0, 405b84 <ferror@plt+0x3554>
  405bac:	mov	x4, x20
  405bb0:	mov	x3, x24
  405bb4:	mov	w2, w22
  405bb8:	mov	w0, #0x7                   	// #7
  405bbc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405bc0:	add	x1, x1, #0xa88
  405bc4:	bl	40a880 <ferror@plt+0x8250>
  405bc8:	mov	w0, #0xffffffef            	// #-17
  405bcc:	ldp	x19, x20, [sp, #16]
  405bd0:	ldp	x21, x22, [sp, #32]
  405bd4:	ldp	x23, x24, [sp, #48]
  405bd8:	ldp	x25, x26, [sp, #64]
  405bdc:	ldp	x27, x28, [sp, #80]
  405be0:	ldp	x29, x30, [sp], #128
  405be4:	ret
  405be8:	mov	x19, x21
  405bec:	add	x0, x23, x22
  405bf0:	str	x0, [sp, #104]
  405bf4:	add	x0, x0, #0x1a
  405bf8:	bl	4021a0 <malloc@plt>
  405bfc:	mov	x27, x0
  405c00:	cbz	x0, 405d08 <ferror@plt+0x36d8>
  405c04:	add	x0, x21, #0x1
  405c08:	mov	x1, x0
  405c0c:	mov	x0, x28
  405c10:	str	x1, [sp, #112]
  405c14:	lsl	x1, x1, #3
  405c18:	bl	402230 <realloc@plt>
  405c1c:	mov	x4, x0
  405c20:	cbz	x0, 405ce8 <ferror@plt+0x36b8>
  405c24:	str	x0, [x26]
  405c28:	lsl	x26, x19, #3
  405c2c:	cmp	x21, x19
  405c30:	add	x1, x0, x26
  405c34:	b.hi	405ca8 <ferror@plt+0x3678>  // b.pmore
  405c38:	str	x27, [x4, x26]
  405c3c:	mov	x2, x22
  405c40:	add	x19, x22, #0x1
  405c44:	stp	x22, x23, [x27]
  405c48:	add	x22, x27, x22
  405c4c:	add	x0, x27, #0x18
  405c50:	mov	x1, x24
  405c54:	add	x19, x0, x19
  405c58:	str	x19, [x27, #16]
  405c5c:	bl	401fe0 <memcpy@plt>
  405c60:	mov	w4, #0x2f                  	// #47
  405c64:	strb	w4, [x22, #24]
  405c68:	mov	x1, x20
  405c6c:	mov	x0, x19
  405c70:	mov	x2, x23
  405c74:	bl	401fe0 <memcpy@plt>
  405c78:	ldp	x0, x1, [sp, #104]
  405c7c:	str	x1, [x25]
  405c80:	add	x28, x27, x0
  405c84:	mov	w0, #0x0                   	// #0
  405c88:	strb	wzr, [x28, #25]
  405c8c:	ldp	x19, x20, [sp, #16]
  405c90:	ldp	x21, x22, [sp, #32]
  405c94:	ldp	x23, x24, [sp, #48]
  405c98:	ldp	x25, x26, [sp, #64]
  405c9c:	ldp	x27, x28, [sp, #80]
  405ca0:	ldp	x29, x30, [sp], #128
  405ca4:	ret
  405ca8:	sub	x2, x21, x19
  405cac:	add	x0, x26, #0x8
  405cb0:	add	x0, x4, x0
  405cb4:	str	x4, [sp, #120]
  405cb8:	lsl	x2, x2, #3
  405cbc:	bl	401ff0 <memmove@plt>
  405cc0:	ldr	x4, [sp, #120]
  405cc4:	b	405c38 <ferror@plt+0x3608>
  405cc8:	sub	x22, x22, #0x1
  405ccc:	mov	x0, x24
  405cd0:	bl	402380 <basename@plt>
  405cd4:	mov	x20, x0
  405cd8:	bl	402020 <strlen@plt>
  405cdc:	mov	x23, x0
  405ce0:	sub	x22, x22, x0
  405ce4:	b	405b70 <ferror@plt+0x3540>
  405ce8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405cec:	add	x1, x1, #0xab8
  405cf0:	mov	w0, #0x3                   	// #3
  405cf4:	bl	40a880 <ferror@plt+0x8250>
  405cf8:	mov	x0, x27
  405cfc:	bl	4023e0 <free@plt>
  405d00:	mov	w0, #0xfffffff4            	// #-12
  405d04:	b	405c8c <ferror@plt+0x365c>
  405d08:	mov	w0, #0x3                   	// #3
  405d0c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405d10:	add	x1, x1, #0xab8
  405d14:	bl	40a880 <ferror@plt+0x8250>
  405d18:	mov	w0, #0xfffffff4            	// #-12
  405d1c:	b	405c8c <ferror@plt+0x365c>
  405d20:	stp	x29, x30, [sp, #-80]!
  405d24:	mov	x29, sp
  405d28:	stp	x21, x22, [sp, #32]
  405d2c:	mov	x22, x0
  405d30:	mov	x21, x1
  405d34:	mov	x0, x1
  405d38:	stp	x19, x20, [sp, #16]
  405d3c:	stp	x23, x24, [sp, #48]
  405d40:	stp	x25, x26, [sp, #64]
  405d44:	ldr	x26, [x22]
  405d48:	bl	412410 <ferror@plt+0xfde0>
  405d4c:	mov	x20, x0
  405d50:	bl	402020 <strlen@plt>
  405d54:	mov	x1, x0
  405d58:	mov	x0, #0x1                   	// #1
  405d5c:	add	x24, x1, x0
  405d60:	add	x1, x1, #0x79
  405d64:	bl	402210 <calloc@plt>
  405d68:	cbz	x0, 405f2c <ferror@plt+0x38fc>
  405d6c:	ldr	x3, [x22, #24]
  405d70:	mov	x19, x0
  405d74:	mov	w4, #0x7fffffff            	// #2147483647
  405d78:	mov	x2, x24
  405d7c:	add	w3, w3, #0x1
  405d80:	add	x23, x0, #0x78
  405d84:	str	x21, [x19]
  405d88:	mov	x1, x20
  405d8c:	stp	w3, w4, [x19, #96]
  405d90:	mov	x0, x23
  405d94:	bl	401fe0 <memcpy@plt>
  405d98:	str	x24, [x19, #88]
  405d9c:	mov	x1, #0x4                   	// #4
  405da0:	add	x0, x19, #0x30
  405da4:	bl	40afe8 <ferror@plt+0x89b8>
  405da8:	mov	x0, x21
  405dac:	bl	412428 <ferror@plt+0xfdf8>
  405db0:	bl	402250 <strdup@plt>
  405db4:	str	x0, [x19, #8]
  405db8:	mov	x20, x0
  405dbc:	mov	w1, #0x2f                  	// #47
  405dc0:	bl	4022a0 <strrchr@plt>
  405dc4:	sub	x3, x0, x20
  405dc8:	add	x1, x26, #0x8
  405dcc:	mov	x25, x0
  405dd0:	ldr	x26, [x26, #4104]
  405dd4:	str	x3, [x19, #80]
  405dd8:	mov	x0, x20
  405ddc:	mov	x2, x26
  405de0:	bl	4021c0 <strncmp@plt>
  405de4:	mov	x3, #0x0                   	// #0
  405de8:	cbz	w0, 405e80 <ferror@plt+0x3850>
  405dec:	ldr	x0, [x22, #56]
  405df0:	str	x3, [x19, #16]
  405df4:	mov	x2, x19
  405df8:	mov	x1, x23
  405dfc:	bl	40b510 <ferror@plt+0x8ee0>
  405e00:	mov	w20, w0
  405e04:	tbnz	w0, #31, 405eac <ferror@plt+0x387c>
  405e08:	ldr	x0, [x19, #16]
  405e0c:	cbz	x0, 405e44 <ferror@plt+0x3814>
  405e10:	sub	x25, x25, x0
  405e14:	add	x24, x25, x24
  405e18:	add	x1, x24, #0x4
  405e1c:	bl	40bc78 <ferror@plt+0x9648>
  405e20:	add	x24, x0, x24
  405e24:	str	x0, [x19, #24]
  405e28:	mov	x2, x19
  405e2c:	strb	wzr, [x24, #3]
  405e30:	ldr	x1, [x19, #24]
  405e34:	ldr	x0, [x22, #48]
  405e38:	bl	40b510 <ferror@plt+0x8ee0>
  405e3c:	mov	w20, w0
  405e40:	tbnz	w0, #31, 405ef8 <ferror@plt+0x38c8>
  405e44:	ldr	x4, [x19, #8]
  405e48:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405e4c:	mov	x3, x21
  405e50:	mov	x2, x19
  405e54:	add	x1, x1, #0xaf8
  405e58:	mov	w0, #0x7                   	// #7
  405e5c:	mov	w20, #0x0                   	// #0
  405e60:	bl	40a880 <ferror@plt+0x8250>
  405e64:	mov	w0, w20
  405e68:	ldp	x19, x20, [sp, #16]
  405e6c:	ldp	x21, x22, [sp, #32]
  405e70:	ldp	x23, x24, [sp, #48]
  405e74:	ldp	x25, x26, [sp, #64]
  405e78:	ldp	x29, x30, [sp], #80
  405e7c:	ret
  405e80:	ldrb	w0, [x20, x26]
  405e84:	add	x20, x20, x26
  405e88:	mov	x2, x19
  405e8c:	mov	x1, x23
  405e90:	cmp	w0, #0x2f
  405e94:	ldr	x0, [x22, #56]
  405e98:	csinc	x3, xzr, x20, ne  // ne = any
  405e9c:	str	x3, [x19, #16]
  405ea0:	bl	40b510 <ferror@plt+0x8ee0>
  405ea4:	mov	w20, w0
  405ea8:	tbz	w0, #31, 405e08 <ferror@plt+0x37d8>
  405eac:	neg	w0, w0
  405eb0:	bl	402270 <strerror@plt>
  405eb4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405eb8:	mov	x3, x0
  405ebc:	mov	x2, x23
  405ec0:	add	x1, x1, #0xae0
  405ec4:	mov	w0, #0x3                   	// #3
  405ec8:	bl	40a880 <ferror@plt+0x8250>
  405ecc:	ldr	x0, [x19, #24]
  405ed0:	bl	4023e0 <free@plt>
  405ed4:	mov	x0, x19
  405ed8:	bl	4023e0 <free@plt>
  405edc:	mov	w0, w20
  405ee0:	ldp	x19, x20, [sp, #16]
  405ee4:	ldp	x21, x22, [sp, #32]
  405ee8:	ldp	x23, x24, [sp, #48]
  405eec:	ldp	x25, x26, [sp, #64]
  405ef0:	ldp	x29, x30, [sp], #80
  405ef4:	ret
  405ef8:	ldr	x21, [x19, #24]
  405efc:	neg	w0, w0
  405f00:	bl	402270 <strerror@plt>
  405f04:	mov	x3, x0
  405f08:	mov	x2, x21
  405f0c:	mov	w0, #0x3                   	// #3
  405f10:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405f14:	add	x1, x1, #0xae0
  405f18:	bl	40a880 <ferror@plt+0x8250>
  405f1c:	ldr	x0, [x22, #56]
  405f20:	mov	x1, x23
  405f24:	bl	40b8c0 <ferror@plt+0x9290>
  405f28:	b	405ecc <ferror@plt+0x389c>
  405f2c:	mov	w20, #0xfffffff4            	// #-12
  405f30:	b	405e64 <ferror@plt+0x3834>
  405f34:	nop
  405f38:	stp	x29, x30, [sp, #-128]!
  405f3c:	mov	x29, sp
  405f40:	stp	x27, x28, [sp, #80]
  405f44:	mov	x28, x0
  405f48:	mov	w0, #0x1                   	// #1
  405f4c:	str	w0, [sp, #100]
  405f50:	ldr	x0, [x28, #24]
  405f54:	str	x1, [sp, #104]
  405f58:	cbz	x0, 406050 <ferror@plt+0x3a20>
  405f5c:	stp	x21, x22, [sp, #32]
  405f60:	adrp	x22, 419000 <ferror@plt+0x169d0>
  405f64:	add	x22, x22, #0x780
  405f68:	stp	x19, x20, [sp, #16]
  405f6c:	stp	x23, x24, [sp, #48]
  405f70:	stp	x25, x26, [sp, #64]
  405f74:	mov	x25, #0x0                   	// #0
  405f78:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  405f7c:	ldr	x0, [x28, #16]
  405f80:	add	x23, x23, #0xb18
  405f84:	mov	w27, #0x0                   	// #0
  405f88:	mov	w24, #0x0                   	// #0
  405f8c:	mov	x21, #0x0                   	// #0
  405f90:	str	wzr, [sp, #96]
  405f94:	ldr	x20, [x0, x25, lsl #3]
  405f98:	ldr	x26, [x20, #32]
  405f9c:	nop
  405fa0:	cbz	x26, 40600c <ferror@plt+0x39dc>
  405fa4:	mov	x0, x26
  405fa8:	bl	414348 <ferror@plt+0x11d18>
  405fac:	mov	x19, x0
  405fb0:	mov	x0, x26
  405fb4:	bl	414360 <ferror@plt+0x11d30>
  405fb8:	mov	x2, x0
  405fbc:	mov	x1, x22
  405fc0:	mov	x0, x19
  405fc4:	mov	x19, x2
  405fc8:	bl	402370 <strcmp@plt>
  405fcc:	cbnz	w0, 405ffc <ferror@plt+0x39cc>
  405fd0:	mov	x1, x23
  405fd4:	mov	x0, x19
  405fd8:	mov	x2, #0x8                   	// #8
  405fdc:	bl	4021c0 <strncmp@plt>
  405fe0:	cbnz	w0, 406060 <ferror@plt+0x3a30>
  405fe4:	cmp	w24, #0x0
  405fe8:	add	x21, x19, #0x8
  405fec:	cset	w0, ne  // ne = any
  405ff0:	cmp	x21, #0x0
  405ff4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405ff8:	b.ne	4060a0 <ferror@plt+0x3a70>  // b.any
  405ffc:	ldr	x26, [x26]
  406000:	ldr	x0, [x20, #32]
  406004:	cmp	x26, x0
  406008:	b.ne	405fa0 <ferror@plt+0x3970>  // b.any
  40600c:	cbz	x21, 406030 <ferror@plt+0x3a00>
  406010:	add	x20, x20, #0x78
  406014:	cbnz	w24, 4060a4 <ferror@plt+0x3a74>
  406018:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40601c:	mov	x3, x21
  406020:	mov	x2, x20
  406024:	add	x1, x1, #0xba0
  406028:	mov	w0, #0x3                   	// #3
  40602c:	bl	40a880 <ferror@plt+0x8250>
  406030:	ldr	x0, [x28, #24]
  406034:	add	x25, x25, #0x1
  406038:	cmp	x0, x25
  40603c:	b.hi	405f78 <ferror@plt+0x3948>  // b.pmore
  406040:	ldp	x19, x20, [sp, #16]
  406044:	ldp	x21, x22, [sp, #32]
  406048:	ldp	x23, x24, [sp, #48]
  40604c:	ldp	x25, x26, [sp, #64]
  406050:	mov	w0, #0x0                   	// #0
  406054:	ldp	x27, x28, [sp, #80]
  406058:	ldp	x29, x30, [sp], #128
  40605c:	ret
  406060:	add	x2, sp, #0x78
  406064:	add	x3, sp, #0x7c
  406068:	mov	x0, x19
  40606c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406070:	add	x1, x1, #0xb28
  406074:	bl	4024f0 <__isoc99_sscanf@plt>
  406078:	cmp	w0, #0x2
  40607c:	b.ne	4060d8 <ferror@plt+0x3aa8>  // b.any
  406080:	ldp	w1, w27, [sp, #120]
  406084:	str	w1, [sp, #96]
  406088:	cmp	x21, #0x0
  40608c:	mov	w0, #0x1                   	// #1
  406090:	mov	w24, #0x63                  	// #99
  406094:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406098:	b.eq	405ffc <ferror@plt+0x39cc>  // b.none
  40609c:	nop
  4060a0:	add	x20, x20, #0x78
  4060a4:	ldr	w0, [sp, #100]
  4060a8:	cbnz	w0, 406118 <ferror@plt+0x3ae8>
  4060ac:	ldr	w5, [sp, #96]
  4060b0:	mov	w6, w27
  4060b4:	ldr	x0, [sp, #104]
  4060b8:	mov	w4, w24
  4060bc:	mov	x3, x21
  4060c0:	mov	x2, x20
  4060c4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4060c8:	add	x1, x1, #0xb90
  4060cc:	str	wzr, [sp, #100]
  4060d0:	bl	4025e0 <fprintf@plt>
  4060d4:	b	406030 <ferror@plt+0x3a00>
  4060d8:	add	x2, sp, #0x78
  4060dc:	mov	x0, x19
  4060e0:	add	x3, sp, #0x7c
  4060e4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4060e8:	add	x1, x1, #0xb40
  4060ec:	bl	4024f0 <__isoc99_sscanf@plt>
  4060f0:	cmp	w0, #0x2
  4060f4:	b.eq	406104 <ferror@plt+0x3ad4>  // b.none
  4060f8:	cmp	w24, #0x0
  4060fc:	cset	w0, ne  // ne = any
  406100:	b	405ff0 <ferror@plt+0x39c0>
  406104:	ldp	w0, w27, [sp, #120]
  406108:	mov	w24, #0x62                  	// #98
  40610c:	str	w0, [sp, #96]
  406110:	mov	w0, #0x1                   	// #1
  406114:	b	405ff0 <ferror@plt+0x39c0>
  406118:	ldr	x3, [sp, #104]
  40611c:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  406120:	mov	x2, #0x34                  	// #52
  406124:	mov	x1, #0x1                   	// #1
  406128:	add	x0, x0, #0xb58
  40612c:	bl	402440 <fwrite@plt>
  406130:	b	4060ac <ferror@plt+0x3a7c>
  406134:	nop
  406138:	stp	x29, x30, [sp, #-64]!
  40613c:	mov	x3, x1
  406140:	mov	x2, #0x31                  	// #49
  406144:	mov	x29, sp
  406148:	stp	x19, x20, [sp, #16]
  40614c:	mov	x19, x0
  406150:	mov	x20, x1
  406154:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  406158:	mov	x1, #0x1                   	// #1
  40615c:	add	x0, x0, #0xbf0
  406160:	bl	402440 <fwrite@plt>
  406164:	ldr	x0, [x19, #64]
  406168:	adrp	x19, 41a000 <ferror@plt+0x179d0>
  40616c:	add	x19, x19, #0xc28
  406170:	add	x1, sp, #0x30
  406174:	bl	40bb10 <ferror@plt+0x94e0>
  406178:	mov	x1, #0x0                   	// #0
  40617c:	add	x2, sp, #0x28
  406180:	add	x0, sp, #0x30
  406184:	bl	40bb20 <ferror@plt+0x94f0>
  406188:	mov	x1, x19
  40618c:	tst	w0, #0xff
  406190:	b.eq	4061cc <ferror@plt+0x3b9c>  // b.none
  406194:	ldr	x3, [sp, #40]
  406198:	mov	x0, x20
  40619c:	add	x2, x3, #0x10
  4061a0:	ldr	x4, [x3]
  4061a4:	add	x3, x4, #0x78
  4061a8:	cbz	x4, 406178 <ferror@plt+0x3b48>
  4061ac:	bl	4025e0 <fprintf@plt>
  4061b0:	mov	x1, #0x0                   	// #0
  4061b4:	add	x2, sp, #0x28
  4061b8:	add	x0, sp, #0x30
  4061bc:	bl	40bb20 <ferror@plt+0x94f0>
  4061c0:	mov	x1, x19
  4061c4:	tst	w0, #0xff
  4061c8:	b.ne	406194 <ferror@plt+0x3b64>  // b.any
  4061cc:	mov	w0, #0x0                   	// #0
  4061d0:	ldp	x19, x20, [sp, #16]
  4061d4:	ldp	x29, x30, [sp], #64
  4061d8:	ret
  4061dc:	nop
  4061e0:	stp	x29, x30, [sp, #-96]!
  4061e4:	mov	x3, x1
  4061e8:	mov	x2, #0x37                  	// #55
  4061ec:	mov	x29, sp
  4061f0:	stp	x27, x28, [sp, #80]
  4061f4:	mov	x27, x0
  4061f8:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  4061fc:	add	x0, x0, #0xc40
  406200:	stp	x23, x24, [sp, #48]
  406204:	mov	x23, x1
  406208:	mov	x1, #0x1                   	// #1
  40620c:	bl	402440 <fwrite@plt>
  406210:	ldr	x0, [x27, #24]
  406214:	cbz	x0, 4062b8 <ferror@plt+0x3c88>
  406218:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  40621c:	add	x24, x24, #0xc78
  406220:	stp	x25, x26, [sp, #64]
  406224:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  406228:	add	x25, x25, #0xf40
  40622c:	mov	x26, #0x0                   	// #0
  406230:	stp	x19, x20, [sp, #16]
  406234:	stp	x21, x22, [sp, #32]
  406238:	ldr	x0, [x27, #16]
  40623c:	ldr	x21, [x0, x26, lsl #3]
  406240:	add	x22, x21, #0x78
  406244:	ldr	x19, [x21, #32]
  406248:	mov	x0, x19
  40624c:	cbz	x19, 40629c <ferror@plt+0x3c6c>
  406250:	bl	414348 <ferror@plt+0x11d18>
  406254:	mov	x28, x0
  406258:	mov	x0, x19
  40625c:	bl	414360 <ferror@plt+0x11d30>
  406260:	mov	x1, x25
  406264:	mov	x20, x0
  406268:	mov	x0, x28
  40626c:	bl	402370 <strcmp@plt>
  406270:	mov	x3, x20
  406274:	mov	w4, w0
  406278:	mov	x2, x22
  40627c:	mov	x1, x24
  406280:	mov	x0, x23
  406284:	cbnz	w4, 4062cc <ferror@plt+0x3c9c>
  406288:	bl	4025e0 <fprintf@plt>
  40628c:	ldr	x19, [x19]
  406290:	ldr	x0, [x21, #32]
  406294:	cmp	x0, x19
  406298:	b.ne	406248 <ferror@plt+0x3c18>  // b.any
  40629c:	ldr	x0, [x27, #24]
  4062a0:	add	x26, x26, #0x1
  4062a4:	cmp	x0, x26
  4062a8:	b.hi	406238 <ferror@plt+0x3c08>  // b.pmore
  4062ac:	ldp	x19, x20, [sp, #16]
  4062b0:	ldp	x21, x22, [sp, #32]
  4062b4:	ldp	x25, x26, [sp, #64]
  4062b8:	mov	w0, #0x0                   	// #0
  4062bc:	ldp	x23, x24, [sp, #48]
  4062c0:	ldp	x27, x28, [sp, #80]
  4062c4:	ldp	x29, x30, [sp], #96
  4062c8:	ret
  4062cc:	ldr	x19, [x19]
  4062d0:	ldr	x0, [x21, #32]
  4062d4:	cmp	x19, x0
  4062d8:	b.ne	406248 <ferror@plt+0x3c18>  // b.any
  4062dc:	ldr	x0, [x27, #24]
  4062e0:	add	x26, x26, #0x1
  4062e4:	cmp	x0, x26
  4062e8:	b.hi	406238 <ferror@plt+0x3c08>  // b.pmore
  4062ec:	b	4062ac <ferror@plt+0x3c7c>
  4062f0:	stp	x29, x30, [sp, #-96]!
  4062f4:	mov	x3, x1
  4062f8:	mov	x2, #0x2d                  	// #45
  4062fc:	mov	x29, sp
  406300:	stp	x27, x28, [sp, #80]
  406304:	mov	x27, x0
  406308:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40630c:	add	x0, x0, #0xc88
  406310:	stp	x23, x24, [sp, #48]
  406314:	mov	x23, x1
  406318:	mov	x1, #0x1                   	// #1
  40631c:	bl	402440 <fwrite@plt>
  406320:	ldr	x0, [x27, #24]
  406324:	cbz	x0, 4063c8 <ferror@plt+0x3d98>
  406328:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  40632c:	add	x24, x24, #0xcb8
  406330:	stp	x25, x26, [sp, #64]
  406334:	adrp	x25, 419000 <ferror@plt+0x169d0>
  406338:	add	x25, x25, #0x780
  40633c:	mov	x26, #0x0                   	// #0
  406340:	stp	x19, x20, [sp, #16]
  406344:	stp	x21, x22, [sp, #32]
  406348:	ldr	x0, [x27, #16]
  40634c:	ldr	x21, [x0, x26, lsl #3]
  406350:	add	x22, x21, #0x78
  406354:	ldr	x19, [x21, #32]
  406358:	mov	x0, x19
  40635c:	cbz	x19, 4063ac <ferror@plt+0x3d7c>
  406360:	bl	414348 <ferror@plt+0x11d18>
  406364:	mov	x28, x0
  406368:	mov	x0, x19
  40636c:	bl	414360 <ferror@plt+0x11d30>
  406370:	mov	x1, x25
  406374:	mov	x20, x0
  406378:	mov	x0, x28
  40637c:	bl	402370 <strcmp@plt>
  406380:	mov	x3, x22
  406384:	mov	w4, w0
  406388:	mov	x2, x20
  40638c:	mov	x1, x24
  406390:	mov	x0, x23
  406394:	cbnz	w4, 4063dc <ferror@plt+0x3dac>
  406398:	bl	4025e0 <fprintf@plt>
  40639c:	ldr	x19, [x19]
  4063a0:	ldr	x0, [x21, #32]
  4063a4:	cmp	x0, x19
  4063a8:	b.ne	406358 <ferror@plt+0x3d28>  // b.any
  4063ac:	ldr	x0, [x27, #24]
  4063b0:	add	x26, x26, #0x1
  4063b4:	cmp	x0, x26
  4063b8:	b.hi	406348 <ferror@plt+0x3d18>  // b.pmore
  4063bc:	ldp	x19, x20, [sp, #16]
  4063c0:	ldp	x21, x22, [sp, #32]
  4063c4:	ldp	x25, x26, [sp, #64]
  4063c8:	mov	w0, #0x0                   	// #0
  4063cc:	ldp	x23, x24, [sp, #48]
  4063d0:	ldp	x27, x28, [sp, #80]
  4063d4:	ldp	x29, x30, [sp], #96
  4063d8:	ret
  4063dc:	ldr	x19, [x19]
  4063e0:	ldr	x0, [x21, #32]
  4063e4:	cmp	x19, x0
  4063e8:	b.ne	406358 <ferror@plt+0x3d28>  // b.any
  4063ec:	ldr	x0, [x27, #24]
  4063f0:	add	x26, x26, #0x1
  4063f4:	cmp	x0, x26
  4063f8:	b.hi	406348 <ferror@plt+0x3d18>  // b.pmore
  4063fc:	b	4063bc <ferror@plt+0x3d8c>
  406400:	cbz	x0, 4065c0 <ferror@plt+0x3f90>
  406404:	stp	x29, x30, [sp, #-96]!
  406408:	mov	x29, sp
  40640c:	stp	x19, x20, [sp, #16]
  406410:	mov	x19, x0
  406414:	mov	x20, x1
  406418:	stp	x21, x22, [sp, #32]
  40641c:	stp	x23, x24, [sp, #48]
  406420:	ldrb	w21, [x0, #16]
  406424:	tbz	w21, #7, 4064e4 <ferror@plt+0x3eb4>
  406428:	mov	x0, x1
  40642c:	bl	4020a0 <ftell@plt>
  406430:	ldr	x1, [x19]
  406434:	mov	x21, x0
  406438:	mov	x23, #0x0                   	// #0
  40643c:	ldrb	w0, [x1]
  406440:	cbnz	w0, 4065c8 <ferror@plt+0x3f98>
  406444:	mov	x0, x23
  406448:	bl	4023e0 <free@plt>
  40644c:	ldr	x1, [x19, #8]
  406450:	cbz	x1, 4064cc <ferror@plt+0x3e9c>
  406454:	mov	w2, #0x0                   	// #0
  406458:	ldr	x1, [x1]
  40645c:	add	w2, w2, #0x1
  406460:	cbnz	x1, 406458 <ferror@plt+0x3e28>
  406464:	rev	w4, w2
  406468:	add	x0, sp, #0x5c
  40646c:	mov	x3, x20
  406470:	mov	x2, #0x1                   	// #1
  406474:	mov	x1, #0x4                   	// #4
  406478:	str	w4, [sp, #92]
  40647c:	bl	402440 <fwrite@plt>
  406480:	ldr	x19, [x19, #8]
  406484:	cbz	x19, 4064c8 <ferror@plt+0x3e98>
  406488:	ldr	w4, [x19, #8]
  40648c:	mov	x3, x20
  406490:	mov	x2, #0x1                   	// #1
  406494:	mov	x1, #0x4                   	// #4
  406498:	rev	w4, w4
  40649c:	add	x0, sp, #0x5c
  4064a0:	str	w4, [sp, #92]
  4064a4:	bl	402440 <fwrite@plt>
  4064a8:	mov	x1, x20
  4064ac:	add	x0, x19, #0xc
  4064b0:	bl	402030 <fputs@plt>
  4064b4:	mov	x1, x20
  4064b8:	mov	w0, #0x0                   	// #0
  4064bc:	bl	402100 <fputc@plt>
  4064c0:	ldr	x19, [x19]
  4064c4:	cbnz	x19, 406488 <ferror@plt+0x3e58>
  4064c8:	orr	x21, x21, #0x40000000
  4064cc:	mov	w0, w21
  4064d0:	ldp	x19, x20, [sp, #16]
  4064d4:	ldp	x21, x22, [sp, #32]
  4064d8:	ldp	x23, x24, [sp, #48]
  4064dc:	ldp	x29, x30, [sp], #96
  4064e0:	ret
  4064e4:	stp	x25, x26, [sp, #64]
  4064e8:	ldrb	w26, [x0, #17]
  4064ec:	sub	w26, w26, w21
  4064f0:	add	w24, w26, #0x1
  4064f4:	sbfiz	x0, x24, #2, #32
  4064f8:	bl	4021a0 <malloc@plt>
  4064fc:	cmp	w24, #0x0
  406500:	mov	x23, x0
  406504:	sxtw	x25, w24
  406508:	b.le	4065d4 <ferror@plt+0x3fa4>
  40650c:	mov	x22, #0x0                   	// #0
  406510:	add	w21, w21, w22
  406514:	mov	x1, x20
  406518:	add	x21, x19, w21, sxtw #3
  40651c:	ldr	x0, [x21, #24]
  406520:	bl	406400 <ferror@plt+0x3dd0>
  406524:	rev	w0, w0
  406528:	str	w0, [x23, x22, lsl #2]
  40652c:	cmp	x26, x22
  406530:	add	x22, x22, #0x1
  406534:	b.eq	406540 <ferror@plt+0x3f10>  // b.none
  406538:	ldrb	w21, [x19, #16]
  40653c:	b	406510 <ferror@plt+0x3ee0>
  406540:	mov	x0, x20
  406544:	bl	4020a0 <ftell@plt>
  406548:	ldr	x1, [x19]
  40654c:	mov	x21, x0
  406550:	ldrb	w0, [x1]
  406554:	cbnz	w0, 406590 <ferror@plt+0x3f60>
  406558:	ldrb	w0, [x19, #16]
  40655c:	mov	x1, x20
  406560:	orr	x21, x21, #0x20000000
  406564:	bl	402100 <fputc@plt>
  406568:	ldrb	w0, [x19, #17]
  40656c:	mov	x1, x20
  406570:	bl	402100 <fputc@plt>
  406574:	mov	x2, x25
  406578:	mov	x3, x20
  40657c:	mov	x0, x23
  406580:	mov	x1, #0x4                   	// #4
  406584:	bl	402440 <fwrite@plt>
  406588:	ldp	x25, x26, [sp, #64]
  40658c:	b	406444 <ferror@plt+0x3e14>
  406590:	ldp	x25, x26, [sp, #64]
  406594:	mov	x0, x1
  406598:	mov	x1, x20
  40659c:	bl	402030 <fputs@plt>
  4065a0:	orr	x21, x21, #0x80000000
  4065a4:	mov	x1, x20
  4065a8:	mov	w0, #0x0                   	// #0
  4065ac:	bl	402100 <fputc@plt>
  4065b0:	cbz	w24, 406444 <ferror@plt+0x3e14>
  4065b4:	stp	x25, x26, [sp, #64]
  4065b8:	sxtw	x25, w24
  4065bc:	b	406558 <ferror@plt+0x3f28>
  4065c0:	mov	w0, #0x0                   	// #0
  4065c4:	ret
  4065c8:	mov	w24, #0x0                   	// #0
  4065cc:	mov	x23, #0x0                   	// #0
  4065d0:	b	406594 <ferror@plt+0x3f64>
  4065d4:	mov	x0, x20
  4065d8:	bl	4020a0 <ftell@plt>
  4065dc:	ldr	x1, [x19]
  4065e0:	mov	x21, x0
  4065e4:	ldp	x25, x26, [sp, #64]
  4065e8:	ldrb	w0, [x1]
  4065ec:	cbz	w0, 4065b0 <ferror@plt+0x3f80>
  4065f0:	b	406594 <ferror@plt+0x3f64>
  4065f4:	nop
  4065f8:	stp	x29, x30, [sp, #-64]!
  4065fc:	mov	w4, #0x7b0                 	// #1968
  406600:	movk	w4, #0x57f4, lsl #16
  406604:	mov	x29, sp
  406608:	mov	x3, x1
  40660c:	mov	x2, #0x1                   	// #1
  406610:	stp	x19, x20, [sp, #16]
  406614:	mov	x19, x1
  406618:	mov	x1, #0x4                   	// #4
  40661c:	str	x21, [sp, #32]
  406620:	mov	x21, x0
  406624:	add	x0, sp, #0x3c
  406628:	str	w4, [sp, #60]
  40662c:	bl	402440 <fwrite@plt>
  406630:	mov	w4, #0x200                 	// #512
  406634:	mov	x3, x19
  406638:	movk	w4, #0x100, lsl #16
  40663c:	mov	x2, #0x1                   	// #1
  406640:	mov	x1, #0x4                   	// #4
  406644:	add	x0, sp, #0x3c
  406648:	str	w4, [sp, #60]
  40664c:	bl	402440 <fwrite@plt>
  406650:	mov	x0, x19
  406654:	bl	4020a0 <ftell@plt>
  406658:	tbnz	x0, #63, 4066e0 <ferror@plt+0x40b0>
  40665c:	mov	x3, x19
  406660:	mov	x2, #0x1                   	// #1
  406664:	mov	x1, #0x4                   	// #4
  406668:	mov	x20, x0
  40666c:	add	x0, sp, #0x3c
  406670:	str	wzr, [sp, #60]
  406674:	bl	402440 <fwrite@plt>
  406678:	mov	x1, x19
  40667c:	mov	x0, x21
  406680:	bl	406400 <ferror@plt+0x3dd0>
  406684:	rev	w1, w0
  406688:	mov	x0, x19
  40668c:	str	w1, [sp, #60]
  406690:	bl	4020a0 <ftell@plt>
  406694:	mov	x21, x0
  406698:	tbnz	x0, #63, 406700 <ferror@plt+0x40d0>
  40669c:	mov	x1, x20
  4066a0:	mov	x0, x19
  4066a4:	mov	w2, #0x0                   	// #0
  4066a8:	bl	4022e0 <fseek@plt>
  4066ac:	mov	x3, x19
  4066b0:	add	x0, sp, #0x3c
  4066b4:	mov	x2, #0x1                   	// #1
  4066b8:	mov	x1, #0x4                   	// #4
  4066bc:	bl	402440 <fwrite@plt>
  4066c0:	mov	x1, x21
  4066c4:	mov	x0, x19
  4066c8:	mov	w2, #0x0                   	// #0
  4066cc:	bl	4022e0 <fseek@plt>
  4066d0:	ldp	x19, x20, [sp, #16]
  4066d4:	ldr	x21, [sp, #32]
  4066d8:	ldp	x29, x30, [sp], #64
  4066dc:	ret
  4066e0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4066e4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4066e8:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  4066ec:	add	x3, x3, #0x60
  4066f0:	add	x1, x1, #0xcc8
  4066f4:	add	x0, x0, #0xcd8
  4066f8:	mov	w2, #0x1a0                 	// #416
  4066fc:	bl	402570 <__assert_fail@plt>
  406700:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  406704:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406708:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40670c:	add	x3, x3, #0x60
  406710:	add	x1, x1, #0xcc8
  406714:	add	x0, x0, #0xcf0
  406718:	mov	w2, #0x1a9                 	// #425
  40671c:	bl	402570 <__assert_fail@plt>
  406720:	stp	x29, x30, [sp, #-48]!
  406724:	mov	x29, sp
  406728:	stp	x19, x20, [sp, #16]
  40672c:	mov	x20, x1
  406730:	stp	x21, x22, [sp, #32]
  406734:	mov	x21, x0
  406738:	mov	x0, x1
  40673c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  406740:	add	x1, x1, #0x40
  406744:	bl	402370 <strcmp@plt>
  406748:	cbz	w0, 4067d0 <ferror@plt+0x41a0>
  40674c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  406750:	mov	x0, x20
  406754:	add	x1, x1, #0x50
  406758:	bl	402370 <strcmp@plt>
  40675c:	cbz	w0, 406814 <ferror@plt+0x41e4>
  406760:	mov	x0, x20
  406764:	bl	402020 <strlen@plt>
  406768:	mov	x22, x0
  40676c:	add	x0, x0, #0x19
  406770:	bl	4021a0 <malloc@plt>
  406774:	mov	x19, x0
  406778:	cbz	x0, 4067f0 <ferror@plt+0x41c0>
  40677c:	str	wzr, [x19, #8]
  406780:	add	x2, x22, #0x1
  406784:	str	x22, [x19, #16]
  406788:	mov	x1, x20
  40678c:	add	x0, x0, #0x18
  406790:	mov	w22, #0x0                   	// #0
  406794:	bl	401fe0 <memcpy@plt>
  406798:	mov	w3, w22
  40679c:	mov	x2, x20
  4067a0:	mov	w0, #0x7                   	// #7
  4067a4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4067a8:	add	x1, x1, #0xd28
  4067ac:	bl	40a880 <ferror@plt+0x8250>
  4067b0:	ldr	x1, [x21]
  4067b4:	str	x1, [x19]
  4067b8:	str	x19, [x21]
  4067bc:	mov	w0, #0x0                   	// #0
  4067c0:	ldp	x19, x20, [sp, #16]
  4067c4:	ldp	x21, x22, [sp, #32]
  4067c8:	ldp	x29, x30, [sp], #48
  4067cc:	ret
  4067d0:	mov	w22, #0x1                   	// #1
  4067d4:	mov	x0, #0x18                  	// #24
  4067d8:	bl	4021a0 <malloc@plt>
  4067dc:	mov	x19, x0
  4067e0:	cbz	x0, 4067f0 <ferror@plt+0x41c0>
  4067e4:	str	w22, [x19, #8]
  4067e8:	str	xzr, [x19, #16]
  4067ec:	b	406798 <ferror@plt+0x4168>
  4067f0:	mov	w0, #0x3                   	// #3
  4067f4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4067f8:	add	x1, x1, #0xd08
  4067fc:	bl	40a880 <ferror@plt+0x8250>
  406800:	mov	w0, #0xfffffff4            	// #-12
  406804:	ldp	x19, x20, [sp, #16]
  406808:	ldp	x21, x22, [sp, #32]
  40680c:	ldp	x29, x30, [sp], #48
  406810:	ret
  406814:	mov	w22, #0x2                   	// #2
  406818:	b	4067d4 <ferror@plt+0x41a4>
  40681c:	nop
  406820:	stp	x29, x30, [sp, #-80]!
  406824:	mov	x29, sp
  406828:	ldr	x0, [x0]
  40682c:	stp	x19, x20, [sp, #16]
  406830:	add	x0, x0, #0x1, lsl #12
  406834:	stp	x21, x22, [sp, #32]
  406838:	mov	x22, x1
  40683c:	stp	x23, x24, [sp, #48]
  406840:	mov	x21, x4
  406844:	mov	x23, x3
  406848:	str	x25, [sp, #64]
  40684c:	ldrb	w1, [x2]
  406850:	ldrb	w0, [x0, #16]
  406854:	cmp	w1, w0
  406858:	cinc	x20, x2, eq  // eq = none
  40685c:	mov	x0, x20
  406860:	bl	402020 <strlen@plt>
  406864:	add	x25, x0, #0x1
  406868:	add	x0, x0, #0x11
  40686c:	bl	4021a0 <malloc@plt>
  406870:	cbz	x0, 40691c <ferror@plt+0x42ec>
  406874:	mov	x19, x0
  406878:	add	x24, x0, #0x10
  40687c:	mov	x1, x20
  406880:	mov	x2, x25
  406884:	mov	x0, x24
  406888:	stp	x21, x23, [x19]
  40688c:	bl	401fe0 <memcpy@plt>
  406890:	ldr	x0, [x22]
  406894:	mov	x2, x19
  406898:	mov	x1, x24
  40689c:	bl	40b2d8 <ferror@plt+0x8ca8>
  4068a0:	mov	w20, w0
  4068a4:	tbnz	w0, #31, 4068f8 <ferror@plt+0x42c8>
  4068a8:	cbz	x21, 4068ec <ferror@plt+0x42bc>
  4068ac:	ldr	x5, [x21, #8]
  4068b0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4068b4:	mov	x4, x21
  4068b8:	mov	x3, x24
  4068bc:	mov	x2, x19
  4068c0:	add	x1, x1, #0xd50
  4068c4:	mov	w0, #0x7                   	// #7
  4068c8:	mov	w20, #0x0                   	// #0
  4068cc:	bl	40a880 <ferror@plt+0x8250>
  4068d0:	mov	w0, w20
  4068d4:	ldp	x19, x20, [sp, #16]
  4068d8:	ldp	x21, x22, [sp, #32]
  4068dc:	ldp	x23, x24, [sp, #48]
  4068e0:	ldr	x25, [sp, #64]
  4068e4:	ldp	x29, x30, [sp], #80
  4068e8:	ret
  4068ec:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  4068f0:	add	x5, x5, #0x660
  4068f4:	b	4068b0 <ferror@plt+0x4280>
  4068f8:	mov	x0, x19
  4068fc:	bl	4023e0 <free@plt>
  406900:	mov	w0, w20
  406904:	ldp	x19, x20, [sp, #16]
  406908:	ldp	x21, x22, [sp, #32]
  40690c:	ldp	x23, x24, [sp, #48]
  406910:	ldr	x25, [sp, #64]
  406914:	ldp	x29, x30, [sp], #80
  406918:	ret
  40691c:	mov	w20, #0xfffffff4            	// #-12
  406920:	b	4068d0 <ferror@plt+0x42a0>
  406924:	nop
  406928:	stp	x29, x30, [sp, #-48]!
  40692c:	mov	x29, sp
  406930:	stp	x19, x20, [sp, #16]
  406934:	mov	x20, x1
  406938:	mov	w1, #0x0                   	// #0
  40693c:	stp	x21, x22, [sp, #32]
  406940:	mov	x22, x0
  406944:	bl	4021b0 <open@plt>
  406948:	tbnz	w0, #31, 4069d4 <ferror@plt+0x43a4>
  40694c:	mov	w19, w0
  406950:	mov	x1, x20
  406954:	mov	w2, #0x0                   	// #0
  406958:	bl	402550 <openat@plt>
  40695c:	mov	w21, w0
  406960:	tbnz	w0, #31, 406994 <ferror@plt+0x4364>
  406964:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  406968:	add	x1, x1, #0x470
  40696c:	bl	4021f0 <fdopen@plt>
  406970:	mov	x22, x0
  406974:	cbz	x0, 4069b4 <ferror@plt+0x4384>
  406978:	mov	w0, w19
  40697c:	bl	402280 <close@plt>
  406980:	mov	x0, x22
  406984:	ldp	x19, x20, [sp, #16]
  406988:	ldp	x21, x22, [sp, #32]
  40698c:	ldp	x29, x30, [sp], #48
  406990:	ret
  406994:	mov	x3, x22
  406998:	mov	x2, x20
  40699c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4069a0:	mov	w0, #0x4                   	// #4
  4069a4:	add	x1, x1, #0xd98
  4069a8:	mov	x22, #0x0                   	// #0
  4069ac:	bl	40a880 <ferror@plt+0x8250>
  4069b0:	b	406978 <ferror@plt+0x4348>
  4069b4:	mov	x2, x20
  4069b8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4069bc:	add	x1, x1, #0xdb8
  4069c0:	mov	w0, #0x4                   	// #4
  4069c4:	bl	40a880 <ferror@plt+0x8250>
  4069c8:	mov	w0, w21
  4069cc:	bl	402280 <close@plt>
  4069d0:	b	406978 <ferror@plt+0x4348>
  4069d4:	mov	x2, x22
  4069d8:	mov	w0, #0x4                   	// #4
  4069dc:	mov	x22, #0x0                   	// #0
  4069e0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4069e4:	add	x1, x1, #0xd70
  4069e8:	bl	40a880 <ferror@plt+0x8250>
  4069ec:	mov	x0, x22
  4069f0:	ldp	x19, x20, [sp, #16]
  4069f4:	ldp	x21, x22, [sp, #32]
  4069f8:	ldp	x29, x30, [sp], #48
  4069fc:	ret
  406a00:	stp	x29, x30, [sp, #-288]!
  406a04:	adrp	x0, 433000 <ferror@plt+0x309d0>
  406a08:	mov	x29, sp
  406a0c:	ldr	w0, [x0, #864]
  406a10:	str	q0, [sp, #96]
  406a14:	cmp	w0, #0x4
  406a18:	str	q1, [sp, #112]
  406a1c:	str	q2, [sp, #128]
  406a20:	str	q3, [sp, #144]
  406a24:	str	q4, [sp, #160]
  406a28:	str	q5, [sp, #176]
  406a2c:	str	q6, [sp, #192]
  406a30:	str	q7, [sp, #208]
  406a34:	stp	x1, x2, [sp, #232]
  406a38:	stp	x3, x4, [sp, #248]
  406a3c:	stp	x5, x6, [sp, #264]
  406a40:	str	x7, [sp, #280]
  406a44:	b.le	406a9c <ferror@plt+0x446c>
  406a48:	add	x1, sp, #0x120
  406a4c:	stp	x1, x1, [sp, #64]
  406a50:	mov	w3, #0xffffff80            	// #-128
  406a54:	add	x4, sp, #0xe0
  406a58:	mov	w2, #0xffffffc8            	// #-56
  406a5c:	str	x4, [sp, #80]
  406a60:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406a64:	stp	w2, w3, [sp, #88]
  406a68:	add	x1, x1, #0xde0
  406a6c:	ldp	x4, x5, [sp, #64]
  406a70:	str	x19, [sp, #16]
  406a74:	adrp	x19, 433000 <ferror@plt+0x309d0>
  406a78:	stp	x4, x5, [sp, #32]
  406a7c:	add	x2, sp, #0x20
  406a80:	ldp	x4, x5, [sp, #80]
  406a84:	stp	x4, x5, [sp, #48]
  406a88:	ldr	x0, [x19, #936]
  406a8c:	bl	402540 <vfprintf@plt>
  406a90:	ldr	x0, [x19, #936]
  406a94:	bl	402470 <fflush@plt>
  406a98:	ldr	x19, [sp, #16]
  406a9c:	ldp	x29, x30, [sp], #288
  406aa0:	ret
  406aa4:	nop
  406aa8:	mov	x12, #0x10e0                	// #4320
  406aac:	sub	sp, sp, x12
  406ab0:	stp	x29, x30, [sp]
  406ab4:	mov	x29, sp
  406ab8:	stp	x21, x22, [sp, #32]
  406abc:	mov	x22, x1
  406ac0:	mov	x21, x0
  406ac4:	mov	x1, x2
  406ac8:	add	x0, x3, x22
  406acc:	stp	x19, x20, [sp, #16]
  406ad0:	mov	x19, x3
  406ad4:	bl	40bf38 <ferror@plt+0x9908>
  406ad8:	tst	w0, #0xff
  406adc:	b.ne	406b00 <ferror@plt+0x44d0>  // b.any
  406ae0:	mov	w20, #0x0                   	// #0
  406ae4:	mov	w0, w20
  406ae8:	mov	x12, #0x10e0                	// #4320
  406aec:	ldp	x29, x30, [sp]
  406af0:	ldp	x19, x20, [sp, #16]
  406af4:	ldp	x21, x22, [sp, #32]
  406af8:	add	sp, sp, x12
  406afc:	ret
  406b00:	add	x2, sp, #0xd8
  406b04:	add	x1, sp, #0xe0
  406b08:	mov	x0, x19
  406b0c:	bl	40be98 <ferror@plt+0x9868>
  406b10:	cbz	x0, 407044 <ferror@plt+0x4a14>
  406b14:	ldr	x2, [x21]
  406b18:	add	x3, sp, #0xe0
  406b1c:	mov	w0, #0x7                   	// #7
  406b20:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406b24:	add	x1, x1, #0xe40
  406b28:	ldr	x2, [x2, #4104]
  406b2c:	add	x2, x2, #0x1
  406b30:	add	x2, x19, x2
  406b34:	str	x2, [sp, #200]
  406b38:	bl	40a880 <ferror@plt+0x8250>
  406b3c:	ldr	x0, [x21, #56]
  406b40:	add	x1, sp, #0xe0
  406b44:	bl	40b728 <ferror@plt+0x90f8>
  406b48:	mov	x20, x0
  406b4c:	cbz	x0, 406cf4 <ferror@plt+0x46c4>
  406b50:	ldp	x5, x4, [x0, #80]
  406b54:	stp	x23, x24, [sp, #48]
  406b58:	mov	x3, x19
  406b5c:	ldr	x6, [x21]
  406b60:	stp	x27, x28, [sp, #80]
  406b64:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406b68:	ldr	x24, [x0, #8]
  406b6c:	add	x4, x5, x4
  406b70:	ldr	x0, [sp, #216]
  406b74:	add	x1, x1, #0xe50
  406b78:	mov	x2, x24
  406b7c:	stp	x25, x26, [sp, #64]
  406b80:	add	x27, x22, x0
  406b84:	mov	x22, x6
  406b88:	add	x26, x6, #0x8
  406b8c:	mov	w0, #0x7                   	// #7
  406b90:	stp	x4, x27, [sp, #120]
  406b94:	str	x6, [sp, #168]
  406b98:	bl	40a880 <ferror@plt+0x8250>
  406b9c:	ldr	x22, [x22, #4104]
  406ba0:	mov	x1, x26
  406ba4:	mov	x0, x19
  406ba8:	mov	x2, x22
  406bac:	bl	4021c0 <strncmp@plt>
  406bb0:	cbz	w0, 406d4c <ferror@plt+0x471c>
  406bb4:	mov	x1, x26
  406bb8:	mov	x2, x22
  406bbc:	mov	x0, x24
  406bc0:	mov	x25, #0x0                   	// #0
  406bc4:	mov	x23, #0x0                   	// #0
  406bc8:	bl	4021c0 <strncmp@plt>
  406bcc:	cbnz	w0, 406d70 <ferror@plt+0x4740>
  406bd0:	ldr	x0, [sp, #120]
  406bd4:	add	x26, x22, #0x1
  406bd8:	mvn	x22, x22
  406bdc:	add	x26, x24, x26
  406be0:	add	x22, x22, x0
  406be4:	ldr	x0, [sp, #168]
  406be8:	adrp	x28, 41a000 <ferror@plt+0x179d0>
  406bec:	ldr	x27, [x0, #4120]
  406bf0:	add	x0, x28, #0xe78
  406bf4:	str	x0, [sp, #112]
  406bf8:	cbnz	x27, 406c10 <ferror@plt+0x45e0>
  406bfc:	b	406dd4 <ferror@plt+0x47a4>
  406c00:	cmp	x4, x22
  406c04:	b.eq	406d7c <ferror@plt+0x474c>  // b.none
  406c08:	ldr	x27, [x27]
  406c0c:	cbz	x27, 406dd4 <ferror@plt+0x47a4>
  406c10:	ldr	x1, [sp, #112]
  406c14:	add	x28, x27, #0x10
  406c18:	mov	x2, x28
  406c1c:	mov	w0, #0x7                   	// #7
  406c20:	bl	40a880 <ferror@plt+0x8250>
  406c24:	ldr	x4, [x27, #8]
  406c28:	cmp	x4, x23
  406c2c:	b.ne	406c00 <ferror@plt+0x45d0>  // b.any
  406c30:	mov	x2, x23
  406c34:	mov	x1, x25
  406c38:	mov	x0, x28
  406c3c:	str	x4, [sp, #104]
  406c40:	bl	402330 <memcmp@plt>
  406c44:	ldr	x4, [sp, #104]
  406c48:	cbnz	w0, 406c00 <ferror@plt+0x45d0>
  406c4c:	ldr	x2, [x20, #16]
  406c50:	mov	w0, #0x7                   	// #7
  406c54:	ldr	x3, [sp, #200]
  406c58:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406c5c:	add	x1, x1, #0xef0
  406c60:	bl	40a880 <ferror@plt+0x8250>
  406c64:	ldp	x3, x4, [x20]
  406c68:	mov	x2, x20
  406c6c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406c70:	mov	w0, #0x7                   	// #7
  406c74:	add	x1, x1, #0xf20
  406c78:	bl	40a880 <ferror@plt+0x8250>
  406c7c:	ldr	x1, [x20, #24]
  406c80:	cbz	x1, 406c8c <ferror@plt+0x465c>
  406c84:	ldr	x0, [x21, #48]
  406c88:	bl	40b8c0 <ferror@plt+0x9290>
  406c8c:	ldr	x0, [x21, #56]
  406c90:	add	x1, x20, #0x78
  406c94:	bl	40b8c0 <ferror@plt+0x9290>
  406c98:	ldp	x3, x4, [x20]
  406c9c:	mov	x2, x20
  406ca0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406ca4:	add	x1, x1, #0xf40
  406ca8:	mov	w0, #0x7                   	// #7
  406cac:	bl	40a880 <ferror@plt+0x8250>
  406cb0:	add	x0, x20, #0x30
  406cb4:	bl	40b168 <ferror@plt+0x8b38>
  406cb8:	ldr	x0, [x20]
  406cbc:	bl	4120b0 <ferror@plt+0xfa80>
  406cc0:	ldr	x0, [x20, #32]
  406cc4:	bl	414378 <ferror@plt+0x11d48>
  406cc8:	ldr	x0, [x20, #40]
  406ccc:	bl	414c98 <ferror@plt+0x12668>
  406cd0:	ldr	x0, [x20, #24]
  406cd4:	bl	4023e0 <free@plt>
  406cd8:	ldr	x0, [x20, #8]
  406cdc:	bl	4023e0 <free@plt>
  406ce0:	mov	x0, x20
  406ce4:	bl	4023e0 <free@plt>
  406ce8:	ldp	x23, x24, [sp, #48]
  406cec:	ldp	x25, x26, [sp, #64]
  406cf0:	ldp	x27, x28, [sp, #80]
  406cf4:	add	x2, sp, #0xd0
  406cf8:	ldr	x0, [x21, #8]
  406cfc:	mov	x1, x19
  406d00:	bl	4117f8 <ferror@plt+0xf1c8>
  406d04:	mov	w20, w0
  406d08:	tbnz	w0, #31, 406fe0 <ferror@plt+0x49b0>
  406d0c:	ldr	x1, [sp, #208]
  406d10:	mov	x0, x21
  406d14:	bl	405d20 <ferror@plt+0x36f0>
  406d18:	mov	w20, w0
  406d1c:	tbz	w0, #31, 406ae0 <ferror@plt+0x44b0>
  406d20:	neg	w0, w0
  406d24:	bl	402270 <strerror@plt>
  406d28:	mov	x2, x19
  406d2c:	mov	x3, x0
  406d30:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406d34:	mov	w0, #0x3                   	// #3
  406d38:	add	x1, x1, #0xf80
  406d3c:	bl	40a880 <ferror@plt+0x8250>
  406d40:	ldr	x0, [sp, #208]
  406d44:	bl	4120b0 <ferror@plt+0xfa80>
  406d48:	b	406ae4 <ferror@plt+0x44b4>
  406d4c:	add	x25, x22, #0x1
  406d50:	mvn	x23, x22
  406d54:	add	x25, x19, x25
  406d58:	add	x23, x23, x27
  406d5c:	mov	x1, x26
  406d60:	mov	x2, x22
  406d64:	mov	x0, x24
  406d68:	bl	4021c0 <strncmp@plt>
  406d6c:	cbz	w0, 406bd0 <ferror@plt+0x45a0>
  406d70:	mov	x26, #0x0                   	// #0
  406d74:	mov	x22, #0x0                   	// #0
  406d78:	b	406be4 <ferror@plt+0x45b4>
  406d7c:	mov	x0, x28
  406d80:	mov	x2, x22
  406d84:	mov	x1, x26
  406d88:	bl	402330 <memcmp@plt>
  406d8c:	cbnz	w0, 406c08 <ferror@plt+0x45d8>
  406d90:	ldr	x3, [x20, #8]
  406d94:	mov	x2, x19
  406d98:	mov	w0, #0x7                   	// #7
  406d9c:	mov	w20, #0x0                   	// #0
  406da0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406da4:	add	x1, x1, #0xec8
  406da8:	bl	40a880 <ferror@plt+0x8250>
  406dac:	mov	w0, w20
  406db0:	mov	x12, #0x10e0                	// #4320
  406db4:	ldp	x29, x30, [sp]
  406db8:	ldp	x19, x20, [sp, #16]
  406dbc:	ldp	x21, x22, [sp, #32]
  406dc0:	ldp	x23, x24, [sp, #48]
  406dc4:	ldp	x25, x26, [sp, #64]
  406dc8:	ldp	x27, x28, [sp, #80]
  406dcc:	add	sp, sp, x12
  406dd0:	ret
  406dd4:	ldr	x0, [sp, #168]
  406dd8:	ldr	x27, [x0, #4128]
  406ddc:	cbz	x27, 407038 <ferror@plt+0x4a08>
  406de0:	mov	w0, #0xffffffff            	// #-1
  406de4:	adrp	x28, 41a000 <ferror@plt+0x179d0>
  406de8:	str	w0, [sp, #104]
  406dec:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406df0:	str	w0, [sp, #112]
  406df4:	add	x1, x1, #0xdf8
  406df8:	str	w0, [sp, #164]
  406dfc:	add	x0, x28, #0xe88
  406e00:	mov	w28, #0x0                   	// #0
  406e04:	str	x0, [sp, #136]
  406e08:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  406e0c:	add	x0, x0, #0xe08
  406e10:	str	x1, [sp, #144]
  406e14:	str	x0, [sp, #152]
  406e18:	b	406e7c <ferror@plt+0x484c>
  406e1c:	cmp	w0, #0x2
  406e20:	b.eq	406f14 <ferror@plt+0x48e4>  // b.none
  406e24:	ldr	x2, [x27, #16]
  406e28:	cmp	x23, x2
  406e2c:	b.ls	406e3c <ferror@plt+0x480c>  // b.plast
  406e30:	ldrb	w0, [x25, x2]
  406e34:	cmp	w0, #0x2f
  406e38:	b.eq	406fc0 <ferror@plt+0x4990>  // b.none
  406e3c:	cmp	x22, x2
  406e40:	b.ls	406e70 <ferror@plt+0x4840>  // b.plast
  406e44:	ldrb	w0, [x26, x2]
  406e48:	cmp	w0, #0x2f
  406e4c:	b.ne	406e70 <ferror@plt+0x4840>  // b.any
  406e50:	mov	x1, x26
  406e54:	add	x0, x27, #0x18
  406e58:	bl	402330 <memcmp@plt>
  406e5c:	cmp	w0, #0x0
  406e60:	ldr	w0, [sp, #104]
  406e64:	csel	w0, w0, w28, ne  // ne = any
  406e68:	str	w0, [sp, #104]
  406e6c:	nop
  406e70:	ldr	x27, [x27]
  406e74:	add	w28, w28, #0x1
  406e78:	cbz	x27, 406ec4 <ferror@plt+0x4894>
  406e7c:	ldr	w0, [x27, #8]
  406e80:	ldr	x2, [sp, #144]
  406e84:	cmp	w0, #0x1
  406e88:	b.eq	406e9c <ferror@plt+0x486c>  // b.none
  406e8c:	cmp	w0, #0x2
  406e90:	add	x2, x27, #0x18
  406e94:	ldr	x0, [sp, #152]
  406e98:	csel	x2, x0, x2, eq  // eq = none
  406e9c:	ldr	x1, [sp, #136]
  406ea0:	mov	w0, #0x7                   	// #7
  406ea4:	bl	40a880 <ferror@plt+0x8250>
  406ea8:	ldr	w0, [x27, #8]
  406eac:	cmp	w0, #0x1
  406eb0:	b.ne	406e1c <ferror@plt+0x47ec>  // b.any
  406eb4:	ldr	x27, [x27]
  406eb8:	str	w28, [sp, #164]
  406ebc:	add	w28, w28, #0x1
  406ec0:	cbnz	x27, 406e7c <ferror@plt+0x484c>
  406ec4:	ldr	w0, [sp, #112]
  406ec8:	cmn	w0, #0x1
  406ecc:	ldr	w0, [sp, #104]
  406ed0:	b.eq	407004 <ferror@plt+0x49d4>  // b.none
  406ed4:	ldr	w1, [sp, #164]
  406ed8:	cmn	w0, #0x1
  406edc:	csel	w0, w0, w1, ne  // ne = any
  406ee0:	str	w0, [sp, #104]
  406ee4:	ldr	w2, [sp, #164]
  406ee8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406eec:	ldr	w22, [sp, #104]
  406ef0:	add	x1, x1, #0xe98
  406ef4:	ldr	w23, [sp, #112]
  406ef8:	mov	w0, #0x7                   	// #7
  406efc:	mov	w3, w22
  406f00:	mov	w4, w23
  406f04:	bl	40a880 <ferror@plt+0x8250>
  406f08:	cmp	w22, w23
  406f0c:	b.lt	406c4c <ferror@plt+0x461c>  // b.tstop
  406f10:	b	406d90 <ferror@plt+0x4760>
  406f14:	ldr	x0, [sp, #168]
  406f18:	ldr	x6, [x0, #4136]
  406f1c:	cbz	x6, 406e70 <ferror@plt+0x4840>
  406f20:	ldr	x4, [x6, #8]
  406f24:	add	x7, x6, #0x10
  406f28:	ldr	x0, [sp, #128]
  406f2c:	cmp	x0, x4
  406f30:	b.ls	406f70 <ferror@plt+0x4940>  // b.plast
  406f34:	ldrb	w8, [x19, x4]
  406f38:	mov	x2, x4
  406f3c:	mov	x1, x7
  406f40:	mov	x0, x19
  406f44:	cmp	w8, #0x2f
  406f48:	b.ne	406f70 <ferror@plt+0x4940>  // b.any
  406f4c:	stp	x7, x4, [sp, #176]
  406f50:	str	x6, [sp, #192]
  406f54:	bl	402330 <memcmp@plt>
  406f58:	ldp	x7, x4, [sp, #176]
  406f5c:	cmp	w0, #0x0
  406f60:	ldr	w0, [sp, #112]
  406f64:	ldr	x6, [sp, #192]
  406f68:	csel	w0, w0, w28, ne  // ne = any
  406f6c:	str	w0, [sp, #112]
  406f70:	ldr	x0, [sp, #120]
  406f74:	cmp	x0, x4
  406f78:	b.ls	406fb0 <ferror@plt+0x4980>  // b.plast
  406f7c:	mov	x2, x4
  406f80:	ldrb	w4, [x24, x4]
  406f84:	mov	x1, x7
  406f88:	mov	x0, x24
  406f8c:	cmp	w4, #0x2f
  406f90:	b.ne	406fb0 <ferror@plt+0x4980>  // b.any
  406f94:	str	x6, [sp, #176]
  406f98:	bl	402330 <memcmp@plt>
  406f9c:	cmp	w0, #0x0
  406fa0:	ldr	w0, [sp, #104]
  406fa4:	ldr	x6, [sp, #176]
  406fa8:	csel	w0, w0, w28, ne  // ne = any
  406fac:	str	w0, [sp, #104]
  406fb0:	ldr	x6, [x6]
  406fb4:	add	w28, w28, #0x1
  406fb8:	cbnz	x6, 406f20 <ferror@plt+0x48f0>
  406fbc:	b	406e70 <ferror@plt+0x4840>
  406fc0:	mov	x1, x25
  406fc4:	add	x0, x27, #0x18
  406fc8:	str	x2, [sp, #176]
  406fcc:	bl	402330 <memcmp@plt>
  406fd0:	ldr	x2, [sp, #176]
  406fd4:	cbnz	w0, 406e3c <ferror@plt+0x480c>
  406fd8:	str	w28, [sp, #112]
  406fdc:	b	406e70 <ferror@plt+0x4840>
  406fe0:	neg	w0, w0
  406fe4:	bl	402270 <strerror@plt>
  406fe8:	mov	x2, x19
  406fec:	mov	x3, x0
  406ff0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406ff4:	mov	w0, #0x3                   	// #3
  406ff8:	add	x1, x1, #0xf60
  406ffc:	bl	40a880 <ferror@plt+0x8250>
  407000:	b	406ae4 <ferror@plt+0x44b4>
  407004:	cmn	w0, #0x1
  407008:	b.eq	407018 <ferror@plt+0x49e8>  // b.none
  40700c:	ldr	w0, [sp, #164]
  407010:	str	w0, [sp, #112]
  407014:	b	406ee4 <ferror@plt+0x48b4>
  407018:	ldr	w4, [sp, #164]
  40701c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  407020:	add	x1, x1, #0xe98
  407024:	mov	w3, w4
  407028:	mov	w2, w4
  40702c:	mov	w0, #0x7                   	// #7
  407030:	bl	40a880 <ferror@plt+0x8250>
  407034:	b	406d90 <ferror@plt+0x4760>
  407038:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40703c:	mov	w4, #0xffffffff            	// #-1
  407040:	b	407020 <ferror@plt+0x49f0>
  407044:	mov	x2, x19
  407048:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40704c:	mov	w0, #0x3                   	// #3
  407050:	add	x1, x1, #0xe18
  407054:	mov	w20, #0xffffffea            	// #-22
  407058:	bl	40a880 <ferror@plt+0x8250>
  40705c:	b	406ae4 <ferror@plt+0x44b4>
  407060:	stp	x29, x30, [sp, #-256]!
  407064:	mov	x29, sp
  407068:	stp	x19, x20, [sp, #16]
  40706c:	mov	x20, x1
  407070:	stp	x21, x22, [sp, #32]
  407074:	mov	x21, x2
  407078:	mov	x22, x3
  40707c:	stp	x23, x24, [sp, #48]
  407080:	mov	w23, #0x0                   	// #0
  407084:	stp	x25, x26, [sp, #64]
  407088:	mov	w25, #0x7562                	// #30050
  40708c:	movk	w25, #0x6c69, lsl #16
  407090:	stp	x27, x28, [sp, #80]
  407094:	mov	w27, #0x6f73                	// #28531
  407098:	movk	w27, #0x7275, lsl #16
  40709c:	str	x0, [sp, #104]
  4070a0:	mov	x0, x1
  4070a4:	bl	402490 <dirfd@plt>
  4070a8:	str	w0, [sp, #100]
  4070ac:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4070b0:	add	x0, x1, #0xa78
  4070b4:	str	x0, [sp, #120]
  4070b8:	mov	x0, x20
  4070bc:	bl	402220 <readdir@plt>
  4070c0:	mov	x26, x0
  4070c4:	cbz	x0, 407200 <ferror@plt+0x4bd0>
  4070c8:	ldrb	w0, [x26, #19]
  4070cc:	add	x28, x26, #0x13
  4070d0:	cmp	w0, #0x2e
  4070d4:	b.eq	407220 <ferror@plt+0x4bf0>  // b.none
  4070d8:	ldur	w0, [x26, #19]
  4070dc:	cmp	w0, w25
  4070e0:	b.eq	407248 <ferror@plt+0x4c18>  // b.none
  4070e4:	ldur	w0, [x26, #19]
  4070e8:	cmp	w0, w27
  4070ec:	b.eq	407260 <ferror@plt+0x4c30>  // b.none
  4070f0:	mov	x0, x28
  4070f4:	bl	402020 <strlen@plt>
  4070f8:	mov	x19, x0
  4070fc:	mov	x0, x22
  407100:	add	x24, x19, x21
  407104:	add	x1, x24, #0x2
  407108:	bl	40bbc8 <ferror@plt+0x9598>
  40710c:	tbnz	w0, #31, 407298 <ferror@plt+0x4c68>
  407110:	ldr	x0, [x22]
  407114:	add	x2, x19, #0x1
  407118:	mov	x1, x28
  40711c:	str	x0, [sp, #112]
  407120:	add	x0, x0, x21
  407124:	bl	401fe0 <memcpy@plt>
  407128:	ldrb	w0, [x26, #18]
  40712c:	cmp	w0, #0x8
  407130:	b.eq	4072b0 <ferror@plt+0x4c80>  // b.none
  407134:	cmp	w0, #0x4
  407138:	b.eq	407170 <ferror@plt+0x4b40>  // b.none
  40713c:	ldr	w1, [sp, #100]
  407140:	add	x3, sp, #0x80
  407144:	mov	x2, x28
  407148:	mov	w4, #0x0                   	// #0
  40714c:	mov	w0, #0x0                   	// #0
  407150:	bl	402620 <__fxstatat@plt>
  407154:	tbnz	w0, #31, 407300 <ferror@plt+0x4cd0>
  407158:	ldr	w3, [sp, #144]
  40715c:	and	w3, w3, #0xf000
  407160:	cmp	w3, #0x8, lsl #12
  407164:	b.eq	4072b0 <ferror@plt+0x4c80>  // b.none
  407168:	cmp	w3, #0x4, lsl #12
  40716c:	b.ne	4072cc <ferror@plt+0x4c9c>  // b.any
  407170:	ldr	w0, [sp, #100]
  407174:	mov	x1, x28
  407178:	mov	w2, #0x0                   	// #0
  40717c:	bl	402550 <openat@plt>
  407180:	mov	w19, w0
  407184:	tbnz	w0, #31, 4072e4 <ferror@plt+0x4cb4>
  407188:	bl	4022c0 <fdopendir@plt>
  40718c:	mov	x26, x0
  407190:	cbz	x0, 40731c <ferror@plt+0x4cec>
  407194:	ldr	x4, [sp, #112]
  407198:	add	x2, x24, #0x1
  40719c:	mov	w0, #0x2f                  	// #47
  4071a0:	mov	x3, x22
  4071a4:	mov	x1, x26
  4071a8:	strb	w0, [x4, x24]
  4071ac:	ldr	x0, [sp, #104]
  4071b0:	strb	wzr, [x4, x2]
  4071b4:	bl	407060 <ferror@plt+0x4a30>
  4071b8:	mov	w23, w0
  4071bc:	mov	x0, x26
  4071c0:	bl	402260 <closedir@plt>
  4071c4:	tbz	w23, #31, 4070b8 <ferror@plt+0x4a88>
  4071c8:	ldr	x19, [sp, #112]
  4071cc:	neg	w0, w23
  4071d0:	mov	w23, #0x0                   	// #0
  4071d4:	strb	wzr, [x19, x24]
  4071d8:	bl	402270 <strerror@plt>
  4071dc:	mov	x3, x0
  4071e0:	ldr	x1, [sp, #120]
  4071e4:	mov	x2, x19
  4071e8:	mov	w0, #0x3                   	// #3
  4071ec:	bl	40a880 <ferror@plt+0x8250>
  4071f0:	mov	x0, x20
  4071f4:	bl	402220 <readdir@plt>
  4071f8:	mov	x26, x0
  4071fc:	cbnz	x0, 4070c8 <ferror@plt+0x4a98>
  407200:	mov	w0, w23
  407204:	ldp	x19, x20, [sp, #16]
  407208:	ldp	x21, x22, [sp, #32]
  40720c:	ldp	x23, x24, [sp, #48]
  407210:	ldp	x25, x26, [sp, #64]
  407214:	ldp	x27, x28, [sp, #80]
  407218:	ldp	x29, x30, [sp], #256
  40721c:	ret
  407220:	ldrb	w0, [x26, #20]
  407224:	cbz	w0, 4070b8 <ferror@plt+0x4a88>
  407228:	cmp	w0, #0x2e
  40722c:	b.ne	4070d8 <ferror@plt+0x4aa8>  // b.any
  407230:	ldrb	w0, [x26, #21]
  407234:	cbz	w0, 4070b8 <ferror@plt+0x4a88>
  407238:	ldur	w0, [x26, #19]
  40723c:	cmp	w0, w25
  407240:	b.ne	4070e4 <ferror@plt+0x4ab4>  // b.any
  407244:	nop
  407248:	ldrh	w0, [x28, #4]
  40724c:	cmp	w0, #0x64
  407250:	b.eq	4070b8 <ferror@plt+0x4a88>  // b.none
  407254:	ldur	w0, [x26, #19]
  407258:	cmp	w0, w27
  40725c:	b.ne	4070f0 <ferror@plt+0x4ac0>  // b.any
  407260:	ldrh	w1, [x28, #4]
  407264:	mov	w0, #0x6563                	// #25955
  407268:	cmp	w1, w0
  40726c:	b.ne	4070f0 <ferror@plt+0x4ac0>  // b.any
  407270:	ldrb	w0, [x28, #6]
  407274:	cbz	w0, 4070b8 <ferror@plt+0x4a88>
  407278:	mov	x0, x28
  40727c:	bl	402020 <strlen@plt>
  407280:	mov	x19, x0
  407284:	mov	x0, x22
  407288:	add	x24, x19, x21
  40728c:	add	x1, x24, #0x2
  407290:	bl	40bbc8 <ferror@plt+0x9598>
  407294:	tbz	w0, #31, 407110 <ferror@plt+0x4ae0>
  407298:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40729c:	mov	w0, #0x3                   	// #3
  4072a0:	add	x1, x1, #0xfa0
  4072a4:	mov	w23, #0xfffffff4            	// #-12
  4072a8:	bl	40a880 <ferror@plt+0x8250>
  4072ac:	b	4070b8 <ferror@plt+0x4a88>
  4072b0:	ldp	x0, x3, [sp, #104]
  4072b4:	mov	x2, x19
  4072b8:	mov	x1, x21
  4072bc:	bl	406aa8 <ferror@plt+0x4478>
  4072c0:	mov	w23, w0
  4072c4:	tbz	w23, #31, 4070b8 <ferror@plt+0x4a88>
  4072c8:	b	4071c8 <ferror@plt+0x4b98>
  4072cc:	ldr	x2, [sp, #112]
  4072d0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4072d4:	mov	w0, #0x3                   	// #3
  4072d8:	add	x1, x1, #0xa58
  4072dc:	bl	40a880 <ferror@plt+0x8250>
  4072e0:	b	4070b8 <ferror@plt+0x4a88>
  4072e4:	ldr	w2, [sp, #100]
  4072e8:	mov	x3, x28
  4072ec:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4072f0:	mov	w0, #0x3                   	// #3
  4072f4:	add	x1, x1, #0xa00
  4072f8:	bl	40a880 <ferror@plt+0x8250>
  4072fc:	b	4070b8 <ferror@plt+0x4a88>
  407300:	ldr	w2, [sp, #100]
  407304:	mov	x3, x28
  407308:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40730c:	mov	w0, #0x3                   	// #3
  407310:	add	x1, x1, #0x9c8
  407314:	bl	40a880 <ferror@plt+0x8250>
  407318:	b	4070b8 <ferror@plt+0x4a88>
  40731c:	mov	w2, w19
  407320:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  407324:	add	x1, x1, #0xa20
  407328:	mov	w0, #0x3                   	// #3
  40732c:	bl	40a880 <ferror@plt+0x8250>
  407330:	mov	w0, w19
  407334:	bl	402280 <close@plt>
  407338:	b	4070b8 <ferror@plt+0x4a88>
  40733c:	nop
  407340:	stp	x29, x30, [sp, #-352]!
  407344:	mov	x29, sp
  407348:	add	x2, sp, #0x60
  40734c:	stp	x19, x20, [sp, #16]
  407350:	mov	x19, x1
  407354:	stp	x23, x24, [sp, #48]
  407358:	mov	x24, x0
  40735c:	mov	x0, x1
  407360:	mov	x1, #0x100                 	// #256
  407364:	stp	x21, x22, [sp, #32]
  407368:	stp	x2, x1, [sp, #72]
  40736c:	strb	wzr, [sp, #88]
  407370:	bl	4020d0 <opendir@plt>
  407374:	cbz	x0, 407404 <ferror@plt+0x4dd4>
  407378:	mov	x20, x0
  40737c:	add	x23, sp, #0x48
  407380:	mov	x0, x19
  407384:	bl	402020 <strlen@plt>
  407388:	mov	x21, x0
  40738c:	mov	w22, #0xfffffff4            	// #-12
  407390:	mov	x0, x23
  407394:	add	x1, x21, #0x2
  407398:	bl	40bbc8 <ferror@plt+0x9598>
  40739c:	tbnz	w0, #31, 4073dc <ferror@plt+0x4dac>
  4073a0:	ldr	x4, [sp, #72]
  4073a4:	mov	x1, x19
  4073a8:	mov	x2, x21
  4073ac:	mov	x0, x4
  4073b0:	bl	401fe0 <memcpy@plt>
  4073b4:	mov	x4, x0
  4073b8:	add	x2, x21, #0x1
  4073bc:	mov	w0, #0x2f                  	// #47
  4073c0:	mov	x3, x23
  4073c4:	mov	x1, x20
  4073c8:	strb	w0, [x4, x21]
  4073cc:	mov	x0, x24
  4073d0:	strb	wzr, [x4, x2]
  4073d4:	bl	407060 <ferror@plt+0x4a30>
  4073d8:	mov	w22, w0
  4073dc:	mov	x0, x20
  4073e0:	bl	402260 <closedir@plt>
  4073e4:	mov	x0, x23
  4073e8:	bl	40bc60 <ferror@plt+0x9630>
  4073ec:	mov	w0, w22
  4073f0:	ldp	x19, x20, [sp, #16]
  4073f4:	ldp	x21, x22, [sp, #32]
  4073f8:	ldp	x23, x24, [sp, #48]
  4073fc:	ldp	x29, x30, [sp], #352
  407400:	ret
  407404:	bl	402580 <__errno_location@plt>
  407408:	mov	x3, x0
  40740c:	mov	x2, x19
  407410:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  407414:	add	x1, x1, #0xd70
  407418:	add	x23, sp, #0x48
  40741c:	ldr	w22, [x3]
  407420:	mov	w0, #0x3                   	// #3
  407424:	bl	40a880 <ferror@plt+0x8250>
  407428:	mov	x0, x23
  40742c:	neg	w22, w22
  407430:	bl	40bc60 <ferror@plt+0x9630>
  407434:	mov	w0, w22
  407438:	ldp	x19, x20, [sp, #16]
  40743c:	ldp	x21, x22, [sp, #32]
  407440:	ldp	x23, x24, [sp, #48]
  407444:	ldp	x29, x30, [sp], #352
  407448:	ret
  40744c:	nop
  407450:	stp	x29, x30, [sp, #-48]!
  407454:	mov	x29, sp
  407458:	stp	x21, x22, [sp, #32]
  40745c:	mov	x21, x0
  407460:	ldr	x0, [x0, #64]
  407464:	bl	40b220 <ferror@plt+0x8bf0>
  407468:	ldr	x0, [x21, #48]
  40746c:	bl	40b220 <ferror@plt+0x8bf0>
  407470:	ldr	x0, [x21, #56]
  407474:	bl	40b220 <ferror@plt+0x8bf0>
  407478:	ldr	x0, [x21, #24]
  40747c:	cbz	x0, 4074f8 <ferror@plt+0x4ec8>
  407480:	adrp	x22, 41a000 <ferror@plt+0x179d0>
  407484:	add	x22, x22, #0xf40
  407488:	stp	x19, x20, [sp, #16]
  40748c:	mov	x20, #0x0                   	// #0
  407490:	mov	x1, x22
  407494:	ldr	x2, [x21, #16]
  407498:	mov	w0, #0x7                   	// #7
  40749c:	ldr	x19, [x2, x20, lsl #3]
  4074a0:	add	x20, x20, #0x1
  4074a4:	mov	x2, x19
  4074a8:	ldp	x3, x4, [x19]
  4074ac:	bl	40a880 <ferror@plt+0x8250>
  4074b0:	add	x0, x19, #0x30
  4074b4:	bl	40b168 <ferror@plt+0x8b38>
  4074b8:	ldr	x0, [x19]
  4074bc:	bl	4120b0 <ferror@plt+0xfa80>
  4074c0:	ldr	x0, [x19, #32]
  4074c4:	bl	414378 <ferror@plt+0x11d48>
  4074c8:	ldr	x0, [x19, #40]
  4074cc:	bl	414c98 <ferror@plt+0x12668>
  4074d0:	ldr	x0, [x19, #24]
  4074d4:	bl	4023e0 <free@plt>
  4074d8:	ldr	x0, [x19, #8]
  4074dc:	bl	4023e0 <free@plt>
  4074e0:	mov	x0, x19
  4074e4:	bl	4023e0 <free@plt>
  4074e8:	ldr	x0, [x21, #24]
  4074ec:	cmp	x0, x20
  4074f0:	b.hi	407490 <ferror@plt+0x4e60>  // b.pmore
  4074f4:	ldp	x19, x20, [sp, #16]
  4074f8:	add	x0, x21, #0x10
  4074fc:	bl	40b168 <ferror@plt+0x8b38>
  407500:	ldr	x0, [x21, #8]
  407504:	ldp	x21, x22, [sp, #32]
  407508:	ldp	x29, x30, [sp], #48
  40750c:	b	40d5d0 <ferror@plt+0xafa0>
  407510:	stp	x29, x30, [sp, #-128]!
  407514:	mov	x29, sp
  407518:	stp	x23, x24, [sp, #48]
  40751c:	mov	x23, x0
  407520:	ldr	x0, [x0, #24]
  407524:	cbz	x0, 40767c <ferror@plt+0x504c>
  407528:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  40752c:	add	x24, x24, #0xfb0
  407530:	stp	x21, x22, [sp, #32]
  407534:	mov	x21, x1
  407538:	mov	x22, #0x0                   	// #0
  40753c:	stp	x19, x20, [sp, #16]
  407540:	stp	x25, x26, [sp, #64]
  407544:	adrp	x25, 41a000 <ferror@plt+0x179d0>
  407548:	add	x0, x25, #0xfb8
  40754c:	stp	x27, x28, [sp, #80]
  407550:	str	x0, [sp, #104]
  407554:	nop
  407558:	ldr	x0, [x23, #16]
  40755c:	ldr	x19, [x0, x22, lsl #3]
  407560:	ldr	x26, [x19, #16]
  407564:	cbnz	x26, 40756c <ferror@plt+0x4f3c>
  407568:	ldr	x26, [x19, #8]
  40756c:	mov	x2, x26
  407570:	mov	x1, x24
  407574:	mov	x0, x21
  407578:	bl	4025e0 <fprintf@plt>
  40757c:	ldr	x28, [x19, #56]
  407580:	cbz	x28, 407650 <ferror@plt+0x5020>
  407584:	ldr	x25, [x19, #48]
  407588:	mov	x27, #0x0                   	// #0
  40758c:	str	xzr, [sp, #120]
  407590:	mov	x1, x25
  407594:	add	x3, x25, x28, lsl #3
  407598:	ldr	x0, [x1], #8
  40759c:	bl	4055e8 <ferror@plt+0x2fb8>
  4075a0:	add	x0, x0, #0x1
  4075a4:	cmp	x3, x1
  4075a8:	add	x27, x27, x0
  4075ac:	b.ne	407598 <ferror@plt+0x4f68>  // b.any
  4075b0:	cbz	x27, 407640 <ferror@plt+0x5010>
  4075b4:	lsl	x0, x27, #3
  4075b8:	bl	4021a0 <malloc@plt>
  4075bc:	mov	x20, x0
  4075c0:	cbz	x0, 407640 <ferror@plt+0x5010>
  4075c4:	mov	x7, #0x0                   	// #0
  4075c8:	mov	x1, #0x0                   	// #0
  4075cc:	ldr	x0, [x25, x7, lsl #3]
  4075d0:	cbz	x1, 407610 <ferror@plt+0x4fe0>
  4075d4:	nop
  4075d8:	mov	x3, #0x0                   	// #0
  4075dc:	b	4075e8 <ferror@plt+0x4fb8>
  4075e0:	cmp	x3, x1
  4075e4:	b.eq	40768c <ferror@plt+0x505c>  // b.none
  4075e8:	ldr	x2, [x20, x3, lsl #3]
  4075ec:	add	x3, x3, #0x1
  4075f0:	cmp	x0, x2
  4075f4:	b.ne	4075e0 <ferror@plt+0x4fb0>  // b.any
  4075f8:	add	x7, x7, #0x1
  4075fc:	cmp	x7, x28
  407600:	b.cs	4076cc <ferror@plt+0x509c>  // b.hs, b.nlast
  407604:	ldr	x25, [x19, #48]
  407608:	ldr	x0, [x25, x7, lsl #3]
  40760c:	cbnz	x1, 4075d8 <ferror@plt+0x4fa8>
  407610:	mov	x5, x20
  407614:	mov	x4, #0x1                   	// #1
  407618:	add	x3, sp, #0x78
  40761c:	mov	x2, x27
  407620:	mov	x1, x20
  407624:	str	x4, [sp, #120]
  407628:	str	x0, [x5]
  40762c:	bl	405638 <ferror@plt+0x3008>
  407630:	tbz	w0, #31, 4076b8 <ferror@plt+0x5088>
  407634:	nop
  407638:	mov	x0, x20
  40763c:	bl	4023e0 <free@plt>
  407640:	ldr	x1, [sp, #104]
  407644:	mov	x2, x26
  407648:	mov	w0, #0x3                   	// #3
  40764c:	bl	40a880 <ferror@plt+0x8250>
  407650:	mov	x1, x21
  407654:	mov	w0, #0xa                   	// #10
  407658:	bl	4020c0 <putc@plt>
  40765c:	add	x22, x22, #0x1
  407660:	ldr	x0, [x23, #24]
  407664:	cmp	x0, x22
  407668:	b.hi	407558 <ferror@plt+0x4f28>  // b.pmore
  40766c:	ldp	x19, x20, [sp, #16]
  407670:	ldp	x21, x22, [sp, #32]
  407674:	ldp	x25, x26, [sp, #64]
  407678:	ldp	x27, x28, [sp, #80]
  40767c:	mov	w0, #0x0                   	// #0
  407680:	ldp	x23, x24, [sp, #48]
  407684:	ldp	x29, x30, [sp], #128
  407688:	ret
  40768c:	cmp	x27, x3
  407690:	b.ls	407638 <ferror@plt+0x5008>  // b.plast
  407694:	add	x5, x20, x3, lsl #3
  407698:	add	x4, x3, #0x1
  40769c:	mov	x2, x27
  4076a0:	add	x3, sp, #0x78
  4076a4:	mov	x1, x20
  4076a8:	str	x4, [sp, #120]
  4076ac:	str	x0, [x5]
  4076b0:	bl	405638 <ferror@plt+0x3008>
  4076b4:	tbnz	w0, #31, 407638 <ferror@plt+0x5008>
  4076b8:	ldr	x28, [x19, #56]
  4076bc:	add	x7, x7, #0x1
  4076c0:	ldr	x1, [sp, #120]
  4076c4:	cmp	x7, x28
  4076c8:	b.cc	407604 <ferror@plt+0x4fd4>  // b.lo, b.ul, b.last
  4076cc:	mov	x0, x20
  4076d0:	adrp	x3, 405000 <ferror@plt+0x29d0>
  4076d4:	mov	x2, #0x8                   	// #8
  4076d8:	add	x3, x3, #0x5d0
  4076dc:	bl	402110 <qsort@plt>
  4076e0:	ldr	x26, [sp, #120]
  4076e4:	cbz	x26, 40771c <ferror@plt+0x50ec>
  4076e8:	adrp	x27, 418000 <ferror@plt+0x159d0>
  4076ec:	add	x26, x20, x26, lsl #3
  4076f0:	mov	x19, x20
  4076f4:	add	x27, x27, #0xd08
  4076f8:	ldr	x3, [x19]
  4076fc:	mov	x1, x27
  407700:	mov	x0, x21
  407704:	ldr	x2, [x3, #16]
  407708:	cbz	x2, 407744 <ferror@plt+0x5114>
  40770c:	add	x19, x19, #0x8
  407710:	bl	4025e0 <fprintf@plt>
  407714:	cmp	x19, x26
  407718:	b.ne	4076f8 <ferror@plt+0x50c8>  // b.any
  40771c:	mov	x0, x20
  407720:	bl	4023e0 <free@plt>
  407724:	mov	x1, x21
  407728:	mov	w0, #0xa                   	// #10
  40772c:	bl	4020c0 <putc@plt>
  407730:	add	x22, x22, #0x1
  407734:	ldr	x0, [x23, #24]
  407738:	cmp	x0, x22
  40773c:	b.hi	407558 <ferror@plt+0x4f28>  // b.pmore
  407740:	b	40766c <ferror@plt+0x503c>
  407744:	ldr	x2, [x3, #8]
  407748:	add	x19, x19, #0x8
  40774c:	bl	4025e0 <fprintf@plt>
  407750:	cmp	x19, x26
  407754:	b.ne	4076f8 <ferror@plt+0x50c8>  // b.any
  407758:	mov	x0, x20
  40775c:	bl	4023e0 <free@plt>
  407760:	b	407724 <ferror@plt+0x50f4>
  407764:	nop
  407768:	stp	x29, x30, [sp, #-112]!
  40776c:	mov	x29, sp
  407770:	stp	x19, x20, [sp, #16]
  407774:	mov	x19, x1
  407778:	adrp	x20, 41a000 <ferror@plt+0x179d0>
  40777c:	stp	x21, x22, [sp, #32]
  407780:	add	x20, x20, #0xfe8
  407784:	stp	x23, x24, [sp, #48]
  407788:	mov	x23, x0
  40778c:	mov	x24, x2
  407790:	stp	x25, x26, [sp, #64]
  407794:	mov	x25, x1
  407798:	stp	x27, x28, [sp, #80]
  40779c:	str	w3, [sp, #100]
  4077a0:	ldrb	w3, [x19], #1
  4077a4:	cbz	w3, 4077b8 <ferror@plt+0x5188>
  4077a8:	cmp	w3, #0x7f
  4077ac:	b.gt	4079a8 <ferror@plt+0x5378>
  4077b0:	ldrb	w3, [x19], #1
  4077b4:	cbnz	w3, 4077a8 <ferror@plt+0x5178>
  4077b8:	mov	x19, x24
  4077bc:	adrp	x20, 41a000 <ferror@plt+0x179d0>
  4077c0:	add	x20, x20, #0xfe8
  4077c4:	ldrb	w3, [x19], #1
  4077c8:	cbz	w3, 4077e0 <ferror@plt+0x51b0>
  4077cc:	nop
  4077d0:	cmp	w3, #0x7f
  4077d4:	b.gt	4079c8 <ferror@plt+0x5398>
  4077d8:	ldrb	w3, [x19], #1
  4077dc:	cbnz	w3, 4077d0 <ferror@plt+0x51a0>
  4077e0:	ldr	x22, [x23]
  4077e4:	mov	w5, #0x0                   	// #0
  4077e8:	sxtw	x21, w5
  4077ec:	ldrb	w20, [x22]
  4077f0:	cbz	w20, 4078c0 <ferror@plt+0x5290>
  4077f4:	nop
  4077f8:	add	x1, x25, x21
  4077fc:	mov	x19, #0x0                   	// #0
  407800:	b	407814 <ferror@plt+0x51e4>
  407804:	add	x19, x19, #0x1
  407808:	add	x21, x21, #0x1
  40780c:	ldrb	w20, [x22, x19]
  407810:	cbz	w20, 407998 <ferror@plt+0x5368>
  407814:	ldrb	w4, [x25, x21]
  407818:	add	w2, w19, #0x1
  40781c:	add	x3, x22, x19
  407820:	add	w26, w5, w19
  407824:	cmp	w4, w20
  407828:	add	x28, x1, x19
  40782c:	b.eq	407804 <ferror@plt+0x51d4>  // b.none
  407830:	mov	x1, #0x1                   	// #1
  407834:	mov	x0, #0x418                 	// #1048
  407838:	str	x3, [sp, #104]
  40783c:	bl	402210 <calloc@plt>
  407840:	mov	x1, x23
  407844:	mov	x2, #0x418                 	// #1048
  407848:	mov	x27, x0
  40784c:	add	x19, x19, #0x1
  407850:	bl	401fe0 <memcpy@plt>
  407854:	add	x0, x22, x19
  407858:	bl	402250 <strdup@plt>
  40785c:	mov	x4, x0
  407860:	mov	x2, #0x418                 	// #1048
  407864:	mov	x0, x23
  407868:	mov	w1, #0x0                   	// #0
  40786c:	str	x4, [x27]
  407870:	bl	4021e0 <memset@plt>
  407874:	ldr	x3, [sp, #104]
  407878:	add	x0, x23, w20, sxtw #3
  40787c:	strb	wzr, [x3]
  407880:	str	x22, [x23]
  407884:	strb	w20, [x23, #16]
  407888:	strb	w20, [x23, #17]
  40788c:	str	x27, [x0, #24]
  407890:	ldrb	w19, [x28]
  407894:	cbz	w19, 4078d0 <ferror@plt+0x52a0>
  407898:	add	x0, x23, w19, sxtw #3
  40789c:	sxtw	x20, w19
  4078a0:	ldr	x0, [x0, #24]
  4078a4:	cbz	x0, 4079e8 <ferror@plt+0x53b8>
  4078a8:	mov	x23, x0
  4078ac:	add	w5, w26, #0x1
  4078b0:	sxtw	x21, w5
  4078b4:	ldr	x22, [x23]
  4078b8:	ldrb	w20, [x22]
  4078bc:	cbnz	w20, 4077f8 <ferror@plt+0x51c8>
  4078c0:	add	x28, x25, x21
  4078c4:	mov	w26, w5
  4078c8:	ldrb	w19, [x28]
  4078cc:	cbnz	w19, 407898 <ferror@plt+0x5268>
  4078d0:	ldr	x20, [x23, #8]
  4078d4:	add	x23, x23, #0x8
  4078d8:	cbz	x20, 407934 <ferror@plt+0x5304>
  4078dc:	mov	x21, x20
  4078e0:	mov	w25, #0x1                   	// #1
  4078e4:	nop
  4078e8:	add	x0, x21, #0xc
  4078ec:	mov	x1, x24
  4078f0:	bl	402370 <strcmp@plt>
  4078f4:	cmp	w0, #0x0
  4078f8:	ldr	x21, [x21]
  4078fc:	csel	w19, w19, w25, ne  // ne = any
  407900:	cbnz	x21, 4078e8 <ferror@plt+0x52b8>
  407904:	ldr	w0, [x20, #8]
  407908:	ldr	w1, [sp, #100]
  40790c:	cmp	w1, w0
  407910:	b.ls	407934 <ferror@plt+0x5304>  // b.plast
  407914:	nop
  407918:	mov	x23, x20
  40791c:	ldr	x20, [x20]
  407920:	cbz	x20, 407934 <ferror@plt+0x5304>
  407924:	ldr	w0, [x20, #8]
  407928:	ldr	w1, [sp, #100]
  40792c:	cmp	w1, w0
  407930:	b.hi	407918 <ferror@plt+0x52e8>  // b.pmore
  407934:	mov	x0, x24
  407938:	bl	402020 <strlen@plt>
  40793c:	mov	x21, x0
  407940:	sxtw	x0, w0
  407944:	mov	x1, #0x1                   	// #1
  407948:	add	x0, x0, #0x11
  40794c:	bl	402210 <calloc@plt>
  407950:	add	w2, w21, #0x1
  407954:	mov	x21, x0
  407958:	ldr	w3, [sp, #100]
  40795c:	mov	x1, x24
  407960:	sxtw	x2, w2
  407964:	add	x0, x0, #0xc
  407968:	str	x20, [x21]
  40796c:	str	w3, [x21, #8]
  407970:	bl	401fe0 <memcpy@plt>
  407974:	str	x21, [x23]
  407978:	mov	w0, w19
  40797c:	ldp	x19, x20, [sp, #16]
  407980:	ldp	x21, x22, [sp, #32]
  407984:	ldp	x23, x24, [sp, #48]
  407988:	ldp	x25, x26, [sp, #64]
  40798c:	ldp	x27, x28, [sp, #80]
  407990:	ldp	x29, x30, [sp], #112
  407994:	ret
  407998:	add	w26, w5, w2
  40799c:	sxtw	x21, w26
  4079a0:	add	x28, x25, x21
  4079a4:	b	407890 <ferror@plt+0x5260>
  4079a8:	mov	w2, w3
  4079ac:	mov	x4, x25
  4079b0:	mov	x1, x20
  4079b4:	mov	w0, #0x2                   	// #2
  4079b8:	bl	40a880 <ferror@plt+0x8250>
  4079bc:	ldrb	w3, [x19], #1
  4079c0:	cbnz	w3, 4077a8 <ferror@plt+0x5178>
  4079c4:	b	4077b8 <ferror@plt+0x5188>
  4079c8:	mov	w2, w3
  4079cc:	mov	x4, x24
  4079d0:	mov	x1, x20
  4079d4:	mov	w0, #0x2                   	// #2
  4079d8:	bl	40a880 <ferror@plt+0x8250>
  4079dc:	ldrb	w3, [x19], #1
  4079e0:	cbnz	w3, 4077d0 <ferror@plt+0x51a0>
  4079e4:	b	4077e0 <ferror@plt+0x51b0>
  4079e8:	ldrb	w0, [x23, #16]
  4079ec:	cmp	w0, w19
  4079f0:	b.ls	4079f8 <ferror@plt+0x53c8>  // b.plast
  4079f4:	strb	w19, [x23, #16]
  4079f8:	ldrb	w0, [x23, #17]
  4079fc:	cmp	w0, w19
  407a00:	b.cs	407a08 <ferror@plt+0x53d8>  // b.hs, b.nlast
  407a04:	strb	w19, [x23, #17]
  407a08:	mov	x1, #0x1                   	// #1
  407a0c:	mov	x0, #0x418                 	// #1048
  407a10:	bl	402210 <calloc@plt>
  407a14:	mov	x19, x0
  407a18:	add	x6, x23, x20, lsl #3
  407a1c:	add	x21, x21, #0x1
  407a20:	add	x22, x0, #0x8
  407a24:	add	x0, x25, x21
  407a28:	str	x19, [x6, #24]
  407a2c:	bl	402250 <strdup@plt>
  407a30:	str	x0, [x19]
  407a34:	ldr	x20, [x19, #8]
  407a38:	mov	w1, #0xffffff80            	// #-128
  407a3c:	strb	w1, [x19, #16]
  407a40:	cbz	x20, 407a7c <ferror@plt+0x544c>
  407a44:	mov	x0, x20
  407a48:	ldr	x0, [x0]
  407a4c:	cbnz	x0, 407a48 <ferror@plt+0x5418>
  407a50:	ldr	w0, [x20, #8]
  407a54:	ldr	w1, [sp, #100]
  407a58:	cmp	w1, w0
  407a5c:	b.ls	407a7c <ferror@plt+0x544c>  // b.plast
  407a60:	mov	x22, x20
  407a64:	ldr	x20, [x20]
  407a68:	cbz	x20, 407a7c <ferror@plt+0x544c>
  407a6c:	ldr	w0, [x20, #8]
  407a70:	ldr	w1, [sp, #100]
  407a74:	cmp	w1, w0
  407a78:	b.hi	407a60 <ferror@plt+0x5430>  // b.pmore
  407a7c:	mov	x0, x24
  407a80:	bl	402020 <strlen@plt>
  407a84:	mov	x21, x0
  407a88:	sxtw	x0, w0
  407a8c:	mov	x1, #0x1                   	// #1
  407a90:	add	x0, x0, #0x11
  407a94:	bl	402210 <calloc@plt>
  407a98:	mov	w19, #0x0                   	// #0
  407a9c:	add	w2, w21, #0x1
  407aa0:	mov	x21, x0
  407aa4:	ldr	w3, [sp, #100]
  407aa8:	mov	x1, x24
  407aac:	sxtw	x2, w2
  407ab0:	add	x0, x0, #0xc
  407ab4:	str	x20, [x21]
  407ab8:	str	w3, [x21, #8]
  407abc:	bl	401fe0 <memcpy@plt>
  407ac0:	str	x21, [x22]
  407ac4:	mov	w0, w19
  407ac8:	ldp	x19, x20, [sp, #16]
  407acc:	ldp	x21, x22, [sp, #32]
  407ad0:	ldp	x23, x24, [sp, #48]
  407ad4:	ldp	x25, x26, [sp, #64]
  407ad8:	ldp	x27, x28, [sp, #80]
  407adc:	ldp	x29, x30, [sp], #112
  407ae0:	ret
  407ae4:	nop
  407ae8:	stp	x29, x30, [sp, #-144]!
  407aec:	adrp	x2, 433000 <ferror@plt+0x309d0>
  407af0:	mov	x3, x1
  407af4:	mov	x29, sp
  407af8:	str	x1, [sp, #112]
  407afc:	ldr	x1, [x2, #936]
  407b00:	cmp	x1, x3
  407b04:	b.eq	407cf4 <ferror@plt+0x56c4>  // b.none
  407b08:	mov	x1, #0x1                   	// #1
  407b0c:	stp	x27, x28, [sp, #80]
  407b10:	mov	x27, x0
  407b14:	mov	x0, #0x418                 	// #1048
  407b18:	stp	x19, x20, [sp, #16]
  407b1c:	bl	402210 <calloc@plt>
  407b20:	mov	x19, x0
  407b24:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  407b28:	add	x0, x0, #0x660
  407b2c:	str	x19, [sp, #104]
  407b30:	bl	402250 <strdup@plt>
  407b34:	str	xzr, [sp, #96]
  407b38:	ldr	x1, [x27, #24]
  407b3c:	mov	w2, #0xffffff80            	// #-128
  407b40:	str	x0, [x19]
  407b44:	strb	w2, [x19, #16]
  407b48:	cbz	x1, 407c78 <ferror@plt+0x5648>
  407b4c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  407b50:	add	x0, x0, #0x60
  407b54:	stp	x21, x22, [sp, #32]
  407b58:	stp	x23, x24, [sp, #48]
  407b5c:	stp	x25, x26, [sp, #64]
  407b60:	str	x0, [sp, #120]
  407b64:	nop
  407b68:	ldr	x0, [x27, #16]
  407b6c:	ldr	x1, [sp, #96]
  407b70:	ldr	x23, [x0, x1, lsl #3]
  407b74:	ldr	x24, [x23, #16]
  407b78:	cbnz	x24, 407b80 <ferror@plt+0x5550>
  407b7c:	ldr	x24, [x23, #8]
  407b80:	str	xzr, [sp, #136]
  407b84:	ldr	x22, [x23, #56]
  407b88:	cbz	x22, 407ebc <ferror@plt+0x588c>
  407b8c:	ldr	x20, [x23, #48]
  407b90:	mov	x19, #0x0                   	// #0
  407b94:	mov	x1, x20
  407b98:	add	x2, x20, x22, lsl #3
  407b9c:	ldr	x0, [x1], #8
  407ba0:	bl	4055e8 <ferror@plt+0x2fb8>
  407ba4:	add	x0, x0, #0x1
  407ba8:	cmp	x2, x1
  407bac:	add	x19, x19, x0
  407bb0:	b.ne	407b9c <ferror@plt+0x556c>  // b.any
  407bb4:	cbz	x19, 407ebc <ferror@plt+0x588c>
  407bb8:	lsl	x0, x19, #3
  407bbc:	bl	4021a0 <malloc@plt>
  407bc0:	mov	x21, x0
  407bc4:	cbz	x0, 407c40 <ferror@plt+0x5610>
  407bc8:	mov	x7, #0x0                   	// #0
  407bcc:	mov	x1, #0x0                   	// #0
  407bd0:	ldr	x0, [x20, x7, lsl #3]
  407bd4:	cbz	x1, 407c10 <ferror@plt+0x55e0>
  407bd8:	mov	x3, #0x0                   	// #0
  407bdc:	b	407be8 <ferror@plt+0x55b8>
  407be0:	cmp	x1, x3
  407be4:	b.eq	407d00 <ferror@plt+0x56d0>  // b.none
  407be8:	ldr	x2, [x21, x3, lsl #3]
  407bec:	add	x3, x3, #0x1
  407bf0:	cmp	x0, x2
  407bf4:	b.ne	407be0 <ferror@plt+0x55b0>  // b.any
  407bf8:	add	x7, x7, #0x1
  407bfc:	cmp	x7, x22
  407c00:	b.cs	407d40 <ferror@plt+0x5710>  // b.hs, b.nlast
  407c04:	ldr	x20, [x23, #48]
  407c08:	ldr	x0, [x20, x7, lsl #3]
  407c0c:	cbnz	x1, 407bd8 <ferror@plt+0x55a8>
  407c10:	mov	x2, x21
  407c14:	mov	x4, #0x1                   	// #1
  407c18:	add	x3, sp, #0x88
  407c1c:	mov	x1, x21
  407c20:	str	x4, [sp, #136]
  407c24:	str	x0, [x2]
  407c28:	mov	x2, x19
  407c2c:	bl	405638 <ferror@plt+0x3008>
  407c30:	tbz	w0, #31, 407d2c <ferror@plt+0x56fc>
  407c34:	nop
  407c38:	mov	x0, x21
  407c3c:	bl	4023e0 <free@plt>
  407c40:	mov	w0, #0x3                   	// #3
  407c44:	mov	x2, x24
  407c48:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  407c4c:	add	x1, x1, #0xfb8
  407c50:	bl	40a880 <ferror@plt+0x8250>
  407c54:	ldr	x1, [sp, #96]
  407c58:	ldr	x0, [x27, #24]
  407c5c:	add	x1, x1, #0x1
  407c60:	str	x1, [sp, #96]
  407c64:	cmp	x1, x0
  407c68:	b.cc	407b68 <ferror@plt+0x5538>  // b.lo, b.ul, b.last
  407c6c:	ldp	x21, x22, [sp, #32]
  407c70:	ldp	x23, x24, [sp, #48]
  407c74:	ldp	x25, x26, [sp, #64]
  407c78:	ldp	x19, x1, [sp, #104]
  407c7c:	mov	x0, x19
  407c80:	bl	4065f8 <ferror@plt+0x3fc8>
  407c84:	ldrb	w0, [x19, #16]
  407c88:	add	x20, x19, #0x18
  407c8c:	ldrb	w1, [x19, #17]
  407c90:	and	x19, x0, #0xff
  407c94:	cmp	w0, w1
  407c98:	b.hi	407cbc <ferror@plt+0x568c>  // b.pmore
  407c9c:	ldr	x0, [x20, x19, lsl #3]
  407ca0:	cbz	x0, 407f08 <ferror@plt+0x58d8>
  407ca4:	bl	405728 <ferror@plt+0x30f8>
  407ca8:	add	x19, x19, #0x1
  407cac:	ldr	x0, [sp, #104]
  407cb0:	ldrb	w1, [x0, #17]
  407cb4:	cmp	w1, w19
  407cb8:	b.ge	407c9c <ferror@plt+0x566c>  // b.tcont
  407cbc:	ldr	x0, [sp, #104]
  407cc0:	ldr	x19, [x0, #8]
  407cc4:	cbz	x19, 407cd8 <ferror@plt+0x56a8>
  407cc8:	mov	x0, x19
  407ccc:	ldr	x19, [x19]
  407cd0:	bl	4023e0 <free@plt>
  407cd4:	cbnz	x19, 407cc8 <ferror@plt+0x5698>
  407cd8:	ldr	x19, [sp, #104]
  407cdc:	ldr	x0, [x19]
  407ce0:	bl	4023e0 <free@plt>
  407ce4:	mov	x0, x19
  407ce8:	bl	4023e0 <free@plt>
  407cec:	ldp	x19, x20, [sp, #16]
  407cf0:	ldp	x27, x28, [sp, #80]
  407cf4:	mov	w0, #0x0                   	// #0
  407cf8:	ldp	x29, x30, [sp], #144
  407cfc:	ret
  407d00:	cmp	x1, x19
  407d04:	b.cs	407c38 <ferror@plt+0x5608>  // b.hs, b.nlast
  407d08:	add	x2, x21, x1, lsl #3
  407d0c:	add	x4, x1, #0x1
  407d10:	add	x3, sp, #0x88
  407d14:	mov	x1, x21
  407d18:	str	x4, [sp, #136]
  407d1c:	str	x0, [x2]
  407d20:	mov	x2, x19
  407d24:	bl	405638 <ferror@plt+0x3008>
  407d28:	tbnz	w0, #31, 407c38 <ferror@plt+0x5608>
  407d2c:	ldr	x22, [x23, #56]
  407d30:	add	x7, x7, #0x1
  407d34:	ldr	x1, [sp, #136]
  407d38:	cmp	x7, x22
  407d3c:	b.cc	407c04 <ferror@plt+0x55d4>  // b.lo, b.ul, b.last
  407d40:	adrp	x3, 405000 <ferror@plt+0x29d0>
  407d44:	add	x3, x3, #0x5d0
  407d48:	mov	x2, #0x8                   	// #8
  407d4c:	mov	x0, x21
  407d50:	bl	402110 <qsort@plt>
  407d54:	mov	x0, x24
  407d58:	bl	402020 <strlen@plt>
  407d5c:	ldr	x22, [sp, #136]
  407d60:	mov	x26, x0
  407d64:	add	x0, x0, #0x1
  407d68:	mov	x25, x0
  407d6c:	mov	x28, x0
  407d70:	cbz	x22, 407ecc <ferror@plt+0x589c>
  407d74:	add	x22, x21, x22, lsl #3
  407d78:	mov	x19, x21
  407d7c:	mov	x20, x21
  407d80:	ldr	x1, [x20]
  407d84:	ldr	x0, [x1, #16]
  407d88:	cbz	x0, 407e68 <ferror@plt+0x5838>
  407d8c:	bl	402020 <strlen@plt>
  407d90:	add	x20, x20, #0x8
  407d94:	add	x0, x0, #0x1
  407d98:	cmp	x22, x20
  407d9c:	add	x28, x28, x0
  407da0:	b.ne	407d80 <ferror@plt+0x5750>  // b.any
  407da4:	add	x0, x28, #0x1
  407da8:	bl	4021a0 <malloc@plt>
  407dac:	mov	x20, x0
  407db0:	cbz	x0, 407f2c <ferror@plt+0x58fc>
  407db4:	mov	x1, x24
  407db8:	mov	x2, x26
  407dbc:	bl	401fe0 <memcpy@plt>
  407dc0:	mov	w24, #0x20                  	// #32
  407dc4:	mov	x0, x25
  407dc8:	mov	w1, #0x3a                  	// #58
  407dcc:	strb	w1, [x20, x26]
  407dd0:	ldr	x2, [x19]
  407dd4:	strb	w24, [x20, x0]
  407dd8:	add	x26, x0, #0x1
  407ddc:	ldr	x25, [x2, #16]
  407de0:	mov	x0, x25
  407de4:	cbz	x25, 407e88 <ferror@plt+0x5858>
  407de8:	bl	402020 <strlen@plt>
  407dec:	add	x19, x19, #0x8
  407df0:	mov	x28, x0
  407df4:	mov	x2, x0
  407df8:	mov	x1, x25
  407dfc:	add	x0, x20, x26
  407e00:	bl	401fe0 <memcpy@plt>
  407e04:	cmp	x22, x19
  407e08:	add	x0, x26, x28
  407e0c:	b.ne	407dd0 <ferror@plt+0x57a0>  // b.any
  407e10:	strb	wzr, [x20, x0]
  407e14:	add	x1, x23, #0x78
  407e18:	ldr	x0, [sp, #104]
  407e1c:	mov	x2, x20
  407e20:	ldrh	w3, [x23, #104]
  407e24:	bl	407768 <ferror@plt+0x5138>
  407e28:	cbz	w0, 407e3c <ferror@plt+0x580c>
  407e2c:	ldr	x0, [x27]
  407e30:	add	x0, x0, #0x1, lsl #12
  407e34:	ldrb	w0, [x0, #19]
  407e38:	cbnz	w0, 407f18 <ferror@plt+0x58e8>
  407e3c:	mov	x0, x20
  407e40:	bl	4023e0 <free@plt>
  407e44:	mov	x0, x21
  407e48:	bl	4023e0 <free@plt>
  407e4c:	ldr	x1, [sp, #96]
  407e50:	ldr	x0, [x27, #24]
  407e54:	add	x1, x1, #0x1
  407e58:	str	x1, [sp, #96]
  407e5c:	cmp	x1, x0
  407e60:	b.cc	407b68 <ferror@plt+0x5538>  // b.lo, b.ul, b.last
  407e64:	b	407c6c <ferror@plt+0x563c>
  407e68:	ldr	x0, [x1, #8]
  407e6c:	add	x20, x20, #0x8
  407e70:	bl	402020 <strlen@plt>
  407e74:	add	x0, x0, #0x1
  407e78:	cmp	x20, x22
  407e7c:	add	x28, x28, x0
  407e80:	b.ne	407d80 <ferror@plt+0x5750>  // b.any
  407e84:	b	407da4 <ferror@plt+0x5774>
  407e88:	ldr	x25, [x2, #8]
  407e8c:	add	x19, x19, #0x8
  407e90:	mov	x0, x25
  407e94:	bl	402020 <strlen@plt>
  407e98:	mov	x1, x25
  407e9c:	mov	x25, x0
  407ea0:	mov	x2, x25
  407ea4:	add	x0, x20, x26
  407ea8:	bl	401fe0 <memcpy@plt>
  407eac:	cmp	x19, x22
  407eb0:	add	x0, x25, x26
  407eb4:	b.ne	407dd0 <ferror@plt+0x57a0>  // b.any
  407eb8:	b	407e10 <ferror@plt+0x57e0>
  407ebc:	mov	x0, x24
  407ec0:	bl	402020 <strlen@plt>
  407ec4:	add	x28, x0, #0x1
  407ec8:	mov	x21, #0x0                   	// #0
  407ecc:	add	x0, x28, #0x1
  407ed0:	bl	4021a0 <malloc@plt>
  407ed4:	mov	x20, x0
  407ed8:	cbz	x0, 407f2c <ferror@plt+0x58fc>
  407edc:	mov	x0, x24
  407ee0:	bl	402020 <strlen@plt>
  407ee4:	mov	x19, x0
  407ee8:	mov	x1, x24
  407eec:	mov	x0, x20
  407ef0:	mov	x2, x19
  407ef4:	bl	401fe0 <memcpy@plt>
  407ef8:	mov	w1, #0x3a                  	// #58
  407efc:	add	x0, x19, #0x1
  407f00:	strb	w1, [x20, x19]
  407f04:	b	407e10 <ferror@plt+0x57e0>
  407f08:	add	x19, x19, #0x1
  407f0c:	cmp	w1, w19
  407f10:	b.ge	407c9c <ferror@plt+0x566c>  // b.tcont
  407f14:	b	407cbc <ferror@plt+0x568c>
  407f18:	ldr	x1, [sp, #120]
  407f1c:	mov	x2, x20
  407f20:	mov	w0, #0x4                   	// #4
  407f24:	bl	40a880 <ferror@plt+0x8250>
  407f28:	b	407e3c <ferror@plt+0x580c>
  407f2c:	mov	x0, x21
  407f30:	bl	4023e0 <free@plt>
  407f34:	mov	w0, #0x3                   	// #3
  407f38:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  407f3c:	add	x1, x1, #0x38
  407f40:	bl	40a880 <ferror@plt+0x8250>
  407f44:	b	407e4c <ferror@plt+0x581c>
  407f48:	mov	x12, #0x1060                	// #4192
  407f4c:	sub	sp, sp, x12
  407f50:	stp	x29, x30, [sp]
  407f54:	mov	x29, sp
  407f58:	stp	x23, x24, [sp, #48]
  407f5c:	mov	x24, x0
  407f60:	mov	x0, #0x418                 	// #1048
  407f64:	stp	x27, x28, [sp, #80]
  407f68:	mov	x27, x1
  407f6c:	mov	x1, #0x1                   	// #1
  407f70:	stp	x19, x20, [sp, #16]
  407f74:	bl	402210 <calloc@plt>
  407f78:	mov	x23, x0
  407f7c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  407f80:	add	x0, x0, #0x660
  407f84:	bl	402250 <strdup@plt>
  407f88:	ldr	x1, [x24, #24]
  407f8c:	mov	w2, #0xffffff80            	// #-128
  407f90:	str	x0, [x23]
  407f94:	strb	w2, [x23, #16]
  407f98:	cbz	x1, 408080 <ferror@plt+0x5a50>
  407f9c:	stp	x21, x22, [sp, #32]
  407fa0:	adrp	x22, 419000 <ferror@plt+0x169d0>
  407fa4:	add	x22, x22, #0x780
  407fa8:	stp	x25, x26, [sp, #64]
  407fac:	mov	x25, #0x0                   	// #0
  407fb0:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  407fb4:	ldr	x0, [x24, #16]
  407fb8:	add	x26, x26, #0xa0
  407fbc:	ldr	x21, [x0, x25, lsl #3]
  407fc0:	ldr	x19, [x21, #32]
  407fc4:	b	408000 <ferror@plt+0x59d0>
  407fc8:	ldrh	w3, [x21, #104]
  407fcc:	mov	x2, x20
  407fd0:	add	x1, sp, #0x60
  407fd4:	mov	x0, x23
  407fd8:	bl	407768 <ferror@plt+0x5138>
  407fdc:	cbz	w0, 407ff0 <ferror@plt+0x59c0>
  407fe0:	ldr	x0, [x24]
  407fe4:	add	x0, x0, #0x1, lsl #12
  407fe8:	ldrb	w0, [x0, #19]
  407fec:	cbnz	w0, 408108 <ferror@plt+0x5ad8>
  407ff0:	ldr	x19, [x19]
  407ff4:	ldr	x0, [x21, #32]
  407ff8:	cmp	x19, x0
  407ffc:	b.eq	408068 <ferror@plt+0x5a38>  // b.none
  408000:	mov	x0, x19
  408004:	cbz	x19, 408068 <ferror@plt+0x5a38>
  408008:	bl	414348 <ferror@plt+0x11d18>
  40800c:	mov	x20, x0
  408010:	mov	x0, x19
  408014:	bl	414360 <ferror@plt+0x11d30>
  408018:	mov	x1, x22
  40801c:	mov	x28, x0
  408020:	mov	x0, x20
  408024:	bl	402370 <strcmp@plt>
  408028:	cbnz	w0, 407ff0 <ferror@plt+0x59c0>
  40802c:	add	x20, x21, #0x78
  408030:	add	x1, sp, #0x60
  408034:	mov	x0, x28
  408038:	mov	x2, #0x0                   	// #0
  40803c:	bl	40bcf8 <ferror@plt+0x96c8>
  408040:	tbz	w0, #31, 407fc8 <ferror@plt+0x5998>
  408044:	mov	w0, #0x4                   	// #4
  408048:	mov	x2, x28
  40804c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408050:	add	x1, x1, #0x80
  408054:	bl	40a880 <ferror@plt+0x8250>
  408058:	ldr	x19, [x19]
  40805c:	ldr	x0, [x21, #32]
  408060:	cmp	x19, x0
  408064:	b.ne	408000 <ferror@plt+0x59d0>  // b.any
  408068:	ldr	x0, [x24, #24]
  40806c:	add	x25, x25, #0x1
  408070:	cmp	x25, x0
  408074:	b.cc	407fb0 <ferror@plt+0x5980>  // b.lo, b.ul, b.last
  408078:	ldp	x21, x22, [sp, #32]
  40807c:	ldp	x25, x26, [sp, #64]
  408080:	mov	x1, x27
  408084:	mov	x0, x23
  408088:	bl	4065f8 <ferror@plt+0x3fc8>
  40808c:	ldrb	w0, [x23, #16]
  408090:	add	x20, x23, #0x18
  408094:	ldrb	w1, [x23, #17]
  408098:	and	x19, x0, #0xff
  40809c:	cmp	w0, w1
  4080a0:	b.hi	4080c0 <ferror@plt+0x5a90>  // b.pmore
  4080a4:	ldr	x0, [x20, x19, lsl #3]
  4080a8:	cbz	x0, 408120 <ferror@plt+0x5af0>
  4080ac:	bl	405728 <ferror@plt+0x30f8>
  4080b0:	add	x19, x19, #0x1
  4080b4:	ldrb	w1, [x23, #17]
  4080b8:	cmp	w1, w19
  4080bc:	b.ge	4080a4 <ferror@plt+0x5a74>  // b.tcont
  4080c0:	ldr	x19, [x23, #8]
  4080c4:	cbz	x19, 4080d8 <ferror@plt+0x5aa8>
  4080c8:	mov	x0, x19
  4080cc:	ldr	x19, [x19]
  4080d0:	bl	4023e0 <free@plt>
  4080d4:	cbnz	x19, 4080c8 <ferror@plt+0x5a98>
  4080d8:	ldr	x0, [x23]
  4080dc:	bl	4023e0 <free@plt>
  4080e0:	mov	x0, x23
  4080e4:	bl	4023e0 <free@plt>
  4080e8:	mov	w0, #0x0                   	// #0
  4080ec:	mov	x12, #0x1060                	// #4192
  4080f0:	ldp	x29, x30, [sp]
  4080f4:	ldp	x19, x20, [sp, #16]
  4080f8:	ldp	x23, x24, [sp, #48]
  4080fc:	ldp	x27, x28, [sp, #80]
  408100:	add	sp, sp, x12
  408104:	ret
  408108:	mov	x3, x20
  40810c:	add	x2, sp, #0x60
  408110:	mov	x1, x26
  408114:	mov	w0, #0x4                   	// #4
  408118:	bl	40a880 <ferror@plt+0x8250>
  40811c:	b	407ff0 <ferror@plt+0x59c0>
  408120:	add	x19, x19, #0x1
  408124:	cmp	w1, w19
  408128:	b.ge	4080a4 <ferror@plt+0x5a74>  // b.tcont
  40812c:	b	4080c0 <ferror@plt+0x5a90>
  408130:	adrp	x2, 433000 <ferror@plt+0x309d0>
  408134:	ldr	x2, [x2, #936]
  408138:	cmp	x2, x1
  40813c:	b.eq	408144 <ferror@plt+0x5b14>  // b.none
  408140:	b	407f48 <ferror@plt+0x5918>
  408144:	mov	w0, #0x0                   	// #0
  408148:	ret
  40814c:	nop
  408150:	mov	x12, #0x2040                	// #8256
  408154:	sub	sp, sp, x12
  408158:	stp	x29, x30, [sp]
  40815c:	mov	x29, sp
  408160:	ldr	x0, [x0]
  408164:	str	x23, [sp, #48]
  408168:	mov	x23, x1
  40816c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408170:	add	x0, x0, #0x8
  408174:	add	x1, x1, #0xc0
  408178:	bl	406928 <ferror@plt+0x42f8>
  40817c:	cbz	x0, 4082a8 <ferror@plt+0x5c78>
  408180:	mov	x1, #0x1                   	// #1
  408184:	stp	x19, x20, [sp, #16]
  408188:	adrp	x19, 41c000 <ferror@plt+0x199d0>
  40818c:	stp	x21, x22, [sp, #32]
  408190:	mov	x21, x0
  408194:	mov	x0, #0x418                 	// #1048
  408198:	bl	402210 <calloc@plt>
  40819c:	mov	x20, x0
  4081a0:	add	x19, x19, #0x660
  4081a4:	adrp	x22, 41b000 <ferror@plt+0x189d0>
  4081a8:	mov	x0, x19
  4081ac:	add	x22, x22, #0xd0
  4081b0:	bl	402250 <strdup@plt>
  4081b4:	str	x0, [x20]
  4081b8:	mov	w1, #0xffffff80            	// #-128
  4081bc:	strb	w1, [x20, #16]
  4081c0:	mov	x2, x21
  4081c4:	add	x0, sp, #0x40
  4081c8:	mov	w1, #0x1000                	// #4096
  4081cc:	bl	4025f0 <fgets@plt>
  4081d0:	cbz	x0, 40822c <ferror@plt+0x5bfc>
  4081d4:	bl	402390 <__ctype_b_loc@plt>
  4081d8:	mov	x3, x0
  4081dc:	ldrb	w4, [sp, #64]
  4081e0:	mov	x1, #0x1040                	// #4160
  4081e4:	add	x0, sp, #0x40
  4081e8:	add	x1, sp, x1
  4081ec:	ldr	x3, [x3]
  4081f0:	mov	x2, #0x0                   	// #0
  4081f4:	ldrh	w3, [x3, x4, lsl #1]
  4081f8:	tbz	w3, #10, 4082c0 <ferror@plt+0x5c90>
  4081fc:	bl	40be98 <ferror@plt+0x9868>
  408200:	mov	x0, #0x1040                	// #4160
  408204:	mov	w3, #0x0                   	// #0
  408208:	add	x1, sp, x0
  40820c:	mov	x2, x19
  408210:	mov	x0, x20
  408214:	bl	407768 <ferror@plt+0x5138>
  408218:	mov	x2, x21
  40821c:	add	x0, sp, #0x40
  408220:	mov	w1, #0x1000                	// #4096
  408224:	bl	4025f0 <fgets@plt>
  408228:	cbnz	x0, 4081d4 <ferror@plt+0x5ba4>
  40822c:	mov	x1, x23
  408230:	mov	x0, x20
  408234:	bl	4065f8 <ferror@plt+0x3fc8>
  408238:	add	x22, x20, #0x18
  40823c:	ldrb	w0, [x20, #16]
  408240:	ldrb	w1, [x20, #17]
  408244:	and	x19, x0, #0xff
  408248:	cmp	w1, w0
  40824c:	b.cc	40826c <ferror@plt+0x5c3c>  // b.lo, b.ul, b.last
  408250:	ldr	x0, [x22, x19, lsl #3]
  408254:	cbz	x0, 4082d4 <ferror@plt+0x5ca4>
  408258:	bl	405728 <ferror@plt+0x30f8>
  40825c:	add	x19, x19, #0x1
  408260:	ldrb	w1, [x20, #17]
  408264:	cmp	w1, w19
  408268:	b.ge	408250 <ferror@plt+0x5c20>  // b.tcont
  40826c:	ldr	x19, [x20, #8]
  408270:	cbz	x19, 408288 <ferror@plt+0x5c58>
  408274:	nop
  408278:	mov	x0, x19
  40827c:	ldr	x19, [x19]
  408280:	bl	4023e0 <free@plt>
  408284:	cbnz	x19, 408278 <ferror@plt+0x5c48>
  408288:	ldr	x0, [x20]
  40828c:	bl	4023e0 <free@plt>
  408290:	mov	x0, x20
  408294:	bl	4023e0 <free@plt>
  408298:	mov	x0, x21
  40829c:	bl	402160 <fclose@plt>
  4082a0:	ldp	x19, x20, [sp, #16]
  4082a4:	ldp	x21, x22, [sp, #32]
  4082a8:	mov	w0, #0x0                   	// #0
  4082ac:	mov	x12, #0x2040                	// #8256
  4082b0:	ldp	x29, x30, [sp]
  4082b4:	ldr	x23, [sp, #48]
  4082b8:	add	sp, sp, x12
  4082bc:	ret
  4082c0:	mov	x2, x0
  4082c4:	mov	x1, x22
  4082c8:	mov	w0, #0x3                   	// #3
  4082cc:	bl	40a880 <ferror@plt+0x8250>
  4082d0:	b	4081c0 <ferror@plt+0x5b90>
  4082d4:	add	x19, x19, #0x1
  4082d8:	cmp	w1, w19
  4082dc:	b.ge	408250 <ferror@plt+0x5c20>  // b.tcont
  4082e0:	b	40826c <ferror@plt+0x5c3c>
  4082e4:	nop
  4082e8:	adrp	x2, 433000 <ferror@plt+0x309d0>
  4082ec:	ldr	x2, [x2, #936]
  4082f0:	cmp	x2, x1
  4082f4:	b.eq	4082fc <ferror@plt+0x5ccc>  // b.none
  4082f8:	b	408150 <ferror@plt+0x5b20>
  4082fc:	mov	w0, #0x0                   	// #0
  408300:	ret
  408304:	nop
  408308:	sub	sp, sp, #0x490
  40830c:	adrp	x2, 433000 <ferror@plt+0x309d0>
  408310:	mov	x3, #0x400                 	// #1024
  408314:	stp	x29, x30, [sp]
  408318:	mov	x29, sp
  40831c:	ldr	x2, [x2, #936]
  408320:	stp	x21, x22, [sp, #32]
  408324:	stp	x23, x24, [sp, #48]
  408328:	add	x23, sp, #0x90
  40832c:	cmp	x2, x1
  408330:	stp	x23, x3, [sp, #120]
  408334:	strb	wzr, [sp, #136]
  408338:	b.eq	408518 <ferror@plt+0x5ee8>  // b.none
  40833c:	stp	x25, x26, [sp, #64]
  408340:	mov	x26, x1
  408344:	mov	x1, #0x1                   	// #1
  408348:	mov	x25, x0
  40834c:	mov	x0, #0x418                 	// #1048
  408350:	stp	x19, x20, [sp, #16]
  408354:	add	x24, sp, #0x78
  408358:	str	x27, [sp, #80]
  40835c:	bl	402210 <calloc@plt>
  408360:	mov	x22, x0
  408364:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  408368:	add	x0, x0, #0x660
  40836c:	bl	402250 <strdup@plt>
  408370:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  408374:	add	x2, x2, #0xf8
  408378:	mov	x4, x0
  40837c:	mov	w3, #0xffffff80            	// #-128
  408380:	ldr	x0, [x25, #64]
  408384:	adrp	x27, 41b000 <ferror@plt+0x189d0>
  408388:	ldr	w5, [x2]
  40838c:	add	x1, sp, #0x68
  408390:	ldur	w2, [x2, #3]
  408394:	add	x27, x27, #0x100
  408398:	str	w5, [sp, #144]
  40839c:	str	x4, [x22]
  4083a0:	strb	w3, [x22, #16]
  4083a4:	stur	w2, [sp, #147]
  4083a8:	bl	40bb10 <ferror@plt+0x94e0>
  4083ac:	nop
  4083b0:	add	x2, sp, #0x60
  4083b4:	add	x0, sp, #0x68
  4083b8:	mov	x1, #0x0                   	// #0
  4083bc:	bl	40bb20 <ferror@plt+0x94f0>
  4083c0:	tst	w0, #0xff
  4083c4:	b.eq	408468 <ferror@plt+0x5e38>  // b.none
  4083c8:	ldr	x19, [sp, #96]
  4083cc:	add	x21, x19, #0x10
  4083d0:	ldr	x1, [x19]
  4083d4:	mov	x0, x21
  4083d8:	cbz	x1, 4083b0 <ferror@plt+0x5d80>
  4083dc:	bl	402020 <strlen@plt>
  4083e0:	mov	x20, x0
  4083e4:	add	x1, x20, #0x8
  4083e8:	mov	x0, x24
  4083ec:	bl	40bbc8 <ferror@plt+0x9598>
  4083f0:	add	x2, x20, #0x1
  4083f4:	mov	x1, x21
  4083f8:	tbnz	w0, #31, 408540 <ferror@plt+0x5f10>
  4083fc:	ldr	x0, [sp, #120]
  408400:	add	x0, x0, #0x7
  408404:	bl	401fe0 <memcpy@plt>
  408408:	ldr	x3, [x19]
  40840c:	mov	x1, x23
  408410:	mov	x0, x22
  408414:	add	x2, x3, #0x78
  408418:	ldrh	w3, [x3, #104]
  40841c:	bl	407768 <ferror@plt+0x5138>
  408420:	cbz	w0, 4083b0 <ferror@plt+0x5d80>
  408424:	ldr	x0, [x25]
  408428:	add	x0, x0, #0x1, lsl #12
  40842c:	ldrb	w0, [x0, #19]
  408430:	cbz	w0, 4083b0 <ferror@plt+0x5d80>
  408434:	ldr	x3, [x19]
  408438:	mov	x2, x23
  40843c:	mov	x1, x27
  408440:	mov	w0, #0x4                   	// #4
  408444:	add	x3, x3, #0x78
  408448:	bl	40a880 <ferror@plt+0x8250>
  40844c:	add	x2, sp, #0x60
  408450:	add	x0, sp, #0x68
  408454:	mov	x1, #0x0                   	// #0
  408458:	bl	40bb20 <ferror@plt+0x94f0>
  40845c:	tst	w0, #0xff
  408460:	b.ne	4083c8 <ferror@plt+0x5d98>  // b.any
  408464:	nop
  408468:	mov	x1, x26
  40846c:	mov	x0, x22
  408470:	mov	w21, #0x0                   	// #0
  408474:	bl	4065f8 <ferror@plt+0x3fc8>
  408478:	ldrb	w0, [x22, #16]
  40847c:	add	x20, x22, #0x18
  408480:	ldrb	w1, [x22, #17]
  408484:	and	x19, x0, #0xff
  408488:	cmp	w0, w1
  40848c:	b.hi	4084ac <ferror@plt+0x5e7c>  // b.pmore
  408490:	ldr	x0, [x20, x19, lsl #3]
  408494:	cbz	x0, 408508 <ferror@plt+0x5ed8>
  408498:	bl	405728 <ferror@plt+0x30f8>
  40849c:	add	x19, x19, #0x1
  4084a0:	ldrb	w1, [x22, #17]
  4084a4:	cmp	w1, w19
  4084a8:	b.ge	408490 <ferror@plt+0x5e60>  // b.tcont
  4084ac:	ldr	x19, [x22, #8]
  4084b0:	cbz	x19, 4084c8 <ferror@plt+0x5e98>
  4084b4:	nop
  4084b8:	mov	x0, x19
  4084bc:	ldr	x19, [x19]
  4084c0:	bl	4023e0 <free@plt>
  4084c4:	cbnz	x19, 4084b8 <ferror@plt+0x5e88>
  4084c8:	ldr	x0, [x22]
  4084cc:	bl	4023e0 <free@plt>
  4084d0:	mov	x0, x22
  4084d4:	bl	4023e0 <free@plt>
  4084d8:	cbnz	w21, 408548 <ferror@plt+0x5f18>
  4084dc:	mov	x0, x24
  4084e0:	ldp	x19, x20, [sp, #16]
  4084e4:	ldp	x25, x26, [sp, #64]
  4084e8:	ldr	x27, [sp, #80]
  4084ec:	bl	40bc60 <ferror@plt+0x9630>
  4084f0:	mov	w0, w21
  4084f4:	ldp	x29, x30, [sp]
  4084f8:	ldp	x21, x22, [sp, #32]
  4084fc:	ldp	x23, x24, [sp, #48]
  408500:	add	sp, sp, #0x490
  408504:	ret
  408508:	add	x19, x19, #0x1
  40850c:	cmp	w1, w19
  408510:	b.ge	408490 <ferror@plt+0x5e60>  // b.tcont
  408514:	b	4084ac <ferror@plt+0x5e7c>
  408518:	add	x24, sp, #0x78
  40851c:	mov	w21, #0x0                   	// #0
  408520:	mov	x0, x24
  408524:	bl	40bc60 <ferror@plt+0x9630>
  408528:	mov	w0, w21
  40852c:	ldp	x29, x30, [sp]
  408530:	ldp	x21, x22, [sp, #32]
  408534:	ldp	x23, x24, [sp, #48]
  408538:	add	sp, sp, #0x490
  40853c:	ret
  408540:	mov	w21, #0xfffffff4            	// #-12
  408544:	b	408478 <ferror@plt+0x5e48>
  408548:	neg	w0, w21
  40854c:	bl	402270 <strerror@plt>
  408550:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408554:	mov	x2, x0
  408558:	add	x1, x1, #0x120
  40855c:	mov	w0, #0x3                   	// #3
  408560:	bl	40a880 <ferror@plt+0x8250>
  408564:	mov	x0, x24
  408568:	ldp	x19, x20, [sp, #16]
  40856c:	ldp	x25, x26, [sp, #64]
  408570:	ldr	x27, [sp, #80]
  408574:	bl	40bc60 <ferror@plt+0x9630>
  408578:	mov	w0, w21
  40857c:	ldp	x29, x30, [sp]
  408580:	ldp	x21, x22, [sp, #32]
  408584:	ldp	x23, x24, [sp, #48]
  408588:	add	sp, sp, #0x490
  40858c:	ret
  408590:	stp	x29, x30, [sp, #-48]!
  408594:	mov	x29, sp
  408598:	stp	x19, x20, [sp, #16]
  40859c:	mov	x20, x0
  4085a0:	mov	x0, #0x1e                  	// #30
  4085a4:	str	x21, [sp, #32]
  4085a8:	bl	4021a0 <malloc@plt>
  4085ac:	cbz	x0, 40860c <ferror@plt+0x5fdc>
  4085b0:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4085b4:	add	x4, x4, #0x140
  4085b8:	mov	x19, x0
  4085bc:	add	x21, x0, #0x10
  4085c0:	ldr	x0, [x20, #64]
  4085c4:	mov	x1, x21
  4085c8:	ldr	x2, [x4]
  4085cc:	stp	xzr, xzr, [x19]
  4085d0:	ldur	x3, [x4, #6]
  4085d4:	str	x2, [x19, #16]
  4085d8:	stur	x3, [x21, #6]
  4085dc:	mov	x2, x19
  4085e0:	bl	40b2d8 <ferror@plt+0x8ca8>
  4085e4:	tbnz	w0, #31, 408720 <ferror@plt+0x60f0>
  4085e8:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  4085ec:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4085f0:	mov	x3, x21
  4085f4:	mov	x2, x19
  4085f8:	add	x5, x5, #0x660
  4085fc:	add	x1, x1, #0xd50
  408600:	mov	x4, #0x0                   	// #0
  408604:	mov	w0, #0x7                   	// #7
  408608:	bl	40a880 <ferror@plt+0x8250>
  40860c:	mov	x0, #0x26                  	// #38
  408610:	bl	4021a0 <malloc@plt>
  408614:	mov	x19, x0
  408618:	cbz	x0, 408674 <ferror@plt+0x6044>
  40861c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  408620:	add	x2, x2, #0x150
  408624:	add	x21, x0, #0x10
  408628:	mov	x1, x21
  40862c:	ldp	x4, x5, [x2]
  408630:	stp	x4, x5, [x0, #16]
  408634:	ldur	x3, [x2, #14]
  408638:	mov	x2, x0
  40863c:	ldr	x0, [x20, #64]
  408640:	stp	xzr, xzr, [x19]
  408644:	stur	x3, [x19, #30]
  408648:	bl	40b2d8 <ferror@plt+0x8ca8>
  40864c:	tbnz	w0, #31, 40872c <ferror@plt+0x60fc>
  408650:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  408654:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408658:	mov	x3, x21
  40865c:	mov	x2, x19
  408660:	add	x5, x5, #0x660
  408664:	add	x1, x1, #0xd50
  408668:	mov	x4, #0x0                   	// #0
  40866c:	mov	w0, #0x7                   	// #7
  408670:	bl	40a880 <ferror@plt+0x8250>
  408674:	ldr	x2, [x20]
  408678:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40867c:	ldr	x0, [x20, #64]
  408680:	add	x2, x2, #0x1, lsl #12
  408684:	add	x1, x1, #0x139
  408688:	adrp	x19, 41b000 <ferror@plt+0x189d0>
  40868c:	add	x19, x19, #0x138
  408690:	ldrb	w2, [x2, #16]
  408694:	cmp	w2, #0x54
  408698:	csel	x1, x19, x1, ne  // ne = any
  40869c:	bl	40b728 <ferror@plt+0x90f8>
  4086a0:	cbz	x0, 4086b4 <ferror@plt+0x6084>
  4086a4:	ldp	x19, x20, [sp, #16]
  4086a8:	ldr	x21, [sp, #32]
  4086ac:	ldp	x29, x30, [sp], #48
  4086b0:	ret
  4086b4:	mov	x0, #0x15                  	// #21
  4086b8:	bl	4021a0 <malloc@plt>
  4086bc:	mov	x21, x0
  4086c0:	cbz	x0, 4086a4 <ferror@plt+0x6074>
  4086c4:	ldr	w3, [x19]
  4086c8:	mov	x2, x0
  4086cc:	ldr	x0, [x20, #64]
  4086d0:	add	x20, x21, #0x10
  4086d4:	str	w3, [x21, #16]
  4086d8:	mov	x1, x20
  4086dc:	ldrb	w3, [x19, #4]
  4086e0:	stp	xzr, xzr, [x21]
  4086e4:	strb	w3, [x20, #4]
  4086e8:	bl	40b2d8 <ferror@plt+0x8ca8>
  4086ec:	tbnz	w0, #31, 408738 <ferror@plt+0x6108>
  4086f0:	mov	x3, x20
  4086f4:	mov	x2, x21
  4086f8:	ldp	x19, x20, [sp, #16]
  4086fc:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  408700:	ldr	x21, [sp, #32]
  408704:	add	x5, x5, #0x660
  408708:	ldp	x29, x30, [sp], #48
  40870c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408710:	mov	x4, #0x0                   	// #0
  408714:	add	x1, x1, #0xd50
  408718:	mov	w0, #0x7                   	// #7
  40871c:	b	40a880 <ferror@plt+0x8250>
  408720:	mov	x0, x19
  408724:	bl	4023e0 <free@plt>
  408728:	b	40860c <ferror@plt+0x5fdc>
  40872c:	mov	x0, x19
  408730:	bl	4023e0 <free@plt>
  408734:	b	408674 <ferror@plt+0x6044>
  408738:	mov	x0, x21
  40873c:	ldp	x19, x20, [sp, #16]
  408740:	ldr	x21, [sp, #32]
  408744:	ldp	x29, x30, [sp], #48
  408748:	b	4023e0 <free@plt>
  40874c:	nop
  408750:	mov	x12, #0x3b60                	// #15200
  408754:	sub	sp, sp, x12
  408758:	mov	x2, #0x1030                	// #4144
  40875c:	stp	x29, x30, [sp]
  408760:	mov	x29, sp
  408764:	stp	x19, x20, [sp, #16]
  408768:	mov	x20, x1
  40876c:	mov	w1, #0x0                   	// #0
  408770:	stp	x21, x22, [sp, #32]
  408774:	mov	w21, w0
  408778:	adrp	x22, 41c000 <ferror@plt+0x199d0>
  40877c:	add	x0, sp, #0x330
  408780:	add	x22, x22, #0xb0
  408784:	stp	x23, x24, [sp, #48]
  408788:	adrp	x24, 41c000 <ferror@plt+0x199d0>
  40878c:	adrp	x23, 41b000 <ferror@plt+0x189d0>
  408790:	add	x24, x24, #0x310
  408794:	add	x23, x23, #0xe88
  408798:	stp	x25, x26, [sp, #64]
  40879c:	mov	w26, #0x0                   	// #0
  4087a0:	mov	w25, #0x0                   	// #0
  4087a4:	stp	x27, x28, [sp, #80]
  4087a8:	mov	x28, #0x0                   	// #0
  4087ac:	mov	x27, #0x0                   	// #0
  4087b0:	str	xzr, [sp, #200]
  4087b4:	bl	4021e0 <memset@plt>
  4087b8:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  4087bc:	add	x0, x0, #0x1d0
  4087c0:	str	wzr, [sp, #104]
  4087c4:	stp	xzr, xzr, [sp, #112]
  4087c8:	stp	xzr, x0, [sp, #128]
  4087cc:	stp	xzr, xzr, [sp, #224]
  4087d0:	stp	xzr, xzr, [sp, #240]
  4087d4:	stp	xzr, xzr, [sp, #256]
  4087d8:	stp	xzr, xzr, [sp, #272]
  4087dc:	str	xzr, [sp, #288]
  4087e0:	mov	x7, #0x1360                	// #4960
  4087e4:	mov	x3, x22
  4087e8:	add	x4, sp, x7
  4087ec:	mov	x2, x24
  4087f0:	mov	x1, x20
  4087f4:	mov	w0, w21
  4087f8:	str	wzr, [sp, #4960]
  4087fc:	bl	402350 <getopt_long@plt>
  408800:	mov	w19, w0
  408804:	cmn	w0, #0x1
  408808:	b.eq	408a58 <ferror@plt+0x6428>  // b.none
  40880c:	sub	w0, w0, #0x3f
  408810:	cmp	w0, #0x38
  408814:	b.hi	4089f8 <ferror@plt+0x63c8>  // b.pmore
  408818:	ldrh	w0, [x23, w0, uxtw #1]
  40881c:	adr	x1, 408828 <ferror@plt+0x61f8>
  408820:	add	x0, x1, w0, sxth #2
  408824:	br	x0
  408828:	mov	w25, #0x1                   	// #1
  40882c:	b	4087e0 <ferror@plt+0x61b0>
  408830:	mov	w26, #0x1                   	// #1
  408834:	b	4087e0 <ferror@plt+0x61b0>
  408838:	ldr	x1, [x0]
  40883c:	str	x1, [sp, #4936]
  408840:	bl	4023e0 <free@plt>
  408844:	ldr	x0, [sp, #4936]
  408848:	cbnz	x0, 408838 <ferror@plt+0x6208>
  40884c:	ldr	x0, [sp, #4944]
  408850:	cbz	x0, 408884 <ferror@plt+0x6254>
  408854:	nop
  408858:	ldr	x1, [x0]
  40885c:	str	x1, [sp, #4944]
  408860:	bl	4023e0 <free@plt>
  408864:	ldr	x0, [sp, #4944]
  408868:	cbnz	x0, 408858 <ferror@plt+0x6228>
  40886c:	ldr	x0, [sp, #4952]
  408870:	cbz	x0, 40888c <ferror@plt+0x625c>
  408874:	nop
  408878:	ldr	x1, [x0]
  40887c:	str	x1, [sp, #4952]
  408880:	bl	4023e0 <free@plt>
  408884:	ldr	x0, [sp, #4952]
  408888:	cbnz	x0, 408878 <ferror@plt+0x6248>
  40888c:	mov	w20, #0x1                   	// #1
  408890:	mov	x0, x28
  408894:	bl	4023e0 <free@plt>
  408898:	mov	x0, x27
  40889c:	bl	4023e0 <free@plt>
  4088a0:	mov	w0, w20
  4088a4:	mov	x12, #0x3b60                	// #15200
  4088a8:	ldp	x29, x30, [sp]
  4088ac:	ldp	x19, x20, [sp, #16]
  4088b0:	ldp	x21, x22, [sp, #32]
  4088b4:	ldp	x23, x24, [sp, #48]
  4088b8:	ldp	x25, x26, [sp, #64]
  4088bc:	ldp	x27, x28, [sp, #80]
  4088c0:	add	sp, sp, x12
  4088c4:	ret
  4088c8:	mov	x3, #0x1060                	// #4192
  4088cc:	add	x1, sp, x3
  4088d0:	mov	w0, #0x1                   	// #1
  4088d4:	strb	w0, [x1, #739]
  4088d8:	b	4087e0 <ferror@plt+0x61b0>
  4088dc:	adrp	x1, 433000 <ferror@plt+0x309d0>
  4088e0:	ldr	w0, [x1, #864]
  4088e4:	add	w0, w0, #0x1
  4088e8:	str	w0, [x1, #864]
  4088ec:	b	4087e0 <ferror@plt+0x61b0>
  4088f0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  4088f4:	ldr	x0, [x0, #936]
  4088f8:	str	x0, [sp, #112]
  4088fc:	b	4087e0 <ferror@plt+0x61b0>
  408900:	ldr	w0, [sp, #4960]
  408904:	cmp	w0, #0x0
  408908:	b.le	408a44 <ferror@plt+0x6414>
  40890c:	sbfiz	x2, x0, #5, #32
  408910:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408914:	mov	w0, #0x4                   	// #4
  408918:	add	x1, x1, #0x1b0
  40891c:	ldr	x2, [x22, x2]
  408920:	bl	40a880 <ferror@plt+0x8250>
  408924:	b	4087e0 <ferror@plt+0x61b0>
  408928:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40892c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  408930:	mov	w20, #0x0                   	// #0
  408934:	add	x0, x0, #0x1f0
  408938:	ldr	x1, [x1, #944]
  40893c:	bl	402560 <printf@plt>
  408940:	b	408890 <ferror@plt+0x6260>
  408944:	mov	x5, #0x1060                	// #4192
  408948:	add	x1, sp, x5
  40894c:	mov	w0, #0x1                   	// #1
  408950:	strb	w0, [x1, #738]
  408954:	b	4087e0 <ferror@plt+0x61b0>
  408958:	cbz	x27, 408964 <ferror@plt+0x6334>
  40895c:	mov	x0, x27
  408960:	bl	4023e0 <free@plt>
  408964:	adrp	x0, 433000 <ferror@plt+0x309d0>
  408968:	ldr	x0, [x0, #920]
  40896c:	bl	40c338 <ferror@plt+0x9d08>
  408970:	mov	x27, x0
  408974:	b	4087e0 <ferror@plt+0x61b0>
  408978:	adrp	x0, 418000 <ferror@plt+0x159d0>
  40897c:	add	x0, x0, #0x840
  408980:	bl	402310 <puts@plt>
  408984:	mov	w20, #0x0                   	// #0
  408988:	adrp	x0, 418000 <ferror@plt+0x159d0>
  40898c:	add	x0, x0, #0x850
  408990:	bl	402310 <puts@plt>
  408994:	b	408890 <ferror@plt+0x6260>
  408998:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40899c:	mov	x6, #0x1060                	// #4192
  4089a0:	add	x2, sp, x6
  4089a4:	mov	w1, #0x1                   	// #1
  4089a8:	ldr	x0, [x0, #920]
  4089ac:	str	x0, [sp, #120]
  4089b0:	strb	w1, [x2, #737]
  4089b4:	b	4087e0 <ferror@plt+0x61b0>
  4089b8:	ldr	w0, [sp, #104]
  4089bc:	add	w19, w0, #0x2
  4089c0:	mov	x0, x28
  4089c4:	sbfiz	x19, x19, #3, #32
  4089c8:	mov	x1, x19
  4089cc:	bl	402230 <realloc@plt>
  4089d0:	cbz	x0, 40a6a4 <ferror@plt+0x8074>
  4089d4:	add	x19, x0, x19
  4089d8:	adrp	x1, 433000 <ferror@plt+0x309d0>
  4089dc:	ldr	w2, [sp, #104]
  4089e0:	mov	x28, x0
  4089e4:	ldr	x0, [x1, #920]
  4089e8:	add	w2, w2, #0x1
  4089ec:	stp	x0, xzr, [x19, #-16]
  4089f0:	str	w2, [sp, #104]
  4089f4:	b	4087e0 <ferror@plt+0x61b0>
  4089f8:	mov	w2, w19
  4089fc:	adrp	x1, 418000 <ferror@plt+0x159d0>
  408a00:	mov	w0, #0x3                   	// #3
  408a04:	add	x1, x1, #0xc38
  408a08:	bl	40a880 <ferror@plt+0x8250>
  408a0c:	b	408844 <ferror@plt+0x6214>
  408a10:	adrp	x0, 433000 <ferror@plt+0x309d0>
  408a14:	ldr	x0, [x0, #920]
  408a18:	ldrb	w1, [x0, #1]
  408a1c:	cbnz	w1, 409f5c <ferror@plt+0x792c>
  408a20:	mov	x4, #0x1060                	// #4192
  408a24:	add	x1, sp, x4
  408a28:	ldrb	w0, [x0]
  408a2c:	strb	w0, [x1, #736]
  408a30:	b	4087e0 <ferror@plt+0x61b0>
  408a34:	adrp	x0, 433000 <ferror@plt+0x309d0>
  408a38:	ldr	x0, [x0, #920]
  408a3c:	str	x0, [sp, #128]
  408a40:	b	4087e0 <ferror@plt+0x61b0>
  408a44:	ldr	x1, [sp, #136]
  408a48:	mov	w2, w19
  408a4c:	mov	w0, #0x4                   	// #4
  408a50:	bl	40a880 <ferror@plt+0x8250>
  408a54:	b	4087e0 <ferror@plt+0x61b0>
  408a58:	adrp	x24, 433000 <ferror@plt+0x309d0>
  408a5c:	ldr	w0, [x24, #928]
  408a60:	cmp	w0, w21
  408a64:	b.lt	408d90 <ferror@plt+0x6760>  // b.tstop
  408a68:	add	x0, sp, #0x1a8
  408a6c:	bl	402590 <uname@plt>
  408a70:	tbnz	w0, #31, 409efc <ferror@plt+0x78cc>
  408a74:	add	x4, sp, #0x22a
  408a78:	str	x4, [sp, #816]
  408a7c:	cmp	x27, #0x0
  408a80:	add	x22, sp, #0x338
  408a84:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  408a88:	add	x3, x3, #0x660
  408a8c:	csel	x3, x3, x27, eq  // eq = none
  408a90:	mov	x1, #0x1000                	// #4096
  408a94:	mov	x0, x22
  408a98:	adrp	x2, 419000 <ferror@plt+0x169d0>
  408a9c:	add	x2, x2, #0x488
  408aa0:	bl	402150 <snprintf@plt>
  408aa4:	ldr	w1, [x24, #928]
  408aa8:	sxtw	x0, w0
  408aac:	str	x0, [sp, #4920]
  408ab0:	cmp	w1, w21
  408ab4:	csinc	w25, w25, wzr, ne  // ne = any
  408ab8:	cbz	w26, 408dcc <ferror@plt+0x679c>
  408abc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  408ac0:	ldr	x1, [sp, #112]
  408ac4:	ldr	x0, [x0, #936]
  408ac8:	cmp	x0, x1
  408acc:	b.eq	408dd4 <ferror@plt+0x67a4>  // b.none
  408ad0:	mov	x0, x22
  408ad4:	bl	4020d0 <opendir@plt>
  408ad8:	mov	x23, x0
  408adc:	cbz	x0, 409f34 <ferror@plt+0x7904>
  408ae0:	bl	402490 <dirfd@plt>
  408ae4:	mov	w1, w0
  408ae8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  408aec:	add	x3, sp, #0x128
  408af0:	add	x2, x2, #0x600
  408af4:	mov	w4, #0x0                   	// #0
  408af8:	mov	w0, #0x0                   	// #0
  408afc:	bl	402620 <__fxstatat@plt>
  408b00:	cbnz	w0, 40959c <ferror@plt+0x6f6c>
  408b04:	mov	x0, x22
  408b08:	bl	402020 <strlen@plt>
  408b0c:	mov	x30, #0x1360                	// #4960
  408b10:	mov	x1, x22
  408b14:	mov	x22, x0
  408b18:	add	x0, sp, x30
  408b1c:	mov	x2, x22
  408b20:	bl	401fe0 <memcpy@plt>
  408b24:	mov	x0, #0x1360                	// #4960
  408b28:	add	x3, sp, x0
  408b2c:	ldr	x1, [sp, #384]
  408b30:	add	x2, x22, #0x1
  408b34:	mov	w0, #0x2f                  	// #47
  408b38:	strb	w0, [x3, x22]
  408b3c:	mov	x0, x23
  408b40:	strb	wzr, [x3, x2]
  408b44:	bl	405808 <ferror@plt+0x31d8>
  408b48:	mov	w22, w0
  408b4c:	mov	x0, x23
  408b50:	bl	402260 <closedir@plt>
  408b54:	cmp	w22, #0x1
  408b58:	b.eq	408dd4 <ferror@plt+0x67a4>  // b.none
  408b5c:	add	x22, sp, #0x338
  408b60:	add	x1, sp, #0xc8
  408b64:	mov	x0, x22
  408b68:	bl	40cb30 <ferror@plt+0xa500>
  408b6c:	mov	x23, x0
  408b70:	cbz	x0, 4095cc <ferror@plt+0x6f9c>
  408b74:	adrp	x1, 433000 <ferror@plt+0x309d0>
  408b78:	add	x22, sp, #0xe0
  408b7c:	ldr	w1, [x1, #864]
  408b80:	bl	40a9b8 <ferror@plt+0x8388>
  408b84:	add	x0, sp, #0x330
  408b88:	mov	x1, #0x80                  	// #128
  408b8c:	stp	x0, x23, [sp, #224]
  408b90:	add	x0, x22, #0x10
  408b94:	bl	40afe8 <ferror@plt+0x89b8>
  408b98:	mov	x1, #0x0                   	// #0
  408b9c:	mov	w0, #0x200                 	// #512
  408ba0:	bl	40b1a0 <ferror@plt+0x8b70>
  408ba4:	str	x0, [sp, #272]
  408ba8:	cbz	x0, 409034 <ferror@plt+0x6a04>
  408bac:	mov	x1, #0x0                   	// #0
  408bb0:	mov	w0, #0x200                 	// #512
  408bb4:	bl	40b1a0 <ferror@plt+0x8b70>
  408bb8:	str	x0, [sp, #280]
  408bbc:	cbz	x0, 409904 <ferror@plt+0x72d4>
  408bc0:	adrp	x1, 405000 <ferror@plt+0x29d0>
  408bc4:	mov	w0, #0x800                 	// #2048
  408bc8:	add	x1, x1, #0x7b8
  408bcc:	bl	40b1a0 <ferror@plt+0x8b70>
  408bd0:	str	x0, [sp, #288]
  408bd4:	cbz	x0, 40a108 <ferror@plt+0x7ad8>
  408bd8:	ldr	x0, [sp, #120]
  408bdc:	cbz	x0, 408e38 <ferror@plt+0x6808>
  408be0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  408be4:	add	x1, x1, #0x470
  408be8:	bl	402190 <fopen@plt>
  408bec:	str	x0, [sp, #136]
  408bf0:	cbz	x0, 40a088 <ferror@plt+0x7a58>
  408bf4:	ldr	x2, [sp, #120]
  408bf8:	mov	w0, #0x7                   	// #7
  408bfc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408c00:	adrp	x23, 41b000 <ferror@plt+0x189d0>
  408c04:	add	x1, x1, #0x690
  408c08:	add	x23, x23, #0x6a8
  408c0c:	str	wzr, [sp, #104]
  408c10:	bl	40a880 <ferror@plt+0x8250>
  408c14:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  408c18:	add	x0, x0, #0x6b0
  408c1c:	str	x0, [sp, #144]
  408c20:	ldr	x2, [sp, #136]
  408c24:	mov	x18, #0x1360                	// #4960
  408c28:	mov	w1, #0x2800                	// #10240
  408c2c:	add	x0, sp, x18
  408c30:	bl	4025f0 <fgets@plt>
  408c34:	cbz	x0, 408ce0 <ferror@plt+0x66b0>
  408c38:	mov	x1, x23
  408c3c:	mov	x25, #0x1360                	// #4960
  408c40:	add	x0, sp, x25
  408c44:	bl	402010 <strtok@plt>
  408c48:	mov	x1, x23
  408c4c:	mov	x25, x0
  408c50:	mov	x0, #0x0                   	// #0
  408c54:	bl	402010 <strtok@plt>
  408c58:	mov	x1, x23
  408c5c:	str	x0, [sp, #128]
  408c60:	mov	x0, #0x0                   	// #0
  408c64:	bl	402010 <strtok@plt>
  408c68:	ldr	w2, [sp, #104]
  408c6c:	cmp	x25, #0x0
  408c70:	ldr	x1, [sp, #128]
  408c74:	add	w2, w2, #0x1
  408c78:	str	w2, [sp, #104]
  408c7c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  408c80:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  408c84:	b.eq	408c20 <ferror@plt+0x65f0>  // b.none
  408c88:	ldr	x1, [sp, #144]
  408c8c:	bl	402370 <strcmp@plt>
  408c90:	cbnz	w0, 408c20 <ferror@plt+0x65f0>
  408c94:	add	x1, sp, #0x128
  408c98:	mov	x0, x25
  408c9c:	mov	w2, #0x10                  	// #16
  408ca0:	bl	402420 <strtoull@plt>
  408ca4:	ldr	x1, [sp, #296]
  408ca8:	mov	x3, x0
  408cac:	ldrb	w0, [x1]
  408cb0:	cbnz	w0, 4093f0 <ferror@plt+0x6dc0>
  408cb4:	ldr	x2, [sp, #128]
  408cb8:	add	x1, x22, #0x40
  408cbc:	mov	x0, x22
  408cc0:	mov	x4, #0x0                   	// #0
  408cc4:	bl	406820 <ferror@plt+0x41f0>
  408cc8:	ldr	x2, [sp, #136]
  408ccc:	mov	x18, #0x1360                	// #4960
  408cd0:	mov	w1, #0x2800                	// #10240
  408cd4:	add	x0, sp, x18
  408cd8:	bl	4025f0 <fgets@plt>
  408cdc:	cbnz	x0, 408c38 <ferror@plt+0x6608>
  408ce0:	mov	x0, x22
  408ce4:	bl	408590 <ferror@plt+0x5f60>
  408ce8:	ldr	x2, [sp, #120]
  408cec:	mov	w0, #0x7                   	// #7
  408cf0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408cf4:	add	x1, x1, #0x6e0
  408cf8:	bl	40a880 <ferror@plt+0x8250>
  408cfc:	ldr	x0, [sp, #136]
  408d00:	bl	402160 <fclose@plt>
  408d04:	cbnz	w26, 409410 <ferror@plt+0x6de0>
  408d08:	ldr	w0, [x24, #928]
  408d0c:	cmp	w21, w0
  408d10:	b.le	4091f0 <ferror@plt+0x6bc0>
  408d14:	sxtw	x24, w0
  408d18:	mvn	w0, w0
  408d1c:	add	w21, w0, w21
  408d20:	add	x23, x24, #0x1
  408d24:	add	x23, x21, x23
  408d28:	b	408d60 <ferror@plt+0x6730>
  408d2c:	ldr	x0, [sp, #232]
  408d30:	mov	x2, #0x1360                	// #4960
  408d34:	mov	x1, x21
  408d38:	add	x2, sp, x2
  408d3c:	bl	4117f8 <ferror@plt+0xf1c8>
  408d40:	tbnz	w0, #31, 409f70 <ferror@plt+0x7940>
  408d44:	ldr	x1, [sp, #4960]
  408d48:	mov	x0, x22
  408d4c:	bl	405d20 <ferror@plt+0x36f0>
  408d50:	tbnz	w0, #31, 409f94 <ferror@plt+0x7964>
  408d54:	add	x24, x24, #0x1
  408d58:	cmp	x23, x24
  408d5c:	b.eq	4091f0 <ferror@plt+0x6bc0>  // b.none
  408d60:	ldr	x21, [x20, x24, lsl #3]
  408d64:	ldrb	w0, [x21]
  408d68:	cmp	w0, #0x2f
  408d6c:	b.eq	408d2c <ferror@plt+0x66fc>  // b.none
  408d70:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408d74:	mov	x2, x21
  408d78:	add	x1, x1, #0x9e8
  408d7c:	mov	w0, #0x2                   	// #2
  408d80:	bl	40a880 <ferror@plt+0x8250>
  408d84:	mov	x0, x22
  408d88:	bl	407450 <ferror@plt+0x4e20>
  408d8c:	b	408844 <ferror@plt+0x6214>
  408d90:	ldr	x0, [x20, w0, sxtw #3]
  408d94:	mov	x2, #0x1360                	// #4960
  408d98:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408d9c:	add	x3, sp, x2
  408da0:	add	x1, x1, #0x5c8
  408da4:	add	x2, sp, #0x1a8
  408da8:	bl	4024f0 <__isoc99_sscanf@plt>
  408dac:	cmp	w0, #0x2
  408db0:	b.ne	409018 <ferror@plt+0x69e8>  // b.any
  408db4:	ldr	w0, [x24, #928]
  408db8:	add	w1, w0, #0x1
  408dbc:	ldr	x4, [x20, w0, sxtw #3]
  408dc0:	str	w1, [x24, #928]
  408dc4:	str	x4, [sp, #816]
  408dc8:	b	408a7c <ferror@plt+0x644c>
  408dcc:	mov	w26, w25
  408dd0:	b	408b5c <ferror@plt+0x652c>
  408dd4:	add	x22, sp, #0xe0
  408dd8:	mov	w20, #0x0                   	// #0
  408ddc:	mov	x0, x22
  408de0:	bl	407450 <ferror@plt+0x4e20>
  408de4:	ldr	x0, [sp, #4936]
  408de8:	cbz	x0, 408e14 <ferror@plt+0x67e4>
  408dec:	nop
  408df0:	ldr	x1, [x0]
  408df4:	str	x1, [sp, #4936]
  408df8:	bl	4023e0 <free@plt>
  408dfc:	ldr	x0, [sp, #4936]
  408e00:	cbnz	x0, 408df0 <ferror@plt+0x67c0>
  408e04:	b	408e14 <ferror@plt+0x67e4>
  408e08:	ldr	x1, [x0]
  408e0c:	str	x1, [sp, #4944]
  408e10:	bl	4023e0 <free@plt>
  408e14:	ldr	x0, [sp, #4944]
  408e18:	cbnz	x0, 408e08 <ferror@plt+0x67d8>
  408e1c:	b	408e2c <ferror@plt+0x67fc>
  408e20:	ldr	x1, [x0]
  408e24:	str	x1, [sp, #4952]
  408e28:	bl	4023e0 <free@plt>
  408e2c:	ldr	x0, [sp, #4952]
  408e30:	cbnz	x0, 408e20 <ferror@plt+0x67f0>
  408e34:	b	408890 <ferror@plt+0x6260>
  408e38:	ldr	x0, [sp, #128]
  408e3c:	cbz	x0, 409ecc <ferror@plt+0x789c>
  408e40:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  408e44:	add	x2, x2, #0xe70
  408e48:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  408e4c:	add	x1, x1, #0x470
  408e50:	ldr	x3, [x2]
  408e54:	str	x3, [sp, #296]
  408e58:	ldur	w2, [x2, #7]
  408e5c:	add	x3, sp, #0x200
  408e60:	stur	w2, [x3, #-209]
  408e64:	bl	402190 <fopen@plt>
  408e68:	mov	x25, x0
  408e6c:	cbz	x0, 40a138 <ferror@plt+0x7b08>
  408e70:	ldr	x2, [sp, #128]
  408e74:	mov	w0, #0x7                   	// #7
  408e78:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408e7c:	add	x1, x1, #0x730
  408e80:	mov	w23, #0x0                   	// #0
  408e84:	bl	40a880 <ferror@plt+0x8250>
  408e88:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408e8c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  408e90:	add	x1, x1, #0x748
  408e94:	add	x0, x0, #0x660
  408e98:	stp	x1, x0, [sp, #136]
  408e9c:	nop
  408ea0:	mov	x15, #0x1360                	// #4960
  408ea4:	mov	x2, x25
  408ea8:	add	x0, sp, x15
  408eac:	mov	w1, #0x2800                	// #10240
  408eb0:	bl	4025f0 <fgets@plt>
  408eb4:	cbz	x0, 408fd4 <ferror@plt+0x69a4>
  408eb8:	mov	x17, #0x1360                	// #4960
  408ebc:	mov	w1, #0x20                  	// #32
  408ec0:	add	x0, sp, x17
  408ec4:	add	w23, w23, #0x1
  408ec8:	bl	402410 <strchr@plt>
  408ecc:	cbz	x0, 408ffc <ferror@plt+0x69cc>
  408ed0:	add	x0, x0, #0x1
  408ed4:	mov	w1, #0x20                  	// #32
  408ed8:	bl	402410 <strchr@plt>
  408edc:	cbz	x0, 408ffc <ferror@plt+0x69cc>
  408ee0:	ldr	x3, [sp, #224]
  408ee4:	add	x1, sp, #0x128
  408ee8:	ldrb	w4, [x0, #1]
  408eec:	mov	x2, #0xa                   	// #10
  408ef0:	add	x3, x3, #0x1, lsl #12
  408ef4:	ldrb	w3, [x3, #16]
  408ef8:	cmp	w4, w3
  408efc:	cinc	x3, x0, eq  // eq = none
  408f00:	add	x3, x3, #0x1
  408f04:	str	x3, [sp, #104]
  408f08:	mov	x0, x3
  408f0c:	bl	4021c0 <strncmp@plt>
  408f10:	cbnz	w0, 408ea0 <ferror@plt+0x6870>
  408f14:	ldr	x3, [sp, #104]
  408f18:	mov	w1, #0xa                   	// #10
  408f1c:	mov	x0, x3
  408f20:	bl	402410 <strchr@plt>
  408f24:	ldr	x3, [sp, #104]
  408f28:	cbz	x0, 408f30 <ferror@plt+0x6900>
  408f2c:	strb	wzr, [x0]
  408f30:	add	x1, x3, #0xa
  408f34:	str	x1, [sp, #120]
  408f38:	mov	x0, x1
  408f3c:	bl	402020 <strlen@plt>
  408f40:	add	x2, x0, #0x1
  408f44:	add	x0, x0, #0x11
  408f48:	str	x2, [sp, #104]
  408f4c:	bl	4021a0 <malloc@plt>
  408f50:	mov	x4, x0
  408f54:	cbz	x0, 408ea0 <ferror@plt+0x6870>
  408f58:	ldr	x2, [sp, #104]
  408f5c:	add	x3, x0, #0x10
  408f60:	ldr	x1, [sp, #120]
  408f64:	stp	xzr, xzr, [x4]
  408f68:	mov	x0, x3
  408f6c:	str	x4, [sp, #104]
  408f70:	bl	401fe0 <memcpy@plt>
  408f74:	mov	x3, x0
  408f78:	mov	x1, x0
  408f7c:	ldr	x4, [sp, #104]
  408f80:	str	x3, [sp, #104]
  408f84:	ldr	x0, [sp, #288]
  408f88:	mov	x2, x4
  408f8c:	str	x4, [sp, #120]
  408f90:	bl	40b2d8 <ferror@plt+0x8ca8>
  408f94:	ldr	x3, [sp, #104]
  408f98:	ldr	x4, [sp, #120]
  408f9c:	tbnz	w0, #31, 40a0d4 <ferror@plt+0x7aa4>
  408fa0:	ldr	x5, [sp, #144]
  408fa4:	mov	x2, x4
  408fa8:	mov	w0, #0x7                   	// #7
  408fac:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408fb0:	mov	x4, #0x0                   	// #0
  408fb4:	add	x1, x1, #0xd50
  408fb8:	bl	40a880 <ferror@plt+0x8250>
  408fbc:	mov	x15, #0x1360                	// #4960
  408fc0:	mov	x2, x25
  408fc4:	add	x0, sp, x15
  408fc8:	mov	w1, #0x2800                	// #10240
  408fcc:	bl	4025f0 <fgets@plt>
  408fd0:	cbnz	x0, 408eb8 <ferror@plt+0x6888>
  408fd4:	mov	x0, x22
  408fd8:	bl	408590 <ferror@plt+0x5f60>
  408fdc:	ldr	x2, [sp, #128]
  408fe0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408fe4:	add	x1, x1, #0x768
  408fe8:	mov	w0, #0x7                   	// #7
  408fec:	bl	40a880 <ferror@plt+0x8250>
  408ff0:	mov	x0, x25
  408ff4:	bl	402160 <fclose@plt>
  408ff8:	b	408d04 <ferror@plt+0x66d4>
  408ffc:	ldp	x2, x1, [sp, #128]
  409000:	mov	x16, #0x1360                	// #4960
  409004:	mov	w3, w23
  409008:	add	x4, sp, x16
  40900c:	mov	w0, #0x3                   	// #3
  409010:	bl	40a880 <ferror@plt+0x8250>
  409014:	b	408ea0 <ferror@plt+0x6870>
  409018:	ldrsw	x2, [x24, #928]
  40901c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409020:	mov	w0, #0x3                   	// #3
  409024:	add	x1, x1, #0x5d0
  409028:	ldr	x2, [x20, x2, lsl #3]
  40902c:	bl	40a880 <ferror@plt+0x8250>
  409030:	b	408844 <ferror@plt+0x6214>
  409034:	bl	402580 <__errno_location@plt>
  409038:	ldr	w25, [x0]
  40903c:	neg	w25, w25
  409040:	tbz	w25, #31, 408bd8 <ferror@plt+0x65a8>
  409044:	neg	w0, w25
  409048:	bl	402270 <strerror@plt>
  40904c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409050:	mov	x2, x0
  409054:	add	x1, x1, #0x660
  409058:	mov	w0, #0x2                   	// #2
  40905c:	bl	40a880 <ferror@plt+0x8250>
  409060:	mov	x0, x23
  409064:	bl	40d5d0 <ferror@plt+0xafa0>
  409068:	b	408844 <ferror@plt+0x6214>
  40906c:	ldr	x0, [sp, #208]
  409070:	cbz	x0, 4091ac <ferror@plt+0x6b7c>
  409074:	mov	x11, #0x1350                	// #4944
  409078:	add	x25, sp, x11
  40907c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  409080:	add	x0, x1, #0x470
  409084:	str	xzr, [sp, #104]
  409088:	str	x0, [sp, #152]
  40908c:	nop
  409090:	ldr	x2, [sp, #104]
  409094:	adrp	x21, 41b000 <ferror@plt+0x189d0>
  409098:	ldr	x0, [sp, #216]
  40909c:	add	x21, x21, #0x880
  4090a0:	ldr	x1, [sp, #152]
  4090a4:	ldr	x0, [x0, x2, lsl #3]
  4090a8:	str	x0, [sp, #128]
  4090ac:	str	wzr, [sp, #196]
  4090b0:	add	x0, x0, #0x18
  4090b4:	str	x0, [sp, #120]
  4090b8:	bl	402190 <fopen@plt>
  4090bc:	mov	x24, x0
  4090c0:	cbnz	x0, 409170 <ferror@plt+0x6b40>
  4090c4:	b	409eb4 <ferror@plt+0x7884>
  4090c8:	ldrb	w1, [x20]
  4090cc:	cmp	w1, #0x23
  4090d0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4090d4:	b.eq	409168 <ferror@plt+0x6b38>  // b.none
  4090d8:	mov	x2, x23
  4090dc:	mov	x1, x21
  4090e0:	bl	402180 <strtok_r@plt>
  4090e4:	mov	x26, x0
  4090e8:	cbz	x0, 409168 <ferror@plt+0x6b38>
  4090ec:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4090f0:	add	x1, x1, #0x888
  4090f4:	bl	402370 <strcmp@plt>
  4090f8:	cbz	w0, 4095ec <ferror@plt+0x6fbc>
  4090fc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409100:	mov	x0, x26
  409104:	add	x1, x1, #0x890
  409108:	bl	402370 <strcmp@plt>
  40910c:	cbz	w0, 409628 <ferror@plt+0x6ff8>
  409110:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409114:	mov	x0, x26
  409118:	add	x1, x1, #0xe08
  40911c:	bl	402370 <strcmp@plt>
  409120:	cbz	w0, 409758 <ferror@plt+0x7128>
  409124:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409128:	mov	x0, x26
  40912c:	add	x1, x1, #0x970
  409130:	bl	402370 <strcmp@plt>
  409134:	cbz	w0, 40914c <ferror@plt+0x6b1c>
  409138:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40913c:	mov	x0, x26
  409140:	add	x1, x1, #0x978
  409144:	bl	402370 <strcmp@plt>
  409148:	cbnz	w0, 409608 <ferror@plt+0x6fd8>
  40914c:	ldr	w3, [sp, #196]
  409150:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409154:	ldr	x2, [sp, #120]
  409158:	mov	x4, x26
  40915c:	add	x1, x1, #0x988
  409160:	mov	w0, #0x6                   	// #6
  409164:	bl	40a880 <ferror@plt+0x8250>
  409168:	mov	x0, x20
  40916c:	bl	4023e0 <free@plt>
  409170:	add	x1, sp, #0xc4
  409174:	mov	x0, x24
  409178:	bl	40c1d0 <ferror@plt+0x9ba0>
  40917c:	mov	x20, x0
  409180:	cbnz	x0, 4090c8 <ferror@plt+0x6a98>
  409184:	mov	x0, x24
  409188:	bl	402160 <fclose@plt>
  40918c:	ldr	x0, [sp, #128]
  409190:	bl	4023e0 <free@plt>
  409194:	ldr	x1, [sp, #104]
  409198:	ldr	x0, [sp, #208]
  40919c:	add	x1, x1, #0x1
  4091a0:	str	x1, [sp, #104]
  4091a4:	cmp	x1, x0
  4091a8:	b.cc	409090 <ferror@plt+0x6a60>  // b.lo, b.ul, b.last
  4091ac:	ldr	x0, [sp, #216]
  4091b0:	bl	4023e0 <free@plt>
  4091b4:	ldr	x0, [sp, #4944]
  4091b8:	cbz	x0, 40a120 <ferror@plt+0x7af0>
  4091bc:	ldr	x1, [sp, #224]
  4091c0:	mov	x0, x22
  4091c4:	add	x1, x1, #0x8
  4091c8:	bl	407340 <ferror@plt+0x4d10>
  4091cc:	tbnz	w0, #31, 40a170 <ferror@plt+0x7b40>
  4091d0:	ldr	x0, [sp, #224]
  4091d4:	ldr	x20, [x0, #4136]
  4091d8:	cbz	x20, 4091f0 <ferror@plt+0x6bc0>
  4091dc:	add	x1, x20, #0x10
  4091e0:	mov	x0, x22
  4091e4:	bl	407340 <ferror@plt+0x4d10>
  4091e8:	ldr	x20, [x20]
  4091ec:	cbnz	x20, 4091dc <ferror@plt+0x6bac>
  4091f0:	ldr	x0, [sp, #280]
  4091f4:	add	x23, sp, #0x128
  4091f8:	add	x20, x22, #0x10
  4091fc:	mov	x1, #0x1360                	// #4960
  409200:	add	x1, sp, x1
  409204:	bl	40bb10 <ferror@plt+0x94e0>
  409208:	b	409224 <ferror@plt+0x6bf4>
  40920c:	ldr	x1, [sp, #296]
  409210:	mov	x0, x20
  409214:	ldr	x2, [sp, #248]
  409218:	strh	w2, [x1, #104]
  40921c:	bl	40b028 <ferror@plt+0x89f8>
  409220:	tbnz	w0, #31, 40a068 <ferror@plt+0x7a38>
  409224:	mov	x2, x23
  409228:	mov	x1, #0x0                   	// #0
  40922c:	mov	x0, #0x1360                	// #4960
  409230:	add	x0, sp, x0
  409234:	bl	40bb20 <ferror@plt+0x94f0>
  409238:	tst	w0, #0xff
  40923c:	b.ne	40920c <ferror@plt+0x6bdc>  // b.any
  409240:	ldr	x0, [sp, #224]
  409244:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  409248:	add	x25, x25, #0xa00
  40924c:	mov	x1, x25
  409250:	add	x0, x0, #0x8
  409254:	bl	406928 <ferror@plt+0x42f8>
  409258:	mov	x21, x0
  40925c:	cbz	x0, 4092d0 <ferror@plt+0x6ca0>
  409260:	mov	x0, #0x135f                	// #4959
  409264:	add	x24, sp, x0
  409268:	mov	w20, #0x0                   	// #0
  40926c:	nop
  409270:	mov	x26, #0x1360                	// #4960
  409274:	mov	x2, x21
  409278:	add	x0, sp, x26
  40927c:	mov	w1, #0x1000                	// #4096
  409280:	bl	4025f0 <fgets@plt>
  409284:	cbz	x0, 409fc0 <ferror@plt+0x7990>
  409288:	mov	x30, #0x1360                	// #4960
  40928c:	add	w20, w20, #0x1
  409290:	add	x0, sp, x30
  409294:	bl	402020 <strlen@plt>
  409298:	cbz	x0, 409270 <ferror@plt+0x6c40>
  40929c:	ldrb	w0, [x24, x0]
  4092a0:	cmp	w0, #0xa
  4092a4:	b.eq	409270 <ferror@plt+0x6c40>  // b.none
  4092a8:	ldr	x2, [sp, #224]
  4092ac:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4092b0:	mov	w4, w20
  4092b4:	mov	x3, x25
  4092b8:	add	x1, x1, #0xa10
  4092bc:	add	x2, x2, #0x8
  4092c0:	mov	w0, #0x3                   	// #3
  4092c4:	bl	40a880 <ferror@plt+0x8250>
  4092c8:	mov	x0, x21
  4092cc:	bl	402160 <fclose@plt>
  4092d0:	ldr	x2, [sp, #248]
  4092d4:	mov	w0, #0x7                   	// #7
  4092d8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4092dc:	add	x1, x1, #0xa38
  4092e0:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  4092e4:	add	x21, x22, #0x40
  4092e8:	bl	40a880 <ferror@plt+0x8250>
  4092ec:	ldp	x24, x20, [sp, #240]
  4092f0:	add	x0, x26, #0xad8
  4092f4:	str	x0, [sp, #120]
  4092f8:	add	x0, x24, x20, lsl #3
  4092fc:	str	x0, [sp, #104]
  409300:	cmp	x24, x0
  409304:	b.cc	409368 <ferror@plt+0x6d38>  // b.lo, b.ul, b.last
  409308:	b	409920 <ferror@plt+0x72f0>
  40930c:	cmn	w0, #0x2
  409310:	ldr	x26, [x20, #8]
  409314:	b.eq	4093d8 <ferror@plt+0x6da8>  // b.none
  409318:	neg	w0, w0
  40931c:	bl	402270 <strerror@plt>
  409320:	ldr	x1, [sp, #120]
  409324:	mov	x3, x0
  409328:	mov	x2, x26
  40932c:	mov	w0, #0x3                   	// #3
  409330:	bl	40a880 <ferror@plt+0x8250>
  409334:	mov	x1, x20
  409338:	add	x24, x24, #0x8
  40933c:	ldr	x0, [x1], #32
  409340:	bl	4143b8 <ferror@plt+0x11d88>
  409344:	mov	x1, x20
  409348:	ldr	x0, [x1], #40
  40934c:	bl	414cd8 <ferror@plt+0x126a8>
  409350:	ldr	x0, [x20]
  409354:	bl	4120b0 <ferror@plt+0xfa80>
  409358:	str	xzr, [x20]
  40935c:	ldr	x0, [sp, #104]
  409360:	cmp	x0, x24
  409364:	b.ls	40991c <ferror@plt+0x72ec>  // b.plast
  409368:	ldr	x20, [x24]
  40936c:	mov	x15, #0x1360                	// #4960
  409370:	add	x1, sp, x15
  409374:	ldr	x0, [x20]
  409378:	str	xzr, [sp, #4960]
  40937c:	bl	414a78 <ferror@plt+0x12448>
  409380:	tbnz	w0, #31, 40930c <ferror@plt+0x6cdc>
  409384:	ldr	x26, [sp, #4960]
  409388:	mov	x0, x26
  40938c:	nop
  409390:	cbz	x26, 4093d0 <ferror@plt+0x6da0>
  409394:	mov	x0, x26
  409398:	bl	4149f8 <ferror@plt+0x123c8>
  40939c:	mov	x25, x0
  4093a0:	mov	x0, x26
  4093a4:	bl	414a18 <ferror@plt+0x123e8>
  4093a8:	mov	x3, x0
  4093ac:	mov	x4, x20
  4093b0:	mov	x2, x25
  4093b4:	mov	x1, x21
  4093b8:	mov	x0, x22
  4093bc:	bl	406820 <ferror@plt+0x41f0>
  4093c0:	ldr	x26, [x26]
  4093c4:	ldr	x0, [sp, #4960]
  4093c8:	cmp	x26, x0
  4093cc:	b.ne	409390 <ferror@plt+0x6d60>  // b.any
  4093d0:	bl	414a38 <ferror@plt+0x12408>
  4093d4:	b	409334 <ferror@plt+0x6d04>
  4093d8:	mov	x2, x26
  4093dc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4093e0:	mov	w0, #0x7                   	// #7
  4093e4:	add	x1, x1, #0xab8
  4093e8:	bl	40a880 <ferror@plt+0x8250>
  4093ec:	b	409334 <ferror@plt+0x6d04>
  4093f0:	ldr	w3, [sp, #104]
  4093f4:	mov	x4, x25
  4093f8:	ldr	x2, [sp, #120]
  4093fc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409400:	mov	w0, #0x3                   	// #3
  409404:	add	x1, x1, #0x6b8
  409408:	bl	40a880 <ferror@plt+0x8250>
  40940c:	b	408c20 <ferror@plt+0x65f0>
  409410:	cmp	x28, #0x0
  409414:	adrp	x26, 433000 <ferror@plt+0x309d0>
  409418:	add	x26, x26, #0x340
  40941c:	stp	xzr, xzr, [sp, #208]
  409420:	csel	x0, x26, x28, eq  // eq = none
  409424:	add	x23, sp, #0x128
  409428:	ldr	x20, [x0], #8
  40942c:	str	x0, [sp, #104]
  409430:	cbz	x20, 4091ac <ferror@plt+0x6b7c>
  409434:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  409438:	add	x25, x25, #0x800
  40943c:	b	409464 <ferror@plt+0x6e34>
  409440:	mov	x2, x20
  409444:	add	x1, sp, #0xd0
  409448:	add	x0, sp, #0xd8
  40944c:	mov	x3, #0x0                   	// #0
  409450:	bl	405b28 <ferror@plt+0x34f8>
  409454:	ldr	x0, [sp, #104]
  409458:	ldr	x20, [x0], #8
  40945c:	str	x0, [sp, #104]
  409460:	cbz	x20, 40906c <ferror@plt+0x6a3c>
  409464:	mov	x2, x23
  409468:	mov	x1, x20
  40946c:	mov	w0, #0x0                   	// #0
  409470:	bl	4025b0 <__xstat@plt>
  409474:	cbnz	w0, 40956c <ferror@plt+0x6f3c>
  409478:	ldr	w0, [sp, #312]
  40947c:	and	w0, w0, #0xf000
  409480:	cmp	w0, #0x4, lsl #12
  409484:	b.ne	409440 <ferror@plt+0x6e10>  // b.any
  409488:	mov	x0, x20
  40948c:	bl	4020d0 <opendir@plt>
  409490:	mov	x21, x0
  409494:	cbz	x0, 40a6c4 <ferror@plt+0x8094>
  409498:	adrp	x24, 41b000 <ferror@plt+0x189d0>
  40949c:	bl	402220 <readdir@plt>
  4094a0:	add	x24, x24, #0x7f8
  4094a4:	cbnz	x0, 409500 <ferror@plt+0x6ed0>
  4094a8:	b	40954c <ferror@plt+0x6f1c>
  4094ac:	mov	x0, x21
  4094b0:	bl	402490 <dirfd@plt>
  4094b4:	mov	x12, #0x1360                	// #4960
  4094b8:	mov	w1, w0
  4094bc:	add	x3, sp, x12
  4094c0:	mov	x2, x26
  4094c4:	mov	w4, #0x0                   	// #0
  4094c8:	mov	w0, #0x0                   	// #0
  4094cc:	bl	402620 <__fxstatat@plt>
  4094d0:	ldr	w0, [sp, #4976]
  4094d4:	mov	x3, x26
  4094d8:	and	w0, w0, #0xf000
  4094dc:	cmp	w0, #0x4, lsl #12
  4094e0:	b.eq	409584 <ferror@plt+0x6f54>  // b.none
  4094e4:	mov	x2, x20
  4094e8:	add	x1, sp, #0xd0
  4094ec:	add	x0, sp, #0xd8
  4094f0:	bl	405b28 <ferror@plt+0x34f8>
  4094f4:	mov	x0, x21
  4094f8:	bl	402220 <readdir@plt>
  4094fc:	cbz	x0, 40954c <ferror@plt+0x6f1c>
  409500:	ldrb	w1, [x0, #19]
  409504:	add	x26, x0, #0x13
  409508:	cmp	w1, #0x2e
  40950c:	b.eq	4094f4 <ferror@plt+0x6ec4>  // b.none
  409510:	mov	x0, x26
  409514:	bl	402020 <strlen@plt>
  409518:	cmp	x0, #0x5
  40951c:	b.ls	409534 <ferror@plt+0x6f04>  // b.plast
  409520:	sub	x0, x0, #0x5
  409524:	mov	x1, x24
  409528:	add	x0, x26, x0
  40952c:	bl	402370 <strcmp@plt>
  409530:	cbz	w0, 4094ac <ferror@plt+0x6e7c>
  409534:	mov	x3, x26
  409538:	mov	x2, x20
  40953c:	mov	x1, x25
  409540:	mov	w0, #0x6                   	// #6
  409544:	bl	40a880 <ferror@plt+0x8250>
  409548:	b	4094f4 <ferror@plt+0x6ec4>
  40954c:	mov	x0, x21
  409550:	bl	402260 <closedir@plt>
  409554:	mov	x2, x20
  409558:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40955c:	mov	w0, #0x7                   	// #7
  409560:	add	x1, x1, #0x7d0
  409564:	bl	40a880 <ferror@plt+0x8250>
  409568:	b	409454 <ferror@plt+0x6e24>
  40956c:	mov	x2, x20
  409570:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409574:	mov	w0, #0x7                   	// #7
  409578:	add	x1, x1, #0x798
  40957c:	bl	40a880 <ferror@plt+0x8250>
  409580:	b	409454 <ferror@plt+0x6e24>
  409584:	mov	x2, x20
  409588:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40958c:	mov	w0, #0x3                   	// #3
  409590:	add	x1, x1, #0x828
  409594:	bl	40a880 <ferror@plt+0x8250>
  409598:	b	4094f4 <ferror@plt+0x6ec4>
  40959c:	bl	402580 <__errno_location@plt>
  4095a0:	mov	x3, x0
  4095a4:	mov	x2, x22
  4095a8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4095ac:	add	x1, x1, #0x610
  4095b0:	mov	w0, #0x3                   	// #3
  4095b4:	ldr	w22, [x3]
  4095b8:	bl	40a880 <ferror@plt+0x8250>
  4095bc:	mov	x0, x23
  4095c0:	neg	w22, w22
  4095c4:	bl	402260 <closedir@plt>
  4095c8:	b	408b54 <ferror@plt+0x6524>
  4095cc:	mov	x2, x22
  4095d0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4095d4:	mov	w0, #0x2                   	// #2
  4095d8:	add	x1, x1, #0x638
  4095dc:	bl	40a880 <ferror@plt+0x8250>
  4095e0:	b	408844 <ferror@plt+0x6214>
  4095e4:	mov	x0, x25
  4095e8:	bl	406720 <ferror@plt+0x40f0>
  4095ec:	mov	x1, x21
  4095f0:	mov	x2, x23
  4095f4:	mov	x0, #0x0                   	// #0
  4095f8:	bl	402180 <strtok_r@plt>
  4095fc:	mov	x1, x0
  409600:	cbnz	x0, 4095e4 <ferror@plt+0x6fb4>
  409604:	b	409168 <ferror@plt+0x6b38>
  409608:	ldr	w3, [sp, #196]
  40960c:	mov	x4, x26
  409610:	ldr	x2, [sp, #120]
  409614:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409618:	mov	w0, #0x3                   	// #3
  40961c:	add	x1, x1, #0x9b0
  409620:	bl	40a880 <ferror@plt+0x8250>
  409624:	b	409168 <ferror@plt+0x6b38>
  409628:	mov	x2, x23
  40962c:	mov	x1, x21
  409630:	mov	x0, #0x0                   	// #0
  409634:	bl	402180 <strtok_r@plt>
  409638:	mov	x2, x23
  40963c:	mov	x1, x21
  409640:	str	x0, [sp, #136]
  409644:	mov	x0, #0x0                   	// #0
  409648:	bl	402180 <strtok_r@plt>
  40964c:	mov	x5, x0
  409650:	mov	x1, x21
  409654:	mov	x2, x23
  409658:	mov	x0, #0x0                   	// #0
  40965c:	str	x5, [sp, #144]
  409660:	bl	402180 <strtok_r@plt>
  409664:	mov	x6, x0
  409668:	ldp	x1, x5, [sp, #136]
  40966c:	cmp	x1, #0x0
  409670:	ccmp	x5, #0x0, #0x4, ne  // ne = any
  409674:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  409678:	b.eq	409608 <ferror@plt+0x6fd8>  // b.none
  40967c:	ldrb	w0, [x5]
  409680:	cmp	w0, #0x2a
  409684:	b.ne	409814 <ferror@plt+0x71e4>  // b.any
  409688:	ldrb	w0, [x5, #1]
  40968c:	cbnz	w0, 409814 <ferror@plt+0x71e4>
  409690:	ldr	x0, [sp, #136]
  409694:	str	x6, [sp, #144]
  409698:	bl	402020 <strlen@plt>
  40969c:	mov	x1, x0
  4096a0:	ldr	x6, [sp, #144]
  4096a4:	mov	x26, x0
  4096a8:	str	x1, [sp, #144]
  4096ac:	mov	x0, x6
  4096b0:	str	x6, [sp, #168]
  4096b4:	bl	402020 <strlen@plt>
  4096b8:	mov	x2, x0
  4096bc:	add	x0, x26, x0
  4096c0:	str	x2, [sp, #160]
  4096c4:	add	x0, x0, #0x12
  4096c8:	bl	4021a0 <malloc@plt>
  4096cc:	mov	x26, x0
  4096d0:	ldp	x2, x6, [sp, #160]
  4096d4:	cbz	x0, 40a738 <ferror@plt+0x8108>
  4096d8:	add	x5, x0, #0x10
  4096dc:	mov	x1, x6
  4096e0:	mov	x0, x5
  4096e4:	str	x2, [sp, #160]
  4096e8:	bl	401fe0 <memcpy@plt>
  4096ec:	mov	x5, x0
  4096f0:	ldr	x2, [sp, #160]
  4096f4:	ldr	x1, [sp, #136]
  4096f8:	add	x6, x26, x2
  4096fc:	add	x4, x2, #0x1
  409700:	mov	w2, #0x2f                  	// #47
  409704:	add	x0, x0, x4
  409708:	str	x5, [sp, #136]
  40970c:	strb	w2, [x6, #16]
  409710:	ldr	x2, [sp, #144]
  409714:	str	x4, [sp, #160]
  409718:	bl	401fe0 <memcpy@plt>
  40971c:	ldp	x5, x0, [sp, #136]
  409720:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409724:	ldr	x4, [sp, #160]
  409728:	add	x1, x1, #0x8f0
  40972c:	add	x4, x0, x4
  409730:	mov	x2, x5
  409734:	add	x6, x26, x4
  409738:	mov	w0, #0x7                   	// #7
  40973c:	strb	wzr, [x6, #16]
  409740:	str	x4, [x26, #8]
  409744:	bl	40a880 <ferror@plt+0x8250>
  409748:	ldr	x0, [sp, #4936]
  40974c:	str	x26, [sp, #4936]
  409750:	str	x0, [x26]
  409754:	b	409168 <ferror@plt+0x6b38>
  409758:	mov	x2, x23
  40975c:	mov	x1, x21
  409760:	mov	x0, #0x0                   	// #0
  409764:	bl	402180 <strtok_r@plt>
  409768:	mov	x5, x0
  40976c:	mov	x2, x23
  409770:	mov	x1, x21
  409774:	mov	x0, #0x0                   	// #0
  409778:	str	x5, [sp, #136]
  40977c:	bl	402180 <strtok_r@plt>
  409780:	mov	x6, x0
  409784:	ldr	x5, [sp, #136]
  409788:	cmp	x5, #0x0
  40978c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  409790:	b.eq	409608 <ferror@plt+0x6fd8>  // b.none
  409794:	ldrb	w0, [x5]
  409798:	cmp	w0, #0x2a
  40979c:	b.ne	409890 <ferror@plt+0x7260>  // b.any
  4097a0:	ldrb	w0, [x5, #1]
  4097a4:	cbnz	w0, 409890 <ferror@plt+0x7260>
  4097a8:	mov	x0, x6
  4097ac:	str	x6, [sp, #144]
  4097b0:	bl	402020 <strlen@plt>
  4097b4:	mov	x4, x0
  4097b8:	add	x0, x0, #0x11
  4097bc:	str	x4, [sp, #136]
  4097c0:	bl	4021a0 <malloc@plt>
  4097c4:	mov	x26, x0
  4097c8:	ldp	x4, x6, [sp, #136]
  4097cc:	cbz	x0, 40a74c <ferror@plt+0x811c>
  4097d0:	add	x5, x0, #0x10
  4097d4:	mov	x1, x6
  4097d8:	add	x2, x4, #0x1
  4097dc:	mov	x0, x5
  4097e0:	str	x4, [sp, #136]
  4097e4:	bl	401fe0 <memcpy@plt>
  4097e8:	mov	x2, x0
  4097ec:	ldr	x4, [sp, #136]
  4097f0:	str	x4, [x26, #8]
  4097f4:	mov	w0, #0x7                   	// #7
  4097f8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4097fc:	add	x1, x1, #0x958
  409800:	bl	40a880 <ferror@plt+0x8250>
  409804:	ldr	x0, [sp, #4952]
  409808:	str	x26, [sp, #4952]
  40980c:	str	x0, [x26]
  409810:	b	409168 <ferror@plt+0x6b38>
  409814:	mov	x10, #0x1360                	// #4960
  409818:	mov	x1, x5
  40981c:	add	x0, sp, x10
  409820:	mov	w2, #0x9                   	// #9
  409824:	str	x5, [sp, #144]
  409828:	str	x6, [sp, #160]
  40982c:	bl	402520 <regcomp@plt>
  409830:	ldr	x5, [sp, #144]
  409834:	cbnz	w0, 409870 <ferror@plt+0x7240>
  409838:	ldr	x1, [sp, #816]
  40983c:	mov	x8, #0x1360                	// #4960
  409840:	mov	w4, #0x0                   	// #0
  409844:	add	x0, sp, x8
  409848:	mov	x3, #0x0                   	// #0
  40984c:	mov	x2, #0x0                   	// #0
  409850:	bl	402500 <regexec@plt>
  409854:	mov	w26, w0
  409858:	mov	x9, #0x1360                	// #4960
  40985c:	add	x0, sp, x9
  409860:	bl	402510 <regfree@plt>
  409864:	ldr	x5, [sp, #144]
  409868:	ldr	x6, [sp, #160]
  40986c:	cbz	w26, 409690 <ferror@plt+0x7060>
  409870:	ldr	w3, [sp, #196]
  409874:	mov	x4, x5
  409878:	ldr	x2, [sp, #120]
  40987c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409880:	mov	w0, #0x6                   	// #6
  409884:	add	x1, x1, #0x8a0
  409888:	bl	40a880 <ferror@plt+0x8250>
  40988c:	b	409168 <ferror@plt+0x6b38>
  409890:	mov	x7, #0x1360                	// #4960
  409894:	mov	x1, x5
  409898:	add	x0, sp, x7
  40989c:	mov	w2, #0x9                   	// #9
  4098a0:	stp	x5, x6, [sp, #136]
  4098a4:	bl	402520 <regcomp@plt>
  4098a8:	ldr	x5, [sp, #136]
  4098ac:	cbnz	w0, 4098e4 <ferror@plt+0x72b4>
  4098b0:	ldr	x1, [sp, #816]
  4098b4:	mov	x5, #0x1360                	// #4960
  4098b8:	mov	w4, #0x0                   	// #0
  4098bc:	add	x0, sp, x5
  4098c0:	mov	x3, #0x0                   	// #0
  4098c4:	mov	x2, #0x0                   	// #0
  4098c8:	bl	402500 <regexec@plt>
  4098cc:	mov	w26, w0
  4098d0:	mov	x6, #0x1360                	// #4960
  4098d4:	add	x0, sp, x6
  4098d8:	bl	402510 <regfree@plt>
  4098dc:	ldp	x5, x6, [sp, #136]
  4098e0:	cbz	w26, 4097a8 <ferror@plt+0x7178>
  4098e4:	ldr	w3, [sp, #196]
  4098e8:	mov	x4, x5
  4098ec:	ldr	x2, [sp, #120]
  4098f0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4098f4:	mov	w0, #0x6                   	// #6
  4098f8:	add	x1, x1, #0x908
  4098fc:	bl	40a880 <ferror@plt+0x8250>
  409900:	b	409168 <ferror@plt+0x6b38>
  409904:	bl	402580 <__errno_location@plt>
  409908:	ldr	w25, [x0]
  40990c:	neg	w25, w25
  409910:	ldr	x0, [sp, #272]
  409914:	bl	40b220 <ferror@plt+0x8bf0>
  409918:	b	409040 <ferror@plt+0x6a10>
  40991c:	ldr	x20, [sp, #248]
  409920:	ldr	x0, [sp, #288]
  409924:	bl	40bb08 <ferror@plt+0x94d8>
  409928:	mov	w3, w0
  40992c:	mov	x2, x20
  409930:	mov	w0, #0x7                   	// #7
  409934:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409938:	add	x1, x1, #0xa58
  40993c:	bl	40a880 <ferror@plt+0x8250>
  409940:	ldr	x0, [sp, #288]
  409944:	ldr	x20, [sp, #248]
  409948:	bl	40bb08 <ferror@plt+0x94d8>
  40994c:	mov	w3, w0
  409950:	mov	x2, x20
  409954:	mov	w0, #0x7                   	// #7
  409958:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40995c:	add	x1, x1, #0xa88
  409960:	bl	40a880 <ferror@plt+0x8250>
  409964:	ldp	x0, x20, [sp, #240]
  409968:	str	x0, [sp, #144]
  40996c:	add	x1, x0, x20, lsl #3
  409970:	str	x1, [sp, #160]
  409974:	cmp	x0, x1
  409978:	b.cs	409ae4 <ferror@plt+0x74b4>  // b.hs, b.nlast
  40997c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409980:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  409984:	add	x1, x1, #0xb58
  409988:	add	x0, x0, #0xc10
  40998c:	str	x0, [sp, #136]
  409990:	str	x1, [sp, #168]
  409994:	ldr	x0, [sp, #144]
  409998:	ldr	x24, [x0]
  40999c:	ldr	x0, [x24, #40]
  4099a0:	ldr	x2, [x24, #8]
  4099a4:	cbz	x0, 409f20 <ferror@plt+0x78f0>
  4099a8:	ldr	x3, [sp, #224]
  4099ac:	mov	w0, #0x7                   	// #7
  4099b0:	ldr	x1, [sp, #168]
  4099b4:	add	x3, x3, #0x1, lsl #12
  4099b8:	str	x3, [sp, #128]
  4099bc:	bl	40a880 <ferror@plt+0x8250>
  4099c0:	ldr	x20, [x24, #40]
  4099c4:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  4099c8:	add	x0, x0, #0xde0
  4099cc:	str	x0, [sp, #152]
  4099d0:	cbz	x20, 409ac8 <ferror@plt+0x7498>
  4099d4:	mov	x0, x20
  4099d8:	bl	414c38 <ferror@plt+0x12608>
  4099dc:	mov	x21, x0
  4099e0:	mov	x0, x20
  4099e4:	bl	414c58 <ferror@plt+0x12628>
  4099e8:	mov	x26, x0
  4099ec:	mov	x0, x20
  4099f0:	str	x26, [sp, #104]
  4099f4:	bl	414c78 <ferror@plt+0x12648>
  4099f8:	str	w0, [sp, #120]
  4099fc:	ldrb	w3, [x21]
  409a00:	mov	x1, x21
  409a04:	ldr	x2, [sp, #224]
  409a08:	cmp	w3, #0x2e
  409a0c:	ldr	x0, [sp, #288]
  409a10:	b.ne	409a1c <ferror@plt+0x73ec>  // b.any
  409a14:	ldrb	w3, [x21, #1]
  409a18:	add	x1, x21, #0x1
  409a1c:	add	x2, x2, #0x1, lsl #12
  409a20:	ldrb	w2, [x2, #16]
  409a24:	cmp	w2, w3
  409a28:	cinc	x1, x1, eq  // eq = none
  409a2c:	bl	40b728 <ferror@plt+0x90f8>
  409a30:	mov	x26, x0
  409a34:	cbz	x0, 409d84 <ferror@plt+0x7754>
  409a38:	add	x25, x0, #0x10
  409a3c:	ldr	x0, [sp, #128]
  409a40:	ldr	x2, [x24, #8]
  409a44:	ldrb	w0, [x0, #17]
  409a48:	cbz	w0, 409a64 <ferror@plt+0x7434>
  409a4c:	ldr	w0, [sp, #120]
  409a50:	ldr	x3, [x26, #8]
  409a54:	cmp	w0, #0x57
  409a58:	ldr	x0, [sp, #104]
  409a5c:	ccmp	x0, x3, #0x4, ne  // ne = any
  409a60:	b.ne	409d3c <ferror@plt+0x770c>  // b.any
  409a64:	ldr	x0, [x26]
  409a68:	cbz	x0, 409d30 <ferror@plt+0x7700>
  409a6c:	ldr	x4, [x0, #8]
  409a70:	mov	x3, x25
  409a74:	ldr	x1, [sp, #136]
  409a78:	mov	w0, #0x7                   	// #7
  409a7c:	bl	40a880 <ferror@plt+0x8250>
  409a80:	ldr	x1, [x26]
  409a84:	cbz	x1, 409ab8 <ferror@plt+0x7488>
  409a88:	add	x0, x24, #0x30
  409a8c:	bl	40b0a8 <ferror@plt+0x8a78>
  409a90:	tbnz	w0, #31, 409ab8 <ferror@plt+0x7488>
  409a94:	ldr	x4, [x26]
  409a98:	mov	x2, x25
  409a9c:	ldr	x1, [x24, #8]
  409aa0:	ldrh	w5, [x4, #106]
  409aa4:	ldr	x3, [x4, #8]
  409aa8:	add	w5, w5, #0x1
  409aac:	ldr	x0, [sp, #152]
  409ab0:	strh	w5, [x4, #106]
  409ab4:	bl	406a00 <ferror@plt+0x43d0>
  409ab8:	ldr	x20, [x20]
  409abc:	ldr	x0, [x24, #40]
  409ac0:	cmp	x20, x0
  409ac4:	b.ne	4099d0 <ferror@plt+0x73a0>  // b.any
  409ac8:	ldr	x0, [sp, #144]
  409acc:	ldr	x1, [sp, #160]
  409ad0:	add	x0, x0, #0x8
  409ad4:	str	x0, [sp, #144]
  409ad8:	cmp	x1, x0
  409adc:	b.hi	409994 <ferror@plt+0x7364>  // b.pmore
  409ae0:	ldr	x20, [sp, #248]
  409ae4:	ldr	x0, [sp, #288]
  409ae8:	bl	40bb08 <ferror@plt+0x94d8>
  409aec:	mov	w3, w0
  409af0:	mov	x2, x20
  409af4:	mov	w0, #0x7                   	// #7
  409af8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409afc:	add	x1, x1, #0xb00
  409b00:	bl	40a880 <ferror@plt+0x8250>
  409b04:	ldr	x21, [sp, #248]
  409b08:	and	x24, x21, #0xffff
  409b0c:	ubfiz	x20, x21, #1, #16
  409b10:	add	x0, x20, w21, uxth
  409b14:	lsl	x0, x0, #1
  409b18:	bl	4021a0 <malloc@plt>
  409b1c:	mov	x26, x0
  409b20:	cbz	x0, 408d84 <ferror@plt+0x6754>
  409b24:	and	w21, w21, #0xffff
  409b28:	mov	w0, #0x7                   	// #7
  409b2c:	mov	w2, w21
  409b30:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409b34:	add	x1, x1, #0xc28
  409b38:	bl	40a880 <ferror@plt+0x8250>
  409b3c:	ldr	x2, [sp, #248]
  409b40:	mov	x0, #0xfffe                	// #65534
  409b44:	add	x8, x26, x20
  409b48:	cmp	x2, x0
  409b4c:	b.hi	40a718 <ferror@plt+0x80e8>  // b.pmore
  409b50:	ldr	x20, [sp, #240]
  409b54:	cbz	w21, 409c24 <ferror@plt+0x75f4>
  409b58:	mov	x0, #0x0                   	// #0
  409b5c:	mov	w7, #0x0                   	// #0
  409b60:	mov	w4, #0x0                   	// #0
  409b64:	ldr	x1, [x20, x0, lsl #3]
  409b68:	ldrh	w1, [x1, #106]
  409b6c:	strh	w1, [x26, x0, lsl #1]
  409b70:	cbnz	w1, 409b84 <ferror@plt+0x7554>
  409b74:	ubfiz	x1, x7, #1, #16
  409b78:	add	w3, w7, #0x1
  409b7c:	and	w7, w3, #0xffff
  409b80:	strh	w4, [x8, x1]
  409b84:	add	x0, x0, #0x1
  409b88:	and	w4, w0, #0xffff
  409b8c:	cmp	w21, w0, uxth
  409b90:	b.hi	409b64 <ferror@plt+0x7534>  // b.pmore
  409b94:	cbz	w7, 40a25c <ferror@plt+0x7c2c>
  409b98:	mov	w9, #0x0                   	// #0
  409b9c:	sub	w0, w7, #0x1
  409ba0:	add	x1, x24, w9, uxth
  409ba4:	and	w7, w0, #0xffff
  409ba8:	add	w3, w9, #0x1
  409bac:	ubfiz	x0, x0, #1, #16
  409bb0:	ldrh	w0, [x8, x0]
  409bb4:	strh	w0, [x8, x1, lsl #1]
  409bb8:	ldr	x0, [x20, x0, lsl #3]
  409bbc:	ldp	x1, x6, [x0, #48]
  409bc0:	str	w9, [x0, #100]
  409bc4:	and	w9, w3, #0xffff
  409bc8:	add	x6, x1, x6, lsl #3
  409bcc:	cmp	x1, x6
  409bd0:	b.cs	409c18 <ferror@plt+0x75e8>  // b.hs, b.nlast
  409bd4:	nop
  409bd8:	ldr	x0, [x1]
  409bdc:	ldrh	w4, [x0, #104]
  409be0:	ubfiz	x3, x4, #1, #16
  409be4:	ldrh	w0, [x26, x3]
  409be8:	cbz	w0, 40a638 <ferror@plt+0x8008>
  409bec:	sub	w0, w0, #0x1
  409bf0:	and	w0, w0, #0xffff
  409bf4:	strh	w0, [x26, x3]
  409bf8:	cbnz	w0, 409c0c <ferror@plt+0x75dc>
  409bfc:	ubfiz	x0, x7, #1, #16
  409c00:	add	w3, w7, #0x1
  409c04:	and	w7, w3, #0xffff
  409c08:	strh	w4, [x8, x0]
  409c0c:	add	x1, x1, #0x8
  409c10:	cmp	x6, x1
  409c14:	b.hi	409bd8 <ferror@plt+0x75a8>  // b.pmore
  409c18:	cbnz	w7, 409b9c <ferror@plt+0x756c>
  409c1c:	cmp	w21, w9
  409c20:	b.hi	40a25c <ferror@plt+0x7c2c>  // b.pmore
  409c24:	add	x25, x20, x2, lsl #3
  409c28:	adrp	x24, 405000 <ferror@plt+0x29d0>
  409c2c:	cmp	x20, x25
  409c30:	add	x24, x24, #0x5d0
  409c34:	b.cs	409c60 <ferror@plt+0x7630>  // b.hs, b.nlast
  409c38:	ldr	x0, [x20]
  409c3c:	ldr	x1, [x0, #56]
  409c40:	cmp	x1, #0x1
  409c44:	b.ls	409c54 <ferror@plt+0x7624>  // b.plast
  409c48:	add	x0, x0, #0x30
  409c4c:	mov	x1, x24
  409c50:	bl	40b190 <ferror@plt+0x8b60>
  409c54:	add	x20, x20, #0x8
  409c58:	cmp	x25, x20
  409c5c:	b.hi	409c38 <ferror@plt+0x7608>  // b.pmore
  409c60:	mov	w2, w21
  409c64:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409c68:	add	x1, x1, #0xd10
  409c6c:	mov	w0, #0x7                   	// #7
  409c70:	bl	40a880 <ferror@plt+0x8250>
  409c74:	mov	x0, x26
  409c78:	bl	4023e0 <free@plt>
  409c7c:	ldr	x2, [sp, #224]
  409c80:	mov	x0, x23
  409c84:	mov	x1, #0x0                   	// #0
  409c88:	add	x23, x2, #0x8
  409c8c:	bl	402200 <gettimeofday@plt>
  409c90:	ldr	x0, [sp, #112]
  409c94:	cbz	x0, 40a21c <ferror@plt+0x7bec>
  409c98:	adrp	x24, 433000 <ferror@plt+0x309d0>
  409c9c:	adrp	x20, 433000 <ferror@plt+0x309d0>
  409ca0:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  409ca4:	add	x20, x20, #0x3f8
  409ca8:	add	x0, x25, #0xd48
  409cac:	adrp	x21, 41c000 <ferror@plt+0x199d0>
  409cb0:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  409cb4:	add	x21, x21, #0x328
  409cb8:	str	x21, [x24, #1016]
  409cbc:	str	x0, [sp, #104]
  409cc0:	add	x0, x26, #0xd78
  409cc4:	str	x0, [sp, #120]
  409cc8:	mov	x11, #0x1460                	// #5216
  409ccc:	add	x3, sp, x11
  409cd0:	mov	x10, #0x1370                	// #4976
  409cd4:	mov	x2, #0xef                  	// #239
  409cd8:	add	x0, sp, x10
  409cdc:	mov	w1, #0x0                   	// #0
  409ce0:	stp	xzr, xzr, [x3, #-256]
  409ce4:	bl	4021e0 <memset@plt>
  409ce8:	ldr	x0, [sp, #112]
  409cec:	cbz	x0, 409dd4 <ferror@plt+0x77a4>
  409cf0:	ldr	x2, [x20]
  409cf4:	mov	x1, x0
  409cf8:	mov	x0, x22
  409cfc:	ldr	x2, [x2, #8]
  409d00:	blr	x2
  409d04:	ldr	x21, [x20]
  409d08:	add	x21, x21, #0x10
  409d0c:	ldr	x0, [x21]
  409d10:	str	x21, [x20]
  409d14:	cbnz	x0, 409cc8 <ferror@plt+0x7698>
  409d18:	mov	w20, #0x0                   	// #0
  409d1c:	cmn	w19, #0x1
  409d20:	b.eq	408ddc <ferror@plt+0x67ac>  // b.none
  409d24:	mov	w0, w19
  409d28:	bl	402280 <close@plt>
  409d2c:	b	408ddc <ferror@plt+0x67ac>
  409d30:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  409d34:	add	x4, x4, #0x168
  409d38:	b	409a70 <ferror@plt+0x7440>
  409d3c:	mov	x5, x0
  409d40:	mov	x4, x2
  409d44:	mov	w0, #0x7                   	// #7
  409d48:	mov	x2, x25
  409d4c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409d50:	add	x1, x1, #0xbb8
  409d54:	bl	40a880 <ferror@plt+0x8250>
  409d58:	ldr	x0, [sp, #128]
  409d5c:	ldr	x2, [x24, #8]
  409d60:	ldrb	w0, [x0, #18]
  409d64:	cbz	w0, 409a64 <ferror@plt+0x7434>
  409d68:	mov	x3, x21
  409d6c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409d70:	mov	w0, #0x4                   	// #4
  409d74:	add	x1, x1, #0xbe0
  409d78:	bl	40a880 <ferror@plt+0x8250>
  409d7c:	ldr	x2, [x24, #8]
  409d80:	b	409a64 <ferror@plt+0x7434>
  409d84:	ldr	x2, [x24, #8]
  409d88:	mov	w0, #0x7                   	// #7
  409d8c:	ldr	w25, [sp, #120]
  409d90:	mov	x4, x21
  409d94:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409d98:	add	x1, x1, #0xb70
  409d9c:	mov	w3, w25
  409da0:	bl	40a880 <ferror@plt+0x8250>
  409da4:	ldr	x0, [sp, #128]
  409da8:	cmp	w25, #0x57
  409dac:	ldrb	w0, [x0, #18]
  409db0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  409db4:	b.eq	409ab8 <ferror@plt+0x7488>  // b.none
  409db8:	ldr	x2, [x24, #8]
  409dbc:	mov	x3, x21
  409dc0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409dc4:	mov	w0, #0x4                   	// #4
  409dc8:	add	x1, x1, #0xb98
  409dcc:	bl	40a880 <ferror@plt+0x8250>
  409dd0:	b	409ab8 <ferror@plt+0x7488>
  409dd4:	ldr	x21, [x21]
  409dd8:	bl	402170 <getpid@plt>
  409ddc:	ldp	x6, x5, [sp, #296]
  409de0:	mov	x8, #0x1360                	// #4960
  409de4:	ldr	x2, [sp, #104]
  409de8:	mov	w4, w0
  409dec:	mov	x3, x21
  409df0:	add	x0, sp, x8
  409df4:	mov	x1, #0xff                  	// #255
  409df8:	bl	402150 <snprintf@plt>
  409dfc:	mov	x9, #0x1360                	// #4960
  409e00:	mov	w0, w19
  409e04:	add	x1, sp, x9
  409e08:	mov	w3, #0x1a4                 	// #420
  409e0c:	mov	w2, #0xc1                  	// #193
  409e10:	bl	402550 <openat@plt>
  409e14:	mov	w21, w0
  409e18:	tbnz	w0, #31, 40a0e0 <ferror@plt+0x7ab0>
  409e1c:	ldr	x1, [sp, #120]
  409e20:	bl	4021f0 <fdopen@plt>
  409e24:	mov	x25, x0
  409e28:	cbz	x0, 40a658 <ferror@plt+0x8028>
  409e2c:	ldr	x2, [x20]
  409e30:	mov	x1, x0
  409e34:	mov	x0, x22
  409e38:	ldr	x2, [x2, #8]
  409e3c:	blr	x2
  409e40:	mov	w21, w0
  409e44:	mov	x0, x25
  409e48:	bl	402630 <ferror@plt>
  409e4c:	mov	w26, w0
  409e50:	mov	x0, x25
  409e54:	bl	402160 <fclose@plt>
  409e58:	orr	w26, w26, w0
  409e5c:	tbnz	w21, #31, 40a190 <ferror@plt+0x7b60>
  409e60:	ldr	x21, [x20]
  409e64:	mov	x3, #0x1360                	// #4960
  409e68:	add	x1, sp, x3
  409e6c:	mov	w2, w19
  409e70:	mov	w0, w19
  409e74:	ldr	x3, [x21]
  409e78:	bl	4023f0 <renameat@plt>
  409e7c:	cbnz	w0, 40a1e4 <ferror@plt+0x7bb4>
  409e80:	cbz	w26, 409d08 <ferror@plt+0x76d8>
  409e84:	ldr	x20, [x21]
  409e88:	mov	w0, #0x1c                  	// #28
  409e8c:	bl	402270 <strerror@plt>
  409e90:	mov	x3, x0
  409e94:	mov	x2, x20
  409e98:	mov	w20, #0xffffffe4            	// #-28
  409e9c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409ea0:	mov	w0, #0x3                   	// #3
  409ea4:	add	x1, x1, #0xdf0
  409ea8:	lsr	w20, w20, #31
  409eac:	bl	40a880 <ferror@plt+0x8250>
  409eb0:	b	409d1c <ferror@plt+0x76ec>
  409eb4:	ldr	x2, [sp, #120]
  409eb8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409ebc:	mov	w0, #0x3                   	// #3
  409ec0:	add	x1, x1, #0x868
  409ec4:	bl	40a880 <ferror@plt+0x8250>
  409ec8:	b	40918c <ferror@plt+0x6b5c>
  409ecc:	mov	x14, #0x1060                	// #4192
  409ed0:	add	x0, sp, x14
  409ed4:	ldrb	w0, [x0, #738]
  409ed8:	cbz	w0, 408d04 <ferror@plt+0x66d4>
  409edc:	mov	w0, #0x4                   	// #4
  409ee0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409ee4:	add	x1, x1, #0x780
  409ee8:	bl	40a880 <ferror@plt+0x8250>
  409eec:	mov	x13, #0x1060                	// #4192
  409ef0:	add	x0, sp, x13
  409ef4:	strb	wzr, [x0, #738]
  409ef8:	b	408d04 <ferror@plt+0x66d4>
  409efc:	bl	402580 <__errno_location@plt>
  409f00:	ldr	w0, [x0]
  409f04:	bl	402270 <strerror@plt>
  409f08:	mov	x2, x0
  409f0c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409f10:	mov	w0, #0x2                   	// #2
  409f14:	add	x1, x1, #0x5e8
  409f18:	bl	40a880 <ferror@plt+0x8250>
  409f1c:	b	408844 <ferror@plt+0x6214>
  409f20:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409f24:	mov	w0, #0x7                   	// #7
  409f28:	add	x1, x1, #0xb30
  409f2c:	bl	40a880 <ferror@plt+0x8250>
  409f30:	b	409ac8 <ferror@plt+0x7498>
  409f34:	bl	402580 <__errno_location@plt>
  409f38:	mov	x3, x0
  409f3c:	mov	x2, x22
  409f40:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409f44:	mov	w0, #0x3                   	// #3
  409f48:	add	x1, x1, #0xd70
  409f4c:	ldr	w22, [x3]
  409f50:	neg	w22, w22
  409f54:	bl	40a880 <ferror@plt+0x8250>
  409f58:	b	408b54 <ferror@plt+0x6524>
  409f5c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  409f60:	mov	w0, #0x2                   	// #2
  409f64:	add	x1, x1, #0x190
  409f68:	bl	40a880 <ferror@plt+0x8250>
  409f6c:	b	408844 <ferror@plt+0x6214>
  409f70:	neg	w0, w0
  409f74:	bl	402270 <strerror@plt>
  409f78:	mov	x2, x21
  409f7c:	mov	x3, x0
  409f80:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409f84:	mov	w0, #0x2                   	// #2
  409f88:	add	x1, x1, #0xf60
  409f8c:	bl	40a880 <ferror@plt+0x8250>
  409f90:	b	408d84 <ferror@plt+0x6754>
  409f94:	neg	w0, w0
  409f98:	bl	402270 <strerror@plt>
  409f9c:	mov	x2, x21
  409fa0:	mov	x3, x0
  409fa4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409fa8:	mov	w0, #0x2                   	// #2
  409fac:	add	x1, x1, #0xf80
  409fb0:	bl	40a880 <ferror@plt+0x8250>
  409fb4:	ldr	x0, [sp, #4960]
  409fb8:	bl	4120b0 <ferror@plt+0xfa80>
  409fbc:	b	408d84 <ferror@plt+0x6754>
  409fc0:	mov	x24, #0x135f                	// #4959
  409fc4:	neg	w20, w20
  409fc8:	mov	x0, x21
  409fcc:	add	x24, sp, x24
  409fd0:	mov	w2, #0x0                   	// #0
  409fd4:	mov	x1, #0x0                   	// #0
  409fd8:	bl	4022e0 <fseek@plt>
  409fdc:	mov	x16, #0x1360                	// #4960
  409fe0:	mov	x2, x21
  409fe4:	add	x0, sp, x16
  409fe8:	mov	w1, #0x1000                	// #4096
  409fec:	bl	4025f0 <fgets@plt>
  409ff0:	cbz	x0, 40a028 <ferror@plt+0x79f8>
  409ff4:	mov	x18, #0x1360                	// #4960
  409ff8:	add	x0, sp, x18
  409ffc:	bl	402020 <strlen@plt>
  40a000:	cbz	x0, 40a020 <ferror@plt+0x79f0>
  40a004:	strb	wzr, [x24, x0]
  40a008:	mov	x17, #0x1360                	// #4960
  40a00c:	ldr	x0, [sp, #272]
  40a010:	add	x1, sp, x17
  40a014:	bl	40b728 <ferror@plt+0x90f8>
  40a018:	cbz	x0, 40a020 <ferror@plt+0x79f0>
  40a01c:	str	w20, [x0, #96]
  40a020:	add	w20, w20, #0x1
  40a024:	b	409fdc <ferror@plt+0x79ac>
  40a028:	add	x0, x22, #0x10
  40a02c:	adrp	x1, 405000 <ferror@plt+0x29d0>
  40a030:	add	x1, x1, #0x5b8
  40a034:	bl	40b190 <ferror@plt+0x8b60>
  40a038:	ldr	x2, [sp, #248]
  40a03c:	cbz	x2, 4092c8 <ferror@plt+0x6c98>
  40a040:	ldr	x3, [sp, #240]
  40a044:	mov	w0, #0x0                   	// #0
  40a048:	mov	x1, #0x0                   	// #0
  40a04c:	ldr	x1, [x3, x1, lsl #3]
  40a050:	strh	w0, [x1, #104]
  40a054:	add	w1, w0, #0x1
  40a058:	mov	x0, x1
  40a05c:	cmp	x2, w1, uxtw
  40a060:	b.hi	40a04c <ferror@plt+0x7a1c>  // b.pmore
  40a064:	b	4092c8 <ferror@plt+0x6c98>
  40a068:	neg	w0, w0
  40a06c:	bl	402270 <strerror@plt>
  40a070:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a074:	mov	x2, x0
  40a078:	add	x1, x1, #0xe28
  40a07c:	mov	w0, #0x2                   	// #2
  40a080:	bl	40a880 <ferror@plt+0x8250>
  40a084:	b	408d84 <ferror@plt+0x6754>
  40a088:	bl	402580 <__errno_location@plt>
  40a08c:	mov	x3, x0
  40a090:	ldr	x2, [sp, #120]
  40a094:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a098:	ldr	w23, [x3]
  40a09c:	add	x1, x1, #0x678
  40a0a0:	mov	w0, #0x7                   	// #7
  40a0a4:	bl	40a880 <ferror@plt+0x8250>
  40a0a8:	cmp	w23, #0x0
  40a0ac:	b.le	408d04 <ferror@plt+0x66d4>
  40a0b0:	mov	w0, w23
  40a0b4:	bl	402270 <strerror@plt>
  40a0b8:	ldr	x2, [sp, #120]
  40a0bc:	mov	x3, x0
  40a0c0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a0c4:	mov	w0, #0x2                   	// #2
  40a0c8:	add	x1, x1, #0x6f8
  40a0cc:	bl	40a880 <ferror@plt+0x8250>
  40a0d0:	b	408844 <ferror@plt+0x6214>
  40a0d4:	mov	x0, x4
  40a0d8:	bl	4023e0 <free@plt>
  40a0dc:	b	408ea0 <ferror@plt+0x6870>
  40a0e0:	mov	x7, #0x1360                	// #4960
  40a0e4:	mov	x2, x23
  40a0e8:	add	x3, sp, x7
  40a0ec:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a0f0:	mov	w5, #0x1a4                 	// #420
  40a0f4:	add	x1, x1, #0xd58
  40a0f8:	mov	w4, #0xc1                  	// #193
  40a0fc:	mov	w0, #0x3                   	// #3
  40a100:	bl	40a880 <ferror@plt+0x8250>
  40a104:	b	409d04 <ferror@plt+0x76d4>
  40a108:	bl	402580 <__errno_location@plt>
  40a10c:	ldr	w25, [x0]
  40a110:	ldr	x0, [sp, #280]
  40a114:	neg	w25, w25
  40a118:	bl	40b220 <ferror@plt+0x8bf0>
  40a11c:	b	409910 <ferror@plt+0x72e0>
  40a120:	mov	x3, #0x1350                	// #4944
  40a124:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a128:	add	x0, sp, x3
  40a12c:	add	x1, x1, #0x9e0
  40a130:	bl	406720 <ferror@plt+0x40f0>
  40a134:	b	4091bc <ferror@plt+0x6b8c>
  40a138:	bl	402580 <__errno_location@plt>
  40a13c:	mov	x3, x0
  40a140:	ldr	x2, [sp, #128]
  40a144:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a148:	ldr	w23, [x3]
  40a14c:	add	x1, x1, #0x710
  40a150:	mov	w0, #0x7                   	// #7
  40a154:	bl	40a880 <ferror@plt+0x8250>
  40a158:	cmp	w23, #0x0
  40a15c:	b.le	408d04 <ferror@plt+0x66d4>
  40a160:	mov	w0, w23
  40a164:	bl	402270 <strerror@plt>
  40a168:	ldr	x2, [sp, #128]
  40a16c:	b	40a0bc <ferror@plt+0x7a8c>
  40a170:	neg	w0, w0
  40a174:	bl	402270 <strerror@plt>
  40a178:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a17c:	mov	x2, x0
  40a180:	add	x1, x1, #0xe50
  40a184:	mov	w0, #0x2                   	// #2
  40a188:	bl	40a880 <ferror@plt+0x8250>
  40a18c:	b	408d84 <ferror@plt+0x6754>
  40a190:	mov	x5, #0x1360                	// #4960
  40a194:	mov	w0, w19
  40a198:	add	x1, sp, x5
  40a19c:	mov	w2, #0x0                   	// #0
  40a1a0:	bl	4020f0 <unlinkat@plt>
  40a1a4:	cbnz	w0, 40a684 <ferror@plt+0x8054>
  40a1a8:	ldr	x1, [x24, #1016]
  40a1ac:	neg	w0, w21
  40a1b0:	ldr	x20, [x1]
  40a1b4:	bl	402270 <strerror@plt>
  40a1b8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a1bc:	mov	x3, x0
  40a1c0:	mov	x2, x20
  40a1c4:	add	x1, x1, #0xdb0
  40a1c8:	mov	w0, #0x3                   	// #3
  40a1cc:	bl	40a880 <ferror@plt+0x8250>
  40a1d0:	bl	402580 <__errno_location@plt>
  40a1d4:	ldr	w20, [x0]
  40a1d8:	neg	w20, w20
  40a1dc:	lsr	w20, w20, #31
  40a1e0:	b	409d1c <ferror@plt+0x76ec>
  40a1e4:	bl	402580 <__errno_location@plt>
  40a1e8:	ldr	w20, [x0]
  40a1ec:	ldr	x5, [x21]
  40a1f0:	neg	w20, w20
  40a1f4:	mov	x1, #0x1360                	// #4960
  40a1f8:	mov	x4, x23
  40a1fc:	add	x3, sp, x1
  40a200:	mov	x2, x23
  40a204:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a208:	mov	w0, #0x2                   	// #2
  40a20c:	add	x1, x1, #0xdd0
  40a210:	lsr	w20, w20, #31
  40a214:	bl	40a880 <ferror@plt+0x8250>
  40a218:	b	409d1c <ferror@plt+0x76ec>
  40a21c:	mov	x0, x23
  40a220:	mov	w1, #0x0                   	// #0
  40a224:	bl	4021b0 <open@plt>
  40a228:	mov	w19, w0
  40a22c:	tbz	w0, #31, 409c98 <ferror@plt+0x7668>
  40a230:	bl	402580 <__errno_location@plt>
  40a234:	mov	x3, x0
  40a238:	mov	x2, x23
  40a23c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a240:	mov	w0, #0x2                   	// #2
  40a244:	add	x1, x1, #0xd70
  40a248:	ldr	w19, [x3]
  40a24c:	bl	40a880 <ferror@plt+0x8250>
  40a250:	cmp	w19, #0x0
  40a254:	cset	w20, gt
  40a258:	b	408ddc <ferror@plt+0x67ac>
  40a25c:	mov	x19, #0x0                   	// #0
  40a260:	str	xzr, [sp, #104]
  40a264:	str	xzr, [sp, #128]
  40a268:	ldrh	w0, [x26, x19, lsl #1]
  40a26c:	cbz	w0, 40a29c <ferror@plt+0x7c6c>
  40a270:	ldr	x1, [sp, #240]
  40a274:	ldr	x0, [sp, #128]
  40a278:	ldr	x1, [x1, x19, lsl #3]
  40a27c:	bl	40d898 <ferror@plt+0xb268>
  40a280:	str	x0, [sp, #136]
  40a284:	cbz	x0, 40a5fc <ferror@plt+0x7fcc>
  40a288:	ldr	x0, [sp, #104]
  40a28c:	add	x0, x0, #0x1
  40a290:	str	x0, [sp, #104]
  40a294:	ldr	x0, [sp, #136]
  40a298:	str	x0, [sp, #128]
  40a29c:	add	x19, x19, #0x1
  40a2a0:	cmp	w21, w19
  40a2a4:	b.gt	40a268 <ferror@plt+0x7c38>
  40a2a8:	ldr	x0, [sp, #104]
  40a2ac:	lsl	x0, x0, #3
  40a2b0:	bl	4021a0 <malloc@plt>
  40a2b4:	str	x0, [sp, #136]
  40a2b8:	cbz	x0, 40a5fc <ferror@plt+0x7fcc>
  40a2bc:	mov	x1, #0x0                   	// #0
  40a2c0:	mov	w0, #0x10                  	// #16
  40a2c4:	bl	40b1a0 <ferror@plt+0x8b70>
  40a2c8:	str	x0, [sp, #144]
  40a2cc:	cbz	x0, 40a5fc <ferror@plt+0x7fcc>
  40a2d0:	ldr	x1, [sp, #136]
  40a2d4:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a2d8:	add	x0, x0, #0xe80
  40a2dc:	str	x0, [sp, #168]
  40a2e0:	sub	x1, x1, #0x8
  40a2e4:	str	x1, [sp, #112]
  40a2e8:	ldr	x0, [sp, #128]
  40a2ec:	cbz	x0, 40a618 <ferror@plt+0x7fe8>
  40a2f0:	ldr	x19, [x0, #16]
  40a2f4:	bl	40d9f0 <ferror@plt+0xb3c0>
  40a2f8:	mov	x1, x0
  40a2fc:	mov	x0, #0x10                  	// #16
  40a300:	str	x1, [sp, #128]
  40a304:	bl	4021a0 <malloc@plt>
  40a308:	str	x0, [sp, #152]
  40a30c:	cbz	x0, 40a704 <ferror@plt+0x80d4>
  40a310:	mov	x2, x0
  40a314:	mov	x1, x0
  40a318:	mov	x0, #0x0                   	// #0
  40a31c:	stp	xzr, x19, [x2]
  40a320:	bl	40d898 <ferror@plt+0xb268>
  40a324:	mov	x19, x0
  40a328:	cbz	x0, 40a704 <ferror@plt+0x80d4>
  40a32c:	ldr	x1, [sp, #136]
  40a330:	mov	x20, #0x1                   	// #1
  40a334:	ldr	x0, [sp, #152]
  40a338:	str	x0, [x1]
  40a33c:	mov	x21, x0
  40a340:	ldr	x1, [x21, #8]
  40a344:	sub	x25, x20, #0x1
  40a348:	ldrb	w0, [x1, #108]
  40a34c:	cbz	w0, 40a360 <ferror@plt+0x7d30>
  40a350:	ldr	x0, [sp, #152]
  40a354:	ldr	x0, [x0, #8]
  40a358:	cmp	x1, x0
  40a35c:	b.eq	40a480 <ferror@plt+0x7e50>  // b.none
  40a360:	ldr	x0, [x1, #56]
  40a364:	mov	w2, #0x1                   	// #1
  40a368:	strb	w2, [x1, #108]
  40a36c:	cbz	x0, 40a454 <ferror@plt+0x7e24>
  40a370:	ldr	x24, [x1, #48]
  40a374:	add	x0, x24, x0, lsl #3
  40a378:	cmp	x24, x0
  40a37c:	b.cs	40a478 <ferror@plt+0x7e48>  // b.hs, b.nlast
  40a380:	mvn	x2, x24
  40a384:	neg	x1, x20, lsl #3
  40a388:	add	x0, x0, x2
  40a38c:	add	x1, x1, #0x8
  40a390:	add	x24, x24, x1
  40a394:	add	x0, x20, x0, lsr #3
  40a398:	str	x0, [sp, #120]
  40a39c:	b	40a3b0 <ferror@plt+0x7d80>
  40a3a0:	ldr	x1, [sp, #120]
  40a3a4:	mov	x19, x0
  40a3a8:	cmp	x25, x1
  40a3ac:	b.eq	40a478 <ferror@plt+0x7e48>  // b.none
  40a3b0:	mov	x0, #0x10                  	// #16
  40a3b4:	ldr	x20, [x24, x25, lsl #3]
  40a3b8:	bl	4021a0 <malloc@plt>
  40a3bc:	mov	x1, x0
  40a3c0:	cbz	x0, 40a3ec <ferror@plt+0x7dbc>
  40a3c4:	ldr	x0, [sp, #104]
  40a3c8:	stp	x21, x20, [x1]
  40a3cc:	cmp	x0, x25
  40a3d0:	b.ls	40a6e4 <ferror@plt+0x80b4>  // b.plast
  40a3d4:	ldr	x2, [sp, #112]
  40a3d8:	add	x25, x25, #0x1
  40a3dc:	mov	x0, x19
  40a3e0:	str	x1, [x2, x25, lsl #3]
  40a3e4:	bl	40d898 <ferror@plt+0xb268>
  40a3e8:	cbnz	x0, 40a3a0 <ferror@plt+0x7d70>
  40a3ec:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a3f0:	mov	w0, #0x3                   	// #3
  40a3f4:	add	x1, x1, #0xca0
  40a3f8:	mov	w20, #0xfffffff4            	// #-12
  40a3fc:	bl	40a880 <ferror@plt+0x8250>
  40a400:	ldr	x21, [x19, #16]
  40a404:	mov	x0, x19
  40a408:	bl	40d9f0 <ferror@plt+0xb3c0>
  40a40c:	mov	x19, x0
  40a410:	mov	x0, x21
  40a414:	bl	4023e0 <free@plt>
  40a418:	cbnz	x19, 40a400 <ferror@plt+0x7dd0>
  40a41c:	tbz	w20, #31, 40a2e8 <ferror@plt+0x7cb8>
  40a420:	ldr	x0, [sp, #144]
  40a424:	bl	40b220 <ferror@plt+0x8bf0>
  40a428:	ldr	x0, [sp, #128]
  40a42c:	cbz	x0, 40a440 <ferror@plt+0x7e10>
  40a430:	ldr	x0, [sp, #128]
  40a434:	bl	40d9f0 <ferror@plt+0xb3c0>
  40a438:	str	x0, [sp, #128]
  40a43c:	cbnz	x0, 40a430 <ferror@plt+0x7e00>
  40a440:	ldr	x0, [sp, #136]
  40a444:	bl	4023e0 <free@plt>
  40a448:	mov	x0, x26
  40a44c:	bl	4023e0 <free@plt>
  40a450:	b	408d84 <ferror@plt+0x6754>
  40a454:	ldr	x0, [sp, #128]
  40a458:	mov	x20, x25
  40a45c:	bl	40da90 <ferror@plt+0xb460>
  40a460:	str	x0, [sp, #128]
  40a464:	cbz	x25, 40a610 <ferror@plt+0x7fe0>
  40a468:	ldr	x1, [sp, #136]
  40a46c:	sub	x0, x25, #0x1
  40a470:	ldr	x21, [x1, x0, lsl #3]
  40a474:	b	40a340 <ferror@plt+0x7d10>
  40a478:	mov	x20, x25
  40a47c:	b	40a464 <ferror@plt+0x7e34>
  40a480:	ldr	x0, [sp, #168]
  40a484:	mov	x14, #0x1360                	// #4960
  40a488:	mov	x1, #0x3                   	// #3
  40a48c:	ldr	w4, [x0]
  40a490:	ldrb	w2, [x0, #4]
  40a494:	add	x0, sp, x14
  40a498:	str	w4, [x23]
  40a49c:	strb	w2, [x23, #4]
  40a4a0:	bl	40afe8 <ferror@plt+0x89b8>
  40a4a4:	ldr	x24, [x21]
  40a4a8:	mov	w6, #0x0                   	// #0
  40a4ac:	mov	x4, #0x0                   	// #0
  40a4b0:	cbz	x24, 40a50c <ferror@plt+0x7edc>
  40a4b4:	ldr	x2, [x24, #8]
  40a4b8:	mov	x13, #0x1360                	// #4960
  40a4bc:	mov	x1, x24
  40a4c0:	add	x0, sp, x13
  40a4c4:	str	w6, [sp, #160]
  40a4c8:	ldr	x2, [x2, #88]
  40a4cc:	sub	x2, x2, #0x1
  40a4d0:	add	x4, x4, x2
  40a4d4:	str	x4, [sp, #120]
  40a4d8:	bl	40b028 <ferror@plt+0x89f8>
  40a4dc:	ldr	x0, [sp, #144]
  40a4e0:	mov	x2, #0x0                   	// #0
  40a4e4:	ldr	x1, [x24, #8]
  40a4e8:	add	x1, x1, #0x78
  40a4ec:	bl	40b2d8 <ferror@plt+0x8ca8>
  40a4f0:	mov	w20, w0
  40a4f4:	cbnz	w0, 40a400 <ferror@plt+0x7dd0>
  40a4f8:	ldr	x24, [x24]
  40a4fc:	ldr	w6, [sp, #160]
  40a500:	ldr	x4, [sp, #120]
  40a504:	add	w6, w6, #0x1
  40a508:	cbnz	x24, 40a4b4 <ferror@plt+0x7e84>
  40a50c:	ldr	x0, [x21, #8]
  40a510:	ldr	x0, [x0, #88]
  40a514:	add	x0, x4, x0
  40a518:	add	x0, x0, w6, sxtw #2
  40a51c:	bl	4021a0 <malloc@plt>
  40a520:	ldr	x4, [sp, #4968]
  40a524:	mov	x20, x0
  40a528:	subs	w4, w4, #0x1
  40a52c:	b.mi	40a6dc <ferror@plt+0x80ac>  // b.first
  40a530:	sbfiz	x6, x4, #3, #32
  40a534:	mov	x7, #0x0                   	// #0
  40a538:	ldr	x1, [sp, #4960]
  40a53c:	sub	w4, w4, #0x1
  40a540:	add	x0, x20, x7
  40a544:	str	x7, [sp, #120]
  40a548:	str	w4, [sp, #188]
  40a54c:	ldr	x8, [x1, x6]
  40a550:	sub	x6, x6, #0x8
  40a554:	str	x8, [sp, #160]
  40a558:	str	x6, [sp, #176]
  40a55c:	ldr	x2, [x8, #8]
  40a560:	add	x1, x2, #0x78
  40a564:	ldr	x24, [x2, #88]
  40a568:	sub	x24, x24, #0x1
  40a56c:	mov	x2, x24
  40a570:	bl	401fe0 <memcpy@plt>
  40a574:	ldp	x7, x0, [sp, #120]
  40a578:	ldr	w10, [x23]
  40a57c:	ldr	x8, [sp, #160]
  40a580:	ldrb	w9, [x23, #4]
  40a584:	add	x1, x24, x7
  40a588:	add	x2, x20, x1
  40a58c:	add	x7, x1, #0x4
  40a590:	str	x7, [sp, #120]
  40a594:	str	w10, [x20, x1]
  40a598:	strb	w9, [x2, #4]
  40a59c:	ldr	x1, [x8, #8]
  40a5a0:	bl	40da90 <ferror@plt+0xb460>
  40a5a4:	str	x0, [sp, #128]
  40a5a8:	ldr	w4, [sp, #188]
  40a5ac:	ldr	x7, [sp, #120]
  40a5b0:	cmn	w4, #0x1
  40a5b4:	ldr	x6, [sp, #176]
  40a5b8:	b.ne	40a538 <ferror@plt+0x7f08>  // b.any
  40a5bc:	ldr	x1, [x21, #8]
  40a5c0:	add	x0, x20, x7
  40a5c4:	add	x1, x1, #0x78
  40a5c8:	bl	402480 <strcpy@plt>
  40a5cc:	mov	x2, x20
  40a5d0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a5d4:	add	x1, x1, #0xcc0
  40a5d8:	mov	w0, #0x3                   	// #3
  40a5dc:	bl	40a880 <ferror@plt+0x8250>
  40a5e0:	mov	x0, x20
  40a5e4:	mov	x20, x25
  40a5e8:	bl	4023e0 <free@plt>
  40a5ec:	mov	x12, #0x1360                	// #4960
  40a5f0:	add	x0, sp, x12
  40a5f4:	bl	40b168 <ferror@plt+0x8b38>
  40a5f8:	b	40a464 <ferror@plt+0x7e34>
  40a5fc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a600:	mov	w0, #0x3                   	// #3
  40a604:	add	x1, x1, #0xca0
  40a608:	bl	40a880 <ferror@plt+0x8250>
  40a60c:	b	40a428 <ferror@plt+0x7df8>
  40a610:	mov	w20, #0x0                   	// #0
  40a614:	b	40a400 <ferror@plt+0x7dd0>
  40a618:	ldr	x0, [sp, #144]
  40a61c:	bl	40bb08 <ferror@plt+0x94d8>
  40a620:	mov	w2, w0
  40a624:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a628:	mov	w0, #0x3                   	// #3
  40a62c:	add	x1, x1, #0xce8
  40a630:	bl	40a880 <ferror@plt+0x8250>
  40a634:	b	40a420 <ferror@plt+0x7df0>
  40a638:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  40a63c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a640:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a644:	add	x3, x3, #0x90
  40a648:	add	x1, x1, #0xcc8
  40a64c:	add	x0, x0, #0xc88
  40a650:	mov	w2, #0x784                 	// #1924
  40a654:	bl	402570 <__assert_fail@plt>
  40a658:	mov	x6, #0x1360                	// #4960
  40a65c:	mov	x3, x23
  40a660:	add	x4, sp, x6
  40a664:	mov	w2, w21
  40a668:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a66c:	add	x1, x1, #0xd80
  40a670:	mov	w0, #0x3                   	// #3
  40a674:	bl	40a880 <ferror@plt+0x8250>
  40a678:	mov	w0, w21
  40a67c:	bl	402280 <close@plt>
  40a680:	b	409d04 <ferror@plt+0x76d4>
  40a684:	mov	x4, #0x1360                	// #4960
  40a688:	mov	x2, x23
  40a68c:	add	x3, sp, x4
  40a690:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a694:	mov	w0, #0x3                   	// #3
  40a698:	add	x1, x1, #0xd98
  40a69c:	bl	40a880 <ferror@plt+0x8250>
  40a6a0:	b	40a1a8 <ferror@plt+0x7b78>
  40a6a4:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40a6a8:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a6ac:	mov	x2, #0x15                  	// #21
  40a6b0:	add	x0, x0, #0x178
  40a6b4:	ldr	x3, [x1, #912]
  40a6b8:	mov	x1, #0x1                   	// #1
  40a6bc:	bl	402440 <fwrite@plt>
  40a6c0:	b	408844 <ferror@plt+0x6214>
  40a6c4:	mov	x2, x20
  40a6c8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a6cc:	mov	w0, #0x3                   	// #3
  40a6d0:	add	x1, x1, #0x7b8
  40a6d4:	bl	40a880 <ferror@plt+0x8250>
  40a6d8:	b	409454 <ferror@plt+0x6e24>
  40a6dc:	mov	x7, #0x0                   	// #0
  40a6e0:	b	40a5bc <ferror@plt+0x7f8c>
  40a6e4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  40a6e8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a6ec:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a6f0:	add	x3, x3, #0x70
  40a6f4:	add	x1, x1, #0xcc8
  40a6f8:	add	x0, x0, #0xcd8
  40a6fc:	mov	w2, #0x700                 	// #1792
  40a700:	bl	402570 <__assert_fail@plt>
  40a704:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a708:	mov	w0, #0x3                   	// #3
  40a70c:	add	x1, x1, #0xca0
  40a710:	bl	40a880 <ferror@plt+0x8250>
  40a714:	b	40a420 <ferror@plt+0x7df0>
  40a718:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  40a71c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a720:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a724:	add	x3, x3, #0x90
  40a728:	add	x1, x1, #0xcc8
  40a72c:	add	x0, x0, #0xc60
  40a730:	mov	w2, #0x767                 	// #1895
  40a734:	bl	402570 <__assert_fail@plt>
  40a738:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a73c:	mov	w0, #0x3                   	// #3
  40a740:	add	x1, x1, #0x8d0
  40a744:	bl	40a880 <ferror@plt+0x8250>
  40a748:	b	409168 <ferror@plt+0x6b38>
  40a74c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a750:	mov	w0, #0x3                   	// #3
  40a754:	add	x1, x1, #0x938
  40a758:	bl	40a880 <ferror@plt+0x8250>
  40a75c:	b	409168 <ferror@plt+0x6b38>
  40a760:	stp	x29, x30, [sp, #-128]!
  40a764:	mov	x29, sp
  40a768:	stp	x19, x20, [sp, #16]
  40a76c:	mov	w20, w1
  40a770:	sub	w1, w1, #0x2
  40a774:	stp	x21, x22, [sp, #32]
  40a778:	mov	x19, x6
  40a77c:	mov	x21, x5
  40a780:	cmp	w1, #0x5
  40a784:	b.hi	40a81c <ferror@plt+0x81ec>  // b.pmore
  40a788:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40a78c:	add	x0, x0, #0x438
  40a790:	ldr	x22, [x0, w1, uxtw #3]
  40a794:	mov	x1, x21
  40a798:	ldp	x6, x7, [x19]
  40a79c:	add	x2, sp, #0x30
  40a7a0:	ldp	x4, x5, [x19, #16]
  40a7a4:	add	x0, sp, #0x58
  40a7a8:	stp	x6, x7, [sp, #48]
  40a7ac:	stp	x4, x5, [sp, #64]
  40a7b0:	bl	402400 <vasprintf@plt>
  40a7b4:	tbnz	w0, #31, 40a7f4 <ferror@plt+0x81c4>
  40a7b8:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40a7bc:	ldr	x3, [sp, #88]
  40a7c0:	ldrb	w0, [x0, #1024]
  40a7c4:	cbnz	w0, 40a804 <ferror@plt+0x81d4>
  40a7c8:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40a7cc:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40a7d0:	mov	x4, x3
  40a7d4:	mov	x3, x22
  40a7d8:	ldr	x2, [x1, #944]
  40a7dc:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40a7e0:	ldr	x0, [x0, #912]
  40a7e4:	add	x1, x1, #0x3f8
  40a7e8:	bl	4025e0 <fprintf@plt>
  40a7ec:	ldr	x0, [sp, #88]
  40a7f0:	bl	4023e0 <free@plt>
  40a7f4:	ldp	x19, x20, [sp, #16]
  40a7f8:	ldp	x21, x22, [sp, #32]
  40a7fc:	ldp	x29, x30, [sp], #128
  40a800:	ret
  40a804:	mov	x2, x22
  40a808:	mov	w0, w20
  40a80c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40a810:	add	x1, x1, #0x3f0
  40a814:	bl	402040 <syslog@plt>
  40a818:	b	40a7ec <ferror@plt+0x81bc>
  40a81c:	add	x22, sp, #0x60
  40a820:	mov	w3, w20
  40a824:	mov	x0, x22
  40a828:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40a82c:	mov	x1, #0x20                  	// #32
  40a830:	add	x2, x2, #0x3e0
  40a834:	bl	402150 <snprintf@plt>
  40a838:	b	40a794 <ferror@plt+0x8164>
  40a83c:	nop
  40a840:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40a844:	and	w0, w0, #0xff
  40a848:	strb	w0, [x1, #1024]
  40a84c:	cbnz	w0, 40a854 <ferror@plt+0x8224>
  40a850:	ret
  40a854:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40a858:	mov	w2, #0x18                  	// #24
  40a85c:	mov	w1, #0x2                   	// #2
  40a860:	ldr	x0, [x0, #944]
  40a864:	b	402300 <openlog@plt>
  40a868:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40a86c:	ldrb	w0, [x0, #1024]
  40a870:	cbnz	w0, 40a878 <ferror@plt+0x8248>
  40a874:	ret
  40a878:	b	4020e0 <closelog@plt>
  40a87c:	nop
  40a880:	stp	x29, x30, [sp, #-320]!
  40a884:	adrp	x8, 433000 <ferror@plt+0x309d0>
  40a888:	mov	x29, sp
  40a88c:	str	x19, [sp, #16]
  40a890:	mov	w19, w0
  40a894:	ldr	w0, [x8, #868]
  40a898:	str	q0, [sp, #144]
  40a89c:	cmp	w0, w19
  40a8a0:	str	q1, [sp, #160]
  40a8a4:	str	q2, [sp, #176]
  40a8a8:	str	q3, [sp, #192]
  40a8ac:	str	q4, [sp, #208]
  40a8b0:	str	q5, [sp, #224]
  40a8b4:	str	q6, [sp, #240]
  40a8b8:	str	q7, [sp, #256]
  40a8bc:	stp	x2, x3, [sp, #272]
  40a8c0:	stp	x4, x5, [sp, #288]
  40a8c4:	stp	x6, x7, [sp, #304]
  40a8c8:	b.ge	40a8d8 <ferror@plt+0x82a8>  // b.tcont
  40a8cc:	ldr	x19, [sp, #16]
  40a8d0:	ldp	x29, x30, [sp], #320
  40a8d4:	ret
  40a8d8:	add	x2, sp, #0x140
  40a8dc:	stp	x2, x2, [sp, #112]
  40a8e0:	add	x0, sp, #0x110
  40a8e4:	mov	w4, #0xffffffd0            	// #-48
  40a8e8:	mov	w3, #0xffffff80            	// #-128
  40a8ec:	str	x0, [sp, #128]
  40a8f0:	add	x2, sp, #0x20
  40a8f4:	stp	w4, w3, [sp, #136]
  40a8f8:	add	x0, sp, #0x48
  40a8fc:	ldp	x4, x5, [sp, #112]
  40a900:	stp	x4, x5, [sp, #32]
  40a904:	ldp	x4, x5, [sp, #128]
  40a908:	stp	x4, x5, [sp, #48]
  40a90c:	bl	402400 <vasprintf@plt>
  40a910:	tbnz	w0, #31, 40a8cc <ferror@plt+0x829c>
  40a914:	ldr	x3, [sp, #72]
  40a918:	cbz	x3, 40a8cc <ferror@plt+0x829c>
  40a91c:	sub	w1, w19, #0x2
  40a920:	cmp	w1, #0x5
  40a924:	b.hi	40a990 <ferror@plt+0x8360>  // b.pmore
  40a928:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40a92c:	add	x0, x0, #0x438
  40a930:	ldr	x2, [x0, w1, uxtw #3]
  40a934:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40a938:	ldrb	w0, [x0, #1024]
  40a93c:	cbz	w0, 40a968 <ferror@plt+0x8338>
  40a940:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40a944:	mov	w0, w19
  40a948:	add	x1, x1, #0x3f0
  40a94c:	bl	402040 <syslog@plt>
  40a950:	ldr	x0, [sp, #72]
  40a954:	bl	4023e0 <free@plt>
  40a958:	cmp	w19, #0x2
  40a95c:	b.gt	40a8cc <ferror@plt+0x829c>
  40a960:	mov	w0, #0x1                   	// #1
  40a964:	bl	402050 <exit@plt>
  40a968:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40a96c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40a970:	mov	x4, x3
  40a974:	mov	x3, x2
  40a978:	ldr	x0, [x0, #912]
  40a97c:	ldr	x2, [x1, #944]
  40a980:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40a984:	add	x1, x1, #0x3f8
  40a988:	bl	4025e0 <fprintf@plt>
  40a98c:	b	40a950 <ferror@plt+0x8320>
  40a990:	mov	w3, w19
  40a994:	add	x0, sp, #0x50
  40a998:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40a99c:	mov	x1, #0x20                  	// #32
  40a9a0:	add	x2, x2, #0x3e0
  40a9a4:	bl	402150 <snprintf@plt>
  40a9a8:	add	x2, sp, #0x50
  40a9ac:	ldr	x3, [sp, #72]
  40a9b0:	b	40a934 <ferror@plt+0x8304>
  40a9b4:	nop
  40a9b8:	stp	x29, x30, [sp, #-32]!
  40a9bc:	adrp	x2, 433000 <ferror@plt+0x309d0>
  40a9c0:	mov	x29, sp
  40a9c4:	str	w1, [x2, #868]
  40a9c8:	str	x19, [sp, #16]
  40a9cc:	mov	x19, x0
  40a9d0:	bl	40cb20 <ferror@plt+0xa4f0>
  40a9d4:	mov	x0, x19
  40a9d8:	adrp	x1, 40a000 <ferror@plt+0x79d0>
  40a9dc:	ldr	x19, [sp, #16]
  40a9e0:	add	x1, x1, #0x760
  40a9e4:	ldp	x29, x30, [sp], #32
  40a9e8:	mov	x2, #0x0                   	// #0
  40a9ec:	b	40c910 <ferror@plt+0xa2e0>
  40a9f0:	mov	x7, x2
  40a9f4:	stp	x29, x30, [sp, #-16]!
  40a9f8:	mov	x2, x1
  40a9fc:	mov	x29, sp
  40aa00:	mov	w6, w5
  40aa04:	mov	w5, w4
  40aa08:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40aa0c:	and	w4, w3, #0xff
  40aa10:	add	x1, x1, #0xb90
  40aa14:	mov	x3, x7
  40aa18:	bl	4025e0 <fprintf@plt>
  40aa1c:	lsr	w0, w0, #31
  40aa20:	ldp	x29, x30, [sp], #16
  40aa24:	ret
  40aa28:	and	w3, w3, #0xff
  40aa2c:	adrp	x7, 41c000 <ferror@plt+0x199d0>
  40aa30:	cmp	w3, #0x63
  40aa34:	add	x7, x7, #0x478
  40aa38:	adrp	x8, 41c000 <ferror@plt+0x199d0>
  40aa3c:	add	x8, x8, #0x468
  40aa40:	stp	x29, x30, [sp, #-16]!
  40aa44:	mov	x3, x2
  40aa48:	mov	w6, w5
  40aa4c:	mov	x29, sp
  40aa50:	mov	x2, x1
  40aa54:	mov	w5, w4
  40aa58:	csel	x4, x8, x7, eq  // eq = none
  40aa5c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40aa60:	add	x1, x1, #0x480
  40aa64:	bl	4025e0 <fprintf@plt>
  40aa68:	ldp	x29, x30, [sp], #16
  40aa6c:	lsr	w0, w0, #31
  40aa70:	ret
  40aa74:	nop
  40aa78:	stp	x29, x30, [sp, #-64]!
  40aa7c:	mov	w1, #0x2f                  	// #47
  40aa80:	mov	x29, sp
  40aa84:	stp	x19, x20, [sp, #16]
  40aa88:	mov	x20, x0
  40aa8c:	mov	x19, x2
  40aa90:	mov	x0, x2
  40aa94:	stp	x21, x22, [sp, #32]
  40aa98:	mov	w21, w4
  40aa9c:	mov	w22, w5
  40aaa0:	str	x23, [sp, #48]
  40aaa4:	and	w23, w3, #0xff
  40aaa8:	bl	4022a0 <strrchr@plt>
  40aaac:	cbz	x0, 40aacc <ferror@plt+0x849c>
  40aab0:	sub	w2, w0, w19
  40aab4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40aab8:	mov	x3, x19
  40aabc:	add	x1, x1, #0x4f0
  40aac0:	mov	x0, x20
  40aac4:	bl	4025e0 <fprintf@plt>
  40aac8:	tbnz	w0, #31, 40ab04 <ferror@plt+0x84d4>
  40aacc:	mov	w5, w22
  40aad0:	mov	w4, w21
  40aad4:	mov	x3, x19
  40aad8:	mov	w2, w23
  40aadc:	mov	x0, x20
  40aae0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40aae4:	add	x1, x1, #0x4d0
  40aae8:	bl	4025e0 <fprintf@plt>
  40aaec:	lsr	w0, w0, #31
  40aaf0:	ldp	x19, x20, [sp, #16]
  40aaf4:	ldp	x21, x22, [sp, #32]
  40aaf8:	ldr	x23, [sp, #48]
  40aafc:	ldp	x29, x30, [sp], #64
  40ab00:	ret
  40ab04:	mov	w0, #0x1                   	// #1
  40ab08:	ldp	x19, x20, [sp, #16]
  40ab0c:	ldp	x21, x22, [sp, #32]
  40ab10:	ldr	x23, [sp, #48]
  40ab14:	ldp	x29, x30, [sp], #64
  40ab18:	ret
  40ab1c:	nop
  40ab20:	mov	x12, #0x4210                	// #16912
  40ab24:	sub	sp, sp, x12
  40ab28:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  40ab2c:	stp	x29, x30, [sp]
  40ab30:	mov	x29, sp
  40ab34:	stp	x21, x22, [sp, #32]
  40ab38:	adrp	x22, 41c000 <ferror@plt+0x199d0>
  40ab3c:	add	x22, x22, #0x9b8
  40ab40:	stp	x23, x24, [sp, #48]
  40ab44:	adrp	x23, 41c000 <ferror@plt+0x199d0>
  40ab48:	mov	w21, w0
  40ab4c:	adrp	x24, 41c000 <ferror@plt+0x199d0>
  40ab50:	add	x0, x23, #0x508
  40ab54:	add	x24, x24, #0x520
  40ab58:	add	x23, x3, #0x900
  40ab5c:	stp	x19, x20, [sp, #16]
  40ab60:	adrp	x19, 41c000 <ferror@plt+0x199d0>
  40ab64:	mov	x20, x1
  40ab68:	add	x19, x19, #0x980
  40ab6c:	stp	x25, x26, [sp, #64]
  40ab70:	adrp	x25, 41c000 <ferror@plt+0x199d0>
  40ab74:	mov	x26, x22
  40ab78:	add	x25, x25, #0x518
  40ab7c:	stp	x27, x28, [sp, #80]
  40ab80:	adrp	x27, 433000 <ferror@plt+0x309d0>
  40ab84:	str	x0, [sp, #96]
  40ab88:	mov	x13, #0x3210                	// #12816
  40ab8c:	mov	x3, x23
  40ab90:	add	x4, sp, x13
  40ab94:	mov	x2, x19
  40ab98:	mov	x1, x20
  40ab9c:	mov	w0, w21
  40aba0:	str	wzr, [sp, #12816]
  40aba4:	bl	402350 <getopt_long@plt>
  40aba8:	cmn	w0, #0x1
  40abac:	b.eq	40adfc <ferror@plt+0x87cc>  // b.none
  40abb0:	cmp	w0, #0x68
  40abb4:	b.eq	40ad68 <ferror@plt+0x8738>  // b.none
  40abb8:	b.gt	40acd4 <ferror@plt+0x86a4>
  40abbc:	cmp	w0, #0x3f
  40abc0:	b.eq	40aca8 <ferror@plt+0x8678>  // b.none
  40abc4:	cmp	w0, #0x66
  40abc8:	b.ne	40ace8 <ferror@plt+0x86b8>  // b.any
  40abcc:	ldr	x28, [x27, #920]
  40abd0:	mov	x0, x25
  40abd4:	mov	x1, x28
  40abd8:	bl	402370 <strcmp@plt>
  40abdc:	mov	w4, w0
  40abe0:	mov	x1, x28
  40abe4:	cmp	w4, #0x0
  40abe8:	mov	x0, x24
  40abec:	cset	w2, eq  // eq = none
  40abf0:	csel	x26, x26, x22, ne  // ne = any
  40abf4:	str	w2, [sp, #108]
  40abf8:	bl	402370 <strcmp@plt>
  40abfc:	mov	w2, w0
  40ac00:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40ac04:	add	x3, x4, #0x760
  40ac08:	mov	x0, x3
  40ac0c:	mov	x1, x28
  40ac10:	str	w2, [sp, #104]
  40ac14:	bl	402370 <strcmp@plt>
  40ac18:	ldr	w2, [sp, #104]
  40ac1c:	cbz	w2, 40add4 <ferror@plt+0x87a4>
  40ac20:	cbz	w0, 40adf0 <ferror@plt+0x87c0>
  40ac24:	ldr	w0, [sp, #108]
  40ac28:	cbnz	w0, 40ab88 <ferror@plt+0x8558>
  40ac2c:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40ac30:	mov	x2, x28
  40ac34:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ac38:	add	x1, x1, #0x530
  40ac3c:	ldr	x0, [x0, #912]
  40ac40:	adrp	x19, 41c000 <ferror@plt+0x199d0>
  40ac44:	add	x19, x19, #0x6a0
  40ac48:	bl	4025e0 <fprintf@plt>
  40ac4c:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40ac50:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40ac54:	add	x0, x0, #0x548
  40ac58:	ldr	x1, [x1, #944]
  40ac5c:	bl	402560 <printf@plt>
  40ac60:	mov	x1, x25
  40ac64:	mov	x0, x19
  40ac68:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ac6c:	add	x2, x2, #0x668
  40ac70:	bl	402560 <printf@plt>
  40ac74:	mov	x1, x24
  40ac78:	mov	x0, x19
  40ac7c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ac80:	add	x2, x2, #0x6b0
  40ac84:	bl	402560 <printf@plt>
  40ac88:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ac8c:	add	x3, x1, #0x760
  40ac90:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ac94:	mov	x0, x19
  40ac98:	mov	x1, x3
  40ac9c:	add	x2, x2, #0x6e8
  40aca0:	bl	402560 <printf@plt>
  40aca4:	nop
  40aca8:	mov	w19, #0x1                   	// #1
  40acac:	mov	w0, w19
  40acb0:	mov	x12, #0x4210                	// #16912
  40acb4:	ldp	x29, x30, [sp]
  40acb8:	ldp	x19, x20, [sp, #16]
  40acbc:	ldp	x21, x22, [sp, #32]
  40acc0:	ldp	x23, x24, [sp, #48]
  40acc4:	ldp	x25, x26, [sp, #64]
  40acc8:	ldp	x27, x28, [sp, #80]
  40accc:	add	sp, sp, x12
  40acd0:	ret
  40acd4:	cmp	w0, #0x6f
  40acd8:	b.ne	40ace8 <ferror@plt+0x86b8>  // b.any
  40acdc:	ldr	x0, [x27, #920]
  40ace0:	str	x0, [sp, #96]
  40ace4:	b	40ab88 <ferror@plt+0x8558>
  40ace8:	adrp	x3, 433000 <ferror@plt+0x309d0>
  40acec:	mov	w2, w0
  40acf0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40acf4:	add	x1, x1, #0x708
  40acf8:	ldr	x0, [x3, #912]
  40acfc:	adrp	x19, 41c000 <ferror@plt+0x199d0>
  40ad00:	add	x19, x19, #0x6a0
  40ad04:	bl	4025e0 <fprintf@plt>
  40ad08:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40ad0c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40ad10:	add	x0, x0, #0x548
  40ad14:	ldr	x1, [x1, #944]
  40ad18:	bl	402560 <printf@plt>
  40ad1c:	mov	x0, x19
  40ad20:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ad24:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ad28:	add	x2, x2, #0x668
  40ad2c:	add	x1, x1, #0x518
  40ad30:	bl	402560 <printf@plt>
  40ad34:	mov	x0, x19
  40ad38:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ad3c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ad40:	add	x2, x2, #0x6b0
  40ad44:	add	x1, x1, #0x520
  40ad48:	bl	402560 <printf@plt>
  40ad4c:	mov	x0, x19
  40ad50:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ad54:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ad58:	add	x2, x2, #0x6e8
  40ad5c:	add	x1, x1, #0x760
  40ad60:	bl	402560 <printf@plt>
  40ad64:	b	40aca8 <ferror@plt+0x8678>
  40ad68:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40ad6c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40ad70:	adrp	x20, 41c000 <ferror@plt+0x199d0>
  40ad74:	add	x0, x0, #0x548
  40ad78:	ldr	x1, [x1, #944]
  40ad7c:	add	x20, x20, #0x6a0
  40ad80:	mov	w19, #0x0                   	// #0
  40ad84:	bl	402560 <printf@plt>
  40ad88:	mov	x0, x20
  40ad8c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ad90:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ad94:	add	x2, x2, #0x668
  40ad98:	add	x1, x1, #0x518
  40ad9c:	bl	402560 <printf@plt>
  40ada0:	mov	x0, x20
  40ada4:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ada8:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40adac:	add	x2, x2, #0x6b0
  40adb0:	add	x1, x1, #0x520
  40adb4:	bl	402560 <printf@plt>
  40adb8:	mov	x0, x20
  40adbc:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40adc0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40adc4:	add	x2, x2, #0x6e8
  40adc8:	add	x1, x1, #0x760
  40adcc:	bl	402560 <printf@plt>
  40add0:	b	40acac <ferror@plt+0x867c>
  40add4:	cmp	w0, #0x0
  40add8:	adrp	x26, 41c000 <ferror@plt+0x199d0>
  40addc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40ade0:	add	x26, x26, #0x9a0
  40ade4:	add	x0, x0, #0x9d0
  40ade8:	csel	x26, x26, x0, eq  // eq = none
  40adec:	b	40ab88 <ferror@plt+0x8558>
  40adf0:	adrp	x26, 41c000 <ferror@plt+0x199d0>
  40adf4:	add	x26, x26, #0x9a0
  40adf8:	b	40ab88 <ferror@plt+0x8558>
  40adfc:	add	x0, sp, #0x88
  40ae00:	bl	402590 <uname@plt>
  40ae04:	tbnz	w0, #31, 40af40 <ferror@plt+0x8910>
  40ae08:	add	x19, sp, #0x10a
  40ae0c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ae10:	mov	x3, x19
  40ae14:	add	x2, x2, #0x748
  40ae18:	mov	x1, #0x1000                	// #4096
  40ae1c:	add	x0, sp, #0x210
  40ae20:	bl	402150 <snprintf@plt>
  40ae24:	add	x0, sp, #0x210
  40ae28:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ae2c:	add	x1, x1, #0x768
  40ae30:	bl	402190 <fopen@plt>
  40ae34:	mov	x20, x0
  40ae38:	cbz	x0, 40af64 <ferror@plt+0x8934>
  40ae3c:	ldr	x0, [sp, #96]
  40ae40:	mov	w1, #0x1ed                 	// #493
  40ae44:	bl	40c5f0 <ferror@plt+0x9fc0>
  40ae48:	tbnz	w0, #31, 40af94 <ferror@plt+0x8964>
  40ae4c:	ldr	x0, [sp, #96]
  40ae50:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ae54:	mov	w19, #0x0                   	// #0
  40ae58:	add	x1, x1, #0x828
  40ae5c:	bl	402190 <fopen@plt>
  40ae60:	mov	x21, x0
  40ae64:	cbz	x0, 40afd0 <ferror@plt+0x89a0>
  40ae68:	mov	x2, x20
  40ae6c:	mov	w1, #0x1000                	// #4096
  40ae70:	mov	x0, #0x1210                	// #4624
  40ae74:	add	x0, sp, x0
  40ae78:	bl	4025f0 <fgets@plt>
  40ae7c:	mov	x7, x0
  40ae80:	mov	x1, #0x3210                	// #12816
  40ae84:	mov	x2, #0x2210                	// #8720
  40ae88:	add	x3, sp, x1
  40ae8c:	mov	x8, #0x1210                	// #4624
  40ae90:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ae94:	add	x6, sp, #0x84
  40ae98:	add	x5, sp, #0x80
  40ae9c:	add	x4, sp, #0x7f
  40aea0:	add	x2, sp, x2
  40aea4:	add	x0, sp, x8
  40aea8:	add	x1, x1, #0x858
  40aeac:	cbz	x7, 40af2c <ferror@plt+0x88fc>
  40aeb0:	mov	x12, #0x1010                	// #4112
  40aeb4:	add	x7, sp, x12
  40aeb8:	ldrb	w7, [x7, #512]
  40aebc:	cmp	w7, #0x23
  40aec0:	b.eq	40ae68 <ferror@plt+0x8838>  // b.none
  40aec4:	bl	4024f0 <__isoc99_sscanf@plt>
  40aec8:	cmp	w0, #0x5
  40aecc:	adrp	x5, 433000 <ferror@plt+0x309d0>
  40aed0:	b.ne	40af0c <ferror@plt+0x88dc>  // b.any
  40aed4:	ldrb	w3, [sp, #127]
  40aed8:	mov	x10, #0x3210                	// #12816
  40aedc:	mov	x11, #0x2210                	// #8720
  40aee0:	add	x2, sp, x10
  40aee4:	sub	w4, w3, #0x62
  40aee8:	add	x1, sp, x11
  40aeec:	and	w4, w4, #0xff
  40aef0:	mov	x0, x21
  40aef4:	cmp	w4, #0x1
  40aef8:	b.hi	40af0c <ferror@plt+0x88dc>  // b.pmore
  40aefc:	ldp	w4, w5, [sp, #128]
  40af00:	ldr	x6, [x26, #8]
  40af04:	blr	x6
  40af08:	b	40ae68 <ferror@plt+0x8838>
  40af0c:	ldr	x0, [x5, #912]
  40af10:	mov	x9, #0x1210                	// #4624
  40af14:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40af18:	add	x2, sp, x9
  40af1c:	add	x1, x1, #0x868
  40af20:	mov	w19, #0x1                   	// #1
  40af24:	bl	4025e0 <fprintf@plt>
  40af28:	b	40ae68 <ferror@plt+0x8838>
  40af2c:	mov	x0, x20
  40af30:	bl	402160 <fclose@plt>
  40af34:	mov	x0, x21
  40af38:	bl	402160 <fclose@plt>
  40af3c:	b	40acac <ferror@plt+0x867c>
  40af40:	adrp	x1, 433000 <ferror@plt+0x309d0>
  40af44:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40af48:	mov	x2, #0x15                  	// #21
  40af4c:	mov	w19, #0x1                   	// #1
  40af50:	ldr	x3, [x1, #912]
  40af54:	add	x0, x0, #0x730
  40af58:	mov	x1, #0x1                   	// #1
  40af5c:	bl	402440 <fwrite@plt>
  40af60:	b	40acac <ferror@plt+0x867c>
  40af64:	bl	402580 <__errno_location@plt>
  40af68:	ldr	w1, [x0]
  40af6c:	adrp	x2, 433000 <ferror@plt+0x309d0>
  40af70:	cmp	w1, #0x2
  40af74:	ldr	x0, [x2, #912]
  40af78:	mov	x2, x19
  40af7c:	b.eq	40afbc <ferror@plt+0x898c>  // b.none
  40af80:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40af84:	mov	w19, #0x1                   	// #1
  40af88:	add	x1, x1, #0x7b0
  40af8c:	bl	4025e0 <fprintf@plt>
  40af90:	b	40acac <ferror@plt+0x867c>
  40af94:	ldr	x2, [sp, #96]
  40af98:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40af9c:	add	x1, x1, #0x7f0
  40afa0:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40afa4:	ldr	x0, [x0, #912]
  40afa8:	mov	w19, #0x1                   	// #1
  40afac:	bl	4025e0 <fprintf@plt>
  40afb0:	mov	x0, x20
  40afb4:	bl	402160 <fclose@plt>
  40afb8:	b	40acac <ferror@plt+0x867c>
  40afbc:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40afc0:	mov	w19, #0x0                   	// #0
  40afc4:	add	x1, x1, #0x770
  40afc8:	bl	4025e0 <fprintf@plt>
  40afcc:	b	40acac <ferror@plt+0x867c>
  40afd0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40afd4:	adrp	x0, 433000 <ferror@plt+0x309d0>
  40afd8:	add	x1, x1, #0x830
  40afdc:	ldr	x2, [sp, #96]
  40afe0:	b	40afa4 <ferror@plt+0x8974>
  40afe4:	nop
  40afe8:	cbz	x1, 40affc <ferror@plt+0x89cc>
  40afec:	str	xzr, [x0]
  40aff0:	stp	xzr, xzr, [x0, #8]
  40aff4:	str	x1, [x0, #24]
  40aff8:	ret
  40affc:	stp	x29, x30, [sp, #-16]!
  40b000:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  40b004:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40b008:	mov	x29, sp
  40b00c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40b010:	add	x3, x3, #0xa08
  40b014:	add	x1, x1, #0x9e8
  40b018:	add	x0, x0, #0x9f8
  40b01c:	mov	w2, #0x2a                  	// #42
  40b020:	bl	402570 <__assert_fail@plt>
  40b024:	nop
  40b028:	stp	x29, x30, [sp, #-48]!
  40b02c:	mov	x29, sp
  40b030:	ldp	x2, x3, [x0, #8]
  40b034:	stp	x19, x20, [sp, #16]
  40b038:	mov	x20, x1
  40b03c:	mov	x19, x0
  40b040:	ldr	x0, [x0]
  40b044:	add	x1, x2, #0x1
  40b048:	cmp	x1, x3
  40b04c:	b.cs	40b068 <ferror@plt+0x8a38>  // b.hs, b.nlast
  40b050:	str	x20, [x0, x2, lsl #3]
  40b054:	mov	w0, w2
  40b058:	str	x1, [x19, #8]
  40b05c:	ldp	x19, x20, [sp, #16]
  40b060:	ldp	x29, x30, [sp], #48
  40b064:	ret
  40b068:	str	x21, [sp, #32]
  40b06c:	ldr	x21, [x19, #24]
  40b070:	add	x21, x3, x21
  40b074:	lsl	x1, x21, #3
  40b078:	bl	402230 <realloc@plt>
  40b07c:	cbz	x0, 40b098 <ferror@plt+0x8a68>
  40b080:	ldr	x2, [x19, #8]
  40b084:	str	x0, [x19]
  40b088:	str	x21, [x19, #16]
  40b08c:	add	x1, x2, #0x1
  40b090:	ldr	x21, [sp, #32]
  40b094:	b	40b050 <ferror@plt+0x8a20>
  40b098:	mov	w0, #0xfffffff4            	// #-12
  40b09c:	ldr	x21, [sp, #32]
  40b0a0:	b	40b05c <ferror@plt+0x8a2c>
  40b0a4:	nop
  40b0a8:	stp	x29, x30, [sp, #-48]!
  40b0ac:	mov	x29, sp
  40b0b0:	stp	x19, x20, [sp, #16]
  40b0b4:	mov	x20, x0
  40b0b8:	mov	x19, x1
  40b0bc:	ldr	x0, [x0]
  40b0c0:	ldr	x4, [x20, #8]
  40b0c4:	add	x1, x0, x4, lsl #3
  40b0c8:	cmp	x0, x1
  40b0cc:	b.cs	40b100 <ferror@plt+0x8ad0>  // b.hs, b.nlast
  40b0d0:	mov	x2, x0
  40b0d4:	b	40b0e0 <ferror@plt+0x8ab0>
  40b0d8:	cmp	x1, x2
  40b0dc:	b.ls	40b100 <ferror@plt+0x8ad0>  // b.plast
  40b0e0:	ldr	x3, [x2]
  40b0e4:	add	x2, x2, #0x8
  40b0e8:	cmp	x3, x19
  40b0ec:	b.ne	40b0d8 <ferror@plt+0x8aa8>  // b.any
  40b0f0:	mov	w0, #0xffffffef            	// #-17
  40b0f4:	ldp	x19, x20, [sp, #16]
  40b0f8:	ldp	x29, x30, [sp], #48
  40b0fc:	ret
  40b100:	ldr	x3, [x20, #16]
  40b104:	add	x2, x4, #0x1
  40b108:	cmp	x2, x3
  40b10c:	b.cs	40b128 <ferror@plt+0x8af8>  // b.hs, b.nlast
  40b110:	mov	w0, w4
  40b114:	str	x19, [x1]
  40b118:	str	x2, [x20, #8]
  40b11c:	ldp	x19, x20, [sp, #16]
  40b120:	ldp	x29, x30, [sp], #48
  40b124:	ret
  40b128:	str	x21, [sp, #32]
  40b12c:	ldr	x21, [x20, #24]
  40b130:	add	x21, x3, x21
  40b134:	lsl	x1, x21, #3
  40b138:	bl	402230 <realloc@plt>
  40b13c:	cbz	x0, 40b15c <ferror@plt+0x8b2c>
  40b140:	ldr	x4, [x20, #8]
  40b144:	str	x0, [x20]
  40b148:	str	x21, [x20, #16]
  40b14c:	add	x2, x4, #0x1
  40b150:	add	x1, x0, x4, lsl #3
  40b154:	ldr	x21, [sp, #32]
  40b158:	b	40b110 <ferror@plt+0x8ae0>
  40b15c:	mov	w0, #0xfffffff4            	// #-12
  40b160:	ldr	x21, [sp, #32]
  40b164:	b	40b11c <ferror@plt+0x8aec>
  40b168:	stp	x29, x30, [sp, #-32]!
  40b16c:	mov	x29, sp
  40b170:	str	x19, [sp, #16]
  40b174:	mov	x19, x0
  40b178:	ldr	x0, [x0]
  40b17c:	bl	4023e0 <free@plt>
  40b180:	stp	xzr, xzr, [x19, #8]
  40b184:	ldr	x19, [sp, #16]
  40b188:	ldp	x29, x30, [sp], #32
  40b18c:	ret
  40b190:	mov	x3, x1
  40b194:	mov	x2, #0x8                   	// #8
  40b198:	ldp	x0, x1, [x0]
  40b19c:	b	402110 <qsort@plt>
  40b1a0:	stp	x29, x30, [sp, #-32]!
  40b1a4:	sub	w0, w0, #0x1
  40b1a8:	clz	w0, w0
  40b1ac:	neg	w2, w0
  40b1b0:	mov	x29, sp
  40b1b4:	mov	x0, #0x1                   	// #1
  40b1b8:	stp	x19, x20, [sp, #16]
  40b1bc:	mov	w19, #0x1                   	// #1
  40b1c0:	lsl	w19, w19, w2
  40b1c4:	mov	x20, x1
  40b1c8:	ubfiz	x1, x19, #4, #32
  40b1cc:	add	x1, x1, #0x18
  40b1d0:	bl	402210 <calloc@plt>
  40b1d4:	cbz	x0, 40b1f4 <ferror@plt+0x8bc4>
  40b1d8:	str	w19, [x0, #8]
  40b1dc:	cmp	wzr, w19, lsr #5
  40b1e0:	str	x20, [x0, #16]
  40b1e4:	lsr	w19, w19, #5
  40b1e8:	b.ne	40b200 <ferror@plt+0x8bd0>  // b.any
  40b1ec:	mov	w1, #0x4                   	// #4
  40b1f0:	str	w1, [x0, #4]
  40b1f4:	ldp	x19, x20, [sp, #16]
  40b1f8:	ldp	x29, x30, [sp], #32
  40b1fc:	ret
  40b200:	cmp	w19, #0x41
  40b204:	mov	w1, #0x40                  	// #64
  40b208:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  40b20c:	str	w19, [x0, #4]
  40b210:	ldp	x19, x20, [sp, #16]
  40b214:	ldp	x29, x30, [sp], #32
  40b218:	ret
  40b21c:	nop
  40b220:	cbz	x0, 40b2d0 <ferror@plt+0x8ca0>
  40b224:	stp	x29, x30, [sp, #-64]!
  40b228:	mov	x29, sp
  40b22c:	str	x23, [sp, #48]
  40b230:	ldr	w23, [x0, #8]
  40b234:	stp	x21, x22, [sp, #32]
  40b238:	add	x22, x0, #0x18
  40b23c:	mov	x21, x0
  40b240:	add	x23, x22, x23, lsl #4
  40b244:	cmp	x22, x23
  40b248:	b.cs	40b2bc <ferror@plt+0x8c8c>  // b.hs, b.nlast
  40b24c:	stp	x19, x20, [sp, #16]
  40b250:	b	40b268 <ferror@plt+0x8c38>
  40b254:	mov	x0, x19
  40b258:	add	x22, x22, #0x10
  40b25c:	bl	4023e0 <free@plt>
  40b260:	cmp	x23, x22
  40b264:	b.ls	40b2b8 <ferror@plt+0x8c88>  // b.plast
  40b268:	ldr	x1, [x21, #16]
  40b26c:	ldr	x19, [x22]
  40b270:	cbz	x1, 40b254 <ferror@plt+0x8c24>
  40b274:	ldr	w20, [x22, #8]
  40b278:	add	x20, x19, x20, lsl #4
  40b27c:	cmp	x20, x19
  40b280:	b.hi	40b28c <ferror@plt+0x8c5c>  // b.pmore
  40b284:	b	40b254 <ferror@plt+0x8c24>
  40b288:	ldr	x1, [x21, #16]
  40b28c:	add	x19, x19, #0x10
  40b290:	ldur	x0, [x19, #-8]
  40b294:	blr	x1
  40b298:	cmp	x20, x19
  40b29c:	b.hi	40b288 <ferror@plt+0x8c58>  // b.pmore
  40b2a0:	ldr	x19, [x22]
  40b2a4:	add	x22, x22, #0x10
  40b2a8:	mov	x0, x19
  40b2ac:	bl	4023e0 <free@plt>
  40b2b0:	cmp	x23, x22
  40b2b4:	b.hi	40b268 <ferror@plt+0x8c38>  // b.pmore
  40b2b8:	ldp	x19, x20, [sp, #16]
  40b2bc:	mov	x0, x21
  40b2c0:	ldp	x21, x22, [sp, #32]
  40b2c4:	ldr	x23, [sp, #48]
  40b2c8:	ldp	x29, x30, [sp], #64
  40b2cc:	b	4023e0 <free@plt>
  40b2d0:	ret
  40b2d4:	nop
  40b2d8:	stp	x29, x30, [sp, #-96]!
  40b2dc:	mov	x29, sp
  40b2e0:	stp	x19, x20, [sp, #16]
  40b2e4:	mov	x19, x1
  40b2e8:	mov	x20, x0
  40b2ec:	mov	x0, x1
  40b2f0:	stp	x21, x22, [sp, #32]
  40b2f4:	mov	x21, x2
  40b2f8:	stp	x23, x24, [sp, #48]
  40b2fc:	stp	x25, x26, [sp, #64]
  40b300:	bl	402020 <strlen@plt>
  40b304:	mov	w3, w0
  40b308:	and	w5, w0, #0x3
  40b30c:	cmp	wzr, w0, lsr #2
  40b310:	b.eq	40b4e8 <ferror@plt+0x8eb8>  // b.none
  40b314:	lsr	w0, w0, #2
  40b318:	sub	w4, w0, #0x1
  40b31c:	mov	x0, x19
  40b320:	add	x4, x4, #0x1
  40b324:	add	x4, x19, x4, lsl #2
  40b328:	ldrh	w1, [x0]
  40b32c:	add	x0, x0, #0x4
  40b330:	ldurh	w2, [x0, #-2]
  40b334:	cmp	x0, x4
  40b338:	add	w3, w1, w3
  40b33c:	lsl	w1, w3, #16
  40b340:	eor	w1, w1, w2, lsl #11
  40b344:	eor	w3, w1, w3
  40b348:	add	w3, w3, w3, lsr #11
  40b34c:	b.ne	40b328 <ferror@plt+0x8cf8>  // b.any
  40b350:	cmp	w5, #0x2
  40b354:	b.eq	40b4d4 <ferror@plt+0x8ea4>  // b.none
  40b358:	cmp	w5, #0x3
  40b35c:	b.eq	40b4b4 <ferror@plt+0x8e84>  // b.none
  40b360:	cmp	w5, #0x1
  40b364:	b.eq	40b4a0 <ferror@plt+0x8e70>  // b.none
  40b368:	eor	w3, w3, w3, lsl #3
  40b36c:	ldr	w22, [x20, #8]
  40b370:	add	x24, x20, #0x18
  40b374:	add	w3, w3, w3, lsr #5
  40b378:	sub	w22, w22, #0x1
  40b37c:	eor	w3, w3, w3, lsl #4
  40b380:	add	w3, w3, w3, lsr #17
  40b384:	eor	w3, w3, w3, lsl #25
  40b388:	add	w3, w3, w3, lsr #6
  40b38c:	and	w3, w22, w3
  40b390:	lsl	x22, x3, #4
  40b394:	add	x25, x24, x22
  40b398:	ldr	x23, [x24, x22]
  40b39c:	ldp	w26, w2, [x25, #8]
  40b3a0:	add	w0, w26, #0x1
  40b3a4:	cmp	w0, w2
  40b3a8:	b.cs	40b468 <ferror@plt+0x8e38>  // b.hs, b.nlast
  40b3ac:	ubfiz	x24, x26, #4, #32
  40b3b0:	add	x24, x23, x24
  40b3b4:	cmp	x24, x23
  40b3b8:	b.hi	40b3d0 <ferror@plt+0x8da0>  // b.pmore
  40b3bc:	b	40b4f0 <ferror@plt+0x8ec0>
  40b3c0:	b.lt	40b41c <ferror@plt+0x8dec>  // b.tstop
  40b3c4:	mov	x23, x0
  40b3c8:	cmp	x24, x0
  40b3cc:	b.ls	40b430 <ferror@plt+0x8e00>  // b.plast
  40b3d0:	ldr	x1, [x23]
  40b3d4:	mov	x0, x19
  40b3d8:	bl	402370 <strcmp@plt>
  40b3dc:	mov	w22, w0
  40b3e0:	cmp	w22, #0x0
  40b3e4:	add	x0, x23, #0x10
  40b3e8:	cbnz	w22, 40b3c0 <ferror@plt+0x8d90>
  40b3ec:	ldr	x1, [x20, #16]
  40b3f0:	cbz	x1, 40b3fc <ferror@plt+0x8dcc>
  40b3f4:	ldr	x0, [x23, #8]
  40b3f8:	blr	x1
  40b3fc:	stp	x19, x21, [x23]
  40b400:	mov	w0, w22
  40b404:	ldp	x19, x20, [sp, #16]
  40b408:	ldp	x21, x22, [sp, #32]
  40b40c:	ldp	x23, x24, [sp, #48]
  40b410:	ldp	x25, x26, [sp, #64]
  40b414:	ldp	x29, x30, [sp], #96
  40b418:	ret
  40b41c:	sub	x2, x24, x23
  40b420:	mov	x1, x23
  40b424:	bl	401ff0 <memmove@plt>
  40b428:	ldr	w26, [x25, #8]
  40b42c:	mov	x0, x23
  40b430:	stp	x19, x21, [x0]
  40b434:	add	w26, w26, #0x1
  40b438:	ldr	w0, [x20]
  40b43c:	str	w26, [x25, #8]
  40b440:	mov	w22, #0x0                   	// #0
  40b444:	add	w0, w0, #0x1
  40b448:	str	w0, [x20]
  40b44c:	mov	w0, w22
  40b450:	ldp	x19, x20, [sp, #16]
  40b454:	ldp	x21, x22, [sp, #32]
  40b458:	ldp	x23, x24, [sp, #48]
  40b45c:	ldp	x25, x26, [sp, #64]
  40b460:	ldp	x29, x30, [sp], #96
  40b464:	ret
  40b468:	str	x27, [sp, #80]
  40b46c:	mov	x0, x23
  40b470:	ldr	w27, [x20, #4]
  40b474:	add	w1, w2, w27
  40b478:	add	w27, w2, w27
  40b47c:	lsl	x1, x1, #4
  40b480:	bl	402230 <realloc@plt>
  40b484:	mov	x23, x0
  40b488:	cbz	x0, 40b4f8 <ferror@plt+0x8ec8>
  40b48c:	ldr	w26, [x25, #8]
  40b490:	str	x0, [x24, x22]
  40b494:	str	w27, [x25, #12]
  40b498:	ldr	x27, [sp, #80]
  40b49c:	b	40b3ac <ferror@plt+0x8d7c>
  40b4a0:	ldrb	w0, [x4]
  40b4a4:	add	w3, w0, w3
  40b4a8:	eor	w3, w3, w3, lsl #10
  40b4ac:	add	w3, w3, w3, lsr #1
  40b4b0:	b	40b368 <ferror@plt+0x8d38>
  40b4b4:	ldrh	w0, [x4]
  40b4b8:	ldrb	w1, [x4, #2]
  40b4bc:	add	w3, w0, w3
  40b4c0:	lsl	w0, w3, #16
  40b4c4:	eor	w0, w0, w1, lsl #18
  40b4c8:	eor	w3, w0, w3
  40b4cc:	add	w3, w3, w3, lsr #11
  40b4d0:	b	40b368 <ferror@plt+0x8d38>
  40b4d4:	ldrh	w0, [x4]
  40b4d8:	add	w3, w0, w3
  40b4dc:	eor	w3, w3, w3, lsl #11
  40b4e0:	add	w3, w3, w3, lsr #17
  40b4e4:	b	40b368 <ferror@plt+0x8d38>
  40b4e8:	mov	x4, x19
  40b4ec:	b	40b350 <ferror@plt+0x8d20>
  40b4f0:	mov	x0, x23
  40b4f4:	b	40b430 <ferror@plt+0x8e00>
  40b4f8:	bl	402580 <__errno_location@plt>
  40b4fc:	ldr	w22, [x0]
  40b500:	ldr	x27, [sp, #80]
  40b504:	neg	w22, w22
  40b508:	b	40b44c <ferror@plt+0x8e1c>
  40b50c:	nop
  40b510:	stp	x29, x30, [sp, #-96]!
  40b514:	mov	x29, sp
  40b518:	stp	x19, x20, [sp, #16]
  40b51c:	mov	x19, x1
  40b520:	mov	x20, x0
  40b524:	mov	x0, x1
  40b528:	stp	x21, x22, [sp, #32]
  40b52c:	mov	x21, x2
  40b530:	stp	x23, x24, [sp, #48]
  40b534:	stp	x25, x26, [sp, #64]
  40b538:	bl	402020 <strlen@plt>
  40b53c:	mov	w3, w0
  40b540:	and	w5, w0, #0x3
  40b544:	cmp	wzr, w0, lsr #2
  40b548:	b.eq	40b704 <ferror@plt+0x90d4>  // b.none
  40b54c:	lsr	w0, w0, #2
  40b550:	sub	w4, w0, #0x1
  40b554:	mov	x0, x19
  40b558:	add	x4, x4, #0x1
  40b55c:	add	x4, x19, x4, lsl #2
  40b560:	ldrh	w1, [x0]
  40b564:	add	x0, x0, #0x4
  40b568:	ldurh	w2, [x0, #-2]
  40b56c:	cmp	x0, x4
  40b570:	add	w3, w1, w3
  40b574:	lsl	w1, w3, #16
  40b578:	eor	w1, w1, w2, lsl #11
  40b57c:	eor	w3, w1, w3
  40b580:	add	w3, w3, w3, lsr #11
  40b584:	b.ne	40b560 <ferror@plt+0x8f30>  // b.any
  40b588:	cmp	w5, #0x2
  40b58c:	b.eq	40b6f0 <ferror@plt+0x90c0>  // b.none
  40b590:	cmp	w5, #0x3
  40b594:	b.eq	40b6d0 <ferror@plt+0x90a0>  // b.none
  40b598:	cmp	w5, #0x1
  40b59c:	b.eq	40b6bc <ferror@plt+0x908c>  // b.none
  40b5a0:	eor	w3, w3, w3, lsl #3
  40b5a4:	ldr	w23, [x20, #8]
  40b5a8:	add	x26, x20, #0x18
  40b5ac:	add	w3, w3, w3, lsr #5
  40b5b0:	sub	w23, w23, #0x1
  40b5b4:	eor	w3, w3, w3, lsl #4
  40b5b8:	add	w3, w3, w3, lsr #17
  40b5bc:	eor	w3, w3, w3, lsl #25
  40b5c0:	add	w3, w3, w3, lsr #6
  40b5c4:	and	w3, w23, w3
  40b5c8:	lsl	x23, x3, #4
  40b5cc:	add	x24, x26, x23
  40b5d0:	ldr	x22, [x26, x23]
  40b5d4:	ldp	w25, w2, [x24, #8]
  40b5d8:	add	w0, w25, #0x1
  40b5dc:	cmp	w0, w2
  40b5e0:	b.cs	40b684 <ferror@plt+0x9054>  // b.hs, b.nlast
  40b5e4:	ubfiz	x23, x25, #4, #32
  40b5e8:	add	x23, x22, x23
  40b5ec:	cmp	x23, x22
  40b5f0:	b.hi	40b60c <ferror@plt+0x8fdc>  // b.pmore
  40b5f4:	b	40b70c <ferror@plt+0x90dc>
  40b5f8:	add	x0, x22, #0x10
  40b5fc:	b.lt	40b63c <ferror@plt+0x900c>  // b.tstop
  40b600:	mov	x22, x0
  40b604:	cmp	x23, x0
  40b608:	b.ls	40b650 <ferror@plt+0x9020>  // b.plast
  40b60c:	ldr	x1, [x22]
  40b610:	mov	x0, x19
  40b614:	bl	402370 <strcmp@plt>
  40b618:	cmp	w0, #0x0
  40b61c:	cbnz	w0, 40b5f8 <ferror@plt+0x8fc8>
  40b620:	mov	w0, #0xffffffef            	// #-17
  40b624:	ldp	x19, x20, [sp, #16]
  40b628:	ldp	x21, x22, [sp, #32]
  40b62c:	ldp	x23, x24, [sp, #48]
  40b630:	ldp	x25, x26, [sp, #64]
  40b634:	ldp	x29, x30, [sp], #96
  40b638:	ret
  40b63c:	sub	x2, x23, x22
  40b640:	mov	x1, x22
  40b644:	bl	401ff0 <memmove@plt>
  40b648:	ldr	w25, [x24, #8]
  40b64c:	mov	x0, x22
  40b650:	ldr	w1, [x20]
  40b654:	add	w25, w25, #0x1
  40b658:	stp	x19, x21, [x0]
  40b65c:	mov	w0, #0x0                   	// #0
  40b660:	add	w1, w1, #0x1
  40b664:	str	w25, [x24, #8]
  40b668:	str	w1, [x20]
  40b66c:	ldp	x19, x20, [sp, #16]
  40b670:	ldp	x21, x22, [sp, #32]
  40b674:	ldp	x23, x24, [sp, #48]
  40b678:	ldp	x25, x26, [sp, #64]
  40b67c:	ldp	x29, x30, [sp], #96
  40b680:	ret
  40b684:	str	x27, [sp, #80]
  40b688:	mov	x0, x22
  40b68c:	ldr	w27, [x20, #4]
  40b690:	add	w1, w2, w27
  40b694:	add	w27, w2, w27
  40b698:	lsl	x1, x1, #4
  40b69c:	bl	402230 <realloc@plt>
  40b6a0:	mov	x22, x0
  40b6a4:	cbz	x0, 40b714 <ferror@plt+0x90e4>
  40b6a8:	ldr	w25, [x24, #8]
  40b6ac:	str	x0, [x26, x23]
  40b6b0:	str	w27, [x24, #12]
  40b6b4:	ldr	x27, [sp, #80]
  40b6b8:	b	40b5e4 <ferror@plt+0x8fb4>
  40b6bc:	ldrb	w0, [x4]
  40b6c0:	add	w3, w0, w3
  40b6c4:	eor	w3, w3, w3, lsl #10
  40b6c8:	add	w3, w3, w3, lsr #1
  40b6cc:	b	40b5a0 <ferror@plt+0x8f70>
  40b6d0:	ldrh	w0, [x4]
  40b6d4:	ldrb	w1, [x4, #2]
  40b6d8:	add	w3, w0, w3
  40b6dc:	lsl	w0, w3, #16
  40b6e0:	eor	w0, w0, w1, lsl #18
  40b6e4:	eor	w3, w0, w3
  40b6e8:	add	w3, w3, w3, lsr #11
  40b6ec:	b	40b5a0 <ferror@plt+0x8f70>
  40b6f0:	ldrh	w0, [x4]
  40b6f4:	add	w3, w0, w3
  40b6f8:	eor	w3, w3, w3, lsl #11
  40b6fc:	add	w3, w3, w3, lsr #17
  40b700:	b	40b5a0 <ferror@plt+0x8f70>
  40b704:	mov	x4, x19
  40b708:	b	40b588 <ferror@plt+0x8f58>
  40b70c:	mov	x0, x22
  40b710:	b	40b650 <ferror@plt+0x9020>
  40b714:	bl	402580 <__errno_location@plt>
  40b718:	ldr	w0, [x0]
  40b71c:	ldr	x27, [sp, #80]
  40b720:	neg	w0, w0
  40b724:	b	40b66c <ferror@plt+0x903c>
  40b728:	stp	x29, x30, [sp, #-64]!
  40b72c:	mov	x29, sp
  40b730:	stp	x19, x20, [sp, #16]
  40b734:	mov	x19, x0
  40b738:	mov	x0, x1
  40b73c:	stp	x21, x22, [sp, #32]
  40b740:	stp	x23, x24, [sp, #48]
  40b744:	mov	x23, x1
  40b748:	bl	402020 <strlen@plt>
  40b74c:	mov	w2, w0
  40b750:	and	w6, w0, #0x3
  40b754:	cmp	wzr, w0, lsr #2
  40b758:	b.eq	40b8b4 <ferror@plt+0x9284>  // b.none
  40b75c:	lsr	w1, w0, #2
  40b760:	mov	x3, x23
  40b764:	sub	w1, w1, #0x1
  40b768:	add	x1, x1, #0x1
  40b76c:	add	x1, x23, x1, lsl #2
  40b770:	ldrh	w4, [x3]
  40b774:	add	x3, x3, #0x4
  40b778:	ldurh	w5, [x3, #-2]
  40b77c:	cmp	x3, x1
  40b780:	add	w2, w4, w2
  40b784:	lsl	w4, w2, #16
  40b788:	eor	w4, w4, w5, lsl #11
  40b78c:	eor	w2, w4, w2
  40b790:	add	w2, w2, w2, lsr #11
  40b794:	b.ne	40b770 <ferror@plt+0x9140>  // b.any
  40b798:	cmp	w6, #0x2
  40b79c:	b.eq	40b86c <ferror@plt+0x923c>  // b.none
  40b7a0:	cmp	w6, #0x3
  40b7a4:	b.eq	40b894 <ferror@plt+0x9264>  // b.none
  40b7a8:	cmp	w6, #0x1
  40b7ac:	b.eq	40b880 <ferror@plt+0x9250>  // b.none
  40b7b0:	eor	w2, w2, w2, lsl #3
  40b7b4:	ldr	w1, [x19, #8]
  40b7b8:	add	x19, x19, #0x18
  40b7bc:	mov	x20, #0x0                   	// #0
  40b7c0:	add	w0, w2, w2, lsr #5
  40b7c4:	sub	w1, w1, #0x1
  40b7c8:	eor	w0, w0, w0, lsl #4
  40b7cc:	add	w0, w0, w0, lsr #17
  40b7d0:	eor	w0, w0, w0, lsl #25
  40b7d4:	add	w0, w0, w0, lsr #6
  40b7d8:	and	w0, w1, w0
  40b7dc:	lsl	x0, x0, #4
  40b7e0:	add	x1, x19, x0
  40b7e4:	ldr	x22, [x19, x0]
  40b7e8:	ldr	w21, [x1, #8]
  40b7ec:	nop
  40b7f0:	add	x19, x20, x21
  40b7f4:	mov	x0, x23
  40b7f8:	cmp	x20, x21
  40b7fc:	b.cs	40b834 <ferror@plt+0x9204>  // b.hs, b.nlast
  40b800:	lsr	x19, x19, #1
  40b804:	lsl	x2, x19, #4
  40b808:	add	x24, x22, x2
  40b80c:	ldr	x1, [x22, x2]
  40b810:	bl	402370 <strcmp@plt>
  40b814:	cmp	w0, #0x0
  40b818:	b.lt	40b84c <ferror@plt+0x921c>  // b.tstop
  40b81c:	b.eq	40b854 <ferror@plt+0x9224>  // b.none
  40b820:	add	x20, x19, #0x1
  40b824:	mov	x0, x23
  40b828:	add	x19, x20, x21
  40b82c:	cmp	x20, x21
  40b830:	b.cc	40b800 <ferror@plt+0x91d0>  // b.lo, b.ul, b.last
  40b834:	mov	x0, #0x0                   	// #0
  40b838:	ldp	x19, x20, [sp, #16]
  40b83c:	ldp	x21, x22, [sp, #32]
  40b840:	ldp	x23, x24, [sp, #48]
  40b844:	ldp	x29, x30, [sp], #64
  40b848:	ret
  40b84c:	mov	x21, x19
  40b850:	b	40b7f0 <ferror@plt+0x91c0>
  40b854:	ldr	x0, [x24, #8]
  40b858:	ldp	x19, x20, [sp, #16]
  40b85c:	ldp	x21, x22, [sp, #32]
  40b860:	ldp	x23, x24, [sp, #48]
  40b864:	ldp	x29, x30, [sp], #64
  40b868:	ret
  40b86c:	ldrh	w0, [x1]
  40b870:	add	w2, w0, w2
  40b874:	eor	w2, w2, w2, lsl #11
  40b878:	add	w2, w2, w2, lsr #17
  40b87c:	b	40b7b0 <ferror@plt+0x9180>
  40b880:	ldrb	w0, [x1]
  40b884:	add	w2, w0, w2
  40b888:	eor	w2, w2, w2, lsl #10
  40b88c:	add	w2, w2, w2, lsr #1
  40b890:	b	40b7b0 <ferror@plt+0x9180>
  40b894:	ldrh	w0, [x1]
  40b898:	ldrb	w1, [x1, #2]
  40b89c:	add	w2, w0, w2
  40b8a0:	lsl	w0, w2, #16
  40b8a4:	eor	w0, w0, w1, lsl #18
  40b8a8:	eor	w2, w0, w2
  40b8ac:	add	w2, w2, w2, lsr #11
  40b8b0:	b	40b7b0 <ferror@plt+0x9180>
  40b8b4:	mov	x1, x23
  40b8b8:	b	40b798 <ferror@plt+0x9168>
  40b8bc:	nop
  40b8c0:	stp	x29, x30, [sp, #-112]!
  40b8c4:	mov	x29, sp
  40b8c8:	stp	x19, x20, [sp, #16]
  40b8cc:	mov	x19, x0
  40b8d0:	mov	x0, x1
  40b8d4:	stp	x21, x22, [sp, #32]
  40b8d8:	stp	x23, x24, [sp, #48]
  40b8dc:	mov	x23, x1
  40b8e0:	stp	x25, x26, [sp, #64]
  40b8e4:	stp	x27, x28, [sp, #80]
  40b8e8:	bl	402020 <strlen@plt>
  40b8ec:	mov	w2, w0
  40b8f0:	and	w5, w0, #0x3
  40b8f4:	cmp	wzr, w0, lsr #2
  40b8f8:	b.eq	40bb00 <ferror@plt+0x94d0>  // b.none
  40b8fc:	lsr	w0, w0, #2
  40b900:	sub	w1, w0, #0x1
  40b904:	mov	x0, x23
  40b908:	add	x1, x1, #0x1
  40b90c:	add	x1, x23, x1, lsl #2
  40b910:	ldrh	w3, [x0]
  40b914:	add	x0, x0, #0x4
  40b918:	ldurh	w4, [x0, #-2]
  40b91c:	cmp	x0, x1
  40b920:	add	w2, w3, w2
  40b924:	lsl	w3, w2, #16
  40b928:	eor	w3, w3, w4, lsl #11
  40b92c:	eor	w2, w3, w2
  40b930:	add	w2, w2, w2, lsr #11
  40b934:	b.ne	40b910 <ferror@plt+0x92e0>  // b.any
  40b938:	cmp	w5, #0x2
  40b93c:	b.eq	40baec <ferror@plt+0x94bc>  // b.none
  40b940:	cmp	w5, #0x3
  40b944:	b.eq	40bacc <ferror@plt+0x949c>  // b.none
  40b948:	cmp	w5, #0x1
  40b94c:	b.eq	40bab8 <ferror@plt+0x9488>  // b.none
  40b950:	eor	w2, w2, w2, lsl #3
  40b954:	ldr	w24, [x19, #8]
  40b958:	add	x0, x19, #0x18
  40b95c:	str	x0, [sp, #104]
  40b960:	add	w2, w2, w2, lsr #5
  40b964:	sub	w24, w24, #0x1
  40b968:	mov	x28, #0x0                   	// #0
  40b96c:	eor	w2, w2, w2, lsl #4
  40b970:	add	w2, w2, w2, lsr #17
  40b974:	eor	w2, w2, w2, lsl #25
  40b978:	add	w2, w2, w2, lsr #6
  40b97c:	and	w2, w24, w2
  40b980:	lsl	x24, x2, #4
  40b984:	add	x25, x0, x24
  40b988:	ldr	x26, [x0, x24]
  40b98c:	ldr	w0, [x25, #8]
  40b990:	str	x0, [sp, #96]
  40b994:	mov	x21, x0
  40b998:	add	x20, x21, x28
  40b99c:	mov	x0, x23
  40b9a0:	cmp	x21, x28
  40b9a4:	b.ls	40b9e0 <ferror@plt+0x93b0>  // b.plast
  40b9a8:	lsr	x20, x20, #1
  40b9ac:	lsl	x2, x20, #4
  40b9b0:	add	x27, x26, x2
  40b9b4:	ldr	x1, [x26, x2]
  40b9b8:	bl	402370 <strcmp@plt>
  40b9bc:	mov	w22, w0
  40b9c0:	cmp	w0, #0x0
  40b9c4:	b.lt	40ba04 <ferror@plt+0x93d4>  // b.tstop
  40b9c8:	b.eq	40ba0c <ferror@plt+0x93dc>  // b.none
  40b9cc:	add	x28, x20, #0x1
  40b9d0:	mov	x0, x23
  40b9d4:	add	x20, x21, x28
  40b9d8:	cmp	x21, x28
  40b9dc:	b.hi	40b9a8 <ferror@plt+0x9378>  // b.pmore
  40b9e0:	mov	w22, #0xfffffffe            	// #-2
  40b9e4:	mov	w0, w22
  40b9e8:	ldp	x19, x20, [sp, #16]
  40b9ec:	ldp	x21, x22, [sp, #32]
  40b9f0:	ldp	x23, x24, [sp, #48]
  40b9f4:	ldp	x25, x26, [sp, #64]
  40b9f8:	ldp	x27, x28, [sp, #80]
  40b9fc:	ldp	x29, x30, [sp], #112
  40ba00:	ret
  40ba04:	mov	x21, x20
  40ba08:	b	40b998 <ferror@plt+0x9368>
  40ba0c:	ldr	x1, [x19, #16]
  40ba10:	cbz	x1, 40ba2c <ferror@plt+0x93fc>
  40ba14:	ldr	x0, [x27, #8]
  40ba18:	blr	x1
  40ba1c:	ldr	w0, [x25, #8]
  40ba20:	str	x0, [sp, #96]
  40ba24:	ldr	x0, [sp, #104]
  40ba28:	ldr	x26, [x0, x24]
  40ba2c:	add	x1, x27, #0x10
  40ba30:	ldr	x0, [sp, #96]
  40ba34:	add	x2, x26, x0, lsl #4
  40ba38:	mov	x0, x27
  40ba3c:	sub	x2, x2, x27
  40ba40:	bl	401ff0 <memmove@plt>
  40ba44:	ldp	w0, w1, [x25, #8]
  40ba48:	ldp	w2, w3, [x19]
  40ba4c:	sub	w0, w0, #0x1
  40ba50:	str	w0, [x25, #8]
  40ba54:	sub	w2, w2, #0x1
  40ba58:	str	w2, [x19]
  40ba5c:	udiv	w0, w0, w3
  40ba60:	udiv	w1, w1, w3
  40ba64:	add	w20, w0, #0x1
  40ba68:	cmp	w20, w1
  40ba6c:	b.cs	40b9e4 <ferror@plt+0x93b4>  // b.hs, b.nlast
  40ba70:	ldr	x21, [sp, #104]
  40ba74:	mul	w1, w3, w20
  40ba78:	ldr	x0, [x21, x24]
  40ba7c:	lsl	x1, x1, #4
  40ba80:	bl	402230 <realloc@plt>
  40ba84:	cbz	x0, 40b9e4 <ferror@plt+0x93b4>
  40ba88:	ldr	w1, [x19, #4]
  40ba8c:	str	x0, [x21, x24]
  40ba90:	mov	w0, w22
  40ba94:	ldp	x21, x22, [sp, #32]
  40ba98:	mul	w20, w1, w20
  40ba9c:	str	w20, [x25, #12]
  40baa0:	ldp	x19, x20, [sp, #16]
  40baa4:	ldp	x23, x24, [sp, #48]
  40baa8:	ldp	x25, x26, [sp, #64]
  40baac:	ldp	x27, x28, [sp, #80]
  40bab0:	ldp	x29, x30, [sp], #112
  40bab4:	ret
  40bab8:	ldrb	w0, [x1]
  40babc:	add	w2, w0, w2
  40bac0:	eor	w2, w2, w2, lsl #10
  40bac4:	add	w2, w2, w2, lsr #1
  40bac8:	b	40b950 <ferror@plt+0x9320>
  40bacc:	ldrh	w0, [x1]
  40bad0:	ldrb	w1, [x1, #2]
  40bad4:	add	w2, w0, w2
  40bad8:	lsl	w0, w2, #16
  40badc:	eor	w0, w0, w1, lsl #18
  40bae0:	eor	w2, w0, w2
  40bae4:	add	w2, w2, w2, lsr #11
  40bae8:	b	40b950 <ferror@plt+0x9320>
  40baec:	ldrh	w0, [x1]
  40baf0:	add	w2, w0, w2
  40baf4:	eor	w2, w2, w2, lsl #11
  40baf8:	add	w2, w2, w2, lsr #17
  40bafc:	b	40b950 <ferror@plt+0x9320>
  40bb00:	mov	x1, x23
  40bb04:	b	40b938 <ferror@plt+0x9308>
  40bb08:	ldr	w0, [x0]
  40bb0c:	ret
  40bb10:	movi	d0, #0xffffffff00000000
  40bb14:	str	x0, [x1]
  40bb18:	str	d0, [x1, #8]
  40bb1c:	ret
  40bb20:	ldp	w3, w6, [x0, #8]
  40bb24:	ldr	x4, [x0]
  40bb28:	add	w6, w6, #0x1
  40bb2c:	ubfiz	x7, x3, #4, #32
  40bb30:	add	x5, x4, #0x18
  40bb34:	add	x5, x5, x7
  40bb38:	ldr	w7, [x5, #8]
  40bb3c:	str	w6, [x0, #12]
  40bb40:	cmp	w6, w7
  40bb44:	b.cc	40bb94 <ferror@plt+0x9564>  // b.lo, b.ul, b.last
  40bb48:	ldr	w7, [x4, #8]
  40bb4c:	add	w3, w3, #0x1
  40bb50:	stp	w3, wzr, [x0, #8]
  40bb54:	cmp	w3, w7
  40bb58:	b.cs	40bbc0 <ferror@plt+0x9590>  // b.hs, b.nlast
  40bb5c:	mov	x5, #0x18                  	// #24
  40bb60:	add	x5, x5, w3, uxtw #4
  40bb64:	add	x4, x4, x5
  40bb68:	b	40bb74 <ferror@plt+0x9544>
  40bb6c:	str	w3, [x0, #8]
  40bb70:	b.cs	40bbc0 <ferror@plt+0x9590>  // b.hs, b.nlast
  40bb74:	ldr	w6, [x4, #8]
  40bb78:	add	w3, w3, #0x1
  40bb7c:	mov	x5, x4
  40bb80:	cmp	w3, w7
  40bb84:	add	x4, x4, #0x10
  40bb88:	cbz	w6, 40bb6c <ferror@plt+0x953c>
  40bb8c:	mov	x6, #0x0                   	// #0
  40bb90:	b	40bb98 <ferror@plt+0x9568>
  40bb94:	ubfiz	x6, x6, #4, #32
  40bb98:	ldr	x0, [x5]
  40bb9c:	add	x6, x0, x6
  40bba0:	cbz	x2, 40bbac <ferror@plt+0x957c>
  40bba4:	ldr	x0, [x6, #8]
  40bba8:	str	x0, [x2]
  40bbac:	mov	w0, #0x1                   	// #1
  40bbb0:	cbz	x1, 40bbbc <ferror@plt+0x958c>
  40bbb4:	ldr	x2, [x6]
  40bbb8:	str	x2, [x1]
  40bbbc:	ret
  40bbc0:	mov	w0, #0x0                   	// #0
  40bbc4:	ret
  40bbc8:	stp	x29, x30, [sp, #-48]!
  40bbcc:	mov	x29, sp
  40bbd0:	stp	x21, x22, [sp, #32]
  40bbd4:	ldr	x22, [x0, #8]
  40bbd8:	cmp	x22, x1
  40bbdc:	b.cs	40bc4c <ferror@plt+0x961c>  // b.hs, b.nlast
  40bbe0:	stp	x19, x20, [sp, #16]
  40bbe4:	mov	x19, x0
  40bbe8:	ldrb	w0, [x0, #16]
  40bbec:	mov	x20, x1
  40bbf0:	cbnz	w0, 40bc30 <ferror@plt+0x9600>
  40bbf4:	mov	x0, x1
  40bbf8:	bl	4021a0 <malloc@plt>
  40bbfc:	mov	x21, x0
  40bc00:	cbz	x0, 40bc40 <ferror@plt+0x9610>
  40bc04:	ldr	x1, [x19]
  40bc08:	mov	x2, x22
  40bc0c:	bl	401fe0 <memcpy@plt>
  40bc10:	mov	w1, #0x1                   	// #1
  40bc14:	stp	x21, x20, [x19]
  40bc18:	mov	w0, #0x0                   	// #0
  40bc1c:	strb	w1, [x19, #16]
  40bc20:	ldp	x19, x20, [sp, #16]
  40bc24:	ldp	x21, x22, [sp, #32]
  40bc28:	ldp	x29, x30, [sp], #48
  40bc2c:	ret
  40bc30:	ldr	x0, [x19]
  40bc34:	bl	402230 <realloc@plt>
  40bc38:	mov	x21, x0
  40bc3c:	cbnz	x0, 40bc10 <ferror@plt+0x95e0>
  40bc40:	mov	w0, #0xfffffff4            	// #-12
  40bc44:	ldp	x19, x20, [sp, #16]
  40bc48:	b	40bc24 <ferror@plt+0x95f4>
  40bc4c:	mov	w0, #0x0                   	// #0
  40bc50:	ldp	x21, x22, [sp, #32]
  40bc54:	ldp	x29, x30, [sp], #48
  40bc58:	ret
  40bc5c:	nop
  40bc60:	ldrb	w1, [x0, #16]
  40bc64:	cbnz	w1, 40bc6c <ferror@plt+0x963c>
  40bc68:	ret
  40bc6c:	ldr	x0, [x0]
  40bc70:	b	4023e0 <free@plt>
  40bc74:	nop
  40bc78:	stp	x29, x30, [sp, #-32]!
  40bc7c:	mov	x29, sp
  40bc80:	stp	x19, x20, [sp, #16]
  40bc84:	mov	x20, x0
  40bc88:	mov	x19, x1
  40bc8c:	mov	x0, x1
  40bc90:	bl	4021a0 <malloc@plt>
  40bc94:	cbz	x0, 40bcac <ferror@plt+0x967c>
  40bc98:	mov	x2, x19
  40bc9c:	mov	x1, x20
  40bca0:	ldp	x19, x20, [sp, #16]
  40bca4:	ldp	x29, x30, [sp], #32
  40bca8:	b	401fe0 <memcpy@plt>
  40bcac:	ldp	x19, x20, [sp, #16]
  40bcb0:	ldp	x29, x30, [sp], #32
  40bcb4:	ret
  40bcb8:	ldrb	w3, [x0]
  40bcbc:	and	w1, w1, #0xff
  40bcc0:	and	w2, w2, #0xff
  40bcc4:	cbz	w3, 40bce0 <ferror@plt+0x96b0>
  40bcc8:	mov	x4, x0
  40bccc:	nop
  40bcd0:	cmp	w1, w3
  40bcd4:	b.eq	40bce4 <ferror@plt+0x96b4>  // b.none
  40bcd8:	ldrb	w3, [x4, #1]!
  40bcdc:	cbnz	w3, 40bcd0 <ferror@plt+0x96a0>
  40bce0:	ret
  40bce4:	strb	w2, [x4]
  40bce8:	ldrb	w3, [x4, #1]!
  40bcec:	cbnz	w3, 40bcd0 <ferror@plt+0x96a0>
  40bcf0:	ret
  40bcf4:	nop
  40bcf8:	mov	x4, #0x0                   	// #0
  40bcfc:	mov	w5, #0x5f                  	// #95
  40bd00:	ldrb	w3, [x0, x4]
  40bd04:	cmp	w3, #0x5b
  40bd08:	b.eq	40bd44 <ferror@plt+0x9714>  // b.none
  40bd0c:	b.hi	40bd78 <ferror@plt+0x9748>  // b.pmore
  40bd10:	cbz	w3, 40bd30 <ferror@plt+0x9700>
  40bd14:	cmp	w3, #0x2d
  40bd18:	b.ne	40bd64 <ferror@plt+0x9734>  // b.any
  40bd1c:	strb	w5, [x1, x4]
  40bd20:	add	x4, x4, #0x1
  40bd24:	cmp	x4, #0xffe
  40bd28:	b.ls	40bd00 <ferror@plt+0x96d0>  // b.plast
  40bd2c:	nop
  40bd30:	strb	wzr, [x1, x4]
  40bd34:	mov	w0, #0x0                   	// #0
  40bd38:	cbz	x2, 40bd40 <ferror@plt+0x9710>
  40bd3c:	str	x4, [x2]
  40bd40:	ret
  40bd44:	strb	w3, [x1, x4]
  40bd48:	add	x4, x4, #0x1
  40bd4c:	ldrb	w3, [x0, x4]
  40bd50:	cmp	w3, #0x5d
  40bd54:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40bd58:	b.ne	40bd44 <ferror@plt+0x9714>  // b.any
  40bd5c:	cmp	w3, #0x5d
  40bd60:	b.ne	40bd80 <ferror@plt+0x9750>  // b.any
  40bd64:	strb	w3, [x1, x4]
  40bd68:	add	x4, x4, #0x1
  40bd6c:	cmp	x4, #0xffe
  40bd70:	b.ls	40bd00 <ferror@plt+0x96d0>  // b.plast
  40bd74:	b	40bd30 <ferror@plt+0x9700>
  40bd78:	cmp	w3, #0x5d
  40bd7c:	b.ne	40bd64 <ferror@plt+0x9734>  // b.any
  40bd80:	mov	w0, #0xffffffea            	// #-22
  40bd84:	ret
  40bd88:	cbz	x0, 40be24 <ferror@plt+0x97f4>
  40bd8c:	stp	x29, x30, [sp, #-48]!
  40bd90:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40bd94:	mov	x29, sp
  40bd98:	stp	x19, x20, [sp, #16]
  40bd9c:	mov	x20, x0
  40bda0:	mov	w19, #0x0                   	// #0
  40bda4:	stp	x21, x22, [sp, #32]
  40bda8:	add	x21, x1, #0xa18
  40bdac:	mov	w22, #0x5f                  	// #95
  40bdb0:	ldrb	w2, [x0]
  40bdb4:	cbz	w2, 40bde0 <ferror@plt+0x97b0>
  40bdb8:	cmp	w2, #0x5b
  40bdbc:	b.eq	40bdf4 <ferror@plt+0x97c4>  // b.none
  40bdc0:	cmp	w2, #0x5d
  40bdc4:	b.eq	40be08 <ferror@plt+0x97d8>  // b.none
  40bdc8:	cmp	w2, #0x2d
  40bdcc:	b.eq	40be1c <ferror@plt+0x97ec>  // b.none
  40bdd0:	add	w19, w19, #0x1
  40bdd4:	add	x0, x20, w19, uxtw
  40bdd8:	ldrb	w2, [x20, w19, uxtw]
  40bddc:	cbnz	w2, 40bdb8 <ferror@plt+0x9788>
  40bde0:	mov	w0, #0x0                   	// #0
  40bde4:	ldp	x19, x20, [sp, #16]
  40bde8:	ldp	x21, x22, [sp, #32]
  40bdec:	ldp	x29, x30, [sp], #48
  40bdf0:	ret
  40bdf4:	mov	x1, x21
  40bdf8:	bl	402530 <strcspn@plt>
  40bdfc:	add	w19, w19, w0
  40be00:	ldrb	w0, [x20, w19, uxtw]
  40be04:	cbnz	w0, 40bdd0 <ferror@plt+0x97a0>
  40be08:	mov	w0, #0xffffffea            	// #-22
  40be0c:	ldp	x19, x20, [sp, #16]
  40be10:	ldp	x21, x22, [sp, #32]
  40be14:	ldp	x29, x30, [sp], #48
  40be18:	ret
  40be1c:	strb	w22, [x0]
  40be20:	b	40bdd0 <ferror@plt+0x97a0>
  40be24:	mov	w0, #0xffffffea            	// #-22
  40be28:	ret
  40be2c:	nop
  40be30:	mov	x5, x0
  40be34:	mov	x3, #0x0                   	// #0
  40be38:	mov	x0, x1
  40be3c:	mov	w6, #0x5f                  	// #95
  40be40:	b	40be60 <ferror@plt+0x9830>
  40be44:	cmp	w4, #0x2e
  40be48:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40be4c:	b.eq	40be84 <ferror@plt+0x9854>  // b.none
  40be50:	strb	w4, [x0, x3]
  40be54:	add	x3, x3, #0x1
  40be58:	cmp	x3, #0xfff
  40be5c:	b.eq	40be80 <ferror@plt+0x9850>  // b.none
  40be60:	ldrb	w4, [x5, x3]
  40be64:	add	x1, x0, x3
  40be68:	cmp	w4, #0x2d
  40be6c:	b.ne	40be44 <ferror@plt+0x9814>  // b.any
  40be70:	strb	w6, [x0, x3]
  40be74:	add	x3, x3, #0x1
  40be78:	cmp	x3, #0xfff
  40be7c:	b.ne	40be60 <ferror@plt+0x9830>  // b.any
  40be80:	add	x1, x0, #0xfff
  40be84:	strb	wzr, [x1]
  40be88:	cbz	x2, 40be90 <ferror@plt+0x9860>
  40be8c:	str	x3, [x2]
  40be90:	ret
  40be94:	nop
  40be98:	stp	x29, x30, [sp, #-32]!
  40be9c:	mov	x29, sp
  40bea0:	stp	x19, x20, [sp, #16]
  40bea4:	mov	x19, x1
  40bea8:	mov	x20, x2
  40beac:	bl	402380 <basename@plt>
  40beb0:	cbz	x0, 40bf18 <ferror@plt+0x98e8>
  40beb4:	ldrb	w1, [x0]
  40beb8:	cbz	w1, 40bf24 <ferror@plt+0x98f4>
  40bebc:	mov	x3, #0x0                   	// #0
  40bec0:	mov	w4, #0x5f                  	// #95
  40bec4:	b	40bee4 <ferror@plt+0x98b4>
  40bec8:	cmp	w1, #0x2e
  40becc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40bed0:	b.eq	40bf08 <ferror@plt+0x98d8>  // b.none
  40bed4:	strb	w1, [x19, x3]
  40bed8:	add	x3, x3, #0x1
  40bedc:	cmp	x3, #0xfff
  40bee0:	b.eq	40bf04 <ferror@plt+0x98d4>  // b.none
  40bee4:	ldrb	w1, [x0, x3]
  40bee8:	add	x2, x19, x3
  40beec:	cmp	w1, #0x2d
  40bef0:	b.ne	40bec8 <ferror@plt+0x9898>  // b.any
  40bef4:	strb	w4, [x19, x3]
  40bef8:	add	x3, x3, #0x1
  40befc:	cmp	x3, #0xfff
  40bf00:	b.ne	40bee4 <ferror@plt+0x98b4>  // b.any
  40bf04:	add	x2, x19, #0xfff
  40bf08:	strb	wzr, [x2]
  40bf0c:	mov	x0, x19
  40bf10:	cbz	x20, 40bf18 <ferror@plt+0x98e8>
  40bf14:	str	x3, [x20]
  40bf18:	ldp	x19, x20, [sp, #16]
  40bf1c:	ldp	x29, x30, [sp], #32
  40bf20:	ret
  40bf24:	mov	x0, #0x0                   	// #0
  40bf28:	ldp	x19, x20, [sp, #16]
  40bf2c:	ldp	x29, x30, [sp], #32
  40bf30:	ret
  40bf34:	nop
  40bf38:	stp	x29, x30, [sp, #-48]!
  40bf3c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40bf40:	mov	x29, sp
  40bf44:	stp	x19, x20, [sp, #16]
  40bf48:	mov	x20, x1
  40bf4c:	adrp	x19, 432000 <ferror@plt+0x2f9d0>
  40bf50:	add	x1, x2, #0xa20
  40bf54:	add	x19, x19, #0xc60
  40bf58:	str	x21, [sp, #32]
  40bf5c:	mov	x21, x0
  40bf60:	ldr	x2, [x19, #8]
  40bf64:	sub	x0, x20, x2
  40bf68:	cmp	x2, x20
  40bf6c:	b.cs	40bf7c <ferror@plt+0x994c>  // b.hs, b.nlast
  40bf70:	add	x0, x21, x0
  40bf74:	bl	402370 <strcmp@plt>
  40bf78:	cbz	w0, 40bf98 <ferror@plt+0x9968>
  40bf7c:	ldr	x1, [x19, #16]!
  40bf80:	cbnz	x1, 40bf60 <ferror@plt+0x9930>
  40bf84:	mov	w0, #0x0                   	// #0
  40bf88:	ldp	x19, x20, [sp, #16]
  40bf8c:	ldr	x21, [sp, #32]
  40bf90:	ldp	x29, x30, [sp], #48
  40bf94:	ret
  40bf98:	mov	w0, #0x1                   	// #1
  40bf9c:	ldp	x19, x20, [sp, #16]
  40bfa0:	ldr	x21, [sp, #32]
  40bfa4:	ldp	x29, x30, [sp], #48
  40bfa8:	ret
  40bfac:	nop
  40bfb0:	stp	x29, x30, [sp, #-64]!
  40bfb4:	mov	x29, sp
  40bfb8:	stp	x19, x20, [sp, #16]
  40bfbc:	sub	x19, x2, #0x1
  40bfc0:	mov	x20, #0x0                   	// #0
  40bfc4:	stp	x21, x22, [sp, #32]
  40bfc8:	mov	w22, w0
  40bfcc:	mov	x21, x1
  40bfd0:	str	x23, [sp, #48]
  40bfd4:	mov	x23, x1
  40bfd8:	mov	x2, x19
  40bfdc:	mov	x1, x21
  40bfe0:	mov	w0, w22
  40bfe4:	bl	4024c0 <read@plt>
  40bfe8:	cmp	x0, #0x0
  40bfec:	cbz	x0, 40c004 <ferror@plt+0x99d4>
  40bff0:	b.le	40c020 <ferror@plt+0x99f0>
  40bff4:	add	x20, x20, x0
  40bff8:	sub	x19, x19, x0
  40bffc:	add	x21, x23, x20
  40c000:	cbnz	x19, 40bfd8 <ferror@plt+0x99a8>
  40c004:	strb	wzr, [x21]
  40c008:	mov	x0, x20
  40c00c:	ldp	x19, x20, [sp, #16]
  40c010:	ldp	x21, x22, [sp, #32]
  40c014:	ldr	x23, [sp, #48]
  40c018:	ldp	x29, x30, [sp], #64
  40c01c:	ret
  40c020:	bl	402580 <__errno_location@plt>
  40c024:	ldr	w0, [x0]
  40c028:	cmp	w0, #0xb
  40c02c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40c030:	b.eq	40c000 <ferror@plt+0x99d0>  // b.none
  40c034:	neg	w0, w0
  40c038:	ldp	x19, x20, [sp, #16]
  40c03c:	sxtw	x0, w0
  40c040:	ldp	x21, x22, [sp, #32]
  40c044:	ldr	x23, [sp, #48]
  40c048:	ldp	x29, x30, [sp], #64
  40c04c:	ret
  40c050:	stp	x29, x30, [sp, #-48]!
  40c054:	mov	x29, sp
  40c058:	stp	x19, x20, [sp, #16]
  40c05c:	mov	x19, x2
  40c060:	mov	x20, #0x0                   	// #0
  40c064:	stp	x21, x22, [sp, #32]
  40c068:	mov	w22, w0
  40c06c:	mov	x21, x1
  40c070:	mov	x2, x19
  40c074:	add	x1, x21, x20
  40c078:	mov	w0, w22
  40c07c:	bl	4022d0 <write@plt>
  40c080:	cmp	x0, #0x0
  40c084:	cbz	x0, 40c098 <ferror@plt+0x9a68>
  40c088:	b.le	40c0ac <ferror@plt+0x9a7c>
  40c08c:	sub	x19, x19, x0
  40c090:	add	x20, x20, x0
  40c094:	cbnz	x19, 40c070 <ferror@plt+0x9a40>
  40c098:	mov	x0, x20
  40c09c:	ldp	x19, x20, [sp, #16]
  40c0a0:	ldp	x21, x22, [sp, #32]
  40c0a4:	ldp	x29, x30, [sp], #48
  40c0a8:	ret
  40c0ac:	bl	402580 <__errno_location@plt>
  40c0b0:	ldr	w0, [x0]
  40c0b4:	cmp	w0, #0xb
  40c0b8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40c0bc:	b.eq	40c094 <ferror@plt+0x9a64>  // b.none
  40c0c0:	neg	w0, w0
  40c0c4:	ldp	x19, x20, [sp, #16]
  40c0c8:	sxtw	x0, w0
  40c0cc:	ldp	x21, x22, [sp, #32]
  40c0d0:	ldp	x29, x30, [sp], #48
  40c0d4:	ret
  40c0d8:	stp	x29, x30, [sp, #-128]!
  40c0dc:	mov	x29, sp
  40c0e0:	stp	x19, x20, [sp, #16]
  40c0e4:	mov	x19, #0x0                   	// #0
  40c0e8:	mov	x20, #0x1f                  	// #31
  40c0ec:	stp	x21, x22, [sp, #32]
  40c0f0:	mov	x21, x1
  40c0f4:	mov	w22, w0
  40c0f8:	stp	x23, x24, [sp, #48]
  40c0fc:	mov	w23, w2
  40c100:	add	x24, sp, #0x60
  40c104:	str	x25, [sp, #64]
  40c108:	str	xzr, [x1]
  40c10c:	add	x25, x24, x19
  40c110:	mov	x2, x20
  40c114:	mov	x1, x25
  40c118:	mov	w0, w22
  40c11c:	bl	4024c0 <read@plt>
  40c120:	cmp	x0, #0x0
  40c124:	cbz	x0, 40c13c <ferror@plt+0x9b0c>
  40c128:	b.le	40c1a8 <ferror@plt+0x9b78>
  40c12c:	add	x19, x19, x0
  40c130:	subs	x20, x20, x0
  40c134:	b.ne	40c10c <ferror@plt+0x9adc>  // b.any
  40c138:	add	x25, x24, x19
  40c13c:	mov	w0, w19
  40c140:	strb	wzr, [x25]
  40c144:	tbnz	w0, #31, 40c190 <ferror@plt+0x9b60>
  40c148:	bl	402580 <__errno_location@plt>
  40c14c:	mov	x3, x0
  40c150:	mov	w2, w23
  40c154:	add	x1, sp, #0x58
  40c158:	mov	x0, x24
  40c15c:	str	wzr, [x3]
  40c160:	bl	4023b0 <strtol@plt>
  40c164:	mov	x19, x0
  40c168:	ldr	x20, [sp, #88]
  40c16c:	cmp	x20, x24
  40c170:	b.eq	40c1c4 <ferror@plt+0x9b94>  // b.none
  40c174:	bl	402390 <__ctype_b_loc@plt>
  40c178:	ldrb	w1, [x20]
  40c17c:	ldr	x0, [x0]
  40c180:	ldrh	w0, [x0, x1, lsl #1]
  40c184:	tbz	w0, #13, 40c1c4 <ferror@plt+0x9b94>
  40c188:	mov	w0, #0x0                   	// #0
  40c18c:	str	x19, [x21]
  40c190:	ldp	x19, x20, [sp, #16]
  40c194:	ldp	x21, x22, [sp, #32]
  40c198:	ldp	x23, x24, [sp, #48]
  40c19c:	ldr	x25, [sp, #64]
  40c1a0:	ldp	x29, x30, [sp], #128
  40c1a4:	ret
  40c1a8:	bl	402580 <__errno_location@plt>
  40c1ac:	ldr	w0, [x0]
  40c1b0:	cmp	w0, #0xb
  40c1b4:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40c1b8:	b.eq	40c10c <ferror@plt+0x9adc>  // b.none
  40c1bc:	neg	w0, w0
  40c1c0:	b	40c144 <ferror@plt+0x9b14>
  40c1c4:	mov	w0, #0xffffffea            	// #-22
  40c1c8:	b	40c190 <ferror@plt+0x9b60>
  40c1cc:	nop
  40c1d0:	stp	x29, x30, [sp, #-64]!
  40c1d4:	mov	x29, sp
  40c1d8:	stp	x19, x20, [sp, #16]
  40c1dc:	mov	x19, x0
  40c1e0:	mov	x0, #0x100                 	// #256
  40c1e4:	stp	x21, x22, [sp, #32]
  40c1e8:	mov	x22, x1
  40c1ec:	bl	4021a0 <malloc@plt>
  40c1f0:	mov	x21, x0
  40c1f4:	cbz	x0, 40c330 <ferror@plt+0x9d00>
  40c1f8:	mov	w20, #0x0                   	// #0
  40c1fc:	stp	x23, x24, [sp, #48]
  40c200:	mov	w23, #0x0                   	// #0
  40c204:	mov	w24, #0x100                 	// #256
  40c208:	ldp	x2, x0, [x19, #8]
  40c20c:	cmp	x2, x0
  40c210:	b.cs	40c270 <ferror@plt+0x9c40>  // b.hs, b.nlast
  40c214:	add	x0, x2, #0x1
  40c218:	str	x0, [x19, #8]
  40c21c:	ldrb	w2, [x2]
  40c220:	cmp	w2, #0xa
  40c224:	b.eq	40c288 <ferror@plt+0x9c58>  // b.none
  40c228:	cmp	w2, #0x5c
  40c22c:	b.eq	40c2d8 <ferror@plt+0x9ca8>  // b.none
  40c230:	cmn	w2, #0x1
  40c234:	b.eq	40c2c4 <ferror@plt+0x9c94>  // b.none
  40c238:	strb	w2, [x21, w20, sxtw]
  40c23c:	add	w20, w20, #0x1
  40c240:	cmp	w24, w20
  40c244:	b.ne	40c208 <ferror@plt+0x9bd8>  // b.any
  40c248:	lsl	w24, w24, #1
  40c24c:	mov	x0, x21
  40c250:	sxtw	x1, w24
  40c254:	bl	402230 <realloc@plt>
  40c258:	cbz	x0, 40c2c8 <ferror@plt+0x9c98>
  40c25c:	mov	x21, x0
  40c260:	ldp	x2, x0, [x19, #8]
  40c264:	cmp	x2, x0
  40c268:	b.cc	40c214 <ferror@plt+0x9be4>  // b.lo, b.ul, b.last
  40c26c:	nop
  40c270:	mov	x0, x19
  40c274:	bl	402600 <__uflow@plt>
  40c278:	mov	w2, w0
  40c27c:	cmp	w2, #0xa
  40c280:	b.ne	40c228 <ferror@plt+0x9bf8>  // b.any
  40c284:	nop
  40c288:	strb	wzr, [x21, w20, sxtw]
  40c28c:	cbz	x22, 40c300 <ferror@plt+0x9cd0>
  40c290:	ldr	w0, [x22]
  40c294:	add	w23, w23, #0x1
  40c298:	add	w23, w0, w23
  40c29c:	str	w23, [x22]
  40c2a0:	ldp	x23, x24, [sp, #48]
  40c2a4:	mov	x22, #0x0                   	// #0
  40c2a8:	mov	x0, x22
  40c2ac:	bl	4023e0 <free@plt>
  40c2b0:	mov	x0, x21
  40c2b4:	ldp	x19, x20, [sp, #16]
  40c2b8:	ldp	x21, x22, [sp, #32]
  40c2bc:	ldp	x29, x30, [sp], #64
  40c2c0:	ret
  40c2c4:	cbnz	w20, 40c288 <ferror@plt+0x9c58>
  40c2c8:	mov	x22, x21
  40c2cc:	mov	x21, #0x0                   	// #0
  40c2d0:	ldp	x23, x24, [sp, #48]
  40c2d4:	b	40c2a8 <ferror@plt+0x9c78>
  40c2d8:	ldp	x0, x1, [x19, #8]
  40c2dc:	cmp	x0, x1
  40c2e0:	b.cs	40c320 <ferror@plt+0x9cf0>  // b.hs, b.nlast
  40c2e4:	add	x1, x0, #0x1
  40c2e8:	str	x1, [x19, #8]
  40c2ec:	ldrb	w2, [x0]
  40c2f0:	cmp	w2, #0xa
  40c2f4:	b.ne	40c238 <ferror@plt+0x9c08>  // b.any
  40c2f8:	add	w23, w23, #0x1
  40c2fc:	b	40c208 <ferror@plt+0x9bd8>
  40c300:	mov	x0, x22
  40c304:	ldp	x23, x24, [sp, #48]
  40c308:	bl	4023e0 <free@plt>
  40c30c:	mov	x0, x21
  40c310:	ldp	x19, x20, [sp, #16]
  40c314:	ldp	x21, x22, [sp, #32]
  40c318:	ldp	x29, x30, [sp], #64
  40c31c:	ret
  40c320:	mov	x0, x19
  40c324:	bl	402600 <__uflow@plt>
  40c328:	mov	w2, w0
  40c32c:	b	40c2f0 <ferror@plt+0x9cc0>
  40c330:	mov	x22, #0x0                   	// #0
  40c334:	b	40c2a8 <ferror@plt+0x9c78>
  40c338:	stp	x29, x30, [sp, #-64]!
  40c33c:	mov	x29, sp
  40c340:	stp	x19, x20, [sp, #16]
  40c344:	ldrb	w1, [x0]
  40c348:	cmp	w1, #0x2f
  40c34c:	b.eq	40c3d8 <ferror@plt+0x9da8>  // b.none
  40c350:	stp	x21, x22, [sp, #32]
  40c354:	mov	x22, x0
  40c358:	bl	4024b0 <get_current_dir_name@plt>
  40c35c:	mov	x19, x0
  40c360:	cbz	x0, 40c3fc <ferror@plt+0x9dcc>
  40c364:	mov	x0, x22
  40c368:	str	x23, [sp, #48]
  40c36c:	bl	402020 <strlen@plt>
  40c370:	mov	x23, x0
  40c374:	mov	x0, x19
  40c378:	bl	402020 <strlen@plt>
  40c37c:	mov	x21, x0
  40c380:	mov	x0, x19
  40c384:	add	x1, x23, x21
  40c388:	add	x1, x1, #0x2
  40c38c:	bl	402230 <realloc@plt>
  40c390:	mov	x20, x0
  40c394:	cbz	x0, 40c41c <ferror@plt+0x9dec>
  40c398:	mov	w0, #0x2f                  	// #47
  40c39c:	strb	w0, [x20, x21]
  40c3a0:	add	x21, x21, #0x1
  40c3a4:	add	x2, x23, #0x1
  40c3a8:	mov	x1, x22
  40c3ac:	add	x0, x20, x21
  40c3b0:	bl	401fe0 <memcpy@plt>
  40c3b4:	mov	x19, #0x0                   	// #0
  40c3b8:	ldp	x21, x22, [sp, #32]
  40c3bc:	ldr	x23, [sp, #48]
  40c3c0:	mov	x0, x19
  40c3c4:	bl	4023e0 <free@plt>
  40c3c8:	mov	x0, x20
  40c3cc:	ldp	x19, x20, [sp, #16]
  40c3d0:	ldp	x29, x30, [sp], #64
  40c3d4:	ret
  40c3d8:	bl	402250 <strdup@plt>
  40c3dc:	mov	x19, #0x0                   	// #0
  40c3e0:	mov	x20, x0
  40c3e4:	mov	x0, x19
  40c3e8:	bl	4023e0 <free@plt>
  40c3ec:	mov	x0, x20
  40c3f0:	ldp	x19, x20, [sp, #16]
  40c3f4:	ldp	x29, x30, [sp], #64
  40c3f8:	ret
  40c3fc:	mov	x0, x19
  40c400:	mov	x20, #0x0                   	// #0
  40c404:	ldp	x21, x22, [sp, #32]
  40c408:	bl	4023e0 <free@plt>
  40c40c:	mov	x0, x20
  40c410:	ldp	x19, x20, [sp, #16]
  40c414:	ldp	x29, x30, [sp], #64
  40c418:	ret
  40c41c:	ldp	x21, x22, [sp, #32]
  40c420:	ldr	x23, [sp, #48]
  40c424:	b	40c3c0 <ferror@plt+0x9d90>
  40c428:	stp	x29, x30, [sp, #-192]!
  40c42c:	mov	x29, sp
  40c430:	stp	x21, x22, [sp, #32]
  40c434:	sxtw	x22, w1
  40c438:	mov	x1, x22
  40c43c:	stp	x19, x20, [sp, #16]
  40c440:	mov	x19, x0
  40c444:	add	x21, x29, #0x40
  40c448:	str	x23, [sp, #48]
  40c44c:	mov	w23, w2
  40c450:	bl	402070 <strnlen@plt>
  40c454:	mov	x2, x0
  40c458:	add	x0, x0, #0x10
  40c45c:	mov	x1, x19
  40c460:	and	x0, x0, #0xfffffffffffffff0
  40c464:	sub	sp, sp, x0
  40c468:	mov	x0, sp
  40c46c:	strb	wzr, [x0, x2]
  40c470:	bl	401fe0 <memcpy@plt>
  40c474:	add	x22, x0, x22
  40c478:	mov	x20, x0
  40c47c:	mov	x19, x22
  40c480:	mov	x2, x21
  40c484:	mov	x1, x20
  40c488:	mov	w0, #0x0                   	// #0
  40c48c:	bl	4025b0 <__xstat@plt>
  40c490:	tbz	w0, #31, 40c514 <ferror@plt+0x9ee4>
  40c494:	bl	402580 <__errno_location@plt>
  40c498:	ldr	w0, [x0]
  40c49c:	neg	w0, w0
  40c4a0:	cmp	w0, #0x0
  40c4a4:	b.gt	40c52c <ferror@plt+0x9efc>
  40c4a8:	b.eq	40c5c8 <ferror@plt+0x9f98>  // b.none
  40c4ac:	cmp	x19, x20
  40c4b0:	b.eq	40c5e4 <ferror@plt+0x9fb4>  // b.none
  40c4b4:	strb	wzr, [x19]
  40c4b8:	b.ls	40c480 <ferror@plt+0x9e50>  // b.plast
  40c4bc:	nop
  40c4c0:	sub	x19, x19, #0x1
  40c4c4:	cmp	x20, x19
  40c4c8:	b.eq	40c480 <ferror@plt+0x9e50>  // b.none
  40c4cc:	ldrb	w0, [x19]
  40c4d0:	cmp	w0, #0x2f
  40c4d4:	b.ne	40c4c0 <ferror@plt+0x9e90>  // b.any
  40c4d8:	ldurb	w0, [x19, #-1]
  40c4dc:	cmp	w0, #0x2f
  40c4e0:	b.ne	40c480 <ferror@plt+0x9e50>  // b.any
  40c4e4:	nop
  40c4e8:	sub	x19, x19, #0x1
  40c4ec:	cmp	x20, x19
  40c4f0:	b.cs	40c480 <ferror@plt+0x9e50>  // b.hs, b.nlast
  40c4f4:	ldurb	w0, [x19, #-1]
  40c4f8:	cmp	w0, #0x2f
  40c4fc:	b.eq	40c4e8 <ferror@plt+0x9eb8>  // b.none
  40c500:	mov	x2, x21
  40c504:	mov	x1, x20
  40c508:	mov	w0, #0x0                   	// #0
  40c50c:	bl	4025b0 <__xstat@plt>
  40c510:	tbnz	w0, #31, 40c494 <ferror@plt+0x9e64>
  40c514:	ldr	w0, [x29, #80]
  40c518:	and	w0, w0, #0xf000
  40c51c:	cmp	w0, #0x4, lsl #12
  40c520:	cset	w0, eq  // eq = none
  40c524:	cmp	w0, #0x0
  40c528:	b.le	40c4a8 <ferror@plt+0x9e78>
  40c52c:	mov	x0, x19
  40c530:	bl	402020 <strlen@plt>
  40c534:	add	x21, x19, x0
  40c538:	cmp	x22, x21
  40c53c:	b.eq	40c5ac <ferror@plt+0x9f7c>  // b.none
  40c540:	mov	w1, #0x2f                  	// #47
  40c544:	strb	w1, [x19, x0]
  40c548:	cmp	x21, x22
  40c54c:	mov	w19, #0x2f                  	// #47
  40c550:	b.cc	40c570 <ferror@plt+0x9f40>  // b.lo, b.ul, b.last
  40c554:	b	40c5ac <ferror@plt+0x9f7c>
  40c558:	mov	x0, x21
  40c55c:	bl	402020 <strlen@plt>
  40c560:	add	x21, x21, x0
  40c564:	cmp	x22, x21
  40c568:	strb	w19, [x21]
  40c56c:	b.ls	40c5ac <ferror@plt+0x9f7c>  // b.plast
  40c570:	mov	w1, w23
  40c574:	mov	x0, x20
  40c578:	bl	4025d0 <mkdir@plt>
  40c57c:	tbz	w0, #31, 40c558 <ferror@plt+0x9f28>
  40c580:	bl	402580 <__errno_location@plt>
  40c584:	ldr	w0, [x0]
  40c588:	cmp	w0, #0x11
  40c58c:	b.eq	40c558 <ferror@plt+0x9f28>  // b.none
  40c590:	mov	sp, x29
  40c594:	neg	w0, w0
  40c598:	ldp	x19, x20, [sp, #16]
  40c59c:	ldp	x21, x22, [sp, #32]
  40c5a0:	ldr	x23, [sp, #48]
  40c5a4:	ldp	x29, x30, [sp], #192
  40c5a8:	ret
  40c5ac:	mov	sp, x29
  40c5b0:	mov	w0, #0x0                   	// #0
  40c5b4:	ldp	x19, x20, [sp, #16]
  40c5b8:	ldp	x21, x22, [sp, #32]
  40c5bc:	ldr	x23, [sp, #48]
  40c5c0:	ldp	x29, x30, [sp], #192
  40c5c4:	ret
  40c5c8:	mov	sp, x29
  40c5cc:	mov	w0, #0xffffffec            	// #-20
  40c5d0:	ldp	x19, x20, [sp, #16]
  40c5d4:	ldp	x21, x22, [sp, #32]
  40c5d8:	ldr	x23, [sp, #48]
  40c5dc:	ldp	x29, x30, [sp], #192
  40c5e0:	ret
  40c5e4:	mov	x21, x20
  40c5e8:	b	40c548 <ferror@plt+0x9f18>
  40c5ec:	nop
  40c5f0:	stp	x29, x30, [sp, #-32]!
  40c5f4:	mov	x29, sp
  40c5f8:	stp	x19, x20, [sp, #16]
  40c5fc:	mov	w20, w1
  40c600:	mov	x19, x0
  40c604:	mov	w1, #0x2f                  	// #47
  40c608:	bl	4022a0 <strrchr@plt>
  40c60c:	cbz	x0, 40c628 <ferror@plt+0x9ff8>
  40c610:	sub	w1, w0, w19
  40c614:	mov	w2, w20
  40c618:	mov	x0, x19
  40c61c:	ldp	x19, x20, [sp, #16]
  40c620:	ldp	x29, x30, [sp], #32
  40c624:	b	40c428 <ferror@plt+0x9df8>
  40c628:	mov	w0, #0x0                   	// #0
  40c62c:	ldp	x19, x20, [sp, #16]
  40c630:	ldp	x29, x30, [sp], #32
  40c634:	ret
  40c638:	ldr	x1, [x0, #96]
  40c63c:	mov	x3, #0xf7cf                	// #63439
  40c640:	movk	x3, #0xe353, lsl #16
  40c644:	mov	x2, #0x4240                	// #16960
  40c648:	movk	x3, #0x9ba5, lsl #32
  40c64c:	movk	x2, #0xf, lsl #16
  40c650:	lsr	x1, x1, #3
  40c654:	movk	x3, #0x20c4, lsl #48
  40c658:	ldr	x0, [x0, #88]
  40c65c:	umulh	x1, x1, x3
  40c660:	lsr	x1, x1, #4
  40c664:	madd	x0, x0, x2, x1
  40c668:	ret
  40c66c:	nop
  40c670:	stp	x29, x30, [sp, #-80]!
  40c674:	mov	x2, x4
  40c678:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40c67c:	mov	x29, sp
  40c680:	stp	x19, x20, [sp, #16]
  40c684:	mov	x19, x6
  40c688:	mov	x20, x0
  40c68c:	add	x1, x1, #0xa38
  40c690:	str	x21, [sp, #32]
  40c694:	mov	x21, x5
  40c698:	bl	4025e0 <fprintf@plt>
  40c69c:	ldp	x6, x7, [x19]
  40c6a0:	mov	x1, x21
  40c6a4:	ldp	x4, x5, [x19, #16]
  40c6a8:	add	x2, sp, #0x30
  40c6ac:	mov	x0, x20
  40c6b0:	stp	x6, x7, [sp, #48]
  40c6b4:	stp	x4, x5, [sp, #64]
  40c6b8:	bl	402540 <vfprintf@plt>
  40c6bc:	ldp	x19, x20, [sp, #16]
  40c6c0:	ldr	x21, [sp, #32]
  40c6c4:	ldp	x29, x30, [sp], #80
  40c6c8:	ret
  40c6cc:	nop
  40c6d0:	stp	x29, x30, [sp, #-432]!
  40c6d4:	mov	x29, sp
  40c6d8:	cbz	x0, 40c6e8 <ferror@plt+0xa0b8>
  40c6dc:	bl	40c338 <ferror@plt+0x9d08>
  40c6e0:	ldp	x29, x30, [sp], #432
  40c6e4:	ret
  40c6e8:	str	x19, [sp, #16]
  40c6ec:	add	x19, sp, #0x28
  40c6f0:	mov	x0, x19
  40c6f4:	bl	402590 <uname@plt>
  40c6f8:	tbnz	w0, #31, 40c72c <ferror@plt+0xa0fc>
  40c6fc:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40c700:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40c704:	add	x3, x19, #0x82
  40c708:	add	x2, x2, #0xa48
  40c70c:	add	x1, x1, #0xa58
  40c710:	add	x0, sp, #0x20
  40c714:	bl	402120 <asprintf@plt>
  40c718:	tbnz	w0, #31, 40c72c <ferror@plt+0xa0fc>
  40c71c:	ldr	x19, [sp, #16]
  40c720:	ldr	x0, [sp, #32]
  40c724:	ldp	x29, x30, [sp], #432
  40c728:	ret
  40c72c:	mov	x0, #0x0                   	// #0
  40c730:	ldr	x19, [sp, #16]
  40c734:	ldp	x29, x30, [sp], #432
  40c738:	ret
  40c73c:	nop
  40c740:	mov	x12, #0x1020                	// #4128
  40c744:	sub	sp, sp, x12
  40c748:	mov	x3, x0
  40c74c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c750:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40c754:	add	x4, x4, #0xc0
  40c758:	stp	x29, x30, [sp]
  40c75c:	add	x2, x2, #0xa60
  40c760:	mov	x29, sp
  40c764:	stp	x19, x20, [sp, #16]
  40c768:	add	x19, sp, #0x20
  40c76c:	mov	x20, x1
  40c770:	mov	x1, #0x1000                	// #4096
  40c774:	mov	x0, x19
  40c778:	bl	402150 <snprintf@plt>
  40c77c:	mov	x0, x19
  40c780:	bl	4102d0 <ferror@plt+0xdca0>
  40c784:	mov	x19, x0
  40c788:	cbz	x0, 40c7a4 <ferror@plt+0xa174>
  40c78c:	mov	x1, x20
  40c790:	bl	410490 <ferror@plt+0xde60>
  40c794:	mov	x1, x0
  40c798:	mov	x0, x19
  40c79c:	mov	x19, x1
  40c7a0:	bl	4103d8 <ferror@plt+0xdda8>
  40c7a4:	mov	x0, x19
  40c7a8:	mov	x12, #0x1020                	// #4128
  40c7ac:	ldp	x29, x30, [sp]
  40c7b0:	ldp	x19, x20, [sp, #16]
  40c7b4:	add	sp, sp, x12
  40c7b8:	ret
  40c7bc:	nop
  40c7c0:	mov	x12, #0x1030                	// #4144
  40c7c4:	sub	sp, sp, x12
  40c7c8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c7cc:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40c7d0:	add	x4, x4, #0x600
  40c7d4:	add	x2, x2, #0xa60
  40c7d8:	stp	x29, x30, [sp]
  40c7dc:	mov	x29, sp
  40c7e0:	ldr	x3, [x0, #32]
  40c7e4:	stp	x19, x20, [sp, #16]
  40c7e8:	add	x19, sp, #0x30
  40c7ec:	mov	x20, x1
  40c7f0:	mov	x1, #0x1000                	// #4096
  40c7f4:	mov	x0, x19
  40c7f8:	bl	402150 <snprintf@plt>
  40c7fc:	mov	x0, x19
  40c800:	bl	4102d0 <ferror@plt+0xdca0>
  40c804:	str	x0, [sp, #40]
  40c808:	cbz	x0, 40c840 <ferror@plt+0xa210>
  40c80c:	mov	x1, x20
  40c810:	mov	x19, x0
  40c814:	bl	410490 <ferror@plt+0xde60>
  40c818:	mov	x1, x0
  40c81c:	mov	x0, x19
  40c820:	mov	x19, x1
  40c824:	bl	4103d8 <ferror@plt+0xdda8>
  40c828:	mov	x0, x19
  40c82c:	mov	x12, #0x1030                	// #4144
  40c830:	ldp	x29, x30, [sp]
  40c834:	ldp	x19, x20, [sp, #16]
  40c838:	add	sp, sp, x12
  40c83c:	ret
  40c840:	mov	x19, #0x0                   	// #0
  40c844:	mov	x12, #0x1030                	// #4144
  40c848:	mov	x0, x19
  40c84c:	ldp	x29, x30, [sp]
  40c850:	ldp	x19, x20, [sp, #16]
  40c854:	add	sp, sp, x12
  40c858:	ret
  40c85c:	nop
  40c860:	stp	x29, x30, [sp, #-224]!
  40c864:	mov	x29, sp
  40c868:	str	q0, [sp, #80]
  40c86c:	str	q1, [sp, #96]
  40c870:	ldr	x8, [x0, #8]
  40c874:	str	q2, [sp, #112]
  40c878:	str	q3, [sp, #128]
  40c87c:	str	q4, [sp, #144]
  40c880:	str	q5, [sp, #160]
  40c884:	str	q6, [sp, #176]
  40c888:	str	q7, [sp, #192]
  40c88c:	stp	x6, x7, [sp, #208]
  40c890:	cbz	x8, 40c8cc <ferror@plt+0xa29c>
  40c894:	add	x6, sp, #0xe0
  40c898:	stp	x6, x6, [sp, #48]
  40c89c:	add	x10, sp, #0xd0
  40c8a0:	mov	w9, #0xfffffff0            	// #-16
  40c8a4:	mov	w7, #0xffffff80            	// #-128
  40c8a8:	str	x10, [sp, #64]
  40c8ac:	add	x6, sp, #0x10
  40c8b0:	stp	w9, w7, [sp, #72]
  40c8b4:	ldp	x10, x11, [sp, #48]
  40c8b8:	ldr	x0, [x0, #16]
  40c8bc:	stp	x10, x11, [sp, #16]
  40c8c0:	ldp	x10, x11, [sp, #64]
  40c8c4:	stp	x10, x11, [sp, #32]
  40c8c8:	blr	x8
  40c8cc:	ldp	x29, x30, [sp], #224
  40c8d0:	ret
  40c8d4:	nop
  40c8d8:	ldr	x0, [x0, #32]
  40c8dc:	ret
  40c8e0:	cbz	x0, 40c8f0 <ferror@plt+0xa2c0>
  40c8e4:	ldr	w1, [x0]
  40c8e8:	add	w1, w1, #0x1
  40c8ec:	str	w1, [x0]
  40c8f0:	ret
  40c8f4:	nop
  40c8f8:	cbz	x0, 40c904 <ferror@plt+0xa2d4>
  40c8fc:	ldr	w0, [x0, #4]
  40c900:	ret
  40c904:	mov	w0, #0xffffffff            	// #-1
  40c908:	ret
  40c90c:	nop
  40c910:	cbz	x0, 40c978 <ferror@plt+0xa348>
  40c914:	stp	x29, x30, [sp, #-32]!
  40c918:	mov	x29, sp
  40c91c:	stp	x19, x20, [sp, #16]
  40c920:	mov	x20, x1
  40c924:	mov	x19, x0
  40c928:	stp	x1, x2, [x0, #8]
  40c92c:	bl	40c8f8 <ferror@plt+0xa2c8>
  40c930:	cmp	w0, #0x5
  40c934:	b.gt	40c944 <ferror@plt+0xa314>
  40c938:	ldp	x19, x20, [sp, #16]
  40c93c:	ldp	x29, x30, [sp], #32
  40c940:	ret
  40c944:	mov	x6, x20
  40c948:	mov	x0, x19
  40c94c:	ldp	x19, x20, [sp, #16]
  40c950:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40c954:	ldp	x29, x30, [sp], #32
  40c958:	add	x5, x5, #0xa70
  40c95c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40c960:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40c964:	add	x4, x4, #0xc80
  40c968:	add	x2, x2, #0xa98
  40c96c:	mov	w3, #0x16c                 	// #364
  40c970:	mov	w1, #0x6                   	// #6
  40c974:	b	40c860 <ferror@plt+0xa230>
  40c978:	ret
  40c97c:	nop
  40c980:	mov	x12, #0x1070                	// #4208
  40c984:	sub	sp, sp, x12
  40c988:	stp	x29, x30, [sp, #16]
  40c98c:	add	x29, sp, #0x10
  40c990:	stp	x23, x24, [sp, #64]
  40c994:	mov	x24, x0
  40c998:	add	x0, x0, w1, uxtw #3
  40c99c:	stp	x19, x20, [sp, #32]
  40c9a0:	ldr	x0, [x0, #56]
  40c9a4:	stp	x21, x22, [sp, #48]
  40c9a8:	mov	x21, x3
  40c9ac:	stp	x25, x26, [sp, #80]
  40c9b0:	mov	x25, x2
  40c9b4:	str	x27, [sp, #96]
  40c9b8:	cbz	x0, 40ca80 <ferror@plt+0xa450>
  40c9bc:	mov	x1, x2
  40c9c0:	bl	410f50 <ferror@plt+0xe920>
  40c9c4:	mov	x27, x0
  40c9c8:	cbz	x27, 40ca48 <ferror@plt+0xa418>
  40c9cc:	mov	x20, x27
  40c9d0:	add	x26, sp, #0x70
  40c9d4:	mov	w22, #0x0                   	// #0
  40c9d8:	b	40c9f8 <ferror@plt+0xa3c8>
  40c9dc:	ldr	x0, [x21]
  40c9e0:	add	w22, w22, #0x1
  40c9e4:	ldr	x1, [sp, #112]
  40c9e8:	bl	40d898 <ferror@plt+0xb268>
  40c9ec:	ldr	x20, [x20]
  40c9f0:	str	x0, [x21]
  40c9f4:	cbz	x20, 40ca50 <ferror@plt+0xa420>
  40c9f8:	add	x23, x20, #0x10
  40c9fc:	mov	x3, x26
  40ca00:	mov	x2, x23
  40ca04:	mov	x1, x25
  40ca08:	mov	x0, x24
  40ca0c:	bl	411bb8 <ferror@plt+0xf588>
  40ca10:	mov	w19, w0
  40ca14:	tbz	w0, #31, 40c9dc <ferror@plt+0xa3ac>
  40ca18:	mov	x0, x24
  40ca1c:	bl	40c8f8 <ferror@plt+0xa2c8>
  40ca20:	cmp	w0, #0x2
  40ca24:	b.gt	40cadc <ferror@plt+0xa4ac>
  40ca28:	ldr	x0, [x21]
  40ca2c:	mov	w1, w22
  40ca30:	mov	w22, w19
  40ca34:	bl	40db28 <ferror@plt+0xb4f8>
  40ca38:	str	x0, [x21]
  40ca3c:	mov	x0, x27
  40ca40:	bl	410298 <ferror@plt+0xdc68>
  40ca44:	b	40ca58 <ferror@plt+0xa428>
  40ca48:	mov	w22, #0x0                   	// #0
  40ca4c:	nop
  40ca50:	mov	x0, x27
  40ca54:	bl	410298 <ferror@plt+0xdc68>
  40ca58:	mov	w0, w22
  40ca5c:	mov	x12, #0x1070                	// #4208
  40ca60:	ldp	x29, x30, [sp, #16]
  40ca64:	ldp	x19, x20, [sp, #32]
  40ca68:	ldp	x21, x22, [sp, #48]
  40ca6c:	ldp	x23, x24, [sp, #64]
  40ca70:	ldp	x25, x26, [sp, #80]
  40ca74:	ldr	x27, [sp, #96]
  40ca78:	add	sp, sp, x12
  40ca7c:	ret
  40ca80:	mov	w1, w1
  40ca84:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40ca88:	add	x0, x0, #0xca0
  40ca8c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ca90:	lsl	x1, x1, #4
  40ca94:	add	x2, x2, #0xa60
  40ca98:	ldr	x3, [x24, #32]
  40ca9c:	add	x26, sp, #0x70
  40caa0:	ldr	x4, [x0, x1]
  40caa4:	mov	x1, #0x1000                	// #4096
  40caa8:	mov	x0, x26
  40caac:	mov	w22, #0xffffffda            	// #-38
  40cab0:	bl	402150 <snprintf@plt>
  40cab4:	mov	x0, x26
  40cab8:	bl	4102d0 <ferror@plt+0xdca0>
  40cabc:	mov	x19, x0
  40cac0:	cbz	x0, 40ca58 <ferror@plt+0xa428>
  40cac4:	mov	x1, x25
  40cac8:	bl	410688 <ferror@plt+0xe058>
  40cacc:	mov	x27, x0
  40cad0:	mov	x0, x19
  40cad4:	bl	4103d8 <ferror@plt+0xdda8>
  40cad8:	b	40c9c8 <ferror@plt+0xa398>
  40cadc:	neg	w0, w19
  40cae0:	bl	402270 <strerror@plt>
  40cae4:	str	x0, [sp]
  40cae8:	mov	x7, x23
  40caec:	mov	x6, x25
  40caf0:	mov	x0, x24
  40caf4:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40caf8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40cafc:	add	x5, x5, #0xab0
  40cb00:	add	x4, x4, #0xc90
  40cb04:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40cb08:	mov	w3, #0x1ca                 	// #458
  40cb0c:	add	x2, x2, #0xa98
  40cb10:	mov	w1, #0x3                   	// #3
  40cb14:	bl	40c860 <ferror@plt+0xa230>
  40cb18:	b	40ca28 <ferror@plt+0xa3f8>
  40cb1c:	nop
  40cb20:	cbz	x0, 40cb28 <ferror@plt+0xa4f8>
  40cb24:	str	w1, [x0, #4]
  40cb28:	ret
  40cb2c:	nop
  40cb30:	stp	x29, x30, [sp, #-80]!
  40cb34:	mov	x29, sp
  40cb38:	stp	x19, x20, [sp, #16]
  40cb3c:	mov	x20, x1
  40cb40:	mov	x1, #0x78                  	// #120
  40cb44:	stp	x21, x22, [sp, #32]
  40cb48:	mov	x21, x0
  40cb4c:	mov	x0, #0x1                   	// #1
  40cb50:	bl	402210 <calloc@plt>
  40cb54:	mov	x19, x0
  40cb58:	cbz	x0, 40cc70 <ferror@plt+0xa640>
  40cb5c:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40cb60:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40cb64:	ldr	x1, [x1, #4048]
  40cb68:	ldr	d0, [x0, #3120]
  40cb6c:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40cb70:	add	x0, x0, #0x670
  40cb74:	ldr	x1, [x1]
  40cb78:	stp	x0, x1, [x19, #8]
  40cb7c:	mov	x0, x21
  40cb80:	str	d0, [x19]
  40cb84:	bl	40c6d0 <ferror@plt+0xa0a0>
  40cb88:	str	x0, [x19, #32]
  40cb8c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40cb90:	add	x0, x0, #0xae8
  40cb94:	bl	402080 <secure_getenv@plt>
  40cb98:	mov	x21, x0
  40cb9c:	cbz	x0, 40cc2c <ferror@plt+0xa5fc>
  40cba0:	add	x1, sp, #0x48
  40cba4:	mov	w2, #0xa                   	// #10
  40cba8:	str	x23, [sp, #48]
  40cbac:	bl	4023b0 <strtol@plt>
  40cbb0:	ldr	x1, [sp, #72]
  40cbb4:	mov	w22, w0
  40cbb8:	ldrb	w23, [x1]
  40cbbc:	cbz	w23, 40cc1c <ferror@plt+0xa5ec>
  40cbc0:	bl	402390 <__ctype_b_loc@plt>
  40cbc4:	ubfiz	x23, x23, #1, #8
  40cbc8:	ldr	x0, [x0]
  40cbcc:	ldrh	w0, [x0, x23]
  40cbd0:	tbnz	w0, #13, 40cc1c <ferror@plt+0xa5ec>
  40cbd4:	ldrb	w0, [x21]
  40cbd8:	cmp	w0, #0x65
  40cbdc:	b.eq	40ccc4 <ferror@plt+0xa694>  // b.none
  40cbe0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40cbe4:	mov	x0, x21
  40cbe8:	add	x1, x1, #0xaf8
  40cbec:	mov	x2, #0x4                   	// #4
  40cbf0:	mov	w22, #0x6                   	// #6
  40cbf4:	bl	4021c0 <strncmp@plt>
  40cbf8:	cbz	w0, 40cc1c <ferror@plt+0xa5ec>
  40cbfc:	mov	x0, x21
  40cc00:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40cc04:	mov	x2, #0x5                   	// #5
  40cc08:	add	x1, x1, #0xb00
  40cc0c:	bl	4021c0 <strncmp@plt>
  40cc10:	cmp	w0, #0x0
  40cc14:	mov	w22, #0x7                   	// #7
  40cc18:	csel	w22, wzr, w22, ne  // ne = any
  40cc1c:	mov	w1, w22
  40cc20:	mov	x0, x19
  40cc24:	bl	40cb20 <ferror@plt+0xa4f0>
  40cc28:	ldr	x23, [sp, #48]
  40cc2c:	cmp	x20, #0x0
  40cc30:	adrp	x2, 433000 <ferror@plt+0x309d0>
  40cc34:	add	x2, x2, #0x370
  40cc38:	csel	x2, x2, x20, eq  // eq = none
  40cc3c:	add	x1, x19, #0x28
  40cc40:	mov	x0, x19
  40cc44:	bl	40e390 <ferror@plt+0xbd60>
  40cc48:	tbnz	w0, #31, 40cce4 <ferror@plt+0xa6b4>
  40cc4c:	mov	x1, #0x0                   	// #0
  40cc50:	mov	w0, #0x100                 	// #256
  40cc54:	bl	40b1a0 <ferror@plt+0x8b70>
  40cc58:	str	x0, [x19, #48]
  40cc5c:	cbz	x0, 40cd24 <ferror@plt+0xa6f4>
  40cc60:	mov	x0, x19
  40cc64:	bl	40c8f8 <ferror@plt+0xa2c8>
  40cc68:	cmp	w0, #0x5
  40cc6c:	b.gt	40cc84 <ferror@plt+0xa654>
  40cc70:	mov	x0, x19
  40cc74:	ldp	x19, x20, [sp, #16]
  40cc78:	ldp	x21, x22, [sp, #32]
  40cc7c:	ldp	x29, x30, [sp], #80
  40cc80:	ret
  40cc84:	mov	x6, x19
  40cc88:	mov	x0, x19
  40cc8c:	mov	w3, #0x11e                 	// #286
  40cc90:	mov	w1, #0x6                   	// #6
  40cc94:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40cc98:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40cc9c:	add	x5, x5, #0xb48
  40cca0:	add	x4, x4, #0xc60
  40cca4:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40cca8:	add	x2, x2, #0xa98
  40ccac:	bl	40c860 <ferror@plt+0xa230>
  40ccb0:	mov	x0, x19
  40ccb4:	ldp	x19, x20, [sp, #16]
  40ccb8:	ldp	x21, x22, [sp, #32]
  40ccbc:	ldp	x29, x30, [sp], #80
  40ccc0:	ret
  40ccc4:	ldrb	w0, [x21, #1]
  40ccc8:	cmp	w0, #0x72
  40cccc:	b.ne	40cbe0 <ferror@plt+0xa5b0>  // b.any
  40ccd0:	ldrb	w0, [x21, #2]
  40ccd4:	mov	w22, #0x3                   	// #3
  40ccd8:	cmp	w0, #0x72
  40ccdc:	b.eq	40cc1c <ferror@plt+0xa5ec>  // b.none
  40cce0:	b	40cbe0 <ferror@plt+0xa5b0>
  40cce4:	mov	x0, x19
  40cce8:	bl	40c8f8 <ferror@plt+0xa2c8>
  40ccec:	cmp	w0, #0x2
  40ccf0:	b.gt	40cd60 <ferror@plt+0xa730>
  40ccf4:	ldr	x0, [x19, #48]
  40ccf8:	bl	4023e0 <free@plt>
  40ccfc:	ldr	x0, [x19, #32]
  40cd00:	bl	4023e0 <free@plt>
  40cd04:	mov	x0, x19
  40cd08:	mov	x19, #0x0                   	// #0
  40cd0c:	bl	4023e0 <free@plt>
  40cd10:	mov	x0, x19
  40cd14:	ldp	x19, x20, [sp, #16]
  40cd18:	ldp	x21, x22, [sp, #32]
  40cd1c:	ldp	x29, x30, [sp], #80
  40cd20:	ret
  40cd24:	mov	x0, x19
  40cd28:	bl	40c8f8 <ferror@plt+0xa2c8>
  40cd2c:	cmp	w0, #0x2
  40cd30:	b.le	40ccf4 <ferror@plt+0xa6c4>
  40cd34:	mov	x0, x19
  40cd38:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40cd3c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40cd40:	add	x5, x5, #0xb28
  40cd44:	add	x4, x4, #0xc60
  40cd48:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40cd4c:	mov	w3, #0x11a                 	// #282
  40cd50:	add	x2, x2, #0xa98
  40cd54:	mov	w1, #0x3                   	// #3
  40cd58:	bl	40c860 <ferror@plt+0xa230>
  40cd5c:	b	40ccf4 <ferror@plt+0xa6c4>
  40cd60:	mov	x0, x19
  40cd64:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40cd68:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40cd6c:	add	x5, x5, #0xb08
  40cd70:	add	x4, x4, #0xc60
  40cd74:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40cd78:	mov	w3, #0x114                 	// #276
  40cd7c:	add	x2, x2, #0xa98
  40cd80:	mov	w1, #0x3                   	// #3
  40cd84:	bl	40c860 <ferror@plt+0xa230>
  40cd88:	b	40ccf4 <ferror@plt+0xa6c4>
  40cd8c:	nop
  40cd90:	ldr	x0, [x0, #48]
  40cd94:	b	40b728 <ferror@plt+0x90f8>
  40cd98:	ldr	x0, [x0, #48]
  40cd9c:	mov	x3, x1
  40cda0:	mov	x1, x2
  40cda4:	mov	x2, x3
  40cda8:	b	40b2d8 <ferror@plt+0x8ca8>
  40cdac:	nop
  40cdb0:	ldr	x0, [x0, #48]
  40cdb4:	mov	x1, x2
  40cdb8:	b	40b8c0 <ferror@plt+0x9290>
  40cdbc:	nop
  40cdc0:	stp	x29, x30, [sp, #-48]!
  40cdc4:	mov	x29, sp
  40cdc8:	stp	x19, x20, [sp, #16]
  40cdcc:	mov	x19, x1
  40cdd0:	mov	x20, x0
  40cdd4:	mov	x0, x1
  40cdd8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40cddc:	add	x1, x1, #0xf8
  40cde0:	str	x21, [sp, #32]
  40cde4:	mov	x21, x2
  40cde8:	mov	x2, #0x7                   	// #7
  40cdec:	bl	4021c0 <strncmp@plt>
  40cdf0:	cbz	w0, 40ce08 <ferror@plt+0xa7d8>
  40cdf4:	mov	w0, #0x0                   	// #0
  40cdf8:	ldp	x19, x20, [sp, #16]
  40cdfc:	ldr	x21, [sp, #32]
  40ce00:	ldp	x29, x30, [sp], #48
  40ce04:	ret
  40ce08:	mov	x3, x21
  40ce0c:	mov	x2, x19
  40ce10:	mov	x0, x20
  40ce14:	mov	w1, #0x2                   	// #2
  40ce18:	ldp	x19, x20, [sp, #16]
  40ce1c:	ldr	x21, [sp, #32]
  40ce20:	ldp	x29, x30, [sp], #48
  40ce24:	b	40c980 <ferror@plt+0xa350>
  40ce28:	mov	x3, x2
  40ce2c:	mov	x2, x1
  40ce30:	mov	w1, #0x1                   	// #1
  40ce34:	b	40c980 <ferror@plt+0xa350>
  40ce38:	stp	x29, x30, [sp, #-80]!
  40ce3c:	mov	x29, sp
  40ce40:	stp	x19, x20, [sp, #16]
  40ce44:	mov	x19, x0
  40ce48:	ldr	x0, [x2]
  40ce4c:	stp	x21, x22, [sp, #32]
  40ce50:	str	x23, [sp, #48]
  40ce54:	cbnz	x0, 40cf34 <ferror@plt+0xa904>
  40ce58:	ldr	x0, [x19, #80]
  40ce5c:	mov	x22, x2
  40ce60:	mov	x23, x1
  40ce64:	cbz	x0, 40ced8 <ferror@plt+0xa8a8>
  40ce68:	bl	410e40 <ferror@plt+0xe810>
  40ce6c:	mov	x20, x0
  40ce70:	mov	w21, #0x0                   	// #0
  40ce74:	cbz	x20, 40ceb8 <ferror@plt+0xa888>
  40ce78:	add	x2, sp, #0x48
  40ce7c:	mov	x1, x23
  40ce80:	mov	x0, x19
  40ce84:	bl	411a88 <ferror@plt+0xf458>
  40ce88:	mov	w21, w0
  40ce8c:	tbnz	w0, #31, 40cee8 <ferror@plt+0xa8b8>
  40ce90:	ldr	x0, [sp, #72]
  40ce94:	mov	w1, #0x1                   	// #1
  40ce98:	bl	4117b8 <ferror@plt+0xf188>
  40ce9c:	ldr	x0, [x22]
  40cea0:	ldr	x1, [sp, #72]
  40cea4:	bl	40d898 <ferror@plt+0xb268>
  40cea8:	cmp	x0, #0x0
  40ceac:	mov	w1, #0xfffffff4            	// #-12
  40ceb0:	csel	w21, w21, w1, ne  // ne = any
  40ceb4:	str	x0, [x22]
  40ceb8:	mov	x0, x20
  40cebc:	bl	4023e0 <free@plt>
  40cec0:	mov	w0, w21
  40cec4:	ldp	x19, x20, [sp, #16]
  40cec8:	ldp	x21, x22, [sp, #32]
  40cecc:	ldr	x23, [sp, #48]
  40ced0:	ldp	x29, x30, [sp], #80
  40ced4:	ret
  40ced8:	ldr	x0, [x19, #32]
  40cedc:	bl	40c740 <ferror@plt+0xa110>
  40cee0:	mov	x20, x0
  40cee4:	b	40ce70 <ferror@plt+0xa840>
  40cee8:	mov	x0, x19
  40ceec:	bl	40c8f8 <ferror@plt+0xa2c8>
  40cef0:	cmp	w0, #0x2
  40cef4:	b.le	40ceb8 <ferror@plt+0xa888>
  40cef8:	neg	w0, w21
  40cefc:	bl	402270 <strerror@plt>
  40cf00:	mov	x6, x23
  40cf04:	mov	x7, x0
  40cf08:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40cf0c:	mov	x0, x19
  40cf10:	add	x5, x5, #0xb58
  40cf14:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40cf18:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40cf1c:	add	x4, x4, #0xcb8
  40cf20:	add	x2, x2, #0xa98
  40cf24:	mov	w3, #0x21b                 	// #539
  40cf28:	mov	w1, #0x3                   	// #3
  40cf2c:	bl	40c860 <ferror@plt+0xa230>
  40cf30:	b	40ceb8 <ferror@plt+0xa888>
  40cf34:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  40cf38:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40cf3c:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  40cf40:	add	x3, x3, #0xc38
  40cf44:	add	x1, x1, #0xa98
  40cf48:	add	x0, x0, #0x3e0
  40cf4c:	mov	w2, #0x213                 	// #531
  40cf50:	bl	402570 <__assert_fail@plt>
  40cf54:	nop
  40cf58:	stp	x29, x30, [sp, #-32]!
  40cf5c:	mov	x2, x0
  40cf60:	mov	x29, sp
  40cf64:	ldr	x0, [x0, #80]
  40cf68:	str	x19, [sp, #16]
  40cf6c:	cbz	x0, 40cf94 <ferror@plt+0xa964>
  40cf70:	bl	410e40 <ferror@plt+0xe810>
  40cf74:	mov	x19, x0
  40cf78:	mov	x0, x19
  40cf7c:	bl	4023e0 <free@plt>
  40cf80:	cmp	x19, #0x0
  40cf84:	cset	w0, ne  // ne = any
  40cf88:	ldr	x19, [sp, #16]
  40cf8c:	ldp	x29, x30, [sp], #32
  40cf90:	ret
  40cf94:	ldr	x0, [x2, #32]
  40cf98:	bl	40c740 <ferror@plt+0xa110>
  40cf9c:	mov	x19, x0
  40cfa0:	mov	x0, x19
  40cfa4:	bl	4023e0 <free@plt>
  40cfa8:	cmp	x19, #0x0
  40cfac:	cset	w0, ne  // ne = any
  40cfb0:	ldr	x19, [sp, #16]
  40cfb4:	ldp	x29, x30, [sp], #32
  40cfb8:	ret
  40cfbc:	nop
  40cfc0:	ldr	x2, [x0, #56]
  40cfc4:	cbz	x2, 40cfd0 <ferror@plt+0xa9a0>
  40cfc8:	mov	x0, x2
  40cfcc:	b	410e40 <ferror@plt+0xe810>
  40cfd0:	b	40c7c0 <ferror@plt+0xa190>
  40cfd4:	nop
  40cfd8:	stp	x29, x30, [sp, #-80]!
  40cfdc:	mov	x29, sp
  40cfe0:	stp	x19, x20, [sp, #16]
  40cfe4:	mov	x19, x1
  40cfe8:	mov	w20, #0x0                   	// #0
  40cfec:	stp	x21, x22, [sp, #32]
  40cff0:	mov	x22, x0
  40cff4:	mov	x21, x2
  40cff8:	mov	x0, x1
  40cffc:	mov	w1, #0x3a                  	// #58
  40d000:	bl	402410 <strchr@plt>
  40d004:	cbz	x0, 40d01c <ferror@plt+0xa9ec>
  40d008:	mov	w0, w20
  40d00c:	ldp	x19, x20, [sp, #16]
  40d010:	ldp	x21, x22, [sp, #32]
  40d014:	ldp	x29, x30, [sp], #80
  40d018:	ret
  40d01c:	ldr	x0, [x22, #56]
  40d020:	str	x23, [sp, #48]
  40d024:	mov	x1, x19
  40d028:	cbz	x0, 40d094 <ferror@plt+0xaa64>
  40d02c:	bl	410e40 <ferror@plt+0xe810>
  40d030:	mov	x23, x0
  40d034:	mov	w20, #0x0                   	// #0
  40d038:	cbz	x23, 40d074 <ferror@plt+0xaa44>
  40d03c:	add	x2, sp, #0x48
  40d040:	mov	x1, x19
  40d044:	mov	x0, x22
  40d048:	bl	411a88 <ferror@plt+0xf458>
  40d04c:	mov	w20, w0
  40d050:	tbnz	w0, #31, 40d0a4 <ferror@plt+0xaa74>
  40d054:	ldr	x0, [x21]
  40d058:	ldr	x1, [sp, #72]
  40d05c:	bl	40d898 <ferror@plt+0xb268>
  40d060:	mov	x1, x0
  40d064:	ldr	x0, [sp, #72]
  40d068:	str	x1, [x21]
  40d06c:	mov	x1, x23
  40d070:	bl	411d90 <ferror@plt+0xf760>
  40d074:	mov	x0, x23
  40d078:	bl	4023e0 <free@plt>
  40d07c:	mov	w0, w20
  40d080:	ldp	x19, x20, [sp, #16]
  40d084:	ldp	x21, x22, [sp, #32]
  40d088:	ldr	x23, [sp, #48]
  40d08c:	ldp	x29, x30, [sp], #80
  40d090:	ret
  40d094:	mov	x0, x22
  40d098:	bl	40c7c0 <ferror@plt+0xa190>
  40d09c:	mov	x23, x0
  40d0a0:	b	40d034 <ferror@plt+0xaa04>
  40d0a4:	mov	x0, x22
  40d0a8:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d0ac:	cmp	w0, #0x2
  40d0b0:	b.le	40d074 <ferror@plt+0xaa44>
  40d0b4:	neg	w0, w20
  40d0b8:	bl	402270 <strerror@plt>
  40d0bc:	mov	x6, x19
  40d0c0:	mov	x7, x0
  40d0c4:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40d0c8:	mov	x0, x22
  40d0cc:	add	x5, x5, #0xb58
  40d0d0:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d0d4:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d0d8:	add	x4, x4, #0xce0
  40d0dc:	add	x2, x2, #0xa98
  40d0e0:	mov	w3, #0x267                 	// #615
  40d0e4:	mov	w1, #0x3                   	// #3
  40d0e8:	bl	40c860 <ferror@plt+0xa230>
  40d0ec:	b	40d074 <ferror@plt+0xaa44>
  40d0f0:	sub	sp, sp, #0x80
  40d0f4:	stp	x29, x30, [sp, #16]
  40d0f8:	add	x29, sp, #0x10
  40d0fc:	stp	x21, x22, [sp, #48]
  40d100:	mov	x21, x1
  40d104:	ldr	x22, [x0, #40]
  40d108:	stp	x19, x20, [sp, #32]
  40d10c:	stp	x23, x24, [sp, #64]
  40d110:	mov	x23, x2
  40d114:	mov	w24, #0x0                   	// #0
  40d118:	stp	x25, x26, [sp, #80]
  40d11c:	mov	x25, x0
  40d120:	add	x26, sp, #0x78
  40d124:	ldr	x19, [x22, #8]
  40d128:	str	x27, [sp, #96]
  40d12c:	b	40d140 <ferror@plt+0xab10>
  40d130:	ldr	x19, [x19]
  40d134:	ldr	x0, [x22, #8]
  40d138:	cmp	x19, x0
  40d13c:	b.eq	40d1b0 <ferror@plt+0xab80>  // b.none
  40d140:	mov	x0, x19
  40d144:	cbz	x19, 40d1b0 <ferror@plt+0xab80>
  40d148:	bl	40dbb8 <ferror@plt+0xb588>
  40d14c:	mov	x20, x0
  40d150:	mov	x0, x19
  40d154:	bl	40dbc8 <ferror@plt+0xb598>
  40d158:	mov	x1, x21
  40d15c:	mov	x27, x0
  40d160:	mov	w2, #0x0                   	// #0
  40d164:	mov	x0, x20
  40d168:	bl	402450 <fnmatch@plt>
  40d16c:	cbnz	w0, 40d130 <ferror@plt+0xab00>
  40d170:	mov	x1, x20
  40d174:	mov	x3, x26
  40d178:	mov	x2, x27
  40d17c:	mov	x0, x25
  40d180:	bl	411bb8 <ferror@plt+0xf588>
  40d184:	mov	w20, w0
  40d188:	tbnz	w0, #31, 40d1d4 <ferror@plt+0xaba4>
  40d18c:	ldr	x0, [x23]
  40d190:	add	w24, w24, #0x1
  40d194:	ldr	x1, [sp, #120]
  40d198:	bl	40d898 <ferror@plt+0xb268>
  40d19c:	str	x0, [x23]
  40d1a0:	ldr	x19, [x19]
  40d1a4:	ldr	x0, [x22, #8]
  40d1a8:	cmp	x19, x0
  40d1ac:	b.ne	40d140 <ferror@plt+0xab10>  // b.any
  40d1b0:	mov	w0, w24
  40d1b4:	ldp	x29, x30, [sp, #16]
  40d1b8:	ldp	x19, x20, [sp, #32]
  40d1bc:	ldp	x21, x22, [sp, #48]
  40d1c0:	ldp	x23, x24, [sp, #64]
  40d1c4:	ldp	x25, x26, [sp, #80]
  40d1c8:	ldr	x27, [sp, #96]
  40d1cc:	add	sp, sp, #0x80
  40d1d0:	ret
  40d1d4:	mov	x0, x25
  40d1d8:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d1dc:	cmp	w0, #0x2
  40d1e0:	b.gt	40d1fc <ferror@plt+0xabcc>
  40d1e4:	ldr	x0, [x23]
  40d1e8:	mov	w1, w24
  40d1ec:	mov	w24, w20
  40d1f0:	bl	40db28 <ferror@plt+0xb4f8>
  40d1f4:	str	x0, [x23]
  40d1f8:	b	40d1b0 <ferror@plt+0xab80>
  40d1fc:	neg	w0, w20
  40d200:	bl	402270 <strerror@plt>
  40d204:	str	x0, [sp]
  40d208:	mov	x7, x27
  40d20c:	mov	x6, x21
  40d210:	mov	x0, x25
  40d214:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40d218:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d21c:	add	x5, x5, #0xb88
  40d220:	add	x4, x4, #0xd08
  40d224:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d228:	mov	w3, #0x287                 	// #647
  40d22c:	add	x2, x2, #0xa98
  40d230:	mov	w1, #0x3                   	// #3
  40d234:	bl	40c860 <ferror@plt+0xa230>
  40d238:	b	40d1e4 <ferror@plt+0xabb4>
  40d23c:	nop
  40d240:	stp	x29, x30, [sp, #-80]!
  40d244:	mov	x29, sp
  40d248:	stp	x21, x22, [sp, #32]
  40d24c:	mov	x21, x1
  40d250:	ldr	x22, [x0, #40]
  40d254:	stp	x19, x20, [sp, #16]
  40d258:	stp	x23, x24, [sp, #48]
  40d25c:	mov	x23, x0
  40d260:	mov	x24, x2
  40d264:	ldr	x19, [x22, #40]
  40d268:	b	40d290 <ferror@plt+0xac60>
  40d26c:	bl	40dc08 <ferror@plt+0xb5d8>
  40d270:	mov	x20, x0
  40d274:	mov	x1, x21
  40d278:	bl	402370 <strcmp@plt>
  40d27c:	cbz	w0, 40d2e8 <ferror@plt+0xacb8>
  40d280:	ldr	x19, [x19]
  40d284:	ldr	x1, [x22, #40]
  40d288:	cmp	x19, x1
  40d28c:	b.eq	40d298 <ferror@plt+0xac68>  // b.none
  40d290:	mov	x0, x19
  40d294:	cbnz	x19, 40d26c <ferror@plt+0xac3c>
  40d298:	ldr	x19, [x22, #32]
  40d29c:	b	40d2c4 <ferror@plt+0xac94>
  40d2a0:	bl	40dc08 <ferror@plt+0xb5d8>
  40d2a4:	mov	x20, x0
  40d2a8:	mov	x1, x21
  40d2ac:	bl	402370 <strcmp@plt>
  40d2b0:	cbz	w0, 40d34c <ferror@plt+0xad1c>
  40d2b4:	ldr	x19, [x19]
  40d2b8:	ldr	x0, [x22, #32]
  40d2bc:	cmp	x19, x0
  40d2c0:	b.eq	40d2cc <ferror@plt+0xac9c>  // b.none
  40d2c4:	mov	x0, x19
  40d2c8:	cbnz	x19, 40d2a0 <ferror@plt+0xac70>
  40d2cc:	mov	w19, #0x0                   	// #0
  40d2d0:	mov	w0, w19
  40d2d4:	ldp	x19, x20, [sp, #16]
  40d2d8:	ldp	x21, x22, [sp, #32]
  40d2dc:	ldp	x23, x24, [sp, #48]
  40d2e0:	ldp	x29, x30, [sp], #80
  40d2e4:	ret
  40d2e8:	mov	x0, x19
  40d2ec:	bl	40dbf8 <ferror@plt+0xb5c8>
  40d2f0:	add	x2, sp, #0x48
  40d2f4:	mov	x21, x0
  40d2f8:	mov	x1, x20
  40d2fc:	mov	x0, x23
  40d300:	bl	411a88 <ferror@plt+0xf458>
  40d304:	mov	w19, w0
  40d308:	tbnz	w0, #31, 40d43c <ferror@plt+0xae0c>
  40d30c:	ldr	x0, [x24]
  40d310:	ldr	x1, [sp, #72]
  40d314:	bl	40d898 <ferror@plt+0xb268>
  40d318:	mov	x1, x0
  40d31c:	cbz	x0, 40d3b0 <ferror@plt+0xad80>
  40d320:	ldr	x0, [sp, #72]
  40d324:	str	x1, [x24]
  40d328:	mov	w19, #0x1                   	// #1
  40d32c:	mov	x1, x21
  40d330:	bl	412ba8 <ferror@plt+0x10578>
  40d334:	mov	w0, w19
  40d338:	ldp	x19, x20, [sp, #16]
  40d33c:	ldp	x21, x22, [sp, #32]
  40d340:	ldp	x23, x24, [sp, #48]
  40d344:	ldp	x29, x30, [sp], #80
  40d348:	ret
  40d34c:	mov	x0, x19
  40d350:	bl	40dbf8 <ferror@plt+0xb5c8>
  40d354:	add	x2, sp, #0x48
  40d358:	mov	x21, x0
  40d35c:	mov	x1, x20
  40d360:	mov	x0, x23
  40d364:	bl	411a88 <ferror@plt+0xf458>
  40d368:	mov	w19, w0
  40d36c:	tbnz	w0, #31, 40d3f0 <ferror@plt+0xadc0>
  40d370:	ldr	x0, [x24]
  40d374:	ldr	x1, [sp, #72]
  40d378:	bl	40d898 <ferror@plt+0xb268>
  40d37c:	mov	x1, x0
  40d380:	cbz	x0, 40d488 <ferror@plt+0xae58>
  40d384:	ldr	x0, [sp, #72]
  40d388:	str	x1, [x24]
  40d38c:	mov	w19, #0x1                   	// #1
  40d390:	mov	x1, x21
  40d394:	bl	413138 <ferror@plt+0x10b08>
  40d398:	mov	w0, w19
  40d39c:	ldp	x19, x20, [sp, #16]
  40d3a0:	ldp	x21, x22, [sp, #32]
  40d3a4:	ldp	x23, x24, [sp, #48]
  40d3a8:	ldp	x29, x30, [sp], #80
  40d3ac:	ret
  40d3b0:	mov	x0, x23
  40d3b4:	mov	w19, #0xfffffff4            	// #-12
  40d3b8:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d3bc:	cmp	w0, #0x2
  40d3c0:	b.le	40d2d0 <ferror@plt+0xaca0>
  40d3c4:	mov	x0, x23
  40d3c8:	adrp	x5, 418000 <ferror@plt+0x159d0>
  40d3cc:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d3d0:	add	x5, x5, #0xf90
  40d3d4:	add	x4, x4, #0xd28
  40d3d8:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d3dc:	mov	w3, #0x2af                 	// #687
  40d3e0:	add	x2, x2, #0xa98
  40d3e4:	mov	w1, #0x3                   	// #3
  40d3e8:	bl	40c860 <ferror@plt+0xa230>
  40d3ec:	b	40d2d0 <ferror@plt+0xaca0>
  40d3f0:	mov	x0, x23
  40d3f4:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d3f8:	cmp	w0, #0x2
  40d3fc:	b.le	40d2d0 <ferror@plt+0xaca0>
  40d400:	neg	w0, w19
  40d404:	bl	402270 <strerror@plt>
  40d408:	mov	x6, x20
  40d40c:	mov	x7, x0
  40d410:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40d414:	mov	x0, x23
  40d418:	add	x5, x5, #0xb58
  40d41c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d420:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d424:	add	x4, x4, #0xd28
  40d428:	add	x2, x2, #0xa98
  40d42c:	mov	w3, #0x2cc                 	// #716
  40d430:	mov	w1, #0x3                   	// #3
  40d434:	bl	40c860 <ferror@plt+0xa230>
  40d438:	b	40d2d0 <ferror@plt+0xaca0>
  40d43c:	mov	x0, x23
  40d440:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d444:	cmp	w0, #0x2
  40d448:	b.le	40d2d0 <ferror@plt+0xaca0>
  40d44c:	neg	w0, w19
  40d450:	bl	402270 <strerror@plt>
  40d454:	mov	x6, x20
  40d458:	mov	x7, x0
  40d45c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40d460:	mov	x0, x23
  40d464:	add	x5, x5, #0xb58
  40d468:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d46c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d470:	add	x4, x4, #0xd28
  40d474:	add	x2, x2, #0xa98
  40d478:	mov	w3, #0x2a8                 	// #680
  40d47c:	mov	w1, #0x3                   	// #3
  40d480:	bl	40c860 <ferror@plt+0xa230>
  40d484:	b	40d2d0 <ferror@plt+0xaca0>
  40d488:	mov	x0, x23
  40d48c:	mov	w19, #0xfffffff4            	// #-12
  40d490:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d494:	cmp	w0, #0x2
  40d498:	b.le	40d2d0 <ferror@plt+0xaca0>
  40d49c:	mov	x0, x23
  40d4a0:	adrp	x5, 418000 <ferror@plt+0x159d0>
  40d4a4:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d4a8:	add	x5, x5, #0xf90
  40d4ac:	add	x4, x4, #0xd28
  40d4b0:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d4b4:	mov	w3, #0x2d3                 	// #723
  40d4b8:	add	x2, x2, #0xa98
  40d4bc:	mov	w1, #0x3                   	// #3
  40d4c0:	bl	40c860 <ferror@plt+0xa230>
  40d4c4:	b	40d2d0 <ferror@plt+0xaca0>
  40d4c8:	stp	x29, x30, [sp, #-80]!
  40d4cc:	mov	x29, sp
  40d4d0:	ldr	x0, [x0, #48]
  40d4d4:	stp	x19, x20, [sp, #16]
  40d4d8:	add	x19, sp, #0x40
  40d4dc:	add	x20, sp, #0x38
  40d4e0:	str	x21, [sp, #32]
  40d4e4:	and	w21, w1, #0xff
  40d4e8:	mov	x1, x19
  40d4ec:	bl	40bb10 <ferror@plt+0x94e0>
  40d4f0:	b	40d4fc <ferror@plt+0xaecc>
  40d4f4:	ldr	x0, [sp, #56]
  40d4f8:	bl	4117a8 <ferror@plt+0xf178>
  40d4fc:	mov	x1, #0x0                   	// #0
  40d500:	mov	x2, x20
  40d504:	mov	x0, x19
  40d508:	bl	40bb20 <ferror@plt+0x94f0>
  40d50c:	mov	w1, w21
  40d510:	tst	w0, #0xff
  40d514:	b.ne	40d4f4 <ferror@plt+0xaec4>  // b.any
  40d518:	ldp	x19, x20, [sp, #16]
  40d51c:	ldr	x21, [sp, #32]
  40d520:	ldp	x29, x30, [sp], #80
  40d524:	ret
  40d528:	stp	x29, x30, [sp, #-80]!
  40d52c:	mov	x29, sp
  40d530:	ldr	x0, [x0, #48]
  40d534:	stp	x19, x20, [sp, #16]
  40d538:	add	x19, sp, #0x40
  40d53c:	add	x20, sp, #0x38
  40d540:	str	x21, [sp, #32]
  40d544:	and	w21, w1, #0xff
  40d548:	mov	x1, x19
  40d54c:	bl	40bb10 <ferror@plt+0x94e0>
  40d550:	b	40d55c <ferror@plt+0xaf2c>
  40d554:	ldr	x0, [sp, #56]
  40d558:	bl	4117d0 <ferror@plt+0xf1a0>
  40d55c:	mov	x1, #0x0                   	// #0
  40d560:	mov	x2, x20
  40d564:	mov	x0, x19
  40d568:	bl	40bb20 <ferror@plt+0x94f0>
  40d56c:	mov	w1, w21
  40d570:	tst	w0, #0xff
  40d574:	b.ne	40d554 <ferror@plt+0xaf24>  // b.any
  40d578:	ldp	x19, x20, [sp, #16]
  40d57c:	ldr	x21, [sp, #32]
  40d580:	ldp	x29, x30, [sp], #80
  40d584:	ret
  40d588:	cbz	x0, 40d5cc <ferror@plt+0xaf9c>
  40d58c:	stp	x29, x30, [sp, #-32]!
  40d590:	mov	x29, sp
  40d594:	stp	x19, x20, [sp, #16]
  40d598:	add	x19, x0, #0x38
  40d59c:	add	x20, x0, #0x58
  40d5a0:	ldr	x0, [x19]
  40d5a4:	cbz	x0, 40d5b4 <ferror@plt+0xaf84>
  40d5a8:	bl	410da8 <ferror@plt+0xe778>
  40d5ac:	str	xzr, [x19]
  40d5b0:	str	xzr, [x19, #32]
  40d5b4:	add	x19, x19, #0x8
  40d5b8:	cmp	x19, x20
  40d5bc:	b.ne	40d5a0 <ferror@plt+0xaf70>  // b.any
  40d5c0:	ldp	x19, x20, [sp, #16]
  40d5c4:	ldp	x29, x30, [sp], #32
  40d5c8:	ret
  40d5cc:	ret
  40d5d0:	stp	x29, x30, [sp, #-32]!
  40d5d4:	mov	x29, sp
  40d5d8:	str	x19, [sp, #16]
  40d5dc:	mov	x19, x0
  40d5e0:	cbz	x0, 40d5f8 <ferror@plt+0xafc8>
  40d5e4:	ldr	w1, [x0]
  40d5e8:	sub	w1, w1, #0x1
  40d5ec:	str	w1, [x0]
  40d5f0:	cmp	w1, #0x0
  40d5f4:	b.le	40d608 <ferror@plt+0xafd8>
  40d5f8:	mov	x0, x19
  40d5fc:	ldr	x19, [sp, #16]
  40d600:	ldp	x29, x30, [sp], #32
  40d604:	ret
  40d608:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d60c:	cmp	w0, #0x5
  40d610:	b.gt	40d654 <ferror@plt+0xb024>
  40d614:	mov	x0, x19
  40d618:	bl	40d588 <ferror@plt+0xaf58>
  40d61c:	ldr	x0, [x19, #48]
  40d620:	bl	40b220 <ferror@plt+0x8bf0>
  40d624:	ldr	x0, [x19, #32]
  40d628:	bl	4023e0 <free@plt>
  40d62c:	ldr	x0, [x19, #40]
  40d630:	cbz	x0, 40d638 <ferror@plt+0xb008>
  40d634:	bl	40e260 <ferror@plt+0xbc30>
  40d638:	mov	x0, x19
  40d63c:	mov	x19, #0x0                   	// #0
  40d640:	bl	4023e0 <free@plt>
  40d644:	mov	x0, x19
  40d648:	ldr	x19, [sp, #16]
  40d64c:	ldp	x29, x30, [sp], #32
  40d650:	ret
  40d654:	mov	x6, x19
  40d658:	mov	x0, x19
  40d65c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40d660:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d664:	add	x5, x5, #0xbc0
  40d668:	add	x4, x4, #0xc70
  40d66c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d670:	mov	w3, #0x14b                 	// #331
  40d674:	add	x2, x2, #0xa98
  40d678:	mov	w1, #0x6                   	// #6
  40d67c:	bl	40c860 <ferror@plt+0xa230>
  40d680:	b	40d614 <ferror@plt+0xafe4>
  40d684:	nop
  40d688:	cbz	x0, 40d78c <ferror@plt+0xb15c>
  40d68c:	mov	x12, #0x1050                	// #4176
  40d690:	sub	sp, sp, x12
  40d694:	stp	x29, x30, [sp]
  40d698:	mov	x29, sp
  40d69c:	stp	x19, x20, [sp, #16]
  40d6a0:	adrp	x20, 432000 <ferror@plt+0x2f9d0>
  40d6a4:	add	x19, x0, #0x58
  40d6a8:	add	x20, x20, #0xca0
  40d6ac:	stp	x21, x22, [sp, #32]
  40d6b0:	adrp	x22, 41c000 <ferror@plt+0x199d0>
  40d6b4:	mov	x21, x0
  40d6b8:	add	x22, x22, #0xa60
  40d6bc:	stp	x23, x24, [sp, #48]
  40d6c0:	add	x24, x0, #0x78
  40d6c4:	add	x23, sp, #0x50
  40d6c8:	str	x25, [sp, #64]
  40d6cc:	adrp	x25, 41c000 <ferror@plt+0x199d0>
  40d6d0:	add	x25, x25, #0xbd8
  40d6d4:	ldur	x3, [x19, #-32]
  40d6d8:	mov	x2, x22
  40d6dc:	mov	x0, x23
  40d6e0:	mov	x1, #0x1000                	// #4096
  40d6e4:	cbz	x3, 40d72c <ferror@plt+0xb0fc>
  40d6e8:	mov	x0, x21
  40d6ec:	bl	40c8f8 <ferror@plt+0xa2c8>
  40d6f0:	cmp	w0, #0x5
  40d6f4:	b.gt	40d760 <ferror@plt+0xb130>
  40d6f8:	add	x19, x19, #0x8
  40d6fc:	add	x20, x20, #0x10
  40d700:	cmp	x19, x24
  40d704:	b.ne	40d6d4 <ferror@plt+0xb0a4>  // b.any
  40d708:	mov	w0, #0x0                   	// #0
  40d70c:	mov	x12, #0x1050                	// #4176
  40d710:	ldp	x29, x30, [sp]
  40d714:	ldp	x19, x20, [sp, #16]
  40d718:	ldp	x21, x22, [sp, #32]
  40d71c:	ldp	x23, x24, [sp, #48]
  40d720:	ldr	x25, [sp, #64]
  40d724:	add	sp, sp, x12
  40d728:	ret
  40d72c:	ldr	x4, [x20]
  40d730:	ldr	x3, [x21, #32]
  40d734:	bl	402150 <snprintf@plt>
  40d738:	mov	x2, x19
  40d73c:	mov	x1, x23
  40d740:	mov	x0, x21
  40d744:	bl	410b60 <ferror@plt+0xe530>
  40d748:	stur	x0, [x19, #-32]
  40d74c:	cbnz	x0, 40d6f8 <ferror@plt+0xb0c8>
  40d750:	mov	x0, x21
  40d754:	bl	40d588 <ferror@plt+0xaf58>
  40d758:	mov	w0, #0xfffffff4            	// #-12
  40d75c:	b	40d70c <ferror@plt+0xb0dc>
  40d760:	ldr	x6, [x20]
  40d764:	mov	x5, x25
  40d768:	mov	x0, x21
  40d76c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40d770:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d774:	add	x4, x4, #0xd48
  40d778:	add	x2, x2, #0xa98
  40d77c:	mov	w3, #0x34d                 	// #845
  40d780:	mov	w1, #0x6                   	// #6
  40d784:	bl	40c860 <ferror@plt+0xa230>
  40d788:	b	40d6f8 <ferror@plt+0xb0c8>
  40d78c:	mov	w0, #0xfffffffe            	// #-2
  40d790:	ret
  40d794:	nop
  40d798:	cbz	x0, 40d87c <ferror@plt+0xb24c>
  40d79c:	cmp	w1, #0x3
  40d7a0:	b.hi	40d874 <ferror@plt+0xb244>  // b.pmore
  40d7a4:	mov	x12, #0x1030                	// #4144
  40d7a8:	sub	sp, sp, x12
  40d7ac:	mov	x3, x0
  40d7b0:	add	x0, x0, w1, uxtw #3
  40d7b4:	mov	w1, w1
  40d7b8:	stp	x29, x30, [sp]
  40d7bc:	mov	x29, sp
  40d7c0:	ldr	x0, [x0, #56]
  40d7c4:	stp	x19, x20, [sp, #16]
  40d7c8:	mov	w19, w2
  40d7cc:	cbz	x0, 40d800 <ferror@plt+0xb1d0>
  40d7d0:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  40d7d4:	add	x3, x3, #0xca0
  40d7d8:	add	x3, x3, x1, lsl #4
  40d7dc:	mov	w1, w2
  40d7e0:	ldr	x2, [x3, #8]
  40d7e4:	bl	410dd8 <ferror@plt+0xe7a8>
  40d7e8:	mov	w0, #0x0                   	// #0
  40d7ec:	mov	x12, #0x1030                	// #4144
  40d7f0:	ldp	x29, x30, [sp]
  40d7f4:	ldp	x19, x20, [sp, #16]
  40d7f8:	add	sp, sp, x12
  40d7fc:	ret
  40d800:	lsl	x5, x1, #4
  40d804:	adrp	x6, 432000 <ferror@plt+0x2f9d0>
  40d808:	add	x6, x6, #0xca0
  40d80c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40d810:	ldr	x3, [x3, #32]
  40d814:	add	x2, x2, #0xa60
  40d818:	ldr	x4, [x6, x5]
  40d81c:	mov	x1, #0x1000                	// #4096
  40d820:	str	x21, [sp, #32]
  40d824:	add	x21, sp, #0x30
  40d828:	add	x20, x6, x5
  40d82c:	mov	x0, x21
  40d830:	bl	402150 <snprintf@plt>
  40d834:	mov	x0, x21
  40d838:	bl	4102d0 <ferror@plt+0xdca0>
  40d83c:	mov	x21, x0
  40d840:	cbz	x0, 40d884 <ferror@plt+0xb254>
  40d844:	ldr	x2, [x20, #8]
  40d848:	mov	w1, w19
  40d84c:	bl	410400 <ferror@plt+0xddd0>
  40d850:	mov	x0, x21
  40d854:	bl	4103d8 <ferror@plt+0xdda8>
  40d858:	mov	w0, #0x0                   	// #0
  40d85c:	mov	x12, #0x1030                	// #4144
  40d860:	ldp	x29, x30, [sp]
  40d864:	ldp	x19, x20, [sp, #16]
  40d868:	ldr	x21, [sp, #32]
  40d86c:	add	sp, sp, x12
  40d870:	ret
  40d874:	mov	w0, #0xfffffffe            	// #-2
  40d878:	ret
  40d87c:	mov	w0, #0xffffffda            	// #-38
  40d880:	ret
  40d884:	mov	w0, #0xffffffda            	// #-38
  40d888:	ldr	x21, [sp, #32]
  40d88c:	b	40d7ec <ferror@plt+0xb1bc>
  40d890:	ldr	x0, [x0, #40]
  40d894:	ret
  40d898:	stp	x29, x30, [sp, #-32]!
  40d89c:	mov	x29, sp
  40d8a0:	stp	x19, x20, [sp, #16]
  40d8a4:	mov	x19, x0
  40d8a8:	mov	x20, x1
  40d8ac:	mov	x0, #0x18                  	// #24
  40d8b0:	bl	4021a0 <malloc@plt>
  40d8b4:	cbz	x0, 40d8d8 <ferror@plt+0xb2a8>
  40d8b8:	str	x20, [x0, #16]
  40d8bc:	cbz	x19, 40d8e4 <ferror@plt+0xb2b4>
  40d8c0:	ldr	x1, [x19, #8]
  40d8c4:	str	x1, [x0, #8]
  40d8c8:	str	x0, [x1]
  40d8cc:	str	x19, [x0]
  40d8d0:	str	x0, [x19, #8]
  40d8d4:	mov	x0, x19
  40d8d8:	ldp	x19, x20, [sp, #16]
  40d8dc:	ldp	x29, x30, [sp], #32
  40d8e0:	ret
  40d8e4:	dup	v0.2d, x0
  40d8e8:	ldp	x19, x20, [sp, #16]
  40d8ec:	str	q0, [x0]
  40d8f0:	ldp	x29, x30, [sp], #32
  40d8f4:	ret
  40d8f8:	stp	x29, x30, [sp, #-32]!
  40d8fc:	mov	x29, sp
  40d900:	stp	x19, x20, [sp, #16]
  40d904:	mov	x20, x1
  40d908:	cbz	x0, 40d93c <ferror@plt+0xb30c>
  40d90c:	mov	x19, x0
  40d910:	mov	x0, #0x18                  	// #24
  40d914:	bl	4021a0 <malloc@plt>
  40d918:	cbz	x0, 40d930 <ferror@plt+0xb300>
  40d91c:	ldr	x1, [x19, #8]
  40d920:	stp	x19, x1, [x0]
  40d924:	str	x20, [x0, #16]
  40d928:	str	x0, [x1]
  40d92c:	str	x0, [x19, #8]
  40d930:	ldp	x19, x20, [sp, #16]
  40d934:	ldp	x29, x30, [sp], #32
  40d938:	ret
  40d93c:	mov	x0, #0x18                  	// #24
  40d940:	bl	4021a0 <malloc@plt>
  40d944:	cbz	x0, 40d930 <ferror@plt+0xb300>
  40d948:	dup	v0.2d, x0
  40d94c:	str	x20, [x0, #16]
  40d950:	ldp	x19, x20, [sp, #16]
  40d954:	str	q0, [x0]
  40d958:	ldp	x29, x30, [sp], #32
  40d95c:	ret
  40d960:	cbz	x0, 40d984 <ferror@plt+0xb354>
  40d964:	cbz	x1, 40d980 <ferror@plt+0xb350>
  40d968:	ldr	x3, [x0, #8]
  40d96c:	ldr	x4, [x1, #8]
  40d970:	str	x1, [x3]
  40d974:	str	x0, [x4]
  40d978:	str	x4, [x0, #8]
  40d97c:	str	x3, [x1, #8]
  40d980:	ret
  40d984:	mov	x0, x1
  40d988:	ret
  40d98c:	nop
  40d990:	stp	x29, x30, [sp, #-32]!
  40d994:	mov	x29, sp
  40d998:	stp	x19, x20, [sp, #16]
  40d99c:	mov	x19, x0
  40d9a0:	mov	x20, x1
  40d9a4:	mov	x0, #0x18                  	// #24
  40d9a8:	bl	4021a0 <malloc@plt>
  40d9ac:	cbz	x0, 40d9cc <ferror@plt+0xb39c>
  40d9b0:	str	x20, [x0, #16]
  40d9b4:	cbz	x19, 40d9d8 <ferror@plt+0xb3a8>
  40d9b8:	ldr	x1, [x19, #8]
  40d9bc:	str	x1, [x0, #8]
  40d9c0:	str	x0, [x1]
  40d9c4:	str	x19, [x0]
  40d9c8:	str	x0, [x19, #8]
  40d9cc:	ldp	x19, x20, [sp, #16]
  40d9d0:	ldp	x29, x30, [sp], #32
  40d9d4:	ret
  40d9d8:	dup	v0.2d, x0
  40d9dc:	ldp	x19, x20, [sp, #16]
  40d9e0:	str	q0, [x0]
  40d9e4:	ldp	x29, x30, [sp], #32
  40d9e8:	ret
  40d9ec:	nop
  40d9f0:	stp	x29, x30, [sp, #-32]!
  40d9f4:	mov	x29, sp
  40d9f8:	str	x19, [sp, #16]
  40d9fc:	cbz	x0, 40da40 <ferror@plt+0xb410>
  40da00:	ldr	x2, [x0, #8]
  40da04:	cmp	x0, x2
  40da08:	b.eq	40da38 <ferror@plt+0xb408>  // b.none
  40da0c:	ldr	x1, [x0]
  40da10:	cmp	x0, x1
  40da14:	b.eq	40da38 <ferror@plt+0xb408>  // b.none
  40da18:	mov	x19, x1
  40da1c:	str	x1, [x2]
  40da20:	str	x2, [x1, #8]
  40da24:	bl	4023e0 <free@plt>
  40da28:	mov	x0, x19
  40da2c:	ldr	x19, [sp, #16]
  40da30:	ldp	x29, x30, [sp], #32
  40da34:	ret
  40da38:	mov	x19, #0x0                   	// #0
  40da3c:	b	40da24 <ferror@plt+0xb3f4>
  40da40:	mov	x19, #0x0                   	// #0
  40da44:	b	40da28 <ferror@plt+0xb3f8>
  40da48:	cmp	x0, #0x0
  40da4c:	ccmp	x0, x1, #0x4, ne  // ne = any
  40da50:	mov	x0, #0x0                   	// #0
  40da54:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40da58:	b.eq	40da60 <ferror@plt+0xb430>  // b.none
  40da5c:	ldr	x0, [x1, #8]
  40da60:	ret
  40da64:	nop
  40da68:	cmp	x0, #0x0
  40da6c:	mov	x2, x0
  40da70:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40da74:	b.eq	40da88 <ferror@plt+0xb458>  // b.none
  40da78:	ldr	x0, [x1]
  40da7c:	cmp	x0, x2
  40da80:	csel	x0, x0, xzr, ne  // ne = any
  40da84:	ret
  40da88:	mov	x0, #0x0                   	// #0
  40da8c:	ret
  40da90:	stp	x29, x30, [sp, #-32]!
  40da94:	mov	x29, sp
  40da98:	stp	x19, x20, [sp, #16]
  40da9c:	mov	x19, x0
  40daa0:	cbz	x0, 40daf8 <ferror@plt+0xb4c8>
  40daa4:	mov	x20, x1
  40daa8:	mov	x1, x0
  40daac:	b	40dabc <ferror@plt+0xb48c>
  40dab0:	bl	40da68 <ferror@plt+0xb438>
  40dab4:	mov	x1, x0
  40dab8:	cbz	x0, 40daf8 <ferror@plt+0xb4c8>
  40dabc:	ldr	x2, [x1, #16]
  40dac0:	mov	x0, x19
  40dac4:	cmp	x2, x20
  40dac8:	b.ne	40dab0 <ferror@plt+0xb480>  // b.any
  40dacc:	ldr	x2, [x1, #8]
  40dad0:	cmp	x1, x2
  40dad4:	b.eq	40db08 <ferror@plt+0xb4d8>  // b.none
  40dad8:	ldr	x0, [x1]
  40dadc:	cmp	x1, x0
  40dae0:	b.eq	40db08 <ferror@plt+0xb4d8>  // b.none
  40dae4:	mov	x19, x0
  40dae8:	str	x0, [x2]
  40daec:	str	x2, [x0, #8]
  40daf0:	mov	x0, x1
  40daf4:	bl	4023e0 <free@plt>
  40daf8:	mov	x0, x19
  40dafc:	ldp	x19, x20, [sp, #16]
  40db00:	ldp	x29, x30, [sp], #32
  40db04:	ret
  40db08:	mov	x19, #0x0                   	// #0
  40db0c:	b	40daf0 <ferror@plt+0xb4c0>
  40db10:	cbz	x0, 40db1c <ferror@plt+0xb4ec>
  40db14:	ldr	x0, [x0, #8]
  40db18:	ret
  40db1c:	mov	x0, #0x0                   	// #0
  40db20:	ret
  40db24:	nop
  40db28:	stp	x29, x30, [sp, #-48]!
  40db2c:	mov	x29, sp
  40db30:	stp	x19, x20, [sp, #16]
  40db34:	mov	x20, x0
  40db38:	cbz	w1, 40db8c <ferror@plt+0xb55c>
  40db3c:	str	x21, [sp, #32]
  40db40:	mov	w21, w1
  40db44:	mov	w19, #0x0                   	// #0
  40db48:	mov	x0, x20
  40db4c:	bl	40db10 <ferror@plt+0xb4e0>
  40db50:	cbz	x0, 40dba4 <ferror@plt+0xb574>
  40db54:	ldr	x3, [x0, #8]
  40db58:	cmp	x0, x3
  40db5c:	b.eq	40db9c <ferror@plt+0xb56c>  // b.none
  40db60:	ldr	x2, [x0]
  40db64:	cmp	x0, x2
  40db68:	b.eq	40db9c <ferror@plt+0xb56c>  // b.none
  40db6c:	mov	x20, x2
  40db70:	str	x2, [x3]
  40db74:	str	x3, [x2, #8]
  40db78:	bl	4023e0 <free@plt>
  40db7c:	add	w19, w19, #0x1
  40db80:	cmp	w21, w19
  40db84:	b.ne	40db48 <ferror@plt+0xb518>  // b.any
  40db88:	ldr	x21, [sp, #32]
  40db8c:	mov	x0, x20
  40db90:	ldp	x19, x20, [sp, #16]
  40db94:	ldp	x29, x30, [sp], #48
  40db98:	ret
  40db9c:	mov	x20, #0x0                   	// #0
  40dba0:	b	40db78 <ferror@plt+0xb548>
  40dba4:	mov	x20, #0x0                   	// #0
  40dba8:	b	40db7c <ferror@plt+0xb54c>
  40dbac:	nop
  40dbb0:	ldr	x0, [x0, #16]
  40dbb4:	ret
  40dbb8:	ldr	x0, [x0, #16]
  40dbbc:	ldr	x0, [x0]
  40dbc0:	ret
  40dbc4:	nop
  40dbc8:	ldr	x0, [x0, #16]
  40dbcc:	add	x0, x0, #0x8
  40dbd0:	ret
  40dbd4:	nop
  40dbd8:	ldr	x0, [x0, #16]
  40dbdc:	ldr	x0, [x0]
  40dbe0:	ret
  40dbe4:	nop
  40dbe8:	ldr	x0, [x0, #16]
  40dbec:	add	x0, x0, #0x8
  40dbf0:	ret
  40dbf4:	nop
  40dbf8:	ldr	x0, [x0, #16]
  40dbfc:	ldr	x0, [x0]
  40dc00:	ret
  40dc04:	nop
  40dc08:	ldr	x0, [x0, #16]
  40dc0c:	add	x0, x0, #0x8
  40dc10:	ret
  40dc14:	nop
  40dc18:	ldr	x0, [x0, #16]
  40dc1c:	ldr	x0, [x0]
  40dc20:	ret
  40dc24:	nop
  40dc28:	stp	x29, x30, [sp, #-64]!
  40dc2c:	mov	x29, sp
  40dc30:	str	x23, [sp, #48]
  40dc34:	ldr	x23, [x0, #16]
  40dc38:	stp	x19, x20, [sp, #16]
  40dc3c:	stp	x21, x22, [sp, #32]
  40dc40:	ldr	w0, [x23, #24]
  40dc44:	cbz	w0, 40dcd8 <ferror@plt+0xb6a8>
  40dc48:	ldr	x20, [x23, #8]
  40dc4c:	sub	w0, w0, #0x1
  40dc50:	ldr	x19, [x20, x0, lsl #3]
  40dc54:	mov	x0, x19
  40dc58:	bl	402020 <strlen@plt>
  40dc5c:	ldr	x21, [x20]
  40dc60:	add	x2, x19, x0
  40dc64:	sub	x21, x2, x21
  40dc68:	add	x20, x21, #0x6
  40dc6c:	ldr	w0, [x23, #28]
  40dc70:	mov	x19, #0x0                   	// #0
  40dc74:	cbz	w0, 40dca0 <ferror@plt+0xb670>
  40dc78:	ldr	x22, [x23, #16]
  40dc7c:	sub	w0, w0, #0x1
  40dc80:	add	x20, x20, #0x6
  40dc84:	ldr	x19, [x22, x0, lsl #3]
  40dc88:	mov	x0, x19
  40dc8c:	bl	402020 <strlen@plt>
  40dc90:	ldr	x1, [x22]
  40dc94:	add	x19, x19, x0
  40dc98:	sub	x19, x19, x1
  40dc9c:	add	x20, x19, x20
  40dca0:	mov	x0, x20
  40dca4:	bl	4021a0 <malloc@plt>
  40dca8:	mov	x22, x0
  40dcac:	cbz	x0, 40dcc0 <ferror@plt+0xb690>
  40dcb0:	mov	x20, x0
  40dcb4:	cbnz	x21, 40dd58 <ferror@plt+0xb728>
  40dcb8:	cbnz	x19, 40dce4 <ferror@plt+0xb6b4>
  40dcbc:	strb	wzr, [x20]
  40dcc0:	mov	x0, x22
  40dcc4:	ldp	x19, x20, [sp, #16]
  40dcc8:	ldp	x21, x22, [sp, #32]
  40dccc:	ldr	x23, [sp, #48]
  40dcd0:	ldp	x29, x30, [sp], #64
  40dcd4:	ret
  40dcd8:	mov	x21, #0x0                   	// #0
  40dcdc:	mov	x20, #0x1                   	// #1
  40dce0:	b	40dc6c <ferror@plt+0xb63c>
  40dce4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40dce8:	add	x1, x1, #0xd68
  40dcec:	add	x3, x20, #0x6
  40dcf0:	add	x2, x19, #0x1
  40dcf4:	mov	x0, x3
  40dcf8:	ldr	w4, [x1]
  40dcfc:	ldrh	w1, [x1, #4]
  40dd00:	str	w4, [x20]
  40dd04:	strh	w1, [x20, #4]
  40dd08:	ldr	x1, [x23, #16]
  40dd0c:	ldr	x1, [x1]
  40dd10:	bl	401fe0 <memcpy@plt>
  40dd14:	add	x19, x0, x19
  40dd18:	mov	x3, x0
  40dd1c:	cmp	x0, x19
  40dd20:	b.cs	40ddcc <ferror@plt+0xb79c>  // b.hs, b.nlast
  40dd24:	mov	x1, x0
  40dd28:	mov	w2, #0x20                  	// #32
  40dd2c:	nop
  40dd30:	ldrb	w0, [x1]
  40dd34:	cbnz	w0, 40dd3c <ferror@plt+0xb70c>
  40dd38:	strb	w2, [x1]
  40dd3c:	add	x1, x1, #0x1
  40dd40:	cmp	x1, x19
  40dd44:	b.ne	40dd30 <ferror@plt+0xb700>  // b.any
  40dd48:	sub	x1, x1, x20
  40dd4c:	sub	x1, x1, #0x6
  40dd50:	add	x20, x3, x1
  40dd54:	b	40dcbc <ferror@plt+0xb68c>
  40dd58:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40dd5c:	add	x1, x1, #0xd60
  40dd60:	add	x20, x0, #0x5
  40dd64:	add	x2, x21, #0x1
  40dd68:	mov	x0, x20
  40dd6c:	ldr	w3, [x1]
  40dd70:	ldrb	w1, [x1, #4]
  40dd74:	str	w3, [x22]
  40dd78:	strb	w1, [x22, #4]
  40dd7c:	ldr	x1, [x23, #8]
  40dd80:	ldr	x1, [x1]
  40dd84:	bl	401fe0 <memcpy@plt>
  40dd88:	add	x2, x20, x21
  40dd8c:	cmp	x20, x2
  40dd90:	b.cs	40dcb8 <ferror@plt+0xb688>  // b.hs, b.nlast
  40dd94:	mov	x1, x20
  40dd98:	mov	w3, #0x20                  	// #32
  40dd9c:	nop
  40dda0:	ldrb	w0, [x1]
  40dda4:	cbnz	w0, 40ddac <ferror@plt+0xb77c>
  40dda8:	strb	w3, [x1]
  40ddac:	add	x1, x1, #0x1
  40ddb0:	cmp	x1, x2
  40ddb4:	b.ne	40dda0 <ferror@plt+0xb770>  // b.any
  40ddb8:	sub	x1, x1, x22
  40ddbc:	sub	x1, x1, #0x5
  40ddc0:	add	x20, x20, x1
  40ddc4:	cbz	x19, 40dcbc <ferror@plt+0xb68c>
  40ddc8:	b	40dce4 <ferror@plt+0xb6b4>
  40ddcc:	mov	x20, x0
  40ddd0:	b	40dcbc <ferror@plt+0xb68c>
  40ddd4:	nop
  40ddd8:	stp	x29, x30, [sp, #-80]!
  40dddc:	mov	x29, sp
  40dde0:	stp	x19, x20, [sp, #16]
  40dde4:	stp	x21, x22, [sp, #32]
  40dde8:	mov	x21, x1
  40ddec:	stp	x23, x24, [sp, #48]
  40ddf0:	mov	x23, x2
  40ddf4:	mov	x24, x0
  40ddf8:	str	x25, [sp, #64]
  40ddfc:	bl	402020 <strlen@plt>
  40de00:	mov	x19, x0
  40de04:	mov	x0, x21
  40de08:	add	x25, x19, #0x1
  40de0c:	bl	402020 <strlen@plt>
  40de10:	add	x22, x0, #0x1
  40de14:	add	x0, x25, x22
  40de18:	add	x0, x0, #0x8
  40de1c:	bl	4021a0 <malloc@plt>
  40de20:	mov	x20, x0
  40de24:	cbz	x0, 40de90 <ferror@plt+0xb860>
  40de28:	add	x19, x19, #0x9
  40de2c:	mov	x2, x25
  40de30:	add	x19, x0, x19
  40de34:	str	x19, [x0], #8
  40de38:	mov	x1, x24
  40de3c:	bl	401fe0 <memcpy@plt>
  40de40:	mov	x1, x21
  40de44:	mov	x2, x22
  40de48:	mov	x0, x19
  40de4c:	bl	401fe0 <memcpy@plt>
  40de50:	ldr	x0, [x23]
  40de54:	mov	x1, x20
  40de58:	bl	40d898 <ferror@plt+0xb268>
  40de5c:	cbz	x0, 40de90 <ferror@plt+0xb860>
  40de60:	mov	x20, #0x0                   	// #0
  40de64:	mov	w19, #0x0                   	// #0
  40de68:	str	x0, [x23]
  40de6c:	mov	x0, x20
  40de70:	bl	4023e0 <free@plt>
  40de74:	mov	w0, w19
  40de78:	ldp	x19, x20, [sp, #16]
  40de7c:	ldp	x21, x22, [sp, #32]
  40de80:	ldp	x23, x24, [sp, #48]
  40de84:	ldr	x25, [sp, #64]
  40de88:	ldp	x29, x30, [sp], #80
  40de8c:	ret
  40de90:	mov	w19, #0xfffffff4            	// #-12
  40de94:	b	40de6c <ferror@plt+0xb83c>
  40de98:	stp	x29, x30, [sp, #-96]!
  40de9c:	mov	x29, sp
  40dea0:	stp	x19, x20, [sp, #16]
  40dea4:	mov	x20, x2
  40dea8:	stp	x21, x22, [sp, #32]
  40deac:	stp	x23, x24, [sp, #48]
  40deb0:	mov	x23, x0
  40deb4:	mov	x24, x1
  40deb8:	str	x25, [sp, #64]
  40debc:	mov	w25, #0x0                   	// #0
  40dec0:	cbz	x2, 40df80 <ferror@plt+0xb950>
  40dec4:	ldr	x21, [x23]
  40dec8:	mov	w3, #0xffffffff            	// #-1
  40decc:	mov	x19, x21
  40ded0:	mov	x0, x20
  40ded4:	cbz	x19, 40df94 <ferror@plt+0xb964>
  40ded8:	ldr	x1, [x19, #16]
  40dedc:	add	x1, x1, #0x9
  40dee0:	bl	402370 <strcmp@plt>
  40dee4:	mov	w3, w0
  40dee8:	cmp	w0, #0x0
  40deec:	b.le	40df94 <ferror@plt+0xb964>
  40def0:	ldr	x19, [x19]
  40def4:	cmp	x19, x21
  40def8:	b.ne	40ded0 <ferror@plt+0xb8a0>  // b.any
  40defc:	mov	x0, x20
  40df00:	bl	402020 <strlen@plt>
  40df04:	mov	x19, x0
  40df08:	add	x0, x0, #0x11
  40df0c:	bl	4021a0 <malloc@plt>
  40df10:	mov	x22, x0
  40df14:	cbnz	x0, 40df34 <ferror@plt+0xb904>
  40df18:	mov	w0, #0xfffffff4            	// #-12
  40df1c:	ldp	x19, x20, [sp, #16]
  40df20:	ldp	x21, x22, [sp, #32]
  40df24:	ldp	x23, x24, [sp, #48]
  40df28:	ldr	x25, [sp, #64]
  40df2c:	ldp	x29, x30, [sp], #96
  40df30:	ret
  40df34:	add	x2, x19, #0x1
  40df38:	mov	x1, x20
  40df3c:	add	x0, x22, #0x9
  40df40:	bl	401fe0 <memcpy@plt>
  40df44:	str	x24, [x22]
  40df48:	strb	w25, [x22, #8]
  40df4c:	mov	x1, x22
  40df50:	mov	x0, x21
  40df54:	bl	40d898 <ferror@plt+0xb268>
  40df58:	mov	x1, x0
  40df5c:	cbz	x0, 40e02c <ferror@plt+0xb9fc>
  40df60:	str	x1, [x23]
  40df64:	mov	w0, #0x0                   	// #0
  40df68:	ldp	x19, x20, [sp, #16]
  40df6c:	ldp	x21, x22, [sp, #32]
  40df70:	ldp	x23, x24, [sp, #48]
  40df74:	ldr	x25, [sp, #64]
  40df78:	ldp	x29, x30, [sp], #96
  40df7c:	ret
  40df80:	mov	x0, x1
  40df84:	mov	w25, #0x1                   	// #1
  40df88:	bl	402380 <basename@plt>
  40df8c:	mov	x20, x0
  40df90:	b	40dec4 <ferror@plt+0xb894>
  40df94:	mov	w0, #0xffffffef            	// #-17
  40df98:	cbz	w3, 40df1c <ferror@plt+0xb8ec>
  40df9c:	mov	x0, x20
  40dfa0:	bl	402020 <strlen@plt>
  40dfa4:	mov	x2, x0
  40dfa8:	add	x0, x0, #0x11
  40dfac:	str	x2, [sp, #88]
  40dfb0:	bl	4021a0 <malloc@plt>
  40dfb4:	mov	x22, x0
  40dfb8:	ldr	x2, [sp, #88]
  40dfbc:	cbz	x0, 40df18 <ferror@plt+0xb8e8>
  40dfc0:	add	x2, x2, #0x1
  40dfc4:	mov	x1, x20
  40dfc8:	add	x0, x0, #0x9
  40dfcc:	bl	401fe0 <memcpy@plt>
  40dfd0:	str	x24, [x22]
  40dfd4:	strb	w25, [x22, #8]
  40dfd8:	cbz	x19, 40df4c <ferror@plt+0xb91c>
  40dfdc:	mov	x1, x22
  40dfe0:	mov	x0, x19
  40dfe4:	cmp	x21, x19
  40dfe8:	b.eq	40e020 <ferror@plt+0xb9f0>  // b.none
  40dfec:	bl	40d8f8 <ferror@plt+0xb2c8>
  40dff0:	mov	x1, x0
  40dff4:	cbz	x1, 40e02c <ferror@plt+0xb9fc>
  40dff8:	ldr	x2, [x23]
  40dffc:	mov	w0, #0x0                   	// #0
  40e000:	cmp	x2, x19
  40e004:	b.eq	40df60 <ferror@plt+0xb930>  // b.none
  40e008:	ldp	x19, x20, [sp, #16]
  40e00c:	ldp	x21, x22, [sp, #32]
  40e010:	ldp	x23, x24, [sp, #48]
  40e014:	ldr	x25, [sp, #64]
  40e018:	ldp	x29, x30, [sp], #96
  40e01c:	ret
  40e020:	bl	40d990 <ferror@plt+0xb360>
  40e024:	mov	x1, x0
  40e028:	cbnz	x1, 40dff8 <ferror@plt+0xb9c8>
  40e02c:	mov	x0, x22
  40e030:	bl	4023e0 <free@plt>
  40e034:	b	40df18 <ferror@plt+0xb8e8>
  40e038:	stp	x29, x30, [sp, #-80]!
  40e03c:	mov	x29, sp
  40e040:	stp	x19, x20, [sp, #16]
  40e044:	stp	x21, x22, [sp, #32]
  40e048:	mov	x21, x2
  40e04c:	stp	x23, x24, [sp, #48]
  40e050:	mov	x23, x1
  40e054:	mov	x24, x0
  40e058:	mov	x0, x1
  40e05c:	str	x25, [sp, #64]
  40e060:	bl	402020 <strlen@plt>
  40e064:	mov	x19, x0
  40e068:	add	x25, x19, #0x1
  40e06c:	mov	x0, x21
  40e070:	bl	402020 <strlen@plt>
  40e074:	add	x22, x0, #0x1
  40e078:	add	x0, x25, x22
  40e07c:	add	x0, x0, #0x8
  40e080:	bl	4021a0 <malloc@plt>
  40e084:	mov	x20, x0
  40e088:	cbz	x0, 40e104 <ferror@plt+0xbad4>
  40e08c:	add	x19, x19, #0x9
  40e090:	mov	x2, x25
  40e094:	add	x19, x0, x19
  40e098:	str	x19, [x0], #8
  40e09c:	mov	x1, x23
  40e0a0:	bl	401fe0 <memcpy@plt>
  40e0a4:	mov	x2, x22
  40e0a8:	mov	x1, x21
  40e0ac:	mov	x0, x19
  40e0b0:	bl	401fe0 <memcpy@plt>
  40e0b4:	ldr	x0, [x20]
  40e0b8:	mov	w1, #0x9                   	// #9
  40e0bc:	mov	w2, #0x20                  	// #32
  40e0c0:	bl	40bcb8 <ferror@plt+0x9688>
  40e0c4:	ldr	x0, [x24]
  40e0c8:	mov	x1, x20
  40e0cc:	bl	40d898 <ferror@plt+0xb268>
  40e0d0:	cbz	x0, 40e104 <ferror@plt+0xbad4>
  40e0d4:	mov	x20, #0x0                   	// #0
  40e0d8:	mov	w19, #0x0                   	// #0
  40e0dc:	str	x0, [x24]
  40e0e0:	mov	x0, x20
  40e0e4:	bl	4023e0 <free@plt>
  40e0e8:	mov	w0, w19
  40e0ec:	ldp	x19, x20, [sp, #16]
  40e0f0:	ldp	x21, x22, [sp, #32]
  40e0f4:	ldp	x23, x24, [sp, #48]
  40e0f8:	ldr	x25, [sp, #64]
  40e0fc:	ldp	x29, x30, [sp], #80
  40e100:	ret
  40e104:	mov	w19, #0xfffffff4            	// #-12
  40e108:	b	40e0e0 <ferror@plt+0xbab0>
  40e10c:	nop
  40e110:	stp	x29, x30, [sp, #-64]!
  40e114:	cmp	x1, #0x0
  40e118:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40e11c:	mov	x29, sp
  40e120:	str	x3, [sp, #56]
  40e124:	b.eq	40e1bc <ferror@plt+0xbb8c>  // b.none
  40e128:	stp	x19, x20, [sp, #16]
  40e12c:	mov	x19, x1
  40e130:	mov	x20, x0
  40e134:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e138:	mov	x0, x19
  40e13c:	add	x1, x1, #0x730
  40e140:	stp	x21, x22, [sp, #32]
  40e144:	mov	x21, x2
  40e148:	bl	402370 <strcmp@plt>
  40e14c:	cbnz	w0, 40e1c4 <ferror@plt+0xbb94>
  40e150:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40e154:	mov	x0, x21
  40e158:	add	x1, x1, #0xd70
  40e15c:	mov	x2, #0xa                   	// #10
  40e160:	bl	4021c0 <strncmp@plt>
  40e164:	cbnz	w0, 40e1c4 <ferror@plt+0xbb94>
  40e168:	adrp	x21, 41c000 <ferror@plt+0x199d0>
  40e16c:	add	x22, sp, #0x38
  40e170:	add	x21, x21, #0xd80
  40e174:	b	40e1a4 <ferror@plt+0xbb74>
  40e178:	bl	402250 <strdup@plt>
  40e17c:	mov	x19, x0
  40e180:	cbz	x0, 40e19c <ferror@plt+0xbb6c>
  40e184:	mov	x1, x0
  40e188:	ldr	x0, [x20, #16]
  40e18c:	bl	40d898 <ferror@plt+0xb268>
  40e190:	cbz	x0, 40e19c <ferror@plt+0xbb6c>
  40e194:	mov	x19, #0x0                   	// #0
  40e198:	str	x0, [x20, #16]
  40e19c:	mov	x0, x19
  40e1a0:	bl	4023e0 <free@plt>
  40e1a4:	mov	x1, x21
  40e1a8:	mov	x0, x22
  40e1ac:	bl	402340 <strsep@plt>
  40e1b0:	cbnz	x0, 40e178 <ferror@plt+0xbb48>
  40e1b4:	ldp	x19, x20, [sp, #16]
  40e1b8:	ldp	x21, x22, [sp, #32]
  40e1bc:	ldp	x29, x30, [sp], #64
  40e1c0:	ret
  40e1c4:	mov	x0, x19
  40e1c8:	bl	40bd88 <ferror@plt+0x9758>
  40e1cc:	tbnz	w0, #31, 40e1f0 <ferror@plt+0xbbc0>
  40e1d0:	mov	x2, x21
  40e1d4:	mov	x1, x19
  40e1d8:	add	x0, x20, #0x18
  40e1dc:	bl	40e038 <ferror@plt+0xba08>
  40e1e0:	ldp	x19, x20, [sp, #16]
  40e1e4:	ldp	x21, x22, [sp, #32]
  40e1e8:	ldp	x29, x30, [sp], #64
  40e1ec:	ret
  40e1f0:	ldr	x0, [x20]
  40e1f4:	bl	40c8f8 <ferror@plt+0xa2c8>
  40e1f8:	cmp	w0, #0x2
  40e1fc:	b.le	40e1d0 <ferror@plt+0xbba0>
  40e200:	ldr	x0, [x20]
  40e204:	mov	x6, x19
  40e208:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40e20c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40e210:	add	x5, x5, #0xd88
  40e214:	add	x4, x4, #0xf48
  40e218:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40e21c:	mov	w3, #0x1e8                 	// #488
  40e220:	add	x2, x2, #0xdd8
  40e224:	mov	w1, #0x3                   	// #3
  40e228:	bl	40c860 <ferror@plt+0xa230>
  40e22c:	b	40e1d0 <ferror@plt+0xbba0>
  40e230:	ldr	x0, [x0, #16]
  40e234:	ldr	w2, [x0, #24]
  40e238:	ldr	x0, [x0, #8]
  40e23c:	str	w2, [x1]
  40e240:	ret
  40e244:	nop
  40e248:	ldr	x0, [x0, #16]
  40e24c:	ldr	w2, [x0, #28]
  40e250:	ldr	x0, [x0, #16]
  40e254:	str	w2, [x1]
  40e258:	ret
  40e25c:	nop
  40e260:	stp	x29, x30, [sp, #-32]!
  40e264:	mov	x29, sp
  40e268:	stp	x19, x20, [sp, #16]
  40e26c:	mov	x19, x0
  40e270:	ldr	x20, [x0, #8]
  40e274:	cbz	x20, 40e294 <ferror@plt+0xbc64>
  40e278:	ldr	x0, [x20, #16]
  40e27c:	bl	4023e0 <free@plt>
  40e280:	mov	x0, x20
  40e284:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e288:	str	x0, [x19, #8]
  40e28c:	mov	x20, x0
  40e290:	cbnz	x0, 40e278 <ferror@plt+0xbc48>
  40e294:	ldr	x20, [x19, #16]
  40e298:	cbz	x20, 40e2bc <ferror@plt+0xbc8c>
  40e29c:	nop
  40e2a0:	ldr	x0, [x20, #16]
  40e2a4:	bl	4023e0 <free@plt>
  40e2a8:	mov	x0, x20
  40e2ac:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e2b0:	str	x0, [x19, #16]
  40e2b4:	mov	x20, x0
  40e2b8:	cbnz	x0, 40e2a0 <ferror@plt+0xbc70>
  40e2bc:	ldr	x20, [x19, #24]
  40e2c0:	cbz	x20, 40e2e4 <ferror@plt+0xbcb4>
  40e2c4:	nop
  40e2c8:	ldr	x0, [x20, #16]
  40e2cc:	bl	4023e0 <free@plt>
  40e2d0:	mov	x0, x20
  40e2d4:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e2d8:	str	x0, [x19, #24]
  40e2dc:	mov	x20, x0
  40e2e0:	cbnz	x0, 40e2c8 <ferror@plt+0xbc98>
  40e2e4:	ldr	x20, [x19, #40]
  40e2e8:	cbz	x20, 40e30c <ferror@plt+0xbcdc>
  40e2ec:	nop
  40e2f0:	ldr	x0, [x20, #16]
  40e2f4:	bl	4023e0 <free@plt>
  40e2f8:	mov	x0, x20
  40e2fc:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e300:	str	x0, [x19, #40]
  40e304:	mov	x20, x0
  40e308:	cbnz	x0, 40e2f0 <ferror@plt+0xbcc0>
  40e30c:	ldr	x20, [x19, #32]
  40e310:	cbz	x20, 40e334 <ferror@plt+0xbd04>
  40e314:	nop
  40e318:	ldr	x0, [x20, #16]
  40e31c:	bl	4023e0 <free@plt>
  40e320:	mov	x0, x20
  40e324:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e328:	str	x0, [x19, #32]
  40e32c:	mov	x20, x0
  40e330:	cbnz	x0, 40e318 <ferror@plt+0xbce8>
  40e334:	ldr	x20, [x19, #48]
  40e338:	cbz	x20, 40e35c <ferror@plt+0xbd2c>
  40e33c:	nop
  40e340:	ldr	x0, [x20, #16]
  40e344:	bl	4023e0 <free@plt>
  40e348:	mov	x0, x20
  40e34c:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e350:	str	x0, [x19, #48]
  40e354:	mov	x20, x0
  40e358:	cbnz	x0, 40e340 <ferror@plt+0xbd10>
  40e35c:	ldr	x0, [x19, #56]
  40e360:	cbz	x0, 40e380 <ferror@plt+0xbd50>
  40e364:	nop
  40e368:	ldr	x0, [x0, #16]
  40e36c:	bl	4023e0 <free@plt>
  40e370:	ldr	x0, [x19, #56]
  40e374:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e378:	str	x0, [x19, #56]
  40e37c:	cbnz	x0, 40e368 <ferror@plt+0xbd38>
  40e380:	mov	x0, x19
  40e384:	ldp	x19, x20, [sp, #16]
  40e388:	ldp	x29, x30, [sp], #32
  40e38c:	b	4023e0 <free@plt>
  40e390:	mov	x12, #0x1170                	// #4464
  40e394:	sub	sp, sp, x12
  40e398:	stp	x29, x30, [sp, #16]
  40e39c:	add	x29, sp, #0x10
  40e3a0:	stp	x23, x24, [sp, #64]
  40e3a4:	mov	x23, x2
  40e3a8:	stp	x19, x20, [sp, #32]
  40e3ac:	stp	x21, x22, [sp, #48]
  40e3b0:	stp	x25, x26, [sp, #80]
  40e3b4:	stp	x27, x28, [sp, #96]
  40e3b8:	add	x27, sp, #0xe8
  40e3bc:	stp	x0, x1, [sp, #136]
  40e3c0:	str	xzr, [sp, #232]
  40e3c4:	bl	40c8d8 <ferror@plt+0xa2a8>
  40e3c8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e3cc:	mov	x1, x0
  40e3d0:	add	x2, x2, #0xf38
  40e3d4:	mov	x0, x27
  40e3d8:	bl	40de98 <ferror@plt+0xb868>
  40e3dc:	ldr	x20, [x23]
  40e3e0:	cbz	x20, 40f114 <ferror@plt+0xcae4>
  40e3e4:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  40e3e8:	add	x23, x23, #0x8
  40e3ec:	add	x25, sp, #0xf0
  40e3f0:	add	x26, x26, #0x7f8
  40e3f4:	add	x28, sp, #0x170
  40e3f8:	mov	x22, #0x0                   	// #0
  40e3fc:	b	40e418 <ferror@plt+0xbde8>
  40e400:	bl	402580 <__errno_location@plt>
  40e404:	ldr	w0, [x0]
  40e408:	cmp	w0, #0x0
  40e40c:	b.le	40e878 <ferror@plt+0xc248>
  40e410:	ldr	x20, [x23], #8
  40e414:	cbz	x20, 40e4a4 <ferror@plt+0xbe74>
  40e418:	mov	x2, x25
  40e41c:	mov	x1, x20
  40e420:	mov	w0, #0x0                   	// #0
  40e424:	bl	4025b0 <__xstat@plt>
  40e428:	cbnz	w0, 40e400 <ferror@plt+0xbdd0>
  40e42c:	mov	x0, x25
  40e430:	bl	40c638 <ferror@plt+0xa008>
  40e434:	ldr	w1, [sp, #256]
  40e438:	str	x0, [sp, #120]
  40e43c:	and	w1, w1, #0xf000
  40e440:	cmp	w1, #0x4, lsl #12
  40e444:	b.eq	40e770 <ferror@plt+0xc140>  // b.none
  40e448:	mov	x1, x20
  40e44c:	mov	x0, x27
  40e450:	mov	x2, #0x0                   	// #0
  40e454:	bl	40de98 <ferror@plt+0xb868>
  40e458:	mov	x0, x20
  40e45c:	bl	402020 <strlen@plt>
  40e460:	add	x21, x0, #0x1
  40e464:	add	x0, x0, #0x9
  40e468:	bl	4021a0 <malloc@plt>
  40e46c:	mov	x19, x0
  40e470:	cbz	x0, 40eb68 <ferror@plt+0xc538>
  40e474:	ldr	x3, [sp, #120]
  40e478:	mov	x2, x21
  40e47c:	str	x3, [x0], #8
  40e480:	mov	x1, x20
  40e484:	bl	401fe0 <memcpy@plt>
  40e488:	mov	x1, x19
  40e48c:	mov	x0, x22
  40e490:	bl	40d898 <ferror@plt+0xb268>
  40e494:	cbz	x0, 40eb68 <ferror@plt+0xc538>
  40e498:	ldr	x20, [x23], #8
  40e49c:	mov	x22, x0
  40e4a0:	cbnz	x20, 40e418 <ferror@plt+0xbde8>
  40e4a4:	mov	x1, #0x40                  	// #64
  40e4a8:	mov	x0, #0x1                   	// #1
  40e4ac:	bl	402210 <calloc@plt>
  40e4b0:	mov	x26, x0
  40e4b4:	ldr	x1, [sp, #144]
  40e4b8:	ldr	x0, [sp, #232]
  40e4bc:	str	x26, [x1]
  40e4c0:	mov	x1, x0
  40e4c4:	cbz	x26, 40eb6c <ferror@plt+0xc53c>
  40e4c8:	ldr	x1, [sp, #136]
  40e4cc:	str	x1, [x26]
  40e4d0:	str	x22, [x26, #56]
  40e4d4:	cbnz	x0, 40e4f4 <ferror@plt+0xbec4>
  40e4d8:	b	40e664 <ferror@plt+0xc034>
  40e4dc:	mov	x0, x22
  40e4e0:	bl	4023e0 <free@plt>
  40e4e4:	ldr	x0, [sp, #232]
  40e4e8:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e4ec:	str	x0, [sp, #232]
  40e4f0:	cbz	x0, 40e664 <ferror@plt+0xc034>
  40e4f4:	ldr	x22, [x0, #16]
  40e4f8:	ldrb	w0, [x22, #8]
  40e4fc:	ldr	x25, [x22]
  40e500:	cbz	w0, 40e9f0 <ferror@plt+0xc3c0>
  40e504:	mov	x0, x25
  40e508:	mov	w1, #0x80000               	// #524288
  40e50c:	bl	4021b0 <open@plt>
  40e510:	mov	w19, w0
  40e514:	tbnz	w0, #31, 40e4dc <ferror@plt+0xbeac>
  40e518:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40e51c:	add	x24, sp, #0xe4
  40e520:	add	x1, x1, #0x470
  40e524:	add	x23, sp, #0xf0
  40e528:	str	wzr, [sp, #228]
  40e52c:	ldr	x28, [x26]
  40e530:	bl	4021f0 <fdopen@plt>
  40e534:	mov	x21, x0
  40e538:	cbz	x0, 40ef50 <ferror@plt+0xc920>
  40e53c:	mov	x1, x24
  40e540:	mov	x0, x21
  40e544:	bl	40c1d0 <ferror@plt+0x9ba0>
  40e548:	mov	x19, x0
  40e54c:	cbz	x0, 40e644 <ferror@plt+0xc014>
  40e550:	ldrb	w1, [x19]
  40e554:	cmp	w1, #0x23
  40e558:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40e55c:	b.eq	40e628 <ferror@plt+0xbff8>  // b.none
  40e560:	adrp	x27, 41b000 <ferror@plt+0x189d0>
  40e564:	add	x27, x27, #0x880
  40e568:	mov	x1, x27
  40e56c:	mov	x2, x23
  40e570:	bl	402180 <strtok_r@plt>
  40e574:	mov	x20, x0
  40e578:	cbz	x0, 40e628 <ferror@plt+0xbff8>
  40e57c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e580:	add	x1, x1, #0x780
  40e584:	bl	402370 <strcmp@plt>
  40e588:	cbz	w0, 40e880 <ferror@plt+0xc250>
  40e58c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e590:	mov	x0, x20
  40e594:	add	x1, x1, #0x708
  40e598:	bl	402370 <strcmp@plt>
  40e59c:	cbz	w0, 40ea60 <ferror@plt+0xc430>
  40e5a0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e5a4:	mov	x0, x20
  40e5a8:	add	x1, x1, #0x728
  40e5ac:	bl	402370 <strcmp@plt>
  40e5b0:	cbz	w0, 40eaa8 <ferror@plt+0xc478>
  40e5b4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e5b8:	mov	x0, x20
  40e5bc:	add	x1, x1, #0x718
  40e5c0:	bl	402370 <strcmp@plt>
  40e5c4:	cbz	w0, 40eb08 <ferror@plt+0xc4d8>
  40e5c8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e5cc:	mov	x0, x20
  40e5d0:	add	x1, x1, #0x720
  40e5d4:	bl	402370 <strcmp@plt>
  40e5d8:	cbz	w0, 40e954 <ferror@plt+0xc324>
  40e5dc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e5e0:	mov	x0, x20
  40e5e4:	add	x1, x1, #0xf40
  40e5e8:	bl	402370 <strcmp@plt>
  40e5ec:	cbz	w0, 40ebf4 <ferror@plt+0xc5c4>
  40e5f0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e5f4:	mov	x0, x20
  40e5f8:	add	x1, x1, #0x970
  40e5fc:	bl	402370 <strcmp@plt>
  40e600:	cbz	w0, 40e618 <ferror@plt+0xbfe8>
  40e604:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e608:	mov	x0, x20
  40e60c:	add	x1, x1, #0x870
  40e610:	bl	402370 <strcmp@plt>
  40e614:	cbnz	w0, 40e9a0 <ferror@plt+0xc370>
  40e618:	mov	x0, x28
  40e61c:	bl	40c8f8 <ferror@plt+0xa2c8>
  40e620:	cmp	w0, #0x2
  40e624:	b.gt	40ee74 <ferror@plt+0xc844>
  40e628:	mov	x0, x19
  40e62c:	bl	4023e0 <free@plt>
  40e630:	mov	x1, x24
  40e634:	mov	x0, x21
  40e638:	bl	40c1d0 <ferror@plt+0x9ba0>
  40e63c:	mov	x19, x0
  40e640:	cbnz	x0, 40e550 <ferror@plt+0xbf20>
  40e644:	mov	x0, x21
  40e648:	bl	402160 <fclose@plt>
  40e64c:	mov	x0, x22
  40e650:	bl	4023e0 <free@plt>
  40e654:	ldr	x0, [sp, #232]
  40e658:	bl	40d9f0 <ferror@plt+0xb3c0>
  40e65c:	str	x0, [sp, #232]
  40e660:	cbnz	x0, 40e4f4 <ferror@plt+0xbec4>
  40e664:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40e668:	mov	w1, #0x80000               	// #524288
  40e66c:	add	x0, x0, #0xe18
  40e670:	bl	4021b0 <open@plt>
  40e674:	mov	w19, w0
  40e678:	tbnz	w0, #31, 40e748 <ferror@plt+0xc118>
  40e67c:	add	x20, sp, #0x170
  40e680:	mov	x2, #0x1000                	// #4096
  40e684:	mov	x1, x20
  40e688:	bl	40bfb0 <ferror@plt+0x9980>
  40e68c:	mov	x1, x0
  40e690:	mov	w0, w19
  40e694:	mov	x19, x1
  40e698:	bl	402280 <close@plt>
  40e69c:	tbnz	w19, #31, 40f0c8 <ferror@plt+0xca98>
  40e6a0:	ldrb	w0, [sp, #368]
  40e6a4:	cmp	w0, #0xa
  40e6a8:	cset	w21, ne  // ne = any
  40e6ac:	cmp	w0, #0x0
  40e6b0:	csel	w21, w21, wzr, ne  // ne = any
  40e6b4:	cbz	w21, 40eeb0 <ferror@plt+0xc880>
  40e6b8:	mov	x1, x20
  40e6bc:	mov	x19, x20
  40e6c0:	mov	w4, w21
  40e6c4:	mov	x3, #0x0                   	// #0
  40e6c8:	mov	x2, #0x0                   	// #0
  40e6cc:	mov	w20, #0x0                   	// #0
  40e6d0:	b	40e700 <ferror@plt+0xc0d0>
  40e6d4:	cbnz	w20, 40e6f0 <ferror@plt+0xc0c0>
  40e6d8:	cmp	w0, #0x2e
  40e6dc:	b.eq	40ebc8 <ferror@plt+0xc598>  // b.none
  40e6e0:	cmp	w0, #0x3d
  40e6e4:	b.eq	40ebb8 <ferror@plt+0xc588>  // b.none
  40e6e8:	cmp	w0, #0x20
  40e6ec:	b.eq	40ebd8 <ferror@plt+0xc5a8>  // b.none
  40e6f0:	ldrb	w0, [x19]
  40e6f4:	cmp	w0, #0x0
  40e6f8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40e6fc:	b.eq	40e740 <ferror@plt+0xc110>  // b.none
  40e700:	add	x19, x19, #0x1
  40e704:	cmp	w0, #0x22
  40e708:	b.ne	40e6d4 <ferror@plt+0xc0a4>  // b.any
  40e70c:	cbz	w20, 40ee50 <ferror@plt+0xc820>
  40e710:	cmp	x2, #0x0
  40e714:	cset	w20, ne  // ne = any
  40e718:	cmp	x3, #0x0
  40e71c:	csel	w20, w20, wzr, ne  // ne = any
  40e720:	cbz	w20, 40e6f0 <ferror@plt+0xc0c0>
  40e724:	ldrb	w0, [x19]
  40e728:	mov	w4, w20
  40e72c:	mov	w20, #0x0                   	// #0
  40e730:	cmp	w0, #0x0
  40e734:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40e738:	b.ne	40e700 <ferror@plt+0xc0d0>  // b.any
  40e73c:	nop
  40e740:	strb	wzr, [x19]
  40e744:	cbnz	w4, 40eec0 <ferror@plt+0xc890>
  40e748:	mov	w0, #0x0                   	// #0
  40e74c:	mov	x12, #0x1170                	// #4464
  40e750:	ldp	x29, x30, [sp, #16]
  40e754:	ldp	x19, x20, [sp, #32]
  40e758:	ldp	x21, x22, [sp, #48]
  40e75c:	ldp	x23, x24, [sp, #64]
  40e760:	ldp	x25, x26, [sp, #80]
  40e764:	ldp	x27, x28, [sp, #96]
  40e768:	add	sp, sp, x12
  40e76c:	ret
  40e770:	mov	x0, x20
  40e774:	bl	4020d0 <opendir@plt>
  40e778:	mov	x21, x0
  40e77c:	cbz	x0, 40f11c <ferror@plt+0xcaec>
  40e780:	bl	402220 <readdir@plt>
  40e784:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e788:	add	x1, x1, #0x828
  40e78c:	str	x1, [sp, #128]
  40e790:	cbz	x0, 40e830 <ferror@plt+0xc200>
  40e794:	nop
  40e798:	ldrb	w1, [x0, #19]
  40e79c:	add	x19, x0, #0x13
  40e7a0:	mov	x0, x19
  40e7a4:	cmp	w1, #0x2e
  40e7a8:	b.eq	40e824 <ferror@plt+0xc1f4>  // b.none
  40e7ac:	bl	402020 <strlen@plt>
  40e7b0:	mov	x24, x0
  40e7b4:	mov	x1, x26
  40e7b8:	subs	x0, x0, #0x5
  40e7bc:	b.ls	40e824 <ferror@plt+0xc1f4>  // b.plast
  40e7c0:	add	x0, x19, x0
  40e7c4:	bl	402370 <strcmp@plt>
  40e7c8:	sub	x2, x24, #0x6
  40e7cc:	cbz	w0, 40e7e4 <ferror@plt+0xc1b4>
  40e7d0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40e7d4:	add	x0, x19, x2
  40e7d8:	add	x1, x1, #0xe10
  40e7dc:	bl	402370 <strcmp@plt>
  40e7e0:	cbnz	w0, 40e824 <ferror@plt+0xc1f4>
  40e7e4:	mov	x0, x21
  40e7e8:	bl	402490 <dirfd@plt>
  40e7ec:	mov	x3, x28
  40e7f0:	mov	w1, w0
  40e7f4:	mov	x2, x19
  40e7f8:	mov	w4, #0x0                   	// #0
  40e7fc:	mov	w0, #0x0                   	// #0
  40e800:	bl	402620 <__fxstatat@plt>
  40e804:	ldr	w3, [sp, #384]
  40e808:	mov	x2, x19
  40e80c:	mov	x1, x20
  40e810:	mov	x0, x27
  40e814:	and	w3, w3, #0xf000
  40e818:	cmp	w3, #0x4, lsl #12
  40e81c:	b.eq	40e83c <ferror@plt+0xc20c>  // b.none
  40e820:	bl	40de98 <ferror@plt+0xb868>
  40e824:	mov	x0, x21
  40e828:	bl	402220 <readdir@plt>
  40e82c:	cbnz	x0, 40e798 <ferror@plt+0xc168>
  40e830:	mov	x0, x21
  40e834:	bl	402260 <closedir@plt>
  40e838:	b	40e458 <ferror@plt+0xbe28>
  40e83c:	ldr	x0, [sp, #136]
  40e840:	bl	40c8f8 <ferror@plt+0xa2c8>
  40e844:	cmp	w0, #0x2
  40e848:	b.le	40e824 <ferror@plt+0xc1f4>
  40e84c:	ldp	x5, x0, [sp, #128]
  40e850:	mov	x7, x19
  40e854:	mov	x6, x20
  40e858:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40e85c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40e860:	add	x4, x4, #0xf98
  40e864:	add	x2, x2, #0xdd8
  40e868:	mov	w3, #0x2cb                 	// #715
  40e86c:	mov	w1, #0x3                   	// #3
  40e870:	bl	40c860 <ferror@plt+0xa230>
  40e874:	b	40e824 <ferror@plt+0xc1f4>
  40e878:	str	xzr, [sp, #120]
  40e87c:	b	40e458 <ferror@plt+0xbe28>
  40e880:	mov	x1, x27
  40e884:	mov	x2, x23
  40e888:	mov	x0, #0x0                   	// #0
  40e88c:	bl	402180 <strtok_r@plt>
  40e890:	mov	x1, x27
  40e894:	mov	x2, x23
  40e898:	mov	x27, x0
  40e89c:	mov	x0, #0x0                   	// #0
  40e8a0:	bl	402180 <strtok_r@plt>
  40e8a4:	mov	x1, x0
  40e8a8:	mov	x0, x27
  40e8ac:	str	x1, [sp, #120]
  40e8b0:	bl	40bd88 <ferror@plt+0x9758>
  40e8b4:	tbnz	w0, #31, 40e9a0 <ferror@plt+0xc370>
  40e8b8:	ldr	x0, [sp, #120]
  40e8bc:	bl	40bd88 <ferror@plt+0x9758>
  40e8c0:	tbnz	w0, #31, 40e9a0 <ferror@plt+0xc370>
  40e8c4:	mov	x0, x27
  40e8c8:	bl	402020 <strlen@plt>
  40e8cc:	add	x20, x0, #0x1
  40e8d0:	ldr	x0, [sp, #120]
  40e8d4:	bl	402020 <strlen@plt>
  40e8d8:	mov	x3, x0
  40e8dc:	add	x2, x0, #0x1
  40e8e0:	str	x20, [sp, #128]
  40e8e4:	add	x0, x20, x2
  40e8e8:	stp	x2, x3, [sp, #144]
  40e8ec:	add	x0, x0, #0x8
  40e8f0:	bl	4021a0 <malloc@plt>
  40e8f4:	mov	x20, x0
  40e8f8:	cbz	x0, 40e940 <ferror@plt+0xc310>
  40e8fc:	ldp	x2, x3, [sp, #144]
  40e900:	ldr	x1, [sp, #120]
  40e904:	add	x3, x3, #0x9
  40e908:	add	x3, x0, x3
  40e90c:	str	x3, [x0], #8
  40e910:	str	x3, [sp, #120]
  40e914:	bl	401fe0 <memcpy@plt>
  40e918:	ldp	x3, x2, [sp, #120]
  40e91c:	mov	x1, x27
  40e920:	mov	x0, x3
  40e924:	bl	401fe0 <memcpy@plt>
  40e928:	ldr	x0, [x26, #8]
  40e92c:	mov	x1, x20
  40e930:	bl	40d898 <ferror@plt+0xb268>
  40e934:	cbz	x0, 40e940 <ferror@plt+0xc310>
  40e938:	mov	x20, #0x0                   	// #0
  40e93c:	str	x0, [x26, #8]
  40e940:	mov	x0, x20
  40e944:	bl	4023e0 <free@plt>
  40e948:	mov	x0, x19
  40e94c:	bl	4023e0 <free@plt>
  40e950:	b	40e630 <ferror@plt+0xc000>
  40e954:	mov	x1, x27
  40e958:	mov	x2, x23
  40e95c:	mov	x0, #0x0                   	// #0
  40e960:	bl	402180 <strtok_r@plt>
  40e964:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40e968:	add	x1, x1, #0xf28
  40e96c:	mov	x2, x23
  40e970:	mov	x27, x0
  40e974:	mov	x0, #0x0                   	// #0
  40e978:	bl	402180 <strtok_r@plt>
  40e97c:	mov	x1, x0
  40e980:	mov	x0, x27
  40e984:	str	x1, [sp, #120]
  40e988:	bl	40bd88 <ferror@plt+0x9758>
  40e98c:	ldr	x1, [sp, #120]
  40e990:	cmp	x1, #0x0
  40e994:	ccmp	w0, #0x0, #0x1, ne  // ne = any
  40e998:	b.ge	40ee5c <ferror@plt+0xc82c>  // b.tcont
  40e99c:	nop
  40e9a0:	mov	x0, x28
  40e9a4:	bl	40c8f8 <ferror@plt+0xa2c8>
  40e9a8:	cmp	w0, #0x2
  40e9ac:	b.le	40e628 <ferror@plt+0xbff8>
  40e9b0:	ldr	w7, [sp, #228]
  40e9b4:	mov	x6, x25
  40e9b8:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40e9bc:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40e9c0:	add	x5, x5, #0xec0
  40e9c4:	add	x4, x4, #0xf80
  40e9c8:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40e9cc:	add	x2, x2, #0xdd8
  40e9d0:	str	x20, [sp]
  40e9d4:	mov	w3, #0x28f                 	// #655
  40e9d8:	mov	w1, #0x3                   	// #3
  40e9dc:	mov	x0, x28
  40e9e0:	bl	40c860 <ferror@plt+0xa230>
  40e9e4:	mov	x0, x19
  40e9e8:	bl	4023e0 <free@plt>
  40e9ec:	b	40e630 <ferror@plt+0xc000>
  40e9f0:	add	x0, sp, #0x170
  40e9f4:	add	x19, x22, #0x9
  40e9f8:	mov	x3, x25
  40e9fc:	mov	x4, x19
  40ea00:	mov	x25, x0
  40ea04:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ea08:	mov	x1, #0x1000                	// #4096
  40ea0c:	add	x2, x2, #0xa58
  40ea10:	bl	402150 <snprintf@plt>
  40ea14:	cmp	w0, #0xfff
  40ea18:	b.le	40e504 <ferror@plt+0xbed4>
  40ea1c:	ldr	x0, [sp, #136]
  40ea20:	bl	40c8f8 <ferror@plt+0xa2c8>
  40ea24:	cmp	w0, #0x2
  40ea28:	b.le	40e4dc <ferror@plt+0xbeac>
  40ea2c:	ldr	x6, [x22]
  40ea30:	mov	x7, x19
  40ea34:	ldr	x0, [sp, #136]
  40ea38:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40ea3c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40ea40:	add	x5, x5, #0xe28
  40ea44:	add	x4, x4, #0xfc0
  40ea48:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ea4c:	mov	w3, #0x36d                 	// #877
  40ea50:	add	x2, x2, #0xdd8
  40ea54:	mov	w1, #0x3                   	// #3
  40ea58:	bl	40c860 <ferror@plt+0xa230>
  40ea5c:	b	40e4dc <ferror@plt+0xbeac>
  40ea60:	mov	x1, x27
  40ea64:	mov	x2, x23
  40ea68:	mov	x0, #0x0                   	// #0
  40ea6c:	bl	402180 <strtok_r@plt>
  40ea70:	mov	x27, x0
  40ea74:	bl	40bd88 <ferror@plt+0x9758>
  40ea78:	tbnz	w0, #31, 40e9a0 <ferror@plt+0xc370>
  40ea7c:	mov	x0, x27
  40ea80:	bl	402250 <strdup@plt>
  40ea84:	mov	x20, x0
  40ea88:	cbz	x0, 40e940 <ferror@plt+0xc310>
  40ea8c:	mov	x1, x0
  40ea90:	ldr	x0, [x26, #16]
  40ea94:	bl	40d898 <ferror@plt+0xb268>
  40ea98:	cbz	x0, 40e940 <ferror@plt+0xc310>
  40ea9c:	mov	x20, #0x0                   	// #0
  40eaa0:	str	x0, [x26, #16]
  40eaa4:	b	40e940 <ferror@plt+0xc310>
  40eaa8:	mov	x1, x27
  40eaac:	mov	x2, x23
  40eab0:	mov	x0, #0x0                   	// #0
  40eab4:	bl	402180 <strtok_r@plt>
  40eab8:	mov	x2, x23
  40eabc:	mov	x27, x0
  40eac0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40eac4:	mov	x0, #0x0                   	// #0
  40eac8:	add	x1, x1, #0xf28
  40eacc:	bl	402180 <strtok_r@plt>
  40ead0:	mov	x2, x0
  40ead4:	mov	x0, x27
  40ead8:	str	x2, [sp, #120]
  40eadc:	bl	40bd88 <ferror@plt+0x9758>
  40eae0:	ldr	x2, [sp, #120]
  40eae4:	cmp	x2, #0x0
  40eae8:	ccmp	w0, #0x0, #0x1, ne  // ne = any
  40eaec:	b.lt	40e9a0 <ferror@plt+0xc370>  // b.tstop
  40eaf0:	mov	x1, x27
  40eaf4:	add	x0, x26, #0x18
  40eaf8:	bl	40e038 <ferror@plt+0xba08>
  40eafc:	mov	x0, x19
  40eb00:	bl	4023e0 <free@plt>
  40eb04:	b	40e630 <ferror@plt+0xc000>
  40eb08:	mov	x1, x27
  40eb0c:	mov	x2, x23
  40eb10:	mov	x0, #0x0                   	// #0
  40eb14:	bl	402180 <strtok_r@plt>
  40eb18:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40eb1c:	add	x1, x1, #0xf28
  40eb20:	mov	x2, x23
  40eb24:	mov	x27, x0
  40eb28:	mov	x0, #0x0                   	// #0
  40eb2c:	bl	402180 <strtok_r@plt>
  40eb30:	mov	x1, x0
  40eb34:	mov	x0, x27
  40eb38:	str	x1, [sp, #120]
  40eb3c:	bl	40bd88 <ferror@plt+0x9758>
  40eb40:	cmp	w0, #0x0
  40eb44:	ldr	x1, [sp, #120]
  40eb48:	ccmp	x1, #0x0, #0x4, ge  // ge = tcont
  40eb4c:	b.eq	40e9a0 <ferror@plt+0xc370>  // b.none
  40eb50:	add	x2, x26, #0x28
  40eb54:	mov	x0, x27
  40eb58:	bl	40ddd8 <ferror@plt+0xb7a8>
  40eb5c:	mov	x0, x19
  40eb60:	bl	4023e0 <free@plt>
  40eb64:	b	40e630 <ferror@plt+0xc000>
  40eb68:	ldr	x1, [sp, #232]
  40eb6c:	mov	x0, x1
  40eb70:	cbz	x1, 40eb90 <ferror@plt+0xc560>
  40eb74:	nop
  40eb78:	ldr	x0, [x0, #16]
  40eb7c:	bl	4023e0 <free@plt>
  40eb80:	ldr	x0, [sp, #232]
  40eb84:	bl	40d9f0 <ferror@plt+0xb3c0>
  40eb88:	str	x0, [sp, #232]
  40eb8c:	cbnz	x0, 40eb78 <ferror@plt+0xc548>
  40eb90:	cbz	x22, 40ebb0 <ferror@plt+0xc580>
  40eb94:	nop
  40eb98:	ldr	x0, [x22, #16]
  40eb9c:	bl	4023e0 <free@plt>
  40eba0:	mov	x0, x22
  40eba4:	bl	40d9f0 <ferror@plt+0xb3c0>
  40eba8:	mov	x22, x0
  40ebac:	cbnz	x22, 40eb98 <ferror@plt+0xc568>
  40ebb0:	mov	w0, #0xfffffff4            	// #-12
  40ebb4:	b	40e74c <ferror@plt+0xc11c>
  40ebb8:	cmp	x2, #0x0
  40ebbc:	csel	w4, w4, wzr, ne  // ne = any
  40ebc0:	csel	x3, x19, x3, ne  // ne = any
  40ebc4:	b	40e6f0 <ferror@plt+0xc0c0>
  40ebc8:	cbnz	x2, 40e6f0 <ferror@plt+0xc0c0>
  40ebcc:	mov	x2, x19
  40ebd0:	sturb	wzr, [x19, #-1]
  40ebd4:	b	40e6f0 <ferror@plt+0xc0c0>
  40ebd8:	sturb	wzr, [x19, #-1]
  40ebdc:	cbnz	w4, 40f060 <ferror@plt+0xca30>
  40ebe0:	mov	w4, w21
  40ebe4:	mov	x1, x19
  40ebe8:	mov	x3, #0x0                   	// #0
  40ebec:	mov	x2, #0x0                   	// #0
  40ebf0:	b	40e6f0 <ferror@plt+0xc0c0>
  40ebf4:	mov	x1, x27
  40ebf8:	mov	x2, x23
  40ebfc:	mov	x0, #0x0                   	// #0
  40ec00:	bl	402180 <strtok_r@plt>
  40ec04:	mov	x2, x23
  40ec08:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  40ec0c:	add	x1, x1, #0xf28
  40ec10:	str	x0, [sp, #176]
  40ec14:	mov	x0, #0x0                   	// #0
  40ec18:	bl	402180 <strtok_r@plt>
  40ec1c:	mov	x27, x0
  40ec20:	ldr	x0, [sp, #176]
  40ec24:	bl	40bd88 <ferror@plt+0x9758>
  40ec28:	cmp	x27, #0x0
  40ec2c:	cset	w1, eq  // eq = none
  40ec30:	orr	w0, w1, w0, lsr #31
  40ec34:	cbnz	w0, 40e9a0 <ferror@plt+0xc370>
  40ec38:	ldr	x0, [sp, #176]
  40ec3c:	mov	x20, x27
  40ec40:	bl	402020 <strlen@plt>
  40ec44:	str	wzr, [sp, #160]
  40ec48:	mov	x1, x27
  40ec4c:	mov	x5, x27
  40ec50:	ldr	x2, [x26]
  40ec54:	mov	w7, #0x0                   	// #0
  40ec58:	str	xzr, [sp, #168]
  40ec5c:	str	wzr, [sp, #184]
  40ec60:	str	wzr, [sp, #192]
  40ec64:	str	x2, [sp, #216]
  40ec68:	add	x2, x0, #0x21
  40ec6c:	add	x0, x0, #0x1
  40ec70:	stp	x0, x2, [sp, #200]
  40ec74:	nop
  40ec78:	ldrb	w2, [x1]
  40ec7c:	cbz	w2, 40ecc4 <ferror@plt+0xc694>
  40ec80:	str	w2, [sp, #120]
  40ec84:	str	x5, [sp, #128]
  40ec88:	str	x1, [sp, #144]
  40ec8c:	str	w7, [sp, #152]
  40ec90:	bl	402390 <__ctype_b_loc@plt>
  40ec94:	ldr	w2, [sp, #120]
  40ec98:	ldr	x0, [x0]
  40ec9c:	ubfiz	x6, x2, #1, #8
  40eca0:	ldr	x5, [sp, #128]
  40eca4:	ldrh	w0, [x0, x6]
  40eca8:	ldr	x1, [sp, #144]
  40ecac:	tbz	w0, #13, 40ef18 <ferror@plt+0xc8e8>
  40ecb0:	ldr	w7, [sp, #152]
  40ecb4:	cbnz	w7, 40ef44 <ferror@plt+0xc914>
  40ecb8:	cmp	x1, x5
  40ecbc:	b.ls	40ef6c <ferror@plt+0xc93c>  // b.plast
  40ecc0:	mov	w7, #0x1                   	// #1
  40ecc4:	sub	x0, x1, x5
  40ecc8:	cmp	x0, #0x4
  40eccc:	b.eq	40eecc <ferror@plt+0xc89c>  // b.none
  40ecd0:	cmp	x0, #0x5
  40ecd4:	b.eq	40eeec <ferror@plt+0xc8bc>  // b.none
  40ecd8:	cmp	w2, #0x0
  40ecdc:	csel	w5, w7, wzr, eq  // eq = none
  40ece0:	cbnz	w5, 40ed28 <ferror@plt+0xc6f8>
  40ece4:	ldr	w3, [sp, #160]
  40ece8:	cmp	w3, #0x1
  40ecec:	b.eq	40ef24 <ferror@plt+0xc8f4>  // b.none
  40ecf0:	ldr	w3, [sp, #160]
  40ecf4:	cmp	w3, #0x2
  40ecf8:	b.ne	40ed18 <ferror@plt+0xc6e8>  // b.any
  40ecfc:	ldr	x3, [sp, #168]
  40ed00:	add	x5, x3, #0x1
  40ed04:	ldr	w3, [sp, #192]
  40ed08:	add	x0, x0, x5
  40ed0c:	str	x0, [sp, #168]
  40ed10:	add	w3, w3, #0x1
  40ed14:	str	w3, [sp, #192]
  40ed18:	add	x1, x1, #0x1
  40ed1c:	mov	x5, x1
  40ed20:	cbnz	w2, 40ec78 <ferror@plt+0xc648>
  40ed24:	mov	w5, w7
  40ed28:	ldr	x0, [sp, #184]
  40ed2c:	str	w5, [sp, #144]
  40ed30:	ldr	x1, [sp, #208]
  40ed34:	ubfiz	x2, x0, #3, #32
  40ed38:	ldr	x0, [sp, #192]
  40ed3c:	ubfiz	x6, x0, #3, #32
  40ed40:	stp	x2, x6, [sp, #120]
  40ed44:	add	x0, x2, x6
  40ed48:	add	x0, x0, x1
  40ed4c:	ldr	x1, [sp, #168]
  40ed50:	add	x0, x0, x1
  40ed54:	bl	4021a0 <malloc@plt>
  40ed58:	str	x0, [sp, #152]
  40ed5c:	ldr	w5, [sp, #144]
  40ed60:	ldp	x2, x6, [sp, #120]
  40ed64:	cbz	x0, 40f15c <ferror@plt+0xcb2c>
  40ed68:	mov	x3, x0
  40ed6c:	add	x0, x0, #0x20
  40ed70:	ldr	w4, [sp, #184]
  40ed74:	add	x2, x0, x2
  40ed78:	ldr	x1, [sp, #176]
  40ed7c:	stp	x0, x2, [x3, #8]
  40ed80:	add	x0, x2, x6
  40ed84:	str	w4, [x3, #24]
  40ed88:	ldr	w4, [sp, #192]
  40ed8c:	ldr	x2, [sp, #200]
  40ed90:	str	x0, [x3]
  40ed94:	str	w4, [x3, #28]
  40ed98:	str	w5, [sp, #120]
  40ed9c:	bl	401fe0 <memcpy@plt>
  40eda0:	str	wzr, [sp, #144]
  40eda4:	ldr	x3, [sp, #152]
  40eda8:	str	wzr, [sp, #168]
  40edac:	ldr	x1, [sp, #200]
  40edb0:	str	wzr, [sp, #176]
  40edb4:	ldr	x0, [x3]
  40edb8:	ldr	w5, [sp, #120]
  40edbc:	add	x0, x0, x1
  40edc0:	str	x0, [sp, #160]
  40edc4:	nop
  40edc8:	ldrb	w1, [x20]
  40edcc:	cbz	w1, 40ee04 <ferror@plt+0xc7d4>
  40edd0:	str	w1, [sp, #120]
  40edd4:	str	w5, [sp, #128]
  40edd8:	bl	402390 <__ctype_b_loc@plt>
  40eddc:	ldr	w1, [sp, #120]
  40ede0:	ldr	x0, [x0]
  40ede4:	ubfiz	x2, x1, #1, #8
  40ede8:	ldrh	w0, [x0, x2]
  40edec:	tbz	w0, #13, 40efc4 <ferror@plt+0xc994>
  40edf0:	ldr	w5, [sp, #128]
  40edf4:	cbnz	w5, 40eff4 <ferror@plt+0xc9c4>
  40edf8:	cmp	x20, x27
  40edfc:	b.ls	40f004 <ferror@plt+0xc9d4>  // b.plast
  40ee00:	mov	w5, #0x1                   	// #1
  40ee04:	sub	x2, x20, x27
  40ee08:	cmp	x2, #0x4
  40ee0c:	b.eq	40ef78 <ferror@plt+0xc948>  // b.none
  40ee10:	cmp	x2, #0x5
  40ee14:	b.eq	40ef98 <ferror@plt+0xc968>  // b.none
  40ee18:	cmp	w1, #0x0
  40ee1c:	ccmp	w5, #0x0, #0x4, eq  // eq = none
  40ee20:	b.ne	40efd4 <ferror@plt+0xc9a4>  // b.any
  40ee24:	ldr	w0, [sp, #144]
  40ee28:	cmp	w0, #0x1
  40ee2c:	b.eq	40f014 <ferror@plt+0xc9e4>  // b.none
  40ee30:	ldr	w0, [sp, #144]
  40ee34:	cmp	w0, #0x2
  40ee38:	b.eq	40f06c <ferror@plt+0xca3c>  // b.none
  40ee3c:	add	x3, x20, #0x1
  40ee40:	mov	x27, x3
  40ee44:	cbz	w1, 40efd4 <ferror@plt+0xc9a4>
  40ee48:	mov	x20, x3
  40ee4c:	b	40edc8 <ferror@plt+0xc798>
  40ee50:	mov	w20, w21
  40ee54:	mov	w4, #0x0                   	// #0
  40ee58:	b	40e6f0 <ferror@plt+0xc0c0>
  40ee5c:	add	x2, x26, #0x20
  40ee60:	mov	x0, x27
  40ee64:	bl	40ddd8 <ferror@plt+0xb7a8>
  40ee68:	mov	x0, x19
  40ee6c:	bl	4023e0 <free@plt>
  40ee70:	b	40e630 <ferror@plt+0xc000>
  40ee74:	mov	x7, x20
  40ee78:	mov	x6, x25
  40ee7c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40ee80:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40ee84:	add	x5, x5, #0xe88
  40ee88:	add	x4, x4, #0xf80
  40ee8c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40ee90:	add	x2, x2, #0xdd8
  40ee94:	mov	w3, #0x28b                 	// #651
  40ee98:	mov	w1, #0x3                   	// #3
  40ee9c:	mov	x0, x28
  40eea0:	bl	40c860 <ferror@plt+0xa230>
  40eea4:	mov	x0, x19
  40eea8:	bl	4023e0 <free@plt>
  40eeac:	b	40e630 <ferror@plt+0xc000>
  40eeb0:	mov	x1, x20
  40eeb4:	mov	x3, #0x0                   	// #0
  40eeb8:	mov	x2, #0x0                   	// #0
  40eebc:	strb	wzr, [sp, #368]
  40eec0:	mov	x0, x26
  40eec4:	bl	40e110 <ferror@plt+0xbae0>
  40eec8:	b	40e748 <ferror@plt+0xc118>
  40eecc:	ldr	w5, [x5]
  40eed0:	mov	w3, #0x7270                	// #29296
  40eed4:	movk	w3, #0x3a65, lsl #16
  40eed8:	cmp	w5, w3
  40eedc:	b.ne	40ecd8 <ferror@plt+0xc6a8>  // b.any
  40eee0:	mov	w0, #0x1                   	// #1
  40eee4:	str	w0, [sp, #160]
  40eee8:	b	40ed18 <ferror@plt+0xc6e8>
  40eeec:	ldr	w6, [x5]
  40eef0:	mov	w3, #0x6f70                	// #28528
  40eef4:	movk	w3, #0x7473, lsl #16
  40eef8:	cmp	w6, w3
  40eefc:	b.ne	40ecd8 <ferror@plt+0xc6a8>  // b.any
  40ef00:	ldrb	w5, [x5, #4]
  40ef04:	cmp	w5, #0x3a
  40ef08:	b.ne	40ecd8 <ferror@plt+0xc6a8>  // b.any
  40ef0c:	mov	w0, #0x2                   	// #2
  40ef10:	str	w0, [sp, #160]
  40ef14:	b	40ed18 <ferror@plt+0xc6e8>
  40ef18:	add	x1, x1, #0x1
  40ef1c:	mov	w7, #0x0                   	// #0
  40ef20:	b	40ec78 <ferror@plt+0xc648>
  40ef24:	ldr	x3, [sp, #168]
  40ef28:	add	x5, x3, #0x1
  40ef2c:	ldr	w3, [sp, #184]
  40ef30:	add	x0, x5, x0
  40ef34:	str	x0, [sp, #168]
  40ef38:	add	w3, w3, #0x1
  40ef3c:	str	w3, [sp, #184]
  40ef40:	b	40ed18 <ferror@plt+0xc6e8>
  40ef44:	add	x5, x1, #0x1
  40ef48:	mov	x1, x5
  40ef4c:	b	40ec78 <ferror@plt+0xc648>
  40ef50:	ldr	x0, [x26]
  40ef54:	bl	40c8f8 <ferror@plt+0xa2c8>
  40ef58:	cmp	w0, #0x2
  40ef5c:	b.gt	40f098 <ferror@plt+0xca68>
  40ef60:	mov	w0, w19
  40ef64:	bl	402280 <close@plt>
  40ef68:	b	40e4dc <ferror@plt+0xbeac>
  40ef6c:	add	x1, x1, #0x1
  40ef70:	mov	w7, #0x1                   	// #1
  40ef74:	b	40ec78 <ferror@plt+0xc648>
  40ef78:	ldr	w0, [x27]
  40ef7c:	mov	w3, #0x7270                	// #29296
  40ef80:	movk	w3, #0x3a65, lsl #16
  40ef84:	cmp	w0, w3
  40ef88:	b.ne	40ee18 <ferror@plt+0xc7e8>  // b.any
  40ef8c:	mov	w0, #0x1                   	// #1
  40ef90:	str	w0, [sp, #144]
  40ef94:	b	40ee3c <ferror@plt+0xc80c>
  40ef98:	ldr	w0, [x27]
  40ef9c:	mov	w3, #0x6f70                	// #28528
  40efa0:	movk	w3, #0x7473, lsl #16
  40efa4:	cmp	w0, w3
  40efa8:	b.ne	40ee18 <ferror@plt+0xc7e8>  // b.any
  40efac:	ldrb	w0, [x27, #4]
  40efb0:	cmp	w0, #0x3a
  40efb4:	b.ne	40ee18 <ferror@plt+0xc7e8>  // b.any
  40efb8:	mov	w0, #0x2                   	// #2
  40efbc:	str	w0, [sp, #144]
  40efc0:	b	40ee3c <ferror@plt+0xc80c>
  40efc4:	add	x3, x20, #0x1
  40efc8:	mov	w5, #0x0                   	// #0
  40efcc:	mov	x20, x3
  40efd0:	b	40edc8 <ferror@plt+0xc798>
  40efd4:	ldr	x0, [x26, #48]
  40efd8:	ldr	x1, [sp, #152]
  40efdc:	bl	40d898 <ferror@plt+0xb268>
  40efe0:	cbz	x0, 40f19c <ferror@plt+0xcb6c>
  40efe4:	str	x0, [x26, #48]
  40efe8:	mov	x0, x19
  40efec:	bl	4023e0 <free@plt>
  40eff0:	b	40e630 <ferror@plt+0xc000>
  40eff4:	add	x27, x20, #0x1
  40eff8:	mov	x3, x27
  40effc:	mov	x20, x3
  40f000:	b	40edc8 <ferror@plt+0xc798>
  40f004:	add	x3, x20, #0x1
  40f008:	mov	w5, #0x1                   	// #1
  40f00c:	mov	x20, x3
  40f010:	b	40edc8 <ferror@plt+0xc798>
  40f014:	mov	x1, x27
  40f018:	ldr	w3, [sp, #168]
  40f01c:	ldp	x0, x27, [sp, #152]
  40f020:	str	x2, [sp, #120]
  40f024:	str	w5, [sp, #128]
  40f028:	ldr	x6, [x0, #8]
  40f02c:	mov	x0, x27
  40f030:	str	x27, [x6, w3, uxtw #3]
  40f034:	add	w3, w3, #0x1
  40f038:	str	w3, [sp, #168]
  40f03c:	bl	401fe0 <memcpy@plt>
  40f040:	ldr	x2, [sp, #120]
  40f044:	strb	wzr, [x27, x2]
  40f048:	add	x2, x2, #0x1
  40f04c:	add	x0, x27, x2
  40f050:	str	x0, [sp, #160]
  40f054:	ldrb	w1, [x20]
  40f058:	ldr	w5, [sp, #128]
  40f05c:	b	40ee3c <ferror@plt+0xc80c>
  40f060:	mov	x0, x26
  40f064:	bl	40e110 <ferror@plt+0xbae0>
  40f068:	b	40ebe0 <ferror@plt+0xc5b0>
  40f06c:	mov	x1, x27
  40f070:	ldr	w3, [sp, #176]
  40f074:	ldp	x0, x27, [sp, #152]
  40f078:	str	x2, [sp, #120]
  40f07c:	str	w5, [sp, #128]
  40f080:	ldr	x6, [x0, #16]
  40f084:	mov	x0, x27
  40f088:	str	x27, [x6, w3, uxtw #3]
  40f08c:	add	w3, w3, #0x1
  40f090:	str	w3, [sp, #176]
  40f094:	b	40f03c <ferror@plt+0xca0c>
  40f098:	ldr	x0, [x26]
  40f09c:	mov	w6, w19
  40f0a0:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40f0a4:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40f0a8:	add	x5, x5, #0xe50
  40f0ac:	add	x4, x4, #0xf80
  40f0b0:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40f0b4:	mov	w3, #0x249                 	// #585
  40f0b8:	add	x2, x2, #0xdd8
  40f0bc:	mov	w1, #0x3                   	// #3
  40f0c0:	bl	40c860 <ferror@plt+0xa230>
  40f0c4:	b	40ef60 <ferror@plt+0xc930>
  40f0c8:	ldr	x0, [x26]
  40f0cc:	bl	40c8f8 <ferror@plt+0xa2c8>
  40f0d0:	cmp	w0, #0x2
  40f0d4:	b.le	40e748 <ferror@plt+0xc118>
  40f0d8:	ldr	x20, [x26]
  40f0dc:	neg	w0, w19
  40f0e0:	bl	402270 <strerror@plt>
  40f0e4:	mov	x6, x0
  40f0e8:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40f0ec:	mov	x0, x20
  40f0f0:	add	x5, x5, #0xef8
  40f0f4:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40f0f8:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40f0fc:	add	x4, x4, #0xf60
  40f100:	add	x2, x2, #0xdd8
  40f104:	mov	w3, #0x200                 	// #512
  40f108:	mov	w1, #0x3                   	// #3
  40f10c:	bl	40c860 <ferror@plt+0xa230>
  40f110:	b	40e748 <ferror@plt+0xc118>
  40f114:	mov	x22, #0x0                   	// #0
  40f118:	b	40e4a4 <ferror@plt+0xbe74>
  40f11c:	ldr	x0, [sp, #136]
  40f120:	bl	40c8f8 <ferror@plt+0xa2c8>
  40f124:	cmp	w0, #0x2
  40f128:	b.le	40e410 <ferror@plt+0xbde0>
  40f12c:	ldr	x0, [sp, #136]
  40f130:	mov	x6, x20
  40f134:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40f138:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40f13c:	add	x5, x5, #0xdf8
  40f140:	add	x4, x4, #0xfb0
  40f144:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40f148:	mov	w3, #0x32b                 	// #811
  40f14c:	add	x2, x2, #0xdd8
  40f150:	mov	w1, #0x3                   	// #3
  40f154:	bl	40c860 <ferror@plt+0xa230>
  40f158:	b	40e410 <ferror@plt+0xbde0>
  40f15c:	ldr	x0, [sp, #216]
  40f160:	bl	40c8f8 <ferror@plt+0xa2c8>
  40f164:	cmp	w0, #0x2
  40f168:	b.le	40e628 <ferror@plt+0xbff8>
  40f16c:	ldr	x0, [x26]
  40f170:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  40f174:	ldr	x6, [sp, #176]
  40f178:	add	x5, x5, #0xe68
  40f17c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  40f180:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  40f184:	add	x4, x4, #0xf30
  40f188:	add	x2, x2, #0xdd8
  40f18c:	mov	w3, #0x142                 	// #322
  40f190:	mov	w1, #0x3                   	// #3
  40f194:	bl	40c860 <ferror@plt+0xa230>
  40f198:	b	40e628 <ferror@plt+0xbff8>
  40f19c:	ldr	x0, [sp, #152]
  40f1a0:	bl	4023e0 <free@plt>
  40f1a4:	b	40e628 <ferror@plt+0xbff8>
  40f1a8:	stp	x29, x30, [sp, #-32]!
  40f1ac:	mov	x29, sp
  40f1b0:	stp	x19, x20, [sp, #16]
  40f1b4:	cbz	x0, 40f200 <ferror@plt+0xcbd0>
  40f1b8:	mov	x1, #0x30                  	// #48
  40f1bc:	mov	x20, x0
  40f1c0:	mov	x0, #0x1                   	// #1
  40f1c4:	bl	402210 <calloc@plt>
  40f1c8:	mov	x19, x0
  40f1cc:	mov	x0, x20
  40f1d0:	bl	40d890 <ferror@plt+0xb260>
  40f1d4:	cbz	x19, 40f1f0 <ferror@plt+0xcbc0>
  40f1d8:	ldr	x1, [x0, #16]
  40f1dc:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40f1e0:	add	x0, x0, #0xbb0
  40f1e4:	str	wzr, [x19]
  40f1e8:	str	x1, [x19, #8]
  40f1ec:	str	x0, [x19, #32]
  40f1f0:	mov	x0, x19
  40f1f4:	ldp	x19, x20, [sp, #16]
  40f1f8:	ldp	x29, x30, [sp], #32
  40f1fc:	ret
  40f200:	mov	x19, #0x0                   	// #0
  40f204:	mov	x0, x19
  40f208:	ldp	x19, x20, [sp, #16]
  40f20c:	ldp	x29, x30, [sp], #32
  40f210:	ret
  40f214:	nop
  40f218:	stp	x29, x30, [sp, #-32]!
  40f21c:	mov	x29, sp
  40f220:	stp	x19, x20, [sp, #16]
  40f224:	cbz	x0, 40f27c <ferror@plt+0xcc4c>
  40f228:	mov	x1, #0x30                  	// #48
  40f22c:	mov	x20, x0
  40f230:	mov	x0, #0x1                   	// #1
  40f234:	bl	402210 <calloc@plt>
  40f238:	mov	x19, x0
  40f23c:	mov	x0, x20
  40f240:	bl	40d890 <ferror@plt+0xb260>
  40f244:	cbz	x19, 40f26c <ferror@plt+0xcc3c>
  40f248:	ldr	x2, [x0, #40]
  40f24c:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40f250:	mov	w3, #0x1                   	// #1
  40f254:	add	x1, x1, #0xc08
  40f258:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40f25c:	add	x0, x0, #0xbf8
  40f260:	str	w3, [x19]
  40f264:	str	x2, [x19, #8]
  40f268:	stp	x1, x0, [x19, #32]
  40f26c:	mov	x0, x19
  40f270:	ldp	x19, x20, [sp, #16]
  40f274:	ldp	x29, x30, [sp], #32
  40f278:	ret
  40f27c:	mov	x19, #0x0                   	// #0
  40f280:	mov	x0, x19
  40f284:	ldp	x19, x20, [sp, #16]
  40f288:	ldp	x29, x30, [sp], #32
  40f28c:	ret
  40f290:	stp	x29, x30, [sp, #-32]!
  40f294:	mov	x29, sp
  40f298:	stp	x19, x20, [sp, #16]
  40f29c:	cbz	x0, 40f2f4 <ferror@plt+0xccc4>
  40f2a0:	mov	x1, #0x30                  	// #48
  40f2a4:	mov	x20, x0
  40f2a8:	mov	x0, #0x1                   	// #1
  40f2ac:	bl	402210 <calloc@plt>
  40f2b0:	mov	x19, x0
  40f2b4:	mov	x0, x20
  40f2b8:	bl	40d890 <ferror@plt+0xb260>
  40f2bc:	cbz	x19, 40f2e4 <ferror@plt+0xccb4>
  40f2c0:	ldr	x2, [x0, #32]
  40f2c4:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40f2c8:	mov	w3, #0x2                   	// #2
  40f2cc:	add	x1, x1, #0xc08
  40f2d0:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40f2d4:	add	x0, x0, #0xbf8
  40f2d8:	str	w3, [x19]
  40f2dc:	str	x2, [x19, #8]
  40f2e0:	stp	x1, x0, [x19, #32]
  40f2e4:	mov	x0, x19
  40f2e8:	ldp	x19, x20, [sp, #16]
  40f2ec:	ldp	x29, x30, [sp], #32
  40f2f0:	ret
  40f2f4:	mov	x19, #0x0                   	// #0
  40f2f8:	mov	x0, x19
  40f2fc:	ldp	x19, x20, [sp, #16]
  40f300:	ldp	x29, x30, [sp], #32
  40f304:	ret
  40f308:	stp	x29, x30, [sp, #-32]!
  40f30c:	mov	x29, sp
  40f310:	stp	x19, x20, [sp, #16]
  40f314:	cbz	x0, 40f36c <ferror@plt+0xcd3c>
  40f318:	mov	x1, #0x30                  	// #48
  40f31c:	mov	x20, x0
  40f320:	mov	x0, #0x1                   	// #1
  40f324:	bl	402210 <calloc@plt>
  40f328:	mov	x19, x0
  40f32c:	mov	x0, x20
  40f330:	bl	40d890 <ferror@plt+0xb260>
  40f334:	cbz	x19, 40f35c <ferror@plt+0xcd2c>
  40f338:	ldr	x2, [x0, #8]
  40f33c:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40f340:	mov	w3, #0x3                   	// #3
  40f344:	add	x1, x1, #0xbb8
  40f348:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40f34c:	add	x0, x0, #0xbc8
  40f350:	str	w3, [x19]
  40f354:	str	x2, [x19, #8]
  40f358:	stp	x1, x0, [x19, #32]
  40f35c:	mov	x0, x19
  40f360:	ldp	x19, x20, [sp, #16]
  40f364:	ldp	x29, x30, [sp], #32
  40f368:	ret
  40f36c:	mov	x19, #0x0                   	// #0
  40f370:	mov	x0, x19
  40f374:	ldp	x19, x20, [sp, #16]
  40f378:	ldp	x29, x30, [sp], #32
  40f37c:	ret
  40f380:	stp	x29, x30, [sp, #-32]!
  40f384:	mov	x29, sp
  40f388:	stp	x19, x20, [sp, #16]
  40f38c:	cbz	x0, 40f3e4 <ferror@plt+0xcdb4>
  40f390:	mov	x1, #0x30                  	// #48
  40f394:	mov	x20, x0
  40f398:	mov	x0, #0x1                   	// #1
  40f39c:	bl	402210 <calloc@plt>
  40f3a0:	mov	x19, x0
  40f3a4:	mov	x0, x20
  40f3a8:	bl	40d890 <ferror@plt+0xb260>
  40f3ac:	cbz	x19, 40f3d4 <ferror@plt+0xcda4>
  40f3b0:	ldr	x2, [x0, #24]
  40f3b4:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40f3b8:	mov	w3, #0x4                   	// #4
  40f3bc:	add	x1, x1, #0xbe8
  40f3c0:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40f3c4:	add	x0, x0, #0xbd8
  40f3c8:	str	w3, [x19]
  40f3cc:	str	x2, [x19, #8]
  40f3d0:	stp	x1, x0, [x19, #32]
  40f3d4:	mov	x0, x19
  40f3d8:	ldp	x19, x20, [sp, #16]
  40f3dc:	ldp	x29, x30, [sp], #32
  40f3e0:	ret
  40f3e4:	mov	x19, #0x0                   	// #0
  40f3e8:	mov	x0, x19
  40f3ec:	ldp	x19, x20, [sp, #16]
  40f3f0:	ldp	x29, x30, [sp], #32
  40f3f4:	ret
  40f3f8:	stp	x29, x30, [sp, #-32]!
  40f3fc:	mov	x29, sp
  40f400:	stp	x19, x20, [sp, #16]
  40f404:	cbz	x0, 40f464 <ferror@plt+0xce34>
  40f408:	mov	x1, #0x30                  	// #48
  40f40c:	mov	x20, x0
  40f410:	mov	x0, #0x1                   	// #1
  40f414:	bl	402210 <calloc@plt>
  40f418:	mov	x19, x0
  40f41c:	mov	x0, x20
  40f420:	bl	40d890 <ferror@plt+0xb260>
  40f424:	cbz	x19, 40f454 <ferror@plt+0xce24>
  40f428:	ldr	x2, [x0, #48]
  40f42c:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40f430:	mov	w4, #0x5                   	// #5
  40f434:	add	x1, x1, #0xc18
  40f438:	mov	w3, #0x1                   	// #1
  40f43c:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40f440:	add	x0, x0, #0xc28
  40f444:	str	w4, [x19]
  40f448:	strb	w3, [x19, #4]
  40f44c:	str	x2, [x19, #8]
  40f450:	stp	x1, x0, [x19, #32]
  40f454:	mov	x0, x19
  40f458:	ldp	x19, x20, [sp, #16]
  40f45c:	ldp	x29, x30, [sp], #32
  40f460:	ret
  40f464:	mov	x19, #0x0                   	// #0
  40f468:	mov	x0, x19
  40f46c:	ldp	x19, x20, [sp, #16]
  40f470:	ldp	x29, x30, [sp], #32
  40f474:	ret
  40f478:	mov	x1, x0
  40f47c:	cbz	x0, 40f494 <ferror@plt+0xce64>
  40f480:	ldr	x0, [x0, #16]
  40f484:	cbz	x0, 40f494 <ferror@plt+0xce64>
  40f488:	ldr	x1, [x1, #32]
  40f48c:	mov	x16, x1
  40f490:	br	x16
  40f494:	mov	x0, #0x0                   	// #0
  40f498:	ret
  40f49c:	nop
  40f4a0:	cbz	x0, 40f510 <ferror@plt+0xcee0>
  40f4a4:	stp	x29, x30, [sp, #-32]!
  40f4a8:	mov	x29, sp
  40f4ac:	str	x19, [sp, #16]
  40f4b0:	mov	x19, x0
  40f4b4:	ldr	x0, [x0, #16]
  40f4b8:	cbz	x0, 40f4e0 <ferror@plt+0xceb0>
  40f4bc:	ldr	x1, [x19, #40]
  40f4c0:	cbz	x1, 40f4dc <ferror@plt+0xceac>
  40f4c4:	ldrb	w2, [x19, #4]
  40f4c8:	cbnz	w2, 40f4ec <ferror@plt+0xcebc>
  40f4cc:	ldr	x19, [sp, #16]
  40f4d0:	mov	x16, x1
  40f4d4:	ldp	x29, x30, [sp], #32
  40f4d8:	br	x16
  40f4dc:	mov	x0, #0x0                   	// #0
  40f4e0:	ldr	x19, [sp, #16]
  40f4e4:	ldp	x29, x30, [sp], #32
  40f4e8:	ret
  40f4ec:	ldr	x0, [x19, #24]
  40f4f0:	bl	4023e0 <free@plt>
  40f4f4:	ldr	x0, [x19, #16]
  40f4f8:	ldr	x1, [x19, #40]
  40f4fc:	blr	x1
  40f500:	str	x0, [x19, #24]
  40f504:	ldr	x19, [sp, #16]
  40f508:	ldp	x29, x30, [sp], #32
  40f50c:	ret
  40f510:	mov	x0, #0x0                   	// #0
  40f514:	ret
  40f518:	cbz	x0, 40f568 <ferror@plt+0xcf38>
  40f51c:	stp	x29, x30, [sp, #-32]!
  40f520:	mov	x29, sp
  40f524:	str	x19, [sp, #16]
  40f528:	mov	x19, x0
  40f52c:	ldp	x0, x1, [x0, #8]
  40f530:	cbz	x1, 40f550 <ferror@plt+0xcf20>
  40f534:	bl	40da68 <ferror@plt+0xb438>
  40f538:	str	x0, [x19, #16]
  40f53c:	cmp	x0, #0x0
  40f540:	cset	w0, ne  // ne = any
  40f544:	ldr	x19, [sp, #16]
  40f548:	ldp	x29, x30, [sp], #32
  40f54c:	ret
  40f550:	str	x0, [x19, #16]
  40f554:	cmp	x0, #0x0
  40f558:	cset	w0, ne  // ne = any
  40f55c:	ldr	x19, [sp, #16]
  40f560:	ldp	x29, x30, [sp], #32
  40f564:	ret
  40f568:	mov	w0, #0x0                   	// #0
  40f56c:	ret
  40f570:	stp	x29, x30, [sp, #-32]!
  40f574:	mov	x29, sp
  40f578:	str	x19, [sp, #16]
  40f57c:	mov	x19, x0
  40f580:	ldr	x0, [x0, #24]
  40f584:	bl	4023e0 <free@plt>
  40f588:	mov	x0, x19
  40f58c:	ldr	x19, [sp, #16]
  40f590:	ldp	x29, x30, [sp], #32
  40f594:	b	4023e0 <free@plt>
  40f598:	sub	sp, sp, #0x260
  40f59c:	stp	x29, x30, [sp]
  40f5a0:	mov	x29, sp
  40f5a4:	stp	x19, x20, [sp, #16]
  40f5a8:	stp	x21, x22, [sp, #32]
  40f5ac:	mov	w21, w1
  40f5b0:	ands	w1, w1, #0xfffffff
  40f5b4:	ldr	x19, [x0, #8]
  40f5b8:	b.eq	40f7fc <ferror@plt+0xd1cc>  // b.none
  40f5bc:	stp	x23, x24, [sp, #48]
  40f5c0:	mov	w1, w1
  40f5c4:	add	x19, x19, x1
  40f5c8:	stp	x25, x26, [sp, #64]
  40f5cc:	mov	x25, x0
  40f5d0:	str	x27, [sp, #80]
  40f5d4:	adrp	x27, 41d000 <ferror@plt+0x1a9d0>
  40f5d8:	add	x27, x27, #0xa0
  40f5dc:	tbnz	w21, #31, 40f7d0 <ferror@plt+0xd1a0>
  40f5e0:	tbz	w21, #29, 40f760 <ferror@plt+0xd130>
  40f5e4:	ldrb	w26, [x19]
  40f5e8:	add	x2, x19, #0x2
  40f5ec:	ldrb	w24, [x19, #1]
  40f5f0:	sub	w3, w24, w26
  40f5f4:	add	w4, w3, #0x1
  40f5f8:	cmp	w4, #0x0
  40f5fc:	sxtw	x23, w4
  40f600:	add	x0, x23, #0xa
  40f604:	ubfiz	w20, w23, #2, #1
  40f608:	sxtw	x20, w20
  40f60c:	b.le	40f818 <ferror@plt+0xd1e8>
  40f610:	cmp	w3, #0x2
  40f614:	b.ls	40f820 <ferror@plt+0xd1f0>  // b.plast
  40f618:	lsr	w6, w4, #2
  40f61c:	add	x7, sp, #0x60
  40f620:	mov	x5, x7
  40f624:	mov	x1, x2
  40f628:	add	x6, x2, w6, uxtw #4
  40f62c:	nop
  40f630:	ldr	q0, [x1], #16
  40f634:	rev32	v0.16b, v0.16b
  40f638:	cmp	x6, x1
  40f63c:	str	q0, [x5], #16
  40f640:	b.ne	40f630 <ferror@plt+0xd000>  // b.any
  40f644:	and	x1, x4, #0xfffffffc
  40f648:	tst	x4, #0x3
  40f64c:	and	w4, w4, #0xfffffffc
  40f650:	add	x1, x2, x1, lsl #2
  40f654:	b.eq	40f694 <ferror@plt+0xd064>  // b.none
  40f658:	ldr	w5, [x1]
  40f65c:	cmp	w3, w4
  40f660:	add	w6, w4, #0x1
  40f664:	rev	w5, w5
  40f668:	str	w5, [x7, w4, sxtw #2]
  40f66c:	b.le	40f694 <ferror@plt+0xd064>
  40f670:	ldr	w5, [x1, #4]
  40f674:	add	w4, w4, #0x2
  40f678:	cmp	w3, w6
  40f67c:	rev	w5, w5
  40f680:	str	w5, [x7, w6, sxtw #2]
  40f684:	b.le	40f694 <ferror@plt+0xd064>
  40f688:	ldr	w1, [x1, #8]
  40f68c:	rev	w1, w1
  40f690:	str	w1, [x7, w4, sxtw #2]
  40f694:	ubfiz	x19, x3, #2, #32
  40f698:	add	x19, x19, #0x4
  40f69c:	add	x19, x2, x19
  40f6a0:	tbz	w21, #30, 40f778 <ferror@plt+0xd148>
  40f6a4:	ldr	w22, [x19], #4
  40f6a8:	rev	w22, w22
  40f6ac:	add	x0, x0, w22, sxtw #2
  40f6b0:	add	x0, x20, x0, lsl #2
  40f6b4:	bl	4021a0 <malloc@plt>
  40f6b8:	mov	x21, x0
  40f6bc:	cbz	x0, 40f7f0 <ferror@plt+0xd1c0>
  40f6c0:	stp	x25, x27, [x21]
  40f6c4:	lsl	x2, x23, #2
  40f6c8:	add	x0, x0, #0x24
  40f6cc:	cbz	w22, 40f794 <ferror@plt+0xd164>
  40f6d0:	add	x20, x20, #0x28
  40f6d4:	str	w22, [x21, #24]
  40f6d8:	add	x20, x20, x2
  40f6dc:	strb	w26, [x21, #32]
  40f6e0:	add	x20, x21, x20
  40f6e4:	str	x20, [x21, #16]
  40f6e8:	strb	w24, [x21, #33]
  40f6ec:	add	x1, sp, #0x60
  40f6f0:	bl	401fe0 <memcpy@plt>
  40f6f4:	cmp	w22, #0x0
  40f6f8:	b.le	40f73c <ferror@plt+0xd10c>
  40f6fc:	sub	w22, w22, #0x1
  40f700:	add	x0, x20, #0x10
  40f704:	add	x22, x0, w22, uxtw #4
  40f708:	ldr	w0, [x19], #4
  40f70c:	add	x20, x20, #0x10
  40f710:	rev	w0, w0
  40f714:	stur	w0, [x20, #-16]
  40f718:	mov	x0, x19
  40f71c:	bl	402020 <strlen@plt>
  40f720:	stur	w0, [x20, #-12]
  40f724:	and	x0, x0, #0xffffffff
  40f728:	stur	x19, [x20, #-8]
  40f72c:	add	x0, x0, #0x1
  40f730:	cmp	x20, x22
  40f734:	add	x19, x19, x0
  40f738:	b.ne	40f708 <ferror@plt+0xd0d8>  // b.any
  40f73c:	mov	x0, x21
  40f740:	ldp	x29, x30, [sp]
  40f744:	ldp	x19, x20, [sp, #16]
  40f748:	ldp	x21, x22, [sp, #32]
  40f74c:	ldp	x23, x24, [sp, #48]
  40f750:	ldp	x25, x26, [sp, #64]
  40f754:	ldr	x27, [sp, #80]
  40f758:	add	sp, sp, #0x260
  40f75c:	ret
  40f760:	mov	x20, #0x0                   	// #0
  40f764:	mov	x0, #0xa                   	// #10
  40f768:	mov	x23, #0x0                   	// #0
  40f76c:	mov	w24, #0x0                   	// #0
  40f770:	mov	w26, #0x80                  	// #128
  40f774:	tbnz	w21, #30, 40f6a4 <ferror@plt+0xd074>
  40f778:	add	x0, x20, x0, lsl #2
  40f77c:	bl	4021a0 <malloc@plt>
  40f780:	mov	x21, x0
  40f784:	cbz	x0, 40f7f0 <ferror@plt+0xd1c0>
  40f788:	lsl	x2, x23, #2
  40f78c:	add	x0, x21, #0x24
  40f790:	stp	x25, x27, [x21]
  40f794:	add	x1, sp, #0x60
  40f798:	str	xzr, [x21, #16]
  40f79c:	str	wzr, [x21, #24]
  40f7a0:	strb	w26, [x21, #32]
  40f7a4:	strb	w24, [x21, #33]
  40f7a8:	bl	401fe0 <memcpy@plt>
  40f7ac:	mov	x0, x21
  40f7b0:	ldp	x29, x30, [sp]
  40f7b4:	ldp	x19, x20, [sp, #16]
  40f7b8:	ldp	x21, x22, [sp, #32]
  40f7bc:	ldp	x23, x24, [sp, #48]
  40f7c0:	ldp	x25, x26, [sp, #64]
  40f7c4:	ldr	x27, [sp, #80]
  40f7c8:	add	sp, sp, #0x260
  40f7cc:	ret
  40f7d0:	mov	x0, x19
  40f7d4:	bl	402020 <strlen@plt>
  40f7d8:	mov	w0, w0
  40f7dc:	mov	x27, x19
  40f7e0:	add	x0, x0, #0x1
  40f7e4:	add	x19, x19, x0
  40f7e8:	tbz	w21, #29, 40f760 <ferror@plt+0xd130>
  40f7ec:	b	40f5e4 <ferror@plt+0xcfb4>
  40f7f0:	ldp	x23, x24, [sp, #48]
  40f7f4:	ldp	x25, x26, [sp, #64]
  40f7f8:	ldr	x27, [sp, #80]
  40f7fc:	mov	x21, #0x0                   	// #0
  40f800:	mov	x0, x21
  40f804:	ldp	x29, x30, [sp]
  40f808:	ldp	x19, x20, [sp, #16]
  40f80c:	ldp	x21, x22, [sp, #32]
  40f810:	add	sp, sp, #0x260
  40f814:	ret
  40f818:	mov	x19, x2
  40f81c:	b	40f6a0 <ferror@plt+0xd070>
  40f820:	mov	x1, x2
  40f824:	add	x7, sp, #0x60
  40f828:	mov	w4, #0x0                   	// #0
  40f82c:	b	40f658 <ferror@plt+0xd028>
  40f830:	stp	x29, x30, [sp, #-80]!
  40f834:	mov	x29, sp
  40f838:	stp	x21, x22, [sp, #32]
  40f83c:	mov	x22, x0
  40f840:	mov	x21, x1
  40f844:	mov	x0, x1
  40f848:	stp	x19, x20, [sp, #16]
  40f84c:	mov	w20, w2
  40f850:	ldr	x1, [x22, #8]
  40f854:	stp	x23, x24, [sp, #48]
  40f858:	bl	4184c0 <ferror@plt+0x15e90>
  40f85c:	ldr	w23, [x22, #24]
  40f860:	ldr	x19, [x22, #16]
  40f864:	mov	w24, w0
  40f868:	add	x23, x19, x23, lsl #4
  40f86c:	cmp	x19, x23
  40f870:	b.cs	40f8d8 <ferror@plt+0xd2a8>  // b.hs, b.nlast
  40f874:	stp	x25, x26, [sp, #64]
  40f878:	adrp	x26, 41c000 <ferror@plt+0x199d0>
  40f87c:	adrp	x25, 41d000 <ferror@plt+0x1a9d0>
  40f880:	add	x26, x26, #0xfd0
  40f884:	add	x25, x25, #0x130
  40f888:	ldr	w2, [x21, #12]
  40f88c:	mov	w0, w20
  40f890:	ldr	x1, [x21]
  40f894:	add	x19, x19, #0x10
  40f898:	bl	40c050 <ferror@plt+0x9a20>
  40f89c:	mov	x1, x26
  40f8a0:	mov	x2, #0x1                   	// #1
  40f8a4:	mov	w0, w20
  40f8a8:	bl	40c050 <ferror@plt+0x9a20>
  40f8ac:	ldur	w2, [x19, #-12]
  40f8b0:	mov	w0, w20
  40f8b4:	ldur	x1, [x19, #-8]
  40f8b8:	bl	40c050 <ferror@plt+0x9a20>
  40f8bc:	mov	x1, x25
  40f8c0:	mov	w0, w20
  40f8c4:	mov	x2, #0x1                   	// #1
  40f8c8:	bl	40c050 <ferror@plt+0x9a20>
  40f8cc:	cmp	x23, x19
  40f8d0:	b.hi	40f888 <ferror@plt+0xd258>  // b.pmore
  40f8d4:	ldp	x25, x26, [sp, #64]
  40f8d8:	ldrb	w1, [x22, #32]
  40f8dc:	ldrb	w2, [x22, #33]
  40f8e0:	mov	w19, w1
  40f8e4:	cmp	w1, w2
  40f8e8:	b.gt	40f948 <ferror@plt+0xd318>
  40f8ec:	subs	w0, w19, w1
  40f8f0:	b.lt	40f934 <ferror@plt+0xd304>  // b.tstop
  40f8f4:	add	x1, x22, w0, sxtw #2
  40f8f8:	ldr	x0, [x22]
  40f8fc:	ldr	w1, [x1, #36]
  40f900:	bl	40f598 <ferror@plt+0xcf68>
  40f904:	mov	x23, x0
  40f908:	mov	w1, w19
  40f90c:	mov	x0, x21
  40f910:	cbz	x23, 40f930 <ferror@plt+0xd300>
  40f914:	bl	418438 <ferror@plt+0x15e08>
  40f918:	mov	w2, w20
  40f91c:	mov	x1, x21
  40f920:	mov	x0, x23
  40f924:	bl	40f830 <ferror@plt+0xd200>
  40f928:	mov	x0, x21
  40f92c:	bl	4185c8 <ferror@plt+0x15f98>
  40f930:	ldrb	w2, [x22, #33]
  40f934:	add	w19, w19, #0x1
  40f938:	cmp	w2, w19
  40f93c:	b.lt	40f948 <ferror@plt+0xd318>  // b.tstop
  40f940:	ldrb	w1, [x22, #32]
  40f944:	b	40f8ec <ferror@plt+0xd2bc>
  40f948:	mov	w1, w24
  40f94c:	mov	x0, x21
  40f950:	bl	418608 <ferror@plt+0x15fd8>
  40f954:	mov	x0, x22
  40f958:	ldp	x19, x20, [sp, #16]
  40f95c:	ldp	x21, x22, [sp, #32]
  40f960:	ldp	x23, x24, [sp, #48]
  40f964:	ldp	x29, x30, [sp], #80
  40f968:	b	4023e0 <free@plt>
  40f96c:	nop
  40f970:	stp	x29, x30, [sp, #-176]!
  40f974:	mov	x29, sp
  40f978:	stp	x19, x20, [sp, #16]
  40f97c:	mov	x19, x0
  40f980:	stp	x21, x22, [sp, #32]
  40f984:	stp	x23, x24, [sp, #48]
  40f988:	mov	w23, w1
  40f98c:	tbnz	w1, #31, 40fc28 <ferror@plt+0xd5f8>
  40f990:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40f994:	add	x0, x0, #0x660
  40f998:	bl	402250 <strdup@plt>
  40f99c:	str	x0, [sp, #136]
  40f9a0:	tbz	w23, #29, 40fa8c <ferror@plt+0xd45c>
  40f9a4:	stp	x25, x26, [sp, #64]
  40f9a8:	stp	x27, x28, [sp, #80]
  40f9ac:	bl	402580 <__errno_location@plt>
  40f9b0:	mov	x25, x0
  40f9b4:	ldp	x1, x2, [x19, #8]
  40f9b8:	str	wzr, [x0]
  40f9bc:	cmp	x1, x2
  40f9c0:	b.cs	40fca0 <ferror@plt+0xd670>  // b.hs, b.nlast
  40f9c4:	add	x0, x1, #0x1
  40f9c8:	str	x0, [x19, #8]
  40f9cc:	ldrb	w28, [x1]
  40f9d0:	mov	w20, w28
  40f9d4:	str	wzr, [x25]
  40f9d8:	cmp	x2, x0
  40f9dc:	b.ls	40fcb8 <ferror@plt+0xd688>  // b.plast
  40f9e0:	add	x1, x0, #0x1
  40f9e4:	str	x1, [x19, #8]
  40f9e8:	ldrb	w27, [x0]
  40f9ec:	mov	w24, w27
  40f9f0:	sub	w20, w24, w20
  40f9f4:	add	w21, w20, #0x1
  40f9f8:	sxtw	x0, w21
  40f9fc:	add	x0, x0, #0x8
  40fa00:	lsl	x0, x0, #2
  40fa04:	bl	4021a0 <malloc@plt>
  40fa08:	strb	w28, [x0, #24]
  40fa0c:	cmp	w21, #0x0
  40fa10:	strb	w27, [x0, #25]
  40fa14:	mov	x22, x0
  40fa18:	b.le	40fa5c <ferror@plt+0xd42c>
  40fa1c:	add	x24, x0, #0x20
  40fa20:	add	x21, x0, #0x1c
  40fa24:	add	x24, x24, w20, uxtw #2
  40fa28:	add	x20, sp, #0xa0
  40fa2c:	nop
  40fa30:	str	wzr, [x25]
  40fa34:	mov	x2, #0x1                   	// #1
  40fa38:	mov	x3, x19
  40fa3c:	mov	x0, x20
  40fa40:	mov	x1, #0x4                   	// #4
  40fa44:	bl	4023c0 <fread@plt>
  40fa48:	ldr	w2, [sp, #160]
  40fa4c:	rev	w2, w2
  40fa50:	str	w2, [x21], #4
  40fa54:	cmp	x24, x21
  40fa58:	b.ne	40fa30 <ferror@plt+0xd400>  // b.any
  40fa5c:	ldp	x25, x26, [sp, #64]
  40fa60:	ldp	x27, x28, [sp, #80]
  40fa64:	str	xzr, [x22, #16]
  40fa68:	tbnz	w23, #30, 40faa8 <ferror@plt+0xd478>
  40fa6c:	ldr	x1, [sp, #136]
  40fa70:	mov	x0, x22
  40fa74:	ldp	x23, x24, [sp, #48]
  40fa78:	stp	x19, x1, [x22]
  40fa7c:	ldp	x19, x20, [sp, #16]
  40fa80:	ldp	x21, x22, [sp, #32]
  40fa84:	ldp	x29, x30, [sp], #176
  40fa88:	ret
  40fa8c:	mov	x0, #0x20                  	// #32
  40fa90:	bl	4021a0 <malloc@plt>
  40fa94:	mov	x22, x0
  40fa98:	mov	w1, #0x80                  	// #128
  40fa9c:	strh	w1, [x0, #24]
  40faa0:	str	xzr, [x22, #16]
  40faa4:	tbz	w23, #30, 40fa6c <ferror@plt+0xd43c>
  40faa8:	stp	x25, x26, [sp, #64]
  40faac:	bl	402580 <__errno_location@plt>
  40fab0:	mov	x24, x0
  40fab4:	add	x4, x22, #0x10
  40fab8:	str	x4, [sp, #120]
  40fabc:	add	x4, sp, #0x9c
  40fac0:	add	x20, sp, #0xa0
  40fac4:	str	wzr, [x24]
  40fac8:	mov	x3, x19
  40facc:	mov	x2, #0x1                   	// #1
  40fad0:	mov	x1, #0x4                   	// #4
  40fad4:	mov	x0, x20
  40fad8:	str	x4, [sp, #128]
  40fadc:	bl	4023c0 <fread@plt>
  40fae0:	ldr	w21, [sp, #160]
  40fae4:	mov	x0, x20
  40fae8:	bl	418368 <ferror@plt+0x15d38>
  40faec:	rev	w21, w21
  40faf0:	sub	w25, w21, #0x1
  40faf4:	cbz	w21, 40fbfc <ferror@plt+0xd5cc>
  40faf8:	stp	x27, x28, [sp, #80]
  40fafc:	nop
  40fb00:	mov	x3, x19
  40fb04:	ldr	x0, [sp, #128]
  40fb08:	str	wzr, [x24]
  40fb0c:	mov	x2, #0x1                   	// #1
  40fb10:	mov	x1, #0x4                   	// #4
  40fb14:	bl	4023c0 <fread@plt>
  40fb18:	ldr	w21, [sp, #156]
  40fb1c:	rev	w21, w21
  40fb20:	b	40fb44 <ferror@plt+0xd514>
  40fb24:	str	x1, [x19, #8]
  40fb28:	ldrb	w2, [x0]
  40fb2c:	mov	x0, x20
  40fb30:	mov	w1, w2
  40fb34:	cbz	w2, 40fb70 <ferror@plt+0xd540>
  40fb38:	bl	418438 <ferror@plt+0x15e08>
  40fb3c:	tst	w0, #0xff
  40fb40:	b.eq	40fb70 <ferror@plt+0xd540>  // b.none
  40fb44:	ldp	x0, x2, [x19, #8]
  40fb48:	str	wzr, [x24]
  40fb4c:	add	x1, x0, #0x1
  40fb50:	cmp	x0, x2
  40fb54:	b.cc	40fb24 <ferror@plt+0xd4f4>  // b.lo, b.ul, b.last
  40fb58:	mov	x0, x19
  40fb5c:	bl	402600 <__uflow@plt>
  40fb60:	mov	w2, w0
  40fb64:	mov	x0, x20
  40fb68:	mov	w1, w2
  40fb6c:	cbnz	w2, 40fb38 <ferror@plt+0xd508>
  40fb70:	mov	x0, x20
  40fb74:	bl	4183d0 <ferror@plt+0x15da0>
  40fb78:	ldr	x3, [x22, #16]
  40fb7c:	mov	x1, x0
  40fb80:	ldr	w28, [sp, #172]
  40fb84:	ldr	x23, [sp, #120]
  40fb88:	cbnz	x3, 40fb9c <ferror@plt+0xd56c>
  40fb8c:	b	40fba8 <ferror@plt+0xd578>
  40fb90:	mov	x23, x3
  40fb94:	ldr	x3, [x3]
  40fb98:	cbz	x3, 40fba8 <ferror@plt+0xd578>
  40fb9c:	ldr	w0, [x3, #8]
  40fba0:	cmp	w0, w21
  40fba4:	b.cc	40fb90 <ferror@plt+0xd560>  // b.lo, b.ul, b.last
  40fba8:	mov	w27, w28
  40fbac:	stp	x1, x3, [sp, #104]
  40fbb0:	add	x0, x27, #0x11
  40fbb4:	bl	4021a0 <malloc@plt>
  40fbb8:	mov	x26, x0
  40fbbc:	cbz	x0, 40fccc <ferror@plt+0xd69c>
  40fbc0:	ldp	x1, x3, [sp, #104]
  40fbc4:	mov	x2, x27
  40fbc8:	add	x0, x0, #0x10
  40fbcc:	str	x3, [x26]
  40fbd0:	stp	w21, w28, [x26, #8]
  40fbd4:	sub	w25, w25, #0x1
  40fbd8:	bl	401fe0 <memcpy@plt>
  40fbdc:	add	x2, x26, x27
  40fbe0:	mov	x0, x20
  40fbe4:	strb	wzr, [x2, #16]
  40fbe8:	str	x26, [x23]
  40fbec:	bl	418648 <ferror@plt+0x16018>
  40fbf0:	cmn	w25, #0x1
  40fbf4:	b.ne	40fb00 <ferror@plt+0xd4d0>  // b.any
  40fbf8:	ldp	x27, x28, [sp, #80]
  40fbfc:	mov	x0, x20
  40fc00:	bl	418378 <ferror@plt+0x15d48>
  40fc04:	ldr	x1, [sp, #136]
  40fc08:	mov	x0, x22
  40fc0c:	ldp	x23, x24, [sp, #48]
  40fc10:	ldp	x25, x26, [sp, #64]
  40fc14:	stp	x19, x1, [x22]
  40fc18:	ldp	x19, x20, [sp, #16]
  40fc1c:	ldp	x21, x22, [sp, #32]
  40fc20:	ldp	x29, x30, [sp], #176
  40fc24:	ret
  40fc28:	add	x20, sp, #0xa0
  40fc2c:	mov	x0, x20
  40fc30:	bl	418368 <ferror@plt+0x15d38>
  40fc34:	bl	402580 <__errno_location@plt>
  40fc38:	mov	x21, x0
  40fc3c:	b	40fc60 <ferror@plt+0xd630>
  40fc40:	str	x3, [x19, #8]
  40fc44:	mov	x0, x20
  40fc48:	ldrb	w2, [x2]
  40fc4c:	mov	w1, w2
  40fc50:	cbz	w2, 40fc90 <ferror@plt+0xd660>
  40fc54:	bl	418438 <ferror@plt+0x15e08>
  40fc58:	tst	w0, #0xff
  40fc5c:	b.eq	40fc90 <ferror@plt+0xd660>  // b.none
  40fc60:	ldp	x2, x1, [x19, #8]
  40fc64:	str	wzr, [x21]
  40fc68:	add	x3, x2, #0x1
  40fc6c:	cmp	x2, x1
  40fc70:	b.cc	40fc40 <ferror@plt+0xd610>  // b.lo, b.ul, b.last
  40fc74:	mov	x0, x19
  40fc78:	bl	402600 <__uflow@plt>
  40fc7c:	mov	w2, w0
  40fc80:	mov	x0, x20
  40fc84:	mov	w1, w2
  40fc88:	cbnz	w2, 40fc54 <ferror@plt+0xd624>
  40fc8c:	nop
  40fc90:	mov	x0, x20
  40fc94:	bl	418380 <ferror@plt+0x15d50>
  40fc98:	str	x0, [sp, #136]
  40fc9c:	b	40f9a0 <ferror@plt+0xd370>
  40fca0:	mov	x0, x19
  40fca4:	bl	402600 <__uflow@plt>
  40fca8:	and	w28, w0, #0xff
  40fcac:	and	w20, w0, #0xff
  40fcb0:	ldp	x0, x2, [x19, #8]
  40fcb4:	b	40f9d4 <ferror@plt+0xd3a4>
  40fcb8:	mov	x0, x19
  40fcbc:	bl	402600 <__uflow@plt>
  40fcc0:	and	w27, w0, #0xff
  40fcc4:	and	w24, w0, #0xff
  40fcc8:	b	40f9f0 <ferror@plt+0xd3c0>
  40fccc:	sub	w25, w25, #0x1
  40fcd0:	mov	x0, x20
  40fcd4:	bl	418648 <ferror@plt+0x16018>
  40fcd8:	cmn	w25, #0x1
  40fcdc:	b.ne	40fb00 <ferror@plt+0xd4d0>  // b.any
  40fce0:	b	40fbf8 <ferror@plt+0xd5c8>
  40fce4:	nop
  40fce8:	stp	x29, x30, [sp, #-128]!
  40fcec:	mov	x29, sp
  40fcf0:	stp	x19, x20, [sp, #16]
  40fcf4:	mov	x20, x0
  40fcf8:	ldr	x0, [x0, #8]
  40fcfc:	stp	x21, x22, [sp, #32]
  40fd00:	mov	x22, x2
  40fd04:	stp	x23, x24, [sp, #48]
  40fd08:	mov	x21, x3
  40fd0c:	mov	x24, x4
  40fd10:	stp	x25, x26, [sp, #64]
  40fd14:	sxtw	x25, w1
  40fd18:	ldrb	w1, [x0, w1, sxtw]
  40fd1c:	cbz	w1, 40feb0 <ferror@plt+0xd880>
  40fd20:	add	x19, x25, #0x1
  40fd24:	nop
  40fd28:	mov	x0, x22
  40fd2c:	bl	418438 <ferror@plt+0x15e08>
  40fd30:	ldr	x0, [x20, #8]
  40fd34:	sub	w23, w19, w25
  40fd38:	ldrb	w1, [x0, x19]
  40fd3c:	add	x19, x19, #0x1
  40fd40:	cbnz	w1, 40fd28 <ferror@plt+0xd6f8>
  40fd44:	ldrb	w0, [x20, #32]
  40fd48:	ldrb	w2, [x20, #33]
  40fd4c:	mov	w19, w0
  40fd50:	cmp	w0, w2
  40fd54:	b.gt	40fdc0 <ferror@plt+0xd790>
  40fd58:	sub	w1, w19, w0
  40fd5c:	cmp	w0, w19
  40fd60:	b.gt	40fdac <ferror@plt+0xd77c>
  40fd64:	add	x1, x20, w1, sxtw #2
  40fd68:	ldr	x0, [x20]
  40fd6c:	ldr	w1, [x1, #36]
  40fd70:	bl	40f598 <ferror@plt+0xcf68>
  40fd74:	mov	x25, x0
  40fd78:	mov	w1, w19
  40fd7c:	mov	x0, x22
  40fd80:	cbz	x25, 40fda8 <ferror@plt+0xd778>
  40fd84:	bl	418438 <ferror@plt+0x15e08>
  40fd88:	mov	x4, x24
  40fd8c:	mov	x3, x21
  40fd90:	mov	x2, x22
  40fd94:	mov	w1, #0x0                   	// #0
  40fd98:	mov	x0, x25
  40fd9c:	bl	40fce8 <ferror@plt+0xd6b8>
  40fda0:	mov	x0, x22
  40fda4:	bl	4185c8 <ferror@plt+0x15f98>
  40fda8:	ldrb	w2, [x20, #33]
  40fdac:	add	w19, w19, #0x1
  40fdb0:	cmp	w2, w19
  40fdb4:	b.lt	40fdc0 <ferror@plt+0xd790>  // b.tstop
  40fdb8:	ldrb	w0, [x20, #32]
  40fdbc:	b	40fd58 <ferror@plt+0xd728>
  40fdc0:	ldr	w0, [x20, #24]
  40fdc4:	cbz	w0, 40fe88 <ferror@plt+0xd858>
  40fdc8:	mov	x0, x22
  40fdcc:	bl	4183d0 <ferror@plt+0x15da0>
  40fdd0:	mov	x1, x21
  40fdd4:	mov	w2, #0x0                   	// #0
  40fdd8:	bl	402450 <fnmatch@plt>
  40fddc:	cbnz	w0, 40fe88 <ferror@plt+0xd858>
  40fde0:	stp	x27, x28, [sp, #80]
  40fde4:	ldr	w26, [x20, #24]
  40fde8:	ldr	x28, [x20, #16]
  40fdec:	add	x0, x28, x26, lsl #4
  40fdf0:	str	x0, [sp, #120]
  40fdf4:	cmp	x28, x0
  40fdf8:	b.cs	40fe84 <ferror@plt+0xd854>  // b.hs, b.nlast
  40fdfc:	nop
  40fe00:	ldr	x19, [x24]
  40fe04:	mov	x25, x24
  40fe08:	ldp	w27, w3, [x28]
  40fe0c:	ldr	x1, [x28, #8]
  40fe10:	cbnz	x19, 40fe24 <ferror@plt+0xd7f4>
  40fe14:	b	40fe30 <ferror@plt+0xd800>
  40fe18:	mov	x25, x19
  40fe1c:	ldr	x19, [x19]
  40fe20:	cbz	x19, 40fe30 <ferror@plt+0xd800>
  40fe24:	ldr	w0, [x19, #8]
  40fe28:	cmp	w27, w0
  40fe2c:	b.hi	40fe18 <ferror@plt+0xd7e8>  // b.pmore
  40fe30:	mov	w26, w3
  40fe34:	str	w3, [sp, #108]
  40fe38:	add	x0, x26, #0x11
  40fe3c:	str	x1, [sp, #112]
  40fe40:	bl	4021a0 <malloc@plt>
  40fe44:	mov	x21, x0
  40fe48:	cbz	x0, 40fe74 <ferror@plt+0xd844>
  40fe4c:	ldr	w3, [sp, #108]
  40fe50:	mov	x2, x26
  40fe54:	ldr	x1, [sp, #112]
  40fe58:	str	x19, [x21]
  40fe5c:	stp	w27, w3, [x21, #8]
  40fe60:	add	x0, x0, #0x10
  40fe64:	bl	401fe0 <memcpy@plt>
  40fe68:	add	x2, x21, x26
  40fe6c:	strb	wzr, [x2, #16]
  40fe70:	str	x21, [x25]
  40fe74:	ldr	x0, [sp, #120]
  40fe78:	add	x28, x28, #0x10
  40fe7c:	cmp	x0, x28
  40fe80:	b.hi	40fe00 <ferror@plt+0xd7d0>  // b.pmore
  40fe84:	ldp	x27, x28, [sp, #80]
  40fe88:	mov	x0, x20
  40fe8c:	bl	4023e0 <free@plt>
  40fe90:	mov	w1, w23
  40fe94:	mov	x0, x22
  40fe98:	ldp	x19, x20, [sp, #16]
  40fe9c:	ldp	x21, x22, [sp, #32]
  40fea0:	ldp	x23, x24, [sp, #48]
  40fea4:	ldp	x25, x26, [sp, #64]
  40fea8:	ldp	x29, x30, [sp], #128
  40feac:	b	418608 <ferror@plt+0x15fd8>
  40feb0:	mov	w23, #0x0                   	// #0
  40feb4:	b	40fd44 <ferror@plt+0xd714>
  40feb8:	stp	x29, x30, [sp, #-80]!
  40febc:	mov	x29, sp
  40fec0:	stp	x23, x24, [sp, #48]
  40fec4:	mov	x23, x0
  40fec8:	mov	x0, x1
  40fecc:	stp	x21, x22, [sp, #32]
  40fed0:	mov	x21, x1
  40fed4:	ldr	x1, [x23, #8]
  40fed8:	stp	x19, x20, [sp, #16]
  40fedc:	mov	w19, w2
  40fee0:	stp	x25, x26, [sp, #64]
  40fee4:	bl	4184c0 <ferror@plt+0x15e90>
  40fee8:	ldr	x20, [x23, #16]
  40feec:	mov	w25, w0
  40fef0:	cbz	x20, 40ff5c <ferror@plt+0xd92c>
  40fef4:	adrp	x26, 41c000 <ferror@plt+0x199d0>
  40fef8:	adrp	x24, 41d000 <ferror@plt+0x1a9d0>
  40fefc:	add	x26, x26, #0xfd0
  40ff00:	add	x24, x24, #0x130
  40ff04:	nop
  40ff08:	ldr	w2, [x21, #12]
  40ff0c:	mov	w0, w19
  40ff10:	ldr	x1, [x21]
  40ff14:	add	x22, x20, #0x10
  40ff18:	bl	40c050 <ferror@plt+0x9a20>
  40ff1c:	mov	x1, x26
  40ff20:	mov	x2, #0x1                   	// #1
  40ff24:	mov	w0, w19
  40ff28:	bl	40c050 <ferror@plt+0x9a20>
  40ff2c:	mov	x0, x22
  40ff30:	bl	402020 <strlen@plt>
  40ff34:	mov	x2, x0
  40ff38:	mov	x1, x22
  40ff3c:	mov	w0, w19
  40ff40:	bl	40c050 <ferror@plt+0x9a20>
  40ff44:	mov	x1, x24
  40ff48:	mov	w0, w19
  40ff4c:	mov	x2, #0x1                   	// #1
  40ff50:	bl	40c050 <ferror@plt+0x9a20>
  40ff54:	ldr	x20, [x20]
  40ff58:	cbnz	x20, 40ff08 <ferror@plt+0xd8d8>
  40ff5c:	ldrb	w1, [x23, #24]
  40ff60:	ldrb	w3, [x23, #25]
  40ff64:	mov	w20, w1
  40ff68:	cmp	w1, w3
  40ff6c:	b.gt	40fff8 <ferror@plt+0xd9c8>
  40ff70:	sub	w0, w20, w1
  40ff74:	cmp	w1, w20
  40ff78:	b.gt	40ffe4 <ferror@plt+0xd9b4>
  40ff7c:	add	x0, x23, w0, sxtw #2
  40ff80:	mov	w2, #0x0                   	// #0
  40ff84:	ldr	w22, [x0, #28]
  40ff88:	ands	w1, w22, #0xfffffff
  40ff8c:	b.eq	40ffe4 <ferror@plt+0xd9b4>  // b.none
  40ff90:	ldr	x24, [x23]
  40ff94:	and	x1, x1, #0xfffffff
  40ff98:	mov	x0, x24
  40ff9c:	bl	4022e0 <fseek@plt>
  40ffa0:	mov	w1, w22
  40ffa4:	mov	w2, w0
  40ffa8:	mov	x0, x24
  40ffac:	tbnz	w2, #31, 40ffe0 <ferror@plt+0xd9b0>
  40ffb0:	bl	40f970 <ferror@plt+0xd340>
  40ffb4:	mov	x22, x0
  40ffb8:	mov	w1, w20
  40ffbc:	mov	x0, x21
  40ffc0:	cbz	x22, 40ffe0 <ferror@plt+0xd9b0>
  40ffc4:	bl	418438 <ferror@plt+0x15e08>
  40ffc8:	mov	w2, w19
  40ffcc:	mov	x1, x21
  40ffd0:	mov	x0, x22
  40ffd4:	bl	40feb8 <ferror@plt+0xd888>
  40ffd8:	mov	x0, x21
  40ffdc:	bl	4185c8 <ferror@plt+0x15f98>
  40ffe0:	ldrb	w3, [x23, #25]
  40ffe4:	add	w20, w20, #0x1
  40ffe8:	cmp	w3, w20
  40ffec:	b.lt	40fff8 <ferror@plt+0xd9c8>  // b.tstop
  40fff0:	ldrb	w1, [x23, #24]
  40fff4:	b	40ff70 <ferror@plt+0xd940>
  40fff8:	mov	w1, w25
  40fffc:	mov	x0, x21
  410000:	bl	418608 <ferror@plt+0x15fd8>
  410004:	ldr	x0, [x23, #8]
  410008:	bl	4023e0 <free@plt>
  41000c:	ldr	x19, [x23, #16]
  410010:	cbz	x19, 410028 <ferror@plt+0xd9f8>
  410014:	nop
  410018:	mov	x0, x19
  41001c:	ldr	x19, [x19]
  410020:	bl	4023e0 <free@plt>
  410024:	cbnz	x19, 410018 <ferror@plt+0xd9e8>
  410028:	mov	x0, x23
  41002c:	ldp	x19, x20, [sp, #16]
  410030:	ldp	x21, x22, [sp, #32]
  410034:	ldp	x23, x24, [sp, #48]
  410038:	ldp	x25, x26, [sp, #64]
  41003c:	ldp	x29, x30, [sp], #80
  410040:	b	4023e0 <free@plt>
  410044:	nop
  410048:	stp	x29, x30, [sp, #-112]!
  41004c:	mov	x29, sp
  410050:	stp	x21, x22, [sp, #32]
  410054:	mov	x21, x0
  410058:	mov	x22, x2
  41005c:	ldr	x0, [x0, #8]
  410060:	stp	x19, x20, [sp, #16]
  410064:	mov	x20, x3
  410068:	stp	x23, x24, [sp, #48]
  41006c:	mov	x23, x4
  410070:	stp	x25, x26, [sp, #64]
  410074:	sxtw	x25, w1
  410078:	ldrb	w1, [x0, w1, sxtw]
  41007c:	cbz	w1, 410284 <ferror@plt+0xdc54>
  410080:	add	x19, x25, #0x1
  410084:	nop
  410088:	mov	x0, x22
  41008c:	bl	418438 <ferror@plt+0x15e08>
  410090:	ldr	x0, [x21, #8]
  410094:	sub	w24, w19, w25
  410098:	ldrb	w1, [x0, x19]
  41009c:	add	x19, x19, #0x1
  4100a0:	cbnz	w1, 410088 <ferror@plt+0xda58>
  4100a4:	ldrb	w0, [x21, #24]
  4100a8:	ldrb	w3, [x21, #25]
  4100ac:	mov	w19, w0
  4100b0:	cmp	w0, w3
  4100b4:	b.gt	410144 <ferror@plt+0xdb14>
  4100b8:	subs	w1, w19, w0
  4100bc:	b.lt	410130 <ferror@plt+0xdb00>  // b.tstop
  4100c0:	add	x1, x21, w1, sxtw #2
  4100c4:	mov	w2, #0x0                   	// #0
  4100c8:	ldr	w25, [x1, #28]
  4100cc:	ands	w1, w25, #0xfffffff
  4100d0:	b.eq	410130 <ferror@plt+0xdb00>  // b.none
  4100d4:	ldr	x26, [x21]
  4100d8:	and	x1, x1, #0xfffffff
  4100dc:	mov	x0, x26
  4100e0:	bl	4022e0 <fseek@plt>
  4100e4:	mov	w1, w25
  4100e8:	mov	w2, w0
  4100ec:	mov	x0, x26
  4100f0:	tbnz	w2, #31, 41012c <ferror@plt+0xdafc>
  4100f4:	bl	40f970 <ferror@plt+0xd340>
  4100f8:	mov	x25, x0
  4100fc:	mov	w1, w19
  410100:	mov	x0, x22
  410104:	cbz	x25, 41012c <ferror@plt+0xdafc>
  410108:	bl	418438 <ferror@plt+0x15e08>
  41010c:	mov	x4, x23
  410110:	mov	x3, x20
  410114:	mov	x2, x22
  410118:	mov	w1, #0x0                   	// #0
  41011c:	mov	x0, x25
  410120:	bl	410048 <ferror@plt+0xda18>
  410124:	mov	x0, x22
  410128:	bl	4185c8 <ferror@plt+0x15f98>
  41012c:	ldrb	w3, [x21, #25]
  410130:	add	w19, w19, #0x1
  410134:	cmp	w3, w19
  410138:	b.lt	410144 <ferror@plt+0xdb14>  // b.tstop
  41013c:	ldrb	w0, [x21, #24]
  410140:	b	4100b8 <ferror@plt+0xda88>
  410144:	ldr	x0, [x21, #16]
  410148:	cbz	x0, 41025c <ferror@plt+0xdc2c>
  41014c:	mov	x0, x22
  410150:	bl	4183d0 <ferror@plt+0x15da0>
  410154:	mov	x1, x20
  410158:	mov	w2, #0x0                   	// #0
  41015c:	bl	402450 <fnmatch@plt>
  410160:	cbnz	w0, 410238 <ferror@plt+0xdc08>
  410164:	ldr	x25, [x21, #16]
  410168:	cbz	x25, 4101f0 <ferror@plt+0xdbc0>
  41016c:	stp	x27, x28, [sp, #80]
  410170:	add	x1, x25, #0x10
  410174:	ldr	x19, [x23]
  410178:	mov	x27, x23
  41017c:	ldp	w28, w3, [x25, #8]
  410180:	cbnz	x19, 410194 <ferror@plt+0xdb64>
  410184:	b	4101a0 <ferror@plt+0xdb70>
  410188:	mov	x27, x19
  41018c:	ldr	x19, [x19]
  410190:	cbz	x19, 4101a0 <ferror@plt+0xdb70>
  410194:	ldr	w0, [x19, #8]
  410198:	cmp	w28, w0
  41019c:	b.hi	410188 <ferror@plt+0xdb58>  // b.pmore
  4101a0:	mov	w26, w3
  4101a4:	str	w3, [sp, #100]
  4101a8:	add	x0, x26, #0x11
  4101ac:	str	x1, [sp, #104]
  4101b0:	bl	4021a0 <malloc@plt>
  4101b4:	mov	x20, x0
  4101b8:	cbz	x0, 41028c <ferror@plt+0xdc5c>
  4101bc:	ldr	w3, [sp, #100]
  4101c0:	mov	x2, x26
  4101c4:	ldr	x1, [sp, #104]
  4101c8:	add	x26, x20, x26
  4101cc:	str	x19, [x20]
  4101d0:	add	x0, x0, #0x10
  4101d4:	stp	w28, w3, [x20, #8]
  4101d8:	bl	401fe0 <memcpy@plt>
  4101dc:	strb	wzr, [x26, #16]
  4101e0:	str	x20, [x27]
  4101e4:	ldr	x25, [x25]
  4101e8:	cbnz	x25, 410170 <ferror@plt+0xdb40>
  4101ec:	ldp	x27, x28, [sp, #80]
  4101f0:	ldr	x0, [x21, #8]
  4101f4:	bl	4023e0 <free@plt>
  4101f8:	ldr	x19, [x21, #16]
  4101fc:	cbz	x19, 410210 <ferror@plt+0xdbe0>
  410200:	mov	x0, x19
  410204:	ldr	x19, [x19]
  410208:	bl	4023e0 <free@plt>
  41020c:	cbnz	x19, 410200 <ferror@plt+0xdbd0>
  410210:	mov	x0, x21
  410214:	bl	4023e0 <free@plt>
  410218:	mov	w1, w24
  41021c:	mov	x0, x22
  410220:	ldp	x19, x20, [sp, #16]
  410224:	ldp	x21, x22, [sp, #32]
  410228:	ldp	x23, x24, [sp, #48]
  41022c:	ldp	x25, x26, [sp, #64]
  410230:	ldp	x29, x30, [sp], #112
  410234:	b	418608 <ferror@plt+0x15fd8>
  410238:	ldr	x0, [x21, #8]
  41023c:	bl	4023e0 <free@plt>
  410240:	ldr	x19, [x21, #16]
  410244:	cbz	x19, 410210 <ferror@plt+0xdbe0>
  410248:	mov	x0, x19
  41024c:	ldr	x19, [x19]
  410250:	bl	4023e0 <free@plt>
  410254:	cbnz	x19, 410248 <ferror@plt+0xdc18>
  410258:	b	410210 <ferror@plt+0xdbe0>
  41025c:	ldr	x0, [x21, #8]
  410260:	bl	4023e0 <free@plt>
  410264:	ldr	x19, [x21, #16]
  410268:	cbz	x19, 410210 <ferror@plt+0xdbe0>
  41026c:	nop
  410270:	mov	x0, x19
  410274:	ldr	x19, [x19]
  410278:	bl	4023e0 <free@plt>
  41027c:	cbnz	x19, 410270 <ferror@plt+0xdc40>
  410280:	b	410210 <ferror@plt+0xdbe0>
  410284:	mov	w24, #0x0                   	// #0
  410288:	b	4100a4 <ferror@plt+0xda74>
  41028c:	ldr	x25, [x25]
  410290:	cbnz	x25, 410170 <ferror@plt+0xdb40>
  410294:	b	4101ec <ferror@plt+0xdbbc>
  410298:	cbz	x0, 4102cc <ferror@plt+0xdc9c>
  41029c:	stp	x29, x30, [sp, #-32]!
  4102a0:	mov	x29, sp
  4102a4:	str	x19, [sp, #16]
  4102a8:	mov	x19, x0
  4102ac:	nop
  4102b0:	mov	x0, x19
  4102b4:	ldr	x19, [x19]
  4102b8:	bl	4023e0 <free@plt>
  4102bc:	cbnz	x19, 4102b0 <ferror@plt+0xdc80>
  4102c0:	ldr	x19, [sp, #16]
  4102c4:	ldp	x29, x30, [sp], #32
  4102c8:	ret
  4102cc:	ret
  4102d0:	stp	x29, x30, [sp, #-64]!
  4102d4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4102d8:	add	x1, x1, #0x768
  4102dc:	mov	x29, sp
  4102e0:	stp	x21, x22, [sp, #32]
  4102e4:	bl	402190 <fopen@plt>
  4102e8:	cbz	x0, 4103c4 <ferror@plt+0xdd94>
  4102ec:	stp	x19, x20, [sp, #16]
  4102f0:	mov	x19, x0
  4102f4:	bl	402580 <__errno_location@plt>
  4102f8:	mov	x20, x0
  4102fc:	add	x22, sp, #0x3c
  410300:	mov	x1, #0x4                   	// #4
  410304:	mov	x0, x22
  410308:	mov	x3, x19
  41030c:	mov	x2, #0x1                   	// #1
  410310:	str	wzr, [x20]
  410314:	bl	4023c0 <fread@plt>
  410318:	ldr	w1, [sp, #60]
  41031c:	mov	w0, #0x7b0                 	// #1968
  410320:	movk	w0, #0x57f4, lsl #16
  410324:	cmp	w1, w0
  410328:	b.ne	4103a4 <ferror@plt+0xdd74>  // b.any
  41032c:	str	wzr, [x20]
  410330:	mov	x3, x19
  410334:	mov	x0, x22
  410338:	mov	x2, #0x1                   	// #1
  41033c:	mov	x1, #0x4                   	// #4
  410340:	bl	4023c0 <fread@plt>
  410344:	ldr	w0, [sp, #60]
  410348:	rev	w0, w0
  41034c:	lsr	w0, w0, #16
  410350:	cmp	w0, #0x2
  410354:	b.ne	4103a4 <ferror@plt+0xdd74>  // b.any
  410358:	mov	x0, #0x10                  	// #16
  41035c:	bl	4021a0 <malloc@plt>
  410360:	mov	x21, x0
  410364:	str	wzr, [x20]
  410368:	mov	x3, x19
  41036c:	mov	x0, x22
  410370:	mov	x2, #0x1                   	// #1
  410374:	mov	x1, #0x4                   	// #4
  410378:	str	x19, [x21]
  41037c:	bl	4023c0 <fread@plt>
  410380:	str	wzr, [x20]
  410384:	ldr	w0, [sp, #60]
  410388:	ldp	x19, x20, [sp, #16]
  41038c:	rev	w0, w0
  410390:	str	w0, [x21, #8]
  410394:	mov	x0, x21
  410398:	ldp	x21, x22, [sp, #32]
  41039c:	ldp	x29, x30, [sp], #64
  4103a0:	ret
  4103a4:	mov	x0, x19
  4103a8:	mov	x21, #0x0                   	// #0
  4103ac:	bl	402160 <fclose@plt>
  4103b0:	mov	x0, x21
  4103b4:	ldp	x19, x20, [sp, #16]
  4103b8:	ldp	x21, x22, [sp, #32]
  4103bc:	ldp	x29, x30, [sp], #64
  4103c0:	ret
  4103c4:	mov	x21, #0x0                   	// #0
  4103c8:	mov	x0, x21
  4103cc:	ldp	x21, x22, [sp, #32]
  4103d0:	ldp	x29, x30, [sp], #64
  4103d4:	ret
  4103d8:	stp	x29, x30, [sp, #-32]!
  4103dc:	mov	x29, sp
  4103e0:	str	x19, [sp, #16]
  4103e4:	mov	x19, x0
  4103e8:	ldr	x0, [x0]
  4103ec:	bl	402160 <fclose@plt>
  4103f0:	mov	x0, x19
  4103f4:	ldr	x19, [sp, #16]
  4103f8:	ldp	x29, x30, [sp], #32
  4103fc:	b	4023e0 <free@plt>
  410400:	stp	x29, x30, [sp, #-64]!
  410404:	mov	x29, sp
  410408:	stp	x19, x20, [sp, #16]
  41040c:	ldr	w20, [x0, #8]
  410410:	stp	x21, x22, [sp, #32]
  410414:	mov	w22, w1
  410418:	ands	w1, w20, #0xfffffff
  41041c:	b.eq	410480 <ferror@plt+0xde50>  // b.none
  410420:	ldr	x21, [x0]
  410424:	mov	x19, x2
  410428:	and	x1, x1, #0xfffffff
  41042c:	mov	w2, #0x0                   	// #0
  410430:	mov	x0, x21
  410434:	bl	4022e0 <fseek@plt>
  410438:	tbnz	w0, #31, 410480 <ferror@plt+0xde50>
  41043c:	mov	x0, x21
  410440:	mov	w1, w20
  410444:	bl	40f970 <ferror@plt+0xd340>
  410448:	mov	x21, x0
  41044c:	cbz	x0, 410480 <ferror@plt+0xde50>
  410450:	add	x20, sp, #0x30
  410454:	mov	x0, x20
  410458:	bl	418368 <ferror@plt+0x15d38>
  41045c:	mov	x1, x19
  410460:	mov	x0, x20
  410464:	bl	4184c0 <ferror@plt+0x15e90>
  410468:	mov	w2, w22
  41046c:	mov	x1, x20
  410470:	mov	x0, x21
  410474:	bl	40feb8 <ferror@plt+0xd888>
  410478:	mov	x0, x20
  41047c:	bl	418378 <ferror@plt+0x15d48>
  410480:	ldp	x19, x20, [sp, #16]
  410484:	ldp	x21, x22, [sp, #32]
  410488:	ldp	x29, x30, [sp], #64
  41048c:	ret
  410490:	stp	x29, x30, [sp, #-64]!
  410494:	mov	x29, sp
  410498:	stp	x19, x20, [sp, #16]
  41049c:	ldr	w19, [x0, #8]
  4104a0:	stp	x21, x22, [sp, #32]
  4104a4:	mov	x22, x1
  4104a8:	ands	w1, w19, #0xfffffff
  4104ac:	b.eq	410624 <ferror@plt+0xdff4>  // b.none
  4104b0:	ldr	x20, [x0]
  4104b4:	and	x1, x1, #0xfffffff
  4104b8:	mov	w2, #0x0                   	// #0
  4104bc:	mov	x0, x20
  4104c0:	bl	4022e0 <fseek@plt>
  4104c4:	tbnz	w0, #31, 410624 <ferror@plt+0xdff4>
  4104c8:	mov	w1, w19
  4104cc:	mov	x0, x20
  4104d0:	mov	w21, #0x0                   	// #0
  4104d4:	bl	40f970 <ferror@plt+0xd340>
  4104d8:	mov	x19, x0
  4104dc:	cbz	x0, 410624 <ferror@plt+0xdff4>
  4104e0:	str	x23, [sp, #48]
  4104e4:	ldr	x23, [x19, #8]
  4104e8:	sxtw	x0, w21
  4104ec:	mov	x2, #0x1                   	// #1
  4104f0:	ldrb	w3, [x23]
  4104f4:	cbz	w3, 410570 <ferror@plt+0xdf40>
  4104f8:	sub	x0, x0, #0x1
  4104fc:	sub	x1, x23, #0x1
  410500:	add	x0, x22, x0
  410504:	b	410510 <ferror@plt+0xdee0>
  410508:	ldrb	w3, [x1, x2]
  41050c:	cbz	w3, 41056c <ferror@plt+0xdf3c>
  410510:	ldrb	w4, [x0, x2]
  410514:	mov	w5, w2
  410518:	add	x2, x2, #0x1
  41051c:	cmp	w4, w3
  410520:	b.eq	410508 <ferror@plt+0xded8>  // b.none
  410524:	mov	x0, x23
  410528:	bl	4023e0 <free@plt>
  41052c:	ldr	x20, [x19, #16]
  410530:	cbz	x20, 410548 <ferror@plt+0xdf18>
  410534:	nop
  410538:	mov	x0, x20
  41053c:	ldr	x20, [x20]
  410540:	bl	4023e0 <free@plt>
  410544:	cbnz	x20, 410538 <ferror@plt+0xdf08>
  410548:	mov	x0, x19
  41054c:	bl	4023e0 <free@plt>
  410550:	ldr	x23, [sp, #48]
  410554:	mov	x20, #0x0                   	// #0
  410558:	mov	x0, x20
  41055c:	ldp	x19, x20, [sp, #16]
  410560:	ldp	x21, x22, [sp, #32]
  410564:	ldp	x29, x30, [sp], #64
  410568:	ret
  41056c:	add	w21, w21, w5
  410570:	ldrb	w0, [x22, w21, sxtw]
  410574:	cbz	w0, 41063c <ferror@plt+0xe00c>
  410578:	ldrb	w1, [x19, #24]
  41057c:	cmp	w0, w1
  410580:	b.lt	410590 <ferror@plt+0xdf60>  // b.tstop
  410584:	ldrb	w2, [x19, #25]
  410588:	cmp	w0, w2
  41058c:	b.le	4105d0 <ferror@plt+0xdfa0>
  410590:	mov	x0, x23
  410594:	bl	4023e0 <free@plt>
  410598:	ldr	x20, [x19, #16]
  41059c:	cbz	x20, 410670 <ferror@plt+0xe040>
  4105a0:	mov	x23, #0x0                   	// #0
  4105a4:	nop
  4105a8:	mov	x0, x20
  4105ac:	ldr	x20, [x20]
  4105b0:	bl	4023e0 <free@plt>
  4105b4:	cbnz	x20, 4105a8 <ferror@plt+0xdf78>
  4105b8:	mov	x0, x19
  4105bc:	add	w21, w21, #0x1
  4105c0:	bl	4023e0 <free@plt>
  4105c4:	cbz	x23, 410620 <ferror@plt+0xdff0>
  4105c8:	mov	x19, x23
  4105cc:	b	4104e4 <ferror@plt+0xdeb4>
  4105d0:	sub	w0, w0, w1
  4105d4:	add	x0, x19, w0, sxtw #2
  4105d8:	ldr	w20, [x0, #28]
  4105dc:	ands	w1, w20, #0xfffffff
  4105e0:	b.eq	410590 <ferror@plt+0xdf60>  // b.none
  4105e4:	ldr	x23, [x19]
  4105e8:	and	x1, x1, #0xfffffff
  4105ec:	mov	w2, #0x0                   	// #0
  4105f0:	mov	x0, x23
  4105f4:	bl	4022e0 <fseek@plt>
  4105f8:	tbnz	w0, #31, 410680 <ferror@plt+0xe050>
  4105fc:	mov	w1, w20
  410600:	mov	x0, x23
  410604:	bl	40f970 <ferror@plt+0xd340>
  410608:	mov	x23, x0
  41060c:	ldr	x0, [x19, #8]
  410610:	bl	4023e0 <free@plt>
  410614:	ldr	x20, [x19, #16]
  410618:	cbz	x20, 4105b8 <ferror@plt+0xdf88>
  41061c:	b	4105a8 <ferror@plt+0xdf78>
  410620:	ldr	x23, [sp, #48]
  410624:	mov	x20, #0x0                   	// #0
  410628:	mov	x0, x20
  41062c:	ldp	x19, x20, [sp, #16]
  410630:	ldp	x21, x22, [sp, #32]
  410634:	ldp	x29, x30, [sp], #64
  410638:	ret
  41063c:	ldr	x20, [x19, #16]
  410640:	cbz	x20, 410650 <ferror@plt+0xe020>
  410644:	add	x0, x20, #0x10
  410648:	bl	402250 <strdup@plt>
  41064c:	mov	x20, x0
  410650:	mov	x0, x23
  410654:	bl	4023e0 <free@plt>
  410658:	ldr	x21, [x19, #16]
  41065c:	cbz	x21, 410670 <ferror@plt+0xe040>
  410660:	mov	x0, x21
  410664:	ldr	x21, [x21]
  410668:	bl	4023e0 <free@plt>
  41066c:	cbnz	x21, 410660 <ferror@plt+0xe030>
  410670:	mov	x0, x19
  410674:	bl	4023e0 <free@plt>
  410678:	ldr	x23, [sp, #48]
  41067c:	b	410558 <ferror@plt+0xdf28>
  410680:	ldr	x23, [x19, #8]
  410684:	b	410590 <ferror@plt+0xdf60>
  410688:	stp	x29, x30, [sp, #-144]!
  41068c:	mov	x29, sp
  410690:	stp	x19, x20, [sp, #16]
  410694:	mov	x20, x1
  410698:	ldr	w19, [x0, #8]
  41069c:	stp	x21, x22, [sp, #32]
  4106a0:	ands	w1, w19, #0xfffffff
  4106a4:	b.eq	41077c <ferror@plt+0xe14c>  // b.none
  4106a8:	ldr	x21, [x0]
  4106ac:	and	x1, x1, #0xfffffff
  4106b0:	mov	w2, #0x0                   	// #0
  4106b4:	mov	x0, x21
  4106b8:	bl	4022e0 <fseek@plt>
  4106bc:	tbnz	w0, #31, 41077c <ferror@plt+0xe14c>
  4106c0:	mov	w1, w19
  4106c4:	mov	x0, x21
  4106c8:	add	x22, sp, #0x80
  4106cc:	stp	x23, x24, [sp, #48]
  4106d0:	bl	40f970 <ferror@plt+0xd340>
  4106d4:	mov	w23, #0x0                   	// #0
  4106d8:	mov	x19, x0
  4106dc:	mov	x0, x22
  4106e0:	str	xzr, [sp, #120]
  4106e4:	bl	418368 <ferror@plt+0x15d38>
  4106e8:	cbz	x19, 410b38 <ferror@plt+0xe508>
  4106ec:	stp	x25, x26, [sp, #64]
  4106f0:	add	x26, sp, #0x78
  4106f4:	mov	w25, #0x3f                  	// #63
  4106f8:	mov	w24, #0x5b                  	// #91
  4106fc:	ldr	x0, [x19, #8]
  410700:	add	x3, x20, w23, sxtw
  410704:	mov	x4, #0x1                   	// #1
  410708:	ldrb	w2, [x0]
  41070c:	cbnz	w2, 410730 <ferror@plt+0xe100>
  410710:	b	410a74 <ferror@plt+0xe444>
  410714:	ldrb	w1, [x3]
  410718:	add	x3, x3, #0x1
  41071c:	cmp	w1, w2
  410720:	b.ne	4107a8 <ferror@plt+0xe178>  // b.any
  410724:	ldrb	w2, [x0, x4]
  410728:	add	x4, x4, #0x1
  41072c:	cbz	w2, 4107f4 <ferror@plt+0xe1c4>
  410730:	cmp	w2, #0x2a
  410734:	sub	w1, w4, #0x1
  410738:	ccmp	w2, w25, #0x4, ne  // ne = any
  41073c:	mov	w5, w4
  410740:	ccmp	w2, w24, #0x4, ne  // ne = any
  410744:	b.ne	410714 <ferror@plt+0xe0e4>  // b.any
  410748:	mov	x0, x19
  41074c:	add	x4, sp, #0x78
  410750:	mov	x2, x22
  410754:	bl	410048 <ferror@plt+0xda18>
  410758:	ldp	x23, x24, [sp, #48]
  41075c:	ldp	x25, x26, [sp, #64]
  410760:	mov	x0, x22
  410764:	bl	418378 <ferror@plt+0x15d48>
  410768:	ldp	x19, x20, [sp, #16]
  41076c:	ldp	x21, x22, [sp, #32]
  410770:	ldr	x0, [sp, #120]
  410774:	ldp	x29, x30, [sp], #144
  410778:	ret
  41077c:	add	x22, sp, #0x80
  410780:	str	xzr, [sp, #120]
  410784:	mov	x0, x22
  410788:	bl	418368 <ferror@plt+0x15d38>
  41078c:	mov	x0, x22
  410790:	bl	418378 <ferror@plt+0x15d48>
  410794:	ldp	x19, x20, [sp, #16]
  410798:	ldp	x21, x22, [sp, #32]
  41079c:	ldr	x0, [sp, #120]
  4107a0:	ldp	x29, x30, [sp], #144
  4107a4:	ret
  4107a8:	bl	4023e0 <free@plt>
  4107ac:	ldr	x20, [x19, #16]
  4107b0:	cbz	x20, 4107c8 <ferror@plt+0xe198>
  4107b4:	nop
  4107b8:	mov	x0, x20
  4107bc:	ldr	x20, [x20]
  4107c0:	bl	4023e0 <free@plt>
  4107c4:	cbnz	x20, 4107b8 <ferror@plt+0xe188>
  4107c8:	mov	x0, x19
  4107cc:	bl	4023e0 <free@plt>
  4107d0:	mov	x0, x22
  4107d4:	ldp	x23, x24, [sp, #48]
  4107d8:	ldp	x25, x26, [sp, #64]
  4107dc:	bl	418378 <ferror@plt+0x15d48>
  4107e0:	ldp	x19, x20, [sp, #16]
  4107e4:	ldp	x21, x22, [sp, #32]
  4107e8:	ldr	x0, [sp, #120]
  4107ec:	ldp	x29, x30, [sp], #144
  4107f0:	ret
  4107f4:	add	w23, w23, w5
  4107f8:	stp	x27, x28, [sp, #80]
  4107fc:	ldrb	w0, [x19, #24]
  410800:	sxtw	x28, w23
  410804:	add	x21, x20, x28
  410808:	cmp	w0, #0x2a
  41080c:	b.gt	410908 <ferror@plt+0xe2d8>
  410810:	ldrb	w2, [x19, #25]
  410814:	cmp	w2, #0x29
  410818:	b.hi	41087c <ferror@plt+0xe24c>  // b.pmore
  41081c:	ldrb	w0, [x20, x28]
  410820:	cbz	w0, 410a7c <ferror@plt+0xe44c>
  410824:	ldrb	w1, [x19, #24]
  410828:	cmp	w0, w1
  41082c:	b.lt	41083c <ferror@plt+0xe20c>  // b.tstop
  410830:	ldrb	w2, [x19, #25]
  410834:	cmp	w0, w2
  410838:	b.le	41099c <ferror@plt+0xe36c>
  41083c:	ldr	x0, [x19, #8]
  410840:	bl	4023e0 <free@plt>
  410844:	ldr	x21, [x19, #16]
  410848:	cbz	x21, 410b20 <ferror@plt+0xe4f0>
  41084c:	mov	x27, #0x0                   	// #0
  410850:	mov	x0, x21
  410854:	ldr	x21, [x21]
  410858:	bl	4023e0 <free@plt>
  41085c:	cbnz	x21, 410850 <ferror@plt+0xe220>
  410860:	mov	x0, x19
  410864:	add	w23, w23, #0x1
  410868:	bl	4023e0 <free@plt>
  41086c:	cbz	x27, 410b4c <ferror@plt+0xe51c>
  410870:	mov	x19, x27
  410874:	ldp	x27, x28, [sp, #80]
  410878:	b	4106fc <ferror@plt+0xe0cc>
  41087c:	mov	w27, #0x2a                  	// #42
  410880:	sub	w1, w27, w0
  410884:	add	x1, x19, w1, sxtw #2
  410888:	ldr	w3, [x1, #28]
  41088c:	str	w3, [sp, #96]
  410890:	ands	w1, w3, #0xfffffff
  410894:	b.eq	4109f0 <ferror@plt+0xe3c0>  // b.none
  410898:	ldr	x4, [x19]
  41089c:	and	x1, x1, #0xfffffff
  4108a0:	mov	w2, #0x0                   	// #0
  4108a4:	str	x4, [sp, #104]
  4108a8:	mov	x0, x4
  4108ac:	bl	4022e0 <fseek@plt>
  4108b0:	ldr	w3, [sp, #96]
  4108b4:	ldr	x4, [sp, #104]
  4108b8:	tbnz	w0, #31, 410904 <ferror@plt+0xe2d4>
  4108bc:	mov	w1, w3
  4108c0:	mov	x0, x4
  4108c4:	bl	40f970 <ferror@plt+0xd340>
  4108c8:	mov	x5, x0
  4108cc:	cbz	x0, 410904 <ferror@plt+0xe2d4>
  4108d0:	mov	w1, w27
  4108d4:	mov	x0, x22
  4108d8:	str	x5, [sp, #96]
  4108dc:	bl	418438 <ferror@plt+0x15e08>
  4108e0:	ldr	x5, [sp, #96]
  4108e4:	mov	x4, x26
  4108e8:	mov	x3, x21
  4108ec:	mov	x2, x22
  4108f0:	mov	w1, #0x0                   	// #0
  4108f4:	mov	x0, x5
  4108f8:	bl	410048 <ferror@plt+0xda18>
  4108fc:	mov	x0, x22
  410900:	bl	4185c8 <ferror@plt+0x15f98>
  410904:	ldrb	w0, [x19, #24]
  410908:	cmp	w0, #0x3f
  41090c:	b.le	4109ec <ferror@plt+0xe3bc>
  410910:	cmp	w0, #0x5b
  410914:	b.gt	41081c <ferror@plt+0xe1ec>
  410918:	ldrb	w2, [x19, #25]
  41091c:	cmp	w2, #0x5a
  410920:	b.ls	41081c <ferror@plt+0xe1ec>  // b.plast
  410924:	sub	w0, w24, w0
  410928:	add	x0, x19, w0, sxtw #2
  41092c:	ldr	w27, [x0, #28]
  410930:	ands	w1, w27, #0xfffffff
  410934:	b.eq	41081c <ferror@plt+0xe1ec>  // b.none
  410938:	ldr	x3, [x19]
  41093c:	and	x1, x1, #0xfffffff
  410940:	mov	w2, #0x0                   	// #0
  410944:	str	x3, [sp, #96]
  410948:	mov	x0, x3
  41094c:	bl	4022e0 <fseek@plt>
  410950:	tbnz	w0, #31, 41081c <ferror@plt+0xe1ec>
  410954:	ldr	x3, [sp, #96]
  410958:	mov	w1, w27
  41095c:	mov	x0, x3
  410960:	bl	40f970 <ferror@plt+0xd340>
  410964:	mov	x27, x0
  410968:	cbz	x0, 41081c <ferror@plt+0xe1ec>
  41096c:	mov	x0, x22
  410970:	mov	w1, #0x5b                  	// #91
  410974:	bl	418438 <ferror@plt+0x15e08>
  410978:	mov	x4, x26
  41097c:	mov	x3, x21
  410980:	mov	x2, x22
  410984:	mov	w1, #0x0                   	// #0
  410988:	mov	x0, x27
  41098c:	bl	410048 <ferror@plt+0xda18>
  410990:	mov	x0, x22
  410994:	bl	4185c8 <ferror@plt+0x15f98>
  410998:	b	41081c <ferror@plt+0xe1ec>
  41099c:	sub	w0, w0, w1
  4109a0:	add	x0, x19, w0, sxtw #2
  4109a4:	ldr	w21, [x0, #28]
  4109a8:	ands	w1, w21, #0xfffffff
  4109ac:	b.eq	41083c <ferror@plt+0xe20c>  // b.none
  4109b0:	ldr	x27, [x19]
  4109b4:	and	x1, x1, #0xfffffff
  4109b8:	mov	w2, #0x0                   	// #0
  4109bc:	mov	x0, x27
  4109c0:	bl	4022e0 <fseek@plt>
  4109c4:	tbnz	w0, #31, 41083c <ferror@plt+0xe20c>
  4109c8:	mov	w1, w21
  4109cc:	mov	x0, x27
  4109d0:	bl	40f970 <ferror@plt+0xd340>
  4109d4:	mov	x27, x0
  4109d8:	ldr	x0, [x19, #8]
  4109dc:	bl	4023e0 <free@plt>
  4109e0:	ldr	x21, [x19, #16]
  4109e4:	cbz	x21, 410860 <ferror@plt+0xe230>
  4109e8:	b	410850 <ferror@plt+0xe220>
  4109ec:	ldrb	w2, [x19, #25]
  4109f0:	cmp	w2, #0x3e
  4109f4:	b.ls	41081c <ferror@plt+0xe1ec>  // b.plast
  4109f8:	sub	w1, w25, w0
  4109fc:	add	x1, x19, w1, sxtw #2
  410a00:	ldr	w27, [x1, #28]
  410a04:	ands	w1, w27, #0xfffffff
  410a08:	b.eq	41091c <ferror@plt+0xe2ec>  // b.none
  410a0c:	ldr	x3, [x19]
  410a10:	and	x1, x1, #0xfffffff
  410a14:	mov	w2, #0x0                   	// #0
  410a18:	str	x3, [sp, #96]
  410a1c:	mov	x0, x3
  410a20:	bl	4022e0 <fseek@plt>
  410a24:	ldr	x3, [sp, #96]
  410a28:	tbnz	w0, #31, 410a6c <ferror@plt+0xe43c>
  410a2c:	mov	w1, w27
  410a30:	mov	x0, x3
  410a34:	bl	40f970 <ferror@plt+0xd340>
  410a38:	mov	x27, x0
  410a3c:	cbz	x0, 410a6c <ferror@plt+0xe43c>
  410a40:	mov	w1, #0x3f                  	// #63
  410a44:	mov	x0, x22
  410a48:	bl	418438 <ferror@plt+0x15e08>
  410a4c:	mov	x4, x26
  410a50:	mov	x3, x21
  410a54:	mov	x2, x22
  410a58:	mov	w1, #0x0                   	// #0
  410a5c:	mov	x0, x27
  410a60:	bl	410048 <ferror@plt+0xda18>
  410a64:	mov	x0, x22
  410a68:	bl	4185c8 <ferror@plt+0x15f98>
  410a6c:	ldrb	w0, [x19, #24]
  410a70:	b	410910 <ferror@plt+0xe2e0>
  410a74:	stp	x27, x28, [sp, #80]
  410a78:	b	4107fc <ferror@plt+0xe1cc>
  410a7c:	ldr	x25, [x19, #16]
  410a80:	add	x0, sp, #0x78
  410a84:	str	x0, [sp, #96]
  410a88:	cbz	x25, 410b00 <ferror@plt+0xe4d0>
  410a8c:	nop
  410a90:	ldr	x20, [sp, #120]
  410a94:	add	x26, x25, #0x10
  410a98:	ldp	w21, w28, [x25, #8]
  410a9c:	ldr	x23, [sp, #96]
  410aa0:	cbnz	x20, 410ab4 <ferror@plt+0xe484>
  410aa4:	b	410ac0 <ferror@plt+0xe490>
  410aa8:	mov	x23, x20
  410aac:	ldr	x20, [x20]
  410ab0:	cbz	x20, 410ac0 <ferror@plt+0xe490>
  410ab4:	ldr	w0, [x20, #8]
  410ab8:	cmp	w21, w0
  410abc:	b.hi	410aa8 <ferror@plt+0xe478>  // b.pmore
  410ac0:	mov	w27, w28
  410ac4:	add	x0, x27, #0x11
  410ac8:	bl	4021a0 <malloc@plt>
  410acc:	mov	x24, x0
  410ad0:	cbz	x0, 410b40 <ferror@plt+0xe510>
  410ad4:	mov	x2, x27
  410ad8:	add	x27, x24, x27
  410adc:	str	x20, [x24]
  410ae0:	mov	x1, x26
  410ae4:	stp	w21, w28, [x24, #8]
  410ae8:	add	x0, x0, #0x10
  410aec:	bl	401fe0 <memcpy@plt>
  410af0:	strb	wzr, [x27, #16]
  410af4:	str	x24, [x23]
  410af8:	ldr	x25, [x25]
  410afc:	cbnz	x25, 410a90 <ferror@plt+0xe460>
  410b00:	ldr	x0, [x19, #8]
  410b04:	bl	4023e0 <free@plt>
  410b08:	ldr	x20, [x19, #16]
  410b0c:	cbz	x20, 410b20 <ferror@plt+0xe4f0>
  410b10:	mov	x0, x20
  410b14:	ldr	x20, [x20]
  410b18:	bl	4023e0 <free@plt>
  410b1c:	cbnz	x20, 410b10 <ferror@plt+0xe4e0>
  410b20:	mov	x0, x19
  410b24:	bl	4023e0 <free@plt>
  410b28:	ldp	x23, x24, [sp, #48]
  410b2c:	ldp	x25, x26, [sp, #64]
  410b30:	ldp	x27, x28, [sp, #80]
  410b34:	b	410760 <ferror@plt+0xe130>
  410b38:	ldp	x23, x24, [sp, #48]
  410b3c:	b	410760 <ferror@plt+0xe130>
  410b40:	ldr	x25, [x25]
  410b44:	cbnz	x25, 410a90 <ferror@plt+0xe460>
  410b48:	b	410b00 <ferror@plt+0xe4d0>
  410b4c:	ldp	x23, x24, [sp, #48]
  410b50:	ldp	x25, x26, [sp, #64]
  410b54:	ldp	x27, x28, [sp, #80]
  410b58:	b	410760 <ferror@plt+0xe130>
  410b5c:	nop
  410b60:	stp	x29, x30, [sp, #-208]!
  410b64:	mov	x29, sp
  410b68:	stp	x19, x20, [sp, #16]
  410b6c:	mov	x20, x1
  410b70:	stp	x21, x22, [sp, #32]
  410b74:	mov	x21, x0
  410b78:	mov	x22, x2
  410b7c:	mov	x0, #0x20                  	// #32
  410b80:	bl	4021a0 <malloc@plt>
  410b84:	mov	x19, x0
  410b88:	cbz	x0, 410d68 <ferror@plt+0xe738>
  410b8c:	mov	x0, x20
  410b90:	mov	w1, #0x80000               	// #524288
  410b94:	bl	4021b0 <open@plt>
  410b98:	mov	w20, w0
  410b9c:	tbnz	w0, #31, 410c8c <ferror@plt+0xe65c>
  410ba0:	stp	x23, x24, [sp, #48]
  410ba4:	add	x24, sp, #0x50
  410ba8:	mov	w1, w0
  410bac:	mov	x2, x24
  410bb0:	mov	w0, #0x0                   	// #0
  410bb4:	bl	4024d0 <__fxstat@plt>
  410bb8:	tbnz	w0, #31, 410c80 <ferror@plt+0xe650>
  410bbc:	ldr	x1, [sp, #128]
  410bc0:	cmp	x1, #0xb
  410bc4:	b.ls	410c80 <ferror@plt+0xe650>  // b.plast
  410bc8:	mov	w4, w20
  410bcc:	mov	x5, #0x0                   	// #0
  410bd0:	mov	w3, #0x2                   	// #2
  410bd4:	mov	w2, #0x1                   	// #1
  410bd8:	mov	x0, #0x0                   	// #0
  410bdc:	bl	4023a0 <mmap@plt>
  410be0:	str	x0, [x19, #8]
  410be4:	cmn	x0, #0x1
  410be8:	b.eq	410d24 <ferror@plt+0xe6f4>  // b.none
  410bec:	ldp	w23, w1, [x0]
  410bf0:	str	x25, [sp, #64]
  410bf4:	mov	w25, #0xf457                	// #62551
  410bf8:	rev	w23, w23
  410bfc:	movk	w25, #0xb007, lsl #16
  410c00:	rev	w1, w1
  410c04:	cmp	w23, w25
  410c08:	b.ne	410cac <ferror@plt+0xe67c>  // b.any
  410c0c:	lsr	w23, w1, #16
  410c10:	cmp	w23, #0x2
  410c14:	b.ne	410c60 <ferror@plt+0xe630>  // b.any
  410c18:	ldr	w1, [x0, #8]
  410c1c:	mov	w0, w20
  410c20:	ldr	x2, [sp, #128]
  410c24:	rev	w1, w1
  410c28:	str	x21, [x19]
  410c2c:	str	w1, [x19, #16]
  410c30:	str	x2, [x19, #24]
  410c34:	bl	402280 <close@plt>
  410c38:	mov	x0, x24
  410c3c:	bl	40c638 <ferror@plt+0xa008>
  410c40:	ldp	x23, x24, [sp, #48]
  410c44:	ldr	x25, [sp, #64]
  410c48:	str	x0, [x22]
  410c4c:	mov	x0, x19
  410c50:	ldp	x19, x20, [sp, #16]
  410c54:	ldp	x21, x22, [sp, #32]
  410c58:	ldp	x29, x30, [sp], #208
  410c5c:	ret
  410c60:	mov	x0, x21
  410c64:	bl	40c8f8 <ferror@plt+0xa2c8>
  410c68:	cmp	w0, #0x2
  410c6c:	b.gt	410cf0 <ferror@plt+0xe6c0>
  410c70:	ldr	x0, [x19, #8]
  410c74:	ldr	x1, [sp, #128]
  410c78:	bl	402460 <munmap@plt>
  410c7c:	ldr	x25, [sp, #64]
  410c80:	mov	w0, w20
  410c84:	bl	402280 <close@plt>
  410c88:	ldp	x23, x24, [sp, #48]
  410c8c:	mov	x0, x19
  410c90:	mov	x19, #0x0                   	// #0
  410c94:	bl	4023e0 <free@plt>
  410c98:	mov	x0, x19
  410c9c:	ldp	x19, x20, [sp, #16]
  410ca0:	ldp	x21, x22, [sp, #32]
  410ca4:	ldp	x29, x30, [sp], #208
  410ca8:	ret
  410cac:	mov	x0, x21
  410cb0:	bl	40c8f8 <ferror@plt+0xa2c8>
  410cb4:	cmp	w0, #0x2
  410cb8:	b.le	410c70 <ferror@plt+0xe640>
  410cbc:	mov	w7, w25
  410cc0:	mov	w6, w23
  410cc4:	mov	x0, x21
  410cc8:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  410ccc:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  410cd0:	add	x5, x5, #0x38
  410cd4:	add	x4, x4, #0x90
  410cd8:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  410cdc:	mov	w3, #0x312                 	// #786
  410ce0:	add	x2, x2, #0xfe8
  410ce4:	mov	w1, #0x3                   	// #3
  410ce8:	bl	40c860 <ferror@plt+0xa230>
  410cec:	b	410c70 <ferror@plt+0xe640>
  410cf0:	mov	w6, w23
  410cf4:	mov	x0, x21
  410cf8:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  410cfc:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  410d00:	add	x5, x5, #0x60
  410d04:	add	x4, x4, #0x90
  410d08:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  410d0c:	mov	w7, #0x2                   	// #2
  410d10:	add	x2, x2, #0xfe8
  410d14:	mov	w3, #0x318                 	// #792
  410d18:	mov	w1, #0x3                   	// #3
  410d1c:	bl	40c860 <ferror@plt+0xa230>
  410d20:	b	410c70 <ferror@plt+0xe640>
  410d24:	mov	x0, x21
  410d28:	bl	40c8f8 <ferror@plt+0xa2c8>
  410d2c:	cmp	w0, #0x2
  410d30:	b.le	410c80 <ferror@plt+0xe650>
  410d34:	ldr	x6, [sp, #128]
  410d38:	mov	x0, x21
  410d3c:	mov	w7, w20
  410d40:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  410d44:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  410d48:	add	x5, x5, #0x0
  410d4c:	add	x4, x4, #0x90
  410d50:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  410d54:	mov	w3, #0x307                 	// #775
  410d58:	add	x2, x2, #0xfe8
  410d5c:	mov	w1, #0x3                   	// #3
  410d60:	bl	40c860 <ferror@plt+0xa230>
  410d64:	b	410c80 <ferror@plt+0xe650>
  410d68:	mov	x0, x21
  410d6c:	bl	40c8f8 <ferror@plt+0xa2c8>
  410d70:	cmp	w0, #0x2
  410d74:	b.le	410c98 <ferror@plt+0xe668>
  410d78:	mov	x0, x21
  410d7c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  410d80:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  410d84:	add	x5, x5, #0xfd8
  410d88:	add	x4, x4, #0x90
  410d8c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  410d90:	mov	w3, #0x2f7                 	// #759
  410d94:	add	x2, x2, #0xfe8
  410d98:	mov	w1, #0x3                   	// #3
  410d9c:	bl	40c860 <ferror@plt+0xa230>
  410da0:	b	410c98 <ferror@plt+0xe668>
  410da4:	nop
  410da8:	stp	x29, x30, [sp, #-32]!
  410dac:	mov	x29, sp
  410db0:	str	x19, [sp, #16]
  410db4:	mov	x19, x0
  410db8:	ldr	x0, [x0, #8]
  410dbc:	ldr	x1, [x19, #24]
  410dc0:	bl	402460 <munmap@plt>
  410dc4:	mov	x0, x19
  410dc8:	ldr	x19, [sp, #16]
  410dcc:	ldp	x29, x30, [sp], #32
  410dd0:	b	4023e0 <free@plt>
  410dd4:	nop
  410dd8:	stp	x29, x30, [sp, #-64]!
  410ddc:	mov	x29, sp
  410de0:	stp	x19, x20, [sp, #16]
  410de4:	mov	w20, w1
  410de8:	ldr	w1, [x0, #16]
  410dec:	stp	x21, x22, [sp, #32]
  410df0:	mov	x21, x2
  410df4:	bl	40f598 <ferror@plt+0xcf68>
  410df8:	cbz	x0, 410e30 <ferror@plt+0xe800>
  410dfc:	add	x22, sp, #0x30
  410e00:	mov	x19, x0
  410e04:	mov	x0, x22
  410e08:	bl	418368 <ferror@plt+0x15d38>
  410e0c:	mov	x1, x21
  410e10:	mov	x0, x22
  410e14:	bl	4184c0 <ferror@plt+0x15e90>
  410e18:	mov	w2, w20
  410e1c:	mov	x1, x22
  410e20:	mov	x0, x19
  410e24:	bl	40f830 <ferror@plt+0xd200>
  410e28:	mov	x0, x22
  410e2c:	bl	418378 <ferror@plt+0x15d48>
  410e30:	ldp	x19, x20, [sp, #16]
  410e34:	ldp	x21, x22, [sp, #32]
  410e38:	ldp	x29, x30, [sp], #64
  410e3c:	ret
  410e40:	stp	x29, x30, [sp, #-48]!
  410e44:	mov	x29, sp
  410e48:	stp	x21, x22, [sp, #32]
  410e4c:	mov	x21, x1
  410e50:	ldr	w1, [x0, #16]
  410e54:	stp	x19, x20, [sp, #16]
  410e58:	bl	40f598 <ferror@plt+0xcf68>
  410e5c:	cbz	x0, 410f48 <ferror@plt+0xe918>
  410e60:	mov	x19, x0
  410e64:	mov	w20, #0x0                   	// #0
  410e68:	ldr	x3, [x19, #8]
  410e6c:	sxtw	x0, w20
  410e70:	mov	x2, #0x1                   	// #1
  410e74:	ldrb	w4, [x3]
  410e78:	cbz	w4, 410ecc <ferror@plt+0xe89c>
  410e7c:	sub	x0, x0, #0x1
  410e80:	sub	x3, x3, #0x1
  410e84:	add	x0, x21, x0
  410e88:	b	410e94 <ferror@plt+0xe864>
  410e8c:	ldrb	w4, [x3, x2]
  410e90:	cbz	w4, 410ec8 <ferror@plt+0xe898>
  410e94:	ldrb	w1, [x0, x2]
  410e98:	mov	w5, w2
  410e9c:	add	x2, x2, #0x1
  410ea0:	cmp	w1, w4
  410ea4:	b.eq	410e8c <ferror@plt+0xe85c>  // b.none
  410ea8:	mov	x0, x19
  410eac:	mov	x20, #0x0                   	// #0
  410eb0:	bl	4023e0 <free@plt>
  410eb4:	mov	x0, x20
  410eb8:	ldp	x19, x20, [sp, #16]
  410ebc:	ldp	x21, x22, [sp, #32]
  410ec0:	ldp	x29, x30, [sp], #48
  410ec4:	ret
  410ec8:	add	w20, w20, w5
  410ecc:	ldrb	w0, [x21, w20, sxtw]
  410ed0:	cbz	w0, 410f1c <ferror@plt+0xe8ec>
  410ed4:	ldrb	w1, [x19, #32]
  410ed8:	cmp	w0, w1
  410edc:	b.lt	410ea8 <ferror@plt+0xe878>  // b.tstop
  410ee0:	ldrb	w2, [x19, #33]
  410ee4:	cmp	w0, w2
  410ee8:	b.gt	410ea8 <ferror@plt+0xe878>
  410eec:	sub	w1, w0, w1
  410ef0:	add	w20, w20, #0x1
  410ef4:	ldr	x0, [x19]
  410ef8:	add	x1, x19, w1, sxtw #2
  410efc:	ldr	w1, [x1, #36]
  410f00:	bl	40f598 <ferror@plt+0xcf68>
  410f04:	mov	x22, x0
  410f08:	mov	x0, x19
  410f0c:	bl	4023e0 <free@plt>
  410f10:	cbz	x22, 410f48 <ferror@plt+0xe918>
  410f14:	mov	x19, x22
  410f18:	b	410e68 <ferror@plt+0xe838>
  410f1c:	ldr	w0, [x19, #24]
  410f20:	mov	x20, #0x0                   	// #0
  410f24:	cbnz	w0, 410f34 <ferror@plt+0xe904>
  410f28:	mov	x0, x19
  410f2c:	bl	4023e0 <free@plt>
  410f30:	b	410eb4 <ferror@plt+0xe884>
  410f34:	ldr	x0, [x19, #16]
  410f38:	ldr	x0, [x0, #8]
  410f3c:	bl	402250 <strdup@plt>
  410f40:	mov	x20, x0
  410f44:	b	410f28 <ferror@plt+0xe8f8>
  410f48:	mov	x20, #0x0                   	// #0
  410f4c:	b	410eb4 <ferror@plt+0xe884>
  410f50:	stp	x29, x30, [sp, #-144]!
  410f54:	mov	x29, sp
  410f58:	stp	x19, x20, [sp, #16]
  410f5c:	mov	x20, x1
  410f60:	ldr	w1, [x0, #16]
  410f64:	stp	x21, x22, [sp, #32]
  410f68:	add	x21, sp, #0x80
  410f6c:	bl	40f598 <ferror@plt+0xcf68>
  410f70:	mov	x19, x0
  410f74:	mov	x0, x21
  410f78:	str	xzr, [sp, #120]
  410f7c:	bl	418368 <ferror@plt+0x15d38>
  410f80:	cbz	x19, 411000 <ferror@plt+0xe9d0>
  410f84:	add	x22, sp, #0x78
  410f88:	stp	x23, x24, [sp, #48]
  410f8c:	mov	w24, #0x5b                  	// #91
  410f90:	stp	x25, x26, [sp, #64]
  410f94:	mov	w26, #0x0                   	// #0
  410f98:	mov	w25, #0x3f                  	// #63
  410f9c:	ldr	x4, [x19, #8]
  410fa0:	add	x3, x20, w26, sxtw
  410fa4:	mov	x2, #0x1                   	// #1
  410fa8:	ldrb	w0, [x4]
  410fac:	cbnz	w0, 410fd0 <ferror@plt+0xe9a0>
  410fb0:	b	411208 <ferror@plt+0xebd8>
  410fb4:	ldrb	w1, [x3]
  410fb8:	add	x3, x3, #0x1
  410fbc:	cmp	w1, w0
  410fc0:	b.ne	41101c <ferror@plt+0xe9ec>  // b.any
  410fc4:	ldrb	w0, [x4, x2]
  410fc8:	add	x2, x2, #0x1
  410fcc:	cbz	w0, 411048 <ferror@plt+0xea18>
  410fd0:	cmp	w0, #0x2a
  410fd4:	sub	w1, w2, #0x1
  410fd8:	ccmp	w0, w25, #0x4, ne  // ne = any
  410fdc:	mov	w5, w2
  410fe0:	ccmp	w0, w24, #0x4, ne  // ne = any
  410fe4:	b.ne	410fb4 <ferror@plt+0xe984>  // b.any
  410fe8:	mov	x0, x19
  410fec:	add	x4, sp, #0x78
  410ff0:	mov	x2, x21
  410ff4:	bl	40fce8 <ferror@plt+0xd6b8>
  410ff8:	ldp	x23, x24, [sp, #48]
  410ffc:	ldp	x25, x26, [sp, #64]
  411000:	mov	x0, x21
  411004:	bl	418378 <ferror@plt+0x15d48>
  411008:	ldp	x19, x20, [sp, #16]
  41100c:	ldp	x21, x22, [sp, #32]
  411010:	ldr	x0, [sp, #120]
  411014:	ldp	x29, x30, [sp], #144
  411018:	ret
  41101c:	mov	x0, x19
  411020:	bl	4023e0 <free@plt>
  411024:	mov	x0, x21
  411028:	ldp	x23, x24, [sp, #48]
  41102c:	ldp	x25, x26, [sp, #64]
  411030:	bl	418378 <ferror@plt+0x15d48>
  411034:	ldp	x19, x20, [sp, #16]
  411038:	ldp	x21, x22, [sp, #32]
  41103c:	ldr	x0, [sp, #120]
  411040:	ldp	x29, x30, [sp], #144
  411044:	ret
  411048:	add	w26, w26, w5
  41104c:	stp	x27, x28, [sp, #80]
  411050:	ldrb	w0, [x19, #32]
  411054:	sxtw	x27, w26
  411058:	add	x23, x20, x27
  41105c:	cmp	w0, #0x2a
  411060:	b.gt	411114 <ferror@plt+0xeae4>
  411064:	ldrb	w1, [x19, #33]
  411068:	cmp	w1, #0x29
  41106c:	b.hi	4110c0 <ferror@plt+0xea90>  // b.pmore
  411070:	ldrb	w0, [x20, x27]
  411074:	cbz	w0, 411210 <ferror@plt+0xebe0>
  411078:	ldrb	w1, [x19, #32]
  41107c:	cmp	w0, w1
  411080:	b.lt	411090 <ferror@plt+0xea60>  // b.tstop
  411084:	ldrb	w2, [x19, #33]
  411088:	cmp	w0, w2
  41108c:	b.le	4111d4 <ferror@plt+0xeba4>
  411090:	mov	x0, x19
  411094:	bl	4023e0 <free@plt>
  411098:	mov	x0, x21
  41109c:	ldp	x23, x24, [sp, #48]
  4110a0:	ldp	x25, x26, [sp, #64]
  4110a4:	ldp	x27, x28, [sp, #80]
  4110a8:	bl	418378 <ferror@plt+0x15d48>
  4110ac:	ldp	x19, x20, [sp, #16]
  4110b0:	ldp	x21, x22, [sp, #32]
  4110b4:	ldr	x0, [sp, #120]
  4110b8:	ldp	x29, x30, [sp], #144
  4110bc:	ret
  4110c0:	mov	w2, #0x2a                  	// #42
  4110c4:	sub	w1, w2, w0
  4110c8:	ldr	x0, [x19]
  4110cc:	add	x1, x19, w1, sxtw #2
  4110d0:	ldr	w1, [x1, #36]
  4110d4:	bl	40f598 <ferror@plt+0xcf68>
  4110d8:	mov	x28, x0
  4110dc:	mov	w2, #0x2a                  	// #42
  4110e0:	cbz	x0, 411110 <ferror@plt+0xeae0>
  4110e4:	mov	w1, w2
  4110e8:	mov	x0, x21
  4110ec:	bl	418438 <ferror@plt+0x15e08>
  4110f0:	mov	x4, x22
  4110f4:	mov	x3, x23
  4110f8:	mov	x2, x21
  4110fc:	mov	w1, #0x0                   	// #0
  411100:	mov	x0, x28
  411104:	bl	40fce8 <ferror@plt+0xd6b8>
  411108:	mov	x0, x21
  41110c:	bl	4185c8 <ferror@plt+0x15f98>
  411110:	ldrb	w0, [x19, #32]
  411114:	cmp	w0, #0x3f
  411118:	b.gt	411174 <ferror@plt+0xeb44>
  41111c:	ldrb	w1, [x19, #33]
  411120:	cmp	w1, #0x3e
  411124:	b.ls	411070 <ferror@plt+0xea40>  // b.plast
  411128:	sub	w1, w25, w0
  41112c:	ldr	x0, [x19]
  411130:	add	x1, x19, w1, sxtw #2
  411134:	ldr	w1, [x1, #36]
  411138:	bl	40f598 <ferror@plt+0xcf68>
  41113c:	mov	x28, x0
  411140:	cbz	x0, 411170 <ferror@plt+0xeb40>
  411144:	mov	w1, #0x3f                  	// #63
  411148:	mov	x0, x21
  41114c:	bl	418438 <ferror@plt+0x15e08>
  411150:	mov	x4, x22
  411154:	mov	x3, x23
  411158:	mov	x2, x21
  41115c:	mov	w1, #0x0                   	// #0
  411160:	mov	x0, x28
  411164:	bl	40fce8 <ferror@plt+0xd6b8>
  411168:	mov	x0, x21
  41116c:	bl	4185c8 <ferror@plt+0x15f98>
  411170:	ldrb	w0, [x19, #32]
  411174:	cmp	w0, #0x5b
  411178:	b.gt	411070 <ferror@plt+0xea40>
  41117c:	ldrb	w1, [x19, #33]
  411180:	cmp	w1, #0x5a
  411184:	b.ls	411070 <ferror@plt+0xea40>  // b.plast
  411188:	sub	w1, w24, w0
  41118c:	ldr	x0, [x19]
  411190:	add	x1, x19, w1, sxtw #2
  411194:	ldr	w1, [x1, #36]
  411198:	bl	40f598 <ferror@plt+0xcf68>
  41119c:	mov	x28, x0
  4111a0:	cbz	x0, 411070 <ferror@plt+0xea40>
  4111a4:	mov	x0, x21
  4111a8:	mov	w1, #0x5b                  	// #91
  4111ac:	bl	418438 <ferror@plt+0x15e08>
  4111b0:	mov	x4, x22
  4111b4:	mov	x3, x23
  4111b8:	mov	x2, x21
  4111bc:	mov	w1, #0x0                   	// #0
  4111c0:	mov	x0, x28
  4111c4:	bl	40fce8 <ferror@plt+0xd6b8>
  4111c8:	mov	x0, x21
  4111cc:	bl	4185c8 <ferror@plt+0x15f98>
  4111d0:	b	411070 <ferror@plt+0xea40>
  4111d4:	sub	w1, w0, w1
  4111d8:	add	w26, w26, #0x1
  4111dc:	ldr	x0, [x19]
  4111e0:	add	x1, x19, w1, sxtw #2
  4111e4:	ldr	w1, [x1, #36]
  4111e8:	bl	40f598 <ferror@plt+0xcf68>
  4111ec:	mov	x23, x0
  4111f0:	mov	x0, x19
  4111f4:	bl	4023e0 <free@plt>
  4111f8:	cbz	x23, 4112ac <ferror@plt+0xec7c>
  4111fc:	mov	x19, x23
  411200:	ldp	x27, x28, [sp, #80]
  411204:	b	410f9c <ferror@plt+0xe96c>
  411208:	stp	x27, x28, [sp, #80]
  41120c:	b	411050 <ferror@plt+0xea20>
  411210:	ldr	x27, [x19, #16]
  411214:	add	x0, sp, #0x78
  411218:	ldr	w25, [x19, #24]
  41121c:	str	x0, [sp, #96]
  411220:	add	x0, x27, x25, lsl #4
  411224:	str	x0, [sp, #104]
  411228:	cmp	x27, x0
  41122c:	b.cs	411090 <ferror@plt+0xea60>  // b.hs, b.nlast
  411230:	ldr	x20, [sp, #120]
  411234:	ldp	w22, w26, [x27]
  411238:	ldr	x25, [x27, #8]
  41123c:	ldr	x23, [sp, #96]
  411240:	cbnz	x20, 411254 <ferror@plt+0xec24>
  411244:	b	411260 <ferror@plt+0xec30>
  411248:	mov	x23, x20
  41124c:	ldr	x20, [x20]
  411250:	cbz	x20, 411260 <ferror@plt+0xec30>
  411254:	ldr	w0, [x20, #8]
  411258:	cmp	w22, w0
  41125c:	b.hi	411248 <ferror@plt+0xec18>  // b.pmore
  411260:	mov	w28, w26
  411264:	add	x0, x28, #0x11
  411268:	bl	4021a0 <malloc@plt>
  41126c:	mov	x24, x0
  411270:	cbz	x0, 411298 <ferror@plt+0xec68>
  411274:	mov	x2, x28
  411278:	add	x28, x24, x28
  41127c:	str	x20, [x24]
  411280:	mov	x1, x25
  411284:	stp	w22, w26, [x24, #8]
  411288:	add	x0, x0, #0x10
  41128c:	bl	401fe0 <memcpy@plt>
  411290:	strb	wzr, [x28, #16]
  411294:	str	x24, [x23]
  411298:	ldr	x0, [sp, #104]
  41129c:	add	x27, x27, #0x10
  4112a0:	cmp	x0, x27
  4112a4:	b.hi	411230 <ferror@plt+0xec00>  // b.pmore
  4112a8:	b	411090 <ferror@plt+0xea60>
  4112ac:	ldp	x23, x24, [sp, #48]
  4112b0:	ldp	x25, x26, [sp, #64]
  4112b4:	ldp	x27, x28, [sp, #80]
  4112b8:	b	411000 <ferror@plt+0xe9d0>
  4112bc:	nop
  4112c0:	mov	x12, #0x10c0                	// #4288
  4112c4:	sub	sp, sp, x12
  4112c8:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4112cc:	add	x2, x2, #0xa8
  4112d0:	mov	x1, #0x1000                	// #4096
  4112d4:	stp	x29, x30, [sp]
  4112d8:	mov	x29, sp
  4112dc:	stp	x19, x20, [sp, #16]
  4112e0:	mov	x20, x0
  4112e4:	stp	x21, x22, [sp, #32]
  4112e8:	add	x22, sp, #0xc0
  4112ec:	mov	x0, x22
  4112f0:	ldr	x3, [x20, #16]
  4112f4:	str	x23, [sp, #48]
  4112f8:	bl	402150 <snprintf@plt>
  4112fc:	mov	w21, w0
  411300:	mov	w1, #0x80000               	// #524288
  411304:	mov	x0, x22
  411308:	bl	4021b0 <open@plt>
  41130c:	tbnz	w0, #31, 4113b4 <ferror@plt+0xed84>
  411310:	mov	x2, #0x20                  	// #32
  411314:	add	x21, sp, #0x40
  411318:	mov	w19, w0
  41131c:	mov	x1, x21
  411320:	bl	40bfb0 <ferror@plt+0x9980>
  411324:	mov	x2, x0
  411328:	mov	w23, w2
  41132c:	mov	w0, w19
  411330:	mov	x19, x2
  411334:	bl	402280 <close@plt>
  411338:	tbnz	w19, #31, 4114c4 <ferror@plt+0xee94>
  41133c:	ldr	w1, [sp, #64]
  411340:	mov	w0, #0x696c                	// #26988
  411344:	movk	w0, #0x6576, lsl #16
  411348:	cmp	w1, w0
  41134c:	b.eq	411424 <ferror@plt+0xedf4>  // b.none
  411350:	mov	x0, #0x6f63                	// #28515
  411354:	ldr	x1, [sp, #64]
  411358:	movk	x0, #0x696d, lsl #16
  41135c:	movk	x0, #0x676e, lsl #32
  411360:	movk	x0, #0xa, lsl #48
  411364:	cmp	x1, x0
  411368:	b.eq	411450 <ferror@plt+0xee20>  // b.none
  41136c:	ldr	w1, [sp, #64]
  411370:	mov	w0, #0x6f67                	// #28519
  411374:	movk	w0, #0x6e69, lsl #16
  411378:	cmp	w1, w0
  41137c:	b.eq	4114a8 <ferror@plt+0xee78>  // b.none
  411380:	ldr	x0, [x20]
  411384:	mov	w23, #0xffffffea            	// #-22
  411388:	bl	40c8f8 <ferror@plt+0xa2c8>
  41138c:	cmp	w0, #0x2
  411390:	b.gt	411474 <ferror@plt+0xee44>
  411394:	mov	w0, w23
  411398:	mov	x12, #0x10c0                	// #4288
  41139c:	ldp	x29, x30, [sp]
  4113a0:	ldp	x19, x20, [sp, #16]
  4113a4:	ldp	x21, x22, [sp, #32]
  4113a8:	ldr	x23, [sp, #48]
  4113ac:	add	sp, sp, x12
  4113b0:	ret
  4113b4:	bl	402580 <__errno_location@plt>
  4113b8:	ldr	w19, [x0]
  4113bc:	mov	w0, w19
  4113c0:	bl	402270 <strerror@plt>
  4113c4:	cmp	w21, #0xa
  4113c8:	neg	w23, w19
  4113cc:	b.le	4113fc <ferror@plt+0xedcc>
  4113d0:	add	x3, sp, #0xb6
  4113d4:	mov	x1, x22
  4113d8:	add	x2, sp, #0x40
  4113dc:	mov	w0, #0x0                   	// #0
  4113e0:	strb	wzr, [x3, w21, sxtw]
  4113e4:	bl	4025b0 <__xstat@plt>
  4113e8:	cbnz	w0, 4113fc <ferror@plt+0xedcc>
  4113ec:	ldr	w0, [sp, #80]
  4113f0:	and	w0, w0, #0xf000
  4113f4:	cmp	w0, #0x4, lsl #12
  4113f8:	b.eq	411450 <ferror@plt+0xee20>  // b.none
  4113fc:	mov	w0, w19
  411400:	bl	402270 <strerror@plt>
  411404:	mov	w0, w23
  411408:	mov	x12, #0x10c0                	// #4288
  41140c:	ldp	x29, x30, [sp]
  411410:	ldp	x19, x20, [sp, #16]
  411414:	ldp	x21, x22, [sp, #32]
  411418:	ldr	x23, [sp, #48]
  41141c:	add	sp, sp, x12
  411420:	ret
  411424:	ldrh	w0, [x21, #4]
  411428:	mov	w23, #0x1                   	// #1
  41142c:	cmp	w0, #0xa
  411430:	b.eq	411394 <ferror@plt+0xed64>  // b.none
  411434:	mov	x0, #0x6f63                	// #28515
  411438:	ldr	x1, [sp, #64]
  41143c:	movk	x0, #0x696d, lsl #16
  411440:	movk	x0, #0x676e, lsl #32
  411444:	movk	x0, #0xa, lsl #48
  411448:	cmp	x1, x0
  41144c:	b.ne	41136c <ferror@plt+0xed3c>  // b.any
  411450:	mov	w23, #0x2                   	// #2
  411454:	mov	x12, #0x10c0                	// #4288
  411458:	mov	w0, w23
  41145c:	ldp	x29, x30, [sp]
  411460:	ldp	x19, x20, [sp, #16]
  411464:	ldp	x21, x22, [sp, #32]
  411468:	ldr	x23, [sp, #48]
  41146c:	add	sp, sp, x12
  411470:	ret
  411474:	ldr	x0, [x20]
  411478:	mov	x7, x21
  41147c:	mov	x6, x22
  411480:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  411484:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  411488:	add	x5, x5, #0x120
  41148c:	add	x4, x4, #0x780
  411490:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  411494:	mov	w3, #0x6f3                 	// #1779
  411498:	add	x2, x2, #0xe8
  41149c:	mov	w1, #0x3                   	// #3
  4114a0:	bl	40c860 <ferror@plt+0xa230>
  4114a4:	b	411394 <ferror@plt+0xed64>
  4114a8:	ldrh	w0, [sp, #68]
  4114ac:	cmp	w0, #0xa67
  4114b0:	b.ne	411380 <ferror@plt+0xed50>  // b.any
  4114b4:	ldrb	w0, [x21, #6]
  4114b8:	mov	w23, #0x3                   	// #3
  4114bc:	cbz	w0, 411394 <ferror@plt+0xed64>
  4114c0:	b	411380 <ferror@plt+0xed50>
  4114c4:	ldr	x0, [x20]
  4114c8:	bl	40c8f8 <ferror@plt+0xa2c8>
  4114cc:	cmp	w0, #0x2
  4114d0:	b.le	411394 <ferror@plt+0xed64>
  4114d4:	ldr	x20, [x20]
  4114d8:	neg	w0, w19
  4114dc:	bl	402270 <strerror@plt>
  4114e0:	mov	x7, x0
  4114e4:	mov	x6, x22
  4114e8:	mov	x0, x20
  4114ec:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4114f0:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4114f4:	add	x5, x5, #0xc8
  4114f8:	add	x4, x4, #0x780
  4114fc:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  411500:	mov	w3, #0x6e7                 	// #1767
  411504:	add	x2, x2, #0xe8
  411508:	mov	w1, #0x3                   	// #3
  41150c:	bl	40c860 <ferror@plt+0xa230>
  411510:	b	411394 <ferror@plt+0xed64>
  411514:	nop
  411518:	stp	x29, x30, [sp, #-128]!
  41151c:	mov	x29, sp
  411520:	stp	x19, x20, [sp, #16]
  411524:	mov	x20, x0
  411528:	mov	x19, x2
  41152c:	stp	x21, x22, [sp, #32]
  411530:	mov	x22, x1
  411534:	cbz	x4, 4116d0 <ferror@plt+0xf0a0>
  411538:	add	x0, x4, x4, lsl #1
  41153c:	stp	x23, x24, [sp, #48]
  411540:	add	x1, x0, #0x13
  411544:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  411548:	sub	x0, x0, #0x3
  41154c:	movk	x24, #0xcccd
  411550:	mov	x21, x3
  411554:	stp	x25, x26, [sp, #64]
  411558:	mov	x26, x4
  41155c:	umulh	x1, x1, x24
  411560:	stp	x27, x28, [sp, #80]
  411564:	lsr	x1, x1, #4
  411568:	add	x1, x1, x1, lsl #1
  41156c:	add	x0, x1, x0
  411570:	bl	4021a0 <malloc@plt>
  411574:	mov	x27, x0
  411578:	cbz	x0, 411788 <ferror@plt+0xf158>
  41157c:	str	w26, [sp, #108]
  411580:	cmp	w26, #0x0
  411584:	b.le	411638 <ferror@plt+0xf008>
  411588:	sub	w25, w26, #0x1
  41158c:	cmp	w25, #0x0
  411590:	b.le	41172c <ferror@plt+0xf0fc>
  411594:	sub	x0, x21, #0x1
  411598:	adrp	x23, 41d000 <ferror@plt+0x1a9d0>
  41159c:	mov	w28, #0x0                   	// #0
  4115a0:	add	x1, x23, #0x138
  4115a4:	stp	x24, x0, [sp, #112]
  4115a8:	mov	x24, #0x1                   	// #1
  4115ac:	b	4115c4 <ferror@plt+0xef94>
  4115b0:	add	x24, x24, #0x1
  4115b4:	mov	w28, w8
  4115b8:	sub	w2, w24, #0x1
  4115bc:	cmp	w25, w2
  4115c0:	b.le	411630 <ferror@plt+0xf000>
  4115c4:	ldr	x0, [sp, #120]
  4115c8:	str	x1, [sp, #96]
  4115cc:	ldrb	w2, [x0, x24]
  4115d0:	add	x0, x27, w28, sxtw
  4115d4:	bl	4020b0 <sprintf@plt>
  4115d8:	ldr	x0, [sp, #112]
  4115dc:	add	w7, w28, #0x2
  4115e0:	mov	w1, #0x3a                  	// #58
  4115e4:	add	w8, w28, #0x3
  4115e8:	mul	x2, x24, x0
  4115ec:	strb	w1, [x27, w7, sxtw]
  4115f0:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  4115f4:	mov	w0, w24
  4115f8:	movk	x1, #0xccc, lsl #48
  4115fc:	ror	x2, x2, #2
  411600:	cmp	x2, x1
  411604:	ldr	x1, [sp, #96]
  411608:	b.hi	4115b0 <ferror@plt+0xef80>  // b.pmore
  41160c:	mov	w2, #0x90a                 	// #2314
  411610:	add	x24, x24, #0x1
  411614:	movk	w2, #0x9, lsl #16
  411618:	str	w2, [x27, w8, sxtw]
  41161c:	sub	w2, w24, #0x1
  411620:	add	w28, w28, #0x6
  411624:	cmp	w25, w2
  411628:	b.gt	4115c4 <ferror@plt+0xef94>
  41162c:	nop
  411630:	cmp	w26, w0
  411634:	b.gt	411738 <ferror@plt+0xf108>
  411638:	mov	x0, x27
  41163c:	bl	402020 <strlen@plt>
  411640:	add	x1, x19, #0xa
  411644:	mov	x23, x0
  411648:	add	x0, x1, x0
  41164c:	bl	4021a0 <malloc@plt>
  411650:	mov	x21, x0
  411654:	cbz	x0, 41179c <ferror@plt+0xf16c>
  411658:	add	x0, x23, #0x9
  41165c:	mov	x2, x19
  411660:	add	x0, x21, x0
  411664:	str	x0, [x21]
  411668:	mov	x1, x22
  41166c:	bl	401fe0 <memcpy@plt>
  411670:	mov	x0, x21
  411674:	mov	x2, x23
  411678:	mov	x1, x27
  41167c:	add	x23, x21, x23
  411680:	ldr	x3, [x0], #8
  411684:	strb	wzr, [x3, x19]
  411688:	bl	401fe0 <memcpy@plt>
  41168c:	strb	wzr, [x23, #8]
  411690:	ldr	x0, [x20]
  411694:	mov	x1, x21
  411698:	bl	40d898 <ferror@plt+0xb268>
  41169c:	mov	x19, x0
  4116a0:	cbz	x0, 411774 <ferror@plt+0xf144>
  4116a4:	str	x0, [x20]
  4116a8:	mov	x0, x27
  4116ac:	bl	4023e0 <free@plt>
  4116b0:	mov	x0, x19
  4116b4:	ldp	x19, x20, [sp, #16]
  4116b8:	ldp	x21, x22, [sp, #32]
  4116bc:	ldp	x23, x24, [sp, #48]
  4116c0:	ldp	x25, x26, [sp, #64]
  4116c4:	ldp	x27, x28, [sp, #80]
  4116c8:	ldp	x29, x30, [sp], #128
  4116cc:	ret
  4116d0:	add	x0, x2, #0xa
  4116d4:	bl	4021a0 <malloc@plt>
  4116d8:	mov	x21, x0
  4116dc:	cbz	x0, 411780 <ferror@plt+0xf150>
  4116e0:	add	x3, x0, #0x9
  4116e4:	str	x3, [x21]
  4116e8:	mov	x2, x19
  4116ec:	mov	x1, x22
  4116f0:	mov	x0, x3
  4116f4:	bl	401fe0 <memcpy@plt>
  4116f8:	strb	wzr, [x0, x19]
  4116fc:	ldr	x0, [x20]
  411700:	strb	wzr, [x21, #8]
  411704:	mov	x1, x21
  411708:	bl	40d898 <ferror@plt+0xb268>
  41170c:	mov	x19, x0
  411710:	cbz	x0, 411768 <ferror@plt+0xf138>
  411714:	str	x0, [x20]
  411718:	mov	x0, x19
  41171c:	ldp	x19, x20, [sp, #16]
  411720:	ldp	x21, x22, [sp, #32]
  411724:	ldp	x29, x30, [sp], #128
  411728:	ret
  41172c:	mov	w0, #0x0                   	// #0
  411730:	mov	w28, #0x0                   	// #0
  411734:	adrp	x23, 41d000 <ferror@plt+0x1a9d0>
  411738:	sxtw	x24, w0
  41173c:	add	x23, x23, #0x138
  411740:	ldrb	w2, [x21, x24]
  411744:	add	x0, x27, w28, sxtw
  411748:	mov	x1, x23
  41174c:	add	x24, x24, #0x1
  411750:	add	w28, w28, #0x2
  411754:	bl	4020b0 <sprintf@plt>
  411758:	ldr	w0, [sp, #108]
  41175c:	cmp	w0, w24
  411760:	b.gt	411740 <ferror@plt+0xf110>
  411764:	b	411638 <ferror@plt+0xf008>
  411768:	mov	x0, x21
  41176c:	bl	4023e0 <free@plt>
  411770:	b	411718 <ferror@plt+0xf0e8>
  411774:	mov	x0, x21
  411778:	bl	4023e0 <free@plt>
  41177c:	b	4116a8 <ferror@plt+0xf078>
  411780:	mov	x19, #0x0                   	// #0
  411784:	b	411718 <ferror@plt+0xf0e8>
  411788:	mov	x19, #0x0                   	// #0
  41178c:	ldp	x23, x24, [sp, #48]
  411790:	ldp	x25, x26, [sp, #64]
  411794:	ldp	x27, x28, [sp, #80]
  411798:	b	411718 <ferror@plt+0xf0e8>
  41179c:	mov	x19, #0x0                   	// #0
  4117a0:	b	4116a8 <ferror@plt+0xf078>
  4117a4:	nop
  4117a8:	ldrb	w2, [x0, #96]
  4117ac:	bfxil	w2, w1, #0, #1
  4117b0:	strb	w2, [x0, #96]
  4117b4:	ret
  4117b8:	tst	w1, #0xff
  4117bc:	cset	w1, ne  // ne = any
  4117c0:	add	w1, w1, #0x1
  4117c4:	str	w1, [x0, #92]
  4117c8:	ret
  4117cc:	nop
  4117d0:	ldrb	w2, [x0, #96]
  4117d4:	bfi	w2, w1, #2, #1
  4117d8:	strb	w2, [x0, #96]
  4117dc:	ret
  4117e0:	cbz	x0, 4117f0 <ferror@plt+0xf1c0>
  4117e4:	ldr	w1, [x0, #84]
  4117e8:	add	w1, w1, #0x1
  4117ec:	str	w1, [x0, #84]
  4117f0:	ret
  4117f4:	nop
  4117f8:	mov	x12, #0x10f0                	// #4336
  4117fc:	sub	sp, sp, x12
  411800:	cmp	x1, #0x0
  411804:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  411808:	stp	x29, x30, [sp, #16]
  41180c:	add	x29, sp, #0x10
  411810:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  411814:	stp	x19, x20, [sp, #32]
  411818:	b.eq	4119d4 <ferror@plt+0xf3a4>  // b.none
  41181c:	mov	x20, x1
  411820:	stp	x21, x22, [sp, #48]
  411824:	mov	x22, x0
  411828:	mov	x0, x1
  41182c:	stp	x23, x24, [sp, #64]
  411830:	mov	x23, x2
  411834:	bl	40c338 <ferror@plt+0x9d08>
  411838:	mov	x19, x0
  41183c:	cbz	x0, 411a20 <ferror@plt+0xf3f0>
  411840:	mov	x1, x0
  411844:	add	x2, sp, #0x70
  411848:	mov	w0, #0x0                   	// #0
  41184c:	bl	4025b0 <__xstat@plt>
  411850:	tbnz	w0, #31, 4118cc <ferror@plt+0xf29c>
  411854:	add	x21, sp, #0xf0
  411858:	mov	x0, x20
  41185c:	mov	x1, x21
  411860:	add	x2, sp, #0x68
  411864:	bl	40be98 <ferror@plt+0x9868>
  411868:	cbz	x0, 411a30 <ferror@plt+0xf400>
  41186c:	mov	x1, x21
  411870:	mov	x0, x22
  411874:	bl	40cd90 <ferror@plt+0xa760>
  411878:	mov	x20, x0
  41187c:	cbz	x0, 41190c <ferror@plt+0xf2dc>
  411880:	ldr	x0, [x0, #24]
  411884:	cbz	x0, 411904 <ferror@plt+0xf2d4>
  411888:	mov	x1, x19
  41188c:	bl	402370 <strcmp@plt>
  411890:	cbnz	w0, 4119f8 <ferror@plt+0xf3c8>
  411894:	mov	x0, x19
  411898:	bl	4023e0 <free@plt>
  41189c:	mov	x0, x20
  4118a0:	bl	4117e0 <ferror@plt+0xf1b0>
  4118a4:	ldp	x21, x22, [sp, #48]
  4118a8:	str	x0, [x23]
  4118ac:	ldp	x23, x24, [sp, #64]
  4118b0:	mov	w20, #0x0                   	// #0
  4118b4:	mov	w0, w20
  4118b8:	mov	x12, #0x10f0                	// #4336
  4118bc:	ldp	x29, x30, [sp, #16]
  4118c0:	ldp	x19, x20, [sp, #32]
  4118c4:	add	sp, sp, x12
  4118c8:	ret
  4118cc:	bl	402580 <__errno_location@plt>
  4118d0:	ldr	w0, [x0]
  4118d4:	neg	w20, w0
  4118d8:	bl	402270 <strerror@plt>
  4118dc:	mov	x0, x19
  4118e0:	bl	4023e0 <free@plt>
  4118e4:	mov	w0, w20
  4118e8:	mov	x12, #0x10f0                	// #4336
  4118ec:	ldp	x29, x30, [sp, #16]
  4118f0:	ldp	x19, x20, [sp, #32]
  4118f4:	ldp	x21, x22, [sp, #48]
  4118f8:	ldp	x23, x24, [sp, #64]
  4118fc:	add	sp, sp, x12
  411900:	ret
  411904:	str	x19, [x20, #24]
  411908:	b	41189c <ferror@plt+0xf26c>
  41190c:	mov	x1, x21
  411910:	mov	x0, x22
  411914:	str	x25, [sp, #80]
  411918:	ldr	x25, [sp, #104]
  41191c:	bl	40cd90 <ferror@plt+0xa760>
  411920:	cbnz	x0, 4119c8 <ferror@plt+0xf398>
  411924:	add	x0, x25, #0x69
  411928:	add	x25, x25, #0x1
  41192c:	bl	4021a0 <malloc@plt>
  411930:	mov	x24, x0
  411934:	cbz	x0, 4119dc <ferror@plt+0xf3ac>
  411938:	mov	x20, x0
  41193c:	stp	xzr, xzr, [x0]
  411940:	mov	x0, x22
  411944:	stp	xzr, xzr, [x24, #16]
  411948:	stp	xzr, xzr, [x24, #32]
  41194c:	stp	xzr, xzr, [x24, #48]
  411950:	stp	xzr, xzr, [x24, #64]
  411954:	stp	xzr, xzr, [x24, #80]
  411958:	str	xzr, [x24, #96]
  41195c:	bl	40c8e0 <ferror@plt+0xa2b0>
  411960:	str	x0, [x20], #104
  411964:	mov	x2, x25
  411968:	mov	x1, x21
  41196c:	str	x20, [x24, #16]
  411970:	mov	x0, x20
  411974:	bl	401fe0 <memcpy@plt>
  411978:	str	x20, [x24, #8]
  41197c:	mov	w1, #0x1                   	// #1
  411980:	str	xzr, [x24, #64]
  411984:	str	w1, [x24, #84]
  411988:	mov	x2, x20
  41198c:	mov	x0, x22
  411990:	mov	x1, x24
  411994:	bl	40cd98 <ferror@plt+0xa768>
  411998:	ldp	x21, x22, [sp, #48]
  41199c:	mov	w20, #0x0                   	// #0
  4119a0:	ldr	x25, [sp, #80]
  4119a4:	str	x19, [x24, #24]
  4119a8:	str	x24, [x23]
  4119ac:	mov	w0, w20
  4119b0:	mov	x12, #0x10f0                	// #4336
  4119b4:	ldp	x29, x30, [sp, #16]
  4119b8:	ldp	x19, x20, [sp, #32]
  4119bc:	ldp	x23, x24, [sp, #64]
  4119c0:	add	sp, sp, x12
  4119c4:	ret
  4119c8:	bl	4117e0 <ferror@plt+0xf1b0>
  4119cc:	mov	x24, x0
  4119d0:	b	411998 <ferror@plt+0xf368>
  4119d4:	mov	w20, #0xfffffffe            	// #-2
  4119d8:	b	4118b4 <ferror@plt+0xf284>
  4119dc:	mov	x0, x19
  4119e0:	mov	w20, #0xfffffff4            	// #-12
  4119e4:	bl	4023e0 <free@plt>
  4119e8:	ldp	x21, x22, [sp, #48]
  4119ec:	ldp	x23, x24, [sp, #64]
  4119f0:	ldr	x25, [sp, #80]
  4119f4:	b	4118b4 <ferror@plt+0xf284>
  4119f8:	mov	x0, x22
  4119fc:	bl	40c8f8 <ferror@plt+0xa2c8>
  411a00:	cmp	w0, #0x2
  411a04:	b.gt	411a48 <ferror@plt+0xf418>
  411a08:	mov	x0, x19
  411a0c:	mov	w20, #0xffffffef            	// #-17
  411a10:	bl	4023e0 <free@plt>
  411a14:	ldp	x21, x22, [sp, #48]
  411a18:	ldp	x23, x24, [sp, #64]
  411a1c:	b	4118b4 <ferror@plt+0xf284>
  411a20:	mov	w20, #0xfffffff4            	// #-12
  411a24:	ldp	x21, x22, [sp, #48]
  411a28:	ldp	x23, x24, [sp, #64]
  411a2c:	b	4118b4 <ferror@plt+0xf284>
  411a30:	mov	x0, x19
  411a34:	mov	w20, #0xfffffffe            	// #-2
  411a38:	bl	4023e0 <free@plt>
  411a3c:	ldp	x21, x22, [sp, #48]
  411a40:	ldp	x23, x24, [sp, #64]
  411a44:	b	4118b4 <ferror@plt+0xf284>
  411a48:	ldr	x0, [x20, #24]
  411a4c:	str	x0, [sp]
  411a50:	mov	x6, x21
  411a54:	mov	x7, x19
  411a58:	mov	x0, x22
  411a5c:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  411a60:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  411a64:	add	x5, x5, #0x140
  411a68:	add	x4, x4, #0x668
  411a6c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  411a70:	mov	w3, #0x1ac                 	// #428
  411a74:	add	x2, x2, #0xe8
  411a78:	mov	w1, #0x3                   	// #3
  411a7c:	bl	40c860 <ferror@plt+0xa230>
  411a80:	b	411a08 <ferror@plt+0xf3d8>
  411a84:	nop
  411a88:	cmp	x1, #0x0
  411a8c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  411a90:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  411a94:	b.eq	411ba8 <ferror@plt+0xf578>  // b.none
  411a98:	mov	x12, #0x1050                	// #4176
  411a9c:	sub	sp, sp, x12
  411aa0:	stp	x29, x30, [sp]
  411aa4:	mov	x29, sp
  411aa8:	stp	x23, x24, [sp, #48]
  411aac:	mov	x24, x2
  411ab0:	add	x2, sp, #0x48
  411ab4:	stp	x21, x22, [sp, #32]
  411ab8:	add	x22, sp, #0x50
  411abc:	stp	x19, x20, [sp, #16]
  411ac0:	mov	x20, x0
  411ac4:	mov	x0, x1
  411ac8:	mov	x1, x22
  411acc:	bl	40be30 <ferror@plt+0x9800>
  411ad0:	mov	x1, x22
  411ad4:	mov	x0, x20
  411ad8:	ldr	x23, [sp, #72]
  411adc:	bl	40cd90 <ferror@plt+0xa760>
  411ae0:	cbnz	x0, 411b7c <ferror@plt+0xf54c>
  411ae4:	add	x0, x23, #0x69
  411ae8:	add	x23, x23, #0x1
  411aec:	bl	4021a0 <malloc@plt>
  411af0:	mov	x19, x0
  411af4:	cbz	x0, 411bb0 <ferror@plt+0xf580>
  411af8:	mov	x21, x0
  411afc:	mov	x0, x20
  411b00:	stp	xzr, xzr, [x19]
  411b04:	stp	xzr, xzr, [x19, #16]
  411b08:	stp	xzr, xzr, [x19, #32]
  411b0c:	stp	xzr, xzr, [x19, #48]
  411b10:	stp	xzr, xzr, [x19, #64]
  411b14:	stp	xzr, xzr, [x19, #80]
  411b18:	str	xzr, [x19, #96]
  411b1c:	bl	40c8e0 <ferror@plt+0xa2b0>
  411b20:	str	x0, [x21], #104
  411b24:	mov	x2, x23
  411b28:	mov	x1, x22
  411b2c:	mov	x0, x21
  411b30:	str	x21, [x19, #16]
  411b34:	bl	401fe0 <memcpy@plt>
  411b38:	str	x21, [x19, #8]
  411b3c:	mov	w3, #0x1                   	// #1
  411b40:	mov	x0, x20
  411b44:	mov	x2, x21
  411b48:	mov	x1, x19
  411b4c:	str	xzr, [x19, #64]
  411b50:	str	w3, [x19, #84]
  411b54:	bl	40cd98 <ferror@plt+0xa768>
  411b58:	mov	w0, #0x0                   	// #0
  411b5c:	str	x19, [x24]
  411b60:	mov	x12, #0x1050                	// #4176
  411b64:	ldp	x29, x30, [sp]
  411b68:	ldp	x19, x20, [sp, #16]
  411b6c:	ldp	x21, x22, [sp, #32]
  411b70:	ldp	x23, x24, [sp, #48]
  411b74:	add	sp, sp, x12
  411b78:	ret
  411b7c:	bl	4117e0 <ferror@plt+0xf1b0>
  411b80:	mov	x1, x0
  411b84:	str	x1, [x24]
  411b88:	mov	w0, #0x0                   	// #0
  411b8c:	mov	x12, #0x1050                	// #4176
  411b90:	ldp	x29, x30, [sp]
  411b94:	ldp	x19, x20, [sp, #16]
  411b98:	ldp	x21, x22, [sp, #32]
  411b9c:	ldp	x23, x24, [sp, #48]
  411ba0:	add	sp, sp, x12
  411ba4:	ret
  411ba8:	mov	w0, #0xfffffffe            	// #-2
  411bac:	ret
  411bb0:	mov	w0, #0xfffffff4            	// #-12
  411bb4:	b	411b60 <ferror@plt+0xf530>
  411bb8:	mov	x12, #0x1050                	// #4176
  411bbc:	sub	sp, sp, x12
  411bc0:	stp	x29, x30, [sp]
  411bc4:	mov	x29, sp
  411bc8:	stp	x19, x20, [sp, #16]
  411bcc:	mov	x19, x1
  411bd0:	stp	x21, x22, [sp, #32]
  411bd4:	stp	x23, x24, [sp, #48]
  411bd8:	mov	x24, x3
  411bdc:	mov	x23, x0
  411be0:	mov	x0, x2
  411be4:	stp	x25, x26, [sp, #64]
  411be8:	mov	x25, x2
  411bec:	bl	402020 <strlen@plt>
  411bf0:	mov	x21, x0
  411bf4:	mov	x0, x19
  411bf8:	bl	402020 <strlen@plt>
  411bfc:	add	x20, x21, x0
  411c00:	add	x20, x20, #0x2
  411c04:	cmp	x20, #0x1, lsl #12
  411c08:	b.hi	411d3c <ferror@plt+0xf70c>  // b.pmore
  411c0c:	add	x22, sp, #0x50
  411c10:	mov	x1, x25
  411c14:	mov	x26, x0
  411c18:	mov	x2, x21
  411c1c:	mov	x0, x22
  411c20:	add	x25, x21, #0x1
  411c24:	bl	401fe0 <memcpy@plt>
  411c28:	add	x2, x26, #0x1
  411c2c:	mov	x1, x19
  411c30:	add	x0, x22, x25
  411c34:	bl	401fe0 <memcpy@plt>
  411c38:	mov	w2, #0x5c                  	// #92
  411c3c:	mov	x1, x22
  411c40:	mov	x0, x23
  411c44:	strb	w2, [x22, x21]
  411c48:	bl	40cd90 <ferror@plt+0xa760>
  411c4c:	cbnz	x0, 411d0c <ferror@plt+0xf6dc>
  411c50:	lsl	x0, x20, #1
  411c54:	add	x0, x0, #0x68
  411c58:	bl	4021a0 <malloc@plt>
  411c5c:	mov	x19, x0
  411c60:	mov	w0, #0xfffffff4            	// #-12
  411c64:	cbz	x19, 411cec <ferror@plt+0xf6bc>
  411c68:	mov	x26, x19
  411c6c:	stp	xzr, xzr, [x19]
  411c70:	mov	x0, x23
  411c74:	stp	xzr, xzr, [x19, #16]
  411c78:	stp	xzr, xzr, [x19, #32]
  411c7c:	stp	xzr, xzr, [x19, #48]
  411c80:	stp	xzr, xzr, [x19, #64]
  411c84:	stp	xzr, xzr, [x19, #80]
  411c88:	str	xzr, [x19, #96]
  411c8c:	bl	40c8e0 <ferror@plt+0xa2b0>
  411c90:	str	x0, [x26], #104
  411c94:	mov	x2, x20
  411c98:	mov	x1, x22
  411c9c:	str	x26, [x19, #16]
  411ca0:	mov	x0, x26
  411ca4:	bl	401fe0 <memcpy@plt>
  411ca8:	strb	wzr, [x26, x21]
  411cac:	mov	x1, x22
  411cb0:	mov	x2, x20
  411cb4:	ldr	x3, [x19, #16]
  411cb8:	add	x0, x3, x20
  411cbc:	add	x25, x3, x25
  411cc0:	str	x0, [x19, #8]
  411cc4:	str	x25, [x19, #64]
  411cc8:	bl	401fe0 <memcpy@plt>
  411ccc:	ldr	x2, [x19, #8]
  411cd0:	mov	w3, #0x1                   	// #1
  411cd4:	str	w3, [x19, #84]
  411cd8:	mov	x0, x23
  411cdc:	mov	x1, x19
  411ce0:	bl	40cd98 <ferror@plt+0xa768>
  411ce4:	str	x19, [x24]
  411ce8:	mov	w0, #0x0                   	// #0
  411cec:	mov	x12, #0x1050                	// #4176
  411cf0:	ldp	x29, x30, [sp]
  411cf4:	ldp	x19, x20, [sp, #16]
  411cf8:	ldp	x21, x22, [sp, #32]
  411cfc:	ldp	x23, x24, [sp, #48]
  411d00:	ldp	x25, x26, [sp, #64]
  411d04:	add	sp, sp, x12
  411d08:	ret
  411d0c:	bl	4117e0 <ferror@plt+0xf1b0>
  411d10:	mov	x1, x0
  411d14:	str	x1, [x24]
  411d18:	mov	w0, #0x0                   	// #0
  411d1c:	mov	x12, #0x1050                	// #4176
  411d20:	ldp	x29, x30, [sp]
  411d24:	ldp	x19, x20, [sp, #16]
  411d28:	ldp	x21, x22, [sp, #32]
  411d2c:	ldp	x23, x24, [sp, #48]
  411d30:	ldp	x25, x26, [sp, #64]
  411d34:	add	sp, sp, x12
  411d38:	ret
  411d3c:	mov	w0, #0xffffffdc            	// #-36
  411d40:	b	411cec <ferror@plt+0xf6bc>
  411d44:	nop
  411d48:	cbz	x0, 411d88 <ferror@plt+0xf758>
  411d4c:	stp	x29, x30, [sp, #-32]!
  411d50:	mov	x29, sp
  411d54:	str	x19, [sp, #16]
  411d58:	mov	x19, x0
  411d5c:	nop
  411d60:	ldr	x0, [x19, #16]
  411d64:	bl	4120b0 <ferror@plt+0xfa80>
  411d68:	mov	x0, x19
  411d6c:	bl	40d9f0 <ferror@plt+0xb3c0>
  411d70:	mov	x19, x0
  411d74:	cbnz	x0, 411d60 <ferror@plt+0xf730>
  411d78:	mov	w0, #0x0                   	// #0
  411d7c:	ldr	x19, [sp, #16]
  411d80:	ldp	x29, x30, [sp], #32
  411d84:	ret
  411d88:	mov	w0, #0x0                   	// #0
  411d8c:	ret
  411d90:	mov	x12, #0x10a0                	// #4256
  411d94:	sub	sp, sp, x12
  411d98:	stp	x29, x30, [sp, #16]
  411d9c:	add	x29, sp, #0x10
  411da0:	stp	x21, x22, [sp, #48]
  411da4:	mov	x21, x0
  411da8:	ldrb	w0, [x0, #88]
  411dac:	stp	x19, x20, [sp, #32]
  411db0:	tbnz	w0, #0, 411f94 <ferror@plt+0xf964>
  411db4:	ldr	x20, [x21, #32]
  411db8:	stp	x23, x24, [sp, #64]
  411dbc:	cbnz	x20, 412088 <ferror@plt+0xfa58>
  411dc0:	stp	x27, x28, [sp, #96]
  411dc4:	orr	w0, w0, #0x1
  411dc8:	mov	x22, x1
  411dcc:	strb	w0, [x21, #88]
  411dd0:	mov	w1, #0x3a                  	// #58
  411dd4:	mov	x0, x22
  411dd8:	bl	402410 <strchr@plt>
  411ddc:	mov	x28, x0
  411de0:	ldr	x23, [x21]
  411de4:	cbz	x0, 411f6c <ferror@plt+0xf93c>
  411de8:	stp	x25, x26, [sp, #80]
  411dec:	strb	wzr, [x0]
  411df0:	ldr	x0, [x21]
  411df4:	bl	40c8d8 <ferror@plt+0xa2a8>
  411df8:	mov	x26, x0
  411dfc:	str	x0, [sp, #136]
  411e00:	bl	402020 <strlen@plt>
  411e04:	add	x25, x0, #0x2
  411e08:	mov	x24, x0
  411e0c:	cmp	x25, #0xfff
  411e10:	b.hi	411f68 <ferror@plt+0xf938>  // b.pmore
  411e14:	add	x27, sp, #0xa0
  411e18:	add	x19, x0, #0x1
  411e1c:	mov	x1, x26
  411e20:	mov	x0, x27
  411e24:	mov	x2, x24
  411e28:	str	x27, [sp, #120]
  411e2c:	bl	401fe0 <memcpy@plt>
  411e30:	ldr	x0, [x21, #24]
  411e34:	mov	w1, #0x2f                  	// #47
  411e38:	strb	w1, [x27, x24]
  411e3c:	strb	wzr, [x27, x19]
  411e40:	cbz	x0, 411f48 <ferror@plt+0xf918>
  411e44:	add	x27, sp, #0x90
  411e48:	adrp	x24, 41b000 <ferror@plt+0x189d0>
  411e4c:	add	x24, x24, #0x6a8
  411e50:	add	x0, x28, #0x1
  411e54:	mov	x1, x24
  411e58:	mov	x2, x27
  411e5c:	bl	402180 <strtok_r@plt>
  411e60:	mov	x26, x0
  411e64:	cbz	x0, 411fb4 <ferror@plt+0xf984>
  411e68:	ldr	x0, [sp, #120]
  411e6c:	add	x28, sp, #0x98
  411e70:	mov	w22, #0x0                   	// #0
  411e74:	add	x0, x0, x19
  411e78:	mov	w19, #0x0                   	// #0
  411e7c:	str	x0, [sp, #128]
  411e80:	b	411ed8 <ferror@plt+0xf8a8>
  411e84:	add	x2, x0, #0x1
  411e88:	mov	x1, x26
  411e8c:	ldp	x26, x0, [sp, #120]
  411e90:	bl	401fe0 <memcpy@plt>
  411e94:	mov	x2, x28
  411e98:	mov	x1, x26
  411e9c:	mov	x0, x23
  411ea0:	bl	4117f8 <ferror@plt+0xf1c8>
  411ea4:	mov	w19, w0
  411ea8:	tbnz	w0, #31, 411fdc <ferror@plt+0xf9ac>
  411eac:	ldr	x1, [sp, #152]
  411eb0:	mov	x0, x20
  411eb4:	add	w22, w22, #0x1
  411eb8:	bl	40d990 <ferror@plt+0xb360>
  411ebc:	mov	x20, x0
  411ec0:	mov	x2, x27
  411ec4:	mov	x1, x24
  411ec8:	mov	x0, #0x0                   	// #0
  411ecc:	bl	402180 <strtok_r@plt>
  411ed0:	mov	x26, x0
  411ed4:	cbz	x0, 411fc0 <ferror@plt+0xf990>
  411ed8:	str	xzr, [sp, #152]
  411edc:	ldrb	w0, [x26]
  411ee0:	cmp	w0, #0x2f
  411ee4:	b.eq	411e94 <ferror@plt+0xf864>  // b.none
  411ee8:	mov	x0, x26
  411eec:	bl	402020 <strlen@plt>
  411ef0:	add	x1, x25, x0
  411ef4:	cmp	x1, #0xfff
  411ef8:	b.ls	411e84 <ferror@plt+0xf854>  // b.plast
  411efc:	mov	x0, x23
  411f00:	bl	40c8f8 <ferror@plt+0xa2c8>
  411f04:	cmp	w0, #0x2
  411f08:	b.gt	412054 <ferror@plt+0xfa24>
  411f0c:	mov	x0, x20
  411f10:	bl	411d48 <ferror@plt+0xf718>
  411f14:	ldrb	w0, [x21, #88]
  411f18:	mov	x12, #0x10a0                	// #4256
  411f1c:	ldp	x29, x30, [sp, #16]
  411f20:	and	w0, w0, #0xfffffffe
  411f24:	strb	w0, [x21, #88]
  411f28:	mov	w0, w19
  411f2c:	ldp	x19, x20, [sp, #32]
  411f30:	ldp	x21, x22, [sp, #48]
  411f34:	ldp	x23, x24, [sp, #64]
  411f38:	ldp	x25, x26, [sp, #80]
  411f3c:	ldp	x27, x28, [sp, #96]
  411f40:	add	sp, sp, x12
  411f44:	ret
  411f48:	ldrb	w0, [x22]
  411f4c:	cmp	w0, #0x2f
  411f50:	b.eq	412040 <ferror@plt+0xfa10>  // b.none
  411f54:	mov	x0, x22
  411f58:	bl	402020 <strlen@plt>
  411f5c:	add	x1, x25, x0
  411f60:	cmp	x1, #0xfff
  411f64:	b.ls	41202c <ferror@plt+0xf9fc>  // b.plast
  411f68:	ldp	x25, x26, [sp, #80]
  411f6c:	mov	w19, #0x0                   	// #0
  411f70:	ldp	x23, x24, [sp, #64]
  411f74:	ldp	x27, x28, [sp, #96]
  411f78:	mov	w0, w19
  411f7c:	mov	x12, #0x10a0                	// #4256
  411f80:	ldp	x29, x30, [sp, #16]
  411f84:	ldp	x19, x20, [sp, #32]
  411f88:	ldp	x21, x22, [sp, #48]
  411f8c:	add	sp, sp, x12
  411f90:	ret
  411f94:	ldr	w19, [x21, #80]
  411f98:	mov	x12, #0x10a0                	// #4256
  411f9c:	ldp	x29, x30, [sp, #16]
  411fa0:	mov	w0, w19
  411fa4:	ldp	x19, x20, [sp, #32]
  411fa8:	ldp	x21, x22, [sp, #48]
  411fac:	add	sp, sp, x12
  411fb0:	ret
  411fb4:	mov	x20, #0x0                   	// #0
  411fb8:	mov	w22, #0x0                   	// #0
  411fbc:	nop
  411fc0:	mov	w19, w22
  411fc4:	ldp	x23, x24, [sp, #64]
  411fc8:	ldp	x25, x26, [sp, #80]
  411fcc:	ldp	x27, x28, [sp, #96]
  411fd0:	str	x20, [x21, #32]
  411fd4:	str	w22, [x21, #80]
  411fd8:	b	411f78 <ferror@plt+0xf948>
  411fdc:	mov	x0, x23
  411fe0:	bl	40c8f8 <ferror@plt+0xa2c8>
  411fe4:	cmp	w0, #0x2
  411fe8:	b.le	411f0c <ferror@plt+0xf8dc>
  411fec:	neg	w0, w19
  411ff0:	bl	402270 <strerror@plt>
  411ff4:	str	x0, [sp]
  411ff8:	mov	x7, x26
  411ffc:	mov	x6, x23
  412000:	mov	x0, x23
  412004:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  412008:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  41200c:	add	x5, x5, #0x1d8
  412010:	add	x4, x4, #0x648
  412014:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  412018:	mov	w3, #0xbf                  	// #191
  41201c:	add	x2, x2, #0xe8
  412020:	mov	w1, #0x3                   	// #3
  412024:	bl	40c860 <ferror@plt+0xa230>
  412028:	b	411f0c <ferror@plt+0xf8dc>
  41202c:	mov	x1, x22
  412030:	add	x2, x0, #0x1
  412034:	ldr	x22, [sp, #120]
  412038:	add	x0, x22, x19
  41203c:	bl	401fe0 <memcpy@plt>
  412040:	mov	x0, x22
  412044:	bl	402250 <strdup@plt>
  412048:	str	x0, [x21, #24]
  41204c:	cbnz	x0, 411e44 <ferror@plt+0xf814>
  412050:	b	411f68 <ferror@plt+0xf938>
  412054:	ldr	x6, [sp, #136]
  412058:	mov	x7, x26
  41205c:	mov	x0, x23
  412060:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  412064:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  412068:	add	x5, x5, #0x1b0
  41206c:	add	x4, x4, #0x648
  412070:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  412074:	mov	w3, #0xb8                  	// #184
  412078:	add	x2, x2, #0xe8
  41207c:	mov	w1, #0x3                   	// #3
  412080:	bl	40c860 <ferror@plt+0xa230>
  412084:	b	411f0c <ferror@plt+0xf8dc>
  412088:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  41208c:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  412090:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  412094:	add	x3, x3, #0x550
  412098:	add	x1, x1, #0xe8
  41209c:	add	x0, x0, #0x198
  4120a0:	mov	w2, #0x95                  	// #149
  4120a4:	stp	x25, x26, [sp, #80]
  4120a8:	stp	x27, x28, [sp, #96]
  4120ac:	bl	402570 <__assert_fail@plt>
  4120b0:	stp	x29, x30, [sp, #-32]!
  4120b4:	mov	x29, sp
  4120b8:	str	x19, [sp, #16]
  4120bc:	mov	x19, x0
  4120c0:	cbz	x0, 4120d8 <ferror@plt+0xfaa8>
  4120c4:	ldr	w0, [x0, #84]
  4120c8:	sub	w0, w0, #0x1
  4120cc:	str	w0, [x19, #84]
  4120d0:	cmp	w0, #0x0
  4120d4:	b.le	4120e8 <ferror@plt+0xfab8>
  4120d8:	mov	x0, x19
  4120dc:	ldr	x19, [sp, #16]
  4120e0:	ldp	x29, x30, [sp], #32
  4120e4:	ret
  4120e8:	ldp	x0, x2, [x19]
  4120ec:	mov	x1, x19
  4120f0:	bl	40cdb0 <ferror@plt+0xa780>
  4120f4:	ldr	x0, [x19, #32]
  4120f8:	bl	411d48 <ferror@plt+0xf718>
  4120fc:	ldr	x0, [x19, #72]
  412100:	cbz	x0, 412108 <ferror@plt+0xfad8>
  412104:	bl	415790 <ferror@plt+0x13160>
  412108:	ldr	x0, [x19]
  41210c:	bl	40d5d0 <ferror@plt+0xafa0>
  412110:	ldr	x0, [x19, #40]
  412114:	bl	4023e0 <free@plt>
  412118:	ldr	x0, [x19, #24]
  41211c:	bl	4023e0 <free@plt>
  412120:	mov	x0, x19
  412124:	mov	x19, #0x0                   	// #0
  412128:	bl	4023e0 <free@plt>
  41212c:	mov	x0, x19
  412130:	ldr	x19, [sp, #16]
  412134:	ldp	x29, x30, [sp], #32
  412138:	ret
  41213c:	nop
  412140:	mov	x12, #0x1030                	// #4144
  412144:	sub	sp, sp, x12
  412148:	cmp	x0, #0x0
  41214c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  412150:	stp	x29, x30, [sp]
  412154:	mov	x29, sp
  412158:	stp	x19, x20, [sp, #16]
  41215c:	stp	x21, x22, [sp, #32]
  412160:	mov	x21, x0
  412164:	b.eq	4122d4 <ferror@plt+0xfca4>  // b.none
  412168:	mov	x19, x2
  41216c:	cbz	x2, 41228c <ferror@plt+0xfc5c>
  412170:	mov	x0, x1
  412174:	ldr	x1, [x2]
  412178:	cbnz	x1, 41228c <ferror@plt+0xfc5c>
  41217c:	add	x22, sp, #0x30
  412180:	mov	x2, #0x0                   	// #0
  412184:	mov	x1, x22
  412188:	bl	40bcf8 <ferror@plt+0x96c8>
  41218c:	tbnz	w0, #31, 4122cc <ferror@plt+0xfc9c>
  412190:	mov	x2, x19
  412194:	mov	x1, x22
  412198:	mov	x0, x21
  41219c:	bl	40d0f0 <ferror@plt+0xaac0>
  4121a0:	mov	w20, w0
  4121a4:	tbnz	w0, #31, 412264 <ferror@plt+0xfc34>
  4121a8:	ldr	x0, [x19]
  4121ac:	cbz	x0, 4121cc <ferror@plt+0xfb9c>
  4121b0:	mov	w0, w20
  4121b4:	mov	x12, #0x1030                	// #4144
  4121b8:	ldp	x29, x30, [sp]
  4121bc:	ldp	x19, x20, [sp, #16]
  4121c0:	ldp	x21, x22, [sp, #32]
  4121c4:	add	sp, sp, x12
  4121c8:	ret
  4121cc:	mov	x2, x19
  4121d0:	mov	x1, x22
  4121d4:	mov	x0, x21
  4121d8:	bl	40cfd8 <ferror@plt+0xa9a8>
  4121dc:	mov	w20, w0
  4121e0:	tbnz	w0, #31, 412264 <ferror@plt+0xfc34>
  4121e4:	ldr	x0, [x19]
  4121e8:	cbnz	x0, 4121b0 <ferror@plt+0xfb80>
  4121ec:	mov	x2, x19
  4121f0:	mov	x1, x22
  4121f4:	mov	x0, x21
  4121f8:	bl	40cdc0 <ferror@plt+0xa790>
  4121fc:	mov	w20, w0
  412200:	tbnz	w0, #31, 412264 <ferror@plt+0xfc34>
  412204:	ldr	x0, [x19]
  412208:	cbnz	x0, 4121b0 <ferror@plt+0xfb80>
  41220c:	mov	x2, x19
  412210:	mov	x1, x22
  412214:	mov	x0, x21
  412218:	bl	40d240 <ferror@plt+0xac10>
  41221c:	mov	w20, w0
  412220:	tbnz	w0, #31, 412264 <ferror@plt+0xfc34>
  412224:	ldr	x0, [x19]
  412228:	cbnz	x0, 4121b0 <ferror@plt+0xfb80>
  41222c:	mov	x2, x19
  412230:	mov	x1, x22
  412234:	mov	x0, x21
  412238:	bl	40ce28 <ferror@plt+0xa7f8>
  41223c:	mov	w20, w0
  412240:	tbnz	w0, #31, 412264 <ferror@plt+0xfc34>
  412244:	ldr	x0, [x19]
  412248:	cbnz	x0, 4121b0 <ferror@plt+0xfb80>
  41224c:	mov	x1, x22
  412250:	mov	x0, x21
  412254:	mov	x2, x19
  412258:	bl	40ce38 <ferror@plt+0xa808>
  41225c:	mov	w20, w0
  412260:	tbz	w0, #31, 4121b0 <ferror@plt+0xfb80>
  412264:	ldr	x0, [x19]
  412268:	bl	411d48 <ferror@plt+0xf718>
  41226c:	str	xzr, [x19]
  412270:	mov	w0, w20
  412274:	mov	x12, #0x1030                	// #4144
  412278:	ldp	x29, x30, [sp]
  41227c:	ldp	x19, x20, [sp, #16]
  412280:	ldp	x21, x22, [sp, #32]
  412284:	add	sp, sp, x12
  412288:	ret
  41228c:	mov	x0, x21
  412290:	mov	w20, #0xffffffda            	// #-38
  412294:	bl	40c8f8 <ferror@plt+0xa2c8>
  412298:	cmp	w0, #0x2
  41229c:	b.le	4121b0 <ferror@plt+0xfb80>
  4122a0:	mov	x0, x21
  4122a4:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4122a8:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4122ac:	add	x5, x5, #0x1f8
  4122b0:	add	x4, x4, #0x688
  4122b4:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4122b8:	mov	w3, #0x223                 	// #547
  4122bc:	add	x2, x2, #0xe8
  4122c0:	mov	w1, #0x3                   	// #3
  4122c4:	bl	40c860 <ferror@plt+0xa230>
  4122c8:	b	4121b0 <ferror@plt+0xfb80>
  4122cc:	mov	w20, #0xffffffea            	// #-22
  4122d0:	b	4121b0 <ferror@plt+0xfb80>
  4122d4:	mov	w20, #0xfffffffe            	// #-2
  4122d8:	b	4121b0 <ferror@plt+0xfb80>
  4122dc:	nop
  4122e0:	stp	x29, x30, [sp, #-48]!
  4122e4:	mov	x29, sp
  4122e8:	stp	x19, x20, [sp, #16]
  4122ec:	cbz	x0, 4123b0 <ferror@plt+0xfd80>
  4122f0:	stp	x21, x22, [sp, #32]
  4122f4:	mov	x22, x0
  4122f8:	ldrb	w0, [x0, #88]
  4122fc:	tbz	w0, #0, 412384 <ferror@plt+0xfd54>
  412300:	ldr	x20, [x22, #32]
  412304:	mov	x21, #0x0                   	// #0
  412308:	cbz	x20, 4123f0 <ferror@plt+0xfdc0>
  41230c:	ldr	x0, [x20, #16]
  412310:	bl	4117e0 <ferror@plt+0xf1b0>
  412314:	mov	x1, x0
  412318:	mov	x0, x21
  41231c:	bl	40d898 <ferror@plt+0xb268>
  412320:	mov	x19, x0
  412324:	cbz	x0, 412350 <ferror@plt+0xfd20>
  412328:	ldr	x20, [x20]
  41232c:	mov	x21, x0
  412330:	ldr	x1, [x22, #32]
  412334:	cmp	x20, x1
  412338:	b.ne	412308 <ferror@plt+0xfcd8>  // b.any
  41233c:	ldp	x21, x22, [sp, #32]
  412340:	mov	x0, x19
  412344:	ldp	x19, x20, [sp, #16]
  412348:	ldp	x29, x30, [sp], #48
  41234c:	ret
  412350:	ldr	x0, [x20, #16]
  412354:	bl	4120b0 <ferror@plt+0xfa80>
  412358:	ldr	x0, [x22]
  41235c:	bl	40c8f8 <ferror@plt+0xa2c8>
  412360:	cmp	w0, #0x2
  412364:	b.gt	4123c4 <ferror@plt+0xfd94>
  412368:	mov	x0, x21
  41236c:	bl	411d48 <ferror@plt+0xf718>
  412370:	mov	x0, x19
  412374:	ldp	x19, x20, [sp, #16]
  412378:	ldp	x21, x22, [sp, #32]
  41237c:	ldp	x29, x30, [sp], #48
  412380:	ret
  412384:	ldr	x0, [x22]
  412388:	ldr	x1, [x22, #16]
  41238c:	bl	40cfc0 <ferror@plt+0xa990>
  412390:	mov	x19, x0
  412394:	cbz	x0, 412300 <ferror@plt+0xfcd0>
  412398:	mov	x1, x0
  41239c:	mov	x0, x22
  4123a0:	bl	411d90 <ferror@plt+0xf760>
  4123a4:	mov	x0, x19
  4123a8:	bl	4023e0 <free@plt>
  4123ac:	b	412300 <ferror@plt+0xfcd0>
  4123b0:	mov	x19, #0x0                   	// #0
  4123b4:	mov	x0, x19
  4123b8:	ldp	x19, x20, [sp, #16]
  4123bc:	ldp	x29, x30, [sp], #48
  4123c0:	ret
  4123c4:	ldr	x0, [x22]
  4123c8:	adrp	x5, 418000 <ferror@plt+0x159d0>
  4123cc:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4123d0:	add	x5, x5, #0xf90
  4123d4:	add	x4, x4, #0x6a8
  4123d8:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4123dc:	mov	w3, #0x2ab                 	// #683
  4123e0:	add	x2, x2, #0xe8
  4123e4:	mov	w1, #0x3                   	// #3
  4123e8:	bl	40c860 <ferror@plt+0xa230>
  4123ec:	b	412368 <ferror@plt+0xfd38>
  4123f0:	mov	x19, x21
  4123f4:	ldp	x21, x22, [sp, #32]
  4123f8:	b	412340 <ferror@plt+0xfd10>
  4123fc:	nop
  412400:	cbz	x0, 41240c <ferror@plt+0xfddc>
  412404:	ldr	x0, [x0, #16]
  412408:	b	4117e0 <ferror@plt+0xf1b0>
  41240c:	ret
  412410:	cbz	x0, 41241c <ferror@plt+0xfdec>
  412414:	ldr	x0, [x0, #16]
  412418:	ret
  41241c:	mov	x0, #0x0                   	// #0
  412420:	ret
  412424:	nop
  412428:	cbz	x0, 4124a0 <ferror@plt+0xfe70>
  41242c:	stp	x29, x30, [sp, #-32]!
  412430:	mov	x29, sp
  412434:	stp	x19, x20, [sp, #16]
  412438:	mov	x19, x0
  41243c:	ldr	x0, [x0, #24]
  412440:	cbz	x0, 412450 <ferror@plt+0xfe20>
  412444:	ldp	x19, x20, [sp, #16]
  412448:	ldp	x29, x30, [sp], #32
  41244c:	ret
  412450:	ldrb	w0, [x19, #88]
  412454:	tbnz	w0, #0, 412490 <ferror@plt+0xfe60>
  412458:	ldr	x0, [x19]
  41245c:	ldr	x1, [x19, #16]
  412460:	bl	40cfc0 <ferror@plt+0xa990>
  412464:	mov	x20, x0
  412468:	cbz	x0, 412490 <ferror@plt+0xfe60>
  41246c:	mov	x1, x0
  412470:	mov	x0, x19
  412474:	bl	411d90 <ferror@plt+0xf760>
  412478:	mov	x0, x20
  41247c:	bl	4023e0 <free@plt>
  412480:	ldr	x0, [x19, #24]
  412484:	ldp	x19, x20, [sp, #16]
  412488:	ldp	x29, x30, [sp], #32
  41248c:	ret
  412490:	mov	x0, #0x0                   	// #0
  412494:	ldp	x19, x20, [sp, #16]
  412498:	ldp	x29, x30, [sp], #32
  41249c:	ret
  4124a0:	mov	x0, #0x0                   	// #0
  4124a4:	ret
  4124a8:	stp	x29, x30, [sp, #-32]!
  4124ac:	mov	x29, sp
  4124b0:	stp	x19, x20, [sp, #16]
  4124b4:	cbz	x0, 41253c <ferror@plt+0xff0c>
  4124b8:	mov	x19, x0
  4124bc:	and	w1, w1, #0x200
  4124c0:	ldr	x0, [x0, #16]
  4124c4:	orr	w1, w1, #0x800
  4124c8:	bl	402610 <delete_module@plt>
  4124cc:	mov	w20, w0
  4124d0:	cbnz	w0, 4124e4 <ferror@plt+0xfeb4>
  4124d4:	mov	w0, w20
  4124d8:	ldp	x19, x20, [sp, #16]
  4124dc:	ldp	x29, x30, [sp], #32
  4124e0:	ret
  4124e4:	bl	402580 <__errno_location@plt>
  4124e8:	ldr	w20, [x0]
  4124ec:	ldr	x0, [x19]
  4124f0:	neg	w20, w20
  4124f4:	bl	40c8f8 <ferror@plt+0xa2c8>
  4124f8:	cmp	w0, #0x2
  4124fc:	b.le	4124d4 <ferror@plt+0xfea4>
  412500:	ldr	x0, [x19]
  412504:	mov	w3, #0x319                 	// #793
  412508:	ldr	x6, [x19, #16]
  41250c:	mov	w1, #0x3                   	// #3
  412510:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  412514:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  412518:	add	x5, x5, #0x228
  41251c:	add	x4, x4, #0x6c8
  412520:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  412524:	add	x2, x2, #0xe8
  412528:	bl	40c860 <ferror@plt+0xa230>
  41252c:	mov	w0, w20
  412530:	ldp	x19, x20, [sp, #16]
  412534:	ldp	x29, x30, [sp], #32
  412538:	ret
  41253c:	mov	w20, #0xfffffffe            	// #-2
  412540:	b	4124d4 <ferror@plt+0xfea4>
  412544:	nop
  412548:	stp	x29, x30, [sp, #-80]!
  41254c:	mov	x29, sp
  412550:	stp	x19, x20, [sp, #16]
  412554:	mov	x20, x2
  412558:	cmp	x20, #0x0
  41255c:	stp	x21, x22, [sp, #32]
  412560:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  412564:	add	x2, x2, #0x660
  412568:	csel	x20, x2, x20, eq  // eq = none
  41256c:	cbz	x0, 4127c8 <ferror@plt+0x10198>
  412570:	mov	w21, w1
  412574:	mov	x19, x0
  412578:	stp	x23, x24, [sp, #48]
  41257c:	bl	412428 <ferror@plt+0xfdf8>
  412580:	mov	x23, x0
  412584:	cbz	x0, 4127b0 <ferror@plt+0x10180>
  412588:	ldr	x0, [x19, #72]
  41258c:	cbz	x0, 4126b0 <ferror@plt+0x10080>
  412590:	bl	415780 <ferror@plt+0x13150>
  412594:	tst	w0, #0xff
  412598:	b.eq	412608 <ferror@plt+0xffd8>  // b.none
  41259c:	ands	w1, w21, #0x1
  4125a0:	mov	w22, #0x3                   	// #3
  4125a4:	ldr	x0, [x19, #72]
  4125a8:	lsl	w1, w1, #1
  4125ac:	csinc	w22, w22, wzr, ne  // ne = any
  4125b0:	tst	x21, #0x2
  4125b4:	csel	w22, w22, w1, ne  // ne = any
  4125b8:	bl	415788 <ferror@plt+0x13158>
  4125bc:	mov	w1, w0
  4125c0:	mov	w3, w22
  4125c4:	mov	x2, x20
  4125c8:	mov	x0, #0x111                 	// #273
  4125cc:	bl	4025c0 <syscall@plt>
  4125d0:	mov	w22, w0
  4125d4:	cbz	w0, 4125f0 <ferror@plt+0xffc0>
  4125d8:	bl	402580 <__errno_location@plt>
  4125dc:	ldr	w0, [x0]
  4125e0:	cmp	w0, #0x26
  4125e4:	b.eq	412608 <ferror@plt+0xffd8>  // b.none
  4125e8:	tbnz	w22, #31, 412660 <ferror@plt+0x10030>
  4125ec:	nop
  4125f0:	ldp	x23, x24, [sp, #48]
  4125f4:	mov	w0, w22
  4125f8:	ldp	x19, x20, [sp, #16]
  4125fc:	ldp	x21, x22, [sp, #32]
  412600:	ldp	x29, x30, [sp], #80
  412604:	ret
  412608:	tst	x21, #0x3
  41260c:	ldr	x0, [x19, #72]
  412610:	b.eq	412638 <ferror@plt+0x10008>  // b.none
  412614:	bl	415580 <ferror@plt+0x12f50>
  412618:	mov	x22, x0
  41261c:	cbz	x0, 4126c4 <ferror@plt+0x10094>
  412620:	tbnz	w21, #1, 412744 <ferror@plt+0x10114>
  412624:	tbnz	w21, #0, 4126e8 <ferror@plt+0x100b8>
  412628:	mov	x0, x22
  41262c:	bl	415e90 <ferror@plt+0x13860>
  412630:	mov	x21, x0
  412634:	b	412640 <ferror@plt+0x10010>
  412638:	bl	415770 <ferror@plt+0x13140>
  41263c:	mov	x21, x0
  412640:	ldr	x0, [x19, #72]
  412644:	bl	415778 <ferror@plt+0x13148>
  412648:	mov	x1, x0
  41264c:	mov	x2, x20
  412650:	mov	x0, x21
  412654:	bl	402430 <init_module@plt>
  412658:	mov	w22, w0
  41265c:	tbz	w22, #31, 4125f0 <ferror@plt+0xffc0>
  412660:	bl	402580 <__errno_location@plt>
  412664:	ldr	w22, [x0]
  412668:	ldr	x0, [x19]
  41266c:	neg	w22, w22
  412670:	bl	40c8f8 <ferror@plt+0xa2c8>
  412674:	cmp	w0, #0x5
  412678:	b.le	4125f0 <ferror@plt+0xffc0>
  41267c:	ldr	x0, [x19]
  412680:	mov	x6, x23
  412684:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  412688:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  41268c:	add	x5, x5, #0x2c0
  412690:	add	x4, x4, #0x6e8
  412694:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  412698:	mov	w3, #0x376                 	// #886
  41269c:	add	x2, x2, #0xe8
  4126a0:	mov	w1, #0x6                   	// #6
  4126a4:	bl	40c860 <ferror@plt+0xa230>
  4126a8:	ldp	x23, x24, [sp, #48]
  4126ac:	b	4125f4 <ferror@plt+0xffc4>
  4126b0:	ldr	x0, [x19]
  4126b4:	mov	x1, x23
  4126b8:	bl	4155c0 <ferror@plt+0x12f90>
  4126bc:	str	x0, [x19, #72]
  4126c0:	cbnz	x0, 412590 <ferror@plt+0xff60>
  4126c4:	bl	402580 <__errno_location@plt>
  4126c8:	ldr	w22, [x0]
  4126cc:	ldp	x19, x20, [sp, #16]
  4126d0:	neg	w22, w22
  4126d4:	mov	w0, w22
  4126d8:	ldp	x21, x22, [sp, #32]
  4126dc:	ldp	x23, x24, [sp, #48]
  4126e0:	ldp	x29, x30, [sp], #80
  4126e4:	ret
  4126e8:	mov	x0, x22
  4126ec:	bl	416b58 <ferror@plt+0x14528>
  4126f0:	mov	w21, w0
  4126f4:	tbz	w0, #31, 412628 <ferror@plt+0xfff8>
  4126f8:	ldr	x0, [x19]
  4126fc:	bl	40c8f8 <ferror@plt+0xa2c8>
  412700:	cmp	w0, #0x5
  412704:	b.le	412628 <ferror@plt+0xfff8>
  412708:	ldr	x24, [x19]
  41270c:	neg	w0, w21
  412710:	bl	402270 <strerror@plt>
  412714:	mov	x6, x0
  412718:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  41271c:	mov	x0, x24
  412720:	add	x5, x5, #0x2a0
  412724:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  412728:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  41272c:	add	x4, x4, #0x6e8
  412730:	add	x2, x2, #0xe8
  412734:	mov	w3, #0x369                 	// #873
  412738:	mov	w1, #0x6                   	// #6
  41273c:	bl	40c860 <ferror@plt+0xa230>
  412740:	b	412628 <ferror@plt+0xfff8>
  412744:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  412748:	add	x1, x1, #0x270
  41274c:	bl	416658 <ferror@plt+0x14028>
  412750:	mov	w24, w0
  412754:	tbz	w0, #31, 412624 <ferror@plt+0xfff4>
  412758:	ldr	x0, [x19]
  41275c:	bl	40c8f8 <ferror@plt+0xa2c8>
  412760:	cmp	w0, #0x5
  412764:	b.le	412624 <ferror@plt+0xfff4>
  412768:	str	x25, [sp, #64]
  41276c:	neg	w0, w24
  412770:	ldr	x25, [x19]
  412774:	bl	402270 <strerror@plt>
  412778:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  41277c:	mov	x6, x0
  412780:	add	x5, x5, #0x280
  412784:	mov	x0, x25
  412788:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  41278c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  412790:	add	x4, x4, #0x6e8
  412794:	add	x2, x2, #0xe8
  412798:	mov	w3, #0x363                 	// #867
  41279c:	mov	w1, #0x6                   	// #6
  4127a0:	bl	40c860 <ferror@plt+0xa230>
  4127a4:	ldr	x25, [sp, #64]
  4127a8:	tbz	w21, #0, 412628 <ferror@plt+0xfff8>
  4127ac:	b	4126e8 <ferror@plt+0x100b8>
  4127b0:	ldr	x0, [x19]
  4127b4:	bl	40c8f8 <ferror@plt+0xa2c8>
  4127b8:	cmp	w0, #0x2
  4127bc:	b.gt	4127d0 <ferror@plt+0x101a0>
  4127c0:	ldp	x23, x24, [sp, #48]
  4127c4:	nop
  4127c8:	mov	w22, #0xfffffffe            	// #-2
  4127cc:	b	4125f4 <ferror@plt+0xffc4>
  4127d0:	ldr	x0, [x19]
  4127d4:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4127d8:	ldr	x6, [x19, #16]
  4127dc:	add	x5, x5, #0x248
  4127e0:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4127e4:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4127e8:	add	x4, x4, #0x6e8
  4127ec:	add	x2, x2, #0xe8
  4127f0:	mov	w3, #0x340                 	// #832
  4127f4:	mov	w1, #0x3                   	// #3
  4127f8:	mov	w22, #0xfffffffe            	// #-2
  4127fc:	bl	40c860 <ferror@plt+0xa230>
  412800:	ldp	x23, x24, [sp, #48]
  412804:	b	4125f4 <ferror@plt+0xffc4>
  412808:	cmp	x0, #0x0
  41280c:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  412810:	b.eq	412958 <ferror@plt+0x10328>  // b.none
  412814:	stp	x29, x30, [sp, #-96]!
  412818:	mov	x29, sp
  41281c:	str	xzr, [x3]
  412820:	stp	x21, x22, [sp, #32]
  412824:	mov	x22, x3
  412828:	stp	x23, x24, [sp, #48]
  41282c:	mov	x23, x2
  412830:	cbz	x2, 4128ac <ferror@plt+0x1027c>
  412834:	and	w24, w1, #0x2
  412838:	stp	x19, x20, [sp, #16]
  41283c:	mov	x20, x2
  412840:	stp	x25, x26, [sp, #64]
  412844:	and	w25, w1, #0x1
  412848:	mov	w26, #0x1                   	// #1
  41284c:	stp	x27, x28, [sp, #80]
  412850:	mov	w27, #0x2                   	// #2
  412854:	nop
  412858:	ldr	x21, [x20, #16]
  41285c:	cbnz	w25, 4128c0 <ferror@plt+0x10290>
  412860:	cbz	w24, 412874 <ferror@plt+0x10244>
  412864:	ldr	w0, [x21, #92]
  412868:	cbz	w0, 4128fc <ferror@plt+0x102cc>
  41286c:	cmp	w0, #0x2
  412870:	b.eq	412890 <ferror@plt+0x10260>  // b.none
  412874:	ldr	x0, [x22]
  412878:	mov	x1, x21
  41287c:	bl	40d898 <ferror@plt+0xb268>
  412880:	cbz	x0, 412924 <ferror@plt+0x102f4>
  412884:	str	x0, [x22]
  412888:	mov	x0, x21
  41288c:	bl	4117e0 <ferror@plt+0xf1b0>
  412890:	ldr	x20, [x20]
  412894:	cmp	x20, #0x0
  412898:	ccmp	x23, x20, #0x4, ne  // ne = any
  41289c:	b.ne	412858 <ferror@plt+0x10228>  // b.any
  4128a0:	ldp	x19, x20, [sp, #16]
  4128a4:	ldp	x25, x26, [sp, #64]
  4128a8:	ldp	x27, x28, [sp, #80]
  4128ac:	mov	w0, #0x0                   	// #0
  4128b0:	ldp	x21, x22, [sp, #32]
  4128b4:	ldp	x23, x24, [sp, #48]
  4128b8:	ldp	x29, x30, [sp], #96
  4128bc:	ret
  4128c0:	ldr	x0, [x21]
  4128c4:	bl	40d890 <ferror@plt+0xb260>
  4128c8:	ldr	x28, [x0, #16]
  4128cc:	mov	x19, x28
  4128d0:	b	4128f0 <ferror@plt+0x102c0>
  4128d4:	bl	40dbb0 <ferror@plt+0xb580>
  4128d8:	ldr	x1, [x21, #16]
  4128dc:	bl	402370 <strcmp@plt>
  4128e0:	cbz	w0, 412890 <ferror@plt+0x10260>
  4128e4:	ldr	x19, [x19]
  4128e8:	cmp	x19, x28
  4128ec:	b.eq	412860 <ferror@plt+0x10230>  // b.none
  4128f0:	mov	x0, x19
  4128f4:	cbnz	x19, 4128d4 <ferror@plt+0x102a4>
  4128f8:	b	412860 <ferror@plt+0x10230>
  4128fc:	ldr	x0, [x21]
  412900:	ldr	x1, [x21, #16]
  412904:	bl	40cf58 <ferror@plt+0xa928>
  412908:	tst	w0, #0xff
  41290c:	b.ne	412950 <ferror@plt+0x10320>  // b.any
  412910:	ldr	x0, [x22]
  412914:	str	w26, [x21, #92]
  412918:	mov	x1, x21
  41291c:	bl	40d898 <ferror@plt+0xb268>
  412920:	cbnz	x0, 412884 <ferror@plt+0x10254>
  412924:	ldr	x0, [x22]
  412928:	bl	411d48 <ferror@plt+0xf718>
  41292c:	ldp	x19, x20, [sp, #16]
  412930:	mov	w0, #0xfffffff4            	// #-12
  412934:	ldp	x25, x26, [sp, #64]
  412938:	ldp	x27, x28, [sp, #80]
  41293c:	str	xzr, [x22]
  412940:	ldp	x21, x22, [sp, #32]
  412944:	ldp	x23, x24, [sp, #48]
  412948:	ldp	x29, x30, [sp], #96
  41294c:	ret
  412950:	str	w27, [x21, #92]
  412954:	b	412890 <ferror@plt+0x10260>
  412958:	mov	w0, #0xfffffffe            	// #-2
  41295c:	ret
  412960:	stp	x29, x30, [sp, #-96]!
  412964:	mov	x29, sp
  412968:	stp	x23, x24, [sp, #48]
  41296c:	cbz	x0, 412ab8 <ferror@plt+0x10488>
  412970:	stp	x21, x22, [sp, #32]
  412974:	mov	x21, x0
  412978:	ldrb	w0, [x0, #88]
  41297c:	tbz	w0, #1, 412998 <ferror@plt+0x10368>
  412980:	ldr	x24, [x21, #40]
  412984:	ldp	x21, x22, [sp, #32]
  412988:	mov	x0, x24
  41298c:	ldp	x23, x24, [sp, #48]
  412990:	ldp	x29, x30, [sp], #96
  412994:	ret
  412998:	ldr	x0, [x21]
  41299c:	stp	x19, x20, [sp, #16]
  4129a0:	mov	x22, #0x0                   	// #0
  4129a4:	stp	x25, x26, [sp, #64]
  4129a8:	mov	x24, #0x0                   	// #0
  4129ac:	mov	w25, #0x20                  	// #32
  4129b0:	str	x27, [sp, #80]
  4129b4:	bl	40d890 <ferror@plt+0xb260>
  4129b8:	ldr	x19, [x0, #24]
  4129bc:	mov	x23, x0
  4129c0:	cbz	x19, 412a58 <ferror@plt+0x10428>
  4129c4:	mov	x0, x19
  4129c8:	bl	40dbe8 <ferror@plt+0xb5b8>
  4129cc:	ldr	x1, [x21, #16]
  4129d0:	mov	x20, x0
  4129d4:	bl	402370 <strcmp@plt>
  4129d8:	cbz	w0, 4129f0 <ferror@plt+0x103c0>
  4129dc:	ldr	x1, [x21, #64]
  4129e0:	cbz	x1, 412a48 <ferror@plt+0x10418>
  4129e4:	mov	x0, x20
  4129e8:	bl	402370 <strcmp@plt>
  4129ec:	cbnz	w0, 412a48 <ferror@plt+0x10418>
  4129f0:	mov	x0, x19
  4129f4:	bl	40dbd8 <ferror@plt+0xb5a8>
  4129f8:	mov	x27, x0
  4129fc:	bl	402020 <strlen@plt>
  412a00:	mov	x20, x0
  412a04:	cbz	x0, 412a48 <ferror@plt+0x10418>
  412a08:	add	x1, x22, #0x2
  412a0c:	mov	x0, x24
  412a10:	add	x1, x1, x20
  412a14:	bl	402230 <realloc@plt>
  412a18:	mov	x26, x0
  412a1c:	cbz	x0, 412a90 <ferror@plt+0x10460>
  412a20:	cbz	x22, 412a88 <ferror@plt+0x10458>
  412a24:	add	x1, x22, #0x1
  412a28:	strb	w25, [x0, x22]
  412a2c:	add	x0, x0, x1
  412a30:	add	x22, x20, x1
  412a34:	mov	x24, x26
  412a38:	mov	x2, x20
  412a3c:	mov	x1, x27
  412a40:	bl	401fe0 <memcpy@plt>
  412a44:	strb	wzr, [x26, x22]
  412a48:	ldr	x19, [x19]
  412a4c:	ldr	x0, [x23, #24]
  412a50:	cmp	x19, x0
  412a54:	b.ne	4129c0 <ferror@plt+0x10390>  // b.any
  412a58:	ldrb	w0, [x21, #88]
  412a5c:	ldp	x19, x20, [sp, #16]
  412a60:	orr	w0, w0, #0x2
  412a64:	strb	w0, [x21, #88]
  412a68:	mov	x0, x24
  412a6c:	ldp	x25, x26, [sp, #64]
  412a70:	ldr	x27, [sp, #80]
  412a74:	str	x24, [x21, #40]
  412a78:	ldp	x21, x22, [sp, #32]
  412a7c:	ldp	x23, x24, [sp, #48]
  412a80:	ldp	x29, x30, [sp], #96
  412a84:	ret
  412a88:	mov	x22, x20
  412a8c:	b	412a34 <ferror@plt+0x10404>
  412a90:	mov	x0, x24
  412a94:	bl	4023e0 <free@plt>
  412a98:	ldr	x0, [x21]
  412a9c:	bl	40c8f8 <ferror@plt+0xa2c8>
  412aa0:	cmp	w0, #0x2
  412aa4:	b.gt	412ac0 <ferror@plt+0x10490>
  412aa8:	ldp	x19, x20, [sp, #16]
  412aac:	ldp	x21, x22, [sp, #32]
  412ab0:	ldp	x25, x26, [sp, #64]
  412ab4:	ldr	x27, [sp, #80]
  412ab8:	mov	x24, #0x0                   	// #0
  412abc:	b	412988 <ferror@plt+0x10358>
  412ac0:	ldr	x0, [x21]
  412ac4:	adrp	x5, 418000 <ferror@plt+0x159d0>
  412ac8:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  412acc:	add	x5, x5, #0xf90
  412ad0:	add	x4, x4, #0x738
  412ad4:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  412ad8:	mov	w3, #0x595                 	// #1429
  412adc:	add	x2, x2, #0xe8
  412ae0:	mov	w1, #0x3                   	// #3
  412ae4:	mov	x24, #0x0                   	// #0
  412ae8:	bl	40c860 <ferror@plt+0xa230>
  412aec:	ldp	x19, x20, [sp, #16]
  412af0:	ldp	x21, x22, [sp, #32]
  412af4:	ldp	x25, x26, [sp, #64]
  412af8:	ldr	x27, [sp, #80]
  412afc:	b	412988 <ferror@plt+0x10358>
  412b00:	cbz	x0, 412b9c <ferror@plt+0x1056c>
  412b04:	stp	x29, x30, [sp, #-48]!
  412b08:	mov	x29, sp
  412b0c:	stp	x19, x20, [sp, #16]
  412b10:	mov	x19, x0
  412b14:	ldrb	w0, [x0, #88]
  412b18:	tbz	w0, #2, 412b2c <ferror@plt+0x104fc>
  412b1c:	ldr	x0, [x19, #48]
  412b20:	ldp	x19, x20, [sp, #16]
  412b24:	ldp	x29, x30, [sp], #48
  412b28:	ret
  412b2c:	ldr	x0, [x19]
  412b30:	str	x21, [sp, #32]
  412b34:	bl	40d890 <ferror@plt+0xb260>
  412b38:	mov	x21, x0
  412b3c:	ldr	x20, [x0, #40]
  412b40:	mov	x0, x20
  412b44:	cbz	x20, 412b6c <ferror@plt+0x1053c>
  412b48:	bl	40dc08 <ferror@plt+0xb5d8>
  412b4c:	ldr	x1, [x19, #16]
  412b50:	mov	w2, #0x0                   	// #0
  412b54:	bl	402450 <fnmatch@plt>
  412b58:	cbz	w0, 412b74 <ferror@plt+0x10544>
  412b5c:	ldr	x20, [x20]
  412b60:	ldr	x0, [x21, #40]
  412b64:	cmp	x20, x0
  412b68:	b.ne	412b40 <ferror@plt+0x10510>  // b.any
  412b6c:	ldr	x0, [x19, #48]
  412b70:	b	412b80 <ferror@plt+0x10550>
  412b74:	mov	x0, x20
  412b78:	bl	40dbf8 <ferror@plt+0xb5c8>
  412b7c:	str	x0, [x19, #48]
  412b80:	ldrb	w1, [x19, #88]
  412b84:	ldr	x21, [sp, #32]
  412b88:	orr	w1, w1, #0x4
  412b8c:	strb	w1, [x19, #88]
  412b90:	ldp	x19, x20, [sp, #16]
  412b94:	ldp	x29, x30, [sp], #48
  412b98:	ret
  412b9c:	mov	x0, #0x0                   	// #0
  412ba0:	ret
  412ba4:	nop
  412ba8:	ldrb	w2, [x0, #88]
  412bac:	str	x1, [x0, #48]
  412bb0:	orr	w2, w2, #0x4
  412bb4:	strb	w2, [x0, #88]
  412bb8:	ret
  412bbc:	nop
  412bc0:	stp	x29, x30, [sp, #-160]!
  412bc4:	cmp	x1, #0x0
  412bc8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  412bcc:	mov	x29, sp
  412bd0:	stp	x21, x22, [sp, #32]
  412bd4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  412bd8:	stp	x25, x26, [sp, #64]
  412bdc:	mov	x25, x1
  412be0:	str	x2, [sp, #96]
  412be4:	b.eq	412e10 <ferror@plt+0x107e0>  // b.none
  412be8:	mov	x21, x0
  412bec:	ldr	x0, [x1]
  412bf0:	stp	x19, x20, [sp, #16]
  412bf4:	cbnz	x0, 412e3c <ferror@plt+0x1080c>
  412bf8:	ldr	x19, [x2]
  412bfc:	stp	x23, x24, [sp, #48]
  412c00:	cbnz	x19, 412e18 <ferror@plt+0x107e8>
  412c04:	ldr	x0, [x21]
  412c08:	bl	40d890 <ferror@plt+0xb260>
  412c0c:	mov	x23, x0
  412c10:	ldr	x20, [x0, #48]
  412c14:	cbz	x20, 412c44 <ferror@plt+0x10614>
  412c18:	mov	x0, x20
  412c1c:	bl	40dc18 <ferror@plt+0xb5e8>
  412c20:	ldr	x1, [x21, #16]
  412c24:	mov	w2, #0x0                   	// #0
  412c28:	bl	402450 <fnmatch@plt>
  412c2c:	mov	w22, w0
  412c30:	cbz	w0, 412c54 <ferror@plt+0x10624>
  412c34:	ldr	x20, [x20]
  412c38:	ldr	x0, [x23, #48]
  412c3c:	cmp	x20, x0
  412c40:	b.ne	412c14 <ferror@plt+0x105e4>  // b.any
  412c44:	mov	w22, #0x0                   	// #0
  412c48:	ldp	x19, x20, [sp, #16]
  412c4c:	ldp	x23, x24, [sp, #48]
  412c50:	b	412df4 <ferror@plt+0x107c4>
  412c54:	add	x0, sp, #0x94
  412c58:	stp	x27, x28, [sp, #80]
  412c5c:	mov	x1, x0
  412c60:	mov	x0, x20
  412c64:	str	x1, [sp, #120]
  412c68:	bl	40e230 <ferror@plt+0xbc00>
  412c6c:	str	x0, [sp, #112]
  412c70:	ldr	w1, [sp, #148]
  412c74:	str	w1, [sp, #108]
  412c78:	ldr	x27, [x21]
  412c7c:	cbz	w1, 412e08 <ferror@plt+0x107d8>
  412c80:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  412c84:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  412c88:	add	x1, x1, #0x308
  412c8c:	add	x0, x0, #0x750
  412c90:	add	x26, sp, #0x98
  412c94:	mov	x24, #0x0                   	// #0
  412c98:	mov	x23, #0x0                   	// #0
  412c9c:	stp	x1, x0, [sp, #128]
  412ca0:	b	412cc8 <ferror@plt+0x10698>
  412ca4:	ldr	x1, [sp, #152]
  412ca8:	cbz	x1, 412cb8 <ferror@plt+0x10688>
  412cac:	mov	x0, x24
  412cb0:	bl	40d960 <ferror@plt+0xb330>
  412cb4:	mov	x24, x0
  412cb8:	ldr	w0, [sp, #108]
  412cbc:	add	x23, x23, #0x1
  412cc0:	cmp	w0, w23
  412cc4:	b.ls	412d28 <ferror@plt+0x106f8>  // b.plast
  412cc8:	ldr	x0, [sp, #112]
  412ccc:	mov	x2, x26
  412cd0:	ldr	x28, [x0, x23, lsl #3]
  412cd4:	mov	x0, x27
  412cd8:	str	xzr, [sp, #152]
  412cdc:	mov	x1, x28
  412ce0:	bl	412140 <ferror@plt+0xfb10>
  412ce4:	tbz	w0, #31, 412ca4 <ferror@plt+0x10674>
  412ce8:	mov	x0, x27
  412cec:	bl	40c8f8 <ferror@plt+0xa2c8>
  412cf0:	cmp	w0, #0x2
  412cf4:	b.le	412cb8 <ferror@plt+0x10688>
  412cf8:	ldp	x5, x4, [sp, #128]
  412cfc:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  412d00:	mov	x6, x28
  412d04:	add	x2, x0, #0xe8
  412d08:	mov	w3, #0x5db                 	// #1499
  412d0c:	mov	x0, x27
  412d10:	mov	w1, #0x3                   	// #3
  412d14:	add	x23, x23, #0x1
  412d18:	bl	40c860 <ferror@plt+0xa230>
  412d1c:	ldr	w0, [sp, #108]
  412d20:	cmp	w0, w23
  412d24:	b.hi	412cc8 <ferror@plt+0x10698>  // b.pmore
  412d28:	ldr	x1, [sp, #120]
  412d2c:	str	x24, [x25]
  412d30:	mov	x0, x20
  412d34:	bl	40e248 <ferror@plt+0xbc18>
  412d38:	ldr	w25, [sp, #148]
  412d3c:	mov	x23, x0
  412d40:	ldr	x21, [x21]
  412d44:	cbz	w25, 412de0 <ferror@plt+0x107b0>
  412d48:	adrp	x28, 41d000 <ferror@plt+0x1a9d0>
  412d4c:	adrp	x27, 41d000 <ferror@plt+0x1a9d0>
  412d50:	add	x28, x28, #0x308
  412d54:	add	x27, x27, #0x750
  412d58:	add	x26, sp, #0x98
  412d5c:	mov	x20, #0x0                   	// #0
  412d60:	b	412d84 <ferror@plt+0x10754>
  412d64:	ldr	x1, [sp, #152]
  412d68:	cbz	x1, 412d78 <ferror@plt+0x10748>
  412d6c:	mov	x0, x19
  412d70:	bl	40d960 <ferror@plt+0xb330>
  412d74:	mov	x19, x0
  412d78:	add	x20, x20, #0x1
  412d7c:	cmp	w25, w20
  412d80:	b.ls	412de0 <ferror@plt+0x107b0>  // b.plast
  412d84:	ldr	x24, [x23, x20, lsl #3]
  412d88:	mov	x2, x26
  412d8c:	mov	x0, x21
  412d90:	str	xzr, [sp, #152]
  412d94:	mov	x1, x24
  412d98:	bl	412140 <ferror@plt+0xfb10>
  412d9c:	tbz	w0, #31, 412d64 <ferror@plt+0x10734>
  412da0:	mov	x0, x21
  412da4:	bl	40c8f8 <ferror@plt+0xa2c8>
  412da8:	cmp	w0, #0x2
  412dac:	b.le	412d78 <ferror@plt+0x10748>
  412db0:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  412db4:	mov	x6, x24
  412db8:	add	x2, x0, #0xe8
  412dbc:	mov	x5, x28
  412dc0:	mov	x4, x27
  412dc4:	mov	x0, x21
  412dc8:	add	x20, x20, #0x1
  412dcc:	mov	w3, #0x5db                 	// #1499
  412dd0:	mov	w1, #0x3                   	// #3
  412dd4:	bl	40c860 <ferror@plt+0xa230>
  412dd8:	cmp	w25, w20
  412ddc:	b.hi	412d84 <ferror@plt+0x10754>  // b.pmore
  412de0:	ldr	x0, [sp, #96]
  412de4:	ldp	x23, x24, [sp, #48]
  412de8:	ldp	x27, x28, [sp, #80]
  412dec:	str	x19, [x0]
  412df0:	ldp	x19, x20, [sp, #16]
  412df4:	mov	w0, w22
  412df8:	ldp	x21, x22, [sp, #32]
  412dfc:	ldp	x25, x26, [sp, #64]
  412e00:	ldp	x29, x30, [sp], #160
  412e04:	ret
  412e08:	mov	x24, #0x0                   	// #0
  412e0c:	b	412d28 <ferror@plt+0x106f8>
  412e10:	mov	w22, #0xfffffffe            	// #-2
  412e14:	b	412df4 <ferror@plt+0x107c4>
  412e18:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  412e1c:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  412e20:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  412e24:	add	x3, x3, #0x5b0
  412e28:	add	x1, x1, #0xe8
  412e2c:	add	x0, x0, #0x2f8
  412e30:	mov	w2, #0x5ff                 	// #1535
  412e34:	stp	x27, x28, [sp, #80]
  412e38:	bl	402570 <__assert_fail@plt>
  412e3c:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  412e40:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  412e44:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  412e48:	add	x3, x3, #0x5b0
  412e4c:	add	x1, x1, #0xe8
  412e50:	add	x0, x0, #0x2e8
  412e54:	mov	w2, #0x5fe                 	// #1534
  412e58:	stp	x23, x24, [sp, #48]
  412e5c:	stp	x27, x28, [sp, #80]
  412e60:	bl	402570 <__assert_fail@plt>
  412e64:	nop
  412e68:	stp	x29, x30, [sp, #-96]!
  412e6c:	mov	x29, sp
  412e70:	add	x2, sp, #0x58
  412e74:	stp	x19, x20, [sp, #16]
  412e78:	stp	x21, x22, [sp, #32]
  412e7c:	mov	x21, x1
  412e80:	add	x1, sp, #0x50
  412e84:	str	x25, [sp, #64]
  412e88:	mov	x25, x0
  412e8c:	stp	xzr, xzr, [sp, #80]
  412e90:	bl	412bc0 <ferror@plt+0x10590>
  412e94:	mov	w19, w0
  412e98:	tbnz	w0, #31, 413024 <ferror@plt+0x109f4>
  412e9c:	ldr	x0, [sp, #80]
  412ea0:	stp	x23, x24, [sp, #48]
  412ea4:	mov	x24, x0
  412ea8:	cbz	x24, 412f28 <ferror@plt+0x108f8>
  412eac:	ldr	x23, [x24, #16]
  412eb0:	mov	w19, #0x0                   	// #0
  412eb4:	ldrb	w1, [x23, #96]
  412eb8:	tbnz	w1, #0, 412f1c <ferror@plt+0x108ec>
  412ebc:	orr	w1, w1, #0x1
  412ec0:	strb	w1, [x23, #96]
  412ec4:	mov	x0, x23
  412ec8:	bl	4122e0 <ferror@plt+0xfcb0>
  412ecc:	mov	x22, x0
  412ed0:	mov	x20, x0
  412ed4:	nop
  412ed8:	mov	x1, x21
  412edc:	cbz	x20, 412efc <ferror@plt+0x108cc>
  412ee0:	ldr	x0, [x20, #16]
  412ee4:	bl	412e68 <ferror@plt+0x10838>
  412ee8:	mov	w19, w0
  412eec:	tbnz	w0, #31, 413014 <ferror@plt+0x109e4>
  412ef0:	ldr	x20, [x20]
  412ef4:	cmp	x20, x22
  412ef8:	b.ne	412ed8 <ferror@plt+0x108a8>  // b.any
  412efc:	mov	x1, x21
  412f00:	mov	x0, x23
  412f04:	bl	412e68 <ferror@plt+0x10838>
  412f08:	mov	w19, w0
  412f0c:	mov	x0, x22
  412f10:	bl	411d48 <ferror@plt+0xf718>
  412f14:	tbnz	w19, #31, 412fe8 <ferror@plt+0x109b8>
  412f18:	ldr	x0, [sp, #80]
  412f1c:	ldr	x24, [x24]
  412f20:	cmp	x24, x0
  412f24:	b.ne	412ea8 <ferror@plt+0x10878>  // b.any
  412f28:	ldr	x20, [x21]
  412f2c:	mov	x0, x25
  412f30:	bl	4117e0 <ferror@plt+0xf1b0>
  412f34:	mov	x1, x0
  412f38:	mov	x0, x20
  412f3c:	bl	40d898 <ferror@plt+0xb268>
  412f40:	cbz	x0, 41307c <ferror@plt+0x10a4c>
  412f44:	ldp	x3, x1, [sp, #80]
  412f48:	str	x0, [x21]
  412f4c:	mov	w2, #0x1                   	// #1
  412f50:	cbz	x3, 413070 <ferror@plt+0x10a40>
  412f54:	ldrb	w0, [x25, #96]
  412f58:	mov	x24, x1
  412f5c:	bfi	w0, w2, #1, #1
  412f60:	strb	w0, [x25, #96]
  412f64:	nop
  412f68:	cbz	x24, 412fe8 <ferror@plt+0x109b8>
  412f6c:	ldr	x23, [x24, #16]
  412f70:	mov	w19, #0x0                   	// #0
  412f74:	ldrb	w0, [x23, #96]
  412f78:	tbnz	w0, #0, 412fdc <ferror@plt+0x109ac>
  412f7c:	orr	w0, w0, #0x1
  412f80:	strb	w0, [x23, #96]
  412f84:	mov	x0, x23
  412f88:	bl	4122e0 <ferror@plt+0xfcb0>
  412f8c:	mov	x22, x0
  412f90:	mov	x20, x0
  412f94:	nop
  412f98:	mov	x1, x21
  412f9c:	cbz	x20, 412fbc <ferror@plt+0x1098c>
  412fa0:	ldr	x0, [x20, #16]
  412fa4:	bl	412e68 <ferror@plt+0x10838>
  412fa8:	mov	w19, w0
  412fac:	tbnz	w0, #31, 413014 <ferror@plt+0x109e4>
  412fb0:	ldr	x20, [x20]
  412fb4:	cmp	x20, x22
  412fb8:	b.ne	412f98 <ferror@plt+0x10968>  // b.any
  412fbc:	mov	x1, x21
  412fc0:	mov	x0, x23
  412fc4:	bl	412e68 <ferror@plt+0x10838>
  412fc8:	mov	w19, w0
  412fcc:	mov	x0, x22
  412fd0:	bl	411d48 <ferror@plt+0xf718>
  412fd4:	tbnz	w19, #31, 412fe8 <ferror@plt+0x109b8>
  412fd8:	ldr	x1, [sp, #88]
  412fdc:	ldr	x24, [x24]
  412fe0:	cmp	x24, x1
  412fe4:	b.ne	412f68 <ferror@plt+0x10938>  // b.any
  412fe8:	ldp	x23, x24, [sp, #48]
  412fec:	ldr	x0, [sp, #80]
  412ff0:	bl	411d48 <ferror@plt+0xf718>
  412ff4:	ldr	x0, [sp, #88]
  412ff8:	bl	411d48 <ferror@plt+0xf718>
  412ffc:	mov	w0, w19
  413000:	ldp	x19, x20, [sp, #16]
  413004:	ldp	x21, x22, [sp, #32]
  413008:	ldr	x25, [sp, #64]
  41300c:	ldp	x29, x30, [sp], #96
  413010:	ret
  413014:	mov	x0, x22
  413018:	bl	411d48 <ferror@plt+0xf718>
  41301c:	ldp	x23, x24, [sp, #48]
  413020:	b	412fec <ferror@plt+0x109bc>
  413024:	ldr	x0, [x25]
  413028:	bl	40c8f8 <ferror@plt+0xa2c8>
  41302c:	cmp	w0, #0x2
  413030:	b.le	412fec <ferror@plt+0x109bc>
  413034:	ldr	x20, [x25]
  413038:	neg	w0, w19
  41303c:	bl	402270 <strerror@plt>
  413040:	mov	x6, x0
  413044:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  413048:	mov	x0, x20
  41304c:	add	x5, x5, #0x348
  413050:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413054:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413058:	add	x4, x4, #0x718
  41305c:	add	x2, x2, #0xe8
  413060:	mov	w3, #0x43a                 	// #1082
  413064:	mov	w1, #0x3                   	// #3
  413068:	bl	40c860 <ferror@plt+0xa230>
  41306c:	b	412fec <ferror@plt+0x109bc>
  413070:	cmp	x1, #0x0
  413074:	cset	w2, ne  // ne = any
  413078:	b	412f54 <ferror@plt+0x10924>
  41307c:	mov	x0, x25
  413080:	mov	w19, #0xfffffff4            	// #-12
  413084:	bl	4120b0 <ferror@plt+0xfa80>
  413088:	ldp	x23, x24, [sp, #48]
  41308c:	b	412fec <ferror@plt+0x109bc>
  413090:	cbz	x0, 41312c <ferror@plt+0x10afc>
  413094:	stp	x29, x30, [sp, #-48]!
  413098:	mov	x29, sp
  41309c:	stp	x19, x20, [sp, #16]
  4130a0:	mov	x19, x0
  4130a4:	ldrb	w0, [x0, #88]
  4130a8:	tbz	w0, #3, 4130bc <ferror@plt+0x10a8c>
  4130ac:	ldr	x0, [x19, #56]
  4130b0:	ldp	x19, x20, [sp, #16]
  4130b4:	ldp	x29, x30, [sp], #48
  4130b8:	ret
  4130bc:	ldr	x0, [x19]
  4130c0:	str	x21, [sp, #32]
  4130c4:	bl	40d890 <ferror@plt+0xb260>
  4130c8:	mov	x21, x0
  4130cc:	ldr	x20, [x0, #32]
  4130d0:	mov	x0, x20
  4130d4:	cbz	x20, 4130fc <ferror@plt+0x10acc>
  4130d8:	bl	40dc08 <ferror@plt+0xb5d8>
  4130dc:	ldr	x1, [x19, #16]
  4130e0:	mov	w2, #0x0                   	// #0
  4130e4:	bl	402450 <fnmatch@plt>
  4130e8:	cbz	w0, 413104 <ferror@plt+0x10ad4>
  4130ec:	ldr	x20, [x20]
  4130f0:	ldr	x0, [x21, #32]
  4130f4:	cmp	x20, x0
  4130f8:	b.ne	4130d0 <ferror@plt+0x10aa0>  // b.any
  4130fc:	ldr	x0, [x19, #56]
  413100:	b	413110 <ferror@plt+0x10ae0>
  413104:	mov	x0, x20
  413108:	bl	40dbf8 <ferror@plt+0xb5c8>
  41310c:	str	x0, [x19, #56]
  413110:	ldrb	w1, [x19, #88]
  413114:	ldr	x21, [sp, #32]
  413118:	orr	w1, w1, #0x8
  41311c:	strb	w1, [x19, #88]
  413120:	ldp	x19, x20, [sp, #16]
  413124:	ldp	x29, x30, [sp], #48
  413128:	ret
  41312c:	mov	x0, #0x0                   	// #0
  413130:	ret
  413134:	nop
  413138:	ldrb	w2, [x0, #88]
  41313c:	str	x1, [x0, #56]
  413140:	orr	w2, w2, #0x8
  413144:	strb	w2, [x0, #88]
  413148:	ret
  41314c:	nop
  413150:	mov	x12, #0x1080                	// #4224
  413154:	sub	sp, sp, x12
  413158:	cmp	x0, #0x0
  41315c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  413160:	stp	x29, x30, [sp]
  413164:	mov	x29, sp
  413168:	stp	x19, x20, [sp, #16]
  41316c:	stp	x21, x22, [sp, #32]
  413170:	mov	x22, x0
  413174:	str	x1, [sp, #104]
  413178:	b.eq	4133ac <ferror@plt+0x10d7c>  // b.none
  41317c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  413180:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  413184:	add	x1, x1, #0x768
  413188:	add	x0, x0, #0x368
  41318c:	add	x19, sp, #0x80
  413190:	stp	x23, x24, [sp, #48]
  413194:	bl	402190 <fopen@plt>
  413198:	mov	x23, #0x0                   	// #0
  41319c:	mov	x20, x0
  4131a0:	cbz	x0, 413348 <ferror@plt+0x10d18>
  4131a4:	adrp	x24, 41b000 <ferror@plt+0x189d0>
  4131a8:	add	x21, sp, #0x7f
  4131ac:	add	x24, x24, #0x6a8
  4131b0:	stp	x25, x26, [sp, #64]
  4131b4:	add	x26, sp, #0x78
  4131b8:	add	x25, sp, #0x70
  4131bc:	stp	x27, x28, [sp, #80]
  4131c0:	mov	x2, x20
  4131c4:	mov	x0, x19
  4131c8:	mov	w1, #0x1000                	// #4096
  4131cc:	bl	4025f0 <fgets@plt>
  4131d0:	cbz	x0, 413270 <ferror@plt+0x10c40>
  4131d4:	mov	x0, x19
  4131d8:	bl	402020 <strlen@plt>
  4131dc:	mov	x2, x26
  4131e0:	mov	x1, x24
  4131e4:	mov	x28, x0
  4131e8:	mov	x0, x19
  4131ec:	bl	402180 <strtok_r@plt>
  4131f0:	mov	x27, x0
  4131f4:	mov	x2, x25
  4131f8:	mov	x0, x22
  4131fc:	mov	x1, x27
  413200:	bl	411a88 <ferror@plt+0xf458>
  413204:	mov	w2, w0
  413208:	tbnz	w0, #31, 4132ac <ferror@plt+0x10c7c>
  41320c:	ldr	x1, [sp, #112]
  413210:	mov	x0, x23
  413214:	bl	40d898 <ferror@plt+0xb268>
  413218:	cbz	x0, 413300 <ferror@plt+0x10cd0>
  41321c:	mov	x23, x0
  413220:	ldrb	w0, [x21, x28]
  413224:	cmp	w0, #0xa
  413228:	b.eq	4131c0 <ferror@plt+0x10b90>  // b.none
  41322c:	nop
  413230:	mov	x2, x20
  413234:	mov	x0, x19
  413238:	mov	w1, #0x1000                	// #4096
  41323c:	bl	4025f0 <fgets@plt>
  413240:	mov	x2, x0
  413244:	mov	x0, x19
  413248:	cbz	x2, 4131c0 <ferror@plt+0x10b90>
  41324c:	bl	402020 <strlen@plt>
  413250:	ldrb	w0, [x21, x0]
  413254:	cmp	w0, #0xa
  413258:	b.ne	413230 <ferror@plt+0x10c00>  // b.any
  41325c:	mov	x2, x20
  413260:	mov	x0, x19
  413264:	mov	w1, #0x1000                	// #4096
  413268:	bl	4025f0 <fgets@plt>
  41326c:	cbnz	x0, 4131d4 <ferror@plt+0x10ba4>
  413270:	mov	x0, x20
  413274:	bl	402160 <fclose@plt>
  413278:	ldr	x0, [sp, #104]
  41327c:	mov	w19, #0x0                   	// #0
  413280:	ldp	x25, x26, [sp, #64]
  413284:	ldp	x27, x28, [sp, #80]
  413288:	str	x23, [x0]
  41328c:	ldp	x23, x24, [sp, #48]
  413290:	mov	w0, w19
  413294:	mov	x12, #0x1080                	// #4224
  413298:	ldp	x29, x30, [sp]
  41329c:	ldp	x19, x20, [sp, #16]
  4132a0:	ldp	x21, x22, [sp, #32]
  4132a4:	add	sp, sp, x12
  4132a8:	ret
  4132ac:	mov	x0, x22
  4132b0:	str	w2, [sp, #100]
  4132b4:	bl	40c8f8 <ferror@plt+0xa2c8>
  4132b8:	cmp	w0, #0x2
  4132bc:	ldr	w2, [sp, #100]
  4132c0:	b.le	413220 <ferror@plt+0x10bf0>
  4132c4:	neg	w0, w2
  4132c8:	bl	402270 <strerror@plt>
  4132cc:	mov	x6, x27
  4132d0:	mov	x7, x0
  4132d4:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4132d8:	mov	x0, x22
  4132dc:	add	x5, x5, #0x3a0
  4132e0:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4132e4:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4132e8:	add	x4, x4, #0x760
  4132ec:	add	x2, x2, #0xe8
  4132f0:	mov	w3, #0x686                 	// #1670
  4132f4:	mov	w1, #0x3                   	// #3
  4132f8:	bl	40c860 <ferror@plt+0xa230>
  4132fc:	b	413220 <ferror@plt+0x10bf0>
  413300:	mov	x0, x22
  413304:	bl	40c8f8 <ferror@plt+0xa2c8>
  413308:	cmp	w0, #0x2
  41330c:	b.gt	41331c <ferror@plt+0x10cec>
  413310:	ldr	x0, [sp, #112]
  413314:	bl	4120b0 <ferror@plt+0xfa80>
  413318:	b	413220 <ferror@plt+0x10bf0>
  41331c:	mov	x0, x22
  413320:	adrp	x5, 418000 <ferror@plt+0x159d0>
  413324:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413328:	add	x5, x5, #0xf90
  41332c:	add	x4, x4, #0x760
  413330:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413334:	mov	w3, #0x68f                 	// #1679
  413338:	add	x2, x2, #0xe8
  41333c:	mov	w1, #0x3                   	// #3
  413340:	bl	40c860 <ferror@plt+0xa230>
  413344:	b	413310 <ferror@plt+0x10ce0>
  413348:	bl	402580 <__errno_location@plt>
  41334c:	mov	x20, x0
  413350:	mov	x0, x22
  413354:	ldr	w19, [x20]
  413358:	bl	40c8f8 <ferror@plt+0xa2c8>
  41335c:	cmp	w0, #0x2
  413360:	neg	w19, w19
  413364:	b.gt	413370 <ferror@plt+0x10d40>
  413368:	ldp	x23, x24, [sp, #48]
  41336c:	b	413290 <ferror@plt+0x10c60>
  413370:	ldr	w0, [x20]
  413374:	bl	402270 <strerror@plt>
  413378:	mov	x6, x0
  41337c:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  413380:	mov	x0, x22
  413384:	add	x5, x5, #0x378
  413388:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  41338c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413390:	add	x4, x4, #0x760
  413394:	add	x2, x2, #0xe8
  413398:	mov	w3, #0x679                 	// #1657
  41339c:	mov	w1, #0x3                   	// #3
  4133a0:	bl	40c860 <ferror@plt+0xa230>
  4133a4:	ldp	x23, x24, [sp, #48]
  4133a8:	b	413290 <ferror@plt+0x10c60>
  4133ac:	mov	w19, #0xfffffffe            	// #-2
  4133b0:	b	413290 <ferror@plt+0x10c60>
  4133b4:	nop
  4133b8:	cbz	x0, 413430 <ferror@plt+0x10e00>
  4133bc:	stp	x29, x30, [sp, #-32]!
  4133c0:	mov	x29, sp
  4133c4:	str	x19, [sp, #16]
  4133c8:	mov	x19, x0
  4133cc:	ldr	w0, [x0, #92]
  4133d0:	cbz	w0, 4133ec <ferror@plt+0x10dbc>
  4133d4:	cmp	w0, #0x2
  4133d8:	mov	w0, #0x0                   	// #0
  4133dc:	b.ne	413408 <ferror@plt+0x10dd8>  // b.any
  4133e0:	ldr	x19, [sp, #16]
  4133e4:	ldp	x29, x30, [sp], #32
  4133e8:	ret
  4133ec:	ldr	x0, [x19]
  4133f0:	ldr	x1, [x19, #16]
  4133f4:	bl	40cf58 <ferror@plt+0xa928>
  4133f8:	tst	w0, #0xff
  4133fc:	b.ne	413418 <ferror@plt+0x10de8>  // b.any
  413400:	mov	w0, #0x1                   	// #1
  413404:	str	w0, [x19, #92]
  413408:	mov	x0, x19
  41340c:	ldr	x19, [sp, #16]
  413410:	ldp	x29, x30, [sp], #32
  413414:	b	4112c0 <ferror@plt+0xec90>
  413418:	mov	w1, #0x2                   	// #2
  41341c:	str	w1, [x19, #92]
  413420:	mov	w0, #0x0                   	// #0
  413424:	ldr	x19, [sp, #16]
  413428:	ldp	x29, x30, [sp], #32
  41342c:	ret
  413430:	mov	w0, #0xfffffffe            	// #-2
  413434:	ret
  413438:	stp	x29, x30, [sp, #-208]!
  41343c:	mov	x29, sp
  413440:	stp	x19, x20, [sp, #16]
  413444:	stp	x5, x2, [sp, #104]
  413448:	str	w1, [sp, #152]
  41344c:	stp	x3, x4, [sp, #160]
  413450:	str	xzr, [sp, #192]
  413454:	cbz	x0, 413c0c <ferror@plt+0x115dc>
  413458:	and	w2, w1, #0x8
  41345c:	stp	x27, x28, [sp, #80]
  413460:	mov	x27, x0
  413464:	str	w2, [sp, #144]
  413468:	tbz	w1, #3, 413994 <ferror@plt+0x11364>
  41346c:	ldr	x0, [x27, #64]
  413470:	stp	x21, x22, [sp, #32]
  413474:	cbz	x0, 413638 <ferror@plt+0x11008>
  413478:	ldr	w0, [sp, #152]
  41347c:	and	w19, w0, #0x40000
  413480:	tbz	w0, #18, 413638 <ferror@plt+0x11008>
  413484:	ldr	x0, [x27]
  413488:	bl	40d890 <ferror@plt+0xb260>
  41348c:	ldr	x21, [x0, #16]
  413490:	mov	x20, x21
  413494:	nop
  413498:	cbz	x20, 4134bc <ferror@plt+0x10e8c>
  41349c:	mov	x0, x20
  4134a0:	bl	40dbb0 <ferror@plt+0xb580>
  4134a4:	ldr	x1, [x27, #16]
  4134a8:	bl	402370 <strcmp@plt>
  4134ac:	cbz	w0, 4139b8 <ferror@plt+0x11388>
  4134b0:	ldr	x20, [x20]
  4134b4:	cmp	x20, x21
  4134b8:	b.ne	413498 <ferror@plt+0x10e68>  // b.any
  4134bc:	ldr	x0, [sp, #192]
  4134c0:	cbnz	x0, 413c64 <ferror@plt+0x11634>
  4134c4:	ldr	x0, [x27]
  4134c8:	mov	w1, #0x0                   	// #0
  4134cc:	mov	w19, #0x0                   	// #0
  4134d0:	bl	40d4c8 <ferror@plt+0xae98>
  4134d4:	ldr	x0, [x27]
  4134d8:	mov	w1, #0x0                   	// #0
  4134dc:	bl	40d528 <ferror@plt+0xaef8>
  4134e0:	ldrb	w0, [x27, #96]
  4134e4:	tbz	w0, #0, 4136c8 <ferror@plt+0x11098>
  4134e8:	stp	x25, x26, [sp, #64]
  4134ec:	ldr	x0, [sp, #152]
  4134f0:	ldr	x25, [sp, #192]
  4134f4:	tbnz	w0, #16, 413a04 <ferror@plt+0x113d4>
  4134f8:	stp	x23, x24, [sp, #48]
  4134fc:	adrp	x0, 419000 <ferror@plt+0x169d0>
  413500:	add	x0, x0, #0xaa0
  413504:	str	x0, [sp, #184]
  413508:	ldr	w0, [sp, #152]
  41350c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  413510:	add	x1, x1, #0xa90
  413514:	str	x1, [sp, #136]
  413518:	and	w1, w0, #0x10
  41351c:	and	w0, w0, #0x20
  413520:	str	w0, [sp, #176]
  413524:	mov	x0, x25
  413528:	str	w1, [sp, #148]
  41352c:	nop
  413530:	cbz	x25, 413614 <ferror@plt+0x10fe4>
  413534:	ldr	x21, [x25, #16]
  413538:	mov	x0, x21
  41353c:	bl	412960 <ferror@plt+0x10330>
  413540:	mov	x20, x0
  413544:	mov	x0, x21
  413548:	bl	412b00 <ferror@plt+0x104d0>
  41354c:	mov	x23, x0
  413550:	ldr	w0, [sp, #144]
  413554:	cbz	w0, 4137cc <ferror@plt+0x1119c>
  413558:	cmp	x27, x21
  41355c:	b.eq	4137fc <ferror@plt+0x111cc>  // b.none
  413560:	cbz	x20, 413824 <ferror@plt+0x111f4>
  413564:	mov	x0, x20
  413568:	bl	402020 <strlen@plt>
  41356c:	mov	x24, x0
  413570:	cbz	x24, 413824 <ferror@plt+0x111f4>
  413574:	add	x0, x24, #0x2
  413578:	bl	4021a0 <malloc@plt>
  41357c:	mov	x22, x0
  413580:	mov	x28, #0x0                   	// #0
  413584:	mov	x3, #0x0                   	// #0
  413588:	mov	x2, x24
  41358c:	mov	x1, x20
  413590:	mov	x0, x22
  413594:	str	x3, [sp, #96]
  413598:	bl	401fe0 <memcpy@plt>
  41359c:	ldr	x3, [sp, #96]
  4135a0:	mov	w0, #0x20                  	// #32
  4135a4:	strb	w0, [x22, x24]
  4135a8:	add	x24, x24, #0x1
  4135ac:	add	x26, x24, x3
  4135b0:	cbnz	x28, 4137b8 <ferror@plt+0x11188>
  4135b4:	strb	wzr, [x22, x26]
  4135b8:	cbz	x23, 413660 <ferror@plt+0x11030>
  4135bc:	ldrb	w0, [x21, #96]
  4135c0:	tbnz	w0, #1, 413660 <ferror@plt+0x11030>
  4135c4:	ldr	x0, [sp, #104]
  4135c8:	cbz	x0, 4135ec <ferror@plt+0x10fbc>
  4135cc:	cmp	x22, #0x0
  4135d0:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  4135d4:	add	x2, x2, #0x660
  4135d8:	mov	x3, x0
  4135dc:	csel	x2, x2, x22, eq  // eq = none
  4135e0:	mov	x0, x21
  4135e4:	mov	w1, #0x1                   	// #1
  4135e8:	blr	x3
  4135ec:	ldr	w0, [sp, #148]
  4135f0:	cbz	w0, 413888 <ferror@plt+0x11258>
  4135f4:	mov	x0, x22
  4135f8:	bl	4023e0 <free@plt>
  4135fc:	ldrb	w0, [x21, #96]
  413600:	tbz	w0, #2, 4136c0 <ferror@plt+0x11090>
  413604:	ldr	x25, [x25]
  413608:	ldr	x0, [sp, #192]
  41360c:	cmp	x25, x0
  413610:	b.ne	413530 <ferror@plt+0x10f00>  // b.any
  413614:	bl	411d48 <ferror@plt+0xf718>
  413618:	ldp	x21, x22, [sp, #32]
  41361c:	ldp	x23, x24, [sp, #48]
  413620:	ldp	x25, x26, [sp, #64]
  413624:	ldp	x27, x28, [sp, #80]
  413628:	mov	w0, w19
  41362c:	ldp	x19, x20, [sp, #16]
  413630:	ldp	x29, x30, [sp], #208
  413634:	ret
  413638:	ldr	w0, [sp, #152]
  41363c:	and	w19, w0, #0x10000
  413640:	tbnz	w0, #16, 413484 <ferror@plt+0x10e54>
  413644:	and	w19, w0, #0x20000
  413648:	tbz	w0, #17, 4134bc <ferror@plt+0x10e8c>
  41364c:	ldr	x0, [x27]
  413650:	bl	40d890 <ferror@plt+0xb260>
  413654:	ldr	x21, [x0, #16]
  413658:	mov	x20, x21
  41365c:	b	413498 <ferror@plt+0x10e68>
  413660:	ldr	x0, [sp, #104]
  413664:	cbz	x0, 413680 <ferror@plt+0x11050>
  413668:	cbz	x22, 413c14 <ferror@plt+0x115e4>
  41366c:	mov	x2, x22
  413670:	mov	x3, x0
  413674:	mov	x0, x21
  413678:	mov	w1, #0x0                   	// #0
  41367c:	blr	x3
  413680:	ldr	w0, [sp, #148]
  413684:	cbnz	w0, 4135f4 <ferror@plt+0x10fc4>
  413688:	ldr	w1, [sp, #152]
  41368c:	mov	x2, x22
  413690:	mov	x0, x21
  413694:	bl	412548 <ferror@plt+0xff18>
  413698:	cmn	w0, #0x11
  41369c:	cset	w20, eq  // eq = none
  4136a0:	cmp	x27, x21
  4136a4:	mov	w19, w0
  4136a8:	csel	w20, w20, wzr, eq  // eq = none
  4136ac:	mov	x0, x22
  4136b0:	bl	4023e0 <free@plt>
  4136b4:	cbz	w20, 41386c <ferror@plt+0x1123c>
  4136b8:	ldr	w0, [sp, #176]
  4136bc:	cbnz	w0, 4137f0 <ferror@plt+0x111c0>
  4136c0:	mov	w19, #0x0                   	// #0
  4136c4:	b	413604 <ferror@plt+0x10fd4>
  4136c8:	orr	w0, w0, #0x1
  4136cc:	strb	w0, [x27, #96]
  4136d0:	mov	x0, x27
  4136d4:	bl	4122e0 <ferror@plt+0xfcb0>
  4136d8:	mov	x21, x0
  4136dc:	ldrb	w2, [x27, #96]
  4136e0:	mov	x1, x0
  4136e4:	orr	w2, w2, #0x4
  4136e8:	strb	w2, [x27, #96]
  4136ec:	nop
  4136f0:	cbz	x1, 413710 <ferror@plt+0x110e0>
  4136f4:	ldr	x3, [x1, #16]
  4136f8:	ldr	x1, [x1]
  4136fc:	ldrb	w2, [x3, #96]
  413700:	cmp	x1, x21
  413704:	orr	w2, w2, #0x4
  413708:	strb	w2, [x3, #96]
  41370c:	b.ne	4136f0 <ferror@plt+0x110c0>  // b.any
  413710:	mov	x20, x21
  413714:	add	x22, sp, #0xc0
  413718:	mov	w19, #0x0                   	// #0
  41371c:	nop
  413720:	cbz	x20, 413744 <ferror@plt+0x11114>
  413724:	ldr	x0, [x20, #16]
  413728:	mov	x1, x22
  41372c:	bl	412e68 <ferror@plt+0x10838>
  413730:	mov	w19, w0
  413734:	tbnz	w0, #31, 413af0 <ferror@plt+0x114c0>
  413738:	ldr	x20, [x20]
  41373c:	cmp	x20, x21
  413740:	b.ne	413720 <ferror@plt+0x110f0>  // b.any
  413744:	ldr	x0, [sp, #152]
  413748:	tbz	w0, #2, 413a40 <ferror@plt+0x11410>
  41374c:	ldr	x20, [sp, #192]
  413750:	mov	x0, x27
  413754:	bl	4117e0 <ferror@plt+0xf1b0>
  413758:	mov	x1, x0
  41375c:	mov	x0, x20
  413760:	bl	40d898 <ferror@plt+0xb268>
  413764:	mov	x1, x0
  413768:	cbz	x0, 413b98 <ferror@plt+0x11568>
  41376c:	ldrb	w2, [x27, #96]
  413770:	mov	x0, x21
  413774:	stp	x25, x26, [sp, #64]
  413778:	str	x1, [sp, #192]
  41377c:	orr	w1, w2, #0x2
  413780:	strb	w1, [x27, #96]
  413784:	bl	411d48 <ferror@plt+0xf718>
  413788:	b	4134ec <ferror@plt+0x10ebc>
  41378c:	ldr	x0, [sp, #112]
  413790:	cbz	x0, 413824 <ferror@plt+0x111f4>
  413794:	bl	402020 <strlen@plt>
  413798:	mov	x26, x0
  41379c:	cbz	x0, 413824 <ferror@plt+0x111f4>
  4137a0:	add	x0, x0, #0x2
  4137a4:	bl	4021a0 <malloc@plt>
  4137a8:	ldr	x28, [sp, #112]
  4137ac:	mov	x22, x0
  4137b0:	mov	x3, x26
  4137b4:	mov	x24, #0x0                   	// #0
  4137b8:	mov	x2, x3
  4137bc:	mov	x1, x28
  4137c0:	add	x0, x22, x24
  4137c4:	bl	401fe0 <memcpy@plt>
  4137c8:	b	4135b4 <ferror@plt+0x10f84>
  4137cc:	mov	x0, x21
  4137d0:	bl	4133b8 <ferror@plt+0x10d88>
  4137d4:	cmp	w0, #0x1
  4137d8:	b.hi	413558 <ferror@plt+0x10f28>  // b.pmore
  4137dc:	cmp	x27, x21
  4137e0:	b.ne	4136c0 <ferror@plt+0x11090>  // b.any
  4137e4:	ldr	w0, [sp, #176]
  4137e8:	cbz	w0, 4136c0 <ferror@plt+0x11090>
  4137ec:	nop
  4137f0:	mov	w19, #0xffffffef            	// #-17
  4137f4:	ldr	x0, [sp, #192]
  4137f8:	b	413614 <ferror@plt+0x10fe4>
  4137fc:	cbz	x20, 41378c <ferror@plt+0x1115c>
  413800:	mov	x0, x20
  413804:	bl	402020 <strlen@plt>
  413808:	mov	x24, x0
  41380c:	ldr	x0, [sp, #112]
  413810:	cbz	x0, 413570 <ferror@plt+0x10f40>
  413814:	bl	402020 <strlen@plt>
  413818:	mov	x26, x0
  41381c:	orr	x0, x24, x0
  413820:	cbnz	x0, 413c24 <ferror@plt+0x115f4>
  413824:	cbz	x23, 41384c <ferror@plt+0x1121c>
  413828:	ldrb	w0, [x21, #96]
  41382c:	tbnz	w0, #1, 41384c <ferror@plt+0x1121c>
  413830:	ldr	x0, [sp, #104]
  413834:	cbz	x0, 4139d0 <ferror@plt+0x113a0>
  413838:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  41383c:	mov	x3, x0
  413840:	add	x2, x2, #0x660
  413844:	mov	x22, #0x0                   	// #0
  413848:	b	4135e0 <ferror@plt+0x10fb0>
  41384c:	ldr	x0, [sp, #104]
  413850:	mov	x22, #0x0                   	// #0
  413854:	cbz	x0, 413680 <ferror@plt+0x11050>
  413858:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  41385c:	mov	x3, x0
  413860:	add	x2, x2, #0x660
  413864:	mov	x22, #0x0                   	// #0
  413868:	b	413674 <ferror@plt+0x11044>
  41386c:	cmn	w19, #0x11
  413870:	b.eq	4136c0 <ferror@plt+0x11090>  // b.none
  413874:	ldrb	w0, [x21, #96]
  413878:	tbz	w0, #2, 4136c0 <ferror@plt+0x11090>
  41387c:	tbz	w19, #31, 413604 <ferror@plt+0x10fd4>
  413880:	ldr	x0, [sp, #192]
  413884:	b	413614 <ferror@plt+0x10fe4>
  413888:	mov	x0, x21
  41388c:	bl	412b00 <ferror@plt+0x104d0>
  413890:	mov	x19, x0
  413894:	cbz	x0, 413c44 <ferror@plt+0x11614>
  413898:	cbz	x22, 413a74 <ferror@plt+0x11444>
  41389c:	mov	x0, x22
  4138a0:	bl	402020 <strlen@plt>
  4138a4:	mov	x28, x0
  4138a8:	str	x22, [sp, #128]
  4138ac:	mov	x0, x19
  4138b0:	bl	402020 <strlen@plt>
  4138b4:	mov	x24, x0
  4138b8:	mov	x0, x19
  4138bc:	add	x1, x24, #0x1
  4138c0:	bl	40bc78 <ferror@plt+0x9648>
  4138c4:	cmp	x27, x21
  4138c8:	mov	x23, x0
  4138cc:	cset	w0, eq  // eq = none
  4138d0:	str	w0, [sp, #180]
  4138d4:	cbz	x23, 413bf0 <ferror@plt+0x115c0>
  4138d8:	sub	x0, x28, #0xd
  4138dc:	str	x0, [sp, #120]
  4138e0:	b	413950 <ferror@plt+0x11320>
  4138e4:	ldr	x1, [sp, #120]
  4138e8:	sub	x26, x24, #0xd
  4138ec:	sub	x20, x0, x23
  4138f0:	add	x0, x0, #0xd
  4138f4:	add	x24, x24, x1
  4138f8:	sub	x26, x26, x20
  4138fc:	str	x0, [sp, #96]
  413900:	add	x0, x24, #0x1
  413904:	bl	4021a0 <malloc@plt>
  413908:	mov	x19, x0
  41390c:	cbz	x0, 413be8 <ferror@plt+0x115b8>
  413910:	mov	x1, x23
  413914:	mov	x2, x20
  413918:	bl	401fe0 <memcpy@plt>
  41391c:	ldr	x1, [sp, #128]
  413920:	mov	x2, x28
  413924:	add	x0, x19, x20
  413928:	bl	401fe0 <memcpy@plt>
  41392c:	ldr	x1, [sp, #96]
  413930:	add	x0, x20, x28
  413934:	mov	x2, x26
  413938:	add	x0, x19, x0
  41393c:	bl	401fe0 <memcpy@plt>
  413940:	strb	wzr, [x19, x24]
  413944:	mov	x0, x23
  413948:	mov	x23, x19
  41394c:	bl	4023e0 <free@plt>
  413950:	ldr	x1, [sp, #136]
  413954:	mov	x0, x23
  413958:	bl	4024e0 <strstr@plt>
  41395c:	cbnz	x0, 4138e4 <ferror@plt+0x112b4>
  413960:	ldr	x3, [sp, #160]
  413964:	cbz	x3, 413a88 <ferror@plt+0x11458>
  413968:	ldr	x2, [sp, #168]
  41396c:	mov	x1, x23
  413970:	mov	x0, x21
  413974:	blr	x3
  413978:	cmn	w0, #0x11
  41397c:	mov	w19, w0
  413980:	ldr	w0, [sp, #180]
  413984:	csel	w20, w0, wzr, eq  // eq = none
  413988:	mov	x0, x23
  41398c:	bl	4023e0 <free@plt>
  413990:	b	4136ac <ferror@plt+0x1107c>
  413994:	bl	4133b8 <ferror@plt+0x10d88>
  413998:	cmp	w0, #0x1
  41399c:	b.hi	41346c <ferror@plt+0x10e3c>  // b.pmore
  4139a0:	ldr	x0, [sp, #152]
  4139a4:	mov	w19, #0xffffffef            	// #-17
  4139a8:	ldp	x27, x28, [sp, #80]
  4139ac:	tst	x0, #0x20
  4139b0:	csel	w19, w19, wzr, ne  // ne = any
  4139b4:	b	413628 <ferror@plt+0x10ff8>
  4139b8:	mov	w0, w19
  4139bc:	ldp	x19, x20, [sp, #16]
  4139c0:	ldp	x21, x22, [sp, #32]
  4139c4:	ldp	x27, x28, [sp, #80]
  4139c8:	ldp	x29, x30, [sp], #208
  4139cc:	ret
  4139d0:	ldr	w0, [sp, #148]
  4139d4:	mov	x22, #0x0                   	// #0
  4139d8:	cbnz	w0, 4135f4 <ferror@plt+0x10fc4>
  4139dc:	mov	x0, x21
  4139e0:	bl	412b00 <ferror@plt+0x104d0>
  4139e4:	mov	x19, x0
  4139e8:	cbz	x0, 413c44 <ferror@plt+0x11614>
  4139ec:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4139f0:	mov	x28, #0x0                   	// #0
  4139f4:	add	x0, x0, #0x660
  4139f8:	str	x0, [sp, #128]
  4139fc:	ldr	x22, [sp, #104]
  413a00:	b	4138ac <ferror@plt+0x1127c>
  413a04:	ldr	x0, [x27]
  413a08:	mov	x2, x25
  413a0c:	add	x3, sp, #0xc8
  413a10:	mov	w1, #0x1                   	// #1
  413a14:	str	xzr, [sp, #200]
  413a18:	bl	412808 <ferror@plt+0x101d8>
  413a1c:	mov	w19, w0
  413a20:	tbnz	w0, #31, 413afc <ferror@plt+0x114cc>
  413a24:	ldr	x0, [sp, #192]
  413a28:	bl	411d48 <ferror@plt+0xf718>
  413a2c:	ldr	x25, [sp, #200]
  413a30:	cbz	x25, 413b4c <ferror@plt+0x1151c>
  413a34:	stp	x23, x24, [sp, #48]
  413a38:	str	x25, [sp, #192]
  413a3c:	b	4134fc <ferror@plt+0x10ecc>
  413a40:	add	x1, sp, #0xc0
  413a44:	mov	x0, x27
  413a48:	bl	412e68 <ferror@plt+0x10838>
  413a4c:	mov	w19, w0
  413a50:	mov	x0, x21
  413a54:	bl	411d48 <ferror@plt+0xf718>
  413a58:	tbz	w19, #31, 4134e8 <ferror@plt+0x10eb8>
  413a5c:	nop
  413a60:	ldr	x0, [sp, #192]
  413a64:	bl	411d48 <ferror@plt+0xf718>
  413a68:	ldp	x21, x22, [sp, #32]
  413a6c:	ldp	x27, x28, [sp, #80]
  413a70:	b	413628 <ferror@plt+0x10ff8>
  413a74:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413a78:	mov	x28, #0x0                   	// #0
  413a7c:	add	x0, x0, #0x660
  413a80:	str	x0, [sp, #128]
  413a84:	b	4138ac <ferror@plt+0x1127c>
  413a88:	mov	x0, x21
  413a8c:	bl	412410 <ferror@plt+0xfde0>
  413a90:	ldr	x24, [sp, #184]
  413a94:	mov	x1, x0
  413a98:	mov	w2, #0x1                   	// #1
  413a9c:	mov	x20, x0
  413aa0:	mov	x0, x24
  413aa4:	bl	402090 <setenv@plt>
  413aa8:	mov	x0, x23
  413aac:	bl	402240 <system@plt>
  413ab0:	mov	w19, w0
  413ab4:	mov	x0, x24
  413ab8:	bl	4024a0 <unsetenv@plt>
  413abc:	cmn	w19, #0x1
  413ac0:	b.eq	413b1c <ferror@plt+0x114ec>  // b.none
  413ac4:	ubfx	x24, x19, #8, #8
  413ac8:	cbz	w24, 413b0c <ferror@plt+0x114dc>
  413acc:	ldr	x0, [x21]
  413ad0:	bl	40c8f8 <ferror@plt+0xa2c8>
  413ad4:	cmp	w0, #0x2
  413ad8:	b.gt	413b60 <ferror@plt+0x11530>
  413adc:	ldr	w0, [sp, #180]
  413ae0:	cmp	w24, #0x11
  413ae4:	neg	w19, w24
  413ae8:	csel	w20, w0, wzr, eq  // eq = none
  413aec:	b	413988 <ferror@plt+0x11358>
  413af0:	mov	x0, x21
  413af4:	bl	411d48 <ferror@plt+0xf718>
  413af8:	b	413a60 <ferror@plt+0x11430>
  413afc:	ldp	x21, x22, [sp, #32]
  413b00:	ldp	x25, x26, [sp, #64]
  413b04:	ldp	x27, x28, [sp, #80]
  413b08:	b	413628 <ferror@plt+0x10ff8>
  413b0c:	ldr	w0, [sp, #180]
  413b10:	cmn	w19, #0x11
  413b14:	csel	w20, w0, wzr, eq  // eq = none
  413b18:	b	413988 <ferror@plt+0x11358>
  413b1c:	ldr	x0, [x21]
  413b20:	bl	40c8f8 <ferror@plt+0xa2c8>
  413b24:	cmp	w0, #0x2
  413b28:	b.gt	413bb0 <ferror@plt+0x11580>
  413b2c:	mov	x0, x23
  413b30:	bl	4023e0 <free@plt>
  413b34:	mov	x0, x22
  413b38:	bl	4023e0 <free@plt>
  413b3c:	ldrb	w0, [x21, #96]
  413b40:	tbz	w0, #2, 4136c0 <ferror@plt+0x11090>
  413b44:	ldr	x0, [sp, #192]
  413b48:	b	413614 <ferror@plt+0x10fe4>
  413b4c:	mov	w19, #0x10000               	// #65536
  413b50:	ldp	x21, x22, [sp, #32]
  413b54:	ldp	x25, x26, [sp, #64]
  413b58:	ldp	x27, x28, [sp, #80]
  413b5c:	b	413628 <ferror@plt+0x10ff8>
  413b60:	ldr	x0, [x21]
  413b64:	mov	x7, x20
  413b68:	adrp	x6, 419000 <ferror@plt+0x169d0>
  413b6c:	adrp	x5, 419000 <ferror@plt+0x169d0>
  413b70:	add	x6, x6, #0x718
  413b74:	add	x5, x5, #0xab0
  413b78:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413b7c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413b80:	add	x4, x4, #0x708
  413b84:	add	x2, x2, #0xe8
  413b88:	mov	w3, #0x3d2                 	// #978
  413b8c:	mov	w1, #0x3                   	// #3
  413b90:	bl	40c860 <ferror@plt+0xa230>
  413b94:	b	413adc <ferror@plt+0x114ac>
  413b98:	mov	x0, x27
  413b9c:	bl	4120b0 <ferror@plt+0xfa80>
  413ba0:	mov	x0, x21
  413ba4:	mov	w19, #0xfffffff4            	// #-12
  413ba8:	bl	411d48 <ferror@plt+0xf718>
  413bac:	b	413a60 <ferror@plt+0x11430>
  413bb0:	ldr	x0, [x21]
  413bb4:	mov	x7, x20
  413bb8:	adrp	x6, 419000 <ferror@plt+0x169d0>
  413bbc:	adrp	x5, 419000 <ferror@plt+0x169d0>
  413bc0:	add	x6, x6, #0x718
  413bc4:	add	x5, x5, #0xab0
  413bc8:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413bcc:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413bd0:	add	x4, x4, #0x708
  413bd4:	add	x2, x2, #0xe8
  413bd8:	mov	w3, #0x3d2                 	// #978
  413bdc:	mov	w1, #0x3                   	// #3
  413be0:	bl	40c860 <ferror@plt+0xa230>
  413be4:	b	413b2c <ferror@plt+0x114fc>
  413be8:	mov	x0, x23
  413bec:	bl	4023e0 <free@plt>
  413bf0:	mov	x0, x22
  413bf4:	bl	4023e0 <free@plt>
  413bf8:	ldrb	w0, [x21, #96]
  413bfc:	tbz	w0, #2, 4136c0 <ferror@plt+0x11090>
  413c00:	mov	w19, #0xfffffff4            	// #-12
  413c04:	ldr	x0, [sp, #192]
  413c08:	b	413614 <ferror@plt+0x10fe4>
  413c0c:	mov	w19, #0xfffffffe            	// #-2
  413c10:	b	413628 <ferror@plt+0x10ff8>
  413c14:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  413c18:	mov	x3, x0
  413c1c:	add	x2, x2, #0x660
  413c20:	b	413674 <ferror@plt+0x11044>
  413c24:	add	x0, x24, x26
  413c28:	str	x26, [sp, #96]
  413c2c:	add	x0, x0, #0x2
  413c30:	bl	4021a0 <malloc@plt>
  413c34:	mov	x22, x0
  413c38:	ldr	x3, [sp, #96]
  413c3c:	ldr	x28, [sp, #112]
  413c40:	b	413588 <ferror@plt+0x10f58>
  413c44:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  413c48:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  413c4c:	adrp	x0, 419000 <ferror@plt+0x169d0>
  413c50:	add	x3, x3, #0x570
  413c54:	add	x1, x1, #0xe8
  413c58:	add	x0, x0, #0x750
  413c5c:	mov	w2, #0x3ea                 	// #1002
  413c60:	bl	402570 <__assert_fail@plt>
  413c64:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  413c68:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  413c6c:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  413c70:	add	x3, x3, #0x590
  413c74:	add	x1, x1, #0xe8
  413c78:	add	x0, x0, #0x3d0
  413c7c:	mov	w2, #0x49a                 	// #1178
  413c80:	stp	x23, x24, [sp, #48]
  413c84:	stp	x25, x26, [sp, #64]
  413c88:	bl	402570 <__assert_fail@plt>
  413c8c:	nop
  413c90:	mov	x12, #0x1080                	// #4224
  413c94:	sub	sp, sp, x12
  413c98:	mov	x1, #0xfffffffffffffffe    	// #-2
  413c9c:	stp	x29, x30, [sp]
  413ca0:	mov	x29, sp
  413ca4:	str	x1, [sp, #104]
  413ca8:	cbz	x0, 413f8c <ferror@plt+0x1195c>
  413cac:	stp	x21, x22, [sp, #32]
  413cb0:	mov	x22, x0
  413cb4:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413cb8:	add	x2, x2, #0x3f0
  413cbc:	stp	x19, x20, [sp, #16]
  413cc0:	add	x19, sp, #0x80
  413cc4:	ldr	x3, [x22, #16]
  413cc8:	mov	x1, #0x1000                	// #4096
  413ccc:	mov	x0, x19
  413cd0:	stp	x23, x24, [sp, #48]
  413cd4:	bl	402150 <snprintf@plt>
  413cd8:	mov	x0, x19
  413cdc:	mov	w1, #0x80000               	// #524288
  413ce0:	bl	4021b0 <open@plt>
  413ce4:	mov	w24, w0
  413ce8:	tbnz	w0, #31, 413e24 <ferror@plt+0x117f4>
  413cec:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  413cf0:	mov	w2, #0x80000               	// #524288
  413cf4:	add	x1, x1, #0x400
  413cf8:	bl	402550 <openat@plt>
  413cfc:	mov	w20, w0
  413d00:	tbz	w0, #31, 413de4 <ferror@plt+0x117b4>
  413d04:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  413d08:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  413d0c:	add	x1, x1, #0x768
  413d10:	add	x0, x0, #0x368
  413d14:	mov	w23, #0x0                   	// #0
  413d18:	bl	402190 <fopen@plt>
  413d1c:	mov	x20, x0
  413d20:	cbz	x0, 413f50 <ferror@plt+0x11920>
  413d24:	add	x21, sp, #0x7f
  413d28:	stp	x25, x26, [sp, #64]
  413d2c:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  413d30:	add	x26, sp, #0x70
  413d34:	add	x25, x25, #0x6a8
  413d38:	str	x27, [sp, #80]
  413d3c:	nop
  413d40:	mov	x2, x20
  413d44:	mov	x0, x19
  413d48:	mov	w1, #0x1000                	// #4096
  413d4c:	bl	4025f0 <fgets@plt>
  413d50:	cbz	x0, 413dd0 <ferror@plt+0x117a0>
  413d54:	mov	x0, x19
  413d58:	bl	402020 <strlen@plt>
  413d5c:	add	w23, w23, #0x1
  413d60:	mov	x27, x0
  413d64:	mov	x2, x26
  413d68:	mov	x1, x25
  413d6c:	mov	x0, x19
  413d70:	bl	402180 <strtok_r@plt>
  413d74:	cbz	x0, 413d84 <ferror@plt+0x11754>
  413d78:	ldr	x1, [x22, #16]
  413d7c:	bl	402370 <strcmp@plt>
  413d80:	cbz	w0, 413e90 <ferror@plt+0x11860>
  413d84:	ldrb	w0, [x21, x27]
  413d88:	cmp	w0, #0xa
  413d8c:	b.eq	413d40 <ferror@plt+0x11710>  // b.none
  413d90:	mov	w1, #0x1000                	// #4096
  413d94:	mov	x2, x20
  413d98:	mov	x0, x19
  413d9c:	bl	4025f0 <fgets@plt>
  413da0:	mov	x1, x0
  413da4:	mov	x0, x19
  413da8:	cbz	x1, 413d40 <ferror@plt+0x11710>
  413dac:	bl	402020 <strlen@plt>
  413db0:	ldrb	w1, [x21, x0]
  413db4:	cmp	w1, #0xa
  413db8:	b.ne	413d90 <ferror@plt+0x11760>  // b.any
  413dbc:	mov	x2, x20
  413dc0:	mov	x0, x19
  413dc4:	mov	w1, #0x1000                	// #4096
  413dc8:	bl	4025f0 <fgets@plt>
  413dcc:	cbnz	x0, 413d54 <ferror@plt+0x11724>
  413dd0:	mov	x0, x20
  413dd4:	bl	402160 <fclose@plt>
  413dd8:	ldp	x25, x26, [sp, #64]
  413ddc:	ldr	x27, [sp, #80]
  413de0:	b	413dfc <ferror@plt+0x117cc>
  413de4:	add	x1, sp, #0x68
  413de8:	mov	w2, #0xa                   	// #10
  413dec:	bl	40c0d8 <ferror@plt+0x9aa8>
  413df0:	tbnz	w0, #31, 413e50 <ferror@plt+0x11820>
  413df4:	mov	w0, w20
  413df8:	bl	402280 <close@plt>
  413dfc:	mov	w0, w24
  413e00:	bl	402280 <close@plt>
  413e04:	ldp	x19, x20, [sp, #16]
  413e08:	ldp	x21, x22, [sp, #32]
  413e0c:	ldp	x23, x24, [sp, #48]
  413e10:	ldr	x0, [sp, #104]
  413e14:	mov	x12, #0x1080                	// #4224
  413e18:	ldp	x29, x30, [sp]
  413e1c:	add	sp, sp, x12
  413e20:	ret
  413e24:	bl	402580 <__errno_location@plt>
  413e28:	ldr	w0, [x0]
  413e2c:	mov	x12, #0x1080                	// #4224
  413e30:	neg	w0, w0
  413e34:	ldp	x29, x30, [sp]
  413e38:	sxtw	x0, w0
  413e3c:	ldp	x19, x20, [sp, #16]
  413e40:	ldp	x21, x22, [sp, #32]
  413e44:	ldp	x23, x24, [sp, #48]
  413e48:	add	sp, sp, x12
  413e4c:	ret
  413e50:	ldr	x0, [x22]
  413e54:	bl	40c8f8 <ferror@plt+0xa2c8>
  413e58:	cmp	w0, #0x2
  413e5c:	b.le	413df4 <ferror@plt+0x117c4>
  413e60:	ldr	x0, [x22]
  413e64:	mov	x6, x19
  413e68:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  413e6c:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413e70:	add	x5, x5, #0x410
  413e74:	add	x4, x4, #0x7a0
  413e78:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413e7c:	mov	w3, #0x71a                 	// #1818
  413e80:	add	x2, x2, #0xe8
  413e84:	mov	w1, #0x3                   	// #3
  413e88:	bl	40c860 <ferror@plt+0xa230>
  413e8c:	b	413df4 <ferror@plt+0x117c4>
  413e90:	mov	x2, x26
  413e94:	mov	x1, x25
  413e98:	mov	x0, #0x0                   	// #0
  413e9c:	bl	402180 <strtok_r@plt>
  413ea0:	mov	x19, x0
  413ea4:	cbz	x0, 413f10 <ferror@plt+0x118e0>
  413ea8:	add	x1, sp, #0x78
  413eac:	mov	w2, #0xa                   	// #10
  413eb0:	bl	4023b0 <strtol@plt>
  413eb4:	ldr	x1, [sp, #120]
  413eb8:	cmp	x1, x19
  413ebc:	b.eq	413ec8 <ferror@plt+0x11898>  // b.none
  413ec0:	ldrb	w1, [x1]
  413ec4:	cbz	w1, 413f08 <ferror@plt+0x118d8>
  413ec8:	ldr	x0, [x22]
  413ecc:	bl	40c8f8 <ferror@plt+0xa2c8>
  413ed0:	cmp	w0, #0x2
  413ed4:	b.le	413dd0 <ferror@plt+0x117a0>
  413ed8:	ldr	x0, [x22]
  413edc:	mov	w6, w23
  413ee0:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  413ee4:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413ee8:	add	x5, x5, #0x438
  413eec:	add	x4, x4, #0x7a0
  413ef0:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413ef4:	mov	w3, #0x73b                 	// #1851
  413ef8:	add	x2, x2, #0xe8
  413efc:	mov	w1, #0x3                   	// #3
  413f00:	bl	40c860 <ferror@plt+0xa230>
  413f04:	b	413dd0 <ferror@plt+0x117a0>
  413f08:	str	x0, [sp, #104]
  413f0c:	b	413dd0 <ferror@plt+0x117a0>
  413f10:	ldr	x0, [x22]
  413f14:	bl	40c8f8 <ferror@plt+0xa2c8>
  413f18:	cmp	w0, #0x2
  413f1c:	b.le	413dd0 <ferror@plt+0x117a0>
  413f20:	ldr	x0, [x22]
  413f24:	mov	w6, w23
  413f28:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  413f2c:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413f30:	add	x5, x5, #0x438
  413f34:	add	x4, x4, #0x7a0
  413f38:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413f3c:	mov	w3, #0x734                 	// #1844
  413f40:	add	x2, x2, #0xe8
  413f44:	mov	w1, #0x3                   	// #3
  413f48:	bl	40c860 <ferror@plt+0xa230>
  413f4c:	b	413dd0 <ferror@plt+0x117a0>
  413f50:	bl	402580 <__errno_location@plt>
  413f54:	ldr	w19, [x0]
  413f58:	mov	x20, x0
  413f5c:	ldr	x0, [x22]
  413f60:	neg	w19, w19
  413f64:	bl	40c8f8 <ferror@plt+0xa2c8>
  413f68:	cmp	w0, #0x2
  413f6c:	b.gt	413f94 <ferror@plt+0x11964>
  413f70:	mov	w0, w24
  413f74:	bl	402280 <close@plt>
  413f78:	sxtw	x0, w19
  413f7c:	ldp	x19, x20, [sp, #16]
  413f80:	ldp	x21, x22, [sp, #32]
  413f84:	ldp	x23, x24, [sp, #48]
  413f88:	b	413e14 <ferror@plt+0x117e4>
  413f8c:	mov	x0, x1
  413f90:	b	413e14 <ferror@plt+0x117e4>
  413f94:	ldr	w0, [x20]
  413f98:	ldr	x20, [x22]
  413f9c:	bl	402270 <strerror@plt>
  413fa0:	mov	x6, x0
  413fa4:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  413fa8:	mov	x0, x20
  413fac:	add	x5, x5, #0x378
  413fb0:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  413fb4:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413fb8:	add	x4, x4, #0x7a0
  413fbc:	add	x2, x2, #0xe8
  413fc0:	mov	w3, #0x723                 	// #1827
  413fc4:	mov	w1, #0x3                   	// #3
  413fc8:	bl	40c860 <ferror@plt+0xa230>
  413fcc:	b	413f70 <ferror@plt+0x11940>
  413fd0:	mov	x12, #0x1040                	// #4160
  413fd4:	sub	sp, sp, x12
  413fd8:	stp	x29, x30, [sp]
  413fdc:	mov	x29, sp
  413fe0:	stp	x19, x20, [sp, #16]
  413fe4:	cbz	x0, 4140e4 <ferror@plt+0x11ab4>
  413fe8:	mov	x19, x0
  413fec:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  413ff0:	add	x2, x2, #0x468
  413ff4:	stp	x21, x22, [sp, #32]
  413ff8:	add	x22, sp, #0x40
  413ffc:	ldr	x3, [x19, #16]
  414000:	mov	x1, #0x1000                	// #4096
  414004:	mov	x0, x22
  414008:	bl	402150 <snprintf@plt>
  41400c:	mov	x0, x22
  414010:	mov	w1, #0x80000               	// #524288
  414014:	bl	4021b0 <open@plt>
  414018:	mov	w21, w0
  41401c:	tbnz	w0, #31, 41405c <ferror@plt+0x11a2c>
  414020:	add	x1, sp, #0x38
  414024:	mov	w2, #0xa                   	// #10
  414028:	bl	40c0d8 <ferror@plt+0x9aa8>
  41402c:	mov	w20, w0
  414030:	mov	w0, w21
  414034:	bl	402280 <close@plt>
  414038:	tbnz	w20, #31, 414088 <ferror@plt+0x11a58>
  41403c:	ldp	x21, x22, [sp, #32]
  414040:	ldr	w20, [sp, #56]
  414044:	mov	w0, w20
  414048:	mov	x12, #0x1040                	// #4160
  41404c:	ldp	x29, x30, [sp]
  414050:	ldp	x19, x20, [sp, #16]
  414054:	add	sp, sp, x12
  414058:	ret
  41405c:	bl	402580 <__errno_location@plt>
  414060:	ldr	w0, [x0]
  414064:	neg	w20, w0
  414068:	bl	402270 <strerror@plt>
  41406c:	mov	w0, w20
  414070:	mov	x12, #0x1040                	// #4160
  414074:	ldp	x29, x30, [sp]
  414078:	ldp	x19, x20, [sp, #16]
  41407c:	ldp	x21, x22, [sp, #32]
  414080:	add	sp, sp, x12
  414084:	ret
  414088:	ldr	x0, [x19]
  41408c:	bl	40c8f8 <ferror@plt+0xa2c8>
  414090:	cmp	w0, #0x2
  414094:	b.gt	4140a0 <ferror@plt+0x11a70>
  414098:	ldp	x21, x22, [sp, #32]
  41409c:	b	414044 <ferror@plt+0x11a14>
  4140a0:	ldr	x19, [x19]
  4140a4:	neg	w0, w20
  4140a8:	bl	402270 <strerror@plt>
  4140ac:	mov	x7, x0
  4140b0:	mov	x6, x22
  4140b4:	mov	x0, x19
  4140b8:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4140bc:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4140c0:	add	x5, x5, #0x480
  4140c4:	add	x4, x4, #0x7b8
  4140c8:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4140cc:	mov	w3, #0x76b                 	// #1899
  4140d0:	add	x2, x2, #0xe8
  4140d4:	mov	w1, #0x3                   	// #3
  4140d8:	bl	40c860 <ferror@plt+0xa230>
  4140dc:	ldp	x21, x22, [sp, #32]
  4140e0:	b	414044 <ferror@plt+0x11a14>
  4140e4:	mov	w20, #0xfffffffe            	// #-2
  4140e8:	b	414044 <ferror@plt+0x11a14>
  4140ec:	nop
  4140f0:	mov	x12, #0x1050                	// #4176
  4140f4:	sub	sp, sp, x12
  4140f8:	stp	x29, x30, [sp]
  4140fc:	mov	x29, sp
  414100:	stp	x19, x20, [sp, #16]
  414104:	cbz	x0, 4141f0 <ferror@plt+0x11bc0>
  414108:	stp	x21, x22, [sp, #32]
  41410c:	mov	x21, x0
  414110:	ldr	x0, [x0]
  414114:	cbz	x0, 4141ec <ferror@plt+0x11bbc>
  414118:	ldr	x3, [x21, #16]
  41411c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  414120:	add	x2, x2, #0x4a8
  414124:	add	x19, sp, #0x50
  414128:	mov	x1, #0x1000                	// #4096
  41412c:	mov	x0, x19
  414130:	bl	402150 <snprintf@plt>
  414134:	mov	x0, x19
  414138:	bl	4020d0 <opendir@plt>
  41413c:	mov	x22, x0
  414140:	cbz	x0, 4141dc <ferror@plt+0x11bac>
  414144:	bl	402220 <readdir@plt>
  414148:	cbz	x0, 414340 <ferror@plt+0x11d10>
  41414c:	stp	x23, x24, [sp, #48]
  414150:	add	x23, sp, #0x48
  414154:	mov	x20, #0x0                   	// #0
  414158:	ldrb	w3, [x0, #19]
  41415c:	add	x24, x0, #0x13
  414160:	mov	x2, x23
  414164:	mov	x1, x24
  414168:	cmp	w3, #0x2e
  41416c:	b.ne	414184 <ferror@plt+0x11b54>  // b.any
  414170:	ldrb	w3, [x0, #20]
  414174:	cbz	w3, 4141a8 <ferror@plt+0x11b78>
  414178:	ldrh	w0, [x0, #20]
  41417c:	cmp	w0, #0x2e
  414180:	b.eq	4141a8 <ferror@plt+0x11b78>  // b.none
  414184:	ldr	x0, [x21]
  414188:	bl	411a88 <ferror@plt+0xf458>
  41418c:	mov	w19, w0
  414190:	mov	x0, x20
  414194:	tbnz	w19, #31, 41420c <ferror@plt+0x11bdc>
  414198:	ldr	x1, [sp, #72]
  41419c:	bl	40d898 <ferror@plt+0xb268>
  4141a0:	cbz	x0, 414250 <ferror@plt+0x11c20>
  4141a4:	mov	x20, x0
  4141a8:	mov	x0, x22
  4141ac:	bl	402220 <readdir@plt>
  4141b0:	cbnz	x0, 414158 <ferror@plt+0x11b28>
  4141b4:	ldp	x23, x24, [sp, #48]
  4141b8:	mov	x0, x22
  4141bc:	bl	402260 <closedir@plt>
  4141c0:	ldp	x21, x22, [sp, #32]
  4141c4:	mov	x0, x20
  4141c8:	mov	x12, #0x1050                	// #4176
  4141cc:	ldp	x29, x30, [sp]
  4141d0:	ldp	x19, x20, [sp, #16]
  4141d4:	add	sp, sp, x12
  4141d8:	ret
  4141dc:	ldr	x0, [x21]
  4141e0:	bl	40c8f8 <ferror@plt+0xa2c8>
  4141e4:	cmp	w0, #0x2
  4141e8:	b.gt	4142f4 <ferror@plt+0x11cc4>
  4141ec:	ldp	x21, x22, [sp, #32]
  4141f0:	mov	x20, #0x0                   	// #0
  4141f4:	mov	x12, #0x1050                	// #4176
  4141f8:	mov	x0, x20
  4141fc:	ldp	x29, x30, [sp]
  414200:	ldp	x19, x20, [sp, #16]
  414204:	add	sp, sp, x12
  414208:	ret
  41420c:	ldr	x0, [x21]
  414210:	bl	40c8f8 <ferror@plt+0xa2c8>
  414214:	cmp	w0, #0x2
  414218:	b.gt	414288 <ferror@plt+0x11c58>
  41421c:	mov	x0, x22
  414220:	bl	402260 <closedir@plt>
  414224:	mov	x0, x20
  414228:	bl	411d48 <ferror@plt+0xf718>
  41422c:	ldp	x21, x22, [sp, #32]
  414230:	mov	x20, #0x0                   	// #0
  414234:	ldp	x23, x24, [sp, #48]
  414238:	mov	x0, x20
  41423c:	mov	x12, #0x1050                	// #4176
  414240:	ldp	x29, x30, [sp]
  414244:	ldp	x19, x20, [sp, #16]
  414248:	add	sp, sp, x12
  41424c:	ret
  414250:	ldr	x0, [x21]
  414254:	bl	40c8f8 <ferror@plt+0xa2c8>
  414258:	cmp	w0, #0x2
  41425c:	b.gt	4142c8 <ferror@plt+0x11c98>
  414260:	ldr	x0, [sp, #72]
  414264:	bl	4120b0 <ferror@plt+0xfa80>
  414268:	mov	x0, x22
  41426c:	bl	402260 <closedir@plt>
  414270:	mov	x0, x20
  414274:	mov	x20, #0x0                   	// #0
  414278:	bl	411d48 <ferror@plt+0xf718>
  41427c:	ldp	x21, x22, [sp, #32]
  414280:	ldp	x23, x24, [sp, #48]
  414284:	b	414238 <ferror@plt+0x11c08>
  414288:	ldr	x21, [x21]
  41428c:	neg	w0, w19
  414290:	bl	402270 <strerror@plt>
  414294:	mov	x7, x0
  414298:	mov	x6, x24
  41429c:	mov	x0, x21
  4142a0:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4142a4:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4142a8:	add	x5, x5, #0x4e0
  4142ac:	add	x4, x4, #0x7d0
  4142b0:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4142b4:	mov	w3, #0x79d                 	// #1949
  4142b8:	add	x2, x2, #0xe8
  4142bc:	mov	w1, #0x3                   	// #3
  4142c0:	bl	40c860 <ferror@plt+0xa230>
  4142c4:	b	41421c <ferror@plt+0x11bec>
  4142c8:	ldr	x0, [x21]
  4142cc:	adrp	x5, 418000 <ferror@plt+0x159d0>
  4142d0:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4142d4:	add	x5, x5, #0xf90
  4142d8:	add	x4, x4, #0x7d0
  4142dc:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4142e0:	mov	w3, #0x7a6                 	// #1958
  4142e4:	add	x2, x2, #0xe8
  4142e8:	mov	w1, #0x3                   	// #3
  4142ec:	bl	40c860 <ferror@plt+0xa230>
  4142f0:	b	414260 <ferror@plt+0x11c30>
  4142f4:	bl	402580 <__errno_location@plt>
  4142f8:	ldr	w0, [x0]
  4142fc:	ldr	x21, [x21]
  414300:	mov	x20, #0x0                   	// #0
  414304:	bl	402270 <strerror@plt>
  414308:	mov	x7, x0
  41430c:	mov	x6, x19
  414310:	mov	x0, x21
  414314:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  414318:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  41431c:	add	x5, x5, #0x4c0
  414320:	add	x4, x4, #0x7d0
  414324:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  414328:	mov	w3, #0x78a                 	// #1930
  41432c:	add	x2, x2, #0xe8
  414330:	mov	w1, #0x3                   	// #3
  414334:	bl	40c860 <ferror@plt+0xa230>
  414338:	ldp	x21, x22, [sp, #32]
  41433c:	b	4141c4 <ferror@plt+0x11b94>
  414340:	mov	x20, #0x0                   	// #0
  414344:	b	4141b8 <ferror@plt+0x11b88>
  414348:	cbz	x0, 414358 <ferror@plt+0x11d28>
  41434c:	ldr	x0, [x0, #16]
  414350:	ldr	x0, [x0]
  414354:	ret
  414358:	mov	x0, #0x0                   	// #0
  41435c:	ret
  414360:	cbz	x0, 414370 <ferror@plt+0x11d40>
  414364:	ldr	x0, [x0, #16]
  414368:	add	x0, x0, #0x8
  41436c:	ret
  414370:	mov	x0, #0x0                   	// #0
  414374:	ret
  414378:	cbz	x0, 4143b4 <ferror@plt+0x11d84>
  41437c:	stp	x29, x30, [sp, #-32]!
  414380:	mov	x29, sp
  414384:	str	x19, [sp, #16]
  414388:	mov	x19, x0
  41438c:	nop
  414390:	ldr	x0, [x19, #16]
  414394:	bl	4023e0 <free@plt>
  414398:	mov	x0, x19
  41439c:	bl	40d9f0 <ferror@plt+0xb3c0>
  4143a0:	mov	x19, x0
  4143a4:	cbnz	x0, 414390 <ferror@plt+0x11d60>
  4143a8:	ldr	x19, [sp, #16]
  4143ac:	ldp	x29, x30, [sp], #32
  4143b0:	ret
  4143b4:	ret
  4143b8:	stp	x29, x30, [sp, #-192]!
  4143bc:	cmp	x0, #0x0
  4143c0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4143c4:	mov	x29, sp
  4143c8:	stp	x25, x26, [sp, #64]
  4143cc:	stp	xzr, xzr, [sp, #104]
  4143d0:	stp	xzr, xzr, [sp, #120]
  4143d4:	stp	xzr, xzr, [sp, #136]
  4143d8:	stp	xzr, xzr, [sp, #152]
  4143dc:	stp	xzr, xzr, [sp, #168]
  4143e0:	str	xzr, [sp, #184]
  4143e4:	b.eq	414778 <ferror@plt+0x12148>  // b.none
  4143e8:	stp	x23, x24, [sp, #48]
  4143ec:	mov	x23, x1
  4143f0:	ldr	x1, [x1]
  4143f4:	cbnz	x1, 41478c <ferror@plt+0x1215c>
  4143f8:	ldr	x1, [x0, #72]
  4143fc:	mov	x25, x0
  414400:	cbz	x1, 414584 <ferror@plt+0x11f54>
  414404:	mov	x0, x1
  414408:	bl	415580 <ferror@plt+0x12f50>
  41440c:	cbz	x0, 4145a4 <ferror@plt+0x11f74>
  414410:	add	x2, sp, #0x60
  414414:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  414418:	add	x1, x1, #0x508
  41441c:	bl	416140 <ferror@plt+0x13b10>
  414420:	mov	w26, w0
  414424:	cmp	w0, #0x0
  414428:	b.lt	414538 <ferror@plt+0x11f08>  // b.tstop
  41442c:	stp	x19, x20, [sp, #16]
  414430:	stp	x21, x22, [sp, #32]
  414434:	b.eq	414550 <ferror@plt+0x11f20>  // b.none
  414438:	sub	w24, w26, #0x1
  41443c:	mov	x22, #0x0                   	// #0
  414440:	add	x24, x24, #0x1
  414444:	stp	x27, x28, [sp, #80]
  414448:	lsl	x24, x24, #3
  41444c:	b	4144d0 <ferror@plt+0x11ea0>
  414450:	sub	x19, x0, x28
  414454:	add	x27, x0, #0x1
  414458:	mov	x0, x27
  41445c:	bl	402020 <strlen@plt>
  414460:	mov	x21, x0
  414464:	add	x0, x19, x0
  414468:	add	x0, x0, #0xa
  41446c:	bl	4021a0 <malloc@plt>
  414470:	mov	x20, x0
  414474:	cbz	x0, 414780 <ferror@plt+0x12150>
  414478:	add	x0, x21, #0x9
  41447c:	mov	x1, x28
  414480:	add	x0, x20, x0
  414484:	str	x0, [x20]
  414488:	mov	x2, x19
  41448c:	bl	401fe0 <memcpy@plt>
  414490:	mov	x0, x20
  414494:	mov	x1, x27
  414498:	mov	x2, x21
  41449c:	add	x21, x20, x21
  4144a0:	ldr	x3, [x0], #8
  4144a4:	strb	wzr, [x3, x19]
  4144a8:	bl	401fe0 <memcpy@plt>
  4144ac:	strb	wzr, [x21, #8]
  4144b0:	ldr	x0, [x23]
  4144b4:	mov	x1, x20
  4144b8:	bl	40d898 <ferror@plt+0xb268>
  4144bc:	cbz	x0, 414500 <ferror@plt+0x11ed0>
  4144c0:	str	x0, [x23]
  4144c4:	add	x22, x22, #0x8
  4144c8:	cmp	x24, x22
  4144cc:	b.eq	41454c <ferror@plt+0x11f1c>  // b.none
  4144d0:	ldr	x0, [sp, #96]
  4144d4:	mov	w1, #0x3d                  	// #61
  4144d8:	ldr	x28, [x0, x22]
  4144dc:	mov	x0, x28
  4144e0:	bl	402410 <strchr@plt>
  4144e4:	cbnz	x0, 414450 <ferror@plt+0x11e20>
  4144e8:	mov	x0, x28
  4144ec:	mov	x27, x28
  4144f0:	bl	402020 <strlen@plt>
  4144f4:	mov	x21, #0x0                   	// #0
  4144f8:	mov	x19, x0
  4144fc:	b	414468 <ferror@plt+0x11e38>
  414500:	mov	x0, x20
  414504:	bl	4023e0 <free@plt>
  414508:	ldp	x27, x28, [sp, #80]
  41450c:	add	x19, sp, #0x68
  414510:	mov	x0, x19
  414514:	bl	418350 <ferror@plt+0x15d20>
  414518:	ldr	x0, [x23]
  41451c:	mov	w26, #0xfffffff4            	// #-12
  414520:	bl	414378 <ferror@plt+0x11d48>
  414524:	str	xzr, [x23]
  414528:	ldr	x0, [sp, #96]
  41452c:	bl	4023e0 <free@plt>
  414530:	ldp	x19, x20, [sp, #16]
  414534:	ldp	x21, x22, [sp, #32]
  414538:	ldp	x23, x24, [sp, #48]
  41453c:	mov	w0, w26
  414540:	ldp	x25, x26, [sp, #64]
  414544:	ldp	x29, x30, [sp], #192
  414548:	ret
  41454c:	ldp	x27, x28, [sp, #80]
  414550:	add	x19, sp, #0x68
  414554:	ldr	x0, [x25, #72]
  414558:	mov	x1, x19
  41455c:	bl	4181a8 <ferror@plt+0x15b78>
  414560:	tst	w0, #0xff
  414564:	b.ne	4145c4 <ferror@plt+0x11f94>  // b.any
  414568:	mov	x0, x19
  41456c:	bl	418350 <ferror@plt+0x15d20>
  414570:	ldr	x0, [sp, #96]
  414574:	bl	4023e0 <free@plt>
  414578:	ldp	x19, x20, [sp, #16]
  41457c:	ldp	x21, x22, [sp, #32]
  414580:	b	414538 <ferror@plt+0x11f08>
  414584:	bl	412428 <ferror@plt+0xfdf8>
  414588:	mov	x1, x0
  41458c:	cbz	x0, 414760 <ferror@plt+0x12130>
  414590:	ldr	x0, [x25]
  414594:	bl	4155c0 <ferror@plt+0x12f90>
  414598:	str	x0, [x25, #72]
  41459c:	mov	x1, x0
  4145a0:	cbnz	x0, 414404 <ferror@plt+0x11dd4>
  4145a4:	bl	402580 <__errno_location@plt>
  4145a8:	ldr	w26, [x0]
  4145ac:	ldp	x23, x24, [sp, #48]
  4145b0:	neg	w26, w26
  4145b4:	mov	w0, w26
  4145b8:	ldp	x25, x26, [sp, #64]
  4145bc:	ldp	x29, x30, [sp], #192
  4145c0:	ret
  4145c4:	ldr	x22, [sp, #152]
  4145c8:	mov	x0, x22
  4145cc:	bl	402020 <strlen@plt>
  4145d0:	mov	x21, x0
  4145d4:	add	x0, x0, #0x10
  4145d8:	bl	4021a0 <malloc@plt>
  4145dc:	mov	x20, x0
  4145e0:	cbz	x0, 414510 <ferror@plt+0x11ee0>
  4145e4:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  4145e8:	add	x3, x3, #0x518
  4145ec:	add	x2, x21, #0x9
  4145f0:	mov	x1, x22
  4145f4:	add	x4, x0, x2
  4145f8:	str	x4, [x0]
  4145fc:	ldr	w5, [x3]
  414600:	ldrh	w3, [x3, #4]
  414604:	str	w5, [x0, x2]
  414608:	mov	x2, x21
  41460c:	strh	w3, [x4, #4]
  414610:	add	x21, x20, x21
  414614:	ldr	x3, [x0], #8
  414618:	strb	wzr, [x3, #6]
  41461c:	bl	401fe0 <memcpy@plt>
  414620:	strb	wzr, [x21, #8]
  414624:	ldr	x0, [x23]
  414628:	mov	x1, x20
  41462c:	bl	40d898 <ferror@plt+0xb268>
  414630:	cbz	x0, 414754 <ferror@plt+0x12124>
  414634:	ldp	x22, x21, [sp, #104]
  414638:	str	x0, [x23]
  41463c:	add	x0, x21, #0x10
  414640:	bl	4021a0 <malloc@plt>
  414644:	mov	x20, x0
  414648:	cbz	x0, 414510 <ferror@plt+0x11ee0>
  41464c:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  414650:	add	x3, x3, #0x520
  414654:	add	x2, x21, #0x9
  414658:	mov	x1, x22
  41465c:	add	x4, x0, x2
  414660:	str	x4, [x0]
  414664:	ldr	w5, [x3]
  414668:	ldrh	w3, [x3, #4]
  41466c:	str	w5, [x0, x2]
  414670:	mov	x2, x21
  414674:	strh	w3, [x4, #4]
  414678:	add	x21, x20, x21
  41467c:	ldr	x3, [x0], #8
  414680:	strb	wzr, [x3, #6]
  414684:	bl	401fe0 <memcpy@plt>
  414688:	strb	wzr, [x21, #8]
  41468c:	ldr	x0, [x23]
  414690:	mov	x1, x20
  414694:	bl	40d898 <ferror@plt+0xb268>
  414698:	cbz	x0, 414754 <ferror@plt+0x12124>
  41469c:	ldp	x3, x4, [sp, #120]
  4146a0:	str	x0, [x23]
  4146a4:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4146a8:	mov	x0, x23
  4146ac:	add	x1, x1, #0x528
  4146b0:	mov	x2, #0x7                   	// #7
  4146b4:	bl	411518 <ferror@plt+0xeee8>
  4146b8:	cbz	x0, 414510 <ferror@plt+0x11ee0>
  4146bc:	ldr	x22, [sp, #144]
  4146c0:	mov	x0, x22
  4146c4:	bl	402020 <strlen@plt>
  4146c8:	mov	x21, x0
  4146cc:	add	x0, x0, #0x16
  4146d0:	bl	4021a0 <malloc@plt>
  4146d4:	mov	x20, x0
  4146d8:	cbz	x0, 414510 <ferror@plt+0x11ee0>
  4146dc:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4146e0:	add	x2, x2, #0x530
  4146e4:	add	x1, x21, #0x9
  4146e8:	add	x3, x0, x1
  4146ec:	str	x3, [x0]
  4146f0:	ldr	x4, [x2]
  4146f4:	str	x4, [x0, x1]
  4146f8:	ldr	w2, [x2, #8]
  4146fc:	mov	x1, x22
  414700:	str	w2, [x3, #8]
  414704:	mov	x2, x21
  414708:	add	x21, x20, x21
  41470c:	ldr	x3, [x0], #8
  414710:	strb	wzr, [x3, #12]
  414714:	bl	401fe0 <memcpy@plt>
  414718:	strb	wzr, [x21, #8]
  41471c:	ldr	x0, [x23]
  414720:	mov	x1, x20
  414724:	bl	40d898 <ferror@plt+0xb268>
  414728:	cbz	x0, 414754 <ferror@plt+0x12124>
  41472c:	ldp	x3, x4, [sp, #160]
  414730:	str	x0, [x23]
  414734:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  414738:	mov	x0, x23
  41473c:	add	x1, x1, #0x540
  414740:	mov	x2, #0x9                   	// #9
  414744:	add	w26, w26, #0x5
  414748:	bl	411518 <ferror@plt+0xeee8>
  41474c:	cbnz	x0, 414568 <ferror@plt+0x11f38>
  414750:	b	414510 <ferror@plt+0x11ee0>
  414754:	mov	x0, x20
  414758:	bl	4023e0 <free@plt>
  41475c:	b	414510 <ferror@plt+0x11ee0>
  414760:	bl	402580 <__errno_location@plt>
  414764:	mov	w26, #0xfffffffe            	// #-2
  414768:	mov	w1, #0x2                   	// #2
  41476c:	ldp	x23, x24, [sp, #48]
  414770:	str	w1, [x0]
  414774:	b	41453c <ferror@plt+0x11f0c>
  414778:	mov	w26, #0xfffffffe            	// #-2
  41477c:	b	41453c <ferror@plt+0x11f0c>
  414780:	add	x19, sp, #0x68
  414784:	ldp	x27, x28, [sp, #80]
  414788:	b	414510 <ferror@plt+0x11ee0>
  41478c:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  414790:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  414794:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  414798:	add	x3, x3, #0x5d0
  41479c:	add	x1, x1, #0xe8
  4147a0:	add	x0, x0, #0x3e0
  4147a4:	mov	w2, #0x8e9                 	// #2281
  4147a8:	stp	x19, x20, [sp, #16]
  4147ac:	stp	x21, x22, [sp, #32]
  4147b0:	stp	x27, x28, [sp, #80]
  4147b4:	bl	402570 <__assert_fail@plt>
  4147b8:	cbz	x0, 4147d0 <ferror@plt+0x121a0>
  4147bc:	ldr	x0, [x0, #16]
  4147c0:	cmp	x0, #0x0
  4147c4:	add	x1, x0, #0x8
  4147c8:	csel	x0, x1, x0, ne  // ne = any
  4147cc:	ret
  4147d0:	mov	x0, #0x0                   	// #0
  4147d4:	ret
  4147d8:	cbz	x0, 4147ec <ferror@plt+0x121bc>
  4147dc:	ldr	x0, [x0, #16]
  4147e0:	cbz	x0, 4147ec <ferror@plt+0x121bc>
  4147e4:	ldr	x0, [x0]
  4147e8:	ret
  4147ec:	mov	x0, #0x0                   	// #0
  4147f0:	ret
  4147f4:	nop
  4147f8:	cbz	x0, 414834 <ferror@plt+0x12204>
  4147fc:	stp	x29, x30, [sp, #-32]!
  414800:	mov	x29, sp
  414804:	str	x19, [sp, #16]
  414808:	mov	x19, x0
  41480c:	nop
  414810:	ldr	x0, [x19, #16]
  414814:	bl	4023e0 <free@plt>
  414818:	mov	x0, x19
  41481c:	bl	40d9f0 <ferror@plt+0xb3c0>
  414820:	mov	x19, x0
  414824:	cbnz	x0, 414810 <ferror@plt+0x121e0>
  414828:	ldr	x19, [sp, #16]
  41482c:	ldp	x29, x30, [sp], #32
  414830:	ret
  414834:	ret
  414838:	stp	x29, x30, [sp, #-96]!
  41483c:	cmp	x0, #0x0
  414840:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  414844:	mov	x29, sp
  414848:	stp	x23, x24, [sp, #48]
  41484c:	b.eq	4149c8 <ferror@plt+0x12398>  // b.none
  414850:	stp	x21, x22, [sp, #32]
  414854:	mov	x21, x1
  414858:	ldr	x1, [x1]
  41485c:	stp	x19, x20, [sp, #16]
  414860:	cbnz	x1, 4149d0 <ferror@plt+0x123a0>
  414864:	ldr	x1, [x0, #72]
  414868:	mov	x19, x0
  41486c:	cbz	x1, 414948 <ferror@plt+0x12318>
  414870:	mov	x0, x1
  414874:	bl	415580 <ferror@plt+0x12f50>
  414878:	cbz	x0, 414968 <ferror@plt+0x12338>
  41487c:	add	x1, sp, #0x58
  414880:	bl	416340 <ferror@plt+0x13d10>
  414884:	mov	w23, w0
  414888:	cmp	w0, #0x0
  41488c:	b.lt	414930 <ferror@plt+0x12300>  // b.tstop
  414890:	b.eq	414928 <ferror@plt+0x122f8>  // b.none
  414894:	sub	w22, w23, #0x1
  414898:	mov	x20, #0x0                   	// #0
  41489c:	add	x22, x22, #0x1
  4148a0:	stp	x25, x26, [sp, #64]
  4148a4:	add	x22, x22, x22, lsl #1
  4148a8:	lsl	x22, x22, #3
  4148ac:	b	4148c0 <ferror@plt+0x12290>
  4148b0:	str	x0, [x21]
  4148b4:	add	x20, x20, #0x18
  4148b8:	cmp	x22, x20
  4148bc:	b.eq	414924 <ferror@plt+0x122f4>  // b.none
  4148c0:	ldr	x0, [sp, #88]
  4148c4:	add	x1, x0, x20
  4148c8:	ldr	x25, [x0, x20]
  4148cc:	ldr	x24, [x1, #16]
  4148d0:	mov	x0, x24
  4148d4:	bl	402020 <strlen@plt>
  4148d8:	add	x26, x0, #0x1
  4148dc:	add	x0, x0, #0x9
  4148e0:	bl	4021a0 <malloc@plt>
  4148e4:	mov	x19, x0
  4148e8:	cbz	x0, 41498c <ferror@plt+0x1235c>
  4148ec:	str	x25, [x0], #8
  4148f0:	mov	x1, x24
  4148f4:	mov	x2, x26
  4148f8:	bl	401fe0 <memcpy@plt>
  4148fc:	ldr	x0, [x21]
  414900:	mov	x1, x19
  414904:	bl	40d898 <ferror@plt+0xb268>
  414908:	cbnz	x0, 4148b0 <ferror@plt+0x12280>
  41490c:	mov	x0, x19
  414910:	bl	4023e0 <free@plt>
  414914:	ldr	x0, [x21]
  414918:	mov	w23, #0xfffffff4            	// #-12
  41491c:	bl	4147f8 <ferror@plt+0x121c8>
  414920:	str	xzr, [x21]
  414924:	ldp	x25, x26, [sp, #64]
  414928:	ldr	x0, [sp, #88]
  41492c:	bl	4023e0 <free@plt>
  414930:	ldp	x19, x20, [sp, #16]
  414934:	ldp	x21, x22, [sp, #32]
  414938:	mov	w0, w23
  41493c:	ldp	x23, x24, [sp, #48]
  414940:	ldp	x29, x30, [sp], #96
  414944:	ret
  414948:	bl	412428 <ferror@plt+0xfdf8>
  41494c:	mov	x1, x0
  414950:	cbz	x0, 4149ac <ferror@plt+0x1237c>
  414954:	ldr	x0, [x19]
  414958:	bl	4155c0 <ferror@plt+0x12f90>
  41495c:	str	x0, [x19, #72]
  414960:	mov	x1, x0
  414964:	cbnz	x0, 414870 <ferror@plt+0x12240>
  414968:	bl	402580 <__errno_location@plt>
  41496c:	ldr	w23, [x0]
  414970:	ldp	x19, x20, [sp, #16]
  414974:	neg	w23, w23
  414978:	mov	w0, w23
  41497c:	ldp	x21, x22, [sp, #32]
  414980:	ldp	x23, x24, [sp, #48]
  414984:	ldp	x29, x30, [sp], #96
  414988:	ret
  41498c:	bl	402580 <__errno_location@plt>
  414990:	ldr	w23, [x0]
  414994:	ldr	x0, [x21]
  414998:	neg	w23, w23
  41499c:	bl	4147f8 <ferror@plt+0x121c8>
  4149a0:	ldp	x25, x26, [sp, #64]
  4149a4:	str	xzr, [x21]
  4149a8:	b	414928 <ferror@plt+0x122f8>
  4149ac:	bl	402580 <__errno_location@plt>
  4149b0:	mov	w23, #0xfffffffe            	// #-2
  4149b4:	mov	w1, #0x2                   	// #2
  4149b8:	ldp	x19, x20, [sp, #16]
  4149bc:	ldp	x21, x22, [sp, #32]
  4149c0:	str	w1, [x0]
  4149c4:	b	414938 <ferror@plt+0x12308>
  4149c8:	mov	w23, #0xfffffffe            	// #-2
  4149cc:	b	414938 <ferror@plt+0x12308>
  4149d0:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  4149d4:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4149d8:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  4149dc:	add	x3, x3, #0x5e8
  4149e0:	add	x1, x1, #0xe8
  4149e4:	add	x0, x0, #0x3e0
  4149e8:	mov	w2, #0x9a8                 	// #2472
  4149ec:	stp	x25, x26, [sp, #64]
  4149f0:	bl	402570 <__assert_fail@plt>
  4149f4:	nop
  4149f8:	cbz	x0, 414a10 <ferror@plt+0x123e0>
  4149fc:	ldr	x0, [x0, #16]
  414a00:	cmp	x0, #0x0
  414a04:	add	x1, x0, #0x8
  414a08:	csel	x0, x1, x0, ne  // ne = any
  414a0c:	ret
  414a10:	mov	x0, #0x0                   	// #0
  414a14:	ret
  414a18:	cbz	x0, 414a2c <ferror@plt+0x123fc>
  414a1c:	ldr	x0, [x0, #16]
  414a20:	cbz	x0, 414a2c <ferror@plt+0x123fc>
  414a24:	ldr	x0, [x0]
  414a28:	ret
  414a2c:	mov	x0, #0x0                   	// #0
  414a30:	ret
  414a34:	nop
  414a38:	cbz	x0, 414a74 <ferror@plt+0x12444>
  414a3c:	stp	x29, x30, [sp, #-32]!
  414a40:	mov	x29, sp
  414a44:	str	x19, [sp, #16]
  414a48:	mov	x19, x0
  414a4c:	nop
  414a50:	ldr	x0, [x19, #16]
  414a54:	bl	4023e0 <free@plt>
  414a58:	mov	x0, x19
  414a5c:	bl	40d9f0 <ferror@plt+0xb3c0>
  414a60:	mov	x19, x0
  414a64:	cbnz	x0, 414a50 <ferror@plt+0x12420>
  414a68:	ldr	x19, [sp, #16]
  414a6c:	ldp	x29, x30, [sp], #32
  414a70:	ret
  414a74:	ret
  414a78:	stp	x29, x30, [sp, #-96]!
  414a7c:	cmp	x0, #0x0
  414a80:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  414a84:	mov	x29, sp
  414a88:	stp	x23, x24, [sp, #48]
  414a8c:	b.eq	414c08 <ferror@plt+0x125d8>  // b.none
  414a90:	stp	x21, x22, [sp, #32]
  414a94:	mov	x21, x1
  414a98:	ldr	x1, [x1]
  414a9c:	stp	x19, x20, [sp, #16]
  414aa0:	cbnz	x1, 414c10 <ferror@plt+0x125e0>
  414aa4:	ldr	x1, [x0, #72]
  414aa8:	mov	x19, x0
  414aac:	cbz	x1, 414b88 <ferror@plt+0x12558>
  414ab0:	mov	x0, x1
  414ab4:	bl	415580 <ferror@plt+0x12f50>
  414ab8:	cbz	x0, 414ba8 <ferror@plt+0x12578>
  414abc:	add	x1, sp, #0x58
  414ac0:	bl	416d20 <ferror@plt+0x146f0>
  414ac4:	mov	w23, w0
  414ac8:	cmp	w0, #0x0
  414acc:	b.lt	414b70 <ferror@plt+0x12540>  // b.tstop
  414ad0:	b.eq	414b68 <ferror@plt+0x12538>  // b.none
  414ad4:	sub	w22, w23, #0x1
  414ad8:	mov	x20, #0x0                   	// #0
  414adc:	add	x22, x22, #0x1
  414ae0:	stp	x25, x26, [sp, #64]
  414ae4:	add	x22, x22, x22, lsl #1
  414ae8:	lsl	x22, x22, #3
  414aec:	b	414b00 <ferror@plt+0x124d0>
  414af0:	str	x0, [x21]
  414af4:	add	x20, x20, #0x18
  414af8:	cmp	x22, x20
  414afc:	b.eq	414b64 <ferror@plt+0x12534>  // b.none
  414b00:	ldr	x0, [sp, #88]
  414b04:	add	x1, x0, x20
  414b08:	ldr	x25, [x0, x20]
  414b0c:	ldr	x24, [x1, #16]
  414b10:	mov	x0, x24
  414b14:	bl	402020 <strlen@plt>
  414b18:	add	x26, x0, #0x1
  414b1c:	add	x0, x0, #0x9
  414b20:	bl	4021a0 <malloc@plt>
  414b24:	mov	x19, x0
  414b28:	cbz	x0, 414bcc <ferror@plt+0x1259c>
  414b2c:	str	x25, [x0], #8
  414b30:	mov	x1, x24
  414b34:	mov	x2, x26
  414b38:	bl	401fe0 <memcpy@plt>
  414b3c:	ldr	x0, [x21]
  414b40:	mov	x1, x19
  414b44:	bl	40d898 <ferror@plt+0xb268>
  414b48:	cbnz	x0, 414af0 <ferror@plt+0x124c0>
  414b4c:	mov	x0, x19
  414b50:	bl	4023e0 <free@plt>
  414b54:	ldr	x0, [x21]
  414b58:	mov	w23, #0xfffffff4            	// #-12
  414b5c:	bl	414a38 <ferror@plt+0x12408>
  414b60:	str	xzr, [x21]
  414b64:	ldp	x25, x26, [sp, #64]
  414b68:	ldr	x0, [sp, #88]
  414b6c:	bl	4023e0 <free@plt>
  414b70:	ldp	x19, x20, [sp, #16]
  414b74:	ldp	x21, x22, [sp, #32]
  414b78:	mov	w0, w23
  414b7c:	ldp	x23, x24, [sp, #48]
  414b80:	ldp	x29, x30, [sp], #96
  414b84:	ret
  414b88:	bl	412428 <ferror@plt+0xfdf8>
  414b8c:	mov	x1, x0
  414b90:	cbz	x0, 414bec <ferror@plt+0x125bc>
  414b94:	ldr	x0, [x19]
  414b98:	bl	4155c0 <ferror@plt+0x12f90>
  414b9c:	str	x0, [x19, #72]
  414ba0:	mov	x1, x0
  414ba4:	cbnz	x0, 414ab0 <ferror@plt+0x12480>
  414ba8:	bl	402580 <__errno_location@plt>
  414bac:	ldr	w23, [x0]
  414bb0:	ldp	x19, x20, [sp, #16]
  414bb4:	neg	w23, w23
  414bb8:	mov	w0, w23
  414bbc:	ldp	x21, x22, [sp, #32]
  414bc0:	ldp	x23, x24, [sp, #48]
  414bc4:	ldp	x29, x30, [sp], #96
  414bc8:	ret
  414bcc:	bl	402580 <__errno_location@plt>
  414bd0:	ldr	w23, [x0]
  414bd4:	ldr	x0, [x21]
  414bd8:	neg	w23, w23
  414bdc:	bl	414a38 <ferror@plt+0x12408>
  414be0:	ldp	x25, x26, [sp, #64]
  414be4:	str	xzr, [x21]
  414be8:	b	414b68 <ferror@plt+0x12538>
  414bec:	bl	402580 <__errno_location@plt>
  414bf0:	mov	w23, #0xfffffffe            	// #-2
  414bf4:	mov	w1, #0x2                   	// #2
  414bf8:	ldp	x19, x20, [sp, #16]
  414bfc:	ldp	x21, x22, [sp, #32]
  414c00:	str	w1, [x0]
  414c04:	b	414b78 <ferror@plt+0x12548>
  414c08:	mov	w23, #0xfffffffe            	// #-2
  414c0c:	b	414b78 <ferror@plt+0x12548>
  414c10:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  414c14:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  414c18:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  414c1c:	add	x3, x3, #0x608
  414c20:	add	x1, x1, #0xe8
  414c24:	add	x0, x0, #0x3e0
  414c28:	mov	w2, #0xa34                 	// #2612
  414c2c:	stp	x25, x26, [sp, #64]
  414c30:	bl	402570 <__assert_fail@plt>
  414c34:	nop
  414c38:	cbz	x0, 414c50 <ferror@plt+0x12620>
  414c3c:	ldr	x0, [x0, #16]
  414c40:	cmp	x0, #0x0
  414c44:	add	x1, x0, #0x9
  414c48:	csel	x0, x1, x0, ne  // ne = any
  414c4c:	ret
  414c50:	mov	x0, #0x0                   	// #0
  414c54:	ret
  414c58:	cbz	x0, 414c6c <ferror@plt+0x1263c>
  414c5c:	ldr	x0, [x0, #16]
  414c60:	cbz	x0, 414c6c <ferror@plt+0x1263c>
  414c64:	ldr	x0, [x0]
  414c68:	ret
  414c6c:	mov	x0, #0x0                   	// #0
  414c70:	ret
  414c74:	nop
  414c78:	cbz	x0, 414c8c <ferror@plt+0x1265c>
  414c7c:	ldr	x0, [x0, #16]
  414c80:	cbz	x0, 414c8c <ferror@plt+0x1265c>
  414c84:	ldrb	w0, [x0, #8]
  414c88:	ret
  414c8c:	mov	w0, #0x0                   	// #0
  414c90:	ret
  414c94:	nop
  414c98:	cbz	x0, 414cd4 <ferror@plt+0x126a4>
  414c9c:	stp	x29, x30, [sp, #-32]!
  414ca0:	mov	x29, sp
  414ca4:	str	x19, [sp, #16]
  414ca8:	mov	x19, x0
  414cac:	nop
  414cb0:	ldr	x0, [x19, #16]
  414cb4:	bl	4023e0 <free@plt>
  414cb8:	mov	x0, x19
  414cbc:	bl	40d9f0 <ferror@plt+0xb3c0>
  414cc0:	mov	x19, x0
  414cc4:	cbnz	x0, 414cb0 <ferror@plt+0x12680>
  414cc8:	ldr	x19, [sp, #16]
  414ccc:	ldp	x29, x30, [sp], #32
  414cd0:	ret
  414cd4:	ret
  414cd8:	stp	x29, x30, [sp, #-112]!
  414cdc:	cmp	x0, #0x0
  414ce0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  414ce4:	mov	x29, sp
  414ce8:	stp	x23, x24, [sp, #48]
  414cec:	b.eq	414e80 <ferror@plt+0x12850>  // b.none
  414cf0:	stp	x21, x22, [sp, #32]
  414cf4:	mov	x21, x1
  414cf8:	ldr	x1, [x1]
  414cfc:	stp	x19, x20, [sp, #16]
  414d00:	cbnz	x1, 414e88 <ferror@plt+0x12858>
  414d04:	ldr	x1, [x0, #72]
  414d08:	mov	x19, x0
  414d0c:	cbz	x1, 414dfc <ferror@plt+0x127cc>
  414d10:	mov	x0, x1
  414d14:	bl	415580 <ferror@plt+0x12f50>
  414d18:	cbz	x0, 414e1c <ferror@plt+0x127ec>
  414d1c:	add	x1, sp, #0x68
  414d20:	bl	417758 <ferror@plt+0x15128>
  414d24:	mov	w23, w0
  414d28:	cmp	w0, #0x0
  414d2c:	b.lt	414de4 <ferror@plt+0x127b4>  // b.tstop
  414d30:	b.eq	414ddc <ferror@plt+0x127ac>  // b.none
  414d34:	sub	w22, w23, #0x1
  414d38:	mov	x20, #0x0                   	// #0
  414d3c:	add	x22, x22, #0x1
  414d40:	stp	x25, x26, [sp, #64]
  414d44:	add	x22, x22, x22, lsl #1
  414d48:	str	x27, [sp, #80]
  414d4c:	lsl	x22, x22, #3
  414d50:	b	414d64 <ferror@plt+0x12734>
  414d54:	str	x0, [x21]
  414d58:	add	x20, x20, #0x18
  414d5c:	cmp	x22, x20
  414d60:	b.eq	414dd4 <ferror@plt+0x127a4>  // b.none
  414d64:	ldr	x1, [sp, #104]
  414d68:	add	x0, x1, x20
  414d6c:	ldr	x26, [x1, x20]
  414d70:	ldr	x24, [x0, #16]
  414d74:	ldrb	w25, [x0, #8]
  414d78:	mov	x0, x24
  414d7c:	bl	402020 <strlen@plt>
  414d80:	add	x27, x0, #0x1
  414d84:	add	x0, x0, #0x11
  414d88:	bl	4021a0 <malloc@plt>
  414d8c:	mov	x19, x0
  414d90:	cbz	x0, 414e40 <ferror@plt+0x12810>
  414d94:	str	x26, [x19]
  414d98:	mov	x1, x24
  414d9c:	strb	w25, [x19, #8]
  414da0:	mov	x2, x27
  414da4:	add	x0, x0, #0x9
  414da8:	bl	401fe0 <memcpy@plt>
  414dac:	ldr	x0, [x21]
  414db0:	mov	x1, x19
  414db4:	bl	40d898 <ferror@plt+0xb268>
  414db8:	cbnz	x0, 414d54 <ferror@plt+0x12724>
  414dbc:	mov	x0, x19
  414dc0:	bl	4023e0 <free@plt>
  414dc4:	ldr	x0, [x21]
  414dc8:	mov	w23, #0xfffffff4            	// #-12
  414dcc:	bl	414c98 <ferror@plt+0x12668>
  414dd0:	str	xzr, [x21]
  414dd4:	ldp	x25, x26, [sp, #64]
  414dd8:	ldr	x27, [sp, #80]
  414ddc:	ldr	x0, [sp, #104]
  414de0:	bl	4023e0 <free@plt>
  414de4:	ldp	x19, x20, [sp, #16]
  414de8:	ldp	x21, x22, [sp, #32]
  414dec:	mov	w0, w23
  414df0:	ldp	x23, x24, [sp, #48]
  414df4:	ldp	x29, x30, [sp], #112
  414df8:	ret
  414dfc:	bl	412428 <ferror@plt+0xfdf8>
  414e00:	mov	x1, x0
  414e04:	cbz	x0, 414e64 <ferror@plt+0x12834>
  414e08:	ldr	x0, [x19]
  414e0c:	bl	4155c0 <ferror@plt+0x12f90>
  414e10:	str	x0, [x19, #72]
  414e14:	mov	x1, x0
  414e18:	cbnz	x0, 414d10 <ferror@plt+0x126e0>
  414e1c:	bl	402580 <__errno_location@plt>
  414e20:	ldr	w23, [x0]
  414e24:	ldp	x19, x20, [sp, #16]
  414e28:	neg	w23, w23
  414e2c:	mov	w0, w23
  414e30:	ldp	x21, x22, [sp, #32]
  414e34:	ldp	x23, x24, [sp, #48]
  414e38:	ldp	x29, x30, [sp], #112
  414e3c:	ret
  414e40:	bl	402580 <__errno_location@plt>
  414e44:	ldr	w23, [x0]
  414e48:	ldr	x0, [x21]
  414e4c:	neg	w23, w23
  414e50:	bl	414c98 <ferror@plt+0x12668>
  414e54:	ldp	x25, x26, [sp, #64]
  414e58:	ldr	x27, [sp, #80]
  414e5c:	str	xzr, [x21]
  414e60:	b	414ddc <ferror@plt+0x127ac>
  414e64:	bl	402580 <__errno_location@plt>
  414e68:	mov	w23, #0xfffffffe            	// #-2
  414e6c:	mov	w1, #0x2                   	// #2
  414e70:	ldp	x19, x20, [sp, #16]
  414e74:	ldp	x21, x22, [sp, #32]
  414e78:	str	w1, [x0]
  414e7c:	b	414dec <ferror@plt+0x127bc>
  414e80:	mov	w23, #0xfffffffe            	// #-2
  414e84:	b	414dec <ferror@plt+0x127bc>
  414e88:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  414e8c:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  414e90:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  414e94:	add	x3, x3, #0x620
  414e98:	add	x1, x1, #0xe8
  414e9c:	add	x0, x0, #0x3e0
  414ea0:	mov	w2, #0xac3                 	// #2755
  414ea4:	stp	x25, x26, [sp, #64]
  414ea8:	str	x27, [sp, #80]
  414eac:	bl	402570 <__assert_fail@plt>
  414eb0:	ldrb	w1, [x0]
  414eb4:	cbnz	w1, 414ebc <ferror@plt+0x1288c>
  414eb8:	ret
  414ebc:	ldr	x0, [x0, #32]
  414ec0:	b	4023e0 <free@plt>
  414ec4:	nop
  414ec8:	ldp	x1, x0, [x0, #24]
  414ecc:	b	402460 <munmap@plt>
  414ed0:	stp	x29, x30, [sp, #-96]!
  414ed4:	mov	x29, sp
  414ed8:	stp	x23, x24, [sp, #48]
  414edc:	mov	x24, x0
  414ee0:	stp	x19, x20, [sp, #16]
  414ee4:	str	x25, [sp, #64]
  414ee8:	bl	402580 <__errno_location@plt>
  414eec:	str	wzr, [x0]
  414ef0:	mov	x25, x0
  414ef4:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  414ef8:	add	x1, x1, #0x7e8
  414efc:	ldr	w0, [x24, #16]
  414f00:	bl	402130 <gzdopen@plt>
  414f04:	str	x0, [x24, #8]
  414f08:	cbz	x0, 415028 <ferror@plt+0x129f8>
  414f0c:	stp	x21, x22, [sp, #32]
  414f10:	mov	x23, #0x0                   	// #0
  414f14:	mov	x22, x0
  414f18:	mov	x21, #0x0                   	// #0
  414f1c:	mov	w0, #0xffffffff            	// #-1
  414f20:	mov	x20, #0x0                   	// #0
  414f24:	str	w0, [x24, #16]
  414f28:	b	414f54 <ferror@plt+0x12924>
  414f2c:	mov	x0, x22
  414f30:	sub	w2, w21, w20
  414f34:	add	x1, x23, x20
  414f38:	bl	402290 <gzread@plt>
  414f3c:	mov	w19, w0
  414f40:	cmp	w0, #0x0
  414f44:	cbz	w0, 414f90 <ferror@plt+0x12960>
  414f48:	add	x20, x20, w0, sxtw
  414f4c:	ldr	x22, [x24, #8]
  414f50:	b.lt	414fbc <ferror@plt+0x1298c>  // b.tstop
  414f54:	cmp	x20, x21
  414f58:	b.ne	414f2c <ferror@plt+0x128fc>  // b.any
  414f5c:	add	x21, x20, #0x400, lsl #12
  414f60:	mov	x0, x23
  414f64:	mov	x1, x21
  414f68:	bl	402230 <realloc@plt>
  414f6c:	cbz	x0, 415084 <ferror@plt+0x12a54>
  414f70:	mov	x23, x0
  414f74:	sub	w2, w21, w20
  414f78:	mov	x0, x22
  414f7c:	add	x1, x23, x20
  414f80:	bl	402290 <gzread@plt>
  414f84:	mov	w19, w0
  414f88:	cmp	w0, #0x0
  414f8c:	cbnz	w0, 414f48 <ferror@plt+0x12918>
  414f90:	ldp	x21, x22, [sp, #32]
  414f94:	stp	x20, x23, [x24, #24]
  414f98:	mov	x23, #0x0                   	// #0
  414f9c:	mov	x0, x23
  414fa0:	bl	4023e0 <free@plt>
  414fa4:	mov	w0, w19
  414fa8:	ldp	x19, x20, [sp, #16]
  414fac:	ldp	x23, x24, [sp, #48]
  414fb0:	ldr	x25, [sp, #64]
  414fb4:	ldp	x29, x30, [sp], #96
  414fb8:	ret
  414fbc:	add	x1, sp, #0x5c
  414fc0:	mov	x0, x22
  414fc4:	bl	4023d0 <gzerror@plt>
  414fc8:	mov	x19, x0
  414fcc:	ldr	x0, [x24, #48]
  414fd0:	bl	40c8f8 <ferror@plt+0xa2c8>
  414fd4:	cmp	w0, #0x2
  414fd8:	b.gt	415054 <ferror@plt+0x12a24>
  414fdc:	ldr	w0, [sp, #92]
  414fe0:	mov	w19, #0xffffffea            	// #-22
  414fe4:	cmn	w0, #0x1
  414fe8:	b.eq	41501c <ferror@plt+0x129ec>  // b.none
  414fec:	ldr	x22, [x24, #8]
  414ff0:	mov	x0, x22
  414ff4:	bl	402000 <gzclose@plt>
  414ff8:	mov	x0, x23
  414ffc:	ldp	x21, x22, [sp, #32]
  415000:	bl	4023e0 <free@plt>
  415004:	mov	w0, w19
  415008:	ldp	x19, x20, [sp, #16]
  41500c:	ldp	x23, x24, [sp, #48]
  415010:	ldr	x25, [sp, #64]
  415014:	ldp	x29, x30, [sp], #96
  415018:	ret
  41501c:	ldr	w19, [x25]
  415020:	neg	w19, w19
  415024:	b	414fec <ferror@plt+0x129bc>
  415028:	ldr	w19, [x25]
  41502c:	mov	x23, #0x0                   	// #0
  415030:	mov	x0, x23
  415034:	bl	4023e0 <free@plt>
  415038:	neg	w19, w19
  41503c:	mov	w0, w19
  415040:	ldp	x19, x20, [sp, #16]
  415044:	ldp	x23, x24, [sp, #48]
  415048:	ldr	x25, [sp, #64]
  41504c:	ldp	x29, x30, [sp], #96
  415050:	ret
  415054:	ldr	x0, [x24, #48]
  415058:	mov	x6, x19
  41505c:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  415060:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  415064:	add	x5, x5, #0x7f0
  415068:	add	x4, x4, #0x8e0
  41506c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  415070:	mov	w3, #0xce                  	// #206
  415074:	add	x2, x2, #0x800
  415078:	mov	w1, #0x3                   	// #3
  41507c:	bl	40c860 <ferror@plt+0xa230>
  415080:	b	414fdc <ferror@plt+0x129ac>
  415084:	ldr	w19, [x25]
  415088:	neg	w19, w19
  41508c:	b	414ff0 <ferror@plt+0x129c0>
  415090:	stp	x29, x30, [sp, #-160]!
  415094:	mov	x29, sp
  415098:	str	x19, [sp, #16]
  41509c:	mov	x19, x0
  4150a0:	add	x2, sp, #0x20
  4150a4:	mov	w0, #0x0                   	// #0
  4150a8:	ldr	w1, [x19, #16]
  4150ac:	bl	4024d0 <__fxstat@plt>
  4150b0:	tbnz	w0, #31, 4150f8 <ferror@plt+0x12ac8>
  4150b4:	ldr	w4, [x19, #16]
  4150b8:	mov	x5, #0x0                   	// #0
  4150bc:	ldr	x1, [sp, #80]
  4150c0:	str	x1, [x19, #24]
  4150c4:	mov	w3, #0x2                   	// #2
  4150c8:	mov	w2, #0x1                   	// #1
  4150cc:	mov	x0, #0x0                   	// #0
  4150d0:	bl	4023a0 <mmap@plt>
  4150d4:	str	x0, [x19, #32]
  4150d8:	cmn	x0, #0x1
  4150dc:	b.eq	4150f8 <ferror@plt+0x12ac8>  // b.none
  4150e0:	mov	w1, #0x1                   	// #1
  4150e4:	strb	w1, [x19, #20]
  4150e8:	mov	w0, #0x0                   	// #0
  4150ec:	ldr	x19, [sp, #16]
  4150f0:	ldp	x29, x30, [sp], #160
  4150f4:	ret
  4150f8:	bl	402580 <__errno_location@plt>
  4150fc:	ldr	w0, [x0]
  415100:	ldr	x19, [sp, #16]
  415104:	neg	w0, w0
  415108:	ldp	x29, x30, [sp], #160
  41510c:	ret
  415110:	stp	x29, x30, [sp, #-32]!
  415114:	mov	x29, sp
  415118:	str	x19, [sp, #16]
  41511c:	mov	x19, x0
  415120:	ldr	x0, [x0, #8]
  415124:	cbz	x0, 415140 <ferror@plt+0x12b10>
  415128:	ldr	x0, [x19, #32]
  41512c:	bl	4023e0 <free@plt>
  415130:	ldr	x0, [x19, #8]
  415134:	ldr	x19, [sp, #16]
  415138:	ldp	x29, x30, [sp], #32
  41513c:	b	402000 <gzclose@plt>
  415140:	ldr	x19, [sp, #16]
  415144:	ldp	x29, x30, [sp], #32
  415148:	ret
  41514c:	nop
  415150:	mov	x12, #0x4070                	// #16496
  415154:	sub	sp, sp, x12
  415158:	stp	x29, x30, [sp]
  41515c:	mov	x29, sp
  415160:	stp	x19, x20, [sp, #16]
  415164:	mov	x19, x0
  415168:	mov	x0, #0x2070                	// #8304
  41516c:	stp	x21, x22, [sp, #32]
  415170:	mov	x21, #0x0                   	// #0
  415174:	mov	w22, #0x0                   	// #0
  415178:	stp	x23, x24, [sp, #48]
  41517c:	mov	x23, #0x0                   	// #0
  415180:	stp	x25, x26, [sp, #64]
  415184:	add	x25, sp, #0x70
  415188:	add	x26, sp, x0
  41518c:	stp	x27, x28, [sp, #80]
  415190:	mov	x0, #0x0                   	// #0
  415194:	str	x1, [sp, #104]
  415198:	mov	x1, #0x2000                	// #8192
  41519c:	mov	x24, x1
  4151a0:	str	xzr, [x19, #8]
  4151a4:	str	x26, [x19, #24]
  4151a8:	str	x1, [x19, #32]
  4151ac:	nop
  4151b0:	mov	x1, x25
  4151b4:	mov	x2, #0x2000                	// #8192
  4151b8:	cbnz	x0, 4151dc <ferror@plt+0x12bac>
  4151bc:	ldr	x0, [sp, #104]
  4151c0:	ldr	w0, [x0, #16]
  4151c4:	bl	4024c0 <read@plt>
  4151c8:	cmp	x0, #0x0
  4151cc:	b.lt	415314 <ferror@plt+0x12ce4>  // b.tstop
  4151d0:	mov	w1, #0x3                   	// #3
  4151d4:	csel	w22, w22, w1, ne  // ne = any
  4151d8:	stp	x25, x0, [x19]
  4151dc:	mov	w1, w22
  4151e0:	mov	x0, x19
  4151e4:	bl	402060 <lzma_code@plt>
  4151e8:	ldr	x1, [x19, #32]
  4151ec:	cmp	w0, #0x0
  4151f0:	mov	w20, w0
  4151f4:	mov	x0, x23
  4151f8:	sub	x28, x24, x1
  4151fc:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  415200:	add	x27, x21, x28
  415204:	b.ne	415240 <ferror@plt+0x12c10>  // b.any
  415208:	mov	x1, x27
  41520c:	bl	402230 <realloc@plt>
  415210:	mov	x2, x28
  415214:	mov	x1, x26
  415218:	mov	x28, x0
  41521c:	cbz	x0, 415314 <ferror@plt+0x12ce4>
  415220:	mov	x23, x0
  415224:	add	x0, x0, x21
  415228:	bl	401fe0 <memcpy@plt>
  41522c:	stp	x26, x24, [x19, #24]
  415230:	mov	x21, x27
  415234:	cmp	w20, #0x1
  415238:	b.eq	415300 <ferror@plt+0x12cd0>  // b.none
  41523c:	cbnz	w20, 415248 <ferror@plt+0x12c18>
  415240:	ldr	x0, [x19, #8]
  415244:	b	4151b0 <ferror@plt+0x12b80>
  415248:	ldr	x0, [sp, #104]
  41524c:	cmp	w20, #0x8
  415250:	ldr	x0, [x0, #48]
  415254:	b.eq	4153f8 <ferror@plt+0x12dc8>  // b.none
  415258:	b.ls	4152b0 <ferror@plt+0x12c80>  // b.plast
  41525c:	cmp	w20, #0x9
  415260:	b.eq	4153b8 <ferror@plt+0x12d88>  // b.none
  415264:	cmp	w20, #0xa
  415268:	b.ne	415378 <ferror@plt+0x12d48>  // b.any
  41526c:	bl	40c8f8 <ferror@plt+0xa2c8>
  415270:	mov	w19, #0xffffffea            	// #-22
  415274:	cmp	w0, #0x2
  415278:	b.gt	415438 <ferror@plt+0x12e08>
  41527c:	nop
  415280:	mov	x0, x28
  415284:	bl	4023e0 <free@plt>
  415288:	mov	w0, w19
  41528c:	mov	x12, #0x4070                	// #16496
  415290:	ldp	x29, x30, [sp]
  415294:	ldp	x19, x20, [sp, #16]
  415298:	ldp	x21, x22, [sp, #32]
  41529c:	ldp	x23, x24, [sp, #48]
  4152a0:	ldp	x25, x26, [sp, #64]
  4152a4:	ldp	x27, x28, [sp, #80]
  4152a8:	add	sp, sp, x12
  4152ac:	ret
  4152b0:	cmp	w20, #0x5
  4152b4:	b.eq	415328 <ferror@plt+0x12cf8>  // b.none
  4152b8:	cmp	w20, #0x7
  4152bc:	b.ne	415378 <ferror@plt+0x12d48>  // b.any
  4152c0:	bl	40c8f8 <ferror@plt+0xa2c8>
  4152c4:	mov	w19, #0xffffffea            	// #-22
  4152c8:	cmp	w0, #0x2
  4152cc:	b.le	415280 <ferror@plt+0x12c50>
  4152d0:	ldr	x0, [sp, #104]
  4152d4:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4152d8:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4152dc:	add	x5, x5, #0x820
  4152e0:	add	x4, x4, #0x8c0
  4152e4:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4152e8:	ldr	x0, [x0, #48]
  4152ec:	add	x2, x2, #0x800
  4152f0:	mov	w3, #0x47                  	// #71
  4152f4:	mov	w1, #0x3                   	// #3
  4152f8:	bl	40c860 <ferror@plt+0xa230>
  4152fc:	b	415280 <ferror@plt+0x12c50>
  415300:	ldr	x0, [sp, #104]
  415304:	mov	w19, #0x0                   	// #0
  415308:	strb	w20, [x0]
  41530c:	stp	x27, x28, [x0, #24]
  415310:	b	415288 <ferror@plt+0x12c58>
  415314:	bl	402580 <__errno_location@plt>
  415318:	ldr	w19, [x0]
  41531c:	mov	x28, x23
  415320:	neg	w19, w19
  415324:	b	415280 <ferror@plt+0x12c50>
  415328:	bl	40c8f8 <ferror@plt+0xa2c8>
  41532c:	mov	w19, #0xffffffea            	// #-22
  415330:	cmp	w0, #0x2
  415334:	b.le	415280 <ferror@plt+0x12c50>
  415338:	ldr	x0, [sp, #104]
  41533c:	ldr	x20, [x0, #48]
  415340:	mov	w0, #0xc                   	// #12
  415344:	bl	402270 <strerror@plt>
  415348:	mov	x6, x0
  41534c:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  415350:	mov	x0, x20
  415354:	add	x5, x5, #0x818
  415358:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  41535c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  415360:	add	x4, x4, #0x8c0
  415364:	add	x2, x2, #0x800
  415368:	mov	w3, #0x44                  	// #68
  41536c:	mov	w1, #0x3                   	// #3
  415370:	bl	40c860 <ferror@plt+0xa230>
  415374:	b	415280 <ferror@plt+0x12c50>
  415378:	bl	40c8f8 <ferror@plt+0xa2c8>
  41537c:	mov	w19, #0xffffffea            	// #-22
  415380:	cmp	w0, #0x2
  415384:	b.le	415280 <ferror@plt+0x12c50>
  415388:	ldr	x0, [sp, #104]
  41538c:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  415390:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  415394:	add	x5, x5, #0x8a0
  415398:	add	x4, x4, #0x8c0
  41539c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4153a0:	ldr	x0, [x0, #48]
  4153a4:	add	x2, x2, #0x800
  4153a8:	mov	w3, #0x53                  	// #83
  4153ac:	mov	w1, #0x3                   	// #3
  4153b0:	bl	40c860 <ferror@plt+0xa230>
  4153b4:	b	415280 <ferror@plt+0x12c50>
  4153b8:	bl	40c8f8 <ferror@plt+0xa2c8>
  4153bc:	mov	w19, #0xffffffea            	// #-22
  4153c0:	cmp	w0, #0x2
  4153c4:	b.le	415280 <ferror@plt+0x12c50>
  4153c8:	ldr	x0, [sp, #104]
  4153cc:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  4153d0:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  4153d4:	add	x5, x5, #0x868
  4153d8:	add	x4, x4, #0x8c0
  4153dc:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  4153e0:	ldr	x0, [x0, #48]
  4153e4:	add	x2, x2, #0x800
  4153e8:	mov	w3, #0x4d                  	// #77
  4153ec:	mov	w1, #0x3                   	// #3
  4153f0:	bl	40c860 <ferror@plt+0xa230>
  4153f4:	b	415280 <ferror@plt+0x12c50>
  4153f8:	bl	40c8f8 <ferror@plt+0xa2c8>
  4153fc:	mov	w19, #0xffffffea            	// #-22
  415400:	cmp	w0, #0x2
  415404:	b.le	415280 <ferror@plt+0x12c50>
  415408:	ldr	x0, [sp, #104]
  41540c:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  415410:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  415414:	add	x5, x5, #0x840
  415418:	add	x4, x4, #0x8c0
  41541c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  415420:	ldr	x0, [x0, #48]
  415424:	add	x2, x2, #0x800
  415428:	mov	w3, #0x4a                  	// #74
  41542c:	mov	w1, #0x3                   	// #3
  415430:	bl	40c860 <ferror@plt+0xa230>
  415434:	b	415280 <ferror@plt+0x12c50>
  415438:	ldr	x0, [sp, #104]
  41543c:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  415440:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  415444:	add	x5, x5, #0x880
  415448:	add	x4, x4, #0x8c0
  41544c:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  415450:	ldr	x0, [x0, #48]
  415454:	add	x2, x2, #0x800
  415458:	mov	w3, #0x50                  	// #80
  41545c:	mov	w1, #0x3                   	// #3
  415460:	bl	40c860 <ferror@plt+0xa230>
  415464:	b	415280 <ferror@plt+0x12c50>
  415468:	stp	x29, x30, [sp, #-192]!
  41546c:	mov	w2, #0x8                   	// #8
  415470:	mov	x1, #0xffffffffffffffff    	// #-1
  415474:	mov	x29, sp
  415478:	stp	x19, x20, [sp, #16]
  41547c:	add	x20, sp, #0x38
  415480:	mov	x19, x0
  415484:	mov	x0, x20
  415488:	str	x21, [sp, #32]
  41548c:	stp	xzr, xzr, [sp, #56]
  415490:	stp	xzr, xzr, [sp, #72]
  415494:	stp	xzr, xzr, [sp, #88]
  415498:	stp	xzr, xzr, [sp, #104]
  41549c:	stp	xzr, xzr, [sp, #120]
  4154a0:	stp	xzr, xzr, [sp, #136]
  4154a4:	stp	xzr, xzr, [sp, #152]
  4154a8:	stp	xzr, xzr, [sp, #168]
  4154ac:	str	xzr, [sp, #184]
  4154b0:	bl	402320 <lzma_stream_decoder@plt>
  4154b4:	cmp	w0, #0x5
  4154b8:	b.eq	41552c <ferror@plt+0x12efc>  // b.none
  4154bc:	cbnz	w0, 4154ec <ferror@plt+0x12ebc>
  4154c0:	mov	x1, x19
  4154c4:	mov	x0, x20
  4154c8:	bl	415150 <ferror@plt+0x12b20>
  4154cc:	mov	w21, w0
  4154d0:	mov	x0, x20
  4154d4:	bl	402360 <lzma_end@plt>
  4154d8:	mov	w0, w21
  4154dc:	ldp	x19, x20, [sp, #16]
  4154e0:	ldr	x21, [sp, #32]
  4154e4:	ldp	x29, x30, [sp], #192
  4154e8:	ret
  4154ec:	ldr	x0, [x19, #48]
  4154f0:	mov	w21, #0xffffffea            	// #-22
  4154f4:	bl	40c8f8 <ferror@plt+0xa2c8>
  4154f8:	cmp	w0, #0x2
  4154fc:	b.le	4154d8 <ferror@plt+0x12ea8>
  415500:	ldr	x0, [x19, #48]
  415504:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  415508:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  41550c:	add	x5, x5, #0x8a0
  415510:	add	x4, x4, #0x8d8
  415514:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  415518:	mov	w3, #0x9a                  	// #154
  41551c:	add	x2, x2, #0x800
  415520:	mov	w1, #0x3                   	// #3
  415524:	bl	40c860 <ferror@plt+0xa230>
  415528:	b	4154d8 <ferror@plt+0x12ea8>
  41552c:	ldr	x0, [x19, #48]
  415530:	mov	w21, #0xfffffff4            	// #-12
  415534:	bl	40c8f8 <ferror@plt+0xa2c8>
  415538:	cmp	w0, #0x2
  41553c:	b.le	4154d8 <ferror@plt+0x12ea8>
  415540:	ldr	x19, [x19, #48]
  415544:	mov	w0, #0xc                   	// #12
  415548:	bl	402270 <strerror@plt>
  41554c:	mov	x6, x0
  415550:	adrp	x5, 41d000 <ferror@plt+0x1a9d0>
  415554:	mov	x0, x19
  415558:	add	x5, x5, #0x818
  41555c:	adrp	x4, 41d000 <ferror@plt+0x1a9d0>
  415560:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  415564:	add	x4, x4, #0x8d8
  415568:	add	x2, x2, #0x800
  41556c:	mov	w3, #0x97                  	// #151
  415570:	mov	w1, #0x3                   	// #3
  415574:	bl	40c860 <ferror@plt+0xa230>
  415578:	b	4154d8 <ferror@plt+0x12ea8>
  41557c:	nop
  415580:	stp	x29, x30, [sp, #-32]!
  415584:	mov	x29, sp
  415588:	str	x19, [sp, #16]
  41558c:	mov	x19, x0
  415590:	ldr	x0, [x0, #56]
  415594:	cbz	x0, 4155a4 <ferror@plt+0x12f74>
  415598:	ldr	x19, [sp, #16]
  41559c:	ldp	x29, x30, [sp], #32
  4155a0:	ret
  4155a4:	ldp	x1, x0, [x19, #24]
  4155a8:	bl	415850 <ferror@plt+0x13220>
  4155ac:	str	x0, [x19, #56]
  4155b0:	ldr	x19, [sp, #16]
  4155b4:	ldp	x29, x30, [sp], #32
  4155b8:	ret
  4155bc:	nop
  4155c0:	stp	x29, x30, [sp, #-64]!
  4155c4:	mov	x29, sp
  4155c8:	stp	x19, x20, [sp, #16]
  4155cc:	mov	x19, x1
  4155d0:	mov	x1, #0x40                  	// #64
  4155d4:	stp	x21, x22, [sp, #32]
  4155d8:	mov	x22, x0
  4155dc:	mov	x0, #0x1                   	// #1
  4155e0:	stp	x23, x24, [sp, #48]
  4155e4:	bl	402210 <calloc@plt>
  4155e8:	mov	x20, x0
  4155ec:	cbz	x0, 41564c <ferror@plt+0x1301c>
  4155f0:	mov	x0, x19
  4155f4:	mov	w1, #0x80000               	// #524288
  4155f8:	bl	4021b0 <open@plt>
  4155fc:	str	w0, [x20, #16]
  415600:	tbnz	w0, #31, 4156f0 <ferror@plt+0x130c0>
  415604:	adrp	x21, 432000 <ferror@plt+0x2f9d0>
  415608:	add	x1, x21, #0xce0
  41560c:	mov	x19, #0x0                   	// #0
  415610:	ldr	x2, [x1], #32
  415614:	cmp	x19, x2
  415618:	ldr	x3, [x1, #16]
  41561c:	csel	x19, x19, x2, cs  // cs = hs, nlast
  415620:	cbnz	x3, 415610 <ferror@plt+0x12fe0>
  415624:	strb	wzr, [x20, #20]
  415628:	cbnz	x19, 415668 <ferror@plt+0x13038>
  41562c:	ldr	x0, [x20, #40]
  415630:	cbz	x0, 415720 <ferror@plt+0x130f0>
  415634:	ldr	x1, [x0]
  415638:	mov	x0, x20
  41563c:	blr	x1
  415640:	str	x22, [x20, #48]
  415644:	neg	w19, w0
  415648:	tbnz	w0, #31, 4156ac <ferror@plt+0x1307c>
  41564c:	mov	sp, x29
  415650:	mov	x0, x20
  415654:	ldp	x19, x20, [sp, #16]
  415658:	ldp	x21, x22, [sp, #32]
  41565c:	ldp	x23, x24, [sp, #48]
  415660:	ldp	x29, x30, [sp], #64
  415664:	ret
  415668:	add	x1, x19, #0x10
  41566c:	add	x2, x19, #0x1
  415670:	and	x1, x1, #0xfffffffffffffff0
  415674:	sub	sp, sp, x1
  415678:	mov	x24, sp
  41567c:	mov	x1, x24
  415680:	bl	40bfb0 <ferror@plt+0x9980>
  415684:	mov	x23, x0
  415688:	ldr	w0, [x20, #16]
  41568c:	mov	w2, #0x0                   	// #0
  415690:	mov	x1, #0x0                   	// #0
  415694:	bl	402140 <lseek@plt>
  415698:	cmp	x19, x23
  41569c:	b.eq	415738 <ferror@plt+0x13108>  // b.none
  4156a0:	mov	w0, w23
  4156a4:	tbnz	x23, #63, 415644 <ferror@plt+0x13014>
  4156a8:	mov	w19, #0x16                  	// #22
  4156ac:	bl	402580 <__errno_location@plt>
  4156b0:	ldr	w22, [x20, #16]
  4156b4:	mov	x21, x0
  4156b8:	tbnz	w22, #31, 4156c4 <ferror@plt+0x13094>
  4156bc:	mov	w0, w22
  4156c0:	bl	402280 <close@plt>
  4156c4:	mov	x0, x20
  4156c8:	bl	4023e0 <free@plt>
  4156cc:	str	w19, [x21]
  4156d0:	mov	x20, #0x0                   	// #0
  4156d4:	mov	x0, x20
  4156d8:	mov	sp, x29
  4156dc:	ldp	x19, x20, [sp, #16]
  4156e0:	ldp	x21, x22, [sp, #32]
  4156e4:	ldp	x23, x24, [sp, #48]
  4156e8:	ldp	x29, x30, [sp], #64
  4156ec:	ret
  4156f0:	bl	402580 <__errno_location@plt>
  4156f4:	ldr	w19, [x0]
  4156f8:	mov	x21, x0
  4156fc:	cmp	w19, #0x0
  415700:	b.gt	4156c4 <ferror@plt+0x13094>
  415704:	mov	sp, x29
  415708:	mov	x0, x20
  41570c:	ldp	x19, x20, [sp, #16]
  415710:	ldp	x21, x22, [sp, #32]
  415714:	ldp	x23, x24, [sp, #48]
  415718:	ldp	x29, x30, [sp], #64
  41571c:	ret
  415720:	adrp	x1, 415000 <ferror@plt+0x129d0>
  415724:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  415728:	add	x1, x1, #0x90
  41572c:	add	x0, x0, #0xd40
  415730:	str	x0, [x20, #40]
  415734:	b	415638 <ferror@plt+0x13008>
  415738:	add	x21, x21, #0xce0
  41573c:	b	41574c <ferror@plt+0x1311c>
  415740:	ldr	x0, [x21, #48]
  415744:	add	x21, x21, #0x20
  415748:	cbz	x0, 41562c <ferror@plt+0x12ffc>
  41574c:	ldp	x2, x1, [x21]
  415750:	mov	x0, x24
  415754:	bl	402330 <memcmp@plt>
  415758:	cbnz	w0, 415740 <ferror@plt+0x13110>
  41575c:	add	x0, x21, #0x10
  415760:	str	x0, [x20, #40]
  415764:	ldr	x1, [x21, #16]
  415768:	b	415638 <ferror@plt+0x13008>
  41576c:	nop
  415770:	ldr	x0, [x0, #32]
  415774:	ret
  415778:	ldr	x0, [x0, #24]
  41577c:	ret
  415780:	ldrb	w0, [x0, #20]
  415784:	ret
  415788:	ldr	w0, [x0, #16]
  41578c:	ret
  415790:	stp	x29, x30, [sp, #-32]!
  415794:	mov	x29, sp
  415798:	str	x19, [sp, #16]
  41579c:	mov	x19, x0
  4157a0:	ldr	x0, [x0, #56]
  4157a4:	cbz	x0, 4157ac <ferror@plt+0x1317c>
  4157a8:	bl	415e68 <ferror@plt+0x13838>
  4157ac:	ldr	x1, [x19, #40]
  4157b0:	mov	x0, x19
  4157b4:	ldr	x1, [x1, #8]
  4157b8:	blr	x1
  4157bc:	ldr	w0, [x19, #16]
  4157c0:	tbnz	w0, #31, 4157c8 <ferror@plt+0x13198>
  4157c4:	bl	402280 <close@plt>
  4157c8:	mov	x0, x19
  4157cc:	ldr	x19, [sp, #16]
  4157d0:	ldp	x29, x30, [sp], #32
  4157d4:	b	4023e0 <free@plt>
  4157d8:	stp	x29, x30, [sp, #-16]!
  4157dc:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  4157e0:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4157e4:	mov	x29, sp
  4157e8:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  4157ec:	add	x3, x3, #0x9d8
  4157f0:	add	x1, x1, #0x900
  4157f4:	add	x0, x0, #0x918
  4157f8:	mov	w2, #0xca                  	// #202
  4157fc:	bl	402570 <__assert_fail@plt>
  415800:	stp	x29, x30, [sp, #-16]!
  415804:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  415808:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  41580c:	mov	x29, sp
  415810:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  415814:	add	x3, x3, #0x9c8
  415818:	add	x1, x1, #0x900
  41581c:	add	x0, x0, #0x930
  415820:	mov	w2, #0x89                  	// #137
  415824:	bl	402570 <__assert_fail@plt>
  415828:	stp	x29, x30, [sp, #-16]!
  41582c:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  415830:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  415834:	mov	x29, sp
  415838:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  41583c:	add	x3, x3, #0x9e8
  415840:	add	x1, x1, #0x900
  415844:	add	x0, x0, #0x950
  415848:	mov	w2, #0xd6                  	// #214
  41584c:	bl	402570 <__assert_fail@plt>
  415850:	stp	x29, x30, [sp, #-64]!
  415854:	cmp	x1, #0x10
  415858:	mov	x29, sp
  41585c:	stp	x19, x20, [sp, #16]
  415860:	b.ls	415e34 <ferror@plt+0x13804>  // b.plast
  415864:	mov	x19, x0
  415868:	mov	x20, x1
  41586c:	mov	w0, #0x457f                	// #17791
  415870:	movk	w0, #0x464c, lsl #16
  415874:	ldr	w1, [x19]
  415878:	cmp	w1, w0
  41587c:	b.ne	415e34 <ferror@plt+0x13804>  // b.any
  415880:	stp	x21, x22, [sp, #32]
  415884:	str	x23, [sp, #48]
  415888:	ldrb	w0, [x19, #4]
  41588c:	cmp	w0, #0x1
  415890:	b.eq	415b6c <ferror@plt+0x1353c>  // b.none
  415894:	cmp	w0, #0x2
  415898:	b.ne	415990 <ferror@plt+0x13360>  // b.any
  41589c:	cmp	x20, #0x40
  4158a0:	b.ls	415990 <ferror@plt+0x13360>  // b.plast
  4158a4:	ldrb	w0, [x19, #5]
  4158a8:	mov	w1, #0xc                   	// #12
  4158ac:	mov	w21, #0x0                   	// #0
  4158b0:	mov	w23, #0x14                  	// #20
  4158b4:	cmp	w0, #0x1
  4158b8:	b.eq	415b8c <ferror@plt+0x1355c>  // b.none
  4158bc:	cmp	w0, #0x2
  4158c0:	b.ne	415990 <ferror@plt+0x13360>  // b.any
  4158c4:	mov	w22, #0x10                  	// #16
  4158c8:	mov	x0, #0x58                  	// #88
  4158cc:	bl	4021a0 <malloc@plt>
  4158d0:	cbz	x0, 415b58 <ferror@plt+0x13528>
  4158d4:	stp	x19, xzr, [x0]
  4158d8:	str	x20, [x0, #16]
  4158dc:	str	w23, [x0, #24]
  4158e0:	cbz	w21, 4159b8 <ferror@plt+0x13388>
  4158e4:	cmp	x20, #0x23
  4158e8:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  4158ec:	cbz	w22, 415c20 <ferror@plt+0x135f0>
  4158f0:	ldrb	w1, [x19, #32]
  4158f4:	cmp	x20, #0x31
  4158f8:	ldrb	w4, [x19, #33]
  4158fc:	ldrb	w3, [x19, #34]
  415900:	ldrb	w2, [x19, #35]
  415904:	orr	x1, x4, x1, lsl #8
  415908:	orr	x1, x3, x1, lsl #8
  41590c:	orr	x1, x2, x1, lsl #8
  415910:	str	x1, [x0, #32]
  415914:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  415918:	ldur	w1, [x19, #46]
  41591c:	cmp	x20, #0x33
  415920:	ldrh	w2, [x19, #46]
  415924:	rev	w1, w1
  415928:	str	w1, [x0, #40]
  41592c:	rev16	w2, w2
  415930:	and	w5, w2, #0xffff
  415934:	and	x2, x2, #0xffff
  415938:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  41593c:	ldrh	w4, [x19, #18]
  415940:	ldrh	w3, [x19, #50]
  415944:	rev16	w4, w4
  415948:	and	w4, w4, #0xffff
  41594c:	rev16	w3, w3
  415950:	strh	w3, [x0, #48]
  415954:	strh	w4, [x0, #80]
  415958:	mov	x3, #0x28                  	// #40
  41595c:	cmp	x3, x2
  415960:	b.eq	415a44 <ferror@plt+0x13414>  // b.none
  415964:	bl	4023e0 <free@plt>
  415968:	bl	402580 <__errno_location@plt>
  41596c:	mov	x1, x0
  415970:	mov	w2, #0x16                  	// #22
  415974:	mov	x0, #0x0                   	// #0
  415978:	ldp	x21, x22, [sp, #32]
  41597c:	ldr	x23, [sp, #48]
  415980:	str	w2, [x1]
  415984:	ldp	x19, x20, [sp, #16]
  415988:	ldp	x29, x30, [sp], #64
  41598c:	ret
  415990:	ldp	x21, x22, [sp, #32]
  415994:	mov	w19, #0x16                  	// #22
  415998:	ldr	x23, [sp, #48]
  41599c:	bl	402580 <__errno_location@plt>
  4159a0:	mov	x1, x0
  4159a4:	mov	x0, #0x0                   	// #0
  4159a8:	str	w19, [x1]
  4159ac:	ldp	x19, x20, [sp, #16]
  4159b0:	ldp	x29, x30, [sp], #64
  4159b4:	ret
  4159b8:	cmp	x20, #0x2f
  4159bc:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  4159c0:	cbnz	w22, 415b98 <ferror@plt+0x13568>
  4159c4:	ldrb	w3, [x19, #46]
  4159c8:	cmp	x20, #0x3d
  4159cc:	ldrb	w1, [x19, #47]
  4159d0:	ldrb	w2, [x19, #45]
  4159d4:	ldrb	w6, [x19, #44]
  4159d8:	orr	x1, x3, x1, lsl #8
  4159dc:	ldrb	w5, [x19, #43]
  4159e0:	ldrb	w4, [x19, #42]
  4159e4:	orr	x1, x2, x1, lsl #8
  4159e8:	ldrb	w3, [x19, #41]
  4159ec:	ldrb	w2, [x19, #40]
  4159f0:	orr	x1, x6, x1, lsl #8
  4159f4:	orr	x1, x5, x1, lsl #8
  4159f8:	orr	x1, x4, x1, lsl #8
  4159fc:	orr	x1, x3, x1, lsl #8
  415a00:	orr	x1, x2, x1, lsl #8
  415a04:	str	x1, [x0, #32]
  415a08:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  415a0c:	ldrh	w5, [x19, #58]
  415a10:	cmp	x20, #0x3f
  415a14:	ldrh	w1, [x19, #60]
  415a18:	strh	w1, [x0, #40]
  415a1c:	and	x2, x5, #0xffff
  415a20:	strh	w5, [x0, #42]
  415a24:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  415a28:	ldrh	w4, [x19, #18]
  415a2c:	ldrh	w1, [x19, #62]
  415a30:	strh	w1, [x0, #48]
  415a34:	strh	w4, [x0, #80]
  415a38:	mov	x3, #0x40                  	// #64
  415a3c:	cmp	x3, x2
  415a40:	b.ne	415964 <ferror@plt+0x13334>  // b.any
  415a44:	ldrh	w4, [x0, #40]
  415a48:	ldr	x2, [x0, #32]
  415a4c:	and	x1, x4, #0xffff
  415a50:	mul	x1, x1, x3
  415a54:	adds	x1, x1, x2
  415a58:	cset	x3, cs  // cs = hs, nlast
  415a5c:	cmp	x20, x1
  415a60:	cset	w1, cc  // cc = lo, ul, last
  415a64:	orr	w1, w1, w3
  415a68:	cbnz	w1, 415964 <ferror@plt+0x13334>
  415a6c:	ldrh	w1, [x0, #48]
  415a70:	cbz	w1, 415e40 <ferror@plt+0x13810>
  415a74:	cmp	w4, w1
  415a78:	b.ls	415e60 <ferror@plt+0x13830>  // b.plast
  415a7c:	mul	w1, w1, w5
  415a80:	add	x4, x2, w1, sxtw
  415a84:	cmp	x20, x4
  415a88:	b.ls	415e3c <ferror@plt+0x1380c>  // b.plast
  415a8c:	add	x5, x19, x4
  415a90:	cbz	w21, 415c74 <ferror@plt+0x13644>
  415a94:	add	x1, x4, #0x18
  415a98:	add	x2, x4, #0x14
  415a9c:	cmp	x20, x1
  415aa0:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415aa4:	add	x1, x19, x2
  415aa8:	cbz	w22, 415d28 <ferror@plt+0x136f8>
  415aac:	ldrb	w3, [x19, x2]
  415ab0:	cmp	x20, x2
  415ab4:	ldrb	w8, [x1, #1]
  415ab8:	add	x2, x4, #0x10
  415abc:	ldrb	w7, [x1, #2]
  415ac0:	ldrb	w6, [x1, #3]
  415ac4:	orr	x1, x8, x3, lsl #8
  415ac8:	orr	x1, x7, x1, lsl #8
  415acc:	orr	x1, x6, x1, lsl #8
  415ad0:	str	x1, [x0, #56]
  415ad4:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415ad8:	ldrb	w2, [x19, x2]
  415adc:	add	x3, x4, #0x4
  415ae0:	ldrb	w7, [x5, #17]
  415ae4:	cmp	x20, x3
  415ae8:	ldrb	w6, [x5, #18]
  415aec:	ldrb	w3, [x5, #19]
  415af0:	orr	x2, x7, x2, lsl #8
  415af4:	orr	x2, x6, x2, lsl #8
  415af8:	orr	x2, x3, x2, lsl #8
  415afc:	str	x2, [x0, #64]
  415b00:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415b04:	ldrb	w3, [x19, x4]
  415b08:	ldrb	w7, [x5, #1]
  415b0c:	ldrb	w6, [x5, #2]
  415b10:	ldrb	w4, [x5, #3]
  415b14:	orr	x3, x7, x3, lsl #8
  415b18:	orr	x3, x6, x3, lsl #8
  415b1c:	orr	x3, x4, x3, lsl #8
  415b20:	str	w3, [x0, #72]
  415b24:	adds	x3, x2, x1
  415b28:	cset	x4, cs  // cs = hs, nlast
  415b2c:	cmp	x20, x3
  415b30:	cset	w3, cc  // cc = lo, ul, last
  415b34:	orr	w3, w3, w4
  415b38:	cbnz	w3, 415964 <ferror@plt+0x13334>
  415b3c:	cmp	x20, x2
  415b40:	b.ls	415e3c <ferror@plt+0x1380c>  // b.plast
  415b44:	cbz	x1, 415964 <ferror@plt+0x13334>
  415b48:	add	x19, x19, x1
  415b4c:	add	x2, x19, x2
  415b50:	ldurb	w1, [x2, #-1]
  415b54:	cbnz	w1, 415964 <ferror@plt+0x13334>
  415b58:	ldp	x19, x20, [sp, #16]
  415b5c:	ldp	x21, x22, [sp, #32]
  415b60:	ldr	x23, [sp, #48]
  415b64:	ldp	x29, x30, [sp], #64
  415b68:	ret
  415b6c:	cmp	x20, #0x34
  415b70:	b.ls	415990 <ferror@plt+0x13360>  // b.plast
  415b74:	ldrb	w0, [x19, #5]
  415b78:	mov	w1, #0xa                   	// #10
  415b7c:	mov	w21, #0x2                   	// #2
  415b80:	mov	w23, #0x12                  	// #18
  415b84:	cmp	w0, #0x1
  415b88:	b.ne	4158bc <ferror@plt+0x1328c>  // b.any
  415b8c:	mov	w23, w1
  415b90:	mov	w22, #0x0                   	// #0
  415b94:	b	4158c8 <ferror@plt+0x13298>
  415b98:	ldrb	w3, [x19, #41]
  415b9c:	cmp	x20, #0x3d
  415ba0:	ldrb	w1, [x19, #40]
  415ba4:	ldrb	w2, [x19, #42]
  415ba8:	ldrb	w6, [x19, #43]
  415bac:	orr	x1, x3, x1, lsl #8
  415bb0:	ldrb	w5, [x19, #44]
  415bb4:	ldrb	w4, [x19, #45]
  415bb8:	orr	x1, x2, x1, lsl #8
  415bbc:	ldrb	w3, [x19, #46]
  415bc0:	ldrb	w2, [x19, #47]
  415bc4:	orr	x1, x6, x1, lsl #8
  415bc8:	orr	x1, x5, x1, lsl #8
  415bcc:	orr	x1, x4, x1, lsl #8
  415bd0:	orr	x1, x3, x1, lsl #8
  415bd4:	orr	x1, x2, x1, lsl #8
  415bd8:	str	x1, [x0, #32]
  415bdc:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  415be0:	ldur	w1, [x19, #58]
  415be4:	cmp	x20, #0x3f
  415be8:	ldrh	w2, [x19, #58]
  415bec:	rev	w1, w1
  415bf0:	str	w1, [x0, #40]
  415bf4:	rev16	w2, w2
  415bf8:	and	w5, w2, #0xffff
  415bfc:	and	x2, x2, #0xffff
  415c00:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  415c04:	ldrh	w4, [x19, #18]
  415c08:	ldrh	w3, [x19, #62]
  415c0c:	rev16	w4, w4
  415c10:	rev16	w3, w3
  415c14:	and	w4, w4, #0xffff
  415c18:	strh	w3, [x0, #48]
  415c1c:	b	415a34 <ferror@plt+0x13404>
  415c20:	ldrb	w1, [x19, #35]
  415c24:	cmp	x20, #0x31
  415c28:	ldrb	w4, [x19, #34]
  415c2c:	ldrb	w3, [x19, #33]
  415c30:	ldrb	w2, [x19, #32]
  415c34:	orr	x1, x4, x1, lsl #8
  415c38:	orr	x1, x3, x1, lsl #8
  415c3c:	orr	x1, x2, x1, lsl #8
  415c40:	str	x1, [x0, #32]
  415c44:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  415c48:	ldrh	w5, [x19, #46]
  415c4c:	cmp	x20, #0x33
  415c50:	ldrh	w1, [x19, #48]
  415c54:	strh	w1, [x0, #40]
  415c58:	and	x2, x5, #0xffff
  415c5c:	strh	w5, [x0, #42]
  415c60:	b.ls	415d24 <ferror@plt+0x136f4>  // b.plast
  415c64:	ldrh	w1, [x19, #50]
  415c68:	ldrh	w4, [x19, #18]
  415c6c:	strh	w1, [x0, #48]
  415c70:	b	415954 <ferror@plt+0x13324>
  415c74:	add	x1, x4, #0x28
  415c78:	add	x2, x4, #0x20
  415c7c:	cmp	x20, x1
  415c80:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415c84:	add	x3, x19, x2
  415c88:	cbz	w22, 415d9c <ferror@plt+0x1376c>
  415c8c:	ldrb	w7, [x3, #1]
  415c90:	cmp	x20, x2
  415c94:	ldrb	w1, [x19, x2]
  415c98:	add	x2, x4, #0x18
  415c9c:	ldrb	w6, [x3, #2]
  415ca0:	ldrb	w9, [x3, #3]
  415ca4:	orr	x1, x7, x1, lsl #8
  415ca8:	ldrb	w8, [x3, #4]
  415cac:	ldrb	w7, [x3, #5]
  415cb0:	orr	x1, x6, x1, lsl #8
  415cb4:	ldrb	w6, [x3, #6]
  415cb8:	ldrb	w3, [x3, #7]
  415cbc:	orr	x1, x9, x1, lsl #8
  415cc0:	orr	x1, x8, x1, lsl #8
  415cc4:	orr	x1, x7, x1, lsl #8
  415cc8:	orr	x1, x6, x1, lsl #8
  415ccc:	orr	x1, x3, x1, lsl #8
  415cd0:	str	x1, [x0, #56]
  415cd4:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415cd8:	ldrb	w3, [x19, x2]
  415cdc:	add	x2, x4, #0x4
  415ce0:	ldrb	w6, [x5, #25]
  415ce4:	cmp	x20, x2
  415ce8:	ldrb	w2, [x5, #26]
  415cec:	ldrb	w9, [x5, #27]
  415cf0:	orr	x3, x6, x3, lsl #8
  415cf4:	ldrb	w8, [x5, #28]
  415cf8:	ldrb	w7, [x5, #29]
  415cfc:	orr	x3, x2, x3, lsl #8
  415d00:	ldrb	w6, [x5, #30]
  415d04:	ldrb	w2, [x5, #31]
  415d08:	orr	x3, x9, x3, lsl #8
  415d0c:	orr	x3, x8, x3, lsl #8
  415d10:	orr	x3, x7, x3, lsl #8
  415d14:	orr	x3, x6, x3, lsl #8
  415d18:	orr	x2, x2, x3, lsl #8
  415d1c:	str	x2, [x0, #64]
  415d20:	b.cs	415b04 <ferror@plt+0x134d4>  // b.hs, b.nlast
  415d24:	bl	415800 <ferror@plt+0x131d0>
  415d28:	ldrb	w3, [x1, #3]
  415d2c:	cmp	x20, x2
  415d30:	ldrb	w7, [x1, #2]
  415d34:	ldrb	w6, [x1, #1]
  415d38:	ldrb	w2, [x19, x2]
  415d3c:	orr	x1, x7, x3, lsl #8
  415d40:	orr	x1, x6, x1, lsl #8
  415d44:	orr	x1, x2, x1, lsl #8
  415d48:	str	x1, [x0, #56]
  415d4c:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415d50:	ldrb	w2, [x5, #19]
  415d54:	add	x3, x4, #0x4
  415d58:	ldrb	w7, [x5, #18]
  415d5c:	cmp	x20, x3
  415d60:	ldrb	w6, [x5, #17]
  415d64:	ldrb	w3, [x5, #16]
  415d68:	orr	x2, x7, x2, lsl #8
  415d6c:	orr	x2, x6, x2, lsl #8
  415d70:	orr	x2, x3, x2, lsl #8
  415d74:	str	x2, [x0, #64]
  415d78:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415d7c:	ldrb	w3, [x5, #3]
  415d80:	ldrb	w6, [x5, #2]
  415d84:	ldrb	w5, [x5, #1]
  415d88:	ldrb	w4, [x19, x4]
  415d8c:	orr	x3, x6, x3, lsl #8
  415d90:	orr	x3, x5, x3, lsl #8
  415d94:	orr	x3, x4, x3, lsl #8
  415d98:	b	415b20 <ferror@plt+0x134f0>
  415d9c:	ldrb	w6, [x3, #6]
  415da0:	cmp	x20, x2
  415da4:	ldrb	w1, [x3, #7]
  415da8:	ldrb	w9, [x3, #5]
  415dac:	ldrb	w8, [x3, #4]
  415db0:	orr	x1, x6, x1, lsl #8
  415db4:	ldrb	w7, [x3, #3]
  415db8:	ldrb	w6, [x3, #2]
  415dbc:	orr	x1, x9, x1, lsl #8
  415dc0:	ldrb	w3, [x3, #1]
  415dc4:	ldrb	w2, [x19, x2]
  415dc8:	orr	x1, x8, x1, lsl #8
  415dcc:	orr	x1, x7, x1, lsl #8
  415dd0:	orr	x1, x6, x1, lsl #8
  415dd4:	orr	x1, x3, x1, lsl #8
  415dd8:	orr	x1, x2, x1, lsl #8
  415ddc:	str	x1, [x0, #56]
  415de0:	b.cc	415d24 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  415de4:	ldrb	w6, [x5, #30]
  415de8:	add	x2, x4, #0x4
  415dec:	ldrb	w3, [x5, #31]
  415df0:	cmp	x20, x2
  415df4:	ldrb	w2, [x5, #29]
  415df8:	ldrb	w9, [x5, #28]
  415dfc:	orr	x3, x6, x3, lsl #8
  415e00:	ldrb	w8, [x5, #27]
  415e04:	ldrb	w7, [x5, #26]
  415e08:	orr	x3, x2, x3, lsl #8
  415e0c:	ldrb	w6, [x5, #25]
  415e10:	ldrb	w2, [x5, #24]
  415e14:	orr	x3, x9, x3, lsl #8
  415e18:	orr	x3, x8, x3, lsl #8
  415e1c:	orr	x3, x7, x3, lsl #8
  415e20:	orr	x3, x6, x3, lsl #8
  415e24:	orr	x2, x2, x3, lsl #8
  415e28:	str	x2, [x0, #64]
  415e2c:	b.cs	415d7c <ferror@plt+0x1374c>  // b.hs, b.nlast
  415e30:	bl	415800 <ferror@plt+0x131d0>
  415e34:	mov	w19, #0x8                   	// #8
  415e38:	b	41599c <ferror@plt+0x1336c>
  415e3c:	bl	4157d8 <ferror@plt+0x131a8>
  415e40:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  415e44:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  415e48:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  415e4c:	add	x3, x3, #0x9e8
  415e50:	add	x1, x1, #0x900
  415e54:	add	x0, x0, #0x970
  415e58:	mov	w2, #0xd5                  	// #213
  415e5c:	bl	402570 <__assert_fail@plt>
  415e60:	bl	415828 <ferror@plt+0x131f8>
  415e64:	nop
  415e68:	stp	x29, x30, [sp, #-32]!
  415e6c:	mov	x29, sp
  415e70:	str	x19, [sp, #16]
  415e74:	mov	x19, x0
  415e78:	ldr	x0, [x0, #8]
  415e7c:	bl	4023e0 <free@plt>
  415e80:	mov	x0, x19
  415e84:	ldr	x19, [sp, #16]
  415e88:	ldp	x29, x30, [sp], #32
  415e8c:	b	4023e0 <free@plt>
  415e90:	ldr	x0, [x0]
  415e94:	ret
  415e98:	stp	x29, x30, [sp, #-144]!
  415e9c:	mov	x6, x1
  415ea0:	mov	x29, sp
  415ea4:	stp	x23, x24, [sp, #48]
  415ea8:	mov	x24, x0
  415eac:	ldr	x0, [x0, #16]
  415eb0:	stp	x25, x26, [sp, #64]
  415eb4:	ldp	x7, x8, [x24, #56]
  415eb8:	stp	x27, x28, [sp, #80]
  415ebc:	ldr	x1, [x24]
  415ec0:	str	x1, [sp, #136]
  415ec4:	cmp	x8, x0
  415ec8:	b.cs	416134 <ferror@plt+0x13b04>  // b.hs, b.nlast
  415ecc:	mov	x26, x3
  415ed0:	ldrh	w3, [x24, #40]
  415ed4:	str	xzr, [x2]
  415ed8:	mov	x27, x2
  415edc:	cmp	w3, #0x1
  415ee0:	str	xzr, [x26]
  415ee4:	b.ls	41610c <ferror@plt+0x13adc>  // b.plast
  415ee8:	stp	x21, x22, [sp, #32]
  415eec:	mov	w2, #0x1                   	// #1
  415ef0:	ldrh	w25, [x24, #42]
  415ef4:	ldr	x22, [x24, #32]
  415ef8:	stp	x19, x20, [sp, #16]
  415efc:	ldr	x28, [x24]
  415f00:	add	x22, x25, x22
  415f04:	ldr	x23, [x24, #16]
  415f08:	add	x19, x28, x22
  415f0c:	cmp	x23, x22
  415f10:	b.ls	416114 <ferror@plt+0x13ae4>  // b.plast
  415f14:	cbz	x19, 415fd8 <ferror@plt+0x139a8>
  415f18:	ldr	w4, [x24, #24]
  415f1c:	tbz	w4, #1, 416000 <ferror@plt+0x139d0>
  415f20:	add	x0, x22, #0x18
  415f24:	cmp	x23, x0
  415f28:	b.cc	416070 <ferror@plt+0x13a40>  // b.lo, b.ul, b.last
  415f2c:	ldr	w9, [x19, #20]
  415f30:	add	x0, x22, #0x14
  415f34:	tbnz	w4, #4, 416074 <ferror@plt+0x13a44>
  415f38:	mov	w21, w9
  415f3c:	cmp	x23, x0
  415f40:	b.cc	416070 <ferror@plt+0x13a40>  // b.lo, b.ul, b.last
  415f44:	add	x0, x22, #0x4
  415f48:	ldr	w20, [x19, #16]
  415f4c:	cmp	x23, x0
  415f50:	b.cc	416070 <ferror@plt+0x13a40>  // b.lo, b.ul, b.last
  415f54:	ldr	w4, [x19]
  415f58:	adds	x1, x20, x21
  415f5c:	cset	x0, cs  // cs = hs, nlast
  415f60:	cmp	x1, x23
  415f64:	cset	w5, hi  // hi = pmore
  415f68:	orr	w5, w5, w0
  415f6c:	cbnz	w5, 415fd8 <ferror@plt+0x139a8>
  415f70:	cmp	x7, x4
  415f74:	b.ls	415fd8 <ferror@plt+0x139a8>  // b.plast
  415f78:	add	x4, x8, x4
  415f7c:	mov	x0, x6
  415f80:	ldr	x1, [sp, #136]
  415f84:	stp	x6, x8, [sp, #104]
  415f88:	add	x1, x1, x4
  415f8c:	str	x7, [sp, #120]
  415f90:	stp	w2, w3, [sp, #128]
  415f94:	bl	402370 <strcmp@plt>
  415f98:	ldp	w2, w3, [sp, #128]
  415f9c:	ldp	x6, x8, [sp, #104]
  415fa0:	ldr	x7, [sp, #120]
  415fa4:	cbnz	w0, 415fd8 <ferror@plt+0x139a8>
  415fa8:	cmp	x23, x20
  415fac:	b.ls	41613c <ferror@plt+0x13b0c>  // b.plast
  415fb0:	add	x20, x28, x20
  415fb4:	str	x20, [x27]
  415fb8:	ldp	x19, x20, [sp, #16]
  415fbc:	str	x21, [x26]
  415fc0:	ldp	x21, x22, [sp, #32]
  415fc4:	ldp	x23, x24, [sp, #48]
  415fc8:	ldp	x25, x26, [sp, #64]
  415fcc:	ldp	x27, x28, [sp, #80]
  415fd0:	ldp	x29, x30, [sp], #144
  415fd4:	ret
  415fd8:	add	w0, w2, #0x1
  415fdc:	add	x22, x22, x25
  415fe0:	and	w2, w0, #0xffff
  415fe4:	add	x19, x19, x25
  415fe8:	cmp	w3, w0, uxth
  415fec:	b.ne	415f0c <ferror@plt+0x138dc>  // b.any
  415ff0:	mov	w0, #0xfffffffe            	// #-2
  415ff4:	ldp	x19, x20, [sp, #16]
  415ff8:	ldp	x21, x22, [sp, #32]
  415ffc:	b	415fc4 <ferror@plt+0x13994>
  416000:	add	x0, x22, #0x28
  416004:	cmp	x23, x0
  416008:	b.cc	416070 <ferror@plt+0x13a40>  // b.lo, b.ul, b.last
  41600c:	tbnz	w4, #4, 4160a0 <ferror@plt+0x13a70>
  416010:	ldrb	w5, [x19, #35]
  416014:	add	x0, x22, #0x20
  416018:	ldr	w9, [x19, #36]
  41601c:	cmp	x0, x23
  416020:	ldrb	w4, [x19, #34]
  416024:	ldrb	w1, [x19, #33]
  416028:	orr	x9, x5, x9, lsl #8
  41602c:	ldrb	w0, [x19, #32]
  416030:	orr	x9, x4, x9, lsl #8
  416034:	orr	x9, x1, x9, lsl #8
  416038:	orr	x21, x0, x9, lsl #8
  41603c:	b.hi	416070 <ferror@plt+0x13a40>  // b.pmore
  416040:	ldrb	w5, [x19, #27]
  416044:	add	x0, x22, #0x4
  416048:	ldr	w20, [x19, #28]
  41604c:	cmp	x23, x0
  416050:	ldrb	w4, [x19, #26]
  416054:	ldrb	w1, [x19, #25]
  416058:	orr	x20, x5, x20, lsl #8
  41605c:	ldrb	w0, [x19, #24]
  416060:	orr	x20, x4, x20, lsl #8
  416064:	orr	x20, x1, x20, lsl #8
  416068:	orr	x20, x0, x20, lsl #8
  41606c:	b.cs	415f54 <ferror@plt+0x13924>  // b.hs, b.nlast
  416070:	bl	415800 <ferror@plt+0x131d0>
  416074:	rev	w21, w9
  416078:	cmp	x23, x0
  41607c:	b.cc	416070 <ferror@plt+0x13a40>  // b.lo, b.ul, b.last
  416080:	ldr	w20, [x19, #16]
  416084:	add	x0, x22, #0x4
  416088:	cmp	x23, x0
  41608c:	rev	w20, w20
  416090:	b.cc	416070 <ferror@plt+0x13a40>  // b.lo, b.ul, b.last
  416094:	ldr	w4, [x19]
  416098:	rev	w4, w4
  41609c:	b	415f58 <ferror@plt+0x13928>
  4160a0:	ldr	w9, [x19, #32]
  4160a4:	add	x0, x22, #0x20
  4160a8:	ldrb	w5, [x19, #36]
  4160ac:	cmp	x0, x23
  4160b0:	rev	w9, w9
  4160b4:	ldrb	w4, [x19, #37]
  4160b8:	ldrb	w1, [x19, #38]
  4160bc:	orr	x9, x5, x9, lsl #8
  4160c0:	ldrb	w0, [x19, #39]
  4160c4:	orr	x9, x4, x9, lsl #8
  4160c8:	orr	x9, x1, x9, lsl #8
  4160cc:	orr	x21, x0, x9, lsl #8
  4160d0:	b.hi	416070 <ferror@plt+0x13a40>  // b.pmore
  4160d4:	ldr	w20, [x19, #24]
  4160d8:	add	x0, x22, #0x4
  4160dc:	ldrb	w5, [x19, #28]
  4160e0:	cmp	x23, x0
  4160e4:	rev	w20, w20
  4160e8:	ldrb	w4, [x19, #29]
  4160ec:	ldrb	w1, [x19, #30]
  4160f0:	orr	x20, x5, x20, lsl #8
  4160f4:	ldrb	w0, [x19, #31]
  4160f8:	orr	x20, x4, x20, lsl #8
  4160fc:	orr	x20, x1, x20, lsl #8
  416100:	orr	x20, x0, x20, lsl #8
  416104:	b.cs	416094 <ferror@plt+0x13a64>  // b.hs, b.nlast
  416108:	bl	415800 <ferror@plt+0x131d0>
  41610c:	mov	w0, #0xfffffffe            	// #-2
  416110:	b	415fc4 <ferror@plt+0x13994>
  416114:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  416118:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  41611c:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  416120:	add	x3, x3, #0x9d8
  416124:	add	x1, x1, #0x900
  416128:	add	x0, x0, #0x918
  41612c:	mov	w2, #0xca                  	// #202
  416130:	bl	402570 <__assert_fail@plt>
  416134:	stp	x19, x20, [sp, #16]
  416138:	stp	x21, x22, [sp, #32]
  41613c:	bl	4157d8 <ferror@plt+0x131a8>
  416140:	stp	x29, x30, [sp, #-80]!
  416144:	mov	x29, sp
  416148:	stp	x21, x22, [sp, #32]
  41614c:	mov	x22, x2
  416150:	add	x3, sp, #0x40
  416154:	add	x2, sp, #0x48
  416158:	str	xzr, [x22]
  41615c:	bl	415e98 <ferror@plt+0x13868>
  416160:	tbnz	w0, #31, 4161b8 <ferror@plt+0x13b88>
  416164:	ldr	x1, [sp, #72]
  416168:	cbz	x1, 4161b4 <ferror@plt+0x13b84>
  41616c:	ldr	x2, [sp, #64]
  416170:	cbz	x2, 4161b4 <ferror@plt+0x13b84>
  416174:	stp	x19, x20, [sp, #16]
  416178:	ldrb	w0, [x1]
  41617c:	cbnz	w0, 4161c4 <ferror@plt+0x13b94>
  416180:	sub	x0, x2, #0x1
  416184:	mov	x19, x1
  416188:	add	x2, x19, x2
  41618c:	add	x1, x1, x0
  416190:	b	4161a0 <ferror@plt+0x13b70>
  416194:	str	x20, [sp, #64]
  416198:	ldrb	w0, [x19]
  41619c:	cbnz	w0, 4161d0 <ferror@plt+0x13ba0>
  4161a0:	cmp	x19, x1
  4161a4:	add	x19, x19, #0x1
  4161a8:	sub	x20, x2, x19
  4161ac:	b.ne	416194 <ferror@plt+0x13b64>  // b.any
  4161b0:	ldp	x19, x20, [sp, #16]
  4161b4:	mov	w0, #0x0                   	// #0
  4161b8:	ldp	x21, x22, [sp, #32]
  4161bc:	ldp	x29, x30, [sp], #80
  4161c0:	ret
  4161c4:	mov	x20, x2
  4161c8:	mov	x19, x1
  4161cc:	nop
  4161d0:	cmp	x20, #0x1
  4161d4:	b.ls	4161b0 <ferror@plt+0x13b80>  // b.plast
  4161d8:	stp	x23, x24, [sp, #48]
  4161dc:	mov	x21, #0x0                   	// #0
  4161e0:	mov	x3, #0x0                   	// #0
  4161e4:	cbz	w0, 4161fc <ferror@plt+0x13bcc>
  4161e8:	add	x3, x3, #0x1
  4161ec:	cmp	x3, x20
  4161f0:	b.cs	416228 <ferror@plt+0x13bf8>  // b.hs, b.nlast
  4161f4:	ldrb	w0, [x19, x3]
  4161f8:	cbnz	w0, 4161e8 <ferror@plt+0x13bb8>
  4161fc:	cmp	x3, x20
  416200:	b.cs	41621c <ferror@plt+0x13bec>  // b.hs, b.nlast
  416204:	nop
  416208:	add	x3, x3, #0x1
  41620c:	ldrb	w1, [x19, x3]
  416210:	cmp	w1, #0x0
  416214:	ccmp	x3, x20, #0x2, eq  // eq = none
  416218:	b.cc	416208 <ferror@plt+0x13bd8>  // b.lo, b.ul, b.last
  41621c:	add	x21, x21, #0x1
  416220:	cmp	x3, x20
  416224:	b.cc	4161f4 <ferror@plt+0x13bc4>  // b.lo, b.ul, b.last
  416228:	add	x3, x19, x3
  41622c:	add	x4, x21, #0x1
  416230:	ldurb	w0, [x3, #-1]
  416234:	cbnz	w0, 416314 <ferror@plt+0x13ce4>
  416238:	lsl	x23, x4, #3
  41623c:	add	x0, x20, #0x1
  416240:	add	x0, x0, x23
  416244:	bl	4021a0 <malloc@plt>
  416248:	str	x0, [x22]
  41624c:	mov	x24, x0
  416250:	cbz	x0, 416324 <ferror@plt+0x13cf4>
  416254:	add	x23, x0, x23
  416258:	mov	x2, x20
  41625c:	mov	x0, x23
  416260:	mov	x1, x19
  416264:	bl	401fe0 <memcpy@plt>
  416268:	strb	wzr, [x23, x20]
  41626c:	mov	x5, #0x1                   	// #1
  416270:	str	xzr, [x24, x21, lsl #3]
  416274:	cmp	x21, x5
  416278:	str	x23, [x24]
  41627c:	mov	x3, #0x0                   	// #0
  416280:	b.hi	4162a0 <ferror@plt+0x13c70>  // b.pmore
  416284:	b	4162fc <ferror@plt+0x13ccc>
  416288:	add	x3, x3, #0x1
  41628c:	cmp	x3, x20
  416290:	cset	w1, cc  // cc = lo, ul, last
  416294:	cmp	w1, #0x0
  416298:	ccmp	x5, x21, #0x2, ne  // ne = any
  41629c:	b.cs	4162fc <ferror@plt+0x13ccc>  // b.hs, b.nlast
  4162a0:	ldrb	w1, [x23, x3]
  4162a4:	add	x2, x23, x3
  4162a8:	cbnz	w1, 416288 <ferror@plt+0x13c58>
  4162ac:	ldrb	w0, [x19, x3]
  4162b0:	cmp	x3, x20
  4162b4:	cset	w1, cc  // cc = lo, ul, last
  4162b8:	cmp	w0, #0x0
  4162bc:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4162c0:	b.eq	4162e8 <ferror@plt+0x13cb8>  // b.none
  4162c4:	nop
  4162c8:	add	x3, x3, #0x1
  4162cc:	cmp	x3, x20
  4162d0:	cset	w1, cc  // cc = lo, ul, last
  4162d4:	ldrb	w2, [x19, x3]
  4162d8:	cmp	w2, #0x0
  4162dc:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4162e0:	b.ne	4162c8 <ferror@plt+0x13c98>  // b.any
  4162e4:	add	x2, x23, x3
  4162e8:	str	x2, [x24, x5, lsl #3]
  4162ec:	cmp	w1, #0x0
  4162f0:	add	x5, x5, #0x1
  4162f4:	ccmp	x5, x21, #0x2, ne  // ne = any
  4162f8:	b.cc	4162a0 <ferror@plt+0x13c70>  // b.lo, b.ul, b.last
  4162fc:	mov	w0, w21
  416300:	ldp	x19, x20, [sp, #16]
  416304:	ldp	x21, x22, [sp, #32]
  416308:	ldp	x23, x24, [sp, #48]
  41630c:	ldp	x29, x30, [sp], #80
  416310:	ret
  416314:	add	x0, x21, #0x2
  416318:	mov	x21, x4
  41631c:	mov	x4, x0
  416320:	b	416238 <ferror@plt+0x13c08>
  416324:	bl	402580 <__errno_location@plt>
  416328:	ldr	w0, [x0]
  41632c:	ldp	x19, x20, [sp, #16]
  416330:	neg	w0, w0
  416334:	ldp	x23, x24, [sp, #48]
  416338:	b	4161b8 <ferror@plt+0x13b88>
  41633c:	nop
  416340:	stp	x29, x30, [sp, #-144]!
  416344:	mov	x4, #0x8                   	// #8
  416348:	mov	x29, sp
  41634c:	ldr	w5, [x0, #24]
  416350:	add	x3, sp, #0x80
  416354:	stp	x19, x20, [sp, #16]
  416358:	add	x2, sp, #0x88
  41635c:	mov	x19, x0
  416360:	tst	x5, #0x2
  416364:	stp	x21, x22, [sp, #32]
  416368:	mov	x21, #0x4                   	// #4
  41636c:	str	xzr, [x1]
  416370:	csel	x21, x21, x4, ne  // ne = any
  416374:	str	x0, [sp, #104]
  416378:	str	x1, [sp, #120]
  41637c:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  416380:	add	x1, x1, #0x270
  416384:	bl	415e98 <ferror@plt+0x13868>
  416388:	str	w0, [sp, #116]
  41638c:	tbnz	w0, #31, 416578 <ferror@plt+0x13f48>
  416390:	ldr	x22, [sp, #136]
  416394:	cbz	x22, 4165c8 <ferror@plt+0x13f98>
  416398:	stp	x27, x28, [sp, #80]
  41639c:	ldr	x27, [sp, #128]
  4163a0:	cbz	x27, 41658c <ferror@plt+0x13f5c>
  4163a4:	stp	x25, x26, [sp, #64]
  4163a8:	ands	x26, x27, #0x3f
  4163ac:	b.ne	416600 <ferror@plt+0x13fd0>  // b.any
  4163b0:	ldr	x25, [x19]
  4163b4:	lsr	x27, x27, #6
  4163b8:	str	w27, [sp, #116]
  4163bc:	cmp	w27, #0x0
  4163c0:	sub	x3, x22, x25
  4163c4:	b.le	416558 <ferror@plt+0x13f28>
  4163c8:	sub	w20, w27, #0x1
  4163cc:	stp	x23, x24, [sp, #48]
  4163d0:	add	x20, x20, #0x1
  4163d4:	add	x24, x21, x3
  4163d8:	add	x28, x25, #0x1
  4163dc:	ldr	x19, [x19, #16]
  4163e0:	mov	x23, x24
  4163e4:	add	x20, x24, x20, lsl #6
  4163e8:	cmp	x19, x23
  4163ec:	b.ls	4165e0 <ferror@plt+0x13fb0>  // b.plast
  4163f0:	ldrb	w4, [x25, x23]
  4163f4:	add	x0, x23, x25
  4163f8:	cmp	w4, #0x2e
  4163fc:	b.ne	416404 <ferror@plt+0x13dd4>  // b.any
  416400:	add	x0, x28, x23
  416404:	bl	402020 <strlen@plt>
  416408:	add	x23, x23, #0x40
  41640c:	add	x0, x0, #0x1
  416410:	cmp	x23, x20
  416414:	add	x26, x26, x0
  416418:	b.ne	4163e8 <ferror@plt+0x13db8>  // b.any
  41641c:	mov	w0, #0x18                  	// #24
  416420:	smull	x27, w27, w0
  416424:	add	x0, x27, x26
  416428:	bl	4021a0 <malloc@plt>
  41642c:	mov	x28, x0
  416430:	ldr	x0, [sp, #120]
  416434:	str	x28, [x0]
  416438:	cbz	x28, 416638 <ferror@plt+0x14008>
  41643c:	add	x27, x28, x27
  416440:	add	x25, x25, x24
  416444:	mov	x26, x22
  416448:	b	4164f4 <ferror@plt+0x13ec4>
  41644c:	ldrb	w1, [x26]
  416450:	cmp	x21, #0x4
  416454:	ldrb	w4, [x26, #1]
  416458:	ldrb	w2, [x26, #2]
  41645c:	ldrb	w0, [x26, #3]
  416460:	orr	x1, x4, x1, lsl #8
  416464:	orr	x1, x2, x1, lsl #8
  416468:	orr	x1, x0, x1, lsl #8
  41646c:	b.eq	416498 <ferror@plt+0x13e68>  // b.none
  416470:	ldrb	w4, [x26, #4]
  416474:	cmp	x21, #0x8
  416478:	ldrb	w2, [x26, #5]
  41647c:	ldrb	w0, [x26, #6]
  416480:	orr	x1, x4, x1, lsl #8
  416484:	orr	x1, x2, x1, lsl #8
  416488:	orr	x1, x0, x1, lsl #8
  41648c:	b.ne	416498 <ferror@plt+0x13e68>  // b.any
  416490:	ldrb	w0, [x26, #7]
  416494:	orr	x1, x0, x1, lsl #8
  416498:	cmp	x19, x24
  41649c:	b.ls	4165e0 <ferror@plt+0x13fb0>  // b.plast
  4164a0:	ldrb	w0, [x25]
  4164a4:	add	x24, x24, #0x40
  4164a8:	str	x1, [x28]
  4164ac:	add	x26, x26, #0x40
  4164b0:	cmp	w0, #0x2e
  4164b4:	mov	w0, #0x55                  	// #85
  4164b8:	str	w0, [x28, #8]
  4164bc:	cinc	x22, x25, eq  // eq = none
  4164c0:	str	x27, [x28, #16]
  4164c4:	mov	x0, x22
  4164c8:	add	x25, x25, #0x40
  4164cc:	add	x28, x28, #0x18
  4164d0:	bl	402020 <strlen@plt>
  4164d4:	add	x23, x0, #0x1
  4164d8:	mov	x1, x22
  4164dc:	mov	x0, x27
  4164e0:	mov	x2, x23
  4164e4:	bl	401fe0 <memcpy@plt>
  4164e8:	add	x27, x27, x23
  4164ec:	cmp	x24, x20
  4164f0:	b.eq	4165a8 <ferror@plt+0x13f78>  // b.none
  4164f4:	cmp	x19, x24
  4164f8:	b.cc	416614 <ferror@plt+0x13fe4>  // b.lo, b.ul, b.last
  4164fc:	ldr	x0, [sp, #104]
  416500:	ldr	w0, [x0, #24]
  416504:	tbnz	w0, #4, 41644c <ferror@plt+0x13e1c>
  416508:	ldurb	w1, [x25, #-1]
  41650c:	cmp	x21, #0x4
  416510:	ldurb	w4, [x25, #-2]
  416514:	ldurb	w2, [x25, #-3]
  416518:	ldurb	w0, [x25, #-4]
  41651c:	orr	x1, x4, x1, lsl #8
  416520:	orr	x1, x2, x1, lsl #8
  416524:	orr	x1, x0, x1, lsl #8
  416528:	b.eq	416498 <ferror@plt+0x13e68>  // b.none
  41652c:	ldurb	w4, [x25, #-5]
  416530:	cmp	x21, #0x8
  416534:	ldurb	w2, [x25, #-6]
  416538:	ldurb	w0, [x25, #-7]
  41653c:	orr	x1, x4, x1, lsl #8
  416540:	orr	x1, x2, x1, lsl #8
  416544:	orr	x1, x0, x1, lsl #8
  416548:	b.ne	416498 <ferror@plt+0x13e68>  // b.any
  41654c:	ldurb	w0, [x25, #-8]
  416550:	orr	x1, x0, x1, lsl #8
  416554:	b	416498 <ferror@plt+0x13e68>
  416558:	mov	w0, #0x18                  	// #24
  41655c:	smull	x0, w27, w0
  416560:	bl	4021a0 <malloc@plt>
  416564:	ldr	x1, [sp, #120]
  416568:	str	x0, [x1]
  41656c:	cbz	x0, 416634 <ferror@plt+0x14004>
  416570:	ldp	x25, x26, [sp, #64]
  416574:	ldp	x27, x28, [sp, #80]
  416578:	ldr	w0, [sp, #116]
  41657c:	ldp	x19, x20, [sp, #16]
  416580:	ldp	x21, x22, [sp, #32]
  416584:	ldp	x29, x30, [sp], #144
  416588:	ret
  41658c:	str	wzr, [sp, #116]
  416590:	ldp	x19, x20, [sp, #16]
  416594:	ldr	w0, [sp, #116]
  416598:	ldp	x21, x22, [sp, #32]
  41659c:	ldp	x27, x28, [sp, #80]
  4165a0:	ldp	x29, x30, [sp], #144
  4165a4:	ret
  4165a8:	ldr	w0, [sp, #116]
  4165ac:	ldp	x19, x20, [sp, #16]
  4165b0:	ldp	x21, x22, [sp, #32]
  4165b4:	ldp	x23, x24, [sp, #48]
  4165b8:	ldp	x25, x26, [sp, #64]
  4165bc:	ldp	x27, x28, [sp, #80]
  4165c0:	ldp	x29, x30, [sp], #144
  4165c4:	ret
  4165c8:	str	wzr, [sp, #116]
  4165cc:	ldp	x19, x20, [sp, #16]
  4165d0:	ldr	w0, [sp, #116]
  4165d4:	ldp	x21, x22, [sp, #32]
  4165d8:	ldp	x29, x30, [sp], #144
  4165dc:	ret
  4165e0:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  4165e4:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4165e8:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  4165ec:	add	x3, x3, #0x9d8
  4165f0:	add	x1, x1, #0x900
  4165f4:	add	x0, x0, #0x918
  4165f8:	mov	w2, #0xca                  	// #202
  4165fc:	bl	402570 <__assert_fail@plt>
  416600:	mov	w0, #0xffffffea            	// #-22
  416604:	str	w0, [sp, #116]
  416608:	ldp	x25, x26, [sp, #64]
  41660c:	ldp	x27, x28, [sp, #80]
  416610:	b	416578 <ferror@plt+0x13f48>
  416614:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  416618:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  41661c:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  416620:	add	x3, x3, #0x9c8
  416624:	add	x1, x1, #0x900
  416628:	add	x0, x0, #0x930
  41662c:	mov	w2, #0x89                  	// #137
  416630:	bl	402570 <__assert_fail@plt>
  416634:	stp	x23, x24, [sp, #48]
  416638:	bl	402580 <__errno_location@plt>
  41663c:	ldr	w24, [x0]
  416640:	ldp	x25, x26, [sp, #64]
  416644:	neg	w0, w24
  416648:	str	w0, [sp, #116]
  41664c:	ldp	x23, x24, [sp, #48]
  416650:	ldp	x27, x28, [sp, #80]
  416654:	b	416578 <ferror@plt+0x13f48>
  416658:	stp	x29, x30, [sp, #-144]!
  41665c:	mov	x29, sp
  416660:	ldp	x10, x8, [x0, #56]
  416664:	stp	x23, x24, [sp, #48]
  416668:	ldr	x24, [x0, #16]
  41666c:	stp	x21, x22, [sp, #32]
  416670:	stp	x25, x26, [sp, #64]
  416674:	cmp	x8, x24
  416678:	stp	x27, x28, [sp, #80]
  41667c:	ldr	x27, [x0]
  416680:	b.cs	416b48 <ferror@plt+0x14518>  // b.hs, b.nlast
  416684:	ldrh	w22, [x0, #40]
  416688:	mov	x25, x0
  41668c:	cmp	w22, #0x1
  416690:	b.ls	416ab4 <ferror@plt+0x14484>  // b.plast
  416694:	ldr	x6, [x0, #32]
  416698:	stp	x19, x20, [sp, #16]
  41669c:	ldrh	w7, [x0, #42]
  4166a0:	sub	x0, x6, #0x4
  4166a4:	and	x2, x7, #0xffff
  4166a8:	add	x23, x6, w7, uxth
  4166ac:	cmp	x24, x23
  4166b0:	b.ls	416920 <ferror@plt+0x142f0>  // b.plast
  4166b4:	sub	w20, w22, #0x2
  4166b8:	sub	x21, x2, x23
  4166bc:	and	w20, w20, #0xffff
  4166c0:	add	x19, x27, x23
  4166c4:	mov	x28, x1
  4166c8:	add	w20, w20, #0x1
  4166cc:	add	x23, x23, #0x4
  4166d0:	add	x0, x21, x0
  4166d4:	mov	w26, #0x1                   	// #1
  4166d8:	str	x0, [sp, #128]
  4166dc:	cbz	x19, 4168fc <ferror@plt+0x142cc>
  4166e0:	ldr	w1, [x25, #24]
  4166e4:	and	w0, w1, #0x2
  4166e8:	str	w0, [sp, #140]
  4166ec:	tbz	w1, #1, 416888 <ferror@plt+0x14258>
  4166f0:	add	x0, x23, #0x14
  4166f4:	cmp	x24, x0
  4166f8:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  4166fc:	ldr	w3, [x19, #20]
  416700:	and	w21, w1, #0x10
  416704:	tbnz	w1, #4, 416940 <ferror@plt+0x14310>
  416708:	add	x1, x23, #0x10
  41670c:	mov	w0, w3
  416710:	cmp	x24, x1
  416714:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  416718:	ldr	w3, [x19, #16]
  41671c:	cmp	x24, x23
  416720:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  416724:	ldr	w1, [x19]
  416728:	adds	x3, x3, x0
  41672c:	cset	x4, cs  // cs = hs, nlast
  416730:	cmp	x24, x3
  416734:	cset	w0, cc  // cc = lo, ul, last
  416738:	orr	w0, w0, w4
  41673c:	cbnz	w0, 4168fc <ferror@plt+0x142cc>
  416740:	cmp	x10, x1
  416744:	b.ls	4168fc <ferror@plt+0x142cc>  // b.plast
  416748:	add	x1, x8, x1
  41674c:	mov	x0, x28
  416750:	add	x1, x27, x1
  416754:	stp	x8, x10, [sp, #96]
  416758:	stp	x6, x2, [sp, #112]
  41675c:	str	w7, [sp, #136]
  416760:	bl	402370 <strcmp@plt>
  416764:	ldr	w7, [sp, #136]
  416768:	mov	w3, w0
  41676c:	ldp	x8, x10, [sp, #96]
  416770:	ldp	x6, x2, [sp, #112]
  416774:	cbnz	w0, 4168fc <ferror@plt+0x142cc>
  416778:	cmp	w22, w26, uxth
  41677c:	b.ls	416b50 <ferror@plt+0x14520>  // b.plast
  416780:	mul	w26, w7, w26
  416784:	add	x26, x6, w26, sxtw
  416788:	cmp	x24, x26
  41678c:	b.ls	416b4c <ferror@plt+0x1451c>  // b.plast
  416790:	ldr	w0, [sp, #140]
  416794:	add	x26, x26, #0x8
  416798:	mov	x20, #0x4                   	// #4
  41679c:	cmp	w0, #0x0
  4167a0:	mov	x0, #0x8                   	// #8
  4167a4:	csel	x20, x20, x0, ne  // ne = any
  4167a8:	add	x0, x20, x26
  4167ac:	cmp	x24, x0
  4167b0:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  4167b4:	add	x0, x27, x26
  4167b8:	cbz	w21, 4169d4 <ferror@plt+0x143a4>
  4167bc:	ldrb	w19, [x27, x26]
  4167c0:	cmp	x20, #0x4
  4167c4:	ldrb	w4, [x0, #1]
  4167c8:	ldrb	w2, [x0, #2]
  4167cc:	ldrb	w1, [x0, #3]
  4167d0:	orr	x19, x4, x19, lsl #8
  4167d4:	orr	x19, x2, x19, lsl #8
  4167d8:	orr	x19, x1, x19, lsl #8
  4167dc:	b.eq	416808 <ferror@plt+0x141d8>  // b.none
  4167e0:	ldrb	w4, [x0, #4]
  4167e4:	cmp	x20, #0x8
  4167e8:	ldrb	w2, [x0, #5]
  4167ec:	ldrb	w1, [x0, #6]
  4167f0:	orr	x19, x4, x19, lsl #8
  4167f4:	orr	x19, x2, x19, lsl #8
  4167f8:	orr	x19, x1, x19, lsl #8
  4167fc:	b.ne	416808 <ferror@plt+0x141d8>  // b.any
  416800:	ldrb	w0, [x0, #7]
  416804:	orr	x19, x0, x19, lsl #8
  416808:	ldr	x0, [x25, #8]
  41680c:	and	x19, x19, #0xfffffffffffffffd
  416810:	cbz	x0, 416b0c <ferror@plt+0x144dc>
  416814:	add	x26, x0, x26
  416818:	add	x0, x26, x20
  41681c:	lsr	x1, x19, #8
  416820:	lsr	x2, x19, #16
  416824:	lsr	x4, x19, #24
  416828:	cmp	x20, #0x4
  41682c:	lsr	x5, x19, #32
  416830:	sturb	w4, [x0, #-4]
  416834:	sturb	w2, [x0, #-3]
  416838:	sturb	w1, [x0, #-2]
  41683c:	sturb	w19, [x0, #-1]
  416840:	b.eq	416a88 <ferror@plt+0x14458>  // b.none
  416844:	lsr	x1, x19, #40
  416848:	lsr	x2, x19, #48
  41684c:	sturb	w2, [x0, #-7]
  416850:	cmp	x20, #0x8
  416854:	sturb	w1, [x0, #-6]
  416858:	lsr	x19, x19, #56
  41685c:	sturb	w5, [x0, #-5]
  416860:	b.ne	416a88 <ferror@plt+0x14458>  // b.any
  416864:	strb	w19, [x26]
  416868:	mov	w0, w3
  41686c:	ldp	x19, x20, [sp, #16]
  416870:	ldp	x21, x22, [sp, #32]
  416874:	ldp	x23, x24, [sp, #48]
  416878:	ldp	x25, x26, [sp, #64]
  41687c:	ldp	x27, x28, [sp, #80]
  416880:	ldp	x29, x30, [sp], #144
  416884:	ret
  416888:	add	x0, x23, #0x24
  41688c:	cmp	x24, x0
  416890:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  416894:	and	w21, w1, #0x10
  416898:	tbnz	w1, #4, 41696c <ferror@plt+0x1433c>
  41689c:	ldrb	w0, [x19, #35]
  4168a0:	add	x1, x23, #0x1c
  4168a4:	ldr	w3, [x19, #36]
  4168a8:	cmp	x24, x1
  4168ac:	ldrb	w4, [x19, #34]
  4168b0:	ldrb	w1, [x19, #33]
  4168b4:	orr	x3, x0, x3, lsl #8
  4168b8:	ldrb	w0, [x19, #32]
  4168bc:	orr	x3, x4, x3, lsl #8
  4168c0:	orr	x3, x1, x3, lsl #8
  4168c4:	orr	x0, x0, x3, lsl #8
  4168c8:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  4168cc:	ldrb	w1, [x19, #27]
  4168d0:	cmp	x24, x23
  4168d4:	ldr	w4, [x19, #28]
  4168d8:	ldrb	w3, [x19, #26]
  4168dc:	orr	x4, x1, x4, lsl #8
  4168e0:	ldrb	w1, [x19, #25]
  4168e4:	orr	x4, x3, x4, lsl #8
  4168e8:	ldrb	w3, [x19, #24]
  4168ec:	orr	x4, x1, x4, lsl #8
  4168f0:	orr	x3, x3, x4, lsl #8
  4168f4:	b.cs	416724 <ferror@plt+0x140f4>  // b.hs, b.nlast
  4168f8:	bl	415800 <ferror@plt+0x131d0>
  4168fc:	cmp	w20, w26
  416900:	b.eq	416aa8 <ferror@plt+0x14478>  // b.none
  416904:	ldr	x0, [sp, #128]
  416908:	add	x23, x23, x2
  41690c:	add	w26, w26, #0x1
  416910:	add	x19, x19, x2
  416914:	add	x0, x0, x23
  416918:	cmp	x24, x0
  41691c:	b.hi	4166dc <ferror@plt+0x140ac>  // b.pmore
  416920:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  416924:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  416928:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  41692c:	add	x3, x3, #0x9d8
  416930:	add	x1, x1, #0x900
  416934:	add	x0, x0, #0x918
  416938:	mov	w2, #0xca                  	// #202
  41693c:	bl	402570 <__assert_fail@plt>
  416940:	add	x1, x23, #0x10
  416944:	rev	w0, w3
  416948:	cmp	x24, x1
  41694c:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  416950:	ldr	w3, [x19, #16]
  416954:	cmp	x24, x23
  416958:	rev	w3, w3
  41695c:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  416960:	ldr	w1, [x19]
  416964:	rev	w1, w1
  416968:	b	416728 <ferror@plt+0x140f8>
  41696c:	ldr	w3, [x19, #32]
  416970:	add	x1, x23, #0x1c
  416974:	ldrb	w0, [x19, #36]
  416978:	cmp	x24, x1
  41697c:	rev	w3, w3
  416980:	ldrb	w4, [x19, #37]
  416984:	ldrb	w1, [x19, #38]
  416988:	orr	x3, x0, x3, lsl #8
  41698c:	ldrb	w0, [x19, #39]
  416990:	orr	x3, x4, x3, lsl #8
  416994:	orr	x3, x1, x3, lsl #8
  416998:	orr	x0, x0, x3, lsl #8
  41699c:	b.cc	4168f8 <ferror@plt+0x142c8>  // b.lo, b.ul, b.last
  4169a0:	ldr	w4, [x19, #24]
  4169a4:	cmp	x24, x23
  4169a8:	ldrb	w1, [x19, #28]
  4169ac:	rev	w4, w4
  4169b0:	ldrb	w3, [x19, #29]
  4169b4:	orr	x4, x1, x4, lsl #8
  4169b8:	ldrb	w1, [x19, #30]
  4169bc:	orr	x4, x3, x4, lsl #8
  4169c0:	ldrb	w3, [x19, #31]
  4169c4:	orr	x4, x1, x4, lsl #8
  4169c8:	orr	x3, x3, x4, lsl #8
  4169cc:	b.cs	416960 <ferror@plt+0x14330>  // b.hs, b.nlast
  4169d0:	bl	415800 <ferror@plt+0x131d0>
  4169d4:	add	x0, x0, x20
  4169d8:	cmp	x20, #0x4
  4169dc:	ldurb	w19, [x0, #-1]
  4169e0:	ldurb	w4, [x0, #-2]
  4169e4:	ldurb	w2, [x0, #-3]
  4169e8:	ldurb	w1, [x0, #-4]
  4169ec:	orr	x19, x4, x19, lsl #8
  4169f0:	orr	x19, x2, x19, lsl #8
  4169f4:	orr	x19, x1, x19, lsl #8
  4169f8:	b.eq	416a24 <ferror@plt+0x143f4>  // b.none
  4169fc:	ldurb	w2, [x0, #-5]
  416a00:	cmp	x20, #0x8
  416a04:	ldurb	w1, [x0, #-6]
  416a08:	ldurb	w0, [x0, #-7]
  416a0c:	orr	x19, x2, x19, lsl #8
  416a10:	orr	x19, x1, x19, lsl #8
  416a14:	orr	x19, x0, x19, lsl #8
  416a18:	b.ne	416a24 <ferror@plt+0x143f4>  // b.any
  416a1c:	ldrb	w0, [x27, x26]
  416a20:	orr	x19, x0, x19, lsl #8
  416a24:	ldr	x6, [x25, #8]
  416a28:	and	x19, x19, #0xfffffffffffffffd
  416a2c:	cbz	x6, 416abc <ferror@plt+0x1448c>
  416a30:	add	x26, x6, x26
  416a34:	str	w19, [x26]
  416a38:	cmp	x20, #0x4
  416a3c:	lsr	x0, x19, #32
  416a40:	b.eq	416a88 <ferror@plt+0x14458>  // b.none
  416a44:	lsr	x2, x19, #40
  416a48:	lsr	x1, x19, #48
  416a4c:	strb	w0, [x26, #4]
  416a50:	cmp	x20, #0x8
  416a54:	strb	w2, [x26, #5]
  416a58:	lsr	x19, x19, #56
  416a5c:	strb	w1, [x26, #6]
  416a60:	b.ne	416a88 <ferror@plt+0x14458>  // b.any
  416a64:	strb	w19, [x26, #7]
  416a68:	ldp	x19, x20, [sp, #16]
  416a6c:	mov	w0, w3
  416a70:	ldp	x21, x22, [sp, #32]
  416a74:	ldp	x23, x24, [sp, #48]
  416a78:	ldp	x25, x26, [sp, #64]
  416a7c:	ldp	x27, x28, [sp, #80]
  416a80:	ldp	x29, x30, [sp], #144
  416a84:	ret
  416a88:	mov	w0, w3
  416a8c:	ldp	x19, x20, [sp, #16]
  416a90:	ldp	x21, x22, [sp, #32]
  416a94:	ldp	x23, x24, [sp, #48]
  416a98:	ldp	x25, x26, [sp, #64]
  416a9c:	ldp	x27, x28, [sp, #80]
  416aa0:	ldp	x29, x30, [sp], #144
  416aa4:	ret
  416aa8:	mov	w3, #0xfffffffe            	// #-2
  416aac:	ldp	x19, x20, [sp, #16]
  416ab0:	b	416a6c <ferror@plt+0x1443c>
  416ab4:	mov	w3, #0xfffffffe            	// #-2
  416ab8:	b	416a6c <ferror@plt+0x1443c>
  416abc:	mov	x0, x24
  416ac0:	str	w3, [sp, #96]
  416ac4:	bl	4021a0 <malloc@plt>
  416ac8:	str	x0, [x25, #8]
  416acc:	ldr	w3, [sp, #96]
  416ad0:	mov	x21, x0
  416ad4:	cbz	x0, 416af8 <ferror@plt+0x144c8>
  416ad8:	mov	x2, x24
  416adc:	mov	x1, x27
  416ae0:	str	w3, [sp, #96]
  416ae4:	bl	401fe0 <memcpy@plt>
  416ae8:	ldr	w3, [sp, #96]
  416aec:	add	x26, x21, x26
  416af0:	str	x21, [x25]
  416af4:	b	416a34 <ferror@plt+0x14404>
  416af8:	bl	402580 <__errno_location@plt>
  416afc:	ldr	w3, [x0]
  416b00:	ldp	x19, x20, [sp, #16]
  416b04:	neg	w3, w3
  416b08:	b	416a6c <ferror@plt+0x1443c>
  416b0c:	mov	x0, x24
  416b10:	str	w3, [sp, #96]
  416b14:	bl	4021a0 <malloc@plt>
  416b18:	str	x0, [x25, #8]
  416b1c:	ldr	w3, [sp, #96]
  416b20:	mov	x21, x0
  416b24:	cbz	x0, 416af8 <ferror@plt+0x144c8>
  416b28:	mov	x2, x24
  416b2c:	mov	x1, x27
  416b30:	str	w3, [sp, #96]
  416b34:	bl	401fe0 <memcpy@plt>
  416b38:	ldr	w3, [sp, #96]
  416b3c:	add	x26, x21, x26
  416b40:	str	x21, [x25]
  416b44:	b	416818 <ferror@plt+0x141e8>
  416b48:	stp	x19, x20, [sp, #16]
  416b4c:	bl	4157d8 <ferror@plt+0x131a8>
  416b50:	bl	415828 <ferror@plt+0x131f8>
  416b54:	nop
  416b58:	stp	x29, x30, [sp, #-96]!
  416b5c:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  416b60:	add	x1, x1, #0x508
  416b64:	mov	x29, sp
  416b68:	add	x3, sp, #0x50
  416b6c:	add	x2, sp, #0x58
  416b70:	stp	x21, x22, [sp, #32]
  416b74:	stp	x23, x24, [sp, #48]
  416b78:	mov	x23, x0
  416b7c:	bl	415e98 <ferror@plt+0x13868>
  416b80:	mov	w22, w0
  416b84:	tbnz	w0, #31, 416bdc <ferror@plt+0x145ac>
  416b88:	ldr	x0, [sp, #88]
  416b8c:	cbz	x0, 416bd8 <ferror@plt+0x145a8>
  416b90:	ldr	x1, [sp, #80]
  416b94:	cbz	x1, 416bd8 <ferror@plt+0x145a8>
  416b98:	stp	x19, x20, [sp, #16]
  416b9c:	ldrb	w2, [x0]
  416ba0:	cbnz	w2, 416bf0 <ferror@plt+0x145c0>
  416ba4:	sub	x2, x1, #0x1
  416ba8:	mov	x19, x0
  416bac:	add	x1, x19, x1
  416bb0:	add	x0, x0, x2
  416bb4:	b	416bc4 <ferror@plt+0x14594>
  416bb8:	str	x20, [sp, #80]
  416bbc:	ldrb	w2, [x19]
  416bc0:	cbnz	w2, 416bf8 <ferror@plt+0x145c8>
  416bc4:	cmp	x19, x0
  416bc8:	add	x19, x19, #0x1
  416bcc:	sub	x20, x1, x19
  416bd0:	b.ne	416bb8 <ferror@plt+0x14588>  // b.any
  416bd4:	ldp	x19, x20, [sp, #16]
  416bd8:	mov	w22, #0x0                   	// #0
  416bdc:	mov	w0, w22
  416be0:	ldp	x21, x22, [sp, #32]
  416be4:	ldp	x23, x24, [sp, #48]
  416be8:	ldp	x29, x30, [sp], #96
  416bec:	ret
  416bf0:	mov	x20, x1
  416bf4:	mov	x19, x0
  416bf8:	cmp	x20, #0x1
  416bfc:	b.ls	416bd4 <ferror@plt+0x145a4>  // b.plast
  416c00:	str	x25, [sp, #64]
  416c04:	adrp	x25, 41d000 <ferror@plt+0x1a9d0>
  416c08:	add	x25, x25, #0x988
  416c0c:	mov	x1, #0x0                   	// #0
  416c10:	add	x3, x1, #0x9
  416c14:	add	x24, x1, #0x1
  416c18:	cbz	w2, 416c88 <ferror@plt+0x14658>
  416c1c:	add	x21, x19, x1
  416c20:	cmp	x20, x24
  416c24:	mov	x1, x25
  416c28:	mov	x0, x21
  416c2c:	mov	x2, #0x9                   	// #9
  416c30:	b.ls	416c9c <ferror@plt+0x1466c>  // b.plast
  416c34:	cmp	x3, x20
  416c38:	b.cs	416cec <ferror@plt+0x146bc>  // b.hs, b.nlast
  416c3c:	bl	4021c0 <strncmp@plt>
  416c40:	mov	w22, w0
  416c44:	cbnz	w0, 416cf8 <ferror@plt+0x146c8>
  416c48:	ldp	x20, x19, [x23]
  416c4c:	sub	x24, x21, x20
  416c50:	cbz	x19, 416cbc <ferror@plt+0x1468c>
  416c54:	mov	x0, x21
  416c58:	bl	402020 <strlen@plt>
  416c5c:	mov	w1, #0x0                   	// #0
  416c60:	mov	x2, x0
  416c64:	add	x0, x19, x24
  416c68:	bl	4021e0 <memset@plt>
  416c6c:	mov	w0, w22
  416c70:	ldp	x19, x20, [sp, #16]
  416c74:	ldp	x21, x22, [sp, #32]
  416c78:	ldp	x23, x24, [sp, #48]
  416c7c:	ldr	x25, [sp, #64]
  416c80:	ldp	x29, x30, [sp], #96
  416c84:	ret
  416c88:	mov	x1, x24
  416c8c:	cmp	x20, x1
  416c90:	b.ls	416c9c <ferror@plt+0x1466c>  // b.plast
  416c94:	ldrb	w2, [x19, x1]
  416c98:	b	416c10 <ferror@plt+0x145e0>
  416c9c:	mov	w22, #0xfffffffe            	// #-2
  416ca0:	mov	w0, w22
  416ca4:	ldp	x19, x20, [sp, #16]
  416ca8:	ldp	x21, x22, [sp, #32]
  416cac:	ldp	x23, x24, [sp, #48]
  416cb0:	ldr	x25, [sp, #64]
  416cb4:	ldp	x29, x30, [sp], #96
  416cb8:	ret
  416cbc:	ldr	x25, [x23, #16]
  416cc0:	mov	x0, x25
  416cc4:	bl	4021a0 <malloc@plt>
  416cc8:	str	x0, [x23, #8]
  416ccc:	mov	x19, x0
  416cd0:	cbz	x0, 416d08 <ferror@plt+0x146d8>
  416cd4:	mov	x2, x25
  416cd8:	mov	x1, x20
  416cdc:	bl	401fe0 <memcpy@plt>
  416ce0:	str	x19, [x23]
  416ce4:	ldr	x19, [x23, #8]
  416ce8:	b	416c54 <ferror@plt+0x14624>
  416cec:	mov	x1, x24
  416cf0:	ldrb	w2, [x19, x1]
  416cf4:	b	416c10 <ferror@plt+0x145e0>
  416cf8:	mov	x0, x21
  416cfc:	bl	402020 <strlen@plt>
  416d00:	add	x1, x0, x24
  416d04:	b	416c8c <ferror@plt+0x1465c>
  416d08:	bl	402580 <__errno_location@plt>
  416d0c:	ldr	w22, [x0]
  416d10:	ldp	x19, x20, [sp, #16]
  416d14:	neg	w22, w22
  416d18:	ldr	x25, [sp, #64]
  416d1c:	b	416bdc <ferror@plt+0x145ac>
  416d20:	stp	x29, x30, [sp, #-224]!
  416d24:	mov	x29, sp
  416d28:	add	x3, sp, #0xb0
  416d2c:	add	x2, sp, #0xc0
  416d30:	stp	x23, x24, [sp, #48]
  416d34:	mov	x24, x0
  416d38:	stp	x27, x28, [sp, #80]
  416d3c:	str	x1, [sp, #96]
  416d40:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  416d44:	add	x1, x1, #0x998
  416d48:	bl	415e98 <ferror@plt+0x13868>
  416d4c:	tbnz	w0, #31, 416e84 <ferror@plt+0x14854>
  416d50:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  416d54:	add	x3, sp, #0xb8
  416d58:	add	x1, x1, #0x9a0
  416d5c:	add	x2, sp, #0xc8
  416d60:	mov	x0, x24
  416d64:	bl	415e98 <ferror@plt+0x13868>
  416d68:	tbnz	w0, #31, 416e84 <ferror@plt+0x14854>
  416d6c:	ldr	w0, [x24, #24]
  416d70:	mov	x23, #0x10                  	// #16
  416d74:	stp	x19, x20, [sp, #16]
  416d78:	mov	x1, #0x18                  	// #24
  416d7c:	ands	w2, w0, #0x2
  416d80:	ldr	x20, [sp, #184]
  416d84:	csel	x23, x23, x1, ne  // ne = any
  416d88:	stp	x25, x26, [sp, #64]
  416d8c:	udiv	x25, x20, x23
  416d90:	str	w2, [sp, #160]
  416d94:	msub	x20, x25, x23, x20
  416d98:	cbnz	x20, 41713c <ferror@plt+0x14b0c>
  416d9c:	ldp	x26, x1, [sp, #192]
  416da0:	stp	x21, x22, [sp, #32]
  416da4:	cmp	w25, #0x1
  416da8:	ldr	x21, [x24]
  416dac:	sub	x1, x1, x21
  416db0:	sub	x26, x26, x21
  416db4:	add	x4, x1, x23
  416db8:	str	x4, [sp, #168]
  416dbc:	b.le	416e78 <ferror@plt+0x14848>
  416dc0:	and	w0, w0, #0x10
  416dc4:	str	w0, [sp, #116]
  416dc8:	ldr	x19, [x24, #16]
  416dcc:	ldr	x27, [sp, #176]
  416dd0:	cbnz	w2, 41704c <ferror@plt+0x14a1c>
  416dd4:	cbnz	w0, 417670 <ferror@plt+0x15040>
  416dd8:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  416ddc:	add	x0, x0, #0xa00
  416de0:	mov	w22, #0x0                   	// #0
  416de4:	str	x0, [sp, #136]
  416de8:	mov	w0, #0x1                   	// #1
  416dec:	str	w0, [sp, #104]
  416df0:	b	416e58 <ferror@plt+0x14828>
  416df4:	add	x0, x26, x0
  416df8:	cmp	x19, x0
  416dfc:	b.ls	417714 <ferror@plt+0x150e4>  // b.plast
  416e00:	ldr	x1, [sp, #136]
  416e04:	add	x3, x21, x0
  416e08:	mov	x0, x3
  416e0c:	mov	x2, #0x6                   	// #6
  416e10:	str	x3, [sp, #128]
  416e14:	adrp	x28, 41d000 <ferror@plt+0x1a9d0>
  416e18:	bl	4021c0 <strncmp@plt>
  416e1c:	ldr	x4, [sp, #120]
  416e20:	cbnz	w0, 416e40 <ferror@plt+0x14810>
  416e24:	ldr	x3, [sp, #128]
  416e28:	add	x20, x20, #0x1
  416e2c:	add	w22, w22, #0x1
  416e30:	add	x0, x3, #0x6
  416e34:	bl	402020 <strlen@plt>
  416e38:	add	x20, x0, x20
  416e3c:	ldr	x4, [sp, #120]
  416e40:	add	x4, x4, x23
  416e44:	ldr	w0, [sp, #104]
  416e48:	add	w0, w0, #0x1
  416e4c:	str	w0, [sp, #104]
  416e50:	cmp	w25, w0
  416e54:	b.eq	417148 <ferror@plt+0x14b18>  // b.none
  416e58:	add	x0, x4, #0x4
  416e5c:	cmp	x0, x19
  416e60:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  416e64:	ldr	w0, [x21, x4]
  416e68:	str	x4, [sp, #120]
  416e6c:	cmp	x27, x0
  416e70:	b.hi	416df4 <ferror@plt+0x147c4>  // b.pmore
  416e74:	nop
  416e78:	ldp	x19, x20, [sp, #16]
  416e7c:	ldp	x21, x22, [sp, #32]
  416e80:	ldp	x25, x26, [sp, #64]
  416e84:	add	x3, sp, #0xd0
  416e88:	ldr	x0, [sp, #96]
  416e8c:	add	x2, sp, #0xd8
  416e90:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  416e94:	add	x1, x1, #0x9a8
  416e98:	str	xzr, [x0]
  416e9c:	mov	x0, x24
  416ea0:	bl	415e98 <ferror@plt+0x13868>
  416ea4:	mov	w28, w0
  416ea8:	tbnz	w0, #31, 416f08 <ferror@plt+0x148d8>
  416eac:	ldr	x1, [sp, #216]
  416eb0:	cbz	x1, 416f04 <ferror@plt+0x148d4>
  416eb4:	ldr	x2, [sp, #208]
  416eb8:	cbz	x2, 416f04 <ferror@plt+0x148d4>
  416ebc:	stp	x19, x20, [sp, #16]
  416ec0:	stp	x21, x22, [sp, #32]
  416ec4:	ldrb	w0, [x1]
  416ec8:	cbnz	w0, 416f1c <ferror@plt+0x148ec>
  416ecc:	sub	x0, x2, #0x1
  416ed0:	mov	x19, x1
  416ed4:	add	x2, x19, x2
  416ed8:	add	x1, x1, x0
  416edc:	b	416ef4 <ferror@plt+0x148c4>
  416ee0:	add	x19, x19, #0x1
  416ee4:	sub	x22, x2, x19
  416ee8:	str	x22, [sp, #208]
  416eec:	ldrb	w0, [x19]
  416ef0:	cbnz	w0, 416f28 <ferror@plt+0x148f8>
  416ef4:	cmp	x1, x19
  416ef8:	b.ne	416ee0 <ferror@plt+0x148b0>  // b.any
  416efc:	ldp	x19, x20, [sp, #16]
  416f00:	ldp	x21, x22, [sp, #32]
  416f04:	mov	w28, #0x0                   	// #0
  416f08:	mov	w0, w28
  416f0c:	ldp	x23, x24, [sp, #48]
  416f10:	ldp	x27, x28, [sp, #80]
  416f14:	ldp	x29, x30, [sp], #224
  416f18:	ret
  416f1c:	mov	x22, x2
  416f20:	mov	x19, x1
  416f24:	nop
  416f28:	cmp	x22, #0x1
  416f2c:	b.ls	416efc <ferror@plt+0x148cc>  // b.plast
  416f30:	mov	w3, #0x0                   	// #0
  416f34:	mov	x4, #0x0                   	// #0
  416f38:	mov	x0, #0x0                   	// #0
  416f3c:	stp	x25, x26, [sp, #64]
  416f40:	ldrb	w1, [x19, x0]
  416f44:	mov	x2, x0
  416f48:	add	x0, x0, #0x1
  416f4c:	cbnz	w1, 416f60 <ferror@plt+0x14930>
  416f50:	cmp	x4, x2
  416f54:	b.eq	417044 <ferror@plt+0x14a14>  // b.none
  416f58:	add	w3, w3, #0x1
  416f5c:	mov	x4, x0
  416f60:	cmp	x0, x22
  416f64:	b.ne	416f40 <ferror@plt+0x14910>  // b.any
  416f68:	cmp	w1, #0x0
  416f6c:	mov	w23, #0x18                  	// #24
  416f70:	cinc	w3, w3, ne  // ne = any
  416f74:	add	x0, x0, #0x1
  416f78:	smull	x20, w3, w23
  416f7c:	add	x0, x0, x20
  416f80:	bl	4021a0 <malloc@plt>
  416f84:	mov	x25, x0
  416f88:	ldr	x0, [sp, #96]
  416f8c:	str	x25, [x0]
  416f90:	cbz	x25, 41773c <ferror@plt+0x1510c>
  416f94:	add	x3, x25, x20
  416f98:	mov	w28, #0x0                   	// #0
  416f9c:	mov	x1, #0x0                   	// #0
  416fa0:	mov	x20, #0x0                   	// #0
  416fa4:	mov	w24, #0x47                  	// #71
  416fa8:	b	416ff4 <ferror@plt+0x149c4>
  416fac:	smull	x6, w28, w23
  416fb0:	sub	x21, x2, x1
  416fb4:	mov	x0, x3
  416fb8:	add	x1, x19, x1
  416fbc:	add	x5, x25, x6
  416fc0:	mov	x2, x21
  416fc4:	add	w28, w28, #0x1
  416fc8:	str	xzr, [x25, x6]
  416fcc:	str	w24, [x5, #8]
  416fd0:	str	x3, [x5, #16]
  416fd4:	bl	401fe0 <memcpy@plt>
  416fd8:	mov	x3, x0
  416fdc:	add	x0, x21, #0x1
  416fe0:	mov	x1, x20
  416fe4:	strb	wzr, [x3, x21]
  416fe8:	add	x3, x3, x0
  416fec:	cmp	x20, x22
  416ff0:	b.eq	417018 <ferror@plt+0x149e8>  // b.none
  416ff4:	ldrb	w5, [x19, x20]
  416ff8:	mov	x2, x20
  416ffc:	add	x20, x20, #0x1
  417000:	cbnz	w5, 416fec <ferror@plt+0x149bc>
  417004:	cmp	x2, x1
  417008:	b.ne	416fac <ferror@plt+0x1497c>  // b.any
  41700c:	mov	x1, x20
  417010:	cmp	x20, x22
  417014:	b.ne	416ff4 <ferror@plt+0x149c4>  // b.any
  417018:	add	x0, x19, x20
  41701c:	ldurb	w0, [x0, #-1]
  417020:	cbnz	w0, 4170f4 <ferror@plt+0x14ac4>
  417024:	mov	w0, w28
  417028:	ldp	x19, x20, [sp, #16]
  41702c:	ldp	x21, x22, [sp, #32]
  417030:	ldp	x23, x24, [sp, #48]
  417034:	ldp	x25, x26, [sp, #64]
  417038:	ldp	x27, x28, [sp, #80]
  41703c:	ldp	x29, x30, [sp], #224
  417040:	ret
  417044:	mov	x4, x0
  417048:	b	416f60 <ferror@plt+0x14930>
  41704c:	ldr	w0, [sp, #116]
  417050:	cbnz	w0, 4175d0 <ferror@plt+0x14fa0>
  417054:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  417058:	add	x0, x0, #0xa00
  41705c:	mov	w22, #0x0                   	// #0
  417060:	str	x0, [sp, #136]
  417064:	mov	w0, #0x1                   	// #1
  417068:	str	w0, [sp, #104]
  41706c:	b	4170d4 <ferror@plt+0x14aa4>
  417070:	add	x0, x26, x0
  417074:	cmp	x19, x0
  417078:	b.ls	417714 <ferror@plt+0x150e4>  // b.plast
  41707c:	ldr	x1, [sp, #136]
  417080:	add	x3, x21, x0
  417084:	mov	x0, x3
  417088:	mov	x2, #0x6                   	// #6
  41708c:	str	x3, [sp, #128]
  417090:	adrp	x28, 41d000 <ferror@plt+0x1a9d0>
  417094:	bl	4021c0 <strncmp@plt>
  417098:	ldr	x4, [sp, #120]
  41709c:	cbnz	w0, 4170bc <ferror@plt+0x14a8c>
  4170a0:	ldr	x3, [sp, #128]
  4170a4:	add	x20, x20, #0x1
  4170a8:	add	w22, w22, #0x1
  4170ac:	add	x0, x3, #0x6
  4170b0:	bl	402020 <strlen@plt>
  4170b4:	add	x20, x0, x20
  4170b8:	ldr	x4, [sp, #120]
  4170bc:	add	x4, x4, x23
  4170c0:	ldr	w0, [sp, #104]
  4170c4:	add	w0, w0, #0x1
  4170c8:	str	w0, [sp, #104]
  4170cc:	cmp	w25, w0
  4170d0:	b.eq	417148 <ferror@plt+0x14b18>  // b.none
  4170d4:	add	x0, x4, #0x4
  4170d8:	cmp	x19, x0
  4170dc:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  4170e0:	ldr	w0, [x21, x4]
  4170e4:	str	x4, [sp, #120]
  4170e8:	cmp	x27, x0
  4170ec:	b.hi	417070 <ferror@plt+0x14a40>  // b.pmore
  4170f0:	b	416e78 <ferror@plt+0x14848>
  4170f4:	mov	w5, #0x18                  	// #24
  4170f8:	sub	x20, x20, x1
  4170fc:	mov	w7, #0x47                  	// #71
  417100:	add	x1, x19, x1
  417104:	smull	x5, w28, w5
  417108:	mov	x2, x20
  41710c:	mov	x0, x3
  417110:	add	w28, w28, #0x1
  417114:	add	x6, x25, x5
  417118:	str	xzr, [x25, x5]
  41711c:	str	w7, [x6, #8]
  417120:	str	x3, [x6, #16]
  417124:	bl	401fe0 <memcpy@plt>
  417128:	strb	wzr, [x0, x20]
  41712c:	ldp	x19, x20, [sp, #16]
  417130:	ldp	x21, x22, [sp, #32]
  417134:	ldp	x25, x26, [sp, #64]
  417138:	b	416f08 <ferror@plt+0x148d8>
  41713c:	ldp	x19, x20, [sp, #16]
  417140:	ldp	x25, x26, [sp, #64]
  417144:	b	416e84 <ferror@plt+0x14854>
  417148:	cbz	w22, 416e78 <ferror@plt+0x14848>
  41714c:	mov	w27, #0x18                  	// #24
  417150:	smull	x22, w22, w27
  417154:	add	x0, x22, x20
  417158:	bl	4021a0 <malloc@plt>
  41715c:	ldr	x1, [sp, #96]
  417160:	str	x0, [sp, #144]
  417164:	str	x0, [x1]
  417168:	cbz	x0, 41773c <ferror@plt+0x1510c>
  41716c:	ldr	x1, [sp, #168]
  417170:	add	x20, x0, x22
  417174:	add	x0, x28, #0xa00
  417178:	str	x0, [sp, #152]
  41717c:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  417180:	add	x0, x0, #0x9c0
  417184:	add	x6, x21, x1
  417188:	add	x22, x1, #0x4
  41718c:	mov	w28, #0x0                   	// #0
  417190:	str	w27, [sp, #164]
  417194:	str	x0, [sp, #168]
  417198:	mov	w0, #0x1                   	// #1
  41719c:	str	w0, [sp, #96]
  4171a0:	b	41738c <ferror@plt+0x14d5c>
  4171a4:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  4171a8:	ldr	w0, [sp, #116]
  4171ac:	ldr	w1, [x6]
  4171b0:	cbnz	w0, 417404 <ferror@plt+0x14dd4>
  4171b4:	add	x0, x22, #0x4
  4171b8:	mov	w1, w1
  4171bc:	cmp	x19, x0
  4171c0:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  4171c4:	add	x0, x22, #0x9
  4171c8:	ldr	w5, [x6, #4]
  4171cc:	cmp	x19, x0
  4171d0:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  4171d4:	ldrb	w2, [x6, #12]
  4171d8:	add	x0, x22, #0xc
  4171dc:	str	w2, [sp, #136]
  4171e0:	cmp	x0, x19
  4171e4:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4171e8:	ldrh	w8, [x6, #14]
  4171ec:	add	x1, x26, x1
  4171f0:	cmp	x1, x19
  4171f4:	b.cs	417734 <ferror@plt+0x15104>  // b.hs, b.nlast
  4171f8:	add	x27, x21, x1
  4171fc:	mov	x2, #0x6                   	// #6
  417200:	ldr	x1, [sp, #152]
  417204:	mov	x0, x27
  417208:	str	x6, [sp, #104]
  41720c:	str	x5, [sp, #120]
  417210:	str	w8, [sp, #128]
  417214:	bl	4021c0 <strncmp@plt>
  417218:	ldr	x6, [sp, #104]
  41721c:	cbnz	w0, 417370 <ferror@plt+0x14d40>
  417220:	ldr	w0, [sp, #164]
  417224:	add	x1, x27, #0x6
  417228:	ldr	w8, [sp, #128]
  41722c:	ldr	x5, [sp, #120]
  417230:	cmp	w8, #0x0
  417234:	smull	x9, w28, w0
  417238:	ldr	w0, [sp, #136]
  41723c:	lsr	w27, w0, #4
  417240:	mov	w0, #0xfff1                	// #65521
  417244:	ccmp	w8, w0, #0x4, ne  // ne = any
  417248:	ldr	x0, [sp, #144]
  41724c:	add	x3, x0, x9
  417250:	b.eq	417310 <ferror@plt+0x14ce0>  // b.none
  417254:	ldrh	w0, [x24, #40]
  417258:	cmp	w0, w8
  41725c:	b.ls	417738 <ferror@plt+0x15108>  // b.plast
  417260:	ldrh	w0, [x24, #42]
  417264:	ldr	x2, [x24, #32]
  417268:	mul	w8, w0, w8
  41726c:	add	x8, x2, w8, sxtw
  417270:	cmp	x8, x19
  417274:	b.cs	417734 <ferror@plt+0x15104>  // b.hs, b.nlast
  417278:	cmn	x21, x8
  41727c:	b.eq	417538 <ferror@plt+0x14f08>  // b.none
  417280:	ldr	w0, [sp, #160]
  417284:	cbz	w0, 4174b4 <ferror@plt+0x14e84>
  417288:	add	x0, x8, #0x18
  41728c:	add	x2, x8, #0x14
  417290:	cmp	x0, x19
  417294:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  417298:	ldr	w4, [sp, #116]
  41729c:	add	x10, x8, #0x10
  4172a0:	ldr	w0, [x21, x2]
  4172a4:	cbnz	w4, 417540 <ferror@plt+0x14f10>
  4172a8:	mov	w0, w0
  4172ac:	cmp	x2, x19
  4172b0:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4172b4:	add	x8, x8, #0x4
  4172b8:	ldr	w2, [x21, x10]
  4172bc:	cmp	x8, x19
  4172c0:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4172c4:	adds	x8, x2, x0
  4172c8:	cset	x10, cs  // cs = hs, nlast
  4172cc:	cmp	x8, x19
  4172d0:	cset	w8, hi  // hi = pmore
  4172d4:	orr	w8, w8, w10
  4172d8:	cbnz	w8, 417538 <ferror@plt+0x14f08>
  4172dc:	sub	x0, x0, #0x4
  4172e0:	cmp	x5, x0
  4172e4:	b.hi	417538 <ferror@plt+0x14f08>  // b.pmore
  4172e8:	add	x5, x5, x2
  4172ec:	add	x0, x5, #0x4
  4172f0:	cmp	x0, x19
  4172f4:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4172f8:	ldr	w0, [x21, x5]
  4172fc:	ldr	w2, [sp, #116]
  417300:	mov	w5, w0
  417304:	rev	w0, w0
  417308:	cmp	w2, #0x0
  41730c:	csel	x5, x0, x5, ne  // ne = any
  417310:	ldr	x0, [sp, #144]
  417314:	cmp	w27, #0x2
  417318:	mov	w2, #0x0                   	// #0
  41731c:	str	x5, [x0, x9]
  417320:	b.hi	417330 <ferror@plt+0x14d00>  // b.pmore
  417324:	ldr	x0, [sp, #168]
  417328:	and	x27, x27, #0xff
  41732c:	ldrb	w2, [x0, x27]
  417330:	str	w2, [x3, #8]
  417334:	mov	x0, x1
  417338:	str	x20, [x3, #16]
  41733c:	add	w28, w28, #0x1
  417340:	str	x1, [sp, #104]
  417344:	str	x6, [sp, #120]
  417348:	bl	402020 <strlen@plt>
  41734c:	ldr	x1, [sp, #104]
  417350:	mov	x27, x0
  417354:	mov	x2, x27
  417358:	mov	x0, x20
  41735c:	bl	401fe0 <memcpy@plt>
  417360:	strb	wzr, [x20, x27]
  417364:	add	x0, x27, #0x1
  417368:	ldr	x6, [sp, #120]
  41736c:	add	x20, x20, x0
  417370:	ldr	w0, [sp, #96]
  417374:	add	x6, x6, x23
  417378:	add	x22, x22, x23
  41737c:	add	w0, w0, #0x1
  417380:	str	w0, [sp, #96]
  417384:	cmp	w25, w0
  417388:	b.eq	417024 <ferror@plt+0x149f4>  // b.none
  41738c:	ldr	w0, [sp, #160]
  417390:	cmp	x19, x22
  417394:	cbnz	w0, 4171a4 <ferror@plt+0x14b74>
  417398:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  41739c:	ldr	w0, [sp, #116]
  4173a0:	ldr	w1, [x6]
  4173a4:	cbnz	w0, 41744c <ferror@plt+0x14e1c>
  4173a8:	add	x0, x22, #0xc
  4173ac:	mov	w1, w1
  4173b0:	cmp	x0, x19
  4173b4:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4173b8:	ldrb	w2, [x6, #11]
  4173bc:	add	x0, x22, #0x1
  4173c0:	ldr	w5, [x6, #12]
  4173c4:	cmp	x19, x0
  4173c8:	ldrb	w0, [x6, #10]
  4173cc:	orr	x5, x2, x5, lsl #8
  4173d0:	ldrb	w2, [x6, #9]
  4173d4:	orr	x5, x0, x5, lsl #8
  4173d8:	ldrb	w0, [x6, #8]
  4173dc:	orr	x5, x2, x5, lsl #8
  4173e0:	orr	x5, x0, x5, lsl #8
  4173e4:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  4173e8:	ldrb	w2, [x6, #4]
  4173ec:	add	x0, x22, #0x4
  4173f0:	str	w2, [sp, #136]
  4173f4:	cmp	x0, x19
  4173f8:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4173fc:	ldrh	w8, [x6, #6]
  417400:	b	4171ec <ferror@plt+0x14bbc>
  417404:	add	x0, x22, #0x4
  417408:	rev	w1, w1
  41740c:	cmp	x19, x0
  417410:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  417414:	ldr	w5, [x6, #4]
  417418:	add	x0, x22, #0x9
  41741c:	cmp	x19, x0
  417420:	rev	w5, w5
  417424:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  417428:	ldrb	w2, [x6, #12]
  41742c:	add	x0, x22, #0xc
  417430:	str	w2, [sp, #136]
  417434:	cmp	x19, x0
  417438:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  41743c:	ldrh	w8, [x6, #14]
  417440:	rev16	w8, w8
  417444:	and	w8, w8, #0xffff
  417448:	b	4171ec <ferror@plt+0x14bbc>
  41744c:	add	x0, x22, #0xc
  417450:	rev	w1, w1
  417454:	cmp	x19, x0
  417458:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  41745c:	ldr	w5, [x6, #8]
  417460:	add	x0, x22, #0x1
  417464:	ldrb	w2, [x6, #12]
  417468:	cmp	x0, x19
  41746c:	rev	w5, w5
  417470:	ldrb	w0, [x6, #13]
  417474:	orr	x5, x2, x5, lsl #8
  417478:	ldrb	w2, [x6, #14]
  41747c:	orr	x5, x0, x5, lsl #8
  417480:	ldrb	w0, [x6, #15]
  417484:	orr	x5, x2, x5, lsl #8
  417488:	orr	x5, x0, x5, lsl #8
  41748c:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  417490:	ldrb	w2, [x6, #4]
  417494:	add	x0, x22, #0x4
  417498:	str	w2, [sp, #136]
  41749c:	cmp	x0, x19
  4174a0:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4174a4:	ldrh	w8, [x6, #6]
  4174a8:	rev16	w8, w8
  4174ac:	and	w8, w8, #0xffff
  4174b0:	b	4171ec <ferror@plt+0x14bbc>
  4174b4:	add	x0, x8, #0x28
  4174b8:	add	x10, x8, #0x20
  4174bc:	cmp	x0, x19
  4174c0:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  4174c4:	ldr	w2, [sp, #116]
  4174c8:	add	x0, x21, x10
  4174cc:	add	x11, x8, #0x18
  4174d0:	cbnz	w2, 417564 <ferror@plt+0x14f34>
  4174d4:	ldr	w2, [x0, #4]
  4174d8:	cmp	x10, x19
  4174dc:	ldrb	w14, [x0, #3]
  4174e0:	ldrb	w13, [x0, #2]
  4174e4:	ldrb	w12, [x0, #1]
  4174e8:	orr	x0, x14, x2, lsl #8
  4174ec:	ldrb	w2, [x21, x10]
  4174f0:	orr	x0, x13, x0, lsl #8
  4174f4:	orr	x0, x12, x0, lsl #8
  4174f8:	orr	x0, x2, x0, lsl #8
  4174fc:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  417500:	add	x10, x21, x11
  417504:	add	x8, x8, #0x4
  417508:	cmp	x8, x19
  41750c:	ldrb	w11, [x21, x11]
  417510:	ldrb	w13, [x10, #3]
  417514:	ldr	w2, [x10, #4]
  417518:	ldrb	w12, [x10, #2]
  41751c:	ldrb	w8, [x10, #1]
  417520:	orr	x2, x13, x2, lsl #8
  417524:	orr	x2, x12, x2, lsl #8
  417528:	orr	x2, x8, x2, lsl #8
  41752c:	orr	x2, x11, x2, lsl #8
  417530:	b.ls	4172c4 <ferror@plt+0x14c94>  // b.plast
  417534:	bl	415800 <ferror@plt+0x131d0>
  417538:	mov	x5, #0xffffffffffffffff    	// #-1
  41753c:	b	417310 <ferror@plt+0x14ce0>
  417540:	rev	w0, w0
  417544:	cmp	x2, x19
  417548:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  41754c:	ldr	w2, [x21, x10]
  417550:	add	x8, x8, #0x4
  417554:	cmp	x8, x19
  417558:	rev	w2, w2
  41755c:	b.ls	4172c4 <ferror@plt+0x14c94>  // b.plast
  417560:	bl	415800 <ferror@plt+0x131d0>
  417564:	ldr	w2, [x21, x10]
  417568:	cmp	x10, x19
  41756c:	ldrb	w10, [x0, #4]
  417570:	rev	w2, w2
  417574:	ldrb	w13, [x0, #5]
  417578:	ldrb	w12, [x0, #6]
  41757c:	orr	x2, x10, x2, lsl #8
  417580:	ldrb	w10, [x0, #7]
  417584:	orr	x0, x13, x2, lsl #8
  417588:	orr	x0, x12, x0, lsl #8
  41758c:	orr	x0, x10, x0, lsl #8
  417590:	b.hi	417534 <ferror@plt+0x14f04>  // b.pmore
  417594:	add	x10, x21, x11
  417598:	ldr	w2, [x21, x11]
  41759c:	add	x8, x8, #0x4
  4175a0:	cmp	x8, x19
  4175a4:	rev	w2, w2
  4175a8:	ldrb	w8, [x10, #4]
  4175ac:	ldrb	w12, [x10, #5]
  4175b0:	ldrb	w11, [x10, #6]
  4175b4:	orr	x2, x8, x2, lsl #8
  4175b8:	ldrb	w8, [x10, #7]
  4175bc:	orr	x2, x12, x2, lsl #8
  4175c0:	orr	x2, x11, x2, lsl #8
  4175c4:	orr	x2, x8, x2, lsl #8
  4175c8:	b.ls	4172c4 <ferror@plt+0x14c94>  // b.plast
  4175cc:	bl	415800 <ferror@plt+0x131d0>
  4175d0:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  4175d4:	add	x0, x0, #0xa00
  4175d8:	mov	w22, #0x0                   	// #0
  4175dc:	str	x0, [sp, #136]
  4175e0:	mov	w0, #0x1                   	// #1
  4175e4:	str	w0, [sp, #104]
  4175e8:	b	417650 <ferror@plt+0x15020>
  4175ec:	add	x0, x26, x0
  4175f0:	cmp	x0, x19
  4175f4:	b.cs	417714 <ferror@plt+0x150e4>  // b.hs, b.nlast
  4175f8:	ldr	x1, [sp, #136]
  4175fc:	add	x3, x21, x0
  417600:	mov	x0, x3
  417604:	mov	x2, #0x6                   	// #6
  417608:	stp	x4, x3, [sp, #120]
  41760c:	adrp	x28, 41d000 <ferror@plt+0x1a9d0>
  417610:	bl	4021c0 <strncmp@plt>
  417614:	ldr	x4, [sp, #120]
  417618:	cbnz	w0, 417638 <ferror@plt+0x15008>
  41761c:	ldr	x3, [sp, #128]
  417620:	add	x20, x20, #0x1
  417624:	add	w22, w22, #0x1
  417628:	add	x0, x3, #0x6
  41762c:	bl	402020 <strlen@plt>
  417630:	add	x20, x0, x20
  417634:	ldr	x4, [sp, #120]
  417638:	add	x4, x4, x23
  41763c:	ldr	w0, [sp, #104]
  417640:	add	w0, w0, #0x1
  417644:	str	w0, [sp, #104]
  417648:	cmp	w25, w0
  41764c:	b.eq	417148 <ferror@plt+0x14b18>  // b.none
  417650:	add	x0, x4, #0x4
  417654:	cmp	x19, x0
  417658:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  41765c:	ldr	w0, [x21, x4]
  417660:	rev	w0, w0
  417664:	cmp	x27, x0
  417668:	b.hi	4175ec <ferror@plt+0x14fbc>  // b.pmore
  41766c:	b	416e78 <ferror@plt+0x14848>
  417670:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  417674:	add	x0, x0, #0xa00
  417678:	mov	w22, #0x0                   	// #0
  41767c:	str	x0, [sp, #136]
  417680:	mov	w0, #0x1                   	// #1
  417684:	str	w0, [sp, #104]
  417688:	b	4176f0 <ferror@plt+0x150c0>
  41768c:	add	x0, x26, x0
  417690:	cmp	x0, x19
  417694:	b.cs	417714 <ferror@plt+0x150e4>  // b.hs, b.nlast
  417698:	ldr	x1, [sp, #136]
  41769c:	add	x3, x21, x0
  4176a0:	mov	x0, x3
  4176a4:	mov	x2, #0x6                   	// #6
  4176a8:	str	x3, [sp, #128]
  4176ac:	adrp	x28, 41d000 <ferror@plt+0x1a9d0>
  4176b0:	bl	4021c0 <strncmp@plt>
  4176b4:	ldr	x4, [sp, #120]
  4176b8:	cbnz	w0, 4176d8 <ferror@plt+0x150a8>
  4176bc:	ldr	x3, [sp, #128]
  4176c0:	add	x20, x20, #0x1
  4176c4:	add	w22, w22, #0x1
  4176c8:	add	x0, x3, #0x6
  4176cc:	bl	402020 <strlen@plt>
  4176d0:	add	x20, x0, x20
  4176d4:	ldr	x4, [sp, #120]
  4176d8:	add	x4, x4, x23
  4176dc:	ldr	w0, [sp, #104]
  4176e0:	add	w0, w0, #0x1
  4176e4:	str	w0, [sp, #104]
  4176e8:	cmp	w0, w25
  4176ec:	b.eq	417148 <ferror@plt+0x14b18>  // b.none
  4176f0:	add	x0, x4, #0x4
  4176f4:	cmp	x19, x0
  4176f8:	b.cc	417534 <ferror@plt+0x14f04>  // b.lo, b.ul, b.last
  4176fc:	ldr	w0, [x21, x4]
  417700:	str	x4, [sp, #120]
  417704:	rev	w0, w0
  417708:	cmp	x27, x0
  41770c:	b.hi	41768c <ferror@plt+0x1505c>  // b.pmore
  417710:	b	416e78 <ferror@plt+0x14848>
  417714:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  417718:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  41771c:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  417720:	add	x3, x3, #0x9d8
  417724:	add	x1, x1, #0x900
  417728:	add	x0, x0, #0x918
  41772c:	mov	w2, #0xca                  	// #202
  417730:	bl	402570 <__assert_fail@plt>
  417734:	bl	4157d8 <ferror@plt+0x131a8>
  417738:	bl	415828 <ferror@plt+0x131f8>
  41773c:	bl	402580 <__errno_location@plt>
  417740:	ldr	w4, [x0]
  417744:	ldp	x19, x20, [sp, #16]
  417748:	neg	w28, w4
  41774c:	ldp	x21, x22, [sp, #32]
  417750:	ldp	x25, x26, [sp, #64]
  417754:	b	416f08 <ferror@plt+0x148d8>
  417758:	stp	x29, x30, [sp, #-320]!
  41775c:	mov	x29, sp
  417760:	add	x3, sp, #0x110
  417764:	add	x2, sp, #0x128
  417768:	stp	x19, x20, [sp, #16]
  41776c:	str	x0, [sp, #192]
  417770:	str	x1, [sp, #256]
  417774:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  417778:	add	x1, x1, #0x270
  41777c:	bl	415e98 <ferror@plt+0x13868>
  417780:	tbnz	w0, #31, 418058 <ferror@plt+0x15a28>
  417784:	ldr	x1, [sp, #192]
  417788:	mov	x2, #0x4                   	// #4
  41778c:	ldr	x0, [sp, #272]
  417790:	mov	x4, #0x40                  	// #64
  417794:	ldr	w3, [x1, #24]
  417798:	mov	x1, #0x8                   	// #8
  41779c:	str	x4, [sp, #232]
  4177a0:	tst	x3, #0x2
  4177a4:	csel	x1, x2, x1, ne  // ne = any
  4177a8:	str	x1, [sp, #248]
  4177ac:	tst	x0, #0x3f
  4177b0:	b.ne	417a5c <ferror@plt+0x1542c>  // b.any
  4177b4:	ldr	x0, [sp, #192]
  4177b8:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4177bc:	add	x3, sp, #0x118
  4177c0:	add	x1, x1, #0x998
  4177c4:	add	x2, sp, #0x130
  4177c8:	bl	415e98 <ferror@plt+0x13868>
  4177cc:	tbnz	w0, #31, 41813c <ferror@plt+0x15b0c>
  4177d0:	ldr	x19, [sp, #192]
  4177d4:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4177d8:	add	x3, sp, #0x120
  4177dc:	add	x1, x1, #0x9a0
  4177e0:	add	x2, sp, #0x138
  4177e4:	mov	x0, x19
  4177e8:	bl	415e98 <ferror@plt+0x13868>
  4177ec:	tbnz	w0, #31, 41813c <ferror@plt+0x15b0c>
  4177f0:	ldr	w0, [x19, #24]
  4177f4:	mov	x7, #0x10                  	// #16
  4177f8:	stp	x21, x22, [sp, #32]
  4177fc:	ands	w22, w0, #0x2
  417800:	ldr	x21, [sp, #288]
  417804:	stp	x25, x26, [sp, #64]
  417808:	str	w0, [sp, #240]
  41780c:	mov	x0, #0x18                  	// #24
  417810:	csel	x26, x7, x0, ne  // ne = any
  417814:	udiv	x0, x21, x26
  417818:	msub	x21, x0, x26, x21
  41781c:	str	x0, [sp, #208]
  417820:	cbnz	x21, 418134 <ferror@plt+0x15b04>
  417824:	ldr	x0, [sp, #272]
  417828:	str	x0, [sp, #160]
  41782c:	cbz	x0, 417a50 <ferror@plt+0x15420>
  417830:	ldr	x1, [sp, #232]
  417834:	udiv	x0, x0, x1
  417838:	mov	x1, #0x1                   	// #1
  41783c:	str	w0, [sp, #244]
  417840:	sxtw	x0, w0
  417844:	bl	402210 <calloc@plt>
  417848:	str	x0, [sp, #168]
  41784c:	cbz	x0, 41814c <ferror@plt+0x15b1c>
  417850:	ldr	x3, [sp, #192]
  417854:	mov	x1, #0x8                   	// #8
  417858:	ldp	x4, x2, [sp, #304]
  41785c:	ldr	x25, [x3]
  417860:	ldrh	w0, [x3, #80]
  417864:	ldr	x19, [sp, #208]
  417868:	cmp	w0, #0x2
  41786c:	sub	x2, x2, x25
  417870:	cset	w3, eq  // eq = none
  417874:	add	x2, x2, x26
  417878:	cmp	w0, #0x2b
  41787c:	csinc	w3, w3, wzr, ne  // ne = any
  417880:	str	x2, [sp, #224]
  417884:	sub	x2, x4, x25
  417888:	sxtw	x0, w19
  41788c:	str	w3, [sp, #112]
  417890:	str	x2, [sp, #120]
  417894:	bl	402210 <calloc@plt>
  417898:	str	x0, [sp, #216]
  41789c:	cbz	x0, 41818c <ferror@plt+0x15b5c>
  4178a0:	stp	x23, x24, [sp, #48]
  4178a4:	cmp	w19, #0x1
  4178a8:	stp	x27, x28, [sp, #80]
  4178ac:	b.le	4180b0 <ferror@plt+0x15a80>
  4178b0:	ldr	w0, [sp, #208]
  4178b4:	cmp	w22, #0x0
  4178b8:	ldr	x2, [sp, #296]
  4178bc:	sub	w28, w0, #0x2
  4178c0:	mov	x0, #0x8                   	// #8
  4178c4:	mov	x1, #0x4                   	// #4
  4178c8:	sub	x2, x2, x25
  4178cc:	csel	x1, x1, x0, ne  // ne = any
  4178d0:	mov	x0, #0x10                  	// #16
  4178d4:	str	x1, [sp, #200]
  4178d8:	add	x28, x0, w28, uxtw #3
  4178dc:	add	x1, x2, x1
  4178e0:	ldr	x0, [sp, #280]
  4178e4:	mov	x20, #0x0                   	// #0
  4178e8:	stp	x20, x0, [sp, #136]
  4178ec:	add	x0, x25, x1
  4178f0:	stp	x1, x0, [sp, #176]
  4178f4:	ldr	x0, [sp, #192]
  4178f8:	str	x21, [sp, #264]
  4178fc:	str	wzr, [sp, #132]
  417900:	str	x2, [sp, #152]
  417904:	ldr	x23, [x0, #16]
  417908:	ldr	x0, [sp, #216]
  41790c:	add	x1, x0, x28
  417910:	add	x24, x0, #0x8
  417914:	ldr	x0, [sp, #224]
  417918:	str	x1, [sp, #104]
  41791c:	ldr	w1, [sp, #240]
  417920:	add	x28, x0, #0x4
  417924:	add	x19, x25, x0
  417928:	and	w1, w1, #0x10
  41792c:	mov	x0, x28
  417930:	mov	w21, w1
  417934:	mov	x28, x23
  417938:	mov	x23, x0
  41793c:	nop
  417940:	cmp	x28, x23
  417944:	cbz	w22, 417ed0 <ferror@plt+0x158a0>
  417948:	b.cc	417f28 <ferror@plt+0x158f8>  // b.lo, b.ul, b.last
  41794c:	ldr	w0, [x19]
  417950:	add	x1, x23, #0xc
  417954:	cbnz	w21, 417f48 <ferror@plt+0x15918>
  417958:	mov	w0, w0
  41795c:	cmp	x1, x28
  417960:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417964:	add	x2, x23, #0x9
  417968:	ldrh	w1, [x19, #14]
  41796c:	cmp	x2, x28
  417970:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417974:	ldrb	w2, [x19, #12]
  417978:	cbnz	w1, 417ae0 <ferror@plt+0x154b0>
  41797c:	ldr	w1, [sp, #112]
  417980:	cbz	w1, 417990 <ferror@plt+0x15360>
  417984:	and	w2, w2, #0xf
  417988:	cmp	w2, #0xd
  41798c:	b.eq	417ae0 <ferror@plt+0x154b0>  // b.none
  417990:	ldr	x1, [sp, #144]
  417994:	cmp	x1, x0
  417998:	b.ls	418074 <ferror@plt+0x15a44>  // b.plast
  41799c:	ldr	x1, [sp, #120]
  4179a0:	add	x0, x1, x0
  4179a4:	cmp	x0, x28
  4179a8:	b.cs	417a30 <ferror@plt+0x15400>  // b.hs, b.nlast
  4179ac:	ldrb	w1, [x25, x0]
  4179b0:	add	x27, x25, x0
  4179b4:	cbz	w1, 417ae0 <ferror@plt+0x154b0>
  4179b8:	mov	x0, x27
  4179bc:	bl	402020 <strlen@plt>
  4179c0:	ldr	x1, [sp, #136]
  4179c4:	add	x20, x1, #0x1
  4179c8:	ldr	w1, [sp, #132]
  4179cc:	add	x0, x0, x20
  4179d0:	str	x0, [sp, #136]
  4179d4:	ldr	x0, [sp, #160]
  4179d8:	add	w1, w1, #0x1
  4179dc:	str	w1, [sp, #132]
  4179e0:	cbz	x0, 417adc <ferror@plt+0x154ac>
  4179e4:	ldr	x0, [sp, #176]
  4179e8:	cmp	x0, x28
  4179ec:	b.cs	417a30 <ferror@plt+0x15400>  // b.hs, b.nlast
  4179f0:	mov	x20, #0x0                   	// #0
  4179f4:	ldr	x0, [sp, #184]
  4179f8:	add	x1, x0, x20
  4179fc:	mov	x0, x27
  417a00:	bl	402370 <strcmp@plt>
  417a04:	ldr	x1, [sp, #152]
  417a08:	add	x10, x1, x20
  417a0c:	cbz	w0, 417a68 <ferror@plt+0x15438>
  417a10:	ldr	x0, [sp, #160]
  417a14:	add	x20, x20, #0x40
  417a18:	cmp	x0, x20
  417a1c:	b.ls	418114 <ferror@plt+0x15ae4>  // b.plast
  417a20:	ldr	x0, [sp, #176]
  417a24:	add	x0, x20, x0
  417a28:	cmp	x28, x0
  417a2c:	b.hi	4179f4 <ferror@plt+0x153c4>  // b.pmore
  417a30:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  417a34:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  417a38:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  417a3c:	add	x3, x3, #0x9d8
  417a40:	add	x1, x1, #0x900
  417a44:	add	x0, x0, #0x918
  417a48:	mov	w2, #0xca                  	// #202
  417a4c:	bl	402570 <__assert_fail@plt>
  417a50:	str	xzr, [sp, #168]
  417a54:	str	wzr, [sp, #244]
  417a58:	b	417850 <ferror@plt+0x15220>
  417a5c:	str	xzr, [sp, #272]
  417a60:	str	xzr, [sp, #296]
  417a64:	b	4177b4 <ferror@plt+0x15184>
  417a68:	add	x1, x25, x10
  417a6c:	cbz	w21, 417fa8 <ferror@plt+0x15978>
  417a70:	ldrb	w0, [x25, x10]
  417a74:	ldrb	w2, [x1, #1]
  417a78:	ldrb	w10, [x1, #2]
  417a7c:	ldr	x3, [sp, #200]
  417a80:	orr	x0, x2, x0, lsl #8
  417a84:	ldrb	w2, [x1, #3]
  417a88:	orr	x0, x10, x0, lsl #8
  417a8c:	cmp	x3, #0x4
  417a90:	orr	x0, x2, x0, lsl #8
  417a94:	b.eq	417ac0 <ferror@plt+0x15490>  // b.none
  417a98:	ldrb	w2, [x1, #4]
  417a9c:	cmp	x3, #0x8
  417aa0:	ldrb	w10, [x1, #5]
  417aa4:	orr	x0, x2, x0, lsl #8
  417aa8:	ldrb	w2, [x1, #6]
  417aac:	orr	x0, x10, x0, lsl #8
  417ab0:	orr	x0, x2, x0, lsl #8
  417ab4:	b.ne	417ac0 <ferror@plt+0x15490>  // b.any
  417ab8:	ldrb	w1, [x1, #7]
  417abc:	orr	x0, x1, x0, lsl #8
  417ac0:	ldr	x1, [sp, #168]
  417ac4:	lsr	x6, x20, #6
  417ac8:	cmp	w6, #0x0
  417acc:	ccmp	x1, #0x0, #0x4, ge  // ge = tcont
  417ad0:	b.eq	417adc <ferror@plt+0x154ac>  // b.none
  417ad4:	mov	w2, #0x1                   	// #1
  417ad8:	strb	w2, [x1, w6, sxtw]
  417adc:	str	x0, [x24]
  417ae0:	ldr	x0, [sp, #104]
  417ae4:	add	x24, x24, #0x8
  417ae8:	add	x19, x19, x26
  417aec:	add	x23, x23, x26
  417af0:	cmp	x0, x24
  417af4:	b.ne	417940 <ferror@plt+0x15310>  // b.any
  417af8:	ldr	x0, [sp, #168]
  417afc:	ldr	x20, [sp, #136]
  417b00:	ldr	x21, [sp, #264]
  417b04:	cbz	x0, 417b84 <ferror@plt+0x15554>
  417b08:	ldr	w0, [sp, #244]
  417b0c:	cmp	w0, #0x0
  417b10:	b.le	417b84 <ferror@plt+0x15554>
  417b14:	ldr	x1, [sp, #152]
  417b18:	str	x26, [sp, #104]
  417b1c:	ldr	x0, [sp, #248]
  417b20:	mov	w26, w22
  417b24:	ldr	w28, [sp, #132]
  417b28:	ldr	w24, [sp, #244]
  417b2c:	add	x23, x0, x1
  417b30:	ldr	x27, [sp, #168]
  417b34:	ldr	x22, [sp, #192]
  417b38:	ldr	x19, [sp, #232]
  417b3c:	nop
  417b40:	ldrb	w0, [x27, x21]
  417b44:	cbnz	w0, 417b68 <ferror@plt+0x15538>
  417b48:	ldr	x0, [x22, #16]
  417b4c:	cmp	x0, x23
  417b50:	b.ls	417a30 <ferror@plt+0x15400>  // b.plast
  417b54:	add	x0, x25, x23
  417b58:	bl	402020 <strlen@plt>
  417b5c:	add	x1, x20, #0x1
  417b60:	add	w28, w28, #0x1
  417b64:	add	x20, x0, x1
  417b68:	add	x21, x21, #0x1
  417b6c:	add	x23, x23, x19
  417b70:	cmp	w24, w21
  417b74:	b.gt	417b40 <ferror@plt+0x15510>
  417b78:	mov	w22, w26
  417b7c:	str	w28, [sp, #132]
  417b80:	ldr	x26, [sp, #104]
  417b84:	ldr	w0, [sp, #132]
  417b88:	cbz	w0, 4180d8 <ferror@plt+0x15aa8>
  417b8c:	mov	w21, #0x18                  	// #24
  417b90:	smull	x19, w0, w21
  417b94:	add	x0, x19, x20
  417b98:	bl	4021a0 <malloc@plt>
  417b9c:	mov	x20, x0
  417ba0:	ldr	x0, [sp, #256]
  417ba4:	str	x20, [x0]
  417ba8:	cbz	x20, 41815c <ferror@plt+0x15b2c>
  417bac:	ldr	x0, [sp, #208]
  417bb0:	add	x28, x20, x19
  417bb4:	cmp	w0, #0x1
  417bb8:	b.le	418144 <ferror@plt+0x15b14>
  417bbc:	sub	w10, w0, #0x2
  417bc0:	mov	x0, #0x10                  	// #16
  417bc4:	ldr	x1, [sp, #192]
  417bc8:	add	x10, x0, w10, uxtw #3
  417bcc:	ldr	x0, [sp, #216]
  417bd0:	str	w21, [sp, #184]
  417bd4:	ldr	x6, [x1, #16]
  417bd8:	add	x9, x0, #0x8
  417bdc:	add	x10, x0, x10
  417be0:	ldr	w1, [sp, #240]
  417be4:	ldr	x0, [sp, #224]
  417be8:	mov	x24, x25
  417bec:	mov	x4, x26
  417bf0:	and	w11, w1, #0x10
  417bf4:	add	x21, x25, x0
  417bf8:	add	x23, x0, #0x4
  417bfc:	mov	x26, x23
  417c00:	mov	x25, x6
  417c04:	mov	x23, x21
  417c08:	mov	w21, w22
  417c0c:	str	x20, [sp, #176]
  417c10:	mov	x20, x28
  417c14:	mov	x28, x9
  417c18:	mov	w19, #0x0                   	// #0
  417c1c:	mov	w27, #0x55                  	// #85
  417c20:	cmp	x25, x26
  417c24:	cbz	w21, 417f74 <ferror@plt+0x15944>
  417c28:	b.cc	417f28 <ferror@plt+0x158f8>  // b.lo, b.ul, b.last
  417c2c:	ldr	w1, [x23]
  417c30:	add	x0, x26, #0xc
  417c34:	cbnz	w11, 41802c <ferror@plt+0x159fc>
  417c38:	mov	w1, w1
  417c3c:	cmp	x0, x25
  417c40:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417c44:	add	x2, x26, #0x9
  417c48:	ldrh	w0, [x23, #14]
  417c4c:	cmp	x2, x25
  417c50:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417c54:	ldrb	w2, [x23, #12]
  417c58:	cbnz	w0, 417d0c <ferror@plt+0x156dc>
  417c5c:	ldr	w0, [sp, #112]
  417c60:	cbz	w0, 417c70 <ferror@plt+0x15640>
  417c64:	and	w0, w2, #0xf
  417c68:	cmp	w0, #0xd
  417c6c:	b.eq	417d0c <ferror@plt+0x156dc>  // b.none
  417c70:	ldr	x0, [sp, #120]
  417c74:	add	x1, x0, x1
  417c78:	cmp	x1, x25
  417c7c:	b.cs	417a30 <ferror@plt+0x15400>  // b.hs, b.nlast
  417c80:	ldrb	w0, [x24, x1]
  417c84:	add	x22, x24, x1
  417c88:	cbz	w0, 417d0c <ferror@plt+0x156dc>
  417c8c:	lsr	w2, w2, #4
  417c90:	mov	w1, #0x57                  	// #87
  417c94:	cmp	w2, #0x2
  417c98:	mov	x0, x22
  417c9c:	csel	w9, w1, w27, eq  // eq = none
  417ca0:	str	w9, [sp, #132]
  417ca4:	str	x4, [sp, #136]
  417ca8:	str	w11, [sp, #144]
  417cac:	str	x10, [sp, #160]
  417cb0:	bl	402020 <strlen@plt>
  417cb4:	ldr	w1, [sp, #184]
  417cb8:	mov	x2, x0
  417cbc:	ldr	x3, [sp, #176]
  417cc0:	str	x2, [sp, #104]
  417cc4:	ldr	w9, [sp, #132]
  417cc8:	smull	x8, w19, w1
  417ccc:	mov	x1, x22
  417cd0:	ldr	x0, [x28]
  417cd4:	add	x7, x3, x8
  417cd8:	add	w19, w19, #0x1
  417cdc:	str	x0, [x3, x8]
  417ce0:	mov	x0, x20
  417ce4:	str	w9, [x7, #8]
  417ce8:	str	x20, [x7, #16]
  417cec:	bl	401fe0 <memcpy@plt>
  417cf0:	ldr	x2, [sp, #104]
  417cf4:	ldr	w11, [sp, #144]
  417cf8:	add	x0, x2, #0x1
  417cfc:	ldr	x4, [sp, #136]
  417d00:	strb	wzr, [x20, x2]
  417d04:	ldr	x10, [sp, #160]
  417d08:	add	x20, x20, x0
  417d0c:	add	x28, x28, #0x8
  417d10:	add	x23, x23, x4
  417d14:	cmp	x10, x28
  417d18:	add	x26, x26, x4
  417d1c:	b.ne	417c20 <ferror@plt+0x155f0>  // b.any
  417d20:	mov	x28, x20
  417d24:	mov	x25, x24
  417d28:	ldr	x20, [sp, #176]
  417d2c:	ldr	x0, [sp, #216]
  417d30:	bl	4023e0 <free@plt>
  417d34:	ldr	x2, [sp, #168]
  417d38:	cbz	x2, 418120 <ferror@plt+0x15af0>
  417d3c:	ldr	w0, [sp, #244]
  417d40:	cmp	w0, #0x0
  417d44:	b.le	4180a8 <ferror@plt+0x15a78>
  417d48:	ldr	x4, [sp, #152]
  417d4c:	sub	w0, w0, #0x1
  417d50:	ldr	x3, [sp, #248]
  417d54:	add	x22, x2, #0x1
  417d58:	ldr	w5, [sp, #240]
  417d5c:	add	x23, x25, x4
  417d60:	add	x1, x4, x3
  417d64:	sub	x21, x3, x25
  417d68:	add	x26, x25, x1
  417d6c:	add	x22, x22, x0
  417d70:	mov	x1, x28
  417d74:	and	w5, w5, #0x10
  417d78:	mov	x28, x26
  417d7c:	mov	x25, x2
  417d80:	mov	x26, x1
  417d84:	mov	w27, #0x55                  	// #85
  417d88:	stp	x22, x21, [sp, #112]
  417d8c:	mov	x22, x23
  417d90:	mov	x21, x20
  417d94:	mov	x20, x3
  417d98:	str	w5, [sp, #132]
  417d9c:	ldr	x23, [sp, #192]
  417da0:	ldr	x24, [sp, #232]
  417da4:	b	417e4c <ferror@plt+0x1581c>
  417da8:	cbz	x20, 41806c <ferror@plt+0x15a3c>
  417dac:	ldurb	w3, [x28, #-1]
  417db0:	cmp	x20, #0x4
  417db4:	ldurb	w7, [x28, #-2]
  417db8:	ldurb	w1, [x28, #-3]
  417dbc:	ldurb	w0, [x28, #-4]
  417dc0:	orr	x3, x7, x3, lsl #8
  417dc4:	orr	x3, x1, x3, lsl #8
  417dc8:	orr	x3, x0, x3, lsl #8
  417dcc:	b.eq	417df8 <ferror@plt+0x157c8>  // b.none
  417dd0:	ldurb	w7, [x28, #-5]
  417dd4:	cmp	x20, #0x8
  417dd8:	ldurb	w1, [x28, #-6]
  417ddc:	ldurb	w0, [x28, #-7]
  417de0:	orr	x3, x7, x3, lsl #8
  417de4:	orr	x3, x1, x3, lsl #8
  417de8:	orr	x3, x0, x3, lsl #8
  417dec:	b.ne	417df8 <ferror@plt+0x157c8>  // b.any
  417df0:	ldurb	w0, [x28, #-8]
  417df4:	orr	x3, x0, x3, lsl #8
  417df8:	mov	w0, #0x18                  	// #24
  417dfc:	mov	x1, x28
  417e00:	str	x2, [sp, #104]
  417e04:	smull	x8, w19, w0
  417e08:	mov	x0, x26
  417e0c:	add	w19, w19, #0x1
  417e10:	add	x7, x21, x8
  417e14:	str	x3, [x21, x8]
  417e18:	str	w27, [x7, #8]
  417e1c:	str	x26, [x7, #16]
  417e20:	bl	401fe0 <memcpy@plt>
  417e24:	ldr	x2, [sp, #104]
  417e28:	add	x0, x2, #0x1
  417e2c:	strb	wzr, [x26, x2]
  417e30:	add	x26, x26, x0
  417e34:	ldr	x0, [sp, #112]
  417e38:	add	x25, x25, #0x1
  417e3c:	add	x28, x28, x24
  417e40:	add	x22, x22, x24
  417e44:	cmp	x25, x0
  417e48:	b.eq	4180a8 <ferror@plt+0x15a78>  // b.none
  417e4c:	ldrb	w0, [x25]
  417e50:	cbnz	w0, 417e34 <ferror@plt+0x15804>
  417e54:	ldr	x0, [sp, #120]
  417e58:	ldr	x1, [x23, #16]
  417e5c:	add	x0, x0, x22
  417e60:	cmp	x1, x0
  417e64:	b.ls	417a30 <ferror@plt+0x15400>  // b.plast
  417e68:	mov	x0, x28
  417e6c:	bl	402020 <strlen@plt>
  417e70:	mov	x2, x0
  417e74:	ldr	w0, [sp, #132]
  417e78:	cbz	w0, 417da8 <ferror@plt+0x15778>
  417e7c:	cbz	x20, 41806c <ferror@plt+0x15a3c>
  417e80:	ldrb	w3, [x22]
  417e84:	cmp	x20, #0x4
  417e88:	ldrb	w7, [x22, #1]
  417e8c:	ldrb	w1, [x22, #2]
  417e90:	ldrb	w0, [x22, #3]
  417e94:	orr	x3, x7, x3, lsl #8
  417e98:	orr	x3, x1, x3, lsl #8
  417e9c:	orr	x3, x0, x3, lsl #8
  417ea0:	b.eq	417df8 <ferror@plt+0x157c8>  // b.none
  417ea4:	ldrb	w7, [x22, #4]
  417ea8:	cmp	x20, #0x8
  417eac:	ldrb	w1, [x22, #5]
  417eb0:	ldrb	w0, [x22, #6]
  417eb4:	orr	x3, x7, x3, lsl #8
  417eb8:	orr	x3, x1, x3, lsl #8
  417ebc:	orr	x3, x0, x3, lsl #8
  417ec0:	b.ne	417df8 <ferror@plt+0x157c8>  // b.any
  417ec4:	ldrb	w0, [x22, #7]
  417ec8:	orr	x3, x0, x3, lsl #8
  417ecc:	b	417df8 <ferror@plt+0x157c8>
  417ed0:	b.cc	417f28 <ferror@plt+0x158f8>  // b.lo, b.ul, b.last
  417ed4:	ldr	w0, [x19]
  417ed8:	add	x1, x23, #0x4
  417edc:	cbnz	w21, 417f04 <ferror@plt+0x158d4>
  417ee0:	mov	w0, w0
  417ee4:	cmp	x1, x28
  417ee8:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417eec:	add	x2, x23, #0x1
  417ef0:	ldrh	w1, [x19, #6]
  417ef4:	cmp	x2, x28
  417ef8:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417efc:	ldrb	w2, [x19, #4]
  417f00:	b	417978 <ferror@plt+0x15348>
  417f04:	rev	w0, w0
  417f08:	cmp	x1, x28
  417f0c:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417f10:	ldrh	w1, [x19, #6]
  417f14:	add	x2, x23, #0x1
  417f18:	cmp	x2, x28
  417f1c:	rev16	w1, w1
  417f20:	and	w1, w1, #0xffff
  417f24:	b.ls	417efc <ferror@plt+0x158cc>  // b.plast
  417f28:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  417f2c:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  417f30:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  417f34:	add	x3, x3, #0x9c8
  417f38:	add	x1, x1, #0x900
  417f3c:	add	x0, x0, #0x930
  417f40:	mov	w2, #0x89                  	// #137
  417f44:	bl	402570 <__assert_fail@plt>
  417f48:	rev	w0, w0
  417f4c:	cmp	x1, x28
  417f50:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417f54:	ldrh	w1, [x19, #14]
  417f58:	add	x2, x23, #0x9
  417f5c:	cmp	x2, x28
  417f60:	rev16	w1, w1
  417f64:	and	w1, w1, #0xffff
  417f68:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417f6c:	ldrb	w2, [x19, #12]
  417f70:	b	417978 <ferror@plt+0x15348>
  417f74:	b.cc	417f28 <ferror@plt+0x158f8>  // b.lo, b.ul, b.last
  417f78:	ldr	w1, [x23]
  417f7c:	add	x0, x26, #0x4
  417f80:	cbnz	w11, 418000 <ferror@plt+0x159d0>
  417f84:	mov	w1, w1
  417f88:	cmp	x0, x25
  417f8c:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417f90:	add	x2, x26, #0x1
  417f94:	ldrh	w0, [x23, #6]
  417f98:	cmp	x2, x25
  417f9c:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  417fa0:	ldrb	w2, [x23, #4]
  417fa4:	b	417c58 <ferror@plt+0x15628>
  417fa8:	ldr	x3, [sp, #200]
  417fac:	add	x1, x1, x3
  417fb0:	cmp	x3, #0x4
  417fb4:	ldurb	w2, [x1, #-2]
  417fb8:	ldurb	w0, [x1, #-1]
  417fbc:	ldurb	w11, [x1, #-3]
  417fc0:	orr	x0, x2, x0, lsl #8
  417fc4:	ldurb	w2, [x1, #-4]
  417fc8:	orr	x0, x11, x0, lsl #8
  417fcc:	orr	x0, x2, x0, lsl #8
  417fd0:	b.eq	417ac0 <ferror@plt+0x15490>  // b.none
  417fd4:	ldurb	w11, [x1, #-5]
  417fd8:	cmp	x3, #0x8
  417fdc:	ldurb	w2, [x1, #-6]
  417fe0:	ldurb	w1, [x1, #-7]
  417fe4:	orr	x0, x11, x0, lsl #8
  417fe8:	orr	x0, x2, x0, lsl #8
  417fec:	orr	x0, x1, x0, lsl #8
  417ff0:	b.ne	417ac0 <ferror@plt+0x15490>  // b.any
  417ff4:	ldrb	w1, [x25, x10]
  417ff8:	orr	x0, x1, x0, lsl #8
  417ffc:	b	417ac0 <ferror@plt+0x15490>
  418000:	rev	w1, w1
  418004:	cmp	x0, x25
  418008:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  41800c:	ldrh	w0, [x23, #6]
  418010:	add	x2, x26, #0x1
  418014:	cmp	x2, x25
  418018:	rev16	w0, w0
  41801c:	and	w0, w0, #0xffff
  418020:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  418024:	ldrb	w2, [x23, #4]
  418028:	b	417c58 <ferror@plt+0x15628>
  41802c:	rev	w1, w1
  418030:	cmp	x0, x25
  418034:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  418038:	ldrh	w0, [x23, #14]
  41803c:	add	x2, x26, #0x9
  418040:	cmp	x2, x25
  418044:	rev16	w0, w0
  418048:	and	w0, w0, #0xffff
  41804c:	b.hi	417f28 <ferror@plt+0x158f8>  // b.pmore
  418050:	ldrb	w2, [x23, #12]
  418054:	b	417c58 <ferror@plt+0x15628>
  418058:	str	xzr, [sp, #232]
  41805c:	str	xzr, [sp, #248]
  418060:	str	xzr, [sp, #272]
  418064:	str	xzr, [sp, #296]
  418068:	b	4177b4 <ferror@plt+0x15184>
  41806c:	mov	x3, #0x0                   	// #0
  418070:	b	417df8 <ferror@plt+0x157c8>
  418074:	ldr	x0, [sp, #168]
  418078:	mov	w19, #0xffffffea            	// #-22
  41807c:	bl	4023e0 <free@plt>
  418080:	ldr	x0, [sp, #216]
  418084:	bl	4023e0 <free@plt>
  418088:	ldp	x21, x22, [sp, #32]
  41808c:	ldp	x23, x24, [sp, #48]
  418090:	ldp	x25, x26, [sp, #64]
  418094:	ldp	x27, x28, [sp, #80]
  418098:	mov	w0, w19
  41809c:	ldp	x19, x20, [sp, #16]
  4180a0:	ldp	x29, x30, [sp], #320
  4180a4:	ret
  4180a8:	ldr	x0, [sp, #168]
  4180ac:	b	418084 <ferror@plt+0x15a54>
  4180b0:	ldr	x0, [sp, #168]
  4180b4:	cbz	x0, 4180d8 <ferror@plt+0x15aa8>
  4180b8:	ldr	x0, [sp, #296]
  4180bc:	str	wzr, [sp, #132]
  4180c0:	ldr	w1, [sp, #244]
  4180c4:	mov	x20, #0x0                   	// #0
  4180c8:	sub	x0, x0, x25
  4180cc:	str	x0, [sp, #152]
  4180d0:	cmp	w1, #0x0
  4180d4:	b.gt	417b14 <ferror@plt+0x154e4>
  4180d8:	ldr	x0, [sp, #168]
  4180dc:	mov	w19, #0x0                   	// #0
  4180e0:	bl	4023e0 <free@plt>
  4180e4:	ldr	x0, [sp, #216]
  4180e8:	bl	4023e0 <free@plt>
  4180ec:	ldr	x0, [sp, #256]
  4180f0:	ldp	x21, x22, [sp, #32]
  4180f4:	ldp	x23, x24, [sp, #48]
  4180f8:	ldp	x25, x26, [sp, #64]
  4180fc:	ldp	x27, x28, [sp, #80]
  418100:	str	xzr, [x0]
  418104:	mov	w0, w19
  418108:	ldp	x19, x20, [sp, #16]
  41810c:	ldp	x29, x30, [sp], #320
  418110:	ret
  418114:	mov	x0, #0x0                   	// #0
  418118:	str	x0, [x24]
  41811c:	b	417ae0 <ferror@plt+0x154b0>
  418120:	ldp	x21, x22, [sp, #32]
  418124:	ldp	x23, x24, [sp, #48]
  418128:	ldp	x25, x26, [sp, #64]
  41812c:	ldp	x27, x28, [sp, #80]
  418130:	b	418098 <ferror@plt+0x15a68>
  418134:	ldp	x21, x22, [sp, #32]
  418138:	ldp	x25, x26, [sp, #64]
  41813c:	mov	w19, #0xffffffea            	// #-22
  418140:	b	418098 <ferror@plt+0x15a68>
  418144:	mov	w19, #0x0                   	// #0
  418148:	b	417d2c <ferror@plt+0x156fc>
  41814c:	mov	w19, #0xfffffff4            	// #-12
  418150:	ldp	x21, x22, [sp, #32]
  418154:	ldp	x25, x26, [sp, #64]
  418158:	b	418098 <ferror@plt+0x15a68>
  41815c:	ldr	x0, [sp, #168]
  418160:	bl	4023e0 <free@plt>
  418164:	ldr	x0, [sp, #216]
  418168:	bl	4023e0 <free@plt>
  41816c:	bl	402580 <__errno_location@plt>
  418170:	ldr	w19, [x0]
  418174:	ldp	x21, x22, [sp, #32]
  418178:	neg	w19, w19
  41817c:	ldp	x23, x24, [sp, #48]
  418180:	ldp	x25, x26, [sp, #64]
  418184:	ldp	x27, x28, [sp, #80]
  418188:	b	418098 <ferror@plt+0x15a68>
  41818c:	ldr	x0, [sp, #168]
  418190:	mov	w19, #0xfffffff4            	// #-12
  418194:	bl	4023e0 <free@plt>
  418198:	ldp	x21, x22, [sp, #32]
  41819c:	ldp	x25, x26, [sp, #64]
  4181a0:	b	418098 <ferror@plt+0x15a68>
  4181a4:	nop
  4181a8:	stp	x29, x30, [sp, #-48]!
  4181ac:	mov	x29, sp
  4181b0:	stp	x19, x20, [sp, #16]
  4181b4:	mov	x20, x0
  4181b8:	str	x21, [sp, #32]
  4181bc:	mov	x21, x1
  4181c0:	bl	415778 <ferror@plt+0x13148>
  4181c4:	mov	x19, x0
  4181c8:	mov	x0, x20
  4181cc:	bl	415770 <ferror@plt+0x13140>
  4181d0:	cmp	x19, #0x1b
  4181d4:	b.le	418214 <ferror@plt+0x15be4>
  4181d8:	mov	x2, x0
  4181dc:	sub	x1, x19, #0x1c
  4181e0:	mov	x0, #0x4d7e                	// #19838
  4181e4:	add	x4, x2, x1
  4181e8:	movk	x0, #0x646f, lsl #16
  4181ec:	ldr	x3, [x2, x1]
  4181f0:	movk	x0, #0x6c75, lsl #32
  4181f4:	movk	x0, #0x2065, lsl #48
  4181f8:	cmp	x3, x0
  4181fc:	b.eq	4182e0 <ferror@plt+0x15cb0>  // b.none
  418200:	mov	w3, #0x1                   	// #1
  418204:	cmp	x1, #0xb
  418208:	cset	w0, ls  // ls = plast
  41820c:	orr	w0, w0, w3
  418210:	cbz	w0, 418228 <ferror@plt+0x15bf8>
  418214:	mov	w0, #0x0                   	// #0
  418218:	ldp	x19, x20, [sp, #16]
  41821c:	ldr	x21, [sp, #32]
  418220:	ldp	x29, x30, [sp], #48
  418224:	ret
  418228:	sub	x19, x19, #0x28
  41822c:	add	x1, x2, x19
  418230:	ldrb	w3, [x2, x19]
  418234:	cmp	w3, #0x1
  418238:	b.hi	418218 <ferror@plt+0x15be8>  // b.pmore
  41823c:	ldrb	w4, [x1, #1]
  418240:	cmp	w4, #0x7
  418244:	b.hi	418218 <ferror@plt+0x15be8>  // b.pmore
  418248:	ldrb	w5, [x1, #2]
  41824c:	cmp	w5, #0x2
  418250:	b.hi	418218 <ferror@plt+0x15be8>  // b.pmore
  418254:	ldr	w7, [x1, #8]
  418258:	rev	w6, w7
  41825c:	cbz	w7, 418218 <ferror@plt+0x15be8>
  418260:	ldrb	w8, [x1, #3]
  418264:	ldrb	w1, [x1, #4]
  418268:	add	w7, w8, w1
  41826c:	add	x7, x6, w7, sxtw
  418270:	cmp	x7, x19
  418274:	b.gt	418218 <ferror@plt+0x15be8>
  418278:	cmp	w5, #0x2
  41827c:	b.eq	418334 <ferror@plt+0x15d04>  // b.none
  418280:	adrp	x9, 432000 <ferror@plt+0x2f9d0>
  418284:	adrp	x7, 432000 <ferror@plt+0x2f9d0>
  418288:	add	x9, x9, #0xd50
  41828c:	add	x7, x7, #0xd60
  418290:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  418294:	add	x0, x0, #0xda0
  418298:	sub	x19, x19, x6
  41829c:	and	x10, x1, #0xff
  4182a0:	sub	x1, x19, w1, uxtb
  4182a4:	add	x19, x2, x19
  4182a8:	sub	x11, x1, w8, uxtb
  4182ac:	add	x1, x2, x1
  4182b0:	ldr	x9, [x9, w3, sxtw #3]
  4182b4:	add	x2, x2, x11
  4182b8:	ldr	x3, [x0, w5, sxtw #3]
  4182bc:	and	x8, x8, #0xff
  4182c0:	ldr	x4, [x7, w4, sxtw #3]
  4182c4:	mov	w0, #0x1                   	// #1
  4182c8:	stp	x2, x8, [x21]
  4182cc:	stp	x1, x10, [x21, #16]
  4182d0:	stp	x9, x4, [x21, #32]
  4182d4:	stp	x3, x19, [x21, #48]
  4182d8:	str	x6, [x21, #64]
  4182dc:	b	418218 <ferror@plt+0x15be8>
  4182e0:	mov	x0, #0x6973                	// #26995
  4182e4:	ldr	x3, [x4, #8]
  4182e8:	movk	x0, #0x6e67, lsl #16
  4182ec:	movk	x0, #0x7461, lsl #32
  4182f0:	movk	x0, #0x7275, lsl #48
  4182f4:	cmp	x3, x0
  4182f8:	b.ne	418200 <ferror@plt+0x15bd0>  // b.any
  4182fc:	mov	x0, #0x2065                	// #8293
  418300:	ldr	x3, [x4, #16]
  418304:	movk	x0, #0x7061, lsl #16
  418308:	movk	x0, #0x6570, lsl #32
  41830c:	movk	x0, #0x646e, lsl #48
  418310:	cmp	x3, x0
  418314:	b.ne	418200 <ferror@plt+0x15bd0>  // b.any
  418318:	ldr	w3, [x4, #24]
  41831c:	mov	w0, #0x6465                	// #25701
  418320:	movk	w0, #0xa7e, lsl #16
  418324:	cmp	w3, w0
  418328:	b.ne	418200 <ferror@plt+0x15bd0>  // b.any
  41832c:	mov	w3, #0x0                   	// #0
  418330:	b	418204 <ferror@plt+0x15bd4>
  418334:	adrp	x2, 41d000 <ferror@plt+0x1a9d0>
  418338:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  41833c:	add	x2, x2, #0xa28
  418340:	add	x1, x1, #0xa30
  418344:	mov	w0, #0x1                   	// #1
  418348:	stp	x2, x1, [x21, #40]
  41834c:	b	418218 <ferror@plt+0x15be8>
  418350:	ldr	x1, [x0, #72]
  418354:	cbz	x1, 418360 <ferror@plt+0x15d30>
  418358:	mov	x16, x1
  41835c:	br	x16
  418360:	ret
  418364:	nop
  418368:	str	xzr, [x0]
  41836c:	str	xzr, [x0, #8]
  418370:	ret
  418374:	nop
  418378:	ldr	x0, [x0]
  41837c:	b	4023e0 <free@plt>
  418380:	stp	x29, x30, [sp, #-32]!
  418384:	mov	x29, sp
  418388:	ldr	w1, [x0, #12]
  41838c:	stp	x19, x20, [sp, #16]
  418390:	mov	x19, x0
  418394:	add	w1, w1, #0x1
  418398:	ldr	x0, [x0]
  41839c:	bl	402230 <realloc@plt>
  4183a0:	mov	x20, x0
  4183a4:	cbz	x0, 4183c0 <ferror@plt+0x15d90>
  4183a8:	ldr	w0, [x19, #12]
  4183ac:	strb	wzr, [x20, x0]
  4183b0:	mov	x0, x20
  4183b4:	ldp	x19, x20, [sp, #16]
  4183b8:	ldp	x29, x30, [sp], #32
  4183bc:	ret
  4183c0:	ldr	x0, [x19]
  4183c4:	bl	4023e0 <free@plt>
  4183c8:	b	4183b0 <ferror@plt+0x15d80>
  4183cc:	nop
  4183d0:	stp	x29, x30, [sp, #-32]!
  4183d4:	mov	x29, sp
  4183d8:	ldr	w1, [x0, #12]
  4183dc:	stp	x19, x20, [sp, #16]
  4183e0:	mov	x19, x0
  4183e4:	ldr	w0, [x0, #8]
  4183e8:	add	w20, w1, #0x1
  4183ec:	cmp	x20, x0
  4183f0:	ldr	x0, [x19]
  4183f4:	b.ls	418424 <ferror@plt+0x15df4>  // b.plast
  4183f8:	add	w2, w1, #0x1
  4183fc:	and	x1, x20, #0xffffff80
  418400:	add	x1, x1, #0x80
  418404:	tst	x2, #0x7f
  418408:	csel	x20, x1, x20, ne  // ne = any
  41840c:	mov	x1, x20
  418410:	bl	402230 <realloc@plt>
  418414:	cbz	x0, 41842c <ferror@plt+0x15dfc>
  418418:	ldr	w1, [x19, #12]
  41841c:	str	x0, [x19]
  418420:	str	w20, [x19, #8]
  418424:	strb	wzr, [x0, w1, uxtw]
  418428:	ldr	x0, [x19]
  41842c:	ldp	x19, x20, [sp, #16]
  418430:	ldp	x29, x30, [sp], #32
  418434:	ret
  418438:	stp	x29, x30, [sp, #-48]!
  41843c:	mov	x29, sp
  418440:	stp	x19, x20, [sp, #16]
  418444:	mov	x19, x0
  418448:	str	x21, [sp, #32]
  41844c:	and	w21, w1, #0xff
  418450:	ldr	w1, [x0, #12]
  418454:	ldr	w0, [x0, #8]
  418458:	add	w20, w1, #0x1
  41845c:	cmp	x20, x0
  418460:	ldr	x0, [x19]
  418464:	b.ls	418498 <ferror@plt+0x15e68>  // b.plast
  418468:	add	w2, w1, #0x1
  41846c:	and	x1, x20, #0xffffff80
  418470:	add	x1, x1, #0x80
  418474:	tst	x2, #0x7f
  418478:	csel	x20, x1, x20, ne  // ne = any
  41847c:	mov	x1, x20
  418480:	bl	402230 <realloc@plt>
  418484:	mov	w2, #0x0                   	// #0
  418488:	cbz	x0, 4184ac <ferror@plt+0x15e7c>
  41848c:	ldr	w1, [x19, #12]
  418490:	str	x0, [x19]
  418494:	str	w20, [x19, #8]
  418498:	strb	w21, [x0, w1, uxtw]
  41849c:	mov	w2, #0x1                   	// #1
  4184a0:	ldr	w1, [x19, #12]
  4184a4:	add	w1, w1, w2
  4184a8:	str	w1, [x19, #12]
  4184ac:	mov	w0, w2
  4184b0:	ldp	x19, x20, [sp, #16]
  4184b4:	ldr	x21, [sp, #32]
  4184b8:	ldp	x29, x30, [sp], #48
  4184bc:	ret
  4184c0:	stp	x29, x30, [sp, #-64]!
  4184c4:	mov	x29, sp
  4184c8:	stp	x19, x20, [sp, #16]
  4184cc:	stp	x21, x22, [sp, #32]
  4184d0:	str	x23, [sp, #48]
  4184d4:	cbz	x1, 4185a4 <ferror@plt+0x15f74>
  4184d8:	mov	x19, x0
  4184dc:	cbz	x0, 418584 <ferror@plt+0x15f54>
  4184e0:	mov	x21, x1
  4184e4:	mov	x0, x1
  4184e8:	bl	402020 <strlen@plt>
  4184ec:	mov	x20, x0
  4184f0:	mov	w23, w0
  4184f4:	ldp	w0, w2, [x19, #8]
  4184f8:	add	w22, w2, w20
  4184fc:	add	w1, w2, w20
  418500:	cmp	x22, x0
  418504:	ldr	x0, [x19]
  418508:	b.ls	418534 <ferror@plt+0x15f04>  // b.plast
  41850c:	tst	x1, #0x7f
  418510:	and	x1, x22, #0xffffff80
  418514:	add	x1, x1, #0x80
  418518:	csel	x22, x1, x22, ne  // ne = any
  41851c:	mov	x1, x22
  418520:	bl	402230 <realloc@plt>
  418524:	cbz	x0, 418568 <ferror@plt+0x15f38>
  418528:	ldr	w2, [x19, #12]
  41852c:	str	x0, [x19]
  418530:	str	w22, [x19, #8]
  418534:	mov	x1, x21
  418538:	add	x0, x0, w2, uxtw
  41853c:	mov	w2, w20
  418540:	bl	401fe0 <memcpy@plt>
  418544:	ldr	w0, [x19, #12]
  418548:	ldp	x21, x22, [sp, #32]
  41854c:	add	w20, w0, w20
  418550:	str	w20, [x19, #12]
  418554:	mov	w0, w23
  418558:	ldp	x19, x20, [sp, #16]
  41855c:	ldr	x23, [sp, #48]
  418560:	ldp	x29, x30, [sp], #64
  418564:	ret
  418568:	mov	w23, #0x0                   	// #0
  41856c:	mov	w0, w23
  418570:	ldp	x19, x20, [sp, #16]
  418574:	ldp	x21, x22, [sp, #32]
  418578:	ldr	x23, [sp, #48]
  41857c:	ldp	x29, x30, [sp], #64
  418580:	ret
  418584:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  418588:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  41858c:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  418590:	add	x3, x3, #0xae8
  418594:	add	x1, x1, #0xa98
  418598:	add	x0, x0, #0xab8
  41859c:	mov	w2, #0x63                  	// #99
  4185a0:	bl	402570 <__assert_fail@plt>
  4185a4:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  4185a8:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4185ac:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  4185b0:	add	x3, x3, #0xae8
  4185b4:	add	x1, x1, #0xa98
  4185b8:	add	x0, x0, #0xaa8
  4185bc:	mov	w2, #0x62                  	// #98
  4185c0:	bl	402570 <__assert_fail@plt>
  4185c4:	nop
  4185c8:	ldr	w1, [x0, #12]
  4185cc:	cbz	w1, 4185dc <ferror@plt+0x15fac>
  4185d0:	sub	w1, w1, #0x1
  4185d4:	str	w1, [x0, #12]
  4185d8:	ret
  4185dc:	stp	x29, x30, [sp, #-16]!
  4185e0:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  4185e4:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  4185e8:	mov	x29, sp
  4185ec:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  4185f0:	add	x3, x3, #0xb00
  4185f4:	add	x1, x1, #0xa98
  4185f8:	add	x0, x0, #0xac8
  4185fc:	mov	w2, #0x72                  	// #114
  418600:	bl	402570 <__assert_fail@plt>
  418604:	nop
  418608:	ldr	w2, [x0, #12]
  41860c:	cmp	w2, w1
  418610:	b.cc	418620 <ferror@plt+0x15ff0>  // b.lo, b.ul, b.last
  418614:	sub	w1, w2, w1
  418618:	str	w1, [x0, #12]
  41861c:	ret
  418620:	stp	x29, x30, [sp, #-16]!
  418624:	adrp	x3, 41d000 <ferror@plt+0x1a9d0>
  418628:	adrp	x1, 41d000 <ferror@plt+0x1a9d0>
  41862c:	mov	x29, sp
  418630:	adrp	x0, 41d000 <ferror@plt+0x1a9d0>
  418634:	add	x3, x3, #0xb10
  418638:	add	x1, x1, #0xa98
  41863c:	add	x0, x0, #0xad8
  418640:	mov	w2, #0x78                  	// #120
  418644:	bl	402570 <__assert_fail@plt>
  418648:	str	wzr, [x0, #12]
  41864c:	ret
  418650:	stp	x29, x30, [sp, #-64]!
  418654:	mov	x29, sp
  418658:	stp	x19, x20, [sp, #16]
  41865c:	adrp	x20, 432000 <ferror@plt+0x2f9d0>
  418660:	add	x20, x20, #0xc58
  418664:	stp	x21, x22, [sp, #32]
  418668:	adrp	x21, 432000 <ferror@plt+0x2f9d0>
  41866c:	add	x21, x21, #0xc50
  418670:	sub	x20, x20, x21
  418674:	mov	w22, w0
  418678:	stp	x23, x24, [sp, #48]
  41867c:	mov	x23, x1
  418680:	mov	x24, x2
  418684:	bl	401fa0 <memcpy@plt-0x40>
  418688:	cmp	xzr, x20, asr #3
  41868c:	b.eq	4186b8 <ferror@plt+0x16088>  // b.none
  418690:	asr	x20, x20, #3
  418694:	mov	x19, #0x0                   	// #0
  418698:	ldr	x3, [x21, x19, lsl #3]
  41869c:	mov	x2, x24
  4186a0:	add	x19, x19, #0x1
  4186a4:	mov	x1, x23
  4186a8:	mov	w0, w22
  4186ac:	blr	x3
  4186b0:	cmp	x20, x19
  4186b4:	b.ne	418698 <ferror@plt+0x16068>  // b.any
  4186b8:	ldp	x19, x20, [sp, #16]
  4186bc:	ldp	x21, x22, [sp, #32]
  4186c0:	ldp	x23, x24, [sp, #48]
  4186c4:	ldp	x29, x30, [sp], #64
  4186c8:	ret
  4186cc:	nop
  4186d0:	ret

Disassembly of section .fini:

00000000004186d4 <.fini>:
  4186d4:	stp	x29, x30, [sp, #-16]!
  4186d8:	mov	x29, sp
  4186dc:	ldp	x29, x30, [sp], #16
  4186e0:	ret
