Analysis & Synthesis report for Lab3Ripple
Wed Feb 05 17:48:50 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |adder_top
 10. Parameter Settings for User Entity Instance: adder:U_ADDER
 11. Port Connectivity Checks: "adder:U_ADDER|CLA4:A2"
 12. Port Connectivity Checks: "adder:U_ADDER|CGEN:G1"
 13. Port Connectivity Checks: "adder:U_ADDER|CLA4:A1|CLA:A1"
 14. Port Connectivity Checks: "adder:U_ADDER|CLA4:A1"
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Feb 05 17:48:50 2020       ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Lab3Ripple                                  ;
; Top-level Entity Name       ; adder_top                                   ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 24                                          ;
; Total pins                  ; 26                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240F100C4       ;                    ;
; Top-level entity name                                            ; adder_top          ; Lab3Ripple         ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; cla4.vhd                         ; yes             ; User VHDL File  ; C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd      ;         ;
; cla2.vhd                         ; yes             ; User VHDL File  ; C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla2.vhd      ;         ;
; cgen2.vhd                        ; yes             ; User VHDL File  ; C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cgen2.vhd     ;         ;
; adder.vhd                        ; yes             ; User VHDL File  ; C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd     ;         ;
; adder_top.vhd                    ; yes             ; User VHDL File  ; C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 24    ;
;     -- Combinational with no register       ; 24    ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 12    ;
;     -- 3 input functions                    ; 10    ;
;     -- 2 input functions                    ; 2     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 24    ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 26    ;
; Maximum fan-out node                        ; x[0]  ;
; Maximum fan-out                             ; 4     ;
; Total fan-out                               ; 91    ;
; Average fan-out                             ; 1.82  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                       ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------+-------------+--------------+
; |adder_top                 ; 24 (0)      ; 0            ; 0          ; 26   ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top                                ; adder_top   ; work         ;
;    |adder:U_ADDER|         ; 24 (0)      ; 0            ; 0          ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER                  ; adder       ; work         ;
;       |CGEN:G1|            ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CGEN:G1          ; CGEN        ; work         ;
;       |CLA4:A1|            ; 12 (0)      ; 0            ; 0          ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A1          ; CLA4        ; work         ;
;          |CGEN:GEN|        ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A1|CGEN:GEN ; CGEN        ; work         ;
;          |CLA:A1|          ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A1|CLA:A1   ; CLA         ; work         ;
;          |CLA:A2|          ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A1|CLA:A2   ; CLA         ; work         ;
;       |CLA4:A2|            ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A2          ; CLA4        ; work         ;
;          |CGEN:GEN|        ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A2|CGEN:GEN ; CGEN        ; work         ;
;          |CLA:A1|          ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A2|CLA:A1   ; CLA         ; work         ;
;          |CLA:A2|          ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |adder_top|adder:U_ADDER|CLA4:A2|CLA:A2   ; CLA         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |adder_top ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:U_ADDER ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:U_ADDER|CLA4:A2"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:U_ADDER|CGEN:G1"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; bp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bg   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:U_ADDER|CLA4:A1|CLA:A1"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:U_ADDER|CLA4:A1"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 05 17:48:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3Ripple -c Lab3Ripple
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fa.vhd
    Info (12022): Found design unit 1: fa-BHV File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/fa.vhd Line: 13
    Info (12023): Found entity 1: fa File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/fa.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/decoder7seg.vhd Line: 10
    Info (12023): Found entity 1: decoder7seg File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/decoder7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cla4.vhd
    Info (12022): Found design unit 1: CLA4-STR File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd Line: 16
    Info (12023): Found entity 1: CLA4 File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cla2.vhd
    Info (12022): Found design unit 1: CLA-BHV File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla2.vhd Line: 15
    Info (12023): Found entity 1: CLA File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cgen2.vhd
    Info (12022): Found design unit 1: CGEN-BHV File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cgen2.vhd Line: 11
    Info (12023): Found entity 1: CGEN File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cgen2.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file adder_tb.vhd
    Info (12022): Found design unit 1: adder_tb-TB File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_tb.vhd Line: 12
    Info (12022): Found design unit 2: TB_CONFIG File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_tb.vhd Line: 236
    Info (12023): Found entity 1: adder_tb File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_tb.vhd Line: 8
Info (12021): Found 5 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-RIPPLE_CARRY File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 14
    Info (12022): Found design unit 2: adder-HIERARCHICAL File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 38
    Info (12022): Found design unit 3: adder-CARRY_LOOKAHEAD File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 106
    Info (12022): Found design unit 4: adder-CARRY_LOOKAHEAD_BAD_SYNTHESIS File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 182
    Info (12023): Found entity 1: adder File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file adder_top.vhd
    Info (12022): Found design unit 1: adder_top-STR File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd Line: 14
    Info (12022): Found design unit 2: ADDER_TOP_CONFIG File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd Line: 40
    Info (12023): Found entity 1: adder_top File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd Line: 4
Info (12127): Elaborating entity "adder_top" for the top level hierarchy
Info (12129): Elaborating entity "adder" using architecture "A:hierarchical" for hierarchy "adder:U_ADDER" File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at adder.vhd(41): object "CS" assigned a value but never read File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at adder.vhd(45): object "outputs" assigned a value but never read File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at adder.vhd(46): object "extraCout" assigned a value but never read File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at adder.vhd(47): object "extraCoutTwo" assigned a value but never read File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 47
Info (12128): Elaborating entity "CLA4" for hierarchy "adder:U_ADDER|CLA4:A1" File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd Line: 71
Warning (10541): VHDL Signal Declaration warning at cla4.vhd(12): used implicit default value for signal "C1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd Line: 12
Warning (10036): Verilog HDL or VHDL warning at cla4.vhd(19): object "extraCout" assigned a value but never read File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd Line: 19
Info (12128): Elaborating entity "CLA" for hierarchy "adder:U_ADDER|CLA4:A1|CLA:A1" File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd Line: 44
Info (12128): Elaborating entity "CGEN" for hierarchy "adder:U_ADDER|CLA4:A1|CGEN:GEN" File: C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd Line: 62
Info (21057): Implemented 50 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 24 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Wed Feb 05 17:48:50 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:49


