<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>aes256_encrypt_ecb</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.649</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <ecb2>
                <Slack>3.65</Slack>
                <TripCount>7</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </ecb2>
            <ecb3>
                <Slack>3.65</Slack>
                <TripCount>13</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <mix>
                    <Slack>3.65</Slack>
                    <TripCount>4</TripCount>
                    <Latency>16</Latency>
                    <AbsoluteTimeLatency>80</AbsoluteTimeLatency>
                    <IterationLatency>4</IterationLatency>
                    <InstanceList/>
                </mix>
                <addkey>
                    <Slack>3.65</Slack>
                    <TripCount>16</TripCount>
                    <Latency>31</Latency>
                    <AbsoluteTimeLatency>155</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </addkey>
                <addkey>
                    <Slack>3.65</Slack>
                    <TripCount>16</TripCount>
                    <Latency>31</Latency>
                    <AbsoluteTimeLatency>155</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </addkey>
            </ecb3>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>26819</FF>
            <LUT>213492</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ctx_i</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>768</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ctx_o</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>768</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ctx_o_ap_vld</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_address0</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_ce0</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_q0</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_address0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_ce0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_we0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_d0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_q0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_address1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_ce1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_we1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_d1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_q1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>aes256_encrypt_ecb</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_aes256_encrypt_ecb_Pipeline_ecb1_fu_353</InstName>
                    <ModuleName>aes256_encrypt_ecb_Pipeline_ecb1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>353</ID>
                    <BindInstances>add_ln139_fu_111_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_expandEncKey_fu_362</InstName>
                    <ModuleName>aes_expandEncKey</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>362</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_rj_sbox_fu_272</InstName>
                            <ModuleName>rj_sbox</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>272</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_rj_sbox_Pipeline_glog_fu_73</InstName>
                                    <ModuleName>rj_sbox_Pipeline_glog</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>73</ID>
                                    <BindInstances>i_2_fu_94_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_rj_sbox_Pipeline_alog_fu_80</InstName>
                                    <ModuleName>rj_sbox_Pipeline_alog</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>80</ID>
                                    <BindInstances>add_ln15_fu_114_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln15_fu_102_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln114_fu_283_p2 add_ln115_fu_399_p2 add_ln115_1_fu_461_p2 add_ln116_fu_557_p2 add_ln116_1_fu_591_p2 add_ln117_fu_687_p2 add_ln117_1_fu_721_p2 add_ln120_fu_845_p2 add_ln120_1_fu_863_p2 add_ln120_2_fu_894_p2 add_ln120_3_fu_989_p2 add_ln120_4_fu_1007_p2 add_ln120_5_fu_1030_p2 add_ln121_fu_1166_p2 add_ln121_1_fu_1183_p2 add_ln121_2_fu_1219_p2 add_ln121_3_fu_1316_p2 add_ln121_4_fu_1333_p2 add_ln121_5_fu_1369_p2 add_ln120_6_fu_1035_p2 add_ln122_fu_1046_p2 add_ln122_1_fu_1486_p2 add_ln123_fu_1578_p2 add_ln123_1_fu_1612_p2 add_ln124_fu_1708_p2 add_ln124_1_fu_1742_p2 add_ln125_fu_1838_p2 add_ln125_1_fu_1872_p2 add_ln127_fu_1996_p2 add_ln127_1_fu_2014_p2 add_ln127_2_fu_2045_p2 add_ln127_3_fu_2104_p2 add_ln127_4_fu_2122_p2 add_ln127_5_fu_2145_p2 add_ln128_fu_2234_p2 add_ln128_1_fu_2251_p2 add_ln128_2_fu_2287_p2 add_ln128_3_fu_2346_p2 add_ln128_4_fu_2363_p2 add_ln128_5_fu_2398_p2 add_ln127_6_fu_2172_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes256_encrypt_ecb_Pipeline_cpkey_fu_372</InstName>
                    <ModuleName>aes256_encrypt_ecb_Pipeline_cpkey</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>372</ID>
                    <BindInstances>add_ln79_fu_361_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_subBytes_1_fu_380</InstName>
                    <ModuleName>aes_subBytes_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>380</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_aes_subBytes_1_Pipeline_glog_fu_108</InstName>
                            <ModuleName>aes_subBytes_1_Pipeline_glog</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>108</ID>
                            <BindInstances>i_4_fu_94_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_subBytes_1_Pipeline_alog_fu_115</InstName>
                            <ModuleName>aes_subBytes_1_Pipeline_alog</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>115</ID>
                            <BindInstances>add_ln15_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln15_fu_150_p2 add_ln63_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes256_encrypt_ecb_Pipeline_addkey_fu_386</InstName>
                    <ModuleName>aes256_encrypt_ecb_Pipeline_addkey</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>386</ID>
                    <BindInstances>add_ln71_fu_80_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln142_fu_510_p2 add_ln100_fu_587_p2 add_ln71_1_fu_813_p2 add_ln71_fu_878_p2 i_23_fu_863_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>aes256_encrypt_ecb_Pipeline_ecb1</Name>
            <Loops>
                <ecb1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.518</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ecb1>
                        <Name>ecb1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ecb1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14898</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ecb1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_111_p2" SOURCE="aes_tableless.c:139" URAM="0" VARIABLE="add_ln139"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rj_sbox_Pipeline_glog</Name>
            <Loops>
                <glog/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.092</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <glog>
                        <Name>glog</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </glog>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="glog" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_94_p2" SOURCE="aes_tableless.c:28" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rj_sbox_Pipeline_alog</Name>
            <Loops>
                <alog/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.092</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <alog>
                        <Name>alog</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </alog>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="alog" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_114_p2" SOURCE="aes_tableless.c:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rj_sbox</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>386</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln15_fu_102_p2" SOURCE="aes_tableless.c:15" URAM="0" VARIABLE="sub_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_expandEncKey</Name>
            <Loops>
                <exp1/>
                <exp2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp1>
                        <Name>exp1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>45.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </exp1>
                    <exp2>
                        <Name>exp2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>45.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </exp2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20291</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180749</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_283_p2" SOURCE="aes_tableless.c:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_399_p2" SOURCE="aes_tableless.c:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_461_p2" SOURCE="aes_tableless.c:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_557_p2" SOURCE="aes_tableless.c:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_591_p2" SOURCE="aes_tableless.c:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_687_p2" SOURCE="aes_tableless.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_721_p2" SOURCE="aes_tableless.c:117" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_845_p2" SOURCE="aes_tableless.c:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_863_p2" SOURCE="aes_tableless.c:120" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_2_fu_894_p2" SOURCE="aes_tableless.c:120" URAM="0" VARIABLE="add_ln120_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_3_fu_989_p2" SOURCE="aes_tableless.c:120" URAM="0" VARIABLE="add_ln120_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_4_fu_1007_p2" SOURCE="aes_tableless.c:120" URAM="0" VARIABLE="add_ln120_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_5_fu_1030_p2" SOURCE="aes_tableless.c:120" URAM="0" VARIABLE="add_ln120_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_1166_p2" SOURCE="aes_tableless.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_1183_p2" SOURCE="aes_tableless.c:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_1219_p2" SOURCE="aes_tableless.c:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_3_fu_1316_p2" SOURCE="aes_tableless.c:121" URAM="0" VARIABLE="add_ln121_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_4_fu_1333_p2" SOURCE="aes_tableless.c:121" URAM="0" VARIABLE="add_ln121_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_5_fu_1369_p2" SOURCE="aes_tableless.c:121" URAM="0" VARIABLE="add_ln121_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_6_fu_1035_p2" SOURCE="aes_tableless.c:120" URAM="0" VARIABLE="add_ln120_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_1046_p2" SOURCE="aes_tableless.c:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_1486_p2" SOURCE="aes_tableless.c:122" URAM="0" VARIABLE="add_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_1578_p2" SOURCE="aes_tableless.c:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_1612_p2" SOURCE="aes_tableless.c:123" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_1708_p2" SOURCE="aes_tableless.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_1742_p2" SOURCE="aes_tableless.c:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1838_p2" SOURCE="aes_tableless.c:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_1872_p2" SOURCE="aes_tableless.c:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_1996_p2" SOURCE="aes_tableless.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_2014_p2" SOURCE="aes_tableless.c:127" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_2_fu_2045_p2" SOURCE="aes_tableless.c:127" URAM="0" VARIABLE="add_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_3_fu_2104_p2" SOURCE="aes_tableless.c:127" URAM="0" VARIABLE="add_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_4_fu_2122_p2" SOURCE="aes_tableless.c:127" URAM="0" VARIABLE="add_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_5_fu_2145_p2" SOURCE="aes_tableless.c:127" URAM="0" VARIABLE="add_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_2234_p2" SOURCE="aes_tableless.c:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_1_fu_2251_p2" SOURCE="aes_tableless.c:128" URAM="0" VARIABLE="add_ln128_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_2_fu_2287_p2" SOURCE="aes_tableless.c:128" URAM="0" VARIABLE="add_ln128_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_3_fu_2346_p2" SOURCE="aes_tableless.c:128" URAM="0" VARIABLE="add_ln128_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_4_fu_2363_p2" SOURCE="aes_tableless.c:128" URAM="0" VARIABLE="add_ln128_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_5_fu_2398_p2" SOURCE="aes_tableless.c:128" URAM="0" VARIABLE="add_ln128_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_6_fu_2172_p2" SOURCE="aes_tableless.c:127" URAM="0" VARIABLE="add_ln127_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes256_encrypt_ecb_Pipeline_cpkey</Name>
            <Loops>
                <cpkey/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>95.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <cpkey>
                        <Name>cpkey</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>85.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </cpkey>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1558</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9863</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpkey" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_361_p2" SOURCE="aes_tableless.c:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_subBytes_1_Pipeline_glog</Name>
            <Loops>
                <glog/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.092</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <glog>
                        <Name>glog</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </glog>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="glog" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_94_p2" SOURCE="aes_tableless.c:28" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_subBytes_1_Pipeline_alog</Name>
            <Loops>
                <alog/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.092</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <alog>
                        <Name>alog</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </alog>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="alog" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_114_p2" SOURCE="aes_tableless.c:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_subBytes_1</Name>
            <Loops>
                <sub/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sub>
                        <Name>sub</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_subBytes_1_Pipeline_glog_fu_108</Instance>
                            <Instance>grp_aes_subBytes_1_Pipeline_alog_fu_115</Instance>
                        </InstanceList>
                    </sub>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>97</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln15_fu_150_p2" SOURCE="aes_tableless.c:15" URAM="0" VARIABLE="sub_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_284_p2" SOURCE="aes_tableless.c:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes256_encrypt_ecb_Pipeline_addkey</Name>
            <Loops>
                <addkey/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.777</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>95.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <addkey>
                        <Name>addkey</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>85.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </addkey>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2238</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="addkey" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_80_p2" SOURCE="aes_tableless.c:71" URAM="0" VARIABLE="add_ln71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes256_encrypt_ecb</Name>
            <Loops>
                <ecb2/>
                <ecb3>
                    <mix/>
                    <addkey/>
                    <addkey/>
                </ecb3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ecb2>
                        <Name>ecb2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>7</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_expandEncKey_fu_362</Instance>
                        </InstanceList>
                    </ecb2>
                    <ecb3>
                        <Name>ecb3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>13</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_subBytes_1_fu_380</Instance>
                        </InstanceList>
                        <mix>
                            <Name>mix</Name>
                            <Slack>3.65</Slack>
                            <TripCount>4</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </mix>
                        <addkey>
                            <Name>addkey</Name>
                            <Slack>3.65</Slack>
                            <TripCount>16</TripCount>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.155 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </addkey>
                        <addkey>
                            <Name>addkey</Name>
                            <Slack>3.65</Slack>
                            <TripCount>16</TripCount>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.155 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </addkey>
                    </ecb3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26819</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>213492</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ecb2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_510_p2" SOURCE="aes_tableless.c:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_587_p2" SOURCE="aes_tableless.c:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="addkey" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_813_p2" SOURCE="aes_tableless.c:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="addkey" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_878_p2" SOURCE="aes_tableless.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ecb3" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_863_p2" SOURCE="aes_tableless.c:148" URAM="0" VARIABLE="i_23"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="ctx" index="0" direction="inout" srcType="*" srcSize="768">
            <hwRefs>
                <hwRef type="port" interface="ctx_i" name="ctx_i" usage="data" direction="in"/>
                <hwRef type="port" interface="ctx_o" name="ctx_o" usage="data" direction="out"/>
                <hwRef type="port" interface="ctx_o_ap_vld" name="ctx_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k" index="1" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="k_address0" name="k_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="k_ce0" name="k_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="k_q0" name="k_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buf" index="2" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="buf_r_address0" name="buf_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buf_r_ce0" name="buf_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_we0" name="buf_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_d0" name="buf_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="buf_r_q0" name="buf_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="buf_r_address1" name="buf_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="buf_r_ce1" name="buf_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_we1" name="buf_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_d1" name="buf_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="buf_r_q1" name="buf_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ctx_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="768">
            <portMaps>
                <portMap portMapName="ctx_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>ctx_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ctx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ctx_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="768">
            <portMaps>
                <portMap portMapName="ctx_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>ctx_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ctx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="k_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="k_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>k_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="k"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="k_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="k_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>k_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="k"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="buf_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="buf_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="buf_r_address0">4, , </column>
                    <column name="buf_r_address1">4, , </column>
                    <column name="buf_r_d0">8, , </column>
                    <column name="buf_r_d1">8, , </column>
                    <column name="buf_r_q0">8, , </column>
                    <column name="buf_r_q1">8, , </column>
                    <column name="k_address0">5, , </column>
                    <column name="k_q0">8, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="ctx_i">ap_ovld, 768, , </column>
                    <column name="ctx_o">ap_ovld, 768, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ctx">inout, pointer</column>
                    <column name="k">in, unsigned char*</column>
                    <column name="buf">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ctx">ctx_i, port, , </column>
                    <column name="ctx">ctx_o, port, , </column>
                    <column name="ctx">ctx_o_ap_vld, port, , </column>
                    <column name="k">k_address0, port, offset, </column>
                    <column name="k">k_ce0, port, , </column>
                    <column name="k">k_q0, port, , </column>
                    <column name="buf">buf_r_address0, port, offset, </column>
                    <column name="buf">buf_r_ce0, port, , </column>
                    <column name="buf">buf_r_we0, port, , </column>
                    <column name="buf">buf_r_d0, port, , </column>
                    <column name="buf">buf_r_q0, port, , </column>
                    <column name="buf">buf_r_address1, port, offset, </column>
                    <column name="buf">buf_r_ce1, port, , </column>
                    <column name="buf">buf_r_we1, port, , </column>
                    <column name="buf">buf_r_d1, port, , </column>
                    <column name="buf">buf_r_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

