module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
	
    assign out = (b & ~c & ~d) | (~b & c) | a;
endmodule
