<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: shiftRL
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: D:/LSCC/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Oct 30 17:40:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset D:/Clases/Arqui/2doParcial/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   66.667MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.769ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              14.850ns  (52.6% logic, 47.4% route), 23 logic levels.

 Constraint Details:

     14.850ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.769ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.187     R17C20A.Q1 to     R16C19D.B1 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R16C19D.B1 to     R16C19D.F1 SRL00/OS01/SLICE_51
ROUTE         1     0.659     R16C19D.F1 to     R16C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C21C.FCI to    R17C21C.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C21C.FCO to    R17C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C21D.FCI to     R17C21D.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   14.850   (52.6% logic, 47.4% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.863ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              14.756ns  (52.3% logic, 47.7% route), 22 logic levels.

 Constraint Details:

     14.756ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.863ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.187     R17C20A.Q1 to     R16C19D.B1 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R16C19D.B1 to     R16C19D.F1 SRL00/OS01/SLICE_51
ROUTE         1     0.659     R16C19D.F1 to     R16C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C21C.FCI to     R17C21C.F1 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R17C21C.F1 to    R17C21C.DI1 SRL00/OS01/sdiv_11[20] (to SRL00/sclk)
                  --------
                   14.756   (52.3% logic, 47.7% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.915ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              14.704ns  (52.1% logic, 47.9% route), 22 logic levels.

 Constraint Details:

     14.704ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.915ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.187     R17C20A.Q1 to     R16C19D.B1 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R16C19D.B1 to     R16C19D.F1 SRL00/OS01/SLICE_51
ROUTE         1     0.659     R16C19D.F1 to     R16C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C21C.FCI to     R17C21C.F0 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R17C21C.F0 to    R17C21C.DI0 SRL00/OS01/sdiv_11[19] (to SRL00/sclk)
                  --------
                   14.704   (52.1% logic, 47.9% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              14.678ns  (53.2% logic, 46.8% route), 23 logic levels.

 Constraint Details:

     14.678ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.941ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.064     R17C20A.Q0 to     R16C19B.C0 SRL00/OS01/sdiv[7]
CTOF_DEL    ---     0.452     R16C19B.C0 to     R16C19B.F0 SRL00/OS01/SLICE_49
ROUTE         1     0.610     R16C19B.F0 to     R16C19A.B1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_5
CTOF_DEL    ---     0.452     R16C19A.B1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C21C.FCI to    R17C21C.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C21C.FCO to    R17C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C21D.FCI to     R17C21D.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   14.678   (53.2% logic, 46.8% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.009ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[18]  (to SRL00/sclk +)

   Delay:              14.610ns  (51.8% logic, 48.2% route), 21 logic levels.

 Constraint Details:

     14.610ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.009ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.187     R17C20A.Q1 to     R16C19D.B1 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R16C19D.B1 to     R16C19D.F1 SRL00/OS01/SLICE_51
ROUTE         1     0.659     R16C19D.F1 to     R16C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R17C21B.FCI to     R17C21B.F1 SRL00/OS01/SLICE_5
ROUTE         1     0.000     R17C21B.F1 to    R17C21B.DI1 SRL00/OS01/sdiv_11[18] (to SRL00/sclk)
                  --------
                   14.610   (51.8% logic, 48.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              14.584ns  (52.9% logic, 47.1% route), 22 logic levels.

 Constraint Details:

     14.584ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.035ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.064     R17C20A.Q0 to     R16C19B.C0 SRL00/OS01/sdiv[7]
CTOF_DEL    ---     0.452     R16C19B.C0 to     R16C19B.F0 SRL00/OS01/SLICE_49
ROUTE         1     0.610     R16C19B.F0 to     R16C19A.B1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_5
CTOF_DEL    ---     0.452     R16C19A.B1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C21C.FCI to     R17C21C.F1 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R17C21C.F1 to    R17C21C.DI1 SRL00/OS01/sdiv_11[20] (to SRL00/sclk)
                  --------
                   14.584   (52.9% logic, 47.1% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[17]  (to SRL00/sclk +)

   Delay:              14.558ns  (51.6% logic, 48.4% route), 21 logic levels.

 Constraint Details:

     14.558ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.061ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.187     R17C20A.Q1 to     R16C19D.B1 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R16C19D.B1 to     R16C19D.F1 SRL00/OS01/SLICE_51
ROUTE         1     0.659     R16C19D.F1 to     R16C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R17C21B.FCI to     R17C21B.F0 SRL00/OS01/SLICE_5
ROUTE         1     0.000     R17C21B.F0 to    R17C21B.DI0 SRL00/OS01/sdiv_11[17] (to SRL00/sclk)
                  --------
                   14.558   (51.6% logic, 48.4% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              14.543ns  (53.7% logic, 46.3% route), 23 logic levels.

 Constraint Details:

     14.543ns physical path delay SRL00/OS01/SLICE_13 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.076ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_13 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19B.CLK to     R17C19B.Q1 SRL00/OS01/SLICE_13 (from SRL00/sclk)
ROUTE         2     0.880     R17C19B.Q1 to     R16C19D.A1 SRL00/OS01/sdiv[2]
CTOF_DEL    ---     0.452     R16C19D.A1 to     R16C19D.F1 SRL00/OS01/SLICE_51
ROUTE         1     0.659     R16C19D.F1 to     R16C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C21C.FCI to    R17C21C.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C21C.FCO to    R17C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C21D.FCI to     R17C21D.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   14.543   (53.7% logic, 46.3% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.085ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[0]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              14.534ns  (53.7% logic, 46.3% route), 23 logic levels.

 Constraint Details:

     14.534ns physical path delay SRL00/OS01/SLICE_14 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.085ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_14 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q1 SRL00/OS01/SLICE_14 (from SRL00/sclk)
ROUTE         2     0.920     R17C19A.Q1 to     R16C19B.D0 SRL00/OS01/sdiv[0]
CTOF_DEL    ---     0.452     R16C19B.D0 to     R16C19B.F0 SRL00/OS01/SLICE_49
ROUTE         1     0.610     R16C19B.F0 to     R16C19A.B1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_5
CTOF_DEL    ---     0.452     R16C19A.B1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C21C.FCI to    R17C21C.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C21C.FCO to    R17C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C21D.FCI to     R17C21D.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   14.534   (53.7% logic, 46.3% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.087ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              14.532ns  (52.7% logic, 47.3% route), 22 logic levels.

 Constraint Details:

     14.532ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.087ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20A.CLK to     R17C20A.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.064     R17C20A.Q0 to     R16C19B.C0 SRL00/OS01/sdiv[7]
CTOF_DEL    ---     0.452     R16C19B.C0 to     R16C19B.F0 SRL00/OS01/SLICE_49
ROUTE         1     0.610     R16C19B.F0 to     R16C19A.B1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_5
CTOF_DEL    ---     0.452     R16C19A.B1 to     R16C19A.F1 SRL00/OS01/SLICE_41
ROUTE         2     0.277     R16C19A.F1 to     R16C19B.D1 SRL00/OS01/N_92
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SRL00/OS01/SLICE_49
ROUTE         3     0.683     R16C19B.F1 to     R16C20C.C1 SRL00/OS01/N_95
CTOF_DEL    ---     0.452     R16C20C.C1 to     R16C20C.F1 SRL00/OS01/SLICE_29
ROUTE         4     0.691     R16C20C.F1 to     R15C20D.C1 SRL00/OS01/N_97
CTOF_DEL    ---     0.452     R15C20D.C1 to     R15C20D.F1 SRL00/OS01/SLICE_36
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SRL00/OS01/N_99
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.656     R15C20D.F0 to     R15C19C.C1 SRL00/OS01/N_81
CTOF_DEL    ---     0.452     R15C19C.C1 to     R15C19C.F1 SRL00/OS01/SLICE_34
ROUTE         2     0.392     R15C19C.F1 to     R15C19C.C0 SRL00/OS01/N_1
CTOF_DEL    ---     0.452     R15C19C.C0 to     R15C19C.F0 SRL00/OS01/SLICE_34
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_31
ROUTE         2     0.618     R15C19A.F1 to     R15C19A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SRL00/OS01/SLICE_31
ROUTE         1     1.223     R15C19A.F0 to     R17C19A.A0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R17C19A.A0 to    R17C19A.FCO SRL00/OS01/SLICE_14
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C20D.FCI to    R17C20D.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C20D.FCO to    R17C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C21A.FCI to    R17C21A.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C21A.FCO to    R17C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C21B.FCI to    R17C21B.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C21B.FCO to    R17C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C21C.FCI to     R17C21C.F0 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R17C21C.F0 to    R17C21C.DI0 SRL00/OS01/sdiv_11[19] (to SRL00/sclk)
                  --------
                   14.532   (52.7% logic, 47.3% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.667MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   66.667 MHz|  23  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/OS01/SLICE_21.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6455 paths, 1 nets, and 250 connections (60.24% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Oct 30 17:40:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset D:/Clases/Arqui/2doParcial/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[13]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[13]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20D.CLK to     R17C20D.Q0 SRL00/OS01/SLICE_7 (from SRL00/sclk)
ROUTE         3     0.132     R17C20D.Q0 to     R17C20D.A0 SRL00/OS01/sdiv[13]
CTOF_DEL    ---     0.101     R17C20D.A0 to     R17C20D.F0 SRL00/OS01/SLICE_7
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 SRL00/OS01/sdiv_11[13] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[12]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[12]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q1 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         3     0.132     R17C20C.Q1 to     R17C20C.A1 SRL00/OS01/sdiv[12]
CTOF_DEL    ---     0.101     R17C20C.A1 to     R17C20C.F1 SRL00/OS01/SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 SRL00/OS01/sdiv_11[12] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[14]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20D.CLK to     R17C20D.Q1 SRL00/OS01/SLICE_7 (from SRL00/sclk)
ROUTE         3     0.132     R17C20D.Q1 to     R17C20D.A1 SRL00/OS01/sdiv[14]
CTOF_DEL    ---     0.101     R17C20D.A1 to     R17C20D.F1 SRL00/OS01/SLICE_7
ROUTE         1     0.000     R17C20D.F1 to    R17C20D.DI1 SRL00/OS01/sdiv_11[14] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[16]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C21A.CLK to     R17C21A.Q1 SRL00/OS01/SLICE_6 (from SRL00/sclk)
ROUTE         3     0.132     R17C21A.Q1 to     R17C21A.A1 SRL00/OS01/sdiv[16]
CTOF_DEL    ---     0.101     R17C21A.A1 to     R17C21A.F1 SRL00/OS01/SLICE_6
ROUTE         1     0.000     R17C21A.F1 to    R17C21A.DI1 SRL00/OS01/sdiv_11[16] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C21A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C21A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[1]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[1]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_13 to SRL00/OS01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_13 to SRL00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19B.CLK to     R17C19B.Q0 SRL00/OS01/SLICE_13 (from SRL00/sclk)
ROUTE         2     0.132     R17C19B.Q0 to     R17C19B.A0 SRL00/OS01/sdiv[1]
CTOF_DEL    ---     0.101     R17C19B.A0 to     R17C19B.F0 SRL00/OS01/SLICE_13
ROUTE         1     0.000     R17C19B.F0 to    R17C19B.DI0 SRL00/OS01/sdiv_11[1] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[11]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[11]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         5     0.132     R17C20C.Q0 to     R17C20C.A0 SRL00/OS01/sdiv[11]
CTOF_DEL    ---     0.101     R17C20C.A0 to     R17C20C.F0 SRL00/OS01/SLICE_8
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 SRL00/OS01/sdiv_11[11] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[6]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132     R17C19D.Q1 to     R17C19D.A1 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.101     R17C19D.A1 to     R17C19D.F1 SRL00/OS01/SLICE_11
ROUTE         1     0.000     R17C19D.F1 to    R17C19D.DI1 SRL00/OS01/sdiv_11[6] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[19]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_4 to SRL00/OS01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_4 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C21C.CLK to     R17C21C.Q0 SRL00/OS01/SLICE_4 (from SRL00/sclk)
ROUTE         3     0.132     R17C21C.Q0 to     R17C21C.A0 SRL00/OS01/sdiv[19]
CTOF_DEL    ---     0.101     R17C21C.A0 to     R17C21C.F0 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R17C21C.F0 to    R17C21C.DI0 SRL00/OS01/sdiv_11[19] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C21C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C21C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[3]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[3]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19C.CLK to     R17C19C.Q0 SRL00/OS01/SLICE_12 (from SRL00/sclk)
ROUTE         2     0.132     R17C19C.Q0 to     R17C19C.A0 SRL00/OS01/sdiv[3]
CTOF_DEL    ---     0.101     R17C19C.A0 to     R17C19C.F0 SRL00/OS01/SLICE_12
ROUTE         1     0.000     R17C19C.F0 to    R17C19C.DI0 SRL00/OS01/sdiv_11[3] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[7]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20A.CLK to     R17C20A.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R17C20A.Q0 to     R17C20A.A0 SRL00/OS01/sdiv[7]
CTOF_DEL    ---     0.101     R17C20A.A0 to     R17C20A.F0 SRL00/OS01/SLICE_10
ROUTE         1     0.000     R17C20A.F0 to    R17C20A.DI0 SRL00/OS01/sdiv_11[7] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/OS01/SLICE_21.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6455 paths, 1 nets, and 250 connections (60.24% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
