# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib final_soc
# ** Warning: (vlib-34) Library already exists at "final_soc".
# vmap final_soc final_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap final_soc final_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/final_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/final_soc.v 
# -- Compiling module final_soc
# 
# Top level modules:
# 	final_soc
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 
# -- Compiling module final_soc_mm_interconnect_0
# 
# Top level modules:
# 	final_soc_mm_interconnect_0
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004.v 
# -- Compiling module final_soc_mm_interconnect_0_avalon_st_adapter_004
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_avalon_st_adapter_004
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module final_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_avalon_st_adapter
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_usb_rst.v 
# -- Compiling module final_soc_usb_rst
# 
# Top level modules:
# 	final_soc_usb_rst
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_timer_0.v 
# -- Compiling module final_soc_timer_0
# 
# Top level modules:
# 	final_soc_timer_0
# End time: 14:36:14 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v 
# -- Compiling module final_soc_sysid_qsys_0
# 
# Top level modules:
# 	final_soc_sysid_qsys_0
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_spi_0.v 
# -- Compiling module final_soc_spi_0
# 
# Top level modules:
# 	final_soc_spi_0
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v 
# -- Compiling module final_soc_sdram_pll_dffpipe_l2c
# -- Compiling module final_soc_sdram_pll_stdsync_sv6
# -- Compiling module final_soc_sdram_pll_altpll_vg92
# -- Compiling module final_soc_sdram_pll
# 
# Top level modules:
# 	final_soc_sdram_pll
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sdram.v 
# -- Compiling module final_soc_sdram_input_efifo_module
# -- Compiling module final_soc_sdram
# 
# Top level modules:
# 	final_soc_sdram
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 
# -- Compiling module final_soc_nios2_gen2_0
# 
# Top level modules:
# 	final_soc_nios2_gen2_0
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 
# -- Compiling module final_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module final_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module final_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module final_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	final_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	final_soc_nios2_gen2_0_cpu
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module final_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	final_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module final_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	final_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 14:36:15 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module final_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	final_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module final_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	final_soc_nios2_gen2_0_cpu_test_bench
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_leds_pio.v 
# -- Compiling module final_soc_leds_pio
# 
# Top level modules:
# 	final_soc_leds_pio
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_keycode.v 
# -- Compiling module final_soc_keycode
# 
# Top level modules:
# 	final_soc_keycode
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_key_external_connection.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_key_external_connection.v 
# -- Compiling module final_soc_key_external_connection
# 
# Top level modules:
# 	final_soc_key_external_connection
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v 
# -- Compiling module final_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module final_soc_jtag_uart_0_scfifo_w
# -- Compiling module final_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module final_soc_jtag_uart_0_scfifo_r
# -- Compiling module final_soc_jtag_uart_0
# 
# Top level modules:
# 	final_soc_jtag_uart_0
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_hex_digits_pio.v 
# -- Compiling module final_soc_hex_digits_pio
# 
# Top level modules:
# 	final_soc_hex_digits_pio
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_add_accumulate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_add_accumulate.v 
# -- Compiling module final_soc_add_accumulate
# 
# Top level modules:
# 	final_soc_add_accumulate
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 14:36:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/UART {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/RX_UART.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/RX_UART.sv 
# -- Compiling module RX_UART
# 
# Top level modules:
# 	RX_UART
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/UART {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv 
# -- Compiling module GPS_UART
# 
# Top level modules:
# 	GPS_UART
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_rom.sv 
# -- Compiling module img_rom
# 
# Top level modules:
# 	img_rom
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_palette.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_palette.sv 
# -- Compiling module img_palette
# 
# Top level modules:
# 	img_palette
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv 
# -- Compiling module img_example
# 
# Top level modules:
# 	img_example
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv 
# -- Compiling module hex_mux
# 
# Top level modules:
# 	hex_mux
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/UART {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv 
# -- Compiling module gps_toplevel
# 
# Top level modules:
# 	gps_toplevel
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv 
# -- Compiling module final_project
# 
# Top level modules:
# 	final_project
# End time: 14:36:17 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:17 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_irq_mapper.sv 
# -- Compiling module final_soc_irq_mapper
# 
# Top level modules:
# 	final_soc_irq_mapper
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 
# -- Compiling module final_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -vlog01compat -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module final_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_rsp_mux
# End time: 14:36:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:18 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module final_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_rsp_demux
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module final_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_cmd_mux
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module final_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_cmd_demux
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv 
# -- Compiling module final_soc_mm_interconnect_0_router_006_default_decode
# -- Compiling module final_soc_mm_interconnect_0_router_006
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_router_006
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module final_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module final_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_router_002
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:19 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 
# -- Compiling module final_soc_mm_interconnect_0_router_default_decode
# -- Compiling module final_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	final_soc_mm_interconnect_0_router
# End time: 14:36:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:20 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 14:36:20 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:20 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 14:36:20 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:20 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 14:36:20 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_soc +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/final_soc/synthesis/submodules {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:20 on May 03,2023
# vlog -reportprogress 300 -sv -work final_soc "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 14:36:20 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Final\ Project/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:20 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:36:20 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L final_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L final_soc -voptargs=""+acc"" testbench 
# Start time: 14:36:20 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.final_project
# Loading work.gps_toplevel
# Loading work.RX_UART
# Loading work.GPS_UART
# Loading work.hex_mux
# Loading work.img_example
# Loading work.img_rom
# Loading work.img_palette
# Loading work.vga_controller
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 14:49:51 on May 04,2023, Elapsed time: 24:13:31
# Errors: 0, Warnings: 0
