<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 27 19:07:41 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23373</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11573</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>90.314(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>130.132(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>u_v9958/u_command/ff_screen_mode_6_s0/Q</td>
<td>u_v9958/u_command/ff_state_5_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.037</td>
</tr>
<tr>
<td>2</td>
<td>0.658</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.947</td>
</tr>
<tr>
<td>3</td>
<td>0.671</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.934</td>
</tr>
<tr>
<td>4</td>
<td>0.788</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.817</td>
</tr>
<tr>
<td>5</td>
<td>0.821</td>
<td>u_v9958/u_command/ff_screen_mode_6_s0/Q</td>
<td>u_v9958/u_command/ff_state_0_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.785</td>
</tr>
<tr>
<td>6</td>
<td>0.846</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.760</td>
</tr>
<tr>
<td>7</td>
<td>0.868</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.738</td>
</tr>
<tr>
<td>8</td>
<td>0.868</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_11_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.738</td>
</tr>
<tr>
<td>9</td>
<td>0.868</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.738</td>
</tr>
<tr>
<td>10</td>
<td>0.887</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.718</td>
</tr>
<tr>
<td>11</td>
<td>0.887</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.718</td>
</tr>
<tr>
<td>12</td>
<td>0.887</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.718</td>
</tr>
<tr>
<td>13</td>
<td>0.890</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.715</td>
</tr>
<tr>
<td>14</td>
<td>0.890</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.715</td>
</tr>
<tr>
<td>15</td>
<td>0.890</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.715</td>
</tr>
<tr>
<td>16</td>
<td>0.957</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.648</td>
</tr>
<tr>
<td>17</td>
<td>0.957</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.648</td>
</tr>
<tr>
<td>18</td>
<td>0.963</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_9_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.642</td>
</tr>
<tr>
<td>19</td>
<td>1.018</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.587</td>
</tr>
<tr>
<td>20</td>
<td>1.045</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_19_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.560</td>
</tr>
<tr>
<td>21</td>
<td>1.051</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.554</td>
</tr>
<tr>
<td>22</td>
<td>1.058</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.548</td>
</tr>
<tr>
<td>23</td>
<td>1.059</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.547</td>
</tr>
<tr>
<td>24</td>
<td>1.073</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.532</td>
</tr>
<tr>
<td>25</td>
<td>1.075</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_29_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.531</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.199</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.448</td>
</tr>
<tr>
<td>2</td>
<td>0.203</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[6]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>4</td>
<td>0.211</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>5</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>6</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>8</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>9</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>10</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>11</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[1]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>12</td>
<td>0.225</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>13</td>
<td>0.227</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>14</td>
<td>0.227</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[14]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>15</td>
<td>0.227</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[1]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>16</td>
<td>0.228</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_14_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[14]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>17</td>
<td>0.228</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_11_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>18</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_3_s1/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>19</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_2_s1/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>20</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s1/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[1]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>21</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_0_s1/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>22</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_30_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>23</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>24</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_12_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>25</td>
<td>0.315</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_7_s1/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.602</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.602</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.602</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.602</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.594</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.594</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.594</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.594</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.585</td>
</tr>
<tr>
<td>9</td>
<td>3.365</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.585</td>
</tr>
<tr>
<td>10</td>
<td>3.365</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.585</td>
</tr>
<tr>
<td>11</td>
<td>3.365</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.585</td>
</tr>
<tr>
<td>12</td>
<td>3.365</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.585</td>
</tr>
<tr>
<td>13</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>14</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>15</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>16</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>17</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>18</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>19</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>20</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>21</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>22</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>23</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>24</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
<tr>
<td>25</td>
<td>3.475</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>4.593</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_count_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>2</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_led_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>3</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_h_en_s8/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>4</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_hs_s1/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>5</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_numerator_6_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>6</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_vs_s0/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>7</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>8</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>9</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>10</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>11</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>12</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>13</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>14</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_g_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>15</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_g_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>16</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>17</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>18</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_r_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>19</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>20</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>21</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_vram_interface/ff_vram_valid_s9/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>22</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>23</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>24</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>25</td>
<td>2.865</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_vram_interface/ff_command_vram_rdata_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.876</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_25_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_screen_mode_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_state_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>u_v9958/u_command/ff_screen_mode_6_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R12C26[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_screen_mode_6_s0/Q</td>
</tr>
<tr>
<td>7.584</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_v9958/u_command/w_next_0_s0/I0</td>
</tr>
<tr>
<td>8.037</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s0/F</td>
</tr>
<tr>
<td>8.972</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[0][A]</td>
<td>u_v9958/u_command/w_next_sx[0]_1_s/I1</td>
</tr>
<tr>
<td>9.542</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[0]_1_s/COUT</td>
</tr>
<tr>
<td>9.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td>u_v9958/u_command/w_next_sx[1]_1_s/CIN</td>
</tr>
<tr>
<td>9.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[1]_1_s/COUT</td>
</tr>
<tr>
<td>9.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/CIN</td>
</tr>
<tr>
<td>9.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>9.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>9.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>9.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>9.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>9.718</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>9.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>9.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>9.824</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>9.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>10.294</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>10.861</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>u_v9958/u_command/n567_s8/I2</td>
</tr>
<tr>
<td>11.378</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n567_s8/F</td>
</tr>
<tr>
<td>11.868</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/n567_s4/I2</td>
</tr>
<tr>
<td>12.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n567_s4/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u_v9958/u_command/n3936_s14/I1</td>
</tr>
<tr>
<td>13.849</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3936_s14/F</td>
</tr>
<tr>
<td>14.536</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td>u_v9958/u_command/n3941_s13/I0</td>
</tr>
<tr>
<td>15.053</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C31[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3941_s13/F</td>
</tr>
<tr>
<td>15.470</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>u_v9958/u_command/n3936_s21/I3</td>
</tr>
<tr>
<td>16.019</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3936_s21/F</td>
</tr>
<tr>
<td>16.020</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_v9958/u_command/n3936_s13/I3</td>
</tr>
<tr>
<td>16.590</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3936_s13/F</td>
</tr>
<tr>
<td>16.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>u_v9958/u_command/n3936_s10/I2</td>
</tr>
<tr>
<td>17.141</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3936_s10/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_state_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>u_v9958/u_command/ff_state_5_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>u_v9958/u_command/ff_state_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.485, 49.691%; route: 5.321, 48.207%; tC2Q: 0.232, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>17.051</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 37.698%; route: 6.588, 60.183%; tC2Q: 0.232, 2.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>17.038</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C48[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 37.742%; route: 6.575, 60.136%; tC2Q: 0.232, 2.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_8_s0/Q</td>
</tr>
<tr>
<td>7.847</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[0][B]</td>
<td>u_v9958/u_command/u_cache/n28_s0/I1</td>
</tr>
<tr>
<td>8.417</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n28_s0/COUT</td>
</tr>
<tr>
<td>8.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C49[1][A]</td>
<td>u_v9958/u_command/u_cache/n29_s0/CIN</td>
</tr>
<tr>
<td>8.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n29_s0/COUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[1][B]</td>
<td>u_v9958/u_command/u_cache/n30_s0/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n30_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[2][A]</td>
<td>u_v9958/u_command/u_cache/n31_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n31_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[2][B]</td>
<td>u_v9958/u_command/u_cache/n32_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n32_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[0][A]</td>
<td>u_v9958/u_command/u_cache/n33_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n33_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[0][B]</td>
<td>u_v9958/u_command/u_cache/n34_s0/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n34_s0/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[1][A]</td>
<td>u_v9958/u_command/u_cache/n35_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n35_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[1][B]</td>
<td>u_v9958/u_command/u_cache/n36_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n36_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[2][A]</td>
<td>u_v9958/u_command/u_cache/n37_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R33C50[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n37_s0/COUT</td>
</tr>
<tr>
<td>10.529</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_v9958/u_command/u_cache/n1387_s1/I0</td>
</tr>
<tr>
<td>10.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n1387_s1/F</td>
</tr>
<tr>
<td>11.448</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_16_s10/I0</td>
</tr>
<tr>
<td>12.003</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R33C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_16_s10/F</td>
</tr>
<tr>
<td>12.967</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s9/I2</td>
</tr>
<tr>
<td>13.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s9/F</td>
</tr>
<tr>
<td>13.901</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s15/I3</td>
</tr>
<tr>
<td>14.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s15/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s9/I1</td>
</tr>
<tr>
<td>15.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s9/F</td>
</tr>
<tr>
<td>15.807</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s5/I2</td>
</tr>
<tr>
<td>16.377</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s5/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.972, 36.717%; route: 6.613, 61.138%; tC2Q: 0.232, 2.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_screen_mode_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>u_v9958/u_command/ff_screen_mode_6_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R12C26[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_screen_mode_6_s0/Q</td>
</tr>
<tr>
<td>7.584</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_v9958/u_command/w_next_0_s0/I0</td>
</tr>
<tr>
<td>8.037</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s0/F</td>
</tr>
<tr>
<td>8.972</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[0][A]</td>
<td>u_v9958/u_command/w_next_sx[0]_1_s/I1</td>
</tr>
<tr>
<td>9.542</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[0]_1_s/COUT</td>
</tr>
<tr>
<td>9.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td>u_v9958/u_command/w_next_sx[1]_1_s/CIN</td>
</tr>
<tr>
<td>9.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[1]_1_s/COUT</td>
</tr>
<tr>
<td>9.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/CIN</td>
</tr>
<tr>
<td>9.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>9.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>9.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>9.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>9.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C46[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>9.718</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>9.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>9.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>9.824</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>9.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C47[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>10.294</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>10.861</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>u_v9958/u_command/n567_s8/I2</td>
</tr>
<tr>
<td>11.378</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n567_s8/F</td>
</tr>
<tr>
<td>11.868</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/n567_s4/I2</td>
</tr>
<tr>
<td>12.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n567_s4/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u_v9958/u_command/n3936_s14/I1</td>
</tr>
<tr>
<td>13.849</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3936_s14/F</td>
</tr>
<tr>
<td>14.536</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td>u_v9958/u_command/n3941_s13/I0</td>
</tr>
<tr>
<td>15.053</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C31[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3941_s13/F</td>
</tr>
<tr>
<td>15.575</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>u_v9958/u_command/n3941_s10/I2</td>
</tr>
<tr>
<td>16.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3941_s10/F</td>
</tr>
<tr>
<td>16.339</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_v9958/u_command/n3941_s7/I2</td>
</tr>
<tr>
<td>16.888</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3941_s7/F</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_v9958/u_command/ff_state_0_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_v9958/u_command/ff_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.883, 45.273%; route: 5.670, 52.576%; tC2Q: 0.232, 2.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.863</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.354%; route: 6.401, 59.490%; tC2Q: 0.232, 2.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.841</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.432%; route: 6.379, 59.407%; tC2Q: 0.232, 2.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.841</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_11_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.432%; route: 6.379, 59.407%; tC2Q: 0.232, 2.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.841</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.432%; route: 6.379, 59.407%; tC2Q: 0.232, 2.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.822</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.502%; route: 6.360, 59.333%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.822</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.502%; route: 6.360, 59.333%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.822</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.502%; route: 6.360, 59.333%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.819</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.513%; route: 6.356, 59.321%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.819</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.513%; route: 6.356, 59.321%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.819</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.513%; route: 6.356, 59.321%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.752</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.756%; route: 6.289, 59.066%; tC2Q: 0.232, 2.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.752</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.756%; route: 6.289, 59.066%; tC2Q: 0.232, 2.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_9_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 38.777%; route: 6.284, 59.043%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_8_s0/Q</td>
</tr>
<tr>
<td>7.847</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[0][B]</td>
<td>u_v9958/u_command/u_cache/n28_s0/I1</td>
</tr>
<tr>
<td>8.417</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n28_s0/COUT</td>
</tr>
<tr>
<td>8.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C49[1][A]</td>
<td>u_v9958/u_command/u_cache/n29_s0/CIN</td>
</tr>
<tr>
<td>8.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n29_s0/COUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[1][B]</td>
<td>u_v9958/u_command/u_cache/n30_s0/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n30_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[2][A]</td>
<td>u_v9958/u_command/u_cache/n31_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n31_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[2][B]</td>
<td>u_v9958/u_command/u_cache/n32_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n32_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[0][A]</td>
<td>u_v9958/u_command/u_cache/n33_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n33_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[0][B]</td>
<td>u_v9958/u_command/u_cache/n34_s0/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n34_s0/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[1][A]</td>
<td>u_v9958/u_command/u_cache/n35_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n35_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[1][B]</td>
<td>u_v9958/u_command/u_cache/n36_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n36_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[2][A]</td>
<td>u_v9958/u_command/u_cache/n37_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R33C50[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n37_s0/COUT</td>
</tr>
<tr>
<td>10.529</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_v9958/u_command/u_cache/n1387_s1/I0</td>
</tr>
<tr>
<td>10.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n1387_s1/F</td>
</tr>
<tr>
<td>11.448</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_16_s10/I0</td>
</tr>
<tr>
<td>12.003</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R33C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_16_s10/F</td>
</tr>
<tr>
<td>12.967</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s9/I2</td>
</tr>
<tr>
<td>13.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s9/F</td>
</tr>
<tr>
<td>13.901</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s15/I3</td>
</tr>
<tr>
<td>14.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s15/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s9/I1</td>
</tr>
<tr>
<td>15.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s9/F</td>
</tr>
<tr>
<td>15.581</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s5/I2</td>
</tr>
<tr>
<td>16.151</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s5/F</td>
</tr>
<tr>
<td>16.691</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.004, 37.817%; route: 6.352, 59.992%; tC2Q: 0.232, 2.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.366</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I3</td>
</tr>
<tr>
<td>14.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>15.066</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s4/I1</td>
</tr>
<tr>
<td>15.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s4/F</td>
</tr>
<tr>
<td>16.663</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_wdata_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_19_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.713, 35.159%; route: 6.615, 62.644%; tC2Q: 0.232, 2.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.658</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 39.101%; route: 6.195, 58.701%; tC2Q: 0.232, 2.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.651</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 39.125%; route: 6.189, 58.675%; tC2Q: 0.232, 2.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s11/I1</td>
</tr>
<tr>
<td>14.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s11/F</td>
</tr>
<tr>
<td>15.310</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s6/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s6/F</td>
</tr>
<tr>
<td>15.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_17_s12/I2</td>
</tr>
<tr>
<td>16.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R32C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_17_s12/F</td>
</tr>
<tr>
<td>16.650</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.127, 39.128%; route: 6.188, 58.672%; tC2Q: 0.232, 2.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_8_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_8_s0/Q</td>
</tr>
<tr>
<td>7.847</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[0][B]</td>
<td>u_v9958/u_command/u_cache/n28_s0/I1</td>
</tr>
<tr>
<td>8.417</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n28_s0/COUT</td>
</tr>
<tr>
<td>8.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C49[1][A]</td>
<td>u_v9958/u_command/u_cache/n29_s0/CIN</td>
</tr>
<tr>
<td>8.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n29_s0/COUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[1][B]</td>
<td>u_v9958/u_command/u_cache/n30_s0/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n30_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[2][A]</td>
<td>u_v9958/u_command/u_cache/n31_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n31_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C49[2][B]</td>
<td>u_v9958/u_command/u_cache/n32_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n32_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[0][A]</td>
<td>u_v9958/u_command/u_cache/n33_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n33_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[0][B]</td>
<td>u_v9958/u_command/u_cache/n34_s0/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n34_s0/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[1][A]</td>
<td>u_v9958/u_command/u_cache/n35_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n35_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[1][B]</td>
<td>u_v9958/u_command/u_cache/n36_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n36_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C50[2][A]</td>
<td>u_v9958/u_command/u_cache/n37_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R33C50[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n37_s0/COUT</td>
</tr>
<tr>
<td>10.529</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_v9958/u_command/u_cache/n1387_s1/I0</td>
</tr>
<tr>
<td>10.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n1387_s1/F</td>
</tr>
<tr>
<td>11.448</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_16_s10/I0</td>
</tr>
<tr>
<td>12.003</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R33C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_16_s10/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_address_17_s7/I2</td>
</tr>
<tr>
<td>13.239</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_address_17_s7/F</td>
</tr>
<tr>
<td>13.414</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/I3</td>
</tr>
<tr>
<td>13.876</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/F</td>
</tr>
<tr>
<td>13.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s9/I1</td>
</tr>
<tr>
<td>14.248</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s9/F</td>
</tr>
<tr>
<td>15.214</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s7/I1</td>
</tr>
<tr>
<td>15.676</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s7/F</td>
</tr>
<tr>
<td>16.635</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.479, 33.031%; route: 6.821, 64.766%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_3_s0/Q</td>
</tr>
<tr>
<td>7.560</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n41_s0/I1</td>
</tr>
<tr>
<td>8.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n41_s0/COUT</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n42_s0/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n42_s0/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n43_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n43_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n44_s0/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n44_s0/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n45_s0/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n45_s0/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n46_s0/CIN</td>
</tr>
<tr>
<td>8.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n46_s0/COUT</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n47_s0/CIN</td>
</tr>
<tr>
<td>8.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n47_s0/COUT</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[1][B]</td>
<td>u_v9958/u_command/u_cache/n48_s0/CIN</td>
</tr>
<tr>
<td>8.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n48_s0/COUT</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][A]</td>
<td>u_v9958/u_command/u_cache/n49_s0/CIN</td>
</tr>
<tr>
<td>8.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n49_s0/COUT</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C47[2][B]</td>
<td>u_v9958/u_command/u_cache/n50_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n50_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][A]</td>
<td>u_v9958/u_command/u_cache/n51_s0/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n51_s0/COUT</td>
</tr>
<tr>
<td>8.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[0][B]</td>
<td>u_v9958/u_command/u_cache/n52_s0/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n52_s0/COUT</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][A]</td>
<td>u_v9958/u_command/u_cache/n53_s0/CIN</td>
</tr>
<tr>
<td>8.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n53_s0/COUT</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[1][B]</td>
<td>u_v9958/u_command/u_cache/n54_s0/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n54_s0/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C48[2][A]</td>
<td>u_v9958/u_command/u_cache/n55_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n55_s0/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_v9958/u_command/u_cache/w_cache2_hit_s0/I0</td>
</tr>
<tr>
<td>11.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/w_cache2_hit_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_already_read_s11/I0</td>
</tr>
<tr>
<td>12.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_already_read_s11/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_17_s10/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache3_address_17_s10/F</td>
</tr>
<tr>
<td>14.366</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I3</td>
</tr>
<tr>
<td>14.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>15.066</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s4/I1</td>
</tr>
<tr>
<td>15.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s4/F</td>
</tr>
<tr>
<td>16.634</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_wdata_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_29_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.713, 35.257%; route: 6.586, 62.540%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_2_s0/Q</td>
</tr>
<tr>
<td>5.792</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C35[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_6_s0/Q</td>
</tr>
<tr>
<td>5.796</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C35[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_7_s0/Q</td>
</tr>
<tr>
<td>5.798</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.525%; tC2Q: 0.202, 44.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[1][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C47[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C34[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C34[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_4_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_5_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_4_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_2_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_1_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C34[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_0_s0/Q</td>
</tr>
<tr>
<td>5.818</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_3_s0/Q</td>
</tr>
<tr>
<td>5.819</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
</tr>
<tr>
<td>5.819</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_1_s0/Q</td>
</tr>
<tr>
<td>5.819</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_14_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_14_s0/Q</td>
</tr>
<tr>
<td>5.820</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_11_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_11_s0/Q</td>
</tr>
<tr>
<td>5.820</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_3_s1/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_3_s1/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_2_s1/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_2_s1/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s1/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s1/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_0_s1/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_0_s1/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_30_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_30_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_12_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_12_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_7_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_7_s1/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C26</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.364</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>8.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>10.688</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.364</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>8.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>10.688</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.364</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>8.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>10.688</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.364</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>8.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>10.688</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.329</td>
<td>1.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.105%; route: 3.798, 82.835%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.005</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.084%; route: 3.806, 82.865%; tC2Q: 0.232, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">u_led/ff_count_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>u_led/ff_count_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>u_led/ff_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_led_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">u_led/ff_led_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>u_led/ff_led_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT27[B]</td>
<td>u_led/ff_led_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_h_en_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_h_en_s8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>u_v9958/u_video_out/ff_h_en_s8/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>u_v9958/u_video_out/ff_h_en_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hs_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C39[0][B]</td>
<td>u_v9958/u_video_out/ff_hs_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C39[0][B]</td>
<td>u_v9958/u_video_out/ff_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_numerator_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_numerator_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[2][B]</td>
<td>u_v9958/u_video_out/ff_numerator_6_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C43[2][B]</td>
<td>u_v9958/u_video_out/ff_numerator_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_vs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_vs_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td>u_v9958/u_video_out/ff_vs_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C38[0][A]</td>
<td>u_v9958/u_video_out/ff_vs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C32[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C35[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_g_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C35[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_g_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C35[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_4_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[1][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C33[1][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C33[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vram_interface/ff_vram_valid_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vram_interface/ff_vram_valid_s9/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_valid_s9/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C51[0][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_valid_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C50[0][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vram_interface/ff_vram_rdata_sel_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[0][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C50[0][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vram_interface/ff_command_vram_rdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R45C5[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3253</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.219</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vram_interface/ff_command_vram_rdata_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3890</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][A]</td>
<td>u_v9958/u_vram_interface/ff_command_vram_rdata_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C49[1][A]</td>
<td>u_v9958/u_vram_interface/ff_command_vram_rdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.595%; route: 2.283, 79.381%; tC2Q: 0.202, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_25_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3890</td>
<td>clk85m</td>
<td>-4.602</td>
<td>2.274</td>
</tr>
<tr>
<td>3253</td>
<td>n36_6</td>
<td>-4.602</td>
<td>1.777</td>
</tr>
<tr>
<td>512</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3[0]</td>
<td>1.606</td>
<td>3.275</td>
</tr>
<tr>
<td>256</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3[1]</td>
<td>3.106</td>
<td>1.805</td>
</tr>
<tr>
<td>233</td>
<td>u_v9958/reg_sprite_mode3</td>
<td>4.759</td>
<td>1.745</td>
</tr>
<tr>
<td>215</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane[0]</td>
<td>3.266</td>
<td>1.595</td>
</tr>
<tr>
<td>170</td>
<td>u_v9958/u_command/ff_start</td>
<td>5.661</td>
<td>1.970</td>
</tr>
<tr>
<td>169</td>
<td>u_v9958/u_command/u_cache/ff_priority[0]</td>
<td>5.544</td>
<td>1.949</td>
</tr>
<tr>
<td>135</td>
<td>u_v9958/u_timing_control/ff_mode[8]</td>
<td>2.926</td>
<td>2.092</td>
</tr>
<tr>
<td>132</td>
<td>u_v9958/u_command/ff_cache_vram_address[0]</td>
<td>4.121</td>
<td>1.271</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C38</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
