# Common Verification

This repository contains commonly used SystemVerilog modules and classes for verification.  This
code is generally not synthesizable.

## Contents

### Basic Modules

|      Name     |             Description               | Status |
|---------------|---------------------------------------|--------|
| `clk_rst_gen` | Standalone clock and reset generator  | active |
