srcscan starts
INFO: analyzing module vdf (VERI-9002)
INFO: analyzing module vdf_control_s_axi (VERI-9002)
INFO: analyzing module add3 (VERI-9002)
INFO: analyzing module bigadd (VERI-9002)
INFO: analyzing module bigadd3 (VERI-9002)
INFO: analyzing module convertfrommultisymbols (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv(27): WARNING: initial value of parameter 'OUTPUTBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv(28): WARNING: initial value of parameter 'NUMSYMBOLS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv(29): WARNING: initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv(30): WARNING: initial value of parameter 'LOGRADIX' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv(31): WARNING: initial value of parameter 'SYMBOLS_ARE_SIGNED' is omitted (VERI-1818)
INFO: analyzing module converttomultisymbols (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv(25): WARNING: initial value of parameter 'INPUTBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv(26): WARNING: initial value of parameter 'NUMSYMBOLS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv(27): WARNING: initial value of parameter 'OUTPUTSYMBOLBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv(28): WARNING: initial value of parameter 'LOGRADIX' is omitted (VERI-1818)
INFO: analyzing module dcfifo (VERI-9002)
INFO: analyzing module modular_square_metzgen (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv(21): WARNING: initial value of parameter 'MOD_LEN' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv(22): WARNING: initial value of parameter 'MODULUS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv(23): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/vdfpackage.sv(21): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/vdfpackage.sv(22): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/vdfpackage.sv(23): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/vdfpackage.sv(47): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/vdfpackage.sv(48): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
INFO: analyzing module modular_square_metzgen_iter (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv(24): WARNING: initial value of parameter 'MOD_LEN' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv(25): WARNING: initial value of parameter 'MODULUS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv(26): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module modular_square_metzgen_post (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv(31): WARNING: initial value of parameter 'MOD_LEN' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv(32): WARNING: initial value of parameter 'MODULUS' is omitted (VERI-1818)
INFO: analyzing module modular_square_metzgen_wrapper (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_wrapper.sv(30): WARNING: initial value of parameter 'MOD_LEN' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_wrapper.sv(31): WARNING: initial value of parameter 'MODULUS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_wrapper.sv(32): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module modular_square_wrapper (VERI-9002)
INFO: analyzing module moduloadd (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv(27): WARNING: initial value of parameter 'MOD_LEN' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv(28): WARNING: initial value of parameter 'MODULUS' is omitted (VERI-1818)
INFO: analyzing module modulolookup (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv(27): WARNING: initial value of parameter 'NUMSYMBOLS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv(28): WARNING: initial value of parameter 'LOGRADIX' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv(29): WARNING: initial value of parameter 'MODULUS' is omitted (VERI-1818)
INFO: analyzing module modulolut6 (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(32): WARNING: initial value of parameter 'MODULUS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(33): WARNING: initial value of parameter 'MODBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(34): WARNING: initial value of parameter 'MOD0' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(35): WARNING: initial value of parameter 'MOD1' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(36): WARNING: initial value of parameter 'MOD2' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(37): WARNING: initial value of parameter 'MOD3' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(38): WARNING: initial value of parameter 'MOD4' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(39): WARNING: initial value of parameter 'MOD5' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv(55): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/msu.sv(17): INFO: Compiling verilog file "/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/msuconfig.vh" included at line 17. (VERI-9003)
/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/msu.sv(17): INFO: back to file '/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/msu.sv' (VERI-2320)
INFO: analyzing module msu (VERI-9002)
INFO: analyzing module multiplier (VERI-9002)
INFO: analyzing module multiply (VERI-9002)
INFO: analyzing module multisymbolsquarer (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv(23): WARNING: initial value of parameter 'LOGNUMSYMBOLS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv(24): WARNING: initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv(25): WARNING: initial value of parameter 'LOGRADIX' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv(26): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module multisymbolsum200to1 (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv(21): WARNING: initial value of parameter 'LOGNUMSYMBOLS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv(22): WARNING: initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv(23): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module signedcarrycorrection (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv(27): WARNING: initial value of parameter 'NUMSYMBOLS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv(28): WARNING: initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv(29): WARNING: initial value of parameter 'LOGRADIX' is omitted (VERI-1818)
INFO: analyzing module square34 (VERI-9002)
INFO: analyzing module square42 (VERI-9002)
INFO: analyzing module squarer (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/squarer.sv(26): WARNING: initial value of parameter 'INPUTWIDTH' is omitted (VERI-1818)
INFO: analyzing module sum13to1 (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv(22): WARNING: initial value of parameter 'N' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv(23): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module sum200to1 (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv(28): WARNING: initial value of parameter 'N' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv(29): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module sum4to1 (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv(21): WARNING: initial value of parameter 'N' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv(22): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module sum5to2 (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv(21): WARNING: initial value of parameter 'N' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv(22): WARNING: initial value of parameter 'USE_DENSE_ADDERS' is omitted (VERI-1818)
INFO: analyzing module unsignedcarrycorrection (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv(27): WARNING: initial value of parameter 'NUMSYMBOLS' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv(28): WARNING: initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted (VERI-1818)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv(29): WARNING: initial value of parameter 'LOGRADIX' is omitted (VERI-1818)
INFO: analyzing module vdf_axi_read_master (VERI-9002)
INFO: analyzing module vdf_axi_write_master (VERI-9002)
INFO: analyzing module vdf_counter (VERI-9002)
/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/sdaccel/vdf_kernel.sv(35): INFO: Compiling verilog file "/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/msuconfig.vh" included at line 35. (VERI-9003)
/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/sdaccel/vdf_kernel.sv(35): INFO: back to file '/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/sdaccel/vdf_kernel.sv' (VERI-2320)
INFO: analyzing module vdf_kernel (VERI-9002)
INFO: analyzing module vdf_wrapper (VERI-9002)
INFO: analyzing module vdfpll (VERI-9002)
INFO: analyzing module xilinxdspadd (VERI-9002)
INFO: analyzing module xilinxdspmuladd (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:vdf
VeriTop library:xil_defaultlib mod:multiply
VeriTop library:xil_defaultlib mod:xilinxdspadd
END of tops
/home/pmetzgen/vdf-fpga-metzgen/msu/rtl/sdaccel/vdf.v(39): INFO: compiling module 'vdf_default' (VERI-1018)
/home/pmetzgen/vdf-fpga-metzgen/primitives/rtl/multiply.sv(47): INFO: compiling module 'multiply_default' (VERI-1018)
/home/pmetzgen/vdf-fpga-metzgen/modular_square/rtl/xilinxdspadd.sv(28): INFO: compiling module 'xilinxdspadd_default' (VERI-1018)
/home/pmetzgen/vdf-fpga-metzgen/primitives/rtl/multiply.sv(168): WARNING: Module <compressor_tree_3_to_2> not found while processing module instance <col_sums[1].compressor_tree_3_to_2> (VERI-1063)
