 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 02:30:19 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.15       1.30 r
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.55       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.64       2.50 f
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.72       3.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.15       3.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.14       3.51 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.30       3.81 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.21       4.02 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.34 r
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.30       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.57       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.65       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.19       6.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.14       6.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.21       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5) <-
                                                          0.00       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.39 r
  data arrival time                                                  6.39

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U1016/Y (nr3d1_hd)
                                                          0.18       4.56 r
  khu_sensor_top/ads1292_filter/iir_notch/U1007/Y (scg2d1_hd)
                                                          0.24       4.80 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_4) <-
                                                          0.00       4.80 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.80 r
  data arrival time                                                  4.80

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        5.39


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U1040/Y (ivd1_hd)
                                                          0.10       4.29 f
  khu_sensor_top/ads1292_filter/iir_notch/U1277/Y (scg2d1_hd)
                                                          0.28       4.56 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_0) <-
                                                          0.00       4.56 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                        5.66


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.73       1.48 r
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.81       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.79       3.08 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.72 f
  khu_sensor_top/ads1292_filter/iir_notch/U1407/Y (or2d1_hd)
                                                          0.35       4.08 f
  khu_sensor_top/ads1292_filter/iir_notch/U994/Y (scg20d1_hd)
                                                          0.12       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U993/Y (nr2d1_hd)
                                                          0.12       4.31 f
  khu_sensor_top/ads1292_filter/iir_notch/U1280/Y (ivd1_hd)
                                                          0.11       4.42 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_8) <-
                                                          0.00       4.42 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.42 r
  data arrival time                                                  4.42

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.70       1.45 r
  khu_sensor_top/ads1292_filter/iir_hpf/U499/Y (ivd1_hd)
                                                          0.21       1.66 f
  khu_sensor_top/ads1292_filter/iir_hpf/U486/Y (nr2d1_hd)
                                                          0.22       1.88 r
  khu_sensor_top/ads1292_filter/iir_hpf/U8/Y (ivd2_hd)
                                                          0.47       2.35 f
  khu_sensor_top/ads1292_filter/iir_hpf/U6/Y (nr2ad1_hd)
                                                          0.54       2.89 r
  khu_sensor_top/ads1292_filter/iir_hpf/U3/Y (nr2bd1_hd)
                                                          0.29       3.18 r
  khu_sensor_top/ads1292_filter/iir_hpf/U261/Y (nr2d1_hd)
                                                          0.12       3.29 f
  khu_sensor_top/ads1292_filter/iir_hpf/U4/Y (nr2d1_hd)
                                                          0.71       4.00 r
  khu_sensor_top/ads1292_filter/iir_hpf/U91/Y (scg6d1_hd)
                                                          0.40       4.39 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_3) <-
                                                          0.00       4.39 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       4.39 r
  data arrival time                                                  4.39

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.73       1.48 r
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.81       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.79       3.08 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.72 f
  khu_sensor_top/ads1292_filter/iir_notch/U1407/Y (or2d1_hd)
                                                          0.35       4.08 f
  khu_sensor_top/ads1292_filter/iir_notch/U1097/Y (oa22d1_hd)
                                                          0.14       4.21 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_7) <-
                                                          0.00       4.21 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.08      10.16
  data required time                                                10.16
  --------------------------------------------------------------------------
  data required time                                                10.16
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.95


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.73       1.48 r
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.81       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.79       3.08 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.72 f
  khu_sensor_top/ads1292_filter/iir_notch/U201/Y (scg13d1_hd)
                                                          0.35       4.08 f
  khu_sensor_top/ads1292_filter/iir_notch/U200/Y (scg22d1_hd)
                                                          0.09       4.17 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_6) <-
                                                          0.00       4.17 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       4.17 r
  data arrival time                                                  4.17

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.07      10.17
  data required time                                                10.17
  --------------------------------------------------------------------------
  data required time                                                10.17
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        6.00


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.55       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK (float_multiplier_5)
                                                          0.00       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/U600/Y (nd3d1_hd)
                                                          0.66       1.95 f
  khu_sensor_top/ads1292_filter/iir_lpf/U16/Y (ivd1_hd)
                                                          0.93       2.89 r
  khu_sensor_top/ads1292_filter/iir_lpf/U12/Y (ivd2_hd)
                                                          0.63       3.52 f
  khu_sensor_top/ads1292_filter/iir_lpf/U468/Y (oa211d1_hd)
                                                          0.30       3.82 r
  khu_sensor_top/ads1292_filter/iir_lpf/U465/Y (ao22d1_hd)
                                                          0.12       3.95 f
  khu_sensor_top/ads1292_filter/iir_lpf/U462/Y (ao21d1_hd)
                                                          0.20       4.14 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_3) <-
                                                          0.00       4.14 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.14 r
  data arrival time                                                  4.14

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.07      10.17
  data required time                                                10.17
  --------------------------------------------------------------------------
  data required time                                                10.17
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                        6.03


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (fd2qd2_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (fd2qd2_hd)
                                                          0.56       1.31 r
  khu_sensor_top/ads1292_filter/iir_hpf/U498/Y (ivd1_hd)
                                                          0.18       1.49 f
  khu_sensor_top/ads1292_filter/iir_hpf/U5/Y (nr2ad1_hd)
                                                          0.45       1.93 r
  khu_sensor_top/ads1292_filter/iir_hpf/U274/Y (ivd1_hd)
                                                          0.48       2.42 f
  khu_sensor_top/ads1292_filter/iir_hpf/U493/Y (nr2d1_hd)
                                                          0.76       3.18 r
  khu_sensor_top/ads1292_filter/iir_hpf/U492/Y (nd2d1_hd)
                                                          0.22       3.40 f
  khu_sensor_top/ads1292_filter/iir_hpf/U490/Y (nr2d1_hd)
                                                          0.17       3.57 r
  khu_sensor_top/ads1292_filter/iir_hpf/U473/Y (nd2bd1_hd)
                                                          0.18       3.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/U384/Y (oa22ad1_hd)
                                                          0.23       3.98 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_1) <-
                                                          0.00       3.98 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.98 r
  data arrival time                                                  3.98

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.06      10.17
  data required time                                                10.17
  --------------------------------------------------------------------------
  data required time                                                10.17
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (fd2qd2_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (fd2qd2_hd)
                                                          0.56       1.31 r
  khu_sensor_top/ads1292_filter/iir_hpf/U498/Y (ivd1_hd)
                                                          0.18       1.49 f
  khu_sensor_top/ads1292_filter/iir_hpf/U5/Y (nr2ad1_hd)
                                                          0.45       1.93 r
  khu_sensor_top/ads1292_filter/iir_hpf/U274/Y (ivd1_hd)
                                                          0.48       2.42 f
  khu_sensor_top/ads1292_filter/iir_hpf/U493/Y (nr2d1_hd)
                                                          0.76       3.18 r
  khu_sensor_top/ads1292_filter/iir_hpf/U492/Y (nd2d1_hd)
                                                          0.22       3.40 f
  khu_sensor_top/ads1292_filter/iir_hpf/U457/Y (nr2d1_hd)
                                                          0.17       3.57 r
  khu_sensor_top/ads1292_filter/iir_hpf/U456/Y (nr2d1_hd)
                                                          0.11       3.68 f
  khu_sensor_top/ads1292_filter/iir_hpf/U453/Y (nr2d1_hd)
                                                          0.10       3.78 r
  khu_sensor_top/ads1292_filter/iir_hpf/U10/Y (or2d1_hd)
                                                          0.18       3.96 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_2) <-
                                                          0.00       3.96 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       3.96 r
  data arrival time                                                  3.96

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.04      10.20
  data required time                                                10.20
  --------------------------------------------------------------------------
  data required time                                                10.20
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.09      11.59 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      11.72 r
  khu_sensor_top/sensor_core/U165/Y (oa21d1_hd)           0.10      11.82 f
  khu_sensor_top/sensor_core/U161/Y (scg9d1_hd)           0.21      12.03 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_16) <-
                                                          0.00      12.03 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      12.03 f
  data arrival time                                                 12.03

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.03
  --------------------------------------------------------------------------
  slack (MET)                                                        7.69


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.44      11.39 f
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.39 f
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.12      11.51 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      11.63 f
  khu_sensor_top/sensor_core/U254/Y (oa31d1_hd)           0.35      11.98 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_7) <-
                                                          0.00      11.98 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      11.98 r
  data arrival time                                                 11.98

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.05      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -11.98
  --------------------------------------------------------------------------
  slack (MET)                                                        7.69


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.09      11.59 f
  khu_sensor_top/sensor_core/U5/Y (scg6d1_hd)             0.34      11.94 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_5) <-
                                                          0.00      11.94 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/EN (cglpd1_hd)
                                                          0.00      11.94 f
  data arrival time                                                 11.94

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -11.94
  --------------------------------------------------------------------------
  slack (MET)                                                        7.77


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd2qd2_hd)
                                                          0.52      11.47 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/U286/Y (nr2bd1_hd)           0.22      11.69 r
  khu_sensor_top/sensor_core/U6/Y (or2d1_hd)              0.20      11.89 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_1) <-
                                                          0.00      11.89 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      11.89 r
  data arrival time                                                 11.89

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.04      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                -11.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.80


  Startpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/Q (fd3qd1_hd)
                                                          0.65       1.40 r
  khu_sensor_top/sensor_core/U475/Y (nd2d1_hd)            0.16       1.56 f
  khu_sensor_top/sensor_core/U474/Y (nr2d1_hd)            0.27       1.83 r
  khu_sensor_top/sensor_core/U473/Y (nd2d1_hd)            0.22       2.05 f
  khu_sensor_top/sensor_core/U316/Y (ivd1_hd)             0.28       2.32 r
  khu_sensor_top/sensor_core/U229/Y (nr2d1_hd)            0.15       2.48 f
  khu_sensor_top/sensor_core/U227/Y (nr2bd1_hd)           0.12       2.60 r
  khu_sensor_top/sensor_core/U226/Y (ivd1_hd)             0.08       2.68 f
  khu_sensor_top/sensor_core/U225/Y (nr2d1_hd)            0.23       2.91 r
  khu_sensor_top/sensor_core/U224/Y (oa21d1_hd)           0.18       3.09 f
  khu_sensor_top/sensor_core/U223/Y (nr2d1_hd)            0.14       3.23 r
  khu_sensor_top/sensor_core/U220/Y (nr2bd1_hd)           0.22       3.45 r
  khu_sensor_top/sensor_core/U407/Y (nd2bd1_hd)           0.18       3.63 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_3) <-
                                                          0.00       3.63 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.63 r
  data arrival time                                                  3.63

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.05      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.05


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.84       1.59 r
  khu_sensor_top/sensor_core/U553/Y (nd2d1_hd)            0.36       1.96 f
  khu_sensor_top/sensor_core/U541/Y (nr2d1_hd)            0.36       2.32 r
  khu_sensor_top/sensor_core/U540/Y (ivd1_hd)             0.23       2.55 f
  khu_sensor_top/sensor_core/U536/Y (nr2d1_hd)            0.19       2.73 r
  khu_sensor_top/sensor_core/U535/Y (ivd1_hd)             0.12       2.85 f
  khu_sensor_top/sensor_core/U534/Y (nd2d1_hd)            0.15       3.00 r
  khu_sensor_top/sensor_core/U375/Y (nr2d1_hd)            0.12       3.13 f
  khu_sensor_top/sensor_core/U178/Y (nd2d1_hd)            0.11       3.24 r
  khu_sensor_top/sensor_core/U241/Y (nd2bd1_hd)           0.15       3.39 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_9) <-
                                                          0.00       3.39 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.39 r
  data arrival time                                                  3.39

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.05      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                       16.28


  Startpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_uart_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_uart_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.63       1.38 r
  khu_sensor_top/sensor_core/U638/Y (ivd1_hd)             0.15       1.52 f
  khu_sensor_top/sensor_core/U637/Y (nr2d1_hd)            0.40       1.92 r
  khu_sensor_top/sensor_core/U460/Y (nd3d1_hd)            0.24       2.16 f
  khu_sensor_top/sensor_core/U703/Y (ivd1_hd)             0.76       2.92 r
  khu_sensor_top/sensor_core/U108/Y (scg22d1_hd)          0.26       3.19 f
  khu_sensor_top/sensor_core/U38/Y (ivd1_hd)              0.15       3.34 r
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_0) <-
                                                          0.00       3.34 r
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.34 r
  data arrival time                                                  3.34

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.06      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       16.33


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.84       1.59 r
  khu_sensor_top/sensor_core/U553/Y (nd2d1_hd)            0.36       1.96 f
  khu_sensor_top/sensor_core/U541/Y (nr2d1_hd)            0.36       2.32 r
  khu_sensor_top/sensor_core/U540/Y (ivd1_hd)             0.23       2.55 f
  khu_sensor_top/sensor_core/U536/Y (nr2d1_hd)            0.19       2.73 r
  khu_sensor_top/sensor_core/U535/Y (ivd1_hd)             0.12       2.85 f
  khu_sensor_top/sensor_core/U534/Y (nd2d1_hd)            0.15       3.00 r
  khu_sensor_top/sensor_core/U375/Y (nr2d1_hd)            0.12       3.13 f
  khu_sensor_top/sensor_core/U195/Y (nd2bd1_hd)           0.11       3.24 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_14) <-
                                                          0.00       3.24 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.24 r
  data arrival time                                                  3.24

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.05      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.44


  Startpoint: khu_sensor_top/uart_controller/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.61       1.36 f
  khu_sensor_top/uart_controller/U168/Y (ivd1_hd)         0.46       1.82 r
  khu_sensor_top/uart_controller/U166/Y (nd2d1_hd)        0.46       2.27 f
  khu_sensor_top/uart_controller/U165/Y (ivd1_hd)         0.21       2.48 r
  khu_sensor_top/uart_controller/U117/Y (nd4d1_hd)        0.13       2.61 f
  khu_sensor_top/uart_controller/U116/Y (nr4d1_hd)        0.38       2.99 r
  khu_sensor_top/uart_controller/U6/Y (or2d1_hd)          0.25       3.24 r
  khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/EN (SNPS_CLOCK_GATE_HIGH_uart_controller_3) <-
                                                          0.00       3.24 r
  khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/latch/EN (cglpd1_hd)
                                                          0.00       3.24 r
  data arrival time                                                  3.24

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.04      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.44


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.84       1.59 r
  khu_sensor_top/sensor_core/U553/Y (nd2d1_hd)            0.36       1.96 f
  khu_sensor_top/sensor_core/U541/Y (nr2d1_hd)            0.36       2.32 r
  khu_sensor_top/sensor_core/U540/Y (ivd1_hd)             0.23       2.55 f
  khu_sensor_top/sensor_core/U536/Y (nr2d1_hd)            0.19       2.73 r
  khu_sensor_top/sensor_core/U535/Y (ivd1_hd)             0.12       2.85 f
  khu_sensor_top/sensor_core/U534/Y (nd2d1_hd)            0.15       3.00 r
  khu_sensor_top/sensor_core/U11/Y (or3d1_hd)             0.22       3.22 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_17) <-
                                                          0.00       3.22 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.22 r
  data arrival time                                                  3.22

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      19.72 r
  clock gating setup time                                -0.04      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                       16.46


1
