<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fpga/kernel.cpp:202:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="gmem0" VarName="v_out" LoopLoc="fpga/kernel.cpp:202:2" LoopName="anonymous" ParentFunc="kernel(ap_fixed&lt;32, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool*, unsigned int*)" Length="256" Direction="write" AccessID="v_out4068seq" OrigID="load-store-loop.store.261" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="fpga/kernel.cpp:64:14" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="fpga/kernel.cpp:64:14" LoopName="while_loop" ParentFunc="kernel(ap_fixed&lt;32, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool*, unsigned int*)"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="fpga/kernel.cpp:202:2" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 256 x 32bit words has been widened by 16: 16 x 512bit words" BundleName="gmem0" VarName="v_out" LoopLoc="fpga/kernel.cpp:202:2" LoopName="anonymous" ParentFunc="kernel(ap_fixed&lt;32, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool*, unsigned int*)" Length="16" Direction="write" AccessID="wseq" OrigID="v_out4068seq" OrigAccess-DebugLoc="fpga/kernel.cpp:202:2" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fpga/kernel.cpp:202:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="16" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

