#define HDMIRX_P0_DSCD_SERVICES_BASE 0x170300
//Page P0_DSCD_SERVICES
#define REG_0000_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x00)//0x1703_00h
    #define REG_0000_P0_DSCD_SERVICES_REG_SW_RST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0000_P0_DSCD_SERVICES_REG_RCV_TOP_SRAM_RST Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0004_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x02)//0x1703_01h
    #define REG_0004_P0_DSCD_SERVICES_REG_PATH8P_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0004_P0_DSCD_SERVICES_REG_CFG_PPS_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0004_P0_DSCD_SERVICES_REG_INPUT_FORMAT Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0004_P0_DSCD_SERVICES_REG_OUTPUT_FORMAT Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0004_P0_DSCD_SERVICES_REG_AWS_SYNC Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0004_P0_DSCD_SERVICES_REG_DIS_DE_PROT Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0004_P0_DSCD_SERVICES_REG_VDO2P_REPLACE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0004_P0_DSCD_SERVICES_REG_PATH2P_RPLC Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0008_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x04)//0x1703_02h
    #define REG_0008_P0_DSCD_SERVICES_REG_CHUNK_SIZE_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define REG_000C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x06)//0x1703_03h
    #define REG_000C_P0_DSCD_SERVICES_REG_CHUNK_SIZE_OV Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0010_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x08)//0x1703_04h
    #define REG_0010_P0_DSCD_SERVICES_REG_FEED_PIC_WIDTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0014_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x0a)//0x1703_05h
    #define REG_0014_P0_DSCD_SERVICES_REG_FEED_SLICE_WIDTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0018_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x0c)//0x1703_06h
    #define REG_0018_P0_DSCD_SERVICES_REG_FEED_CHUNK_SIZE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_001C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x0e)//0x1703_07h
    #define REG_001C_P0_DSCD_SERVICES_REG_FEED_BPP Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0020_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x10)//0x1703_08h
    #define REG_0020_P0_DSCD_SERVICES_REG_FEED_DIV2EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0020_P0_DSCD_SERVICES_REG_FEED_BPC_OV Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0024_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x12)//0x1703_09h
    #define REG_0024_P0_DSCD_SERVICES_REG_CLR_FEED_FIFO_FLAG Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0028_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x14)//0x1703_0ah
    #define REG_0028_P0_DSCD_SERVICES_REG_FEED_FIFO_FULL_LAT Fld(1,0,AC_MSKB0)//[0:0]
#define REG_002C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x16)//0x1703_0bh
    #define REG_002C_P0_DSCD_SERVICES_REG_FEED_FIFO_RST_MODE Fld(3,0,AC_MSKB0)//[2:0]
#define REG_0030_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x18)//0x1703_0ch
    #define REG_0030_P0_DSCD_SERVICES_REG_CHUNK_SIZE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x1a)//0x1703_0dh
    #define REG_0034_P0_DSCD_SERVICES_REG_SLICE_NUM Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0034_P0_DSCD_SERVICES_REG_SN_LEAD_CFG Fld(5,8,AC_MSKB1)//[12:8]
#define REG_0040_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x20)//0x1703_10h
    #define REG_0040_P0_DSCD_SERVICES_REG_YCBCR420_DC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0040_P0_DSCD_SERVICES_REG_YCBCR422_DC_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0040_P0_DSCD_SERVICES_REG_YCBCR444_DC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0040_P0_DSCD_SERVICES_REG_VIDEO_BLANK_TST_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0040_P0_DSCD_SERVICES_REG_FORCE_YCBCR_BLACK_OV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0040_P0_DSCD_SERVICES_REG_AVI_IF5_OV Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0040_P0_DSCD_SERVICES_REG_DIS_FULL_BLACK_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0040_P0_DSCD_SERVICES_REG_DITH_SEED_RST_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0040_P0_DSCD_SERVICES_REG_DITH_SEL_DVI_OV Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0040_P0_DSCD_SERVICES_REG_DVI_ROUND_EN_OV Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0044_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x22)//0x1703_11h
    #define REG_0044_P0_DSCD_SERVICES_REG_DITHER_IF_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0044_P0_DSCD_SERVICES_REG_DITHER_IF_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0044_P0_DSCD_SERVICES_REG_DITHER_CFG_SEL Fld(1,2,AC_MSKB0)//[2:2]
#define REG_0048_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x24)//0x1703_12h
    #define REG_0048_P0_DSCD_SERVICES_REG_VS_RST_RCV_FIFO_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_004C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x26)//0x1703_13h
    #define REG_004C_P0_DSCD_SERVICES_REG_TGEN_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_004C_P0_DSCD_SERVICES_REG_TGEN_DB_EN Fld(1,1,AC_MSKB0)//[1:1]
#define REG_0050_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x28)//0x1703_14h
    #define REG_0050_P0_DSCD_SERVICES_REG_TGEN_SET_READY Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0054_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x2a)//0x1703_15h
    #define REG_0054_P0_DSCD_SERVICES_REG_TGEN_CLR_CNT Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0058_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x2c)//0x1703_16h
    #define REG_0058_P0_DSCD_SERVICES_REG_HREF_SEL Fld(4,0,AC_MSKB0)//[3:0]
#define REG_005C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x2e)//0x1703_17h
    #define REG_005C_P0_DSCD_SERVICES_REG_VREF_SEL Fld(4,0,AC_MSKB0)//[3:0]
#define REG_0060_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x30)//0x1703_18h
    #define REG_0060_P0_DSCD_SERVICES_REG_HREF_FORCE Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0064_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x32)//0x1703_19h
    #define REG_0064_P0_DSCD_SERVICES_REG_VREF_FORCE Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0068_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x34)//0x1703_1ah
    #define REG_0068_P0_DSCD_SERVICES_REG_SYNPLL_REF_HS_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_006C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x36)//0x1703_1bh
    #define REG_006C_P0_DSCD_SERVICES_REG_TGEN_VRR_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0070_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x38)//0x1703_1ch
    #define REG_0070_P0_DSCD_SERVICES_REG_TGEN_DE_SFT_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0070_P0_DSCD_SERVICES_REG_TGEN_DE_SFT_PROT_OPT Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0074_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x3a)//0x1703_1dh
    #define REG_0074_P0_DSCD_SERVICES_REG_TGEN_DE_SFT_CNT Fld(5,0,AC_MSKB0)//[4:0]
#define REG_0078_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x3c)//0x1703_1eh
    #define REG_0078_P0_DSCD_SERVICES_REG_DSC_DLY Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0078_P0_DSCD_SERVICES_REG_PRE_ACK Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0078_P0_DSCD_SERVICES_REG_DSC_ACK_SEL Fld(3,11,AC_MSKB1)//[13:11]
    #define REG_0078_P0_DSCD_SERVICES_REG_DSC_HS_SEL Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0080_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x40)//0x1703_20h
    #define REG_0080_P0_DSCD_SERVICES_REG_TG_HTT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0084_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x42)//0x1703_21h
    #define REG_0084_P0_DSCD_SERVICES_REG_TG_HS_ED Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0088_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x44)//0x1703_22h
    #define REG_0088_P0_DSCD_SERVICES_REG_TG_H_BP_ED Fld(14,0,AC_MSKW10)//[13:0]
#define REG_008C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x46)//0x1703_23h
    #define REG_008C_P0_DSCD_SERVICES_REG_TG_H_DE Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0090_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x48)//0x1703_24h
    #define REG_0090_P0_DSCD_SERVICES_REG_TG_VTT Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0094_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x4a)//0x1703_25h
    #define REG_0094_P0_DSCD_SERVICES_REG_TG_VS_ED Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0098_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x4c)//0x1703_26h
    #define REG_0098_P0_DSCD_SERVICES_REG_TG_V_BP_ED Fld(13,0,AC_MSKW10)//[12:0]
#define REG_009C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x4e)//0x1703_27h
    #define REG_009C_P0_DSCD_SERVICES_REG_TG_V_DE Fld(13,0,AC_MSKW10)//[12:0]
#define REG_00A0_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x50)//0x1703_28h
    #define REG_00A0_P0_DSCD_SERVICES_REG_PATGEN_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00A0_P0_DSCD_SERVICES_REG_PATGEN_MODE Fld(3,8,AC_MSKB1)//[10:8]
#define REG_00A4_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x52)//0x1703_29h
    #define REG_00A4_P0_DSCD_SERVICES_REG_PATGEN_PRG_RGB Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00A8_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x54)//0x1703_2ah
    #define REG_00A8_P0_DSCD_SERVICES_REG_CLR_RCV_FIFO_FLAG Fld(1,0,AC_MSKB0)//[0:0]
#define REG_00AC_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x56)//0x1703_2bh
    #define REG_00AC_P0_DSCD_SERVICES_REG_RCV_FIFO_EMPTY_LAT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00AC_P0_DSCD_SERVICES_REG_RCV_FIFO_FULL_LAT Fld(1,1,AC_MSKB0)//[1:1]
#define REG_00B0_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x58)//0x1703_2ch
    #define REG_00B0_P0_DSCD_SERVICES_REG_RCV_TOP_SRAM_ADR_CMP_DIFF Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_00B0_P0_DSCD_SERVICES_REG_RCV_TOP_SRAM_ADR_CMP_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00B0_P0_DSCD_SERVICES_REG_RCV_TOP_SRAM_ADR_CMP_PRD Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00B8_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x5c)//0x1703_2eh
    #define REG_00B8_P0_DSCD_SERVICES_REG_RCV_TOP_IVS_LATENCY_VAL Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00BC_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x5e)//0x1703_2fh
    #define REG_00BC_P0_DSCD_SERVICES_REG_RCV_TOP_HDMI_FRL_MODE_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00BC_P0_DSCD_SERVICES_REG_RCV_TOP_HDMI_FRL_MODE_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00BC_P0_DSCD_SERVICES_REG_RCV_TOP_TMDS_FREQ_MODE Fld(1,2,AC_MSKB0)//[2:2]
#define REG_00C0_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x60)//0x1703_30h
    #define REG_00C0_P0_DSCD_SERVICES_REG_FEED_DEBUG_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C4_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x62)//0x1703_31h
    #define REG_00C4_P0_DSCD_SERVICES_REG_FEED_DEBUG_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C8_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x64)//0x1703_32h
    #define REG_00C8_P0_DSCD_SERVICES_REG_RCV_DEBUG_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00CC_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x66)//0x1703_33h
    #define REG_00CC_P0_DSCD_SERVICES_REG_RCV_DEBUG_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D0_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x68)//0x1703_34h
    #define REG_00D0_P0_DSCD_SERVICES_REG_DSCD_DEBUG_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D4_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x6a)//0x1703_35h
    #define REG_00D4_P0_DSCD_SERVICES_REG_DSCD_DEBUG_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00DC_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x6e)//0x1703_37h
    #define REG_00DC_P0_DSCD_SERVICES_REG_BIST_FAIL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E0_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x70)//0x1703_38h
    #define REG_00E0_P0_DSCD_SERVICES_REG_TESTBUS_SEL Fld(3,0,AC_MSKB0)//[2:0]
#define REG_0100_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x80)//0x1703_40h
    #define REG_0100_P0_DSCD_SERVICES_REG_DSCD_RESERVE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0104_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x82)//0x1703_41h
    #define REG_0104_P0_DSCD_SERVICES_REG_DSCD_RESERVE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x84)//0x1703_42h
    #define REG_0108_P0_DSCD_SERVICES_REG_DSCD_RESERVE_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x86)//0x1703_43h
    #define REG_010C_P0_DSCD_SERVICES_REG_DSCD_RESERVE_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x88)//0x1703_44h
    #define REG_0110_P0_DSCD_SERVICES_REG_DSCD_RESERVE_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0114_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x8a)//0x1703_45h
    #define REG_0114_P0_DSCD_SERVICES_REG_DSCD_RESERVE_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x8c)//0x1703_46h
    #define REG_0118_P0_DSCD_SERVICES_REG_DSCD_RESERVE_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x8e)//0x1703_47h
    #define REG_011C_P0_DSCD_SERVICES_REG_DSCD_RESERVE_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x98)//0x1703_4ch
    #define REG_0130_P0_DSCD_SERVICES_REG_EMP_HSYNC Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0134_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x9a)//0x1703_4dh
    #define REG_0134_P0_DSCD_SERVICES_REG_EMP_HBACK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0138_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x9c)//0x1703_4eh
    #define REG_0138_P0_DSCD_SERVICES_REG_PPS_PIC_WIDTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_013C_P0_DSCD_SERVICES (HDMIRX_P0_DSCD_SERVICES_BASE +0x9e)//0x1703_4fh
    #define REG_013C_P0_DSCD_SERVICES_REG_EMP_HFRONT Fld(16,0,AC_FULLW10)//[15:0]

