# vsim -L ../../../bin -do ./simulate-do -c -lic_plus -novopt tb_stream_compute 
# Refreshing /afs/glue.umd.edu/home/glue/j/k/jknapo/home/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/test/test_commands/test_sum/work.tb_stream_compute
# Loading work.tb_stream_compute
# Loading ../../../bin.comp_mode_FSM_3
# Loading ../../../bin.sum_mode_FSM_3
# ** Warning: (vsim-3015) /homes/jknapo/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/src/comp_mode_FSM_3.v(59): [PCDPC] - Port size (10 or 10) does not match connection size (1) for port 'data'. The port definition is at: /homes/jknapo/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/src/sum_mode_FSM3.v(19).
#         Region: /tb_stream_compute/comp_mode/sum_module
# ** Error: (vsim-3053) /homes/jknapo/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/src/comp_mode_FSM_3.v(59): Illegal output or inout port connection for "port 'done_out'".
#         Region: /tb_stream_compute/comp_mode/sum_module
# ** Error: (vsim-3053) /homes/jknapo/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/src/comp_mode_FSM_3.v(59): Illegal output or inout port connection for "port 'rd_en'".
#         Region: /tb_stream_compute/comp_mode/sum_module
# ** Warning: (vsim-3015) /homes/jknapo/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/src/comp_mode_FSM_3.v(59): [PCDPC] - Port size (3 or 3) does not match connection size (10) for port 'rd_addr'. The port definition is at: /homes/jknapo/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/src/sum_mode_FSM3.v(22).
#         Region: /tb_stream_compute/comp_mode/sum_module
# ** Error: (vsim-3053) /homes/jknapo/enee408c_user/labs/ENEE408C_Lab11/lab11/verilog/stream-computation/src/comp_mode_FSM_3.v(59): Illegal output or inout port connection for "port 'sum'".
#         Region: /tb_stream_compute/comp_mode/sum_module
# Error loading design
dule
# Error loading design
