#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x594c783032a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x594c782fb510 .scope module, "mux2" "mux2" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "e0";
    .port_info 1 /INPUT 4 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 4 "out";
o0x7392959a0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x594c7823ac10_0 .net "c", 0 0, o0x7392959a0018;  0 drivers
o0x7392959a0048 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x594c7823a7d0_0 .net "e0", 3 0, o0x7392959a0048;  0 drivers
o0x7392959a0078 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x594c78302120_0 .net "e1", 3 0, o0x7392959a0078;  0 drivers
v0x594c782f6900_0 .var "out", 3 0;
E_0x594c7824ace0 .event anyedge, v0x594c7823ac10_0, v0x594c78302120_0, v0x594c7823a7d0_0;
S_0x594c782f90c0 .scope module, "test" "test" 4 2;
 .timescale -9 -12;
L_0x594c783770d0 .functor BUFZ 8, v0x594c78371900_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594c7823ba20 .functor BUFZ 8, v0x594c78371f80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x594c78374f70_0 .var "add_test_failed", 0 0;
v0x594c78375010_0 .var "and_test_failed", 0 0;
v0x594c783750d0_0 .var "clk", 0 0;
v0x594c783751a0_0 .var "inc_test_failed", 0 0;
v0x594c78375240_0 .var "mov_test_failed", 0 0;
v0x594c78375350_0 .var "not_test_failed", 0 0;
v0x594c78375410_0 .var "or_test_failed", 0 0;
v0x594c783754d0_0 .net "regA_out", 7 0, L_0x594c783770d0;  1 drivers
v0x594c783755b0_0 .net "regB_out", 7 0, L_0x594c7823ba20;  1 drivers
v0x594c78375720_0 .var "reg_mov_test_failed", 0 0;
v0x594c783757e0_0 .var "shl_test_failed", 0 0;
v0x594c783758a0_0 .var "shr_test_failed", 0 0;
v0x594c78375960_0 .var "sub_test_failed", 0 0;
v0x594c78375a20_0 .var "xor_test_failed", 0 0;
S_0x594c7836d270 .scope module, "Comp" "computer" 4 22, 5 1 0, S_0x594c782f90c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x594c783720d0_0 .net "C", 0 0, v0x594c7836d800_0;  1 drivers
v0x594c78372190_0 .var "IR", 14 0;
v0x594c78372250_0 .net "LA", 0 0, v0x594c7836f150_0;  1 drivers
v0x594c78372370_0 .net "LB", 0 0, v0x594c7836f230_0;  1 drivers
v0x594c78372460_0 .net "MA", 0 0, v0x594c7836f2f0_0;  1 drivers
v0x594c78372550_0 .net "MW", 0 0, v0x594c7836f390_0;  1 drivers
v0x594c78372640_0 .net "N", 0 0, L_0x594c78377f60;  1 drivers
v0x594c783726e0_0 .net "S", 3 0, v0x594c7836f450_0;  1 drivers
v0x594c783727d0_0 .net "SA", 1 0, v0x594c7836f560_0;  1 drivers
v0x594c78372870_0 .net "SB", 1 0, v0x594c7836f620_0;  1 drivers
v0x594c78372910_0 .net "V", 0 0, v0x594c7836dd50_0;  1 drivers
v0x594c783729b0_0 .net "WSEL", 1 0, v0x594c7836f700_0;  1 drivers
v0x594c78372a80_0 .net "Z", 0 0, L_0x594c78377e20;  1 drivers
L_0x7392959570a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x594c78372b50_0 .net/2u *"_ivl_10", 1 0, L_0x7392959570a8;  1 drivers
v0x594c78372bf0_0 .net *"_ivl_12", 0 0, L_0x594c783762b0;  1 drivers
L_0x7392959570f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x594c78372c90_0 .net/2u *"_ivl_14", 1 0, L_0x7392959570f0;  1 drivers
v0x594c78372d50_0 .net *"_ivl_16", 0 0, L_0x594c783763a0;  1 drivers
L_0x739295957138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x594c78372e10_0 .net/2u *"_ivl_18", 7 0, L_0x739295957138;  1 drivers
v0x594c78372ef0_0 .net *"_ivl_20", 7 0, L_0x594c78376560;  1 drivers
v0x594c78372fd0_0 .net *"_ivl_22", 7 0, L_0x594c783766a0;  1 drivers
L_0x7392959571c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594c783730b0_0 .net/2u *"_ivl_26", 1 0, L_0x7392959571c8;  1 drivers
v0x594c78373190_0 .net *"_ivl_28", 0 0, L_0x594c78376cd0;  1 drivers
L_0x739295957210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x594c78373250_0 .net/2u *"_ivl_30", 7 0, L_0x739295957210;  1 drivers
L_0x739295957258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x594c78373330_0 .net/2u *"_ivl_32", 1 0, L_0x739295957258;  1 drivers
v0x594c78373410_0 .net *"_ivl_34", 0 0, L_0x594c78376f00;  1 drivers
L_0x7392959572a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x594c783734d0_0 .net/2u *"_ivl_36", 1 0, L_0x7392959572a0;  1 drivers
v0x594c783735b0_0 .net *"_ivl_38", 0 0, L_0x594c78376fa0;  1 drivers
L_0x7392959572e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x594c78373670_0 .net/2u *"_ivl_40", 7 0, L_0x7392959572e8;  1 drivers
v0x594c78373750_0 .net *"_ivl_42", 7 0, L_0x594c78377140;  1 drivers
v0x594c78373830_0 .net *"_ivl_44", 7 0, L_0x594c783772c0;  1 drivers
L_0x739295957330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594c78373910_0 .net/2u *"_ivl_48", 1 0, L_0x739295957330;  1 drivers
v0x594c783739f0_0 .net *"_ivl_50", 0 0, L_0x594c78377610;  1 drivers
L_0x739295957378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x594c78373ab0_0 .net/2u *"_ivl_52", 1 0, L_0x739295957378;  1 drivers
v0x594c78373b90_0 .net *"_ivl_54", 0 0, L_0x594c783777e0;  1 drivers
L_0x7392959573c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x594c78373c50_0 .net/2u *"_ivl_56", 1 0, L_0x7392959573c0;  1 drivers
v0x594c78373d30_0 .net *"_ivl_58", 0 0, L_0x594c783778d0;  1 drivers
L_0x739295957060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594c78373df0_0 .net/2u *"_ivl_6", 1 0, L_0x739295957060;  1 drivers
v0x594c78373ed0_0 .net *"_ivl_60", 7 0, L_0x594c78377aa0;  1 drivers
v0x594c78373fb0_0 .net *"_ivl_62", 7 0, L_0x594c78377b90;  1 drivers
v0x594c78374090_0 .net *"_ivl_8", 0 0, L_0x594c78376140;  1 drivers
v0x594c78374150_0 .net "alu_out_bus", 7 0, v0x594c7836dab0_0;  1 drivers
v0x594c78374210_0 .net "clk", 0 0, v0x594c783750d0_0;  1 drivers
v0x594c783742b0_0 .net "im_out_bus", 14 0, L_0x594c782f67e0;  1 drivers
v0x594c783743a0_0 .net "literal", 7 0, L_0x594c78375b80;  1 drivers
v0x594c78374460_0 .net "mem_addr", 7 0, L_0x594c78375f40;  1 drivers
v0x594c78374550_0 .net "mem_din", 7 0, L_0x594c78376880;  1 drivers
v0x594c78374620_0 .net "mem_out_bus", 7 0, L_0x594c782f6100;  1 drivers
v0x594c783746f0_0 .net "opcode", 6 0, L_0x594c78375ae0;  1 drivers
v0x594c783747c0_0 .net "pc_out_bus", 7 0, v0x594c78371260_0;  1 drivers
v0x594c78374860_0 .net "regA_out_bus", 7 0, v0x594c78371900_0;  1 drivers
v0x594c78374920_0 .net "regB_out_bus", 7 0, v0x594c78371f80_0;  1 drivers
v0x594c783749f0_0 .net "srcA", 7 0, L_0x594c78377430;  1 drivers
v0x594c78374ac0_0 .net "srcB", 7 0, L_0x594c78377a00;  1 drivers
L_0x594c78375ae0 .part v0x594c78372190_0, 8, 7;
L_0x594c78375b80 .part v0x594c78372190_0, 0, 8;
L_0x594c78375f40 .functor MUXZ 8, L_0x594c78375b80, v0x594c78371f80_0, v0x594c7836f2f0_0, C4<>;
L_0x594c78376140 .cmp/eq 2, v0x594c7836f700_0, L_0x739295957060;
L_0x594c783762b0 .cmp/eq 2, v0x594c7836f700_0, L_0x7392959570a8;
L_0x594c783763a0 .cmp/eq 2, v0x594c7836f700_0, L_0x7392959570f0;
L_0x594c78376560 .functor MUXZ 8, L_0x739295957138, v0x594c78371f80_0, L_0x594c783763a0, C4<>;
L_0x594c783766a0 .functor MUXZ 8, L_0x594c78376560, v0x594c78371900_0, L_0x594c783762b0, C4<>;
L_0x594c78376880 .functor MUXZ 8, L_0x594c783766a0, v0x594c7836dab0_0, L_0x594c78376140, C4<>;
L_0x594c78376cd0 .cmp/eq 2, v0x594c7836f560_0, L_0x7392959571c8;
L_0x594c78376f00 .cmp/eq 2, v0x594c7836f560_0, L_0x739295957258;
L_0x594c78376fa0 .cmp/eq 2, v0x594c7836f560_0, L_0x7392959572a0;
L_0x594c78377140 .functor MUXZ 8, L_0x7392959572e8, v0x594c78371f80_0, L_0x594c78376fa0, C4<>;
L_0x594c783772c0 .functor MUXZ 8, L_0x594c78377140, v0x594c78371900_0, L_0x594c78376f00, C4<>;
L_0x594c78377430 .functor MUXZ 8, L_0x594c783772c0, L_0x739295957210, L_0x594c78376cd0, C4<>;
L_0x594c78377610 .cmp/eq 2, v0x594c7836f620_0, L_0x739295957330;
L_0x594c783777e0 .cmp/eq 2, v0x594c7836f620_0, L_0x739295957378;
L_0x594c783778d0 .cmp/eq 2, v0x594c7836f620_0, L_0x7392959573c0;
L_0x594c78377aa0 .functor MUXZ 8, L_0x594c782f6100, v0x594c78371900_0, L_0x594c783778d0, C4<>;
L_0x594c78377b90 .functor MUXZ 8, L_0x594c78377aa0, L_0x594c78375b80, L_0x594c783777e0, C4<>;
L_0x594c78377a00 .functor MUXZ 8, L_0x594c78377b90, v0x594c78371f80_0, L_0x594c78377610, C4<>;
S_0x594c7836d440 .scope module, "ALU" "alu" 5 94, 6 6 0, S_0x594c7836d270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "z";
    .port_info 5 /OUTPUT 1 "n";
    .port_info 6 /OUTPUT 1 "c";
    .port_info 7 /OUTPUT 1 "v";
L_0x739295957408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x594c782f6220_0 .net/2u *"_ivl_0", 7 0, L_0x739295957408;  1 drivers
v0x594c7823bbc0_0 .net "a", 7 0, L_0x594c78377430;  alias, 1 drivers
v0x594c7836d740_0 .net "b", 7 0, L_0x594c78377a00;  alias, 1 drivers
v0x594c7836d800_0 .var "c", 0 0;
v0x594c7836d8c0_0 .var "diff_ext", 8 0;
v0x594c7836d9f0_0 .net "n", 0 0, L_0x594c78377f60;  alias, 1 drivers
v0x594c7836dab0_0 .var "out", 7 0;
v0x594c7836db90_0 .net "s", 3 0, v0x594c7836f450_0;  alias, 1 drivers
v0x594c7836dc70_0 .var "sum_ext", 8 0;
v0x594c7836dd50_0 .var "v", 0 0;
v0x594c7836de10_0 .net "z", 0 0, L_0x594c78377e20;  alias, 1 drivers
E_0x594c7824a0e0/0 .event anyedge, v0x594c7836db90_0, v0x594c7823bbc0_0, v0x594c7836d740_0, v0x594c7836dc70_0;
E_0x594c7824a0e0/1 .event anyedge, v0x594c7836dab0_0, v0x594c7836d8c0_0;
E_0x594c7824a0e0 .event/or E_0x594c7824a0e0/0, E_0x594c7824a0e0/1;
L_0x594c78377e20 .cmp/eq 8, v0x594c7836dab0_0, L_0x739295957408;
L_0x594c78377f60 .part v0x594c7836dab0_0, 7, 1;
S_0x594c7836dfd0 .scope module, "CTRL" "control_unit" 5 68, 7 2 0, S_0x594c7836d270;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "LA";
    .port_info 2 /OUTPUT 1 "LB";
    .port_info 3 /OUTPUT 2 "SA";
    .port_info 4 /OUTPUT 2 "SB";
    .port_info 5 /OUTPUT 4 "S";
    .port_info 6 /OUTPUT 1 "MW";
    .port_info 7 /OUTPUT 1 "MA";
    .port_info 8 /OUTPUT 2 "WSEL";
P_0x594c7836e180 .param/l "ADD" 1 7 17, C4<0000>;
P_0x594c7836e1c0 .param/l "AND_" 1 7 17, C4<0010>;
P_0x594c7836e200 .param/l "INC" 1 7 18, C4<1000>;
P_0x594c7836e240 .param/l "NOT_" 1 7 17, C4<0100>;
P_0x594c7836e280 .param/l "OR_" 1 7 17, C4<0011>;
P_0x594c7836e2c0 .param/l "SA_A" 1 7 13, C4<01>;
P_0x594c7836e300 .param/l "SA_B" 1 7 13, C4<10>;
P_0x594c7836e340 .param/l "SA_U" 1 7 13, C4<11>;
P_0x594c7836e380 .param/l "SA_Z" 1 7 13, C4<00>;
P_0x594c7836e3c0 .param/l "SB_A" 1 7 15, C4<10>;
P_0x594c7836e400 .param/l "SB_B" 1 7 15, C4<00>;
P_0x594c7836e440 .param/l "SB_L" 1 7 15, C4<01>;
P_0x594c7836e480 .param/l "SB_M" 1 7 15, C4<11>;
P_0x594c7836e4c0 .param/l "SHL" 1 7 18, C4<0110>;
P_0x594c7836e500 .param/l "SHR" 1 7 18, C4<0111>;
P_0x594c7836e540 .param/l "SUB" 1 7 17, C4<0001>;
P_0x594c7836e580 .param/l "W_A" 1 7 20, C4<01>;
P_0x594c7836e5c0 .param/l "W_ALU" 1 7 20, C4<00>;
P_0x594c7836e600 .param/l "W_B" 1 7 20, C4<10>;
P_0x594c7836e640 .param/l "W_Z" 1 7 20, C4<11>;
P_0x594c7836e680 .param/l "XOR_" 1 7 18, C4<0101>;
v0x594c7836f150_0 .var "LA", 0 0;
v0x594c7836f230_0 .var "LB", 0 0;
v0x594c7836f2f0_0 .var "MA", 0 0;
v0x594c7836f390_0 .var "MW", 0 0;
v0x594c7836f450_0 .var "S", 3 0;
v0x594c7836f560_0 .var "SA", 1 0;
v0x594c7836f620_0 .var "SB", 1 0;
v0x594c7836f700_0 .var "WSEL", 1 0;
v0x594c7836f7e0_0 .net "opcode", 6 0, L_0x594c78375ae0;  alias, 1 drivers
E_0x594c782bf850 .event anyedge, v0x594c7836f7e0_0;
S_0x594c7836f9e0 .scope module, "DM" "data_memory" 5 59, 8 2 0, S_0x594c7836d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 8 "din";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 8 "dout";
P_0x594c7836fb70 .param/l "AW" 0 8 2, +C4<00000000000000000000000000001000>;
L_0x594c782f6100 .functor BUFZ 8, L_0x594c78376aa0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x594c7836fc60_0 .net *"_ivl_0", 7 0, L_0x594c78376aa0;  1 drivers
v0x594c7836fd60_0 .net *"_ivl_2", 9 0, L_0x594c78376b40;  1 drivers
L_0x739295957180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594c7836fe40_0 .net *"_ivl_5", 1 0, L_0x739295957180;  1 drivers
v0x594c7836ff30_0 .net "addr", 7 0, L_0x594c78375f40;  alias, 1 drivers
v0x594c78370010_0 .net "clk", 0 0, v0x594c783750d0_0;  alias, 1 drivers
v0x594c78370120_0 .net "din", 7 0, L_0x594c78376880;  alias, 1 drivers
v0x594c78370200_0 .net "dout", 7 0, L_0x594c782f6100;  alias, 1 drivers
v0x594c783702e0 .array "mem", 255 0, 7 0;
v0x594c783703a0_0 .net "we", 0 0, v0x594c7836f390_0;  alias, 1 drivers
E_0x594c78352470 .event posedge, v0x594c78370010_0;
L_0x594c78376aa0 .array/port v0x594c783702e0, L_0x594c78376b40;
L_0x594c78376b40 .concat [ 8 2 0 0], L_0x594c78375f40, L_0x739295957180;
S_0x594c783704f0 .scope module, "IM" "instruction_memory" 5 40, 9 1 0, S_0x594c7836d270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
P_0x594c78370680 .param/l "AW" 0 9 1, +C4<00000000000000000000000000001000>;
P_0x594c783706c0 .param/l "DW" 0 9 1, +C4<00000000000000000000000000001111>;
L_0x594c782f67e0 .functor BUFZ 15, L_0x594c78375c70, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x594c78370890_0 .net *"_ivl_0", 14 0, L_0x594c78375c70;  1 drivers
v0x594c78370990_0 .net *"_ivl_2", 9 0, L_0x594c78375d40;  1 drivers
L_0x739295957018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594c78370a70_0 .net *"_ivl_5", 1 0, L_0x739295957018;  1 drivers
v0x594c78370b60_0 .net "address", 7 0, v0x594c78371260_0;  alias, 1 drivers
v0x594c78370c40 .array "mem", 255 0, 14 0;
v0x594c78370d50_0 .net "out", 14 0, L_0x594c782f67e0;  alias, 1 drivers
L_0x594c78375c70 .array/port v0x594c78370c40, L_0x594c78375d40;
L_0x594c78375d40 .concat [ 8 2 0 0], v0x594c78371260_0, L_0x739295957018;
S_0x594c78370e90 .scope module, "PC" "pc" 5 37, 10 1 0, S_0x594c7836d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
P_0x594c783710c0 .param/l "N" 0 10 1, +C4<00000000000000000000000000001000>;
v0x594c783711a0_0 .net "clk", 0 0, v0x594c783750d0_0;  alias, 1 drivers
v0x594c78371260_0 .var "pc", 7 0;
S_0x594c78371370 .scope module, "regA" "register" 5 77, 11 1 0, S_0x594c7836d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
P_0x594c78371550 .param/l "N" 0 11 1, +C4<00000000000000000000000000001000>;
v0x594c78371650_0 .net "clk", 0 0, v0x594c783750d0_0;  alias, 1 drivers
v0x594c78371740_0 .net "data", 7 0, v0x594c7836dab0_0;  alias, 1 drivers
v0x594c78371800_0 .net "load", 0 0, v0x594c7836f150_0;  alias, 1 drivers
v0x594c78371900_0 .var "out", 7 0;
S_0x594c78371a30 .scope module, "regB" "register" 5 78, 11 1 0, S_0x594c7836d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
P_0x594c78371c10 .param/l "N" 0 11 1, +C4<00000000000000000000000000001000>;
v0x594c78371ce0_0 .net "clk", 0 0, v0x594c783750d0_0;  alias, 1 drivers
v0x594c78371da0_0 .net "data", 7 0, v0x594c7836dab0_0;  alias, 1 drivers
v0x594c78371eb0_0 .net "load", 0 0, v0x594c7836f230_0;  alias, 1 drivers
v0x594c78371f80_0 .var "out", 7 0;
S_0x594c78374bd0 .scope task, "prefetch_first" "prefetch_first" 4 34, 4 34 0, S_0x594c782f90c0;
 .timescale -9 -12;
TD_test.prefetch_first ;
    %wait E_0x594c78352470;
    %delay 1000, 0;
    %end;
S_0x594c78374d60 .scope task, "step" "step" 4 39, 4 39 0, S_0x594c782f90c0;
 .timescale -9 -12;
TD_test.step ;
    %wait E_0x594c78352470;
    %delay 1000, 0;
    %end;
    .scope S_0x594c782fb510;
T_2 ;
    %wait E_0x594c7824ace0;
    %load/vec4 v0x594c7823ac10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x594c7823a7d0_0;
    %store/vec4 v0x594c782f6900_0, 0, 4;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x594c78302120_0;
    %store/vec4 v0x594c782f6900_0, 0, 4;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x594c78370e90;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x594c78371260_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x594c78370e90;
T_4 ;
    %wait E_0x594c78352470;
    %load/vec4 v0x594c78371260_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x594c78371260_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x594c7836f9e0;
T_5 ;
    %wait E_0x594c78352470;
    %load/vec4 v0x594c783703a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x594c78370120_0;
    %load/vec4 v0x594c7836ff30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c783702e0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x594c7836dfd0;
T_6 ;
    %wait E_0x594c782bf850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %load/vec4 v0x594c7836f7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_6.41, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_6.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_6.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 7;
    %cmp/u;
    %jmp/1 T_6.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 7;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 7;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 7;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_6.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 7;
    %cmp/u;
    %jmp/1 T_6.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 7;
    %cmp/u;
    %jmp/1 T_6.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 7;
    %cmp/u;
    %jmp/1 T_6.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 7;
    %cmp/u;
    %jmp/1 T_6.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 7;
    %cmp/u;
    %jmp/1 T_6.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_6.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_6.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 7;
    %cmp/u;
    %jmp/1 T_6.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 7;
    %cmp/u;
    %jmp/1 T_6.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_6.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 7;
    %cmp/u;
    %jmp/1 T_6.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 7;
    %cmp/u;
    %jmp/1 T_6.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 7;
    %cmp/u;
    %jmp/1 T_6.63, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_6.64, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 7;
    %cmp/u;
    %jmp/1 T_6.65, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_6.66, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_6.67, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_6.68, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_6.69, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 7;
    %cmp/u;
    %jmp/1 T_6.70, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 7;
    %cmp/u;
    %jmp/1 T_6.71, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_6.72, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 7;
    %cmp/u;
    %jmp/1 T_6.73, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 7;
    %cmp/u;
    %jmp/1 T_6.74, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 7;
    %cmp/u;
    %jmp/1 T_6.75, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_6.76, 6;
    %jmp T_6.78;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %jmp T_6.78;
T_6.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f560_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594c7836f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c7836f2f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x594c7836f700_0, 0, 2;
    %jmp T_6.78;
T_6.78 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x594c78371370;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x594c78371900_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x594c78371370;
T_8 ;
    %wait E_0x594c78352470;
    %load/vec4 v0x594c78371800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x594c78371740_0;
    %assign/vec4 v0x594c78371900_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x594c78371a30;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x594c78371f80_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x594c78371a30;
T_10 ;
    %wait E_0x594c78352470;
    %load/vec4 v0x594c78371eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x594c78371da0_0;
    %assign/vec4 v0x594c78371f80_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x594c7836d440;
T_11 ;
    %wait E_0x594c7824a0e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836dd50_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x594c7836dc70_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x594c7836d8c0_0, 0, 9;
    %load/vec4 v0x594c7836db90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836dd50_0, 0, 1;
    %jmp T_11.10;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x594c7823bbc0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x594c7836d740_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x594c7836dc70_0, 0, 9;
    %load/vec4 v0x594c7836dc70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %load/vec4 v0x594c7836dc70_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x594c7836d740_0;
    %parti/s 1, 7, 4;
    %xor;
    %inv;
    %load/vec4 v0x594c7836dab0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v0x594c7836dd50_0, 0, 1;
    %jmp T_11.10;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x594c7823bbc0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x594c7836d740_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x594c7836d8c0_0, 0, 9;
    %load/vec4 v0x594c7836d8c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %load/vec4 v0x594c7836d8c0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x594c7836d740_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0x594c7836dab0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v0x594c7836dd50_0, 0, 1;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x594c7823bbc0_0;
    %load/vec4 v0x594c7836d740_0;
    %and;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x594c7823bbc0_0;
    %load/vec4 v0x594c7836d740_0;
    %or;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x594c7823bbc0_0;
    %inv;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c7836dd50_0, 0, 1;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x594c7823bbc0_0;
    %load/vec4 v0x594c7836d740_0;
    %xor;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x594c7823bbc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x594c7823bbc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x594c7823bbc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 9;
    %store/vec4 v0x594c7836dc70_0, 0, 9;
    %load/vec4 v0x594c7836dc70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x594c7836dab0_0, 0, 8;
    %load/vec4 v0x594c7836dc70_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x594c7836d800_0, 0, 1;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %xor;
    %inv;
    %load/vec4 v0x594c7836dab0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x594c7823bbc0_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v0x594c7836dd50_0, 0, 1;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x594c7836d270;
T_12 ;
    %wait E_0x594c78352470;
    %load/vec4 v0x594c783742b0_0;
    %assign/vec4 v0x594c78372190_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x594c782f90c0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c783750d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78375240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78374f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78375960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78375a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c783751a0_0, 0, 1;
    %end;
    .thread T_13, $init;
    .scope S_0x594c782f90c0;
T_14 ;
    %vpi_call/w 4 45 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call/w 4 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x594c782f90c0 {0 0 0};
    %vpi_call/w 4 47 "$readmemb", "im.dat", v0x594c78370c40 {0 0 0};
    %vpi_call/w 4 50 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %fork TD_test.prefetch_first, S_0x594c78374bd0;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 55 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.0, 6;
    %vpi_call/w 4 57 "$error", "FAIL: regA expected 42, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375240_0, 0, 1;
T_14.0 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 62 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_14.2, 6;
    %vpi_call/w 4 64 "$error", "FAIL: regB expected 123, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375240_0, 0, 1;
T_14.2 ;
    %load/vec4 v0x594c78375240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %vpi_call/w 4 68 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 4 69 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_14.5 ;
    %vpi_call/w 4 72 "$display", "\012----- STARTING TEST 1: MOV A,B & MOV B,A -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 75 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.6, 6;
    %vpi_call/w 4 77 "$error", "FAIL: regB expected 85, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
T_14.6 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 82 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.8, 6;
    %vpi_call/w 4 84 "$error", "FAIL: regA expected 170, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
T_14.8 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 89 "$display", "CHECK @ t=%0t: After MOV A, B -> regA = %d, regB = %d", $time, v0x594c783754d0_0, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.10, 6;
    %vpi_call/w 4 91 "$error", "FAIL: regA expected 85 (value from B), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
T_14.10 ;
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.12, 6;
    %vpi_call/w 4 95 "$error", "FAIL: Source regB should not change. Expected 85, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
T_14.12 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 100 "$display", "CHECK @ t=%0t: After MOV A, 99 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.14, 6;
    %vpi_call/w 4 102 "$error", "FAIL: regA expected 99, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
T_14.14 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 107 "$display", "CHECK @ t=%0t: After MOV B, A -> regA = %d, regB = %d", $time, v0x594c783754d0_0, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.16, 6;
    %vpi_call/w 4 109 "$error", "FAIL: regB expected 99 (value from A), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
T_14.16 ;
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.18, 6;
    %vpi_call/w 4 113 "$error", "FAIL: Source regA should not change. Expected 99, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375720_0, 0, 1;
T_14.18 ;
    %load/vec4 v0x594c78375720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %vpi_call/w 4 117 "$display", ">>>>> REGISTER MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.21;
T_14.20 ;
    %vpi_call/w 4 118 "$display", ">>>>> REGISTER MOV TEST FAILED! <<<<< " {0 0 0};
T_14.21 ;
    %vpi_call/w 4 121 "$display", "\012----- STARTING TEST 2: ADD Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 124 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_14.22, 6;
    %vpi_call/w 4 126 "$error", "FAIL: regA expected 2, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78374f70_0, 0, 1;
T_14.22 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 131 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_14.24, 6;
    %vpi_call/w 4 133 "$error", "FAIL: regB expected 3, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78374f70_0, 0, 1;
T_14.24 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 138 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.26, 6;
    %vpi_call/w 4 140 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78374f70_0, 0, 1;
T_14.26 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 145 "$display", "CHECK @ t=%0t: After ADD A, 10 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.28, 6;
    %vpi_call/w 4 147 "$error", "FAIL: regA expected 15 (5+10), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78374f70_0, 0, 1;
T_14.28 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 152 "$display", "CHECK @ t=%0t: After ADD B, 20 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 23, 0, 8;
    %jmp/0xz  T_14.30, 6;
    %vpi_call/w 4 154 "$error", "FAIL: regB expected 23 (3+20), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78374f70_0, 0, 1;
T_14.30 ;
    %load/vec4 v0x594c78374f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %vpi_call/w 4 158 "$display", ">>>>> ALL ADD TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.33;
T_14.32 ;
    %vpi_call/w 4 159 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_14.33 ;
    %vpi_call/w 4 162 "$display", "\012----- STARTING TEST 3: All SUB Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 165 "$display", "CHECK @ t=%0t: After MOV A, 20 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 20, 0, 8;
    %jmp/0xz  T_14.34, 6;
    %vpi_call/w 4 167 "$error", "FAIL: regA expected 20, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375960_0, 0, 1;
T_14.34 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 172 "$display", "CHECK @ t=%0t: After MOV B, 5 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.36, 6;
    %vpi_call/w 4 174 "$error", "FAIL: regB expected 5, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375960_0, 0, 1;
T_14.36 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 179 "$display", "CHECK @ t=%0t: After SUB A, B -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.38, 6;
    %vpi_call/w 4 181 "$error", "FAIL: regA expected 15 (20-5), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375960_0, 0, 1;
T_14.38 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 186 "$display", "CHECK @ t=%0t: After SUB B, A -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.40, 6;
    %vpi_call/w 4 188 "$error", "FAIL: regB expected 10 (15-5), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375960_0, 0, 1;
T_14.40 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 193 "$display", "CHECK @ t=%0t: After SUB A, 7 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 8, 0, 8;
    %jmp/0xz  T_14.42, 6;
    %vpi_call/w 4 195 "$error", "FAIL: regA expected 8 (15-7), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375960_0, 0, 1;
T_14.42 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 200 "$display", "CHECK @ t=%0t: After SUB B, 10 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.44, 6;
    %vpi_call/w 4 202 "$error", "FAIL: regB expected 0 (10-10 = 0), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375960_0, 0, 1;
T_14.44 ;
    %load/vec4 v0x594c78375960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.46, 8;
    %vpi_call/w 4 206 "$display", ">>>>> ALL SUB TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.47;
T_14.46 ;
    %vpi_call/w 4 207 "$display", ">>>>> SUB TEST FAILED! <<<<< " {0 0 0};
T_14.47 ;
    %vpi_call/w 4 210 "$display", "\012----- STARTING TEST 4: All AND Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 213 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.48, 6;
    %vpi_call/w 4 215 "$error", "FAIL: regA expected 202, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.48 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 220 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.50, 6;
    %vpi_call/w 4 222 "$error", "FAIL: regB expected 174, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.50 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 227 "$display", "CHECK @ t=%0t: After AND A, B -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.52, 6;
    %vpi_call/w 4 229 "$error", "FAIL: regA expected 138 (202 & 174), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.52 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 234 "$display", "CHECK @ t=%0t: After AND B, A -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.54, 6;
    %vpi_call/w 4 236 "$error", "FAIL: regB expected 138 (174 & 138), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.54 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 241 "$display", "CHECK @ t=%0t: After MOV A, 240 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.56, 6;
    %vpi_call/w 4 243 "$error", "FAIL: regA expected 240, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.56 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 248 "$display", "CHECK @ t=%0t: After AND A, 85 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_14.58, 6;
    %vpi_call/w 4 250 "$error", "FAIL: regA expected 80 (240 & 85), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.58 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 255 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.60, 6;
    %vpi_call/w 4 257 "$error", "FAIL: regB expected 204, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.60 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 262 "$display", "CHECK @ t=%0t: After AND B, 170 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_14.62, 6;
    %vpi_call/w 4 264 "$error", "FAIL: regB expected 136 (204 & 170), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375010_0, 0, 1;
T_14.62 ;
    %load/vec4 v0x594c78375010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.64, 8;
    %vpi_call/w 4 268 "$display", ">>>>> ALL AND TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.65;
T_14.64 ;
    %vpi_call/w 4 269 "$display", ">>>>> AND TEST FAILED! <<<<< " {0 0 0};
T_14.65 ;
    %vpi_call/w 4 272 "$display", "\012----- STARTING TEST 5: All OR Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 275 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.66, 6;
    %vpi_call/w 4 277 "$error", "FAIL: regA expected 202, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.66 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 282 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.68, 6;
    %vpi_call/w 4 284 "$error", "FAIL: regB expected 174, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.68 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 289 "$display", "CHECK @ t=%0t: After OR A, B -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.70, 6;
    %vpi_call/w 4 291 "$error", "FAIL: regA expected 238 (202 | 174), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.70 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 296 "$display", "CHECK @ t=%0t: After OR B, A -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.72, 6;
    %vpi_call/w 4 298 "$error", "FAIL: regB expected 238 (174 | 238), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.72 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 303 "$display", "CHECK @ t=%0t: After MOV A, 51 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.74, 6;
    %vpi_call/w 4 305 "$error", "FAIL: regA expected 51, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.74 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 310 "$display", "CHECK @ t=%0t: After OR A, 240 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 243, 0, 8;
    %jmp/0xz  T_14.76, 6;
    %vpi_call/w 4 312 "$error", "FAIL: regA expected 243 (51 | 240), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.76 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 317 "$display", "CHECK @ t=%0t: After MOV B, 165 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_14.78, 6;
    %vpi_call/w 4 319 "$error", "FAIL: regB expected 165, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.78 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 324 "$display", "CHECK @ t=%0t: After OR B, 90 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.80, 6;
    %vpi_call/w 4 326 "$error", "FAIL: regB expected 255 (165 | 90), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375410_0, 0, 1;
T_14.80 ;
    %load/vec4 v0x594c78375410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.82, 8;
    %vpi_call/w 4 330 "$display", ">>>>> ALL OR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.83;
T_14.82 ;
    %vpi_call/w 4 331 "$display", ">>>>> OR TEST FAILED! <<<<< " {0 0 0};
T_14.83 ;
    %vpi_call/w 4 334 "$display", "\012----- STARTING TEST 6: All NOT Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 337 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.84, 6;
    %vpi_call/w 4 339 "$error", "FAIL: regA expected 170, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.84 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 344 "$display", "CHECK @ t=%0t: After NOT A, A -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.86, 6;
    %vpi_call/w 4 346 "$error", "FAIL: regA expected 85 (~170), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.86 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 351 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.88, 6;
    %vpi_call/w 4 353 "$error", "FAIL: regB expected 204, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.88 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 358 "$display", "CHECK @ t=%0t: After NOT B, B -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.90, 6;
    %vpi_call/w 4 360 "$error", "FAIL: regB expected 51 (~204), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.90 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 368 "$display", "CHECK @ t=%0t: After NOT A, B -> regA = %d, regB = %d", $time, v0x594c783754d0_0, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.92, 6;
    %vpi_call/w 4 370 "$error", "FAIL: regA expected 15 (~240), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.92 ;
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.94, 6;
    %vpi_call/w 4 374 "$error", "FAIL: Source regB should not change. Expected 240, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.94 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 382 "$display", "CHECK @ t=%0t: After NOT B, A -> regB = %d, regA = %d", $time, v0x594c783755b0_0, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.96, 6;
    %vpi_call/w 4 384 "$error", "FAIL: regB expected 240 (~15), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.96 ;
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.98, 6;
    %vpi_call/w 4 388 "$error", "FAIL: Source regA should not change. Expected 15, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375350_0, 0, 1;
T_14.98 ;
    %load/vec4 v0x594c78375350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.100, 8;
    %vpi_call/w 4 392 "$display", ">>>>> ALL NOT TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.101;
T_14.100 ;
    %vpi_call/w 4 393 "$display", ">>>>> NOT TEST FAILED! <<<<< " {0 0 0};
T_14.101 ;
    %vpi_call/w 4 396 "$display", "\012----- STARTING TEST 7: All XOR Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 402 "$display", "CHECK @ t=%0t: After first XOR A, B -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_14.102, 6;
    %vpi_call/w 4 404 "$error", "FAIL: regA expected 100 (202 ^ 174), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375a20_0, 0, 1;
T_14.102 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 409 "$display", "CHECK @ t=%0t: After second XOR A, B -> regA = %d (should restore)", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.104, 6;
    %vpi_call/w 4 411 "$error", "FAIL: regA expected 202 (100 ^ 174), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375a20_0, 0, 1;
T_14.104 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 419 "$display", "CHECK @ t=%0t: After XOR B, A -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_14.106, 6;
    %vpi_call/w 4 421 "$error", "FAIL: regB expected 90 (170 ^ 240), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375a20_0, 0, 1;
T_14.106 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 427 "$display", "CHECK @ t=%0t: After XOR A, 255 -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_14.108, 6;
    %vpi_call/w 4 429 "$error", "FAIL: regA expected 195 (60 ^ 255), got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375a20_0, 0, 1;
T_14.108 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 435 "$display", "CHECK @ t=%0t: After XOR B, 102 -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 244, 0, 8;
    %jmp/0xz  T_14.110, 6;
    %vpi_call/w 4 437 "$error", "FAIL: regB expected 244 (146 ^ 102), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78375a20_0, 0, 1;
T_14.110 ;
    %load/vec4 v0x594c78375a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.112, 8;
    %vpi_call/w 4 441 "$display", ">>>>> ALL XOR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.113;
T_14.112 ;
    %vpi_call/w 4 442 "$display", ">>>>> XOR TEST FAILED! <<<<< " {0 0 0};
T_14.113 ;
    %vpi_call/w 4 445 "$display", "\012----- STARTING TEST 8: All SHL Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 449 "$display", "CHECK @ t=%0t: After SHL A, A (A=5<<1) -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.114, 6;
    %vpi_call/w 4 451 "$error", "FAIL: regA expected 10, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.114 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 457 "$display", "CHECK @ t=%0t: After SHL B, B (B=12<<1) -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_14.116, 6;
    %vpi_call/w 4 459 "$error", "FAIL: regB expected 24, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.116 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 466 "$display", "CHECK @ t=%0t: After SHL A, B (A=21<<1) -> regA = %d, regB = %d", $time, v0x594c783754d0_0, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.118, 6;
    %vpi_call/w 4 468 "$error", "FAIL: regA expected 42, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.118 ;
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.120, 6;
    %vpi_call/w 4 472 "$error", "FAIL: Source regB should not change. Expected 21, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.120 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 479 "$display", "CHECK @ t=%0t: After SHL B, A (B=30<<1) -> regB = %d, regA = %d", $time, v0x594c783755b0_0, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.122, 6;
    %vpi_call/w 4 481 "$error", "FAIL: regB expected 60, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.122 ;
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.124, 6;
    %vpi_call/w 4 485 "$error", "FAIL: Source regA should not change. Expected 30, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.124 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 492 "$display", "CHECK @ t=%0t: After SHL B, A (B=192<<1, overflow) -> regB = %d, regA = %d", $time, v0x594c783755b0_0, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 128, 0, 8;
    %jmp/0xz  T_14.126, 6;
    %vpi_call/w 4 494 "$error", "FAIL: regB expected 128 (due to overflow), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.126 ;
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_14.128, 6;
    %vpi_call/w 4 498 "$error", "FAIL: Source regA should not change. Expected 192, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783757e0_0, 0, 1;
T_14.128 ;
    %load/vec4 v0x594c783757e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.130, 8;
    %vpi_call/w 4 502 "$display", ">>>>> ALL SHL TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.131;
T_14.130 ;
    %vpi_call/w 4 503 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_14.131 ;
    %vpi_call/w 4 506 "$display", "\012----- STARTING TEST 9: All SHR Instructions -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 510 "$display", "CHECK @ t=%0t: After SHR A, A (A=10>>1) -> regA = %d", $time, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.132, 6;
    %vpi_call/w 4 512 "$error", "FAIL: regA expected 5, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.132 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 518 "$display", "CHECK @ t=%0t: After SHR B, B (B=24>>1) -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 12, 0, 8;
    %jmp/0xz  T_14.134, 6;
    %vpi_call/w 4 520 "$error", "FAIL: regB expected 12, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.134 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 527 "$display", "CHECK @ t=%0t: After SHR A, B (A=42>>1) -> regA = %d, regB = %d", $time, v0x594c783754d0_0, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.136, 6;
    %vpi_call/w 4 529 "$error", "FAIL: regA expected 21, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.136 ;
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.138, 6;
    %vpi_call/w 4 533 "$error", "FAIL: Source regB should not change. Expected 42, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.138 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 540 "$display", "CHECK @ t=%0t: After SHR B, A (B=60>>1) -> regB = %d, regA = %d", $time, v0x594c783755b0_0, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.140, 6;
    %vpi_call/w 4 542 "$error", "FAIL: regB expected 30, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.140 ;
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.142, 6;
    %vpi_call/w 4 546 "$error", "FAIL: Source regA should not change. Expected 60, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.142 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 553 "$display", "CHECK @ t=%0t: After SHR B, A (B=13>>1, LSB discard) -> regB = %d, regA = %d", $time, v0x594c783755b0_0, v0x594c783754d0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 6, 0, 8;
    %jmp/0xz  T_14.144, 6;
    %vpi_call/w 4 555 "$error", "FAIL: regB expected 6 (LSB discarded), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.144 ;
    %load/vec4 v0x594c783754d0_0;
    %cmpi/ne 13, 0, 8;
    %jmp/0xz  T_14.146, 6;
    %vpi_call/w 4 559 "$error", "FAIL: Source regA should not change. Expected 13, got %d", v0x594c783754d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783758a0_0, 0, 1;
T_14.146 ;
    %load/vec4 v0x594c783758a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.148, 8;
    %vpi_call/w 4 563 "$display", ">>>>> ALL SHR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.149;
T_14.148 ;
    %vpi_call/w 4 564 "$display", ">>>>> SHR TEST FAILED! <<<<< " {0 0 0};
T_14.149 ;
    %vpi_call/w 4 567 "$display", "\012----- STARTING TEST 10: INC B Instruction -----" {0 0 0};
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 571 "$display", "CHECK @ t=%0t: After INC B (B=50+1) -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.150, 6;
    %vpi_call/w 4 573 "$error", "FAIL: regB expected 51, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783751a0_0, 0, 1;
T_14.150 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 579 "$display", "CHECK @ t=%0t: After INC B (B=0+1) -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_14.152, 6;
    %vpi_call/w 4 581 "$error", "FAIL: regB expected 1, got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783751a0_0, 0, 1;
T_14.152 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 587 "$display", "CHECK @ t=%0t: After INC B (B=255+1, overflow) -> regB = %d", $time, v0x594c783755b0_0 {0 0 0};
    %load/vec4 v0x594c783755b0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.154, 6;
    %vpi_call/w 4 589 "$error", "FAIL: regB expected 0 (due to 8-bit rollover), got %d", v0x594c783755b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c783751a0_0, 0, 1;
T_14.154 ;
    %load/vec4 v0x594c783751a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.156, 8;
    %vpi_call/w 4 593 "$display", ">>>>> ALL INC TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.157;
T_14.156 ;
    %vpi_call/w 4 594 "$display", ">>>>> INC TEST FAILED! <<<<< " {0 0 0};
T_14.157 ;
    %fork TD_test.step, S_0x594c78374d60;
    %join;
    %vpi_call/w 4 598 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x594c782f90c0;
T_15 ;
    %delay 1000, 0;
    %load/vec4 v0x594c783750d0_0;
    %inv;
    %store/vec4 v0x594c783750d0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mux2.v";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "pc.v";
    "register.v";
