#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 15 12:12:46 2020
# Process ID: 7642
# Current directory: /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/KeyExpansion/xsim_script.tcl}
# Log file: /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/xsim.log
# Journal file: /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/KeyExpansion/xsim_script.tcl
# xsim {KeyExpansion} -autoloadwcfg -tclbatch {KeyExpansion.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source KeyExpansion.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 7 [0.00%] @ "125000"
// RTL Simulation : 1 / 7 [4.35%] @ "375000"
// RTL Simulation : 2 / 7 [4.35%] @ "595000"
// RTL Simulation : 3 / 7 [4.35%] @ "815000"
// RTL Simulation : 4 / 7 [4.35%] @ "1035000"
// RTL Simulation : 5 / 7 [4.35%] @ "1255000"
// RTL Simulation : 6 / 7 [4.35%] @ "1475000"
// RTL Simulation : 7 / 7 [100.00%] @ "1695000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1735 ns : File "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/KeyExpansion.autotb.v" Line 656
## quit
INFO: [Common 17-206] Exiting xsim at Fri May 15 12:13:04 2020...
