
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidgen_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400e60 <.init>:
  400e60:	stp	x29, x30, [sp, #-16]!
  400e64:	mov	x29, sp
  400e68:	bl	401768 <ferror@plt+0x6a8>
  400e6c:	ldp	x29, x30, [sp], #16
  400e70:	ret

Disassembly of section .plt:

0000000000400e80 <uuid_generate_random@plt-0x20>:
  400e80:	stp	x16, x30, [sp, #-16]!
  400e84:	adrp	x16, 412000 <ferror@plt+0x10f40>
  400e88:	ldr	x17, [x16, #4088]
  400e8c:	add	x16, x16, #0xff8
  400e90:	br	x17
  400e94:	nop
  400e98:	nop
  400e9c:	nop

0000000000400ea0 <uuid_generate_random@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ea4:	ldr	x17, [x16]
  400ea8:	add	x16, x16, #0x0
  400eac:	br	x17

0000000000400eb0 <_exit@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400eb4:	ldr	x17, [x16, #8]
  400eb8:	add	x16, x16, #0x8
  400ebc:	br	x17

0000000000400ec0 <strlen@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ec4:	ldr	x17, [x16, #16]
  400ec8:	add	x16, x16, #0x10
  400ecc:	br	x17

0000000000400ed0 <fputs@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ed4:	ldr	x17, [x16, #24]
  400ed8:	add	x16, x16, #0x18
  400edc:	br	x17

0000000000400ee0 <exit@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ee4:	ldr	x17, [x16, #32]
  400ee8:	add	x16, x16, #0x20
  400eec:	br	x17

0000000000400ef0 <dup@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ef4:	ldr	x17, [x16, #40]
  400ef8:	add	x16, x16, #0x28
  400efc:	br	x17

0000000000400f00 <uuid_unparse@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f04:	ldr	x17, [x16, #48]
  400f08:	add	x16, x16, #0x30
  400f0c:	br	x17

0000000000400f10 <__cxa_atexit@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f14:	ldr	x17, [x16, #56]
  400f18:	add	x16, x16, #0x38
  400f1c:	br	x17

0000000000400f20 <fputc@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f24:	ldr	x17, [x16, #64]
  400f28:	add	x16, x16, #0x40
  400f2c:	br	x17

0000000000400f30 <uuid_generate_md5@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f34:	ldr	x17, [x16, #72]
  400f38:	add	x16, x16, #0x48
  400f3c:	br	x17

0000000000400f40 <fileno@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f44:	ldr	x17, [x16, #80]
  400f48:	add	x16, x16, #0x50
  400f4c:	br	x17

0000000000400f50 <malloc@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f54:	ldr	x17, [x16, #88]
  400f58:	add	x16, x16, #0x58
  400f5c:	br	x17

0000000000400f60 <bindtextdomain@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f64:	ldr	x17, [x16, #96]
  400f68:	add	x16, x16, #0x60
  400f6c:	br	x17

0000000000400f70 <__libc_start_main@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f74:	ldr	x17, [x16, #104]
  400f78:	add	x16, x16, #0x68
  400f7c:	br	x17

0000000000400f80 <uuid_generate_sha1@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f84:	ldr	x17, [x16, #112]
  400f88:	add	x16, x16, #0x70
  400f8c:	br	x17

0000000000400f90 <close@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f94:	ldr	x17, [x16, #120]
  400f98:	add	x16, x16, #0x78
  400f9c:	br	x17

0000000000400fa0 <__gmon_start__@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fa4:	ldr	x17, [x16, #128]
  400fa8:	add	x16, x16, #0x80
  400fac:	br	x17

0000000000400fb0 <uuid_get_template@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fb4:	ldr	x17, [x16, #136]
  400fb8:	add	x16, x16, #0x88
  400fbc:	br	x17

0000000000400fc0 <abort@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fc4:	ldr	x17, [x16, #144]
  400fc8:	add	x16, x16, #0x90
  400fcc:	br	x17

0000000000400fd0 <puts@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fd4:	ldr	x17, [x16, #152]
  400fd8:	add	x16, x16, #0x98
  400fdc:	br	x17

0000000000400fe0 <textdomain@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fe4:	ldr	x17, [x16, #160]
  400fe8:	add	x16, x16, #0xa0
  400fec:	br	x17

0000000000400ff0 <getopt_long@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ff4:	ldr	x17, [x16, #168]
  400ff8:	add	x16, x16, #0xa8
  400ffc:	br	x17

0000000000401000 <warn@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401004:	ldr	x17, [x16, #176]
  401008:	add	x16, x16, #0xb0
  40100c:	br	x17

0000000000401010 <free@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401014:	ldr	x17, [x16, #184]
  401018:	add	x16, x16, #0xb8
  40101c:	br	x17

0000000000401020 <uuid_generate@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401024:	ldr	x17, [x16, #192]
  401028:	add	x16, x16, #0xc0
  40102c:	br	x17

0000000000401030 <fflush@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401034:	ldr	x17, [x16, #200]
  401038:	add	x16, x16, #0xc8
  40103c:	br	x17

0000000000401040 <warnx@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401044:	ldr	x17, [x16, #208]
  401048:	add	x16, x16, #0xd0
  40104c:	br	x17

0000000000401050 <uuid_parse@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401054:	ldr	x17, [x16, #216]
  401058:	add	x16, x16, #0xd8
  40105c:	br	x17

0000000000401060 <dcgettext@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401064:	ldr	x17, [x16, #224]
  401068:	add	x16, x16, #0xe0
  40106c:	br	x17

0000000000401070 <uuid_generate_time@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401074:	ldr	x17, [x16, #232]
  401078:	add	x16, x16, #0xe8
  40107c:	br	x17

0000000000401080 <printf@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401084:	ldr	x17, [x16, #240]
  401088:	add	x16, x16, #0xf0
  40108c:	br	x17

0000000000401090 <__errno_location@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401094:	ldr	x17, [x16, #248]
  401098:	add	x16, x16, #0xf8
  40109c:	br	x17

00000000004010a0 <fprintf@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  4010a4:	ldr	x17, [x16, #256]
  4010a8:	add	x16, x16, #0x100
  4010ac:	br	x17

00000000004010b0 <setlocale@plt>:
  4010b0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  4010b4:	ldr	x17, [x16, #264]
  4010b8:	add	x16, x16, #0x108
  4010bc:	br	x17

00000000004010c0 <ferror@plt>:
  4010c0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  4010c4:	ldr	x17, [x16, #272]
  4010c8:	add	x16, x16, #0x110
  4010cc:	br	x17

Disassembly of section .text:

00000000004010d0 <.text>:
  4010d0:	stp	x29, x30, [sp, #-176]!
  4010d4:	mov	x29, sp
  4010d8:	stp	x19, x20, [sp, #16]
  4010dc:	adrp	x19, 401000 <warn@plt>
  4010e0:	add	x19, x19, #0xa18
  4010e4:	stp	x21, x22, [sp, #32]
  4010e8:	mov	w22, w0
  4010ec:	mov	x21, x1
  4010f0:	mov	w0, #0x6                   	// #6
  4010f4:	adrp	x1, 401000 <warn@plt>
  4010f8:	add	x1, x1, #0xa30
  4010fc:	stp	x23, x24, [sp, #48]
  401100:	adrp	x20, 401000 <warn@plt>
  401104:	stp	x25, x26, [sp, #64]
  401108:	add	x20, x20, #0xcd8
  40110c:	mov	x24, #0x0                   	// #0
  401110:	str	x27, [sp, #80]
  401114:	bl	4010b0 <setlocale@plt>
  401118:	adrp	x1, 401000 <warn@plt>
  40111c:	add	x1, x1, #0xa00
  401120:	mov	x0, x19
  401124:	adrp	x27, 401000 <warn@plt>
  401128:	bl	400f60 <bindtextdomain@plt>
  40112c:	add	x27, x27, #0xe60
  401130:	mov	x0, x19
  401134:	mov	x26, #0x0                   	// #0
  401138:	mov	w23, #0x0                   	// #0
  40113c:	adrp	x25, 413000 <ferror@plt+0x11f40>
  401140:	mov	w19, #0x0                   	// #0
  401144:	bl	400fe0 <textdomain@plt>
  401148:	adrp	x0, 401000 <warn@plt>
  40114c:	add	x0, x0, #0x828
  401150:	bl	4019b8 <ferror@plt+0x8f8>
  401154:	nop
  401158:	mov	x3, x27
  40115c:	mov	x2, x20
  401160:	mov	x1, x21
  401164:	mov	w0, w22
  401168:	mov	x4, #0x0                   	// #0
  40116c:	bl	400ff0 <getopt_long@plt>
  401170:	cmn	w0, #0x1
  401174:	b.eq	4011bc <ferror@plt+0xfc>  // b.none
  401178:	cmp	w0, #0x6e
  40117c:	b.eq	4012c8 <ferror@plt+0x208>  // b.none
  401180:	b.le	40123c <ferror@plt+0x17c>
  401184:	cmp	w0, #0x74
  401188:	b.eq	401290 <ferror@plt+0x1d0>  // b.none
  40118c:	b.gt	401270 <ferror@plt+0x1b0>
  401190:	cmp	w0, #0x72
  401194:	b.ne	401260 <ferror@plt+0x1a0>  // b.any
  401198:	mov	x3, x27
  40119c:	mov	x2, x20
  4011a0:	mov	x1, x21
  4011a4:	mov	w0, w22
  4011a8:	mov	x4, #0x0                   	// #0
  4011ac:	mov	w19, #0x4                   	// #4
  4011b0:	bl	400ff0 <getopt_long@plt>
  4011b4:	cmn	w0, #0x1
  4011b8:	b.ne	401178 <ferror@plt+0xb8>  // b.any
  4011bc:	cbz	x26, 401330 <ferror@plt+0x270>
  4011c0:	cbz	x24, 401648 <ferror@plt+0x588>
  4011c4:	sub	w0, w19, #0x3
  4011c8:	tst	w0, #0xfffffffd
  4011cc:	b.ne	4016a8 <ferror@plt+0x5e8>  // b.any
  4011d0:	mov	x0, x24
  4011d4:	bl	400ec0 <strlen@plt>
  4011d8:	mov	x21, x0
  4011dc:	cbnz	w23, 401378 <ferror@plt+0x2b8>
  4011e0:	cmp	w19, #0x4
  4011e4:	b.eq	401368 <ferror@plt+0x2a8>  // b.none
  4011e8:	cmp	w19, #0x5
  4011ec:	b.eq	4012d8 <ferror@plt+0x218>  // b.none
  4011f0:	cmp	w19, #0x1
  4011f4:	b.ne	4012d0 <ferror@plt+0x210>  // b.any
  4011f8:	add	x19, sp, #0x78
  4011fc:	mov	x0, x19
  401200:	bl	401070 <uuid_generate_time@plt>
  401204:	add	x1, sp, #0x88
  401208:	mov	x0, x19
  40120c:	bl	400f00 <uuid_unparse@plt>
  401210:	add	x0, sp, #0x88
  401214:	bl	400fd0 <puts@plt>
  401218:	cbnz	w23, 401324 <ferror@plt+0x264>
  40121c:	mov	w0, #0x0                   	// #0
  401220:	ldp	x19, x20, [sp, #16]
  401224:	ldp	x21, x22, [sp, #32]
  401228:	ldp	x23, x24, [sp, #48]
  40122c:	ldp	x25, x26, [sp, #64]
  401230:	ldr	x27, [sp, #80]
  401234:	ldp	x29, x30, [sp], #176
  401238:	ret
  40123c:	cmp	w0, #0x56
  401240:	b.eq	401298 <ferror@plt+0x1d8>  // b.none
  401244:	b.le	401280 <ferror@plt+0x1c0>
  401248:	cmp	w0, #0x68
  40124c:	b.eq	401438 <ferror@plt+0x378>  // b.none
  401250:	cmp	w0, #0x6d
  401254:	b.ne	401610 <ferror@plt+0x550>  // b.any
  401258:	mov	w19, #0x3                   	// #3
  40125c:	b	401158 <ferror@plt+0x98>
  401260:	cmp	w0, #0x73
  401264:	b.ne	401610 <ferror@plt+0x550>  // b.any
  401268:	mov	w19, #0x5                   	// #5
  40126c:	b	401158 <ferror@plt+0x98>
  401270:	cmp	w0, #0x78
  401274:	b.ne	401610 <ferror@plt+0x550>  // b.any
  401278:	mov	w23, #0x1                   	// #1
  40127c:	b	401158 <ferror@plt+0x98>
  401280:	cmp	w0, #0x4e
  401284:	b.ne	401610 <ferror@plt+0x550>  // b.any
  401288:	ldr	x24, [x25, #304]
  40128c:	b	401158 <ferror@plt+0x98>
  401290:	mov	w19, #0x1                   	// #1
  401294:	b	401158 <ferror@plt+0x98>
  401298:	mov	w2, #0x5                   	// #5
  40129c:	adrp	x1, 401000 <warn@plt>
  4012a0:	mov	x0, #0x0                   	// #0
  4012a4:	add	x1, x1, #0xc88
  4012a8:	bl	401060 <dcgettext@plt>
  4012ac:	adrp	x1, 413000 <ferror@plt+0x11f40>
  4012b0:	adrp	x2, 401000 <warn@plt>
  4012b4:	add	x2, x2, #0xc98
  4012b8:	ldr	x1, [x1, #320]
  4012bc:	bl	401080 <printf@plt>
  4012c0:	mov	w0, #0x0                   	// #0
  4012c4:	bl	400ee0 <exit@plt>
  4012c8:	ldr	x26, [x25, #304]
  4012cc:	b	401158 <ferror@plt+0x98>
  4012d0:	cmp	w19, #0x3
  4012d4:	b.ne	401358 <ferror@plt+0x298>  // b.any
  4012d8:	ldrsb	w0, [x26]
  4012dc:	cmp	w0, #0x40
  4012e0:	b.ne	4012ec <ferror@plt+0x22c>  // b.any
  4012e4:	ldrsb	w0, [x26, #1]
  4012e8:	cbnz	w0, 40141c <ferror@plt+0x35c>
  4012ec:	add	x20, sp, #0x68
  4012f0:	mov	x0, x26
  4012f4:	mov	x1, x20
  4012f8:	bl	401050 <uuid_parse@plt>
  4012fc:	cbnz	w0, 4016bc <ferror@plt+0x5fc>
  401300:	cmp	w19, #0x3
  401304:	add	x19, sp, #0x78
  401308:	mov	x3, x21
  40130c:	mov	x1, x20
  401310:	mov	x0, x19
  401314:	mov	x2, x24
  401318:	b.eq	401414 <ferror@plt+0x354>  // b.none
  40131c:	bl	400f80 <uuid_generate_sha1@plt>
  401320:	b	401204 <ferror@plt+0x144>
  401324:	mov	x0, x24
  401328:	bl	401010 <free@plt>
  40132c:	b	40121c <ferror@plt+0x15c>
  401330:	cbnz	x24, 4016e0 <ferror@plt+0x620>
  401334:	sub	w0, w19, #0x3
  401338:	mov	x21, #0x0                   	// #0
  40133c:	tst	w0, #0xfffffffd
  401340:	b.ne	4011e0 <ferror@plt+0x120>  // b.any
  401344:	adrp	x1, 401000 <warn@plt>
  401348:	adrp	x19, 413000 <ferror@plt+0x11f40>
  40134c:	add	x1, x1, #0xd78
  401350:	adrp	x20, 413000 <ferror@plt+0x11f40>
  401354:	b	401658 <ferror@plt+0x598>
  401358:	add	x19, sp, #0x78
  40135c:	mov	x0, x19
  401360:	bl	401020 <uuid_generate@plt>
  401364:	b	401204 <ferror@plt+0x144>
  401368:	add	x19, sp, #0x78
  40136c:	mov	x0, x19
  401370:	bl	400ea0 <uuid_generate_random@plt>
  401374:	b	401204 <ferror@plt+0x144>
  401378:	and	x20, x0, #0x1
  40137c:	tbnz	w0, #0, 401694 <ferror@plt+0x5d4>
  401380:	lsr	x0, x0, #1
  401384:	add	x0, x0, #0x1
  401388:	bl	400f50 <malloc@plt>
  40138c:	mov	w2, #0x0                   	// #0
  401390:	cbz	x21, 401404 <ferror@plt+0x344>
  401394:	mov	w6, #0x0                   	// #0
  401398:	b	4013c8 <ferror@plt+0x308>
  40139c:	sub	w1, w1, #0x30
  4013a0:	add	w1, w1, w6
  4013a4:	lsl	w6, w1, #4
  4013a8:	tbz	w2, #0, 4013b8 <ferror@plt+0x2f8>
  4013ac:	lsr	w4, w2, #1
  4013b0:	mov	w6, #0x0                   	// #0
  4013b4:	strb	w1, [x0, x4]
  4013b8:	add	w20, w2, #0x1
  4013bc:	mov	x2, x20
  4013c0:	cmp	x21, w20, uxtw
  4013c4:	b.ls	401404 <ferror@plt+0x344>  // b.plast
  4013c8:	ldrsb	w1, [x24, x20]
  4013cc:	and	w4, w1, #0xff
  4013d0:	sub	w5, w4, #0x30
  4013d4:	and	w5, w5, #0xff
  4013d8:	cmp	w5, #0x9
  4013dc:	b.ls	40139c <ferror@plt+0x2dc>  // b.plast
  4013e0:	and	w4, w4, #0xffffffdf
  4013e4:	sub	w4, w4, #0x41
  4013e8:	and	w4, w4, #0xff
  4013ec:	cmp	w4, #0x5
  4013f0:	b.hi	401694 <ferror@plt+0x5d4>  // b.pmore
  4013f4:	sub	w1, w1, #0x37
  4013f8:	and	w1, w1, #0xf
  4013fc:	add	w1, w1, w6
  401400:	b	4013a4 <ferror@plt+0x2e4>
  401404:	lsr	w21, w2, #1
  401408:	mov	x24, x0
  40140c:	strb	wzr, [x0, x21]
  401410:	b	4011e0 <ferror@plt+0x120>
  401414:	bl	400f30 <uuid_generate_md5@plt>
  401418:	b	401204 <ferror@plt+0x144>
  40141c:	add	x0, x26, #0x1
  401420:	bl	400fb0 <uuid_get_template@plt>
  401424:	cbz	x0, 4016f4 <ferror@plt+0x634>
  401428:	ldp	x0, x1, [x0]
  40142c:	add	x20, sp, #0x68
  401430:	stp	x0, x1, [sp, #104]
  401434:	b	401300 <ferror@plt+0x240>
  401438:	adrp	x3, 413000 <ferror@plt+0x11f40>
  40143c:	mov	w2, #0x5                   	// #5
  401440:	adrp	x1, 401000 <warn@plt>
  401444:	mov	x0, #0x0                   	// #0
  401448:	ldr	x19, [x3, #312]
  40144c:	add	x1, x1, #0xa28
  401450:	bl	401060 <dcgettext@plt>
  401454:	mov	x1, x19
  401458:	bl	400ed0 <fputs@plt>
  40145c:	mov	w2, #0x5                   	// #5
  401460:	adrp	x1, 401000 <warn@plt>
  401464:	mov	x0, #0x0                   	// #0
  401468:	add	x1, x1, #0xa38
  40146c:	bl	401060 <dcgettext@plt>
  401470:	mov	x1, x0
  401474:	adrp	x2, 413000 <ferror@plt+0x11f40>
  401478:	mov	x0, x19
  40147c:	ldr	x2, [x2, #320]
  401480:	bl	4010a0 <fprintf@plt>
  401484:	mov	x1, x19
  401488:	mov	w0, #0xa                   	// #10
  40148c:	bl	400f20 <fputc@plt>
  401490:	mov	w2, #0x5                   	// #5
  401494:	adrp	x1, 401000 <warn@plt>
  401498:	mov	x0, #0x0                   	// #0
  40149c:	add	x1, x1, #0xa48
  4014a0:	bl	401060 <dcgettext@plt>
  4014a4:	mov	x1, x19
  4014a8:	bl	400ed0 <fputs@plt>
  4014ac:	mov	w2, #0x5                   	// #5
  4014b0:	adrp	x1, 401000 <warn@plt>
  4014b4:	mov	x0, #0x0                   	// #0
  4014b8:	add	x1, x1, #0xa68
  4014bc:	bl	401060 <dcgettext@plt>
  4014c0:	mov	x1, x19
  4014c4:	bl	400ed0 <fputs@plt>
  4014c8:	mov	w2, #0x5                   	// #5
  4014cc:	adrp	x1, 401000 <warn@plt>
  4014d0:	mov	x0, #0x0                   	// #0
  4014d4:	add	x1, x1, #0xa78
  4014d8:	bl	401060 <dcgettext@plt>
  4014dc:	mov	x1, x19
  4014e0:	bl	400ed0 <fputs@plt>
  4014e4:	mov	w2, #0x5                   	// #5
  4014e8:	adrp	x1, 401000 <warn@plt>
  4014ec:	mov	x0, #0x0                   	// #0
  4014f0:	add	x1, x1, #0xab0
  4014f4:	bl	401060 <dcgettext@plt>
  4014f8:	mov	x1, x19
  4014fc:	bl	400ed0 <fputs@plt>
  401500:	mov	w2, #0x5                   	// #5
  401504:	adrp	x1, 401000 <warn@plt>
  401508:	mov	x0, #0x0                   	// #0
  40150c:	add	x1, x1, #0xae0
  401510:	bl	401060 <dcgettext@plt>
  401514:	mov	x1, x19
  401518:	bl	400ed0 <fputs@plt>
  40151c:	mov	w2, #0x5                   	// #5
  401520:	adrp	x1, 401000 <warn@plt>
  401524:	mov	x0, #0x0                   	// #0
  401528:	add	x1, x1, #0xb28
  40152c:	bl	401060 <dcgettext@plt>
  401530:	mov	x1, x19
  401534:	bl	400ed0 <fputs@plt>
  401538:	mov	w2, #0x5                   	// #5
  40153c:	adrp	x1, 401000 <warn@plt>
  401540:	mov	x0, #0x0                   	// #0
  401544:	add	x1, x1, #0xb68
  401548:	bl	401060 <dcgettext@plt>
  40154c:	mov	x1, x19
  401550:	bl	400ed0 <fputs@plt>
  401554:	mov	w2, #0x5                   	// #5
  401558:	adrp	x1, 401000 <warn@plt>
  40155c:	mov	x0, #0x0                   	// #0
  401560:	add	x1, x1, #0xb90
  401564:	bl	401060 <dcgettext@plt>
  401568:	mov	x1, x19
  40156c:	bl	400ed0 <fputs@plt>
  401570:	mov	w2, #0x5                   	// #5
  401574:	adrp	x1, 401000 <warn@plt>
  401578:	mov	x0, #0x0                   	// #0
  40157c:	add	x1, x1, #0xbc0
  401580:	bl	401060 <dcgettext@plt>
  401584:	mov	x1, x19
  401588:	bl	400ed0 <fputs@plt>
  40158c:	mov	x1, x19
  401590:	mov	w0, #0xa                   	// #10
  401594:	bl	400f20 <fputc@plt>
  401598:	mov	w2, #0x5                   	// #5
  40159c:	adrp	x1, 401000 <warn@plt>
  4015a0:	mov	x0, #0x0                   	// #0
  4015a4:	add	x1, x1, #0xbf8
  4015a8:	bl	401060 <dcgettext@plt>
  4015ac:	mov	x19, x0
  4015b0:	mov	w2, #0x5                   	// #5
  4015b4:	adrp	x1, 401000 <warn@plt>
  4015b8:	mov	x0, #0x0                   	// #0
  4015bc:	add	x1, x1, #0xc10
  4015c0:	bl	401060 <dcgettext@plt>
  4015c4:	mov	x4, x0
  4015c8:	adrp	x3, 401000 <warn@plt>
  4015cc:	add	x3, x3, #0xc20
  4015d0:	mov	x2, x19
  4015d4:	adrp	x1, 401000 <warn@plt>
  4015d8:	adrp	x0, 401000 <warn@plt>
  4015dc:	add	x1, x1, #0xc30
  4015e0:	add	x0, x0, #0xc40
  4015e4:	bl	401080 <printf@plt>
  4015e8:	mov	w2, #0x5                   	// #5
  4015ec:	adrp	x1, 401000 <warn@plt>
  4015f0:	mov	x0, #0x0                   	// #0
  4015f4:	add	x1, x1, #0xc58
  4015f8:	bl	401060 <dcgettext@plt>
  4015fc:	adrp	x1, 401000 <warn@plt>
  401600:	add	x1, x1, #0xc78
  401604:	bl	401080 <printf@plt>
  401608:	mov	w0, #0x0                   	// #0
  40160c:	bl	400ee0 <exit@plt>
  401610:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401614:	mov	w2, #0x5                   	// #5
  401618:	adrp	x1, 401000 <warn@plt>
  40161c:	add	x1, x1, #0xcb0
  401620:	ldr	x19, [x0, #296]
  401624:	mov	x0, #0x0                   	// #0
  401628:	bl	401060 <dcgettext@plt>
  40162c:	mov	x1, x0
  401630:	adrp	x2, 413000 <ferror@plt+0x11f40>
  401634:	mov	x0, x19
  401638:	ldr	x2, [x2, #320]
  40163c:	bl	4010a0 <fprintf@plt>
  401640:	mov	w0, #0x1                   	// #1
  401644:	bl	400ee0 <exit@plt>
  401648:	adrp	x1, 401000 <warn@plt>
  40164c:	add	x1, x1, #0xce8
  401650:	adrp	x19, 413000 <ferror@plt+0x11f40>
  401654:	adrp	x20, 413000 <ferror@plt+0x11f40>
  401658:	ldr	x2, [x19, #320]
  40165c:	ldr	x0, [x20, #296]
  401660:	bl	4010a0 <fprintf@plt>
  401664:	ldr	x20, [x20, #296]
  401668:	mov	w2, #0x5                   	// #5
  40166c:	adrp	x1, 401000 <warn@plt>
  401670:	mov	x0, #0x0                   	// #0
  401674:	add	x1, x1, #0xcb0
  401678:	bl	401060 <dcgettext@plt>
  40167c:	ldr	x2, [x19, #320]
  401680:	mov	x1, x0
  401684:	mov	x0, x20
  401688:	bl	4010a0 <fprintf@plt>
  40168c:	mov	w0, #0x1                   	// #1
  401690:	bl	400ee0 <exit@plt>
  401694:	adrp	x1, 401000 <warn@plt>
  401698:	adrp	x19, 413000 <ferror@plt+0x11f40>
  40169c:	add	x1, x1, #0xda8
  4016a0:	adrp	x20, 413000 <ferror@plt+0x11f40>
  4016a4:	b	401658 <ferror@plt+0x598>
  4016a8:	adrp	x1, 401000 <warn@plt>
  4016ac:	adrp	x19, 413000 <ferror@plt+0x11f40>
  4016b0:	add	x1, x1, #0xd18
  4016b4:	adrp	x20, 413000 <ferror@plt+0x11f40>
  4016b8:	b	401658 <ferror@plt+0x598>
  4016bc:	adrp	x19, 413000 <ferror@plt+0x11f40>
  4016c0:	adrp	x20, 413000 <ferror@plt+0x11f40>
  4016c4:	mov	x3, x26
  4016c8:	adrp	x1, 401000 <warn@plt>
  4016cc:	ldr	x2, [x19, #320]
  4016d0:	add	x1, x1, #0xdf0
  4016d4:	ldr	x0, [x20, #296]
  4016d8:	bl	4010a0 <fprintf@plt>
  4016dc:	b	401664 <ferror@plt+0x5a4>
  4016e0:	adrp	x1, 401000 <warn@plt>
  4016e4:	adrp	x19, 413000 <ferror@plt+0x11f40>
  4016e8:	add	x1, x1, #0xd48
  4016ec:	adrp	x20, 413000 <ferror@plt+0x11f40>
  4016f0:	b	401658 <ferror@plt+0x598>
  4016f4:	adrp	x19, 413000 <ferror@plt+0x11f40>
  4016f8:	adrp	x20, 413000 <ferror@plt+0x11f40>
  4016fc:	mov	x3, x26
  401700:	adrp	x1, 401000 <warn@plt>
  401704:	ldr	x2, [x19, #320]
  401708:	add	x1, x1, #0xdc8
  40170c:	ldr	x0, [x20, #296]
  401710:	bl	4010a0 <fprintf@plt>
  401714:	b	401664 <ferror@plt+0x5a4>
  401718:	mov	x29, #0x0                   	// #0
  40171c:	mov	x30, #0x0                   	// #0
  401720:	mov	x5, x0
  401724:	ldr	x1, [sp]
  401728:	add	x2, sp, #0x8
  40172c:	mov	x6, sp
  401730:	movz	x0, #0x0, lsl #48
  401734:	movk	x0, #0x0, lsl #32
  401738:	movk	x0, #0x40, lsl #16
  40173c:	movk	x0, #0x10d0
  401740:	movz	x3, #0x0, lsl #48
  401744:	movk	x3, #0x0, lsl #32
  401748:	movk	x3, #0x40, lsl #16
  40174c:	movk	x3, #0x1930
  401750:	movz	x4, #0x0, lsl #48
  401754:	movk	x4, #0x0, lsl #32
  401758:	movk	x4, #0x40, lsl #16
  40175c:	movk	x4, #0x19b0
  401760:	bl	400f70 <__libc_start_main@plt>
  401764:	bl	400fc0 <abort@plt>
  401768:	adrp	x0, 412000 <ferror@plt+0x10f40>
  40176c:	ldr	x0, [x0, #4064]
  401770:	cbz	x0, 401778 <ferror@plt+0x6b8>
  401774:	b	400fa0 <__gmon_start__@plt>
  401778:	ret
  40177c:	nop
  401780:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401784:	add	x0, x0, #0x128
  401788:	adrp	x1, 413000 <ferror@plt+0x11f40>
  40178c:	add	x1, x1, #0x128
  401790:	cmp	x1, x0
  401794:	b.eq	4017ac <ferror@plt+0x6ec>  // b.none
  401798:	adrp	x1, 401000 <warn@plt>
  40179c:	ldr	x1, [x1, #2528]
  4017a0:	cbz	x1, 4017ac <ferror@plt+0x6ec>
  4017a4:	mov	x16, x1
  4017a8:	br	x16
  4017ac:	ret
  4017b0:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4017b4:	add	x0, x0, #0x128
  4017b8:	adrp	x1, 413000 <ferror@plt+0x11f40>
  4017bc:	add	x1, x1, #0x128
  4017c0:	sub	x1, x1, x0
  4017c4:	lsr	x2, x1, #63
  4017c8:	add	x1, x2, x1, asr #3
  4017cc:	cmp	xzr, x1, asr #1
  4017d0:	asr	x1, x1, #1
  4017d4:	b.eq	4017ec <ferror@plt+0x72c>  // b.none
  4017d8:	adrp	x2, 401000 <warn@plt>
  4017dc:	ldr	x2, [x2, #2536]
  4017e0:	cbz	x2, 4017ec <ferror@plt+0x72c>
  4017e4:	mov	x16, x2
  4017e8:	br	x16
  4017ec:	ret
  4017f0:	stp	x29, x30, [sp, #-32]!
  4017f4:	mov	x29, sp
  4017f8:	str	x19, [sp, #16]
  4017fc:	adrp	x19, 413000 <ferror@plt+0x11f40>
  401800:	ldrb	w0, [x19, #328]
  401804:	cbnz	w0, 401814 <ferror@plt+0x754>
  401808:	bl	401780 <ferror@plt+0x6c0>
  40180c:	mov	w0, #0x1                   	// #1
  401810:	strb	w0, [x19, #328]
  401814:	ldr	x19, [sp, #16]
  401818:	ldp	x29, x30, [sp], #32
  40181c:	ret
  401820:	b	4017b0 <ferror@plt+0x6f0>
  401824:	nop
  401828:	stp	x29, x30, [sp, #-32]!
  40182c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401830:	mov	x29, sp
  401834:	stp	x19, x20, [sp, #16]
  401838:	ldr	x20, [x0, #312]
  40183c:	bl	401090 <__errno_location@plt>
  401840:	mov	x19, x0
  401844:	mov	x0, x20
  401848:	str	wzr, [x19]
  40184c:	bl	4010c0 <ferror@plt>
  401850:	cbz	w0, 4018f0 <ferror@plt+0x830>
  401854:	ldr	w0, [x19]
  401858:	cmp	w0, #0x9
  40185c:	b.ne	4018a0 <ferror@plt+0x7e0>  // b.any
  401860:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401864:	ldr	x20, [x0, #296]
  401868:	str	wzr, [x19]
  40186c:	mov	x0, x20
  401870:	bl	4010c0 <ferror@plt>
  401874:	cbnz	w0, 401888 <ferror@plt+0x7c8>
  401878:	mov	x0, x20
  40187c:	bl	401030 <fflush@plt>
  401880:	cbz	w0, 4018d0 <ferror@plt+0x810>
  401884:	nop
  401888:	ldr	w0, [x19]
  40188c:	cmp	w0, #0x9
  401890:	b.ne	4018c8 <ferror@plt+0x808>  // b.any
  401894:	ldp	x19, x20, [sp, #16]
  401898:	ldp	x29, x30, [sp], #32
  40189c:	ret
  4018a0:	cmp	w0, #0x20
  4018a4:	b.eq	401860 <ferror@plt+0x7a0>  // b.none
  4018a8:	adrp	x1, 401000 <warn@plt>
  4018ac:	mov	w2, #0x5                   	// #5
  4018b0:	add	x1, x1, #0x9f0
  4018b4:	cbz	w0, 40191c <ferror@plt+0x85c>
  4018b8:	mov	x0, #0x0                   	// #0
  4018bc:	bl	401060 <dcgettext@plt>
  4018c0:	bl	401000 <warn@plt>
  4018c4:	nop
  4018c8:	mov	w0, #0x1                   	// #1
  4018cc:	bl	400eb0 <_exit@plt>
  4018d0:	mov	x0, x20
  4018d4:	bl	400f40 <fileno@plt>
  4018d8:	tbnz	w0, #31, 401888 <ferror@plt+0x7c8>
  4018dc:	bl	400ef0 <dup@plt>
  4018e0:	tbnz	w0, #31, 401888 <ferror@plt+0x7c8>
  4018e4:	bl	400f90 <close@plt>
  4018e8:	cbz	w0, 401894 <ferror@plt+0x7d4>
  4018ec:	b	401888 <ferror@plt+0x7c8>
  4018f0:	mov	x0, x20
  4018f4:	bl	401030 <fflush@plt>
  4018f8:	cbnz	w0, 401854 <ferror@plt+0x794>
  4018fc:	mov	x0, x20
  401900:	bl	400f40 <fileno@plt>
  401904:	tbnz	w0, #31, 401854 <ferror@plt+0x794>
  401908:	bl	400ef0 <dup@plt>
  40190c:	tbnz	w0, #31, 401854 <ferror@plt+0x794>
  401910:	bl	400f90 <close@plt>
  401914:	cbz	w0, 401860 <ferror@plt+0x7a0>
  401918:	b	401854 <ferror@plt+0x794>
  40191c:	mov	x0, #0x0                   	// #0
  401920:	bl	401060 <dcgettext@plt>
  401924:	bl	401040 <warnx@plt>
  401928:	b	4018c8 <ferror@plt+0x808>
  40192c:	nop
  401930:	stp	x29, x30, [sp, #-64]!
  401934:	mov	x29, sp
  401938:	stp	x19, x20, [sp, #16]
  40193c:	adrp	x20, 412000 <ferror@plt+0x10f40>
  401940:	add	x20, x20, #0xde0
  401944:	stp	x21, x22, [sp, #32]
  401948:	adrp	x21, 412000 <ferror@plt+0x10f40>
  40194c:	add	x21, x21, #0xdd8
  401950:	sub	x20, x20, x21
  401954:	mov	w22, w0
  401958:	stp	x23, x24, [sp, #48]
  40195c:	mov	x23, x1
  401960:	mov	x24, x2
  401964:	bl	400e60 <uuid_generate_random@plt-0x40>
  401968:	cmp	xzr, x20, asr #3
  40196c:	b.eq	401998 <ferror@plt+0x8d8>  // b.none
  401970:	asr	x20, x20, #3
  401974:	mov	x19, #0x0                   	// #0
  401978:	ldr	x3, [x21, x19, lsl #3]
  40197c:	mov	x2, x24
  401980:	add	x19, x19, #0x1
  401984:	mov	x1, x23
  401988:	mov	w0, w22
  40198c:	blr	x3
  401990:	cmp	x20, x19
  401994:	b.ne	401978 <ferror@plt+0x8b8>  // b.any
  401998:	ldp	x19, x20, [sp, #16]
  40199c:	ldp	x21, x22, [sp, #32]
  4019a0:	ldp	x23, x24, [sp, #48]
  4019a4:	ldp	x29, x30, [sp], #64
  4019a8:	ret
  4019ac:	nop
  4019b0:	ret
  4019b4:	nop
  4019b8:	adrp	x2, 413000 <ferror@plt+0x11f40>
  4019bc:	mov	x1, #0x0                   	// #0
  4019c0:	ldr	x2, [x2, #288]
  4019c4:	b	400f10 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004019c8 <.fini>:
  4019c8:	stp	x29, x30, [sp, #-16]!
  4019cc:	mov	x29, sp
  4019d0:	ldp	x29, x30, [sp], #16
  4019d4:	ret
