// Seed: 1134956316
module module_0 ();
  tri id_2 = id_1;
  logic [7:0] id_3;
  assign module_1.id_10 = 0;
  logic [7:0] id_4 = id_3;
  wor id_5 = 1'b0;
  id_6(
      1 & 1 == 1, id_4[""], ~id_1
  );
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wand id_3,
    input tri id_4,
    output wand id_5,
    output uwire id_6,
    output wand id_7,
    output wor id_8,
    input supply1 id_9,
    input tri1 id_10,
    output supply1 id_11,
    output supply1 id_12
);
  assign id_6 = id_10;
  pulldown (1 - id_3, 1'b0);
  module_0 modCall_1 ();
  wire id_14;
endmodule
