# Gate-level-implementation-of-a-I-bit-adder
Adder implementation in SystemVerilog
