<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KallistiOS: kernel/arch/dreamcast/include/dc/dmac.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">KallistiOS<span id="projectnumber">&#160;##version##</span>
   </div>
   <div id="projectbrief">Independent SDK for the Sega Dreamcast</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dmac_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">dmac.h File Reference<div class="ingroups"><a class="el" href="group__system.html">System</a> &raquo; <a class="el" href="group__system__dmac.html">DMA</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Macros to access the DMA controller registers.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;sys/cdefs.h&gt;</code><br />
</div>
<p><a href="dmac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8064c4f3d53dd221f4c579350ac73e0c" id="r_ga8064c4f3d53dd221f4c579350ac73e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a>&#160;&#160;&#160;0xffa00000</td></tr>
<tr class="separator:ga8064c4f3d53dd221f4c579350ac73e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee41b2252405cbee5fc5920a3e6cf82" id="r_ga3ee41b2252405cbee5fc5920a3e6cf82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga3ee41b2252405cbee5fc5920a3e6cf82">DMAC_DMAOR</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x40)))</td></tr>
<tr class="memdesc:ga3ee41b2252405cbee5fc5920a3e6cf82"><td class="mdescLeft">&#160;</td><td class="mdescRight">A register that dictates the overall operation of the DMAC.  <br /></td></tr>
<tr class="separator:ga3ee41b2252405cbee5fc5920a3e6cf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Source Address Registers (SAR0-SAR3)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These registers designate the source address for DMA transfers.</p>
<p>Currently we only support 32-byte boundary addresses. </p>
</div></td></tr>
<tr class="memitem:ga4c11d8c48e5a974a8559d297f624bdcb" id="r_ga4c11d8c48e5a974a8559d297f624bdcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga4c11d8c48e5a974a8559d297f624bdcb">DMAC_SAR0</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x00)))</td></tr>
<tr class="separator:ga4c11d8c48e5a974a8559d297f624bdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14aaf77294763fc56f4afa5faf59785a" id="r_ga14aaf77294763fc56f4afa5faf59785a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga14aaf77294763fc56f4afa5faf59785a">DMAC_SAR1</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x10)))</td></tr>
<tr class="separator:ga14aaf77294763fc56f4afa5faf59785a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga221a0ecc958d742ad0dd25aea71750ce" id="r_ga221a0ecc958d742ad0dd25aea71750ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga221a0ecc958d742ad0dd25aea71750ce">DMAC_SAR2</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x20)))</td></tr>
<tr class="separator:ga221a0ecc958d742ad0dd25aea71750ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339005173defbd55d40bf9485324b7a4" id="r_ga339005173defbd55d40bf9485324b7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga339005173defbd55d40bf9485324b7a4">DMAC_SAR3</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x30)))</td></tr>
<tr class="separator:ga339005173defbd55d40bf9485324b7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Destination Address Registers (DAR0-DAR3)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These registers designate the destination address for DMA transfers.</p>
<p>Currently we only support 32-byte boundary addresses. </p>
</div></td></tr>
<tr class="memitem:ga6211b4f63bdd09c74b3295e9b1da60f6" id="r_ga6211b4f63bdd09c74b3295e9b1da60f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga6211b4f63bdd09c74b3295e9b1da60f6">DMAC_DAR0</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x04)))</td></tr>
<tr class="separator:ga6211b4f63bdd09c74b3295e9b1da60f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c28d49d6dab72d918b39ed03de84efe" id="r_ga8c28d49d6dab72d918b39ed03de84efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga8c28d49d6dab72d918b39ed03de84efe">DMAC_DAR1</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x14)))</td></tr>
<tr class="separator:ga8c28d49d6dab72d918b39ed03de84efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b681a5f02017020cfecff7c01020fc" id="r_ga07b681a5f02017020cfecff7c01020fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga07b681a5f02017020cfecff7c01020fc">DMAC_DAR2</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x24)))</td></tr>
<tr class="separator:ga07b681a5f02017020cfecff7c01020fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb094593ab612b0666cbf485b16ae0" id="r_ga15fb094593ab612b0666cbf485b16ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga15fb094593ab612b0666cbf485b16ae0">DMAC_DAR3</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x34)))</td></tr>
<tr class="separator:ga15fb094593ab612b0666cbf485b16ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Transfer Count Registers (DMATCR0-DMATCR3)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These registers define the transfer count for each DMA channel.</p>
<p>The count is defined as: num_bytes_to_transfer/32 </p>
</div></td></tr>
<tr class="memitem:ga64919d17edf8825ea3216eeca64801e4" id="r_ga64919d17edf8825ea3216eeca64801e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga64919d17edf8825ea3216eeca64801e4">DMAC_DMATCR0</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x08)))</td></tr>
<tr class="separator:ga64919d17edf8825ea3216eeca64801e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca11a183f31f59251914c37e958e132" id="r_ga8ca11a183f31f59251914c37e958e132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga8ca11a183f31f59251914c37e958e132">DMAC_DMATCR1</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x18)))</td></tr>
<tr class="separator:ga8ca11a183f31f59251914c37e958e132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8e3fb1306eefb69fcc5a894c8ec43" id="r_ga1bf8e3fb1306eefb69fcc5a894c8ec43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga1bf8e3fb1306eefb69fcc5a894c8ec43">DMAC_DMATCR2</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x28)))</td></tr>
<tr class="separator:ga1bf8e3fb1306eefb69fcc5a894c8ec43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b954fdba83bbc90c6b3e2bef5bef7f" id="r_ga75b954fdba83bbc90c6b3e2bef5bef7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga75b954fdba83bbc90c6b3e2bef5bef7f">DMAC_DMATCR3</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x38)))</td></tr>
<tr class="separator:ga75b954fdba83bbc90c6b3e2bef5bef7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Channel Control Registers (CHCR0-CHCR3)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These registers configure the operating mode and transfer methodology for each channel.</p>
<p>For DMAC_CHCR2, it should always be set to 0x12c1 (source address incremented, burst mode, interrupt disable, DMA enable).</p>
<p>For DMAC_CHCR1 and DMAC_CHCR3, it would probably be set to 0x1241 (source address incremented, cycle steal mode, interrupt disable, DMA enable). </p>
</div></td></tr>
<tr class="memitem:ga4c1170f7f94e622c22c0bba2c26a2b07" id="r_ga4c1170f7f94e622c22c0bba2c26a2b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga4c1170f7f94e622c22c0bba2c26a2b07">DMAC_CHCR0</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x0c)))</td></tr>
<tr class="separator:ga4c1170f7f94e622c22c0bba2c26a2b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50371911000dfe3bfa97cf5c424ae81" id="r_gab50371911000dfe3bfa97cf5c424ae81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#gab50371911000dfe3bfa97cf5c424ae81">DMAC_CHCR1</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x1c)))</td></tr>
<tr class="separator:gab50371911000dfe3bfa97cf5c424ae81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2341db43709365806e9548b90e8aa515" id="r_ga2341db43709365806e9548b90e8aa515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga2341db43709365806e9548b90e8aa515">DMAC_CHCR2</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x2c)))</td></tr>
<tr class="separator:ga2341db43709365806e9548b90e8aa515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb447c12d4b9eb4dd36c48599366443b" id="r_gafb447c12d4b9eb4dd36c48599366443b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#gafb447c12d4b9eb4dd36c48599366443b">DMAC_CHCR3</a>&#160;&#160;&#160;(*((<a class="el" href="group__system__types.html#ga922617de9890c61faf2354b09832141e">vuint32</a> *)(<a class="el" href="group__system__dmac.html#ga8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a> + 0x3c)))</td></tr>
<tr class="separator:gafb447c12d4b9eb4dd36c48599366443b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">List of helpful masks to check operations</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The DMAOR_STATUS_MASK captures the On-Demand Data Transfer Mode (Bit 15), Address Error Flag (Bit 2), NMI Flag (Bit 1), and DMAC Master Enable (Bit 0).</p>
<p>The DMAOR_NORMAL_OPERATION is a state where DMAC Master Enable is active, and the On-Demand Data Transfer Mode is not set, with no address errors or NMI inputs. </p>
</div></td></tr>
<tr class="memitem:ga01b55d14989e235c5c8d719b55bf21d3" id="r_ga01b55d14989e235c5c8d719b55bf21d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga01b55d14989e235c5c8d719b55bf21d3">DMAOR_STATUS_MASK</a>&#160;&#160;&#160;0x8007</td></tr>
<tr class="separator:ga01b55d14989e235c5c8d719b55bf21d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6361a41faa5b5f782163bfcd2750cd0a" id="r_ga6361a41faa5b5f782163bfcd2750cd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__system__dmac.html#ga6361a41faa5b5f782163bfcd2750cd0a">DMAOR_NORMAL_OPERATION</a>&#160;&#160;&#160;0x8001</td></tr>
<tr class="separator:ga6361a41faa5b5f782163bfcd2750cd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Macros to access the DMA controller registers. </p>
<p>This header provides a set of macros to facilitate checking the values of various DMA channels on the system.</p>
<p>DMA channel 0 and its registers (DMAC_SAR0, DMAC_DAR0, DMAC_DMATCR0, DMAC_CHCR0) are used by the hardware and not accessible to us but are documented here anyway.</p>
<p>DMA channel 2 is strictly used to transfer data to the PVR/TA.</p>
<p>DMA channel 1 &amp; 3 are free to use.</p>
<dl class="section author"><dt>Author</dt><dd>Andy Barajas </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_4a04b9aac4eefdd334a78e565f4616f2.html">arch</a></li><li class="navelem"><a class="el" href="dir_49fbd9c46ac73fe76d8a6b686de400da.html">dreamcast</a></li><li class="navelem"><a class="el" href="dir_08ece2ffab5ad20e41852b4cf81b30e2.html">include</a></li><li class="navelem"><a class="el" href="dir_39421b6c340728d4b73811bee3577133.html">dc</a></li><li class="navelem"><a class="el" href="dmac_8h.html">dmac.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
