SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Mon May 12 11:22:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n multiplier_16x8 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type dspmult -simple_portname -widtha 16 -widthb 8 -widthp 24 -PL_stages 1 -clk0 -ce0 -rst0 -fdc D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.fdc 
    Circuit name     : multiplier_16x8
    Module type      : dspmult_a
    Module Version   : 4.9
    Ports            : 
	Inputs       : Clock, ClkEn, Aclr, DataA[15:0], DataB[7:0]
	Outputs      : Result[23:0]
    I/O buffer       : not inserted
    EDIF output      : multiplier_16x8.edn
    Verilog output   : multiplier_16x8.v
    Verilog template : multiplier_16x8_tmpl.v
    Verilog testbench: tb_multiplier_16x8_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : multiplier_16x8.srp
    Element Usage    :
     MULT18X18D : 1
    Estimated Resource Usage:
      DSP_SLICE : 1
