;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	ADD 30, 9
	SPL 0, <-1
	SUB 32, @10
	SUB 32, @10
	SUB @121, 106
	SUB @121, 106
	SUB @-157, @-0
	SUB #70, <82
	CMP @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP 947, <-160
	SUB #0, -1
	SUB @121, 106
	SLT 20, @290
	SUB -207, <-120
	SUB 32, @10
	SUB @121, 106
	SUB -207, <-120
	JMP 421, 6
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, -1
	SUB #70, <82
	SLT 20, @290
	SLT 100, 90
	SLT 100, 90
	SPL 0, <402
	ADD 210, 60
	SPL 0, <402
	SUB @127, @6
	ADD 20, @290
	SLT 100, 90
	CMP 12, @10
	ADD 20, @290
	ADD 20, @290
	CMP @121, 106
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SUB @127, @6
	DJN -1, @-20
	SUB #12, 0
