#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1414850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13de320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13e56b0 .functor NOT 1, L_0x1443520, C4<0>, C4<0>, C4<0>;
L_0x1443350 .functor XOR 2, L_0x1442e40, L_0x14432b0, C4<00>, C4<00>;
L_0x1443460 .functor XOR 2, L_0x1443350, L_0x14433c0, C4<00>, C4<00>;
v0x143e550_0 .net *"_ivl_10", 1 0, L_0x14433c0;  1 drivers
v0x143e650_0 .net *"_ivl_12", 1 0, L_0x1443460;  1 drivers
v0x143e730_0 .net *"_ivl_2", 1 0, L_0x1441910;  1 drivers
v0x143e7f0_0 .net *"_ivl_4", 1 0, L_0x1442e40;  1 drivers
v0x143e8d0_0 .net *"_ivl_6", 1 0, L_0x14432b0;  1 drivers
v0x143ea00_0 .net *"_ivl_8", 1 0, L_0x1443350;  1 drivers
v0x143eae0_0 .net "a", 0 0, v0x143b0a0_0;  1 drivers
v0x143eb80_0 .net "b", 0 0, v0x143b140_0;  1 drivers
v0x143ec20_0 .net "c", 0 0, v0x143b1e0_0;  1 drivers
v0x143ecc0_0 .var "clk", 0 0;
v0x143ed60_0 .net "d", 0 0, v0x143b320_0;  1 drivers
v0x143ee00_0 .net "out_pos_dut", 0 0, L_0x1443060;  1 drivers
v0x143eea0_0 .net "out_pos_ref", 0 0, L_0x14403d0;  1 drivers
v0x143ef40_0 .net "out_sop_dut", 0 0, L_0x14419b0;  1 drivers
v0x143efe0_0 .net "out_sop_ref", 0 0, L_0x1415d60;  1 drivers
v0x143f080_0 .var/2u "stats1", 223 0;
v0x143f120_0 .var/2u "strobe", 0 0;
v0x143f1c0_0 .net "tb_match", 0 0, L_0x1443520;  1 drivers
v0x143f290_0 .net "tb_mismatch", 0 0, L_0x13e56b0;  1 drivers
v0x143f330_0 .net "wavedrom_enable", 0 0, v0x143b5f0_0;  1 drivers
v0x143f400_0 .net "wavedrom_title", 511 0, v0x143b690_0;  1 drivers
L_0x1441910 .concat [ 1 1 0 0], L_0x14403d0, L_0x1415d60;
L_0x1442e40 .concat [ 1 1 0 0], L_0x14403d0, L_0x1415d60;
L_0x14432b0 .concat [ 1 1 0 0], L_0x1443060, L_0x14419b0;
L_0x14433c0 .concat [ 1 1 0 0], L_0x14403d0, L_0x1415d60;
L_0x1443520 .cmp/eeq 2, L_0x1441910, L_0x1443460;
S_0x13e23e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x13de320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13e5a90 .functor AND 1, v0x143b1e0_0, v0x143b320_0, C4<1>, C4<1>;
L_0x13e5e70 .functor NOT 1, v0x143b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x13e6250 .functor NOT 1, v0x143b140_0, C4<0>, C4<0>, C4<0>;
L_0x13e64d0 .functor AND 1, L_0x13e5e70, L_0x13e6250, C4<1>, C4<1>;
L_0x13fdd20 .functor AND 1, L_0x13e64d0, v0x143b1e0_0, C4<1>, C4<1>;
L_0x1415d60 .functor OR 1, L_0x13e5a90, L_0x13fdd20, C4<0>, C4<0>;
L_0x143f850 .functor NOT 1, v0x143b140_0, C4<0>, C4<0>, C4<0>;
L_0x143f8c0 .functor OR 1, L_0x143f850, v0x143b320_0, C4<0>, C4<0>;
L_0x143f9d0 .functor AND 1, v0x143b1e0_0, L_0x143f8c0, C4<1>, C4<1>;
L_0x143fa90 .functor NOT 1, v0x143b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x143fb60 .functor OR 1, L_0x143fa90, v0x143b140_0, C4<0>, C4<0>;
L_0x143fbd0 .functor AND 1, L_0x143f9d0, L_0x143fb60, C4<1>, C4<1>;
L_0x143fd50 .functor NOT 1, v0x143b140_0, C4<0>, C4<0>, C4<0>;
L_0x143fdc0 .functor OR 1, L_0x143fd50, v0x143b320_0, C4<0>, C4<0>;
L_0x143fce0 .functor AND 1, v0x143b1e0_0, L_0x143fdc0, C4<1>, C4<1>;
L_0x143ff50 .functor NOT 1, v0x143b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x1440050 .functor OR 1, L_0x143ff50, v0x143b320_0, C4<0>, C4<0>;
L_0x1440110 .functor AND 1, L_0x143fce0, L_0x1440050, C4<1>, C4<1>;
L_0x14402c0 .functor XNOR 1, L_0x143fbd0, L_0x1440110, C4<0>, C4<0>;
v0x13e4fe0_0 .net *"_ivl_0", 0 0, L_0x13e5a90;  1 drivers
v0x13e53e0_0 .net *"_ivl_12", 0 0, L_0x143f850;  1 drivers
v0x13e57c0_0 .net *"_ivl_14", 0 0, L_0x143f8c0;  1 drivers
v0x13e5ba0_0 .net *"_ivl_16", 0 0, L_0x143f9d0;  1 drivers
v0x13e5f80_0 .net *"_ivl_18", 0 0, L_0x143fa90;  1 drivers
v0x13e6360_0 .net *"_ivl_2", 0 0, L_0x13e5e70;  1 drivers
v0x13e65e0_0 .net *"_ivl_20", 0 0, L_0x143fb60;  1 drivers
v0x1439610_0 .net *"_ivl_24", 0 0, L_0x143fd50;  1 drivers
v0x14396f0_0 .net *"_ivl_26", 0 0, L_0x143fdc0;  1 drivers
v0x14397d0_0 .net *"_ivl_28", 0 0, L_0x143fce0;  1 drivers
v0x14398b0_0 .net *"_ivl_30", 0 0, L_0x143ff50;  1 drivers
v0x1439990_0 .net *"_ivl_32", 0 0, L_0x1440050;  1 drivers
v0x1439a70_0 .net *"_ivl_36", 0 0, L_0x14402c0;  1 drivers
L_0x7f6dea902018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1439b30_0 .net *"_ivl_38", 0 0, L_0x7f6dea902018;  1 drivers
v0x1439c10_0 .net *"_ivl_4", 0 0, L_0x13e6250;  1 drivers
v0x1439cf0_0 .net *"_ivl_6", 0 0, L_0x13e64d0;  1 drivers
v0x1439dd0_0 .net *"_ivl_8", 0 0, L_0x13fdd20;  1 drivers
v0x1439eb0_0 .net "a", 0 0, v0x143b0a0_0;  alias, 1 drivers
v0x1439f70_0 .net "b", 0 0, v0x143b140_0;  alias, 1 drivers
v0x143a030_0 .net "c", 0 0, v0x143b1e0_0;  alias, 1 drivers
v0x143a0f0_0 .net "d", 0 0, v0x143b320_0;  alias, 1 drivers
v0x143a1b0_0 .net "out_pos", 0 0, L_0x14403d0;  alias, 1 drivers
v0x143a270_0 .net "out_sop", 0 0, L_0x1415d60;  alias, 1 drivers
v0x143a330_0 .net "pos0", 0 0, L_0x143fbd0;  1 drivers
v0x143a3f0_0 .net "pos1", 0 0, L_0x1440110;  1 drivers
L_0x14403d0 .functor MUXZ 1, L_0x7f6dea902018, L_0x143fbd0, L_0x14402c0, C4<>;
S_0x143a570 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x13de320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x143b0a0_0 .var "a", 0 0;
v0x143b140_0 .var "b", 0 0;
v0x143b1e0_0 .var "c", 0 0;
v0x143b280_0 .net "clk", 0 0, v0x143ecc0_0;  1 drivers
v0x143b320_0 .var "d", 0 0;
v0x143b410_0 .var/2u "fail", 0 0;
v0x143b4b0_0 .var/2u "fail1", 0 0;
v0x143b550_0 .net "tb_match", 0 0, L_0x1443520;  alias, 1 drivers
v0x143b5f0_0 .var "wavedrom_enable", 0 0;
v0x143b690_0 .var "wavedrom_title", 511 0;
E_0x13f1830/0 .event negedge, v0x143b280_0;
E_0x13f1830/1 .event posedge, v0x143b280_0;
E_0x13f1830 .event/or E_0x13f1830/0, E_0x13f1830/1;
S_0x143a8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x143a570;
 .timescale -12 -12;
v0x143aae0_0 .var/2s "i", 31 0;
E_0x13f16d0 .event posedge, v0x143b280_0;
S_0x143abe0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x143a570;
 .timescale -12 -12;
v0x143ade0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x143aec0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x143a570;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x143b870 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x13de320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1440580 .functor AND 1, v0x143b0a0_0, v0x143b140_0, C4<1>, C4<1>;
L_0x1440720 .functor AND 1, L_0x1440580, v0x143b1e0_0, C4<1>, C4<1>;
L_0x1440910 .functor NOT 1, v0x143b320_0, C4<0>, C4<0>, C4<0>;
L_0x1440a90 .functor AND 1, L_0x1440720, L_0x1440910, C4<1>, C4<1>;
L_0x1440bd0 .functor NOT 1, v0x143b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x1440d50 .functor NOT 1, v0x143b140_0, C4<0>, C4<0>, C4<0>;
L_0x1440e00 .functor AND 1, L_0x1440bd0, L_0x1440d50, C4<1>, C4<1>;
L_0x1440f10 .functor NOT 1, v0x143b1e0_0, C4<0>, C4<0>, C4<0>;
L_0x1440fd0 .functor AND 1, L_0x1440e00, L_0x1440f10, C4<1>, C4<1>;
L_0x14410e0 .functor AND 1, L_0x1440fd0, v0x143b320_0, C4<1>, C4<1>;
L_0x1441200 .functor OR 1, L_0x1440a90, L_0x14410e0, C4<0>, C4<0>;
L_0x14412c0 .functor NOT 1, v0x143b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x14413a0 .functor NOT 1, v0x143b140_0, C4<0>, C4<0>, C4<0>;
L_0x1441410 .functor AND 1, L_0x14412c0, L_0x14413a0, C4<1>, C4<1>;
L_0x1441330 .functor AND 1, L_0x1441410, v0x143b1e0_0, C4<1>, C4<1>;
L_0x14415f0 .functor NOT 1, v0x143b320_0, C4<0>, C4<0>, C4<0>;
L_0x14416f0 .functor AND 1, L_0x1441330, L_0x14415f0, C4<1>, C4<1>;
L_0x1441800 .functor OR 1, L_0x1441200, L_0x14416f0, C4<0>, C4<0>;
L_0x14419b0 .functor BUFZ 1, L_0x1441800, C4<0>, C4<0>, C4<0>;
L_0x1441ac0 .functor OR 1, v0x143b0a0_0, v0x143b140_0, C4<0>, C4<0>;
L_0x1441be0 .functor OR 1, L_0x1441ac0, v0x143b1e0_0, C4<0>, C4<0>;
L_0x1441ca0 .functor NOT 1, v0x143b320_0, C4<0>, C4<0>, C4<0>;
L_0x1441dd0 .functor OR 1, L_0x1441be0, L_0x1441ca0, C4<0>, C4<0>;
L_0x1441ee0 .functor NOT 1, v0x143b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x1442020 .functor NOT 1, v0x143b140_0, C4<0>, C4<0>, C4<0>;
L_0x1442090 .functor OR 1, L_0x1441ee0, L_0x1442020, C4<0>, C4<0>;
L_0x1442280 .functor NOT 1, v0x143b1e0_0, C4<0>, C4<0>, C4<0>;
L_0x14422f0 .functor OR 1, L_0x1442090, L_0x1442280, C4<0>, C4<0>;
L_0x14424f0 .functor OR 1, L_0x14422f0, v0x143b320_0, C4<0>, C4<0>;
L_0x14425b0 .functor AND 1, L_0x1441dd0, L_0x14424f0, C4<1>, C4<1>;
L_0x14427c0 .functor NOT 1, v0x143b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x1442830 .functor NOT 1, v0x143b140_0, C4<0>, C4<0>, C4<0>;
L_0x14429b0 .functor OR 1, L_0x14427c0, L_0x1442830, C4<0>, C4<0>;
L_0x1442ac0 .functor OR 1, L_0x14429b0, v0x143b1e0_0, C4<0>, C4<0>;
L_0x1442ca0 .functor NOT 1, v0x143b320_0, C4<0>, C4<0>, C4<0>;
L_0x1442d10 .functor OR 1, L_0x1442ac0, L_0x1442ca0, C4<0>, C4<0>;
L_0x1442f50 .functor AND 1, L_0x14425b0, L_0x1442d10, C4<1>, C4<1>;
L_0x1443060 .functor BUFZ 1, L_0x1442f50, C4<0>, C4<0>, C4<0>;
v0x143ba30_0 .net *"_ivl_0", 0 0, L_0x1440580;  1 drivers
v0x143bb10_0 .net *"_ivl_10", 0 0, L_0x1440d50;  1 drivers
v0x143bbf0_0 .net *"_ivl_12", 0 0, L_0x1440e00;  1 drivers
v0x143bce0_0 .net *"_ivl_14", 0 0, L_0x1440f10;  1 drivers
v0x143bdc0_0 .net *"_ivl_16", 0 0, L_0x1440fd0;  1 drivers
v0x143bef0_0 .net *"_ivl_18", 0 0, L_0x14410e0;  1 drivers
v0x143bfd0_0 .net *"_ivl_2", 0 0, L_0x1440720;  1 drivers
v0x143c0b0_0 .net *"_ivl_20", 0 0, L_0x1441200;  1 drivers
v0x143c190_0 .net *"_ivl_22", 0 0, L_0x14412c0;  1 drivers
v0x143c300_0 .net *"_ivl_24", 0 0, L_0x14413a0;  1 drivers
v0x143c3e0_0 .net *"_ivl_26", 0 0, L_0x1441410;  1 drivers
v0x143c4c0_0 .net *"_ivl_28", 0 0, L_0x1441330;  1 drivers
v0x143c5a0_0 .net *"_ivl_30", 0 0, L_0x14415f0;  1 drivers
v0x143c680_0 .net *"_ivl_32", 0 0, L_0x14416f0;  1 drivers
v0x143c760_0 .net *"_ivl_38", 0 0, L_0x1441ac0;  1 drivers
v0x143c840_0 .net *"_ivl_4", 0 0, L_0x1440910;  1 drivers
v0x143c920_0 .net *"_ivl_40", 0 0, L_0x1441be0;  1 drivers
v0x143cb10_0 .net *"_ivl_42", 0 0, L_0x1441ca0;  1 drivers
v0x143cbf0_0 .net *"_ivl_44", 0 0, L_0x1441dd0;  1 drivers
v0x143ccd0_0 .net *"_ivl_46", 0 0, L_0x1441ee0;  1 drivers
v0x143cdb0_0 .net *"_ivl_48", 0 0, L_0x1442020;  1 drivers
v0x143ce90_0 .net *"_ivl_50", 0 0, L_0x1442090;  1 drivers
v0x143cf70_0 .net *"_ivl_52", 0 0, L_0x1442280;  1 drivers
v0x143d050_0 .net *"_ivl_54", 0 0, L_0x14422f0;  1 drivers
v0x143d130_0 .net *"_ivl_56", 0 0, L_0x14424f0;  1 drivers
v0x143d210_0 .net *"_ivl_58", 0 0, L_0x14425b0;  1 drivers
v0x143d2f0_0 .net *"_ivl_6", 0 0, L_0x1440a90;  1 drivers
v0x143d3d0_0 .net *"_ivl_60", 0 0, L_0x14427c0;  1 drivers
v0x143d4b0_0 .net *"_ivl_62", 0 0, L_0x1442830;  1 drivers
v0x143d590_0 .net *"_ivl_64", 0 0, L_0x14429b0;  1 drivers
v0x143d670_0 .net *"_ivl_66", 0 0, L_0x1442ac0;  1 drivers
v0x143d750_0 .net *"_ivl_68", 0 0, L_0x1442ca0;  1 drivers
v0x143d830_0 .net *"_ivl_70", 0 0, L_0x1442d10;  1 drivers
v0x143db20_0 .net *"_ivl_8", 0 0, L_0x1440bd0;  1 drivers
v0x143dc00_0 .net "a", 0 0, v0x143b0a0_0;  alias, 1 drivers
v0x143dca0_0 .net "b", 0 0, v0x143b140_0;  alias, 1 drivers
v0x143dd90_0 .net "c", 0 0, v0x143b1e0_0;  alias, 1 drivers
v0x143de80_0 .net "d", 0 0, v0x143b320_0;  alias, 1 drivers
v0x143df70_0 .net "out_pos", 0 0, L_0x1443060;  alias, 1 drivers
v0x143e030_0 .net "out_pos_inter", 0 0, L_0x1442f50;  1 drivers
v0x143e0f0_0 .net "out_sop", 0 0, L_0x14419b0;  alias, 1 drivers
v0x143e1b0_0 .net "out_sop_inter", 0 0, L_0x1441800;  1 drivers
S_0x143e330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x13de320;
 .timescale -12 -12;
E_0x13da9f0 .event anyedge, v0x143f120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x143f120_0;
    %nor/r;
    %assign/vec4 v0x143f120_0, 0;
    %wait E_0x13da9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x143a570;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143b4b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x143a570;
T_4 ;
    %wait E_0x13f1830;
    %load/vec4 v0x143b550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143b410_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x143a570;
T_5 ;
    %wait E_0x13f16d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %wait E_0x13f16d0;
    %load/vec4 v0x143b410_0;
    %store/vec4 v0x143b4b0_0, 0, 1;
    %fork t_1, S_0x143a8a0;
    %jmp t_0;
    .scope S_0x143a8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143aae0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x143aae0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13f16d0;
    %load/vec4 v0x143aae0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143aae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x143aae0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x143a570;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13f1830;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x143b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x143b140_0, 0;
    %assign/vec4 v0x143b0a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x143b410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x143b4b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13de320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143ecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f120_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x13de320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x143ecc0_0;
    %inv;
    %store/vec4 v0x143ecc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x13de320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x143b280_0, v0x143f290_0, v0x143eae0_0, v0x143eb80_0, v0x143ec20_0, v0x143ed60_0, v0x143efe0_0, v0x143ef40_0, v0x143eea0_0, v0x143ee00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13de320;
T_9 ;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x143f080_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x13de320;
T_10 ;
    %wait E_0x13f1830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143f080_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143f080_0, 4, 32;
    %load/vec4 v0x143f1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143f080_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143f080_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143f080_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x143efe0_0;
    %load/vec4 v0x143efe0_0;
    %load/vec4 v0x143ef40_0;
    %xor;
    %load/vec4 v0x143efe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143f080_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143f080_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x143eea0_0;
    %load/vec4 v0x143eea0_0;
    %load/vec4 v0x143ee00_0;
    %xor;
    %load/vec4 v0x143eea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143f080_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x143f080_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143f080_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response11/top_module.sv";
