v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 550 130 550 190 {
lab=IL}
N 550 70 550 100 {
lab=VIN}
N 460 100 510 100 {
lab=V_P}
N 550 0 550 70 {
lab=VIN}
N 330 0 550 0 {
lab=VIN}
N 550 250 550 280 {
lab=VSS}
N 550 160 610 160 {
lab=IL}
N 610 160 650 160 {
lab=IL}
N 770 160 770 180 {
lab=out}
N 710 160 770 160 {
lab=out}
N 550 280 770 280 {
lab=VSS}
N 770 240 770 280 {
lab=VSS}
N 770 160 880 160 {
lab=out}
N 850 450 850 500 {
lab=VDD}
N 870 610 870 660 {
lab=VSS}
N 840 610 840 660 {
lab=IBIAS1}
N 920 570 970 570 {
lab=#net1}
N 920 540 970 540 {
lab=VREF}
N 960 -50 960 0 {
lab=VIN}
N 1060 -60 1060 0 {
lab=VDD_2}
N 1140 -10 1140 0 {
lab=VDD}
N 1140 -60 1140 -10 {
lab=VDD}
N 1230 -30 1230 -10 {
lab=VSS}
N 1230 -10 1230 0 {
lab=VSS}
N 1230 -60 1230 -30 {
lab=VSS}
N 1320 -50 1320 10 {
lab=IBIAS1}
N 470 450 470 500 {
lab=VDD}
N 470 620 470 670 {
lab=VSS}
N 860 -30 860 -10 {
lab=VREF}
N 860 -10 860 0 {
lab=VREF}
N 860 -60 860 -30 {
lab=VREF}
N 530 550 600 550 {
lab=SAWTOOTH}
N 970 570 1000 570 {
lab=#net1}
N 1410 -50 1410 0 {
lab=IBIAS2}
N 450 450 450 500 {
lab=IBIAS2}
N 1510 -60 1510 0 {
lab=SAWTOOTH}
N 270 100 460 100 {
lab=V_P}
N 880 160 1060 160 {
lab=out}
N 1070 160 1070 180 {
lab=out}
N 1070 240 1070 290 {
lab=#net1}
N 1070 380 1070 430 {
lab=VSS}
N 850 410 930 410 {
lab=#net2}
N 700 410 790 410 {
lab=#net3}
N 700 410 700 550 {
lab=#net3}
N 1010 410 1010 540 {
lab=#net1}
N 990 410 1010 410 {
lab=#net1}
N 700 300 840 300 {
lab=#net3}
N 900 300 1010 300 {
lab=#net1}
N 1010 340 1010 410 {
lab=#net1}
N 700 550 730 550 {
lab=#net3}
N 1010 540 1010 570 {
lab=#net1}
N 1000 570 1010 570 {
lab=#net1}
N 600 550 640 550 {
lab=SAWTOOTH}
N 1070 160 1220 160 {
lab=out}
N 1220 160 1220 170 {
lab=out}
N 1220 230 1220 240 {
lab=#net4}
N 1060 160 1070 160 {
lab=out}
N 1010 280 1010 340 {
lab=#net1}
N 1010 280 1070 280 {
lab=#net1}
N 1070 290 1070 320 {
lab=#net1}
N 1340 160 1340 200 {
lab=out}
N 1220 160 1340 160 {
lab=out}
N 1340 260 1340 300 {
lab=VSS}
N 530 570 700 570 {
lab=#net3}
N 700 550 700 570 {
lab=#net3}
N 460 220 510 220 {
lab=V_N}
N 550 220 550 250 {
lab=VSS}
N 1340 160 1470 160 {
lab=out}
N 1470 310 1470 350 {
lab=VSS}
N 1470 220 1470 250 {
lab=#net5}
N 1510 190 1580 190 {
lab=DL}
N 1580 190 1580 210 {
lab=DL}
N 1470 160 1470 190 {
lab=out}
N 270 450 270 500 {
lab=VDD}
N 270 610 270 660 {
lab=VSS}
N 40 100 170 100 {
lab=#net6}
N 40 100 40 540 {
lab=#net6}
N 215 140 215 167.5 {
lab=VSS}
N 215 22.5 215 57.5 {
lab=VDD}
N 400 220 460 220 {
lab=V_N}
N 140 220 300 220 {
lab=#net7}
N 140 220 140 310 {
lab=#net7}
N 345 260 345 297.5 {
lab=VSS}
N 345 147.5 345 177.5 {
lab=VDD}
N 350 560 400 560 {
lab=#net8}
N 140 540 200 540 {
lab=#net7}
N 140 310 140 540 {
lab=#net7}
N 40 570 200 570 {
lab=#net6}
N 40 540 40 570 {
lab=#net6}
N 2100 230 2150 230 {
lab=1}
N 2100 250 2150 250 {
lab=2}
N 2030 310 2030 360 {
lab=IBIAS4}
N 2010 310 2010 370 {
lab=IBIAS3}
N 1950 310 1950 370 {
lab=VSS}
N 1990 100 1990 160 {
lab=VDD}
N 1820 210 1880 210 {
lab=out}
N 1820 250 1880 250 {
lab=VH}
N 1820 270 1880 270 {
lab=VL}
N 1470 160 1820 160 {
lab=out}
N 1820 160 1820 210 {
lab=out}
N 1710 -140 1710 -80 {
lab=VH}
N 1790 -140 1790 -80 {
lab=VL}
N 1880 -130 1880 -70 {
lab=IBIAS3}
N 1970 -130 1970 -80 {
lab=IBIAS4}
N 2330 660 2330 720 {
lab=VSS}
N 2330 370 2330 430 {
lab=VDD}
N 2100 550 2200 550 {
lab=QD}
N 2470 550 2530 550 {
lab=Q}
N 2560 1030 2560 1090 {
lab=VSS}
N 2560 740 2560 800 {
lab=VDD}
N 2030 920 2130 920 {
lab=Q_D}
N 2700 920 2760 920 {
lab=Q_}
N 2055 590 2055 617.5 {
lab=VSS}
N 2055 472.5 2055 507.5 {
lab=VDD}
N 1985 960 1985 987.5 {
lab=VSS}
N 1985 842.5 1985 877.5 {
lab=VDD}
N 1870 550 1930 550 {
lab=UP}
N 1830 720 1870 720 {
lab=DN}
N 1870 920 1930 920 {
lab=DN}
N 1830 790 1870 790 {
lab=UP}
N 1680 540 1680 600 {
lab=VDD}
N 1380 750 1540 750 {
lab=out}
N 1680 900 1680 950 {
lab=VSS}
N 1680 520 1680 540 {
lab=VDD}
N 1930 550 2000 550 {
lab=UP}
N 2170 960 2170 987.5 {
lab=VSS}
N 2170 845 2170 880 {
lab=VDD}
N 2210 920 2240 920 {
lab=#net9}
N 2240 920 2430 920 {
lab=#net9}
N 2910 -120 2910 -60 {
lab=VDD}
N 2910 60 2910 120 {
lab=VSS}
N 2910 140 2910 200 {
lab=VDD}
N 2910 320 2910 380 {
lab=VSS}
N 2720 240 2860 240 {
lab=Enable}
N 2720 -20 2720 240 {
lab=Enable}
N 2720 -20 2860 -20 {
lab=Enable}
N 2660 -20 2720 -20 {
lab=Enable}
N 2800 20 2860 20 {
lab=1}
N 2800 280 2860 280 {
lab=2}
N 3090 0 3150 0 {
lab=Q}
N 3090 260 3150 260 {
lab=Q_}
N 2100 -140 2100 -80 {
lab=Enable}
N 3050 -100 3050 -40 {
lab=VDD}
N 3050 40 3050 100 {
lab=VSS}
N 3050 160 3050 220 {
lab=VDD}
N 3050 300 3050 360 {
lab=VSS}
N 700 300 700 410 {
lab=#net3}
N 1070 300 1120 300 {
lab=#net1}
N 1120 300 1220 300 {
lab=#net1}
N 1180 200 1200 200 {
lab=VSS}
N 820 430 820 450 {
lab=VSS}
N 1030 210 1050 210 {
lab=VSS}
N 1030 350 1050 350 {
lab=VSS}
C {sky130_fd_pr/pfet_01v8.sym} 530 100 0 0 {name=M3
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/ind.sym} 680 160 3 0 {name=L1
m=1
value=10n
footprint=1206
device=inductor}
C {devices/capa.sym} 770 210 0 0 {name=C1
m=1
value=20n
footprint=1206
device="ceramic capacitor"}
C {devices/code.sym} -190 -20 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
** opencircuitdesign pdks install
.lib $::SKYWATER_MODELS/sky130.lib.spice tt

"
spice_ignore=false}
C {devices/code_shown.sym} -180 140 0 0 {name=NGSPICE
only_toplevel=true
value="

.control

tran 100p 3u
plot  V(out)
plot v(Q) v(QD)
plot v(Q_) v(Q_D)
plot i(V10)
plot i(V11)
.endc
" }
C {devices/lab_wire.sym} 830 160 0 0 {name=l4 sig_type=std_logic lab=out}
C {devices/lab_wire.sym} 630 160 0 0 {name=l6 sig_type=std_logic lab=IL}
C {devices/lab_wire.sym} 450 0 0 0 {name=l5 sig_type=std_logic lab=VIN}
C {devices/vsource.sym} 960 30 0 0 {name=V3 value=1.8}
C {devices/gnd.sym} 960 60 0 0 {name=l7 lab=GND}
C {devices/lab_wire.sym} 960 -20 0 0 {name=l2 sig_type=std_logic lab=VIN}
C {devices/gnd.sym} 1320 60 0 0 {name=l19 lab=GND}
C {devices/lab_wire.sym} 1320 -40 0 0 {name=l22 sig_type=std_logic lab=IBIAS1}
C {devices/isource.sym} 1320 30 0 0 {name=I0 value=50u}
C {devices/vsource.sym} 1060 30 0 0 {name=V9 value=0.9}
C {devices/gnd.sym} 1060 60 0 0 {name=l42 lab=GND}
C {devices/lab_wire.sym} 1060 -20 0 0 {name=l8 sig_type=std_logic lab=VDD_2}
C {devices/vsource.sym} 1140 30 0 0 {name=V2 value=1.8}
C {devices/gnd.sym} 1140 60 0 0 {name=l18 lab=GND}
C {devices/lab_wire.sym} 1140 -30 0 0 {name=l9 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} 1230 30 0 0 {name=V5 value=0}
C {devices/gnd.sym} 1230 60 0 0 {name=l26 lab=GND}
C {devices/lab_wire.sym} 1230 -10 0 0 {name=l10 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 850 480 0 1 {name=l13 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 700 280 0 0 {name=l1 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 870 640 0 1 {name=l15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 840 640 0 0 {name=l16 sig_type=std_logic lab=IBIAS1}
C {devices/lab_wire.sym} 470 480 0 1 {name=l11 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 470 650 0 1 {name=l12 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 860 30 0 0 {name=V4 value=0.9}
C {devices/gnd.sym} 860 60 0 0 {name=l17 lab=GND}
C {devices/lab_wire.sym} 860 -10 0 0 {name=l20 sig_type=std_logic lab=VREF}
C {devices/isource.sym} 1410 30 0 0 {name=I1 value=50u}
C {devices/gnd.sym} 1410 60 0 0 {name=l24 lab=GND}
C {devices/lab_wire.sym} 1410 -20 0 0 {name=l25 sig_type=std_logic lab=IBIAS2}
C {devices/lab_wire.sym} 450 480 0 0 {name=l27 sig_type=std_logic lab=IBIAS2}
C {devices/vsource.sym} 1510 30 0 0 {name=V6 value="pwl(0 0 9.99ns 1.8 10ns 0) r=0"}
C {devices/gnd.sym} 1510 60 0 0 {name=l28 lab=GND}
C {devices/gnd.sym} 1510 60 0 0 {name=l29 lab=GND}
C {devices/lab_wire.sym} 1510 -30 0 0 {name=l30 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 1070 410 0 0 {name=l31 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 970 540 0 0 {name=l33 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} 630 550 0 0 {name=l32 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 1340 280 0 0 {name=l21 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/nfet_01v8.sym} 530 220 0 0 {name=M1
L=0.15
W=10
nf=1 
mult=150
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 1490 190 0 1 {name=M2
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 1470 330 0 0 {name=l23 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1580 240 0 0 {name=V1 value="pwl(0 0 4us 0 4.1us 1.8 8us 1.8) r=0"}
C {devices/gnd.sym} 1580 270 0 0 {name=l34 lab=GND}
C {devices/gnd.sym} 1580 270 0 0 {name=l36 lab=GND}
C {devices/lab_wire.sym} 270 480 0 1 {name=l35 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 270 640 0 1 {name=l37 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 150 150 0 0 {name=X1}
C {devices/lab_wire.sym} 215 40 0 0 {name=l38 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 215 162.5 0 0 {name=l40 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 280 270 0 0 {name=X2}
C {devices/lab_wire.sym} 345 285 0 0 {name=l39 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 345 165 0 0 {name=l41 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Non_Overlap_Clk/Non_over_clk.sym} 400 620 0 1 {name=XM3}
C {devices/lab_wire.sym} 410 100 0 0 {name=l3 sig_type=std_logic lab=V_P}
C {devices/lab_wire.sym} 460 220 0 0 {name=l43 sig_type=std_logic lab=V_N}
C {DC_DC_Converter/Comparator/Comp_lvt.sym} 550 630 0 1 {name=XM2}
C {devices/lab_wire.sym} 2030 340 0 1 {name=l48 sig_type=std_logic lab=IBIAS4}
C {devices/lab_wire.sym} 2010 340 0 0 {name=l49 sig_type=std_logic lab=IBIAS3}
C {devices/lab_pin.sym} 1950 340 0 0 {name=l50 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1990 130 0 0 {name=l51 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1850 250 1 0 {name=l53 sig_type=std_logic lab=VH}
C {devices/lab_pin.sym} 1850 270 3 0 {name=l54 sig_type=std_logic lab=VL}
C {devices/vsource.sym} 1710 -50 0 0 {name=V7 value=1.05}
C {devices/gnd.sym} 1710 -20 0 0 {name=l52 lab=GND}
C {devices/lab_pin.sym} 1710 -110 0 0 {name=l55 sig_type=std_logic lab=VH}
C {devices/vsource.sym} 1790 -50 0 0 {name=V8 value=0.96}
C {devices/gnd.sym} 1790 -20 0 0 {name=l56 lab=GND}
C {devices/lab_pin.sym} 1790 -110 0 0 {name=l57 sig_type=std_logic lab=VL}
C {devices/gnd.sym} 1880 -20 0 0 {name=l58 lab=GND}
C {devices/isource.sym} 1880 -50 0 0 {name=I2 value=50u}
C {devices/isource.sym} 1970 -50 0 0 {name=I3 value=50u}
C {devices/gnd.sym} 1970 -20 0 0 {name=l60 lab=GND}
C {devices/lab_wire.sym} 1880 -110 0 0 {name=l59 sig_type=std_logic lab=IBIAS3}
C {devices/lab_wire.sym} 1970 -100 0 1 {name=l61 sig_type=std_logic lab=IBIAS4}
C {DC_DC_Converter/Comparator_Pair/cmp_pair.sym} 1860 310 0 0 {name=XM1}
C {DC_DC_Converter/Delay_block/delay_block_with_less_delay_for_symbol.sym} 3930 1610 0 1 {name=X3}
C {devices/lab_pin.sym} 2330 690 0 0 {name=l62 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2330 400 0 0 {name=l63 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2510 550 0 0 {name=l64 sig_type=std_logic lab=Q}
C {DC_DC_Converter/Delay_block/delay_block_with_less_delay_for_symbol.sym} 4160 1980 0 1 {name=X4}
C {devices/lab_pin.sym} 2560 1060 0 0 {name=l65 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2560 770 0 0 {name=l66 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2740 920 0 0 {name=l67 sig_type=std_logic lab=Q_}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 2120 600 0 1 {name=X5}
C {devices/lab_wire.sym} 2055 490 0 1 {name=l68 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2055 612.5 0 1 {name=l69 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 2050 970 0 1 {name=X6}
C {devices/lab_wire.sym} 1985 860 0 1 {name=l70 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1985 982.5 0 1 {name=l71 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/current_pump/current_pump_for_symbol.sym} 3230 1900 0 1 {name=X7}
C {devices/lab_wire.sym} 2150 550 0 0 {name=l73 sig_type=std_logic lab=QD}
C {devices/lab_wire.sym} 2080 920 0 0 {name=l74 sig_type=std_logic lab=Q_D}
C {devices/lab_wire.sym} 1890 550 0 0 {name=l75 sig_type=std_logic lab=UP}
C {devices/lab_wire.sym} 1900 920 0 0 {name=l76 sig_type=std_logic lab=DN}
C {devices/lab_wire.sym} 1450 750 0 0 {name=l47 sig_type=std_logic lab=out}
C {DC_DC_Converter/Inverter/Inverter.sym} 2240 940 0 1 {name=X8}
C {devices/lab_wire.sym} 2170 862.5 0 1 {name=l72 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2170 982.5 0 1 {name=l77 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1860 720 0 0 {name=l79 sig_type=std_logic lab=DN}
C {devices/lab_wire.sym} 1860 790 0 0 {name=l80 sig_type=std_logic lab=UP}
C {devices/lab_wire.sym} 1680 932.5 0 1 {name=l46 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1680 565 0 1 {name=l78 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 2840 70 0 0 {name=X_NAND1}
C {devices/lab_pin.sym} 2910 -90 0 0 {name=l81 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2910 90 0 0 {name=l82 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 2840 330 0 0 {name=X_NAND2}
C {devices/lab_pin.sym} 2910 170 0 0 {name=l83 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2910 350 0 0 {name=l84 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Inverter/Inverter.sym} 2980 20 0 0 {name=X9}
C {DC_DC_Converter/Inverter/Inverter.sym} 2980 280 0 0 {name=X10}
C {devices/lab_wire.sym} 3130 0 0 0 {name=l85 sig_type=std_logic lab=Q}
C {devices/lab_wire.sym} 3130 260 0 0 {name=l86 sig_type=std_logic lab=Q_}
C {devices/lab_wire.sym} 2830 20 0 0 {name=l44 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 2140 230 0 0 {name=l45 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 2140 250 0 0 {name=l87 sig_type=std_logic lab=2}
C {devices/lab_wire.sym} 2830 280 0 0 {name=l88 sig_type=std_logic lab=2}
C {devices/gnd.sym} 2100 -20 0 0 {name=l89 lab=GND}
C {devices/lab_pin.sym} 2100 -110 0 0 {name=l90 sig_type=std_logic lab=Enable}
C {devices/lab_wire.sym} 2690 -20 0 0 {name=l91 sig_type=std_logic lab=Enable}
C {devices/lab_pin.sym} 3050 -70 0 0 {name=l92 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3050 70 0 0 {name=l93 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3050 190 0 0 {name=l94 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3050 330 0 0 {name=l95 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1570 190 0 0 {name=l96 sig_type=std_logic lab=DL}
C {sky130_fd_pr/cap_mim_m3_1.sym} 870 300 3 0 {name=C5 model=cap_mim_m3_1 W=3.4 L=4 MF=1 spiceprefix=X}
C {sky130_fd_pr/cap_mim_m3_1.sym} 960 410 3 0 {name=C3 model=cap_mim_m3_1 W=22 L=22.5 MF=1 spiceprefix=X}
C {devices/vsource.sym} 2100 -50 0 0 {name=V10 value=1.8}
C {sky130_fd_pr/cap_mim_m3_1.sym} 1220 270 0 0 {name=C6 model=cap_mim_m3_1 W=9.8 L=9.9 MF=1 spiceprefix=X}
C {DC_DC_Converter_vf/Folded_OPAMP/Folded_OPAMP_v3.sym} 790 670 0 1 {name=x1}
C {devices/res.sym} 1470 280 0 0 {name=R4
value=4
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 1340 230 0 0 {name=R1
value=40
footprint=1206
device=resistor
m=1}
C {sky130_fd_pr/res_high_po_0p35.sym} 1220 200 0 0 {name=R6
W=0.35
L=1
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 1190 200 0 0 {name=l14 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 820 410 1 1 {name=R5
W=0.35
L=113.8
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 820 440 1 1 {name=l97 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 1070 210 0 0 {name=R2
W=0.35
L=287.06
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 1040 210 0 0 {name=l98 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 1070 350 0 0 {name=R3
W=0.35
L=2583
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 1040 350 0 0 {name=l99 sig_type=std_logic lab=VSS}
