

================================================================
== Vitis HLS Report for 'pe_Pipeline_VITIS_LOOP_76_11'
================================================================
* Date:           Thu Sep 11 18:02:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      120|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      191|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      191|      231|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U161  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_237_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln78_1_fu_283_p2  |         +|   0|  0|  10|           3|           3|
    |add_ln78_2_fu_289_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln78_fu_255_p2    |         +|   0|  0|  27|          20|          20|
    |icmp_ln76_fu_231_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 120|         103|          74|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |i_fu_64                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln78_1_reg_381                |   3|   0|    3|          0|
    |add_ln78_2_reg_386                |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_64                           |  31|   0|   31|          0|
    |i_op_assign_1_reg_391             |  32|   0|   32|          0|
    |mul_i_i1_reg_396                  |  32|   0|   32|          0|
    |add_ln78_2_reg_386                |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 191|  32|  143|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|grp_fu_1177_p_din0    |  out|   32|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|grp_fu_1177_p_din1    |  out|   32|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|grp_fu_1177_p_dout0   |   in|   32|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|grp_fu_1177_p_ce      |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_11|  return value|
|len_1                 |   in|   32|     ap_none|                         len_1|        scalar|
|add_ln97              |   in|   20|     ap_none|                      add_ln97|        scalar|
|dense_buf_0_address0  |  out|   17|   ap_memory|                   dense_buf_0|         array|
|dense_buf_0_ce0       |  out|    1|   ap_memory|                   dense_buf_0|         array|
|dense_buf_0_q0        |   in|   32|   ap_memory|                   dense_buf_0|         array|
|dense_buf_1_address0  |  out|   17|   ap_memory|                   dense_buf_1|         array|
|dense_buf_1_ce0       |  out|    1|   ap_memory|                   dense_buf_1|         array|
|dense_buf_1_q0        |   in|   32|   ap_memory|                   dense_buf_1|         array|
|dense_buf_2_address0  |  out|   17|   ap_memory|                   dense_buf_2|         array|
|dense_buf_2_ce0       |  out|    1|   ap_memory|                   dense_buf_2|         array|
|dense_buf_2_q0        |   in|   32|   ap_memory|                   dense_buf_2|         array|
|dense_buf_3_address0  |  out|   17|   ap_memory|                   dense_buf_3|         array|
|dense_buf_3_ce0       |  out|    1|   ap_memory|                   dense_buf_3|         array|
|dense_buf_3_q0        |   in|   32|   ap_memory|                   dense_buf_3|         array|
|dense_buf_4_address0  |  out|   17|   ap_memory|                   dense_buf_4|         array|
|dense_buf_4_ce0       |  out|    1|   ap_memory|                   dense_buf_4|         array|
|dense_buf_4_q0        |   in|   32|   ap_memory|                   dense_buf_4|         array|
|dense_buf_5_address0  |  out|   17|   ap_memory|                   dense_buf_5|         array|
|dense_buf_5_ce0       |  out|    1|   ap_memory|                   dense_buf_5|         array|
|dense_buf_5_q0        |   in|   32|   ap_memory|                   dense_buf_5|         array|
|dense_buf_6_address0  |  out|   17|   ap_memory|                   dense_buf_6|         array|
|dense_buf_6_ce0       |  out|    1|   ap_memory|                   dense_buf_6|         array|
|dense_buf_6_q0        |   in|   32|   ap_memory|                   dense_buf_6|         array|
|dense_buf_7_address0  |  out|   17|   ap_memory|                   dense_buf_7|         array|
|dense_buf_7_ce0       |  out|    1|   ap_memory|                   dense_buf_7|         array|
|dense_buf_7_q0        |   in|   32|   ap_memory|                   dense_buf_7|         array|
|add_ln78_6            |   in|    3|     ap_none|                    add_ln78_6|        scalar|
|conv_i_i              |   in|   32|     ap_none|                      conv_i_i|        scalar|
|add_ln97_1            |   in|   16|     ap_none|                    add_ln97_1|        scalar|
|out_buf_address0      |  out|   16|   ap_memory|                       out_buf|         array|
|out_buf_ce0           |  out|    1|   ap_memory|                       out_buf|         array|
|out_buf_we0           |  out|    1|   ap_memory|                       out_buf|         array|
|out_buf_d0            |  out|   32|   ap_memory|                       out_buf|         array|
+----------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln97_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %add_ln97_1"   --->   Operation 11 'read' 'add_ln97_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv_i_i"   --->   Operation 12 'read' 'conv_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln78_6_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %add_ln78_6"   --->   Operation 13 'read' 'add_ln78_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln97_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %add_ln97"   --->   Operation 14 'read' 'add_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%len_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len_1"   --->   Operation 15 'read' 'len_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i16"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [src/spmm_device_fpga.cpp:78]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %i_1" [src/spmm_device_fpga.cpp:76]   --->   Operation 19 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_slt  i32 %zext_ln76, i32 %len_1_read" [src/spmm_device_fpga.cpp:76]   --->   Operation 20 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.87ns)   --->   "%add_ln76 = add i31 %i_1, i31 1" [src/spmm_device_fpga.cpp:76]   --->   Operation 21 'add' 'add_ln76' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %_Z9pe_kernelR4PCOOPfS1_i.19.37.43.61.73.79.97.109.115.133.exit18.loopexit.exitStub, void %for.inc.i16.split" [src/spmm_device_fpga.cpp:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:76]   --->   Operation 23 'trunc' 'trunc_ln76' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:76]   --->   Operation 24 'trunc' 'trunc_ln76_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:78]   --->   Operation 25 'trunc' 'trunc_ln78' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%add_ln78 = add i20 %trunc_ln76_1, i20 %add_ln97_read" [src/spmm_device_fpga.cpp:78]   --->   Operation 26 'add' 'add_ln78' <Predicate = (icmp_ln76)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln78_1 = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln78, i32 3, i32 19" [src/spmm_device_fpga.cpp:78]   --->   Operation 27 'partselect' 'lshr_ln78_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i17 %lshr_ln78_1" [src/spmm_device_fpga.cpp:78]   --->   Operation 28 'zext' 'zext_ln78' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dense_buf_0_addr = getelementptr i32 %dense_buf_0, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 29 'getelementptr' 'dense_buf_0_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dense_buf_1_addr = getelementptr i32 %dense_buf_1, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 30 'getelementptr' 'dense_buf_1_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_buf_2_addr = getelementptr i32 %dense_buf_2, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 31 'getelementptr' 'dense_buf_2_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_buf_3_addr = getelementptr i32 %dense_buf_3, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 32 'getelementptr' 'dense_buf_3_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_buf_4_addr = getelementptr i32 %dense_buf_4, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 33 'getelementptr' 'dense_buf_4_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dense_buf_5_addr = getelementptr i32 %dense_buf_5, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 34 'getelementptr' 'dense_buf_5_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_buf_6_addr = getelementptr i32 %dense_buf_6, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 35 'getelementptr' 'dense_buf_6_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dense_buf_7_addr = getelementptr i32 %dense_buf_7, i64 0, i64 %zext_ln78" [src/spmm_device_fpga.cpp:78]   --->   Operation 36 'getelementptr' 'dense_buf_7_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln78_1 = add i3 %trunc_ln78, i3 %add_ln78_6_read" [src/spmm_device_fpga.cpp:78]   --->   Operation 37 'add' 'add_ln78_1' <Predicate = (icmp_ln76)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [2/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 38 'load' 'dense_buf_0_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 39 'load' 'dense_buf_1_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 40 [2/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 40 'load' 'dense_buf_2_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 41 'load' 'dense_buf_3_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 42 [2/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 42 'load' 'dense_buf_4_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 43 'load' 'dense_buf_5_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 44 [2/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 44 'load' 'dense_buf_6_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 45 [2/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 45 'load' 'dense_buf_7_load' <Predicate = (icmp_ln76)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln78_2 = add i16 %trunc_ln76, i16 %add_ln97_1_read" [src/spmm_device_fpga.cpp:78]   --->   Operation 46 'add' 'add_ln78_2' <Predicate = (icmp_ln76)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln76 = store i31 %add_ln76, i31 %i" [src/spmm_device_fpga.cpp:76]   --->   Operation 47 'store' 'store_ln76' <Predicate = (icmp_ln76)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 48 [1/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 48 'load' 'dense_buf_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 49 'load' 'dense_buf_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 50 [1/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 50 'load' 'dense_buf_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 51 [1/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 51 'load' 'dense_buf_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 52 'load' 'dense_buf_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 53 'load' 'dense_buf_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 54 [1/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 54 'load' 'dense_buf_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 55 [1/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 55 'load' 'dense_buf_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 56 [1/1] (0.58ns)   --->   "%i_op_assign_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %dense_buf_0_load, i32 %dense_buf_1_load, i32 %dense_buf_2_load, i32 %dense_buf_3_load, i32 %dense_buf_4_load, i32 %dense_buf_5_load, i32 %dense_buf_6_load, i32 %dense_buf_7_load, i3 %add_ln78_1" [src/spmm_device_fpga.cpp:78]   --->   Operation 56 'mux' 'i_op_assign_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 57 [4/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 57 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 58 [3/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 58 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 59 [2/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 59 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 60 [1/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 60 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:77]   --->   Operation 61 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/spmm_device_fpga.cpp:76]   --->   Operation 62 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i16 %add_ln78_2" [src/spmm_device_fpga.cpp:78]   --->   Operation 63 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%out_buf_addr = getelementptr i32 %out_buf, i64 0, i64 %zext_ln78_1" [src/spmm_device_fpga.cpp:78]   --->   Operation 64 'getelementptr' 'out_buf_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.24ns)   --->   "%store_ln78 = store i32 %mul_i_i1, i16 %out_buf_addr" [src/spmm_device_fpga.cpp:78]   --->   Operation 65 'store' 'store_ln78' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc.i16" [src/spmm_device_fpga.cpp:76]   --->   Operation 66 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ len_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ add_ln78_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln97_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 01000000]
add_ln97_1_read   (read         ) [ 00000000]
conv_i_i_read     (read         ) [ 01111110]
add_ln78_6_read   (read         ) [ 00000000]
add_ln97_read     (read         ) [ 00000000]
len_1_read        (read         ) [ 00000000]
store_ln0         (store        ) [ 00000000]
br_ln0            (br           ) [ 00000000]
i_1               (load         ) [ 00000000]
zext_ln76         (zext         ) [ 00000000]
icmp_ln76         (icmp         ) [ 01111110]
add_ln76          (add          ) [ 00000000]
br_ln76           (br           ) [ 00000000]
trunc_ln76        (trunc        ) [ 00000000]
trunc_ln76_1      (trunc        ) [ 00000000]
trunc_ln78        (trunc        ) [ 00000000]
add_ln78          (add          ) [ 00000000]
lshr_ln78_1       (partselect   ) [ 00000000]
zext_ln78         (zext         ) [ 00000000]
dense_buf_0_addr  (getelementptr) [ 01100000]
dense_buf_1_addr  (getelementptr) [ 01100000]
dense_buf_2_addr  (getelementptr) [ 01100000]
dense_buf_3_addr  (getelementptr) [ 01100000]
dense_buf_4_addr  (getelementptr) [ 01100000]
dense_buf_5_addr  (getelementptr) [ 01100000]
dense_buf_6_addr  (getelementptr) [ 01100000]
dense_buf_7_addr  (getelementptr) [ 01100000]
add_ln78_1        (add          ) [ 01100000]
add_ln78_2        (add          ) [ 01111111]
store_ln76        (store        ) [ 00000000]
dense_buf_0_load  (load         ) [ 00000000]
dense_buf_1_load  (load         ) [ 00000000]
dense_buf_2_load  (load         ) [ 00000000]
dense_buf_3_load  (load         ) [ 00000000]
dense_buf_4_load  (load         ) [ 00000000]
dense_buf_5_load  (load         ) [ 00000000]
dense_buf_6_load  (load         ) [ 00000000]
dense_buf_7_load  (load         ) [ 00000000]
i_op_assign_1     (mux          ) [ 01011110]
mul_i_i1          (fmul         ) [ 01000001]
specpipeline_ln77 (specpipeline ) [ 00000000]
specloopname_ln76 (specloopname ) [ 00000000]
zext_ln78_1       (zext         ) [ 00000000]
out_buf_addr      (getelementptr) [ 00000000]
store_ln78        (store        ) [ 00000000]
br_ln76           (br           ) [ 00000000]
ret_ln0           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="len_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln97">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln97"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_buf_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_buf_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_buf_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_buf_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add_ln78_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln78_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_i_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="add_ln97_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_buf">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_ln97_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln97_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conv_i_i_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln78_6_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln78_6_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln97_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="20" slack="0"/>
<pin id="88" dir="0" index="1" bw="20" slack="0"/>
<pin id="89" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln97_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="len_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="dense_buf_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="17" slack="0"/>
<pin id="102" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_0_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="dense_buf_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="17" slack="0"/>
<pin id="109" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="dense_buf_2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="17" slack="0"/>
<pin id="116" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_2_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="dense_buf_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="17" slack="0"/>
<pin id="123" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_3_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dense_buf_4_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="17" slack="0"/>
<pin id="130" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_4_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="dense_buf_5_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="17" slack="0"/>
<pin id="137" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_5_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="dense_buf_6_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="17" slack="0"/>
<pin id="144" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_6_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="dense_buf_7_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="17" slack="0"/>
<pin id="151" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_7_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_0_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_1_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_2_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_3_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_4_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_5_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_6_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="17" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_7_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="out_buf_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_addr/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln78_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i1/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="31" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_1_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="0"/>
<pin id="226" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln76_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln76_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln76_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln76_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln76_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="0"/>
<pin id="249" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln78_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln78_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="0"/>
<pin id="257" dir="0" index="1" bw="20" slack="0"/>
<pin id="258" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="lshr_ln78_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="0"/>
<pin id="263" dir="0" index="1" bw="20" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln78_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln78_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln78_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln78_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln76_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="31" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_op_assign_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="0" index="4" bw="32" slack="0"/>
<pin id="306" dir="0" index="5" bw="32" slack="0"/>
<pin id="307" dir="0" index="6" bw="32" slack="0"/>
<pin id="308" dir="0" index="7" bw="32" slack="0"/>
<pin id="309" dir="0" index="8" bw="32" slack="0"/>
<pin id="310" dir="0" index="9" bw="3" slack="1"/>
<pin id="311" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln78_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="6"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/7 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="conv_i_i_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2"/>
<pin id="334" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="icmp_ln76_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="5"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="341" class="1005" name="dense_buf_0_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="17" slack="1"/>
<pin id="343" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_0_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="dense_buf_1_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="17" slack="1"/>
<pin id="348" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_1_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="dense_buf_2_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="17" slack="1"/>
<pin id="353" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_2_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="dense_buf_3_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="1"/>
<pin id="358" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_3_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="dense_buf_4_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="17" slack="1"/>
<pin id="363" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_4_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="dense_buf_5_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="1"/>
<pin id="368" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_5_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="dense_buf_6_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="17" slack="1"/>
<pin id="373" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_6_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="dense_buf_7_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="17" slack="1"/>
<pin id="378" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_7_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln78_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_ln78_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="6"/>
<pin id="388" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln78_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_op_assign_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="mul_i_i1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="98" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="105" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="112" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="119" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="126" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="133" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="140" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="147" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="92" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="224" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="224" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="224" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="224" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="86" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="287"><net_src comp="251" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="80" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="243" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="68" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="237" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="313"><net_src comp="154" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="314"><net_src comp="160" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="315"><net_src comp="166" pin="3"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="172" pin="3"/><net_sink comp="300" pin=4"/></net>

<net id="317"><net_src comp="178" pin="3"/><net_sink comp="300" pin=5"/></net>

<net id="318"><net_src comp="184" pin="3"/><net_sink comp="300" pin=6"/></net>

<net id="319"><net_src comp="190" pin="3"/><net_sink comp="300" pin=7"/></net>

<net id="320"><net_src comp="196" pin="3"/><net_sink comp="300" pin=8"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="328"><net_src comp="64" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="335"><net_src comp="74" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="340"><net_src comp="231" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="98" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="349"><net_src comp="105" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="354"><net_src comp="112" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="359"><net_src comp="119" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="364"><net_src comp="126" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="369"><net_src comp="133" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="374"><net_src comp="140" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="379"><net_src comp="147" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="384"><net_src comp="283" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="300" pin=9"/></net>

<net id="389"><net_src comp="289" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="394"><net_src comp="300" pin="10"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="399"><net_src comp="215" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="209" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_buf_0 | {}
	Port: dense_buf_1 | {}
	Port: dense_buf_2 | {}
	Port: dense_buf_3 | {}
	Port: dense_buf_4 | {}
	Port: dense_buf_5 | {}
	Port: dense_buf_6 | {}
	Port: dense_buf_7 | {}
	Port: out_buf | {7 }
 - Input state : 
	Port: pe_Pipeline_VITIS_LOOP_76_11 : len_1 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : add_ln97 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_0 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_1 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_2 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_3 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_4 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_5 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_6 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : dense_buf_7 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : add_ln78_6 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : conv_i_i | {1 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : add_ln97_1 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_76_11 : out_buf | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		zext_ln76 : 2
		icmp_ln76 : 3
		add_ln76 : 2
		br_ln76 : 4
		trunc_ln76 : 2
		trunc_ln76_1 : 2
		trunc_ln78 : 2
		add_ln78 : 3
		lshr_ln78_1 : 4
		zext_ln78 : 5
		dense_buf_0_addr : 6
		dense_buf_1_addr : 6
		dense_buf_2_addr : 6
		dense_buf_3_addr : 6
		dense_buf_4_addr : 6
		dense_buf_5_addr : 6
		dense_buf_6_addr : 6
		dense_buf_7_addr : 6
		add_ln78_1 : 3
		dense_buf_0_load : 7
		dense_buf_1_load : 7
		dense_buf_2_load : 7
		dense_buf_3_load : 7
		dense_buf_4_load : 7
		dense_buf_5_load : 7
		dense_buf_6_load : 7
		dense_buf_7_load : 7
		add_ln78_2 : 3
		store_ln76 : 3
	State 2
		i_op_assign_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		out_buf_addr : 1
		store_ln78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_215         |    3    |   143   |    78   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln76_fu_237      |    0    |    0    |    38   |
|    add   |       add_ln78_fu_255      |    0    |    0    |    27   |
|          |      add_ln78_1_fu_283     |    0    |    0    |    10   |
|          |      add_ln78_2_fu_289     |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|    mux   |    i_op_assign_1_fu_300    |    0    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln76_fu_231      |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          | add_ln97_1_read_read_fu_68 |    0    |    0    |    0    |
|          |  conv_i_i_read_read_fu_74  |    0    |    0    |    0    |
|   read   | add_ln78_6_read_read_fu_80 |    0    |    0    |    0    |
|          |  add_ln97_read_read_fu_86  |    0    |    0    |    0    |
|          |    len_1_read_read_fu_92   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln76_fu_227      |    0    |    0    |    0    |
|   zext   |      zext_ln78_fu_271      |    0    |    0    |    0    |
|          |     zext_ln78_1_fu_321     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln76_fu_243     |    0    |    0    |    0    |
|   trunc  |     trunc_ln76_1_fu_247    |    0    |    0    |    0    |
|          |      trunc_ln78_fu_251     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|     lshr_ln78_1_fu_261     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |   143   |   239   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln78_1_reg_381   |    3   |
|   add_ln78_2_reg_386   |   16   |
|  conv_i_i_read_reg_332 |   32   |
|dense_buf_0_addr_reg_341|   17   |
|dense_buf_1_addr_reg_346|   17   |
|dense_buf_2_addr_reg_351|   17   |
|dense_buf_3_addr_reg_356|   17   |
|dense_buf_4_addr_reg_361|   17   |
|dense_buf_5_addr_reg_366|   17   |
|dense_buf_6_addr_reg_371|   17   |
|dense_buf_7_addr_reg_376|   17   |
|  i_op_assign_1_reg_391 |   32   |
|        i_reg_325       |   31   |
|    icmp_ln76_reg_337   |    1   |
|    mul_i_i1_reg_396    |   32   |
+------------------------+--------+
|          Total         |   283  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_160 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_178 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_196 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   272  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   239  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   283  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   426  |   311  |
+-----------+--------+--------+--------+--------+
