library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Registers is 
  port ( reset, clk : in std_logic;
         RA1 , RA2 , WA : in std_logic_vector(2 downto 0);
			WE: in std_logic;
			WD , RD1 , RD2 : in std_logic_vctor((N-1) downto 0));
end Registers;

architecture Behavioral of Registers is 
	signal s_WE : std_logic_vector(7 downto 0); 
	signal s_wED : std_logic_vector(7 downto 0); 

type TROM is array (0 to 7) of std_logic_vector((N-1) downto 0);
signal s_data : TROM;

begin 

