#ifndef __HALCLKHWIO_H__
#define __HALCLKHWIO_H__
/*
===========================================================================
*/
/**
  @file HALclkHWIO.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    SDM660 (Starlord) [starlord_v1.0_p3q3r97_MTO]
 
  This file contains HWIO register definitions for the following modules:
    TURING_TURING_CC_REG
    TCSR_TCSR_REGS
    GCC_CLK_CTL_REG
    TURING_TURING_TCSR
    TURING_QDSP6V60SS_PUB

  'Include' filters applied: 
  'Exclude' filters applied: 
*/
/*
  ===========================================================================

  Copyright (c) 2016 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/core.qdsp6/1.0.c2/systemdrivers/hal/clk/hw/sdm660/cdsp/inc/HALclkHWIO.h#1 $
  $DateTime: 2020/02/10 01:57:30 $
  $Author: pwbldsvc $

  ===========================================================================
*/

extern  uint32                     HAL_clk_nHWIOBaseGCC;
#define CLK_CTL_BASE               HAL_clk_nHWIOBaseGCC
#define CLK_CTL_BASE_PHYS          0x00100000
#define CLK_CTL_BASE_SIZE          0x000c0000
#define PROC_CLK_BRANCH_ENA_VOTE   GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE

extern uint32                      HAL_clk_nHWIOBaseTURING;
#define TURING_BASE                 HAL_clk_nHWIOBaseTURING
#define TURING_BASE_SIZE           0x00800000
#define TURING_BASE_PHYS           0x1a000000

extern uint32                      HAL_clk_nHWIOBaseTCSR;
#define CORE_TOP_CSR_BASE          HAL_clk_nHWIOBaseTCSR
#define CORE_TOP_CSR_BASE_SIZE     0x00100000
#define CORE_TOP_CSR_BASE_PHYS     0x01f00000

extern uint32                      HAL_clk_nHWIOBaseSecurityControl;
#define SECURITY_CONTROL_BASE      HAL_clk_nHWIOBaseSecurityControl
#define SECURITY_CONTROL_BASE_PHYS 0x00780000
#define SECURITY_CONTROL_BASE_SIZE 0x10000

/*----------------------------------------------------------------------------
 * MODULE: TURING_TURING_CC_REG
 *--------------------------------------------------------------------------*/

#define TURING_TURING_CC_REG_REG_BASE                                                                                  (TURING_BASE      + 0x00000000)
#define TURING_TURING_CC_REG_REG_BASE_OFFS                                                                             0x00000000

#define HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR                                                                          (TURING_TURING_CC_REG_REG_BASE      + 0x00001004)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_OFFS                                                                          (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_RMSK                                                                          0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR, HWIO_TURING_TURING_DIG_PLL_L_VAL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_L_VAL_IN)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_RESERVE_BITS_31_16_BMSK                                                       0xffff0000
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_RESERVE_BITS_31_16_SHFT                                                             0x10
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_PLL_L_BMSK                                                                        0xffff
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_PLL_L_SHFT                                                                           0x0

#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_ADDR                                                                      (TURING_TURING_CC_REG_REG_BASE      + 0x00001008)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_OFFS                                                                      (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_RMSK                                                                      0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_ADDR, HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_IN)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                                       0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                              0x0

#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_ADDR                                                                    (TURING_TURING_CC_REG_REG_BASE      + 0x0000100c)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_OFFS                                                                    (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_RMSK                                                                    0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_ADDR, HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_IN)
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_RESERVE_BITS_31_8_BMSK                                                  0xffffff00
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_RESERVE_BITS_31_8_SHFT                                                         0x8
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                          0xff
#define HWIO_TURING_TURING_DIG_PLL_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                           0x0

#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x00001010)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OFFS                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RMSK                                                                       0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_USER_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_USER_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                                                     0xf0000000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                                                           0x1c
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_SSC_MODE_CONTROL_BMSK                                                       0x8000000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_SSC_MODE_CONTROL_SHFT                                                            0x1b
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS26_25_BMSK                                                      0x6000000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS26_25_SHFT                                                           0x19
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_ALPHA_EN_BMSK                                                               0x1000000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_ALPHA_EN_SHFT                                                                    0x18
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                                                       0xc00000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                                                           0x16
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_VCO_SEL_BMSK                                                                 0x300000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_VCO_SEL_SHFT                                                                     0x14
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS19_18_BMSK                                                        0xc0000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS19_18_SHFT                                                           0x12
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                                       0x38000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                           0xf
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                                             0x7000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                                0xc
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_POST_DIV_RATIO_BMSK                                                             0xf00
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_POST_DIV_RATIO_SHFT                                                               0x8
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUTPUT_INV_BMSK                                                                  0x80
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUTPUT_INV_SHFT                                                                   0x7
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                                             0x60
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                                              0x5
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                                              0x10
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                                               0x4
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                              0x8
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                              0x3
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                               0x4
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                               0x2
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                                                0x2
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                                                0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                               0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                               0x0

#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR                                                                     (TURING_TURING_CC_REG_REG_BASE      + 0x00001014)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_OFFS                                                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001014)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RMSK                                                                     0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR, HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_IN)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_CALIBRATION_L_BMSK                                                       0xffff0000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_CALIBRATION_L_SHFT                                                             0x10
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RESERVE_BITS15_12_BMSK                                                       0xf000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RESERVE_BITS15_12_SHFT                                                          0xc
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                                   0x800
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                                     0xb
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                                                          0x700
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                                                            0x8
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_DSM_BMSK                                                                       0x80
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_DSM_SHFT                                                                        0x7
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_WRITE_STATE_BMSK                                                               0x40
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_WRITE_STATE_SHFT                                                                0x6
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_TARGET_CTL_BMSK                                                                0x38
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_TARGET_CTL_SHFT                                                                 0x3
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LOCK_DET_BMSK                                                                   0x4
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LOCK_DET_SHFT                                                                   0x2
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_FREEZE_PLL_BMSK                                                                 0x2
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_FREEZE_PLL_SHFT                                                                 0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_TOGGLE_DET_BMSK                                                                 0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_TOGGLE_DET_SHFT                                                                 0x0

#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR                                                                     (TURING_TURING_CC_REG_REG_BASE      + 0x00001018)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_OFFS                                                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001018)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_RMSK                                                                     0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                             0x80000000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                                   0x1f
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                                  0x40000000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                                        0x1e
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                             0x3c000000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                                   0x1a
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                                 0x3800000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                                      0x17
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                                     0x700000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                         0x14
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                                     0xff000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                         0xc
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                                     0xf00
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                                       0x8
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                                      0xc0
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                                       0x6
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_REF_CYCLE_BMSK                                                                 0x30
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_REF_CYCLE_SHFT                                                                  0x4
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_KFN_BMSK                                                                        0xf
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_KFN_SHFT                                                                        0x0

#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x0000101c)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OFFS                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000101c)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_RMSK                                                                       0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_TEST_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_TEST_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                         0xe0000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                               0x1d
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_PROCESS_CALB_BMSK                                                          0x1c000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_PROCESS_CALB_SHFT                                                                0x1a
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                                  0x2000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                                       0x19
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_FINE_FCW_BMSK                                                               0x1f00000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_FINE_FCW_SHFT                                                                    0x14
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                                        0x80000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                           0x13
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_COARSE_FCW_BMSK                                                               0x7e000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_COARSE_FCW_SHFT                                                                   0xd
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_COARSE_BMSK                                                           0x1000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_COARSE_SHFT                                                              0xc
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                                               0x800
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                                 0xb
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DTEST_SEL_BMSK                                                                  0x700
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DTEST_SEL_SHFT                                                                    0x8
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DTEST_EN_BMSK                                                                    0x80
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DTEST_EN_SHFT                                                                     0x7
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                                                 0x40
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                                                  0x6
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST1_SEL_BMSK                                                                  0x30
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST1_SEL_SHFT                                                                   0x4
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST0_SEL_BMSK                                                                   0xc
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST0_SEL_SHFT                                                                   0x2
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST1_EN_BMSK                                                                    0x2
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST1_EN_SHFT                                                                    0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST0_EN_BMSK                                                                    0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST0_EN_SHFT                                                                    0x0

#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR                                                                     (TURING_TURING_CC_REG_REG_BASE      + 0x00001020)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OFFS                                                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001020)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RMSK                                                                     0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR, HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_IN)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                                   0xffc00000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                         0x16
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_GLITCH_DET_CNT_LIMIT_BMSK                                                  0x300000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_GLITCH_DET_CNT_LIMIT_SHFT                                                      0x14
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DIS_GLITCH_PREVENTION_BMSK                                                  0x80000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DIS_GLITCH_PREVENTION_SHFT                                                     0x13
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DTEST_MODE_SEL_U_BMSK                                                       0x60000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DTEST_MODE_SEL_U_SHFT                                                          0x11
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DITHER_SEL_BMSK                                                             0x18000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DITHER_SEL_SHFT                                                                 0xf
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SEL_2B_3B_CAL_BMSK                                                           0x4000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SEL_2B_3B_CAL_SHFT                                                              0xe
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                                   0x2000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                                      0xd
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                          0x1800
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                             0xb
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                              0x600
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                                0x9
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RESERVE_BIT8_BMSK                                                             0x100
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RESERVE_BIT8_SHFT                                                               0x8
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                                                 0xe0
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                                                  0x5
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_GEN_BMSK                                                                 0x10
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_GEN_SHFT                                                                  0x4
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                               0x8
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                               0x3
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                           0x6
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                           0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                            0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                            0x0

#define HWIO_TURING_TURING_DIG_PLL_MODE_ADDR                                                                           (TURING_TURING_CC_REG_REG_BASE      + 0x00001000)
#define HWIO_TURING_TURING_DIG_PLL_MODE_OFFS                                                                           (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_TURING_TURING_DIG_PLL_MODE_RMSK                                                                           0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_MODE_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR, HWIO_TURING_TURING_DIG_PLL_MODE_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_MODE_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_MODE_IN)
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_DET_BMSK                                                              0x80000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_DET_SHFT                                                                    0x1f
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                                           0x40000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                                 0x1e
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACK_LATCH_BMSK                                                             0x20000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACK_LATCH_SHFT                                                                   0x1d
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS28_24_BMSK                                                         0x1f000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS28_24_SHFT                                                               0x18
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                                  0x800000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                                      0x17
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_UPDATE_BMSK                                                                  0x400000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_UPDATE_SHFT                                                                      0x16
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                                          0x200000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                                              0x15
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                                            0x100000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                                0x14
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_BIAS_COUNT_BMSK                                                               0xfc000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                                   0xe
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                                0x3f00
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                                   0x8
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS7_4_BMSK                                                                 0xf0
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS7_4_SHFT                                                                  0x4
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_PLLTEST_BMSK                                                                      0x8
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_PLLTEST_SHFT                                                                      0x3
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_RESET_N_BMSK                                                                      0x4
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_RESET_N_SHFT                                                                      0x2
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_BYPASSNL_BMSK                                                                     0x2
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_BYPASSNL_SHFT                                                                     0x1
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_OUTCTRL_BMSK                                                                      0x1
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_OUTCTRL_SHFT                                                                      0x0

#define HWIO_TURING_TURING_DIG_PLL_STATUS_ADDR                                                                         (TURING_TURING_CC_REG_REG_BASE      + 0x00001024)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_OFFS                                                                         (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001024)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_RMSK                                                                         0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_STATUS_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_STATUS_ADDR, HWIO_TURING_TURING_DIG_PLL_STATUS_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_STATUS_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_STATUS_31_0_BMSK                                                             0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_STATUS_STATUS_31_0_SHFT                                                                    0x0

#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x00001028)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_OFFS                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001028)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_RMSK                                                                       0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                                    0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                           0x0

#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR                                                                     (TURING_TURING_CC_REG_REG_BASE      + 0x0000102c)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_OFFS                                                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000102c)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_RMSK                                                                            0xf
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR, HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_IN)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_AUX_CGC_EN_BMSK                                                             0x8
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_AUX_CGC_EN_SHFT                                                             0x3
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_BMSK                                                            0x4
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_SHFT                                                            0x2
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_EARLY_SVS_CGC_EN_BMSK                                                       0x2
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_EARLY_SVS_CGC_EN_SHFT                                                       0x1
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_EARLY_CGC_EN_BMSK                                                           0x1
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_EARLY_CGC_EN_SHFT                                                           0x0

#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR                                                                        (TURING_TURING_CC_REG_REG_BASE      + 0x00001030)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_OFFS                                                                        (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00001030)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_RMSK                                                                           0x38000
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR, HWIO_TURING_TURING_DIG_PLL_CLK_DIV_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CLK_DIV_IN)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_CLK_EARLY_DIV_BMSK                                                             0x38000
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_CLK_EARLY_DIV_SHFT                                                                 0xf

#define HWIO_TURING_LPA_PLL_VOTE_APPS_ADDR                                                                             (TURING_TURING_CC_REG_REG_BASE      + 0x00003000)
#define HWIO_TURING_LPA_PLL_VOTE_APPS_OFFS                                                                             (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_TURING_LPA_PLL_VOTE_APPS_RMSK                                                                                   0xfe
#define HWIO_TURING_LPA_PLL_VOTE_APPS_IN          \
        in_dword_masked(HWIO_TURING_LPA_PLL_VOTE_APPS_ADDR, HWIO_TURING_LPA_PLL_VOTE_APPS_RMSK)
#define HWIO_TURING_LPA_PLL_VOTE_APPS_INM(m)      \
        in_dword_masked(HWIO_TURING_LPA_PLL_VOTE_APPS_ADDR, m)
#define HWIO_TURING_LPA_PLL_VOTE_APPS_OUT(v)      \
        out_dword(HWIO_TURING_LPA_PLL_VOTE_APPS_ADDR,v)
#define HWIO_TURING_LPA_PLL_VOTE_APPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_LPA_PLL_VOTE_APPS_ADDR,m,v,HWIO_TURING_LPA_PLL_VOTE_APPS_IN)
#define HWIO_TURING_LPA_PLL_VOTE_APPS_RESERVE_BITS7_3_BMSK                                                                   0xf8
#define HWIO_TURING_LPA_PLL_VOTE_APPS_RESERVE_BITS7_3_SHFT                                                                    0x3
#define HWIO_TURING_LPA_PLL_VOTE_APPS_QDSP6SS_PLL_BMSK                                                                        0x4
#define HWIO_TURING_LPA_PLL_VOTE_APPS_QDSP6SS_PLL_SHFT                                                                        0x2
#define HWIO_TURING_LPA_PLL_VOTE_APPS_TURING_DIG_PLL_BMSK                                                                     0x2
#define HWIO_TURING_LPA_PLL_VOTE_APPS_TURING_DIG_PLL_SHFT                                                                     0x1

#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_ADDR                                                                         (TURING_TURING_CC_REG_REG_BASE      + 0x00004000)
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_OFFS                                                                         (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_RMSK                                                                               0xfe
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_IN          \
        in_dword_masked(HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_ADDR, HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_RMSK)
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_INM(m)      \
        in_dword_masked(HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_ADDR, m)
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_OUT(v)      \
        out_dword(HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_ADDR,v)
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_ADDR,m,v,HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_IN)
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_RESERVE_BITS7_3_BMSK                                                               0xf8
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_RESERVE_BITS7_3_SHFT                                                                0x3
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_QDSP6SS_PLL_BMSK                                                                    0x4
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_QDSP6SS_PLL_SHFT                                                                    0x2
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_TURING_DIG_PLL_BMSK                                                                 0x2
#define HWIO_TURING_LPA_PLL_VOTE_TURINGQ6_TURING_DIG_PLL_SHFT                                                                 0x1

#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_ADDR                                                                        (TURING_TURING_CC_REG_REG_BASE      + 0x00005000)
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_OFFS                                                                        (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_RMSK                                                                              0xfe
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_IN          \
        in_dword_masked(HWIO_TURING_LPA_PLL_VOTE_TURING_HW_ADDR, HWIO_TURING_LPA_PLL_VOTE_TURING_HW_RMSK)
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_INM(m)      \
        in_dword_masked(HWIO_TURING_LPA_PLL_VOTE_TURING_HW_ADDR, m)
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_OUT(v)      \
        out_dword(HWIO_TURING_LPA_PLL_VOTE_TURING_HW_ADDR,v)
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_LPA_PLL_VOTE_TURING_HW_ADDR,m,v,HWIO_TURING_LPA_PLL_VOTE_TURING_HW_IN)
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_RESERVE_BITS7_3_BMSK                                                              0xf8
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_RESERVE_BITS7_3_SHFT                                                               0x3
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_QDSP6SS_PLL_BMSK                                                                   0x4
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_QDSP6SS_PLL_SHFT                                                                   0x2
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_TURING_DIG_PLL_BMSK                                                                0x2
#define HWIO_TURING_LPA_PLL_VOTE_TURING_HW_TURING_DIG_PLL_SHFT                                                                0x1

#define HWIO_TURING_TURING_WRAPPER_BCR_ADDR                                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x00007000)
#define HWIO_TURING_TURING_WRAPPER_BCR_OFFS                                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00007000)
#define HWIO_TURING_TURING_WRAPPER_BCR_RMSK                                                                            0x80000003
#define HWIO_TURING_TURING_WRAPPER_BCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_BCR_ADDR, HWIO_TURING_TURING_WRAPPER_BCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_BCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_BCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_BCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_BCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_BCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_BCR_IN)
#define HWIO_TURING_TURING_WRAPPER_BCR_DFD_STATUS_BMSK                                                                 0x80000000
#define HWIO_TURING_TURING_WRAPPER_BCR_DFD_STATUS_SHFT                                                                       0x1f
#define HWIO_TURING_TURING_WRAPPER_BCR_DFD_EN_BMSK                                                                            0x2
#define HWIO_TURING_TURING_WRAPPER_BCR_DFD_EN_SHFT                                                                            0x1
#define HWIO_TURING_TURING_WRAPPER_BCR_BLK_ARES_BMSK                                                                          0x1
#define HWIO_TURING_TURING_WRAPPER_BCR_BLK_ARES_SHFT                                                                          0x0

#define HWIO_TURING_Q6SS_BCR_ADDR                                                                                      (TURING_TURING_CC_REG_REG_BASE      + 0x00008000)
#define HWIO_TURING_Q6SS_BCR_OFFS                                                                                      (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_TURING_Q6SS_BCR_RMSK                                                                                      0x80000003
#define HWIO_TURING_Q6SS_BCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_ADDR, HWIO_TURING_Q6SS_BCR_RMSK)
#define HWIO_TURING_Q6SS_BCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_ADDR, m)
#define HWIO_TURING_Q6SS_BCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_BCR_ADDR,v)
#define HWIO_TURING_Q6SS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_BCR_ADDR,m,v,HWIO_TURING_Q6SS_BCR_IN)
#define HWIO_TURING_Q6SS_BCR_DFD_STATUS_BMSK                                                                           0x80000000
#define HWIO_TURING_Q6SS_BCR_DFD_STATUS_SHFT                                                                                 0x1f
#define HWIO_TURING_Q6SS_BCR_DFD_EN_BMSK                                                                                      0x2
#define HWIO_TURING_Q6SS_BCR_DFD_EN_SHFT                                                                                      0x1
#define HWIO_TURING_Q6SS_BCR_BLK_ARES_BMSK                                                                                    0x1
#define HWIO_TURING_Q6SS_BCR_BLK_ARES_SHFT                                                                                    0x0

#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR                                                                             (TURING_TURING_CC_REG_REG_BASE      + 0x00008004)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_OFFS                                                                             (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_RMSK                                                                             0x80000003
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR, HWIO_TURING_Q6SS_BCR_SLP_CBCR_RMSK)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_BCR_SLP_CBCR_IN)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_OFF_BMSK                                                                     0x80000000
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_OFF_SHFT                                                                           0x1f
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_HW_CTL_BMSK                                                                             0x2
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_HW_CTL_SHFT                                                                             0x1
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_ENABLE_BMSK                                                                         0x1
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_ENABLE_SHFT                                                                         0x0

#define HWIO_TURING_Q6_SMMU_GDSCR_ADDR                                                                                 (TURING_TURING_CC_REG_REG_BASE      + 0x0000b000)
#define HWIO_TURING_Q6_SMMU_GDSCR_OFFS                                                                                 (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000b000)
#define HWIO_TURING_Q6_SMMU_GDSCR_RMSK                                                                                 0xf8ffffff
#define HWIO_TURING_Q6_SMMU_GDSCR_IN          \
        in_dword_masked(HWIO_TURING_Q6_SMMU_GDSCR_ADDR, HWIO_TURING_Q6_SMMU_GDSCR_RMSK)
#define HWIO_TURING_Q6_SMMU_GDSCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6_SMMU_GDSCR_ADDR, m)
#define HWIO_TURING_Q6_SMMU_GDSCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6_SMMU_GDSCR_ADDR,v)
#define HWIO_TURING_Q6_SMMU_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6_SMMU_GDSCR_ADDR,m,v,HWIO_TURING_Q6_SMMU_GDSCR_IN)
#define HWIO_TURING_Q6_SMMU_GDSCR_PWR_ON_BMSK                                                                          0x80000000
#define HWIO_TURING_Q6_SMMU_GDSCR_PWR_ON_SHFT                                                                                0x1f
#define HWIO_TURING_Q6_SMMU_GDSCR_GDSC_STATE_BMSK                                                                      0x78000000
#define HWIO_TURING_Q6_SMMU_GDSCR_GDSC_STATE_SHFT                                                                            0x1b
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_REST_WAIT_BMSK                                                                      0xf00000
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_REST_WAIT_SHFT                                                                          0x14
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_FEW_WAIT_BMSK                                                                        0xf0000
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_FEW_WAIT_SHFT                                                                           0x10
#define HWIO_TURING_Q6_SMMU_GDSCR_CLK_DIS_WAIT_BMSK                                                                        0xf000
#define HWIO_TURING_Q6_SMMU_GDSCR_CLK_DIS_WAIT_SHFT                                                                           0xc
#define HWIO_TURING_Q6_SMMU_GDSCR_RETAIN_FF_ENABLE_BMSK                                                                     0x800
#define HWIO_TURING_Q6_SMMU_GDSCR_RETAIN_FF_ENABLE_SHFT                                                                       0xb
#define HWIO_TURING_Q6_SMMU_GDSCR_RESTORE_BMSK                                                                              0x400
#define HWIO_TURING_Q6_SMMU_GDSCR_RESTORE_SHFT                                                                                0xa
#define HWIO_TURING_Q6_SMMU_GDSCR_SAVE_BMSK                                                                                 0x200
#define HWIO_TURING_Q6_SMMU_GDSCR_SAVE_SHFT                                                                                   0x9
#define HWIO_TURING_Q6_SMMU_GDSCR_RETAIN_BMSK                                                                               0x100
#define HWIO_TURING_Q6_SMMU_GDSCR_RETAIN_SHFT                                                                                 0x8
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_REST_BMSK                                                                               0x80
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_REST_SHFT                                                                                0x7
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_FEW_BMSK                                                                                0x40
#define HWIO_TURING_Q6_SMMU_GDSCR_EN_FEW_SHFT                                                                                 0x6
#define HWIO_TURING_Q6_SMMU_GDSCR_CLAMP_IO_BMSK                                                                              0x20
#define HWIO_TURING_Q6_SMMU_GDSCR_CLAMP_IO_SHFT                                                                               0x5
#define HWIO_TURING_Q6_SMMU_GDSCR_CLK_DISABLE_BMSK                                                                           0x10
#define HWIO_TURING_Q6_SMMU_GDSCR_CLK_DISABLE_SHFT                                                                            0x4
#define HWIO_TURING_Q6_SMMU_GDSCR_PD_ARES_BMSK                                                                                0x8
#define HWIO_TURING_Q6_SMMU_GDSCR_PD_ARES_SHFT                                                                                0x3
#define HWIO_TURING_Q6_SMMU_GDSCR_SW_OVERRIDE_BMSK                                                                            0x4
#define HWIO_TURING_Q6_SMMU_GDSCR_SW_OVERRIDE_SHFT                                                                            0x2
#define HWIO_TURING_Q6_SMMU_GDSCR_HW_CONTROL_BMSK                                                                             0x2
#define HWIO_TURING_Q6_SMMU_GDSCR_HW_CONTROL_SHFT                                                                             0x1
#define HWIO_TURING_Q6_SMMU_GDSCR_SW_COLLAPSE_BMSK                                                                            0x1
#define HWIO_TURING_Q6_SMMU_GDSCR_SW_COLLAPSE_SHFT                                                                            0x0

#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_ADDR                                                           (TURING_TURING_CC_REG_REG_BASE      + 0x0000b004)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_OFFS                                                           (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000b004)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_RMSK                                                           0x80000003
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_ADDR                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x0000b008)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_OFFS                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_RMSK                                                            0xffffffff
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_POWER_ON_STATUS_BMSK                                            0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_POWER_ON_STATUS_SHFT                                                  0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_BMSK                                  0x78000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_SHFT                                        0x1b
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_BMSK                                     0x7800000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_SHFT                                          0x17
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_BMSK                                    0x780000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_SHFT                                        0x13
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_BMSK                                       0x78000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_SHFT                                           0xf
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_COLLAPSE_OUT_BMSK                                                   0x4000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_COLLAPSE_OUT_SHFT                                                      0xe
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_RESERVE_BITS13_BMSK                                                 0x2000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_RESERVE_BITS13_SHFT                                                    0xd
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT_ACK_TIME_OUT_BMSK                                              0x1fe0
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_HALT_ACK_TIME_OUT_SHFT                                                 0x5
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_GDS_HW_STATE_BMSK                                                     0x1e
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_GDS_HW_STATE_SHFT                                                      0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SW_OVERRIDE_BMSK                                                       0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SW_OVERRIDE_SHFT                                                       0x0

#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_ADDR                                                        (TURING_TURING_CC_REG_REG_BASE      + 0x0000b00c)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_OFFS                                                        (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000b00c)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_RMSK                                                        0xc0000001
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_DVM_HALT1_PWR_DOWN_ACK_STATUS_BMSK                          0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_DVM_HALT1_PWR_DOWN_ACK_STATUS_SHFT                                0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_DVM_HALT1_PWR_UP_ACK_STATUS_BMSK                            0x40000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_DVM_HALT1_PWR_UP_ACK_STATUS_SHFT                                  0x1e
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_DVM_HALT1_REQ_SW_BMSK                                              0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_DVM_CTRL_DVM_HALT1_REQ_SW_SHFT                                              0x0

#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_ADDR                                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x0000c000)
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_OFFS                                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000c000)
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_RMSK                                                                                   0x3
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_IN          \
        in_dword_masked(HWIO_TURING_Q6_SMMU_GDSCR_VOTE_ADDR, HWIO_TURING_Q6_SMMU_GDSCR_VOTE_RMSK)
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6_SMMU_GDSCR_VOTE_ADDR, m)
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_OUT(v)      \
        out_dword(HWIO_TURING_Q6_SMMU_GDSCR_VOTE_ADDR,v)
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6_SMMU_GDSCR_VOTE_ADDR,m,v,HWIO_TURING_Q6_SMMU_GDSCR_VOTE_IN)
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_RETENTION_ENABLE_VOTE_BMSK                                                             0x2
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_RETENTION_ENABLE_VOTE_SHFT                                                             0x1
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_SW_OVERRIDE_VOTE_BMSK                                                                  0x1
#define HWIO_TURING_Q6_SMMU_GDSCR_VOTE_SW_OVERRIDE_VOTE_SHFT                                                                  0x0

#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_ADDR                                                                           (TURING_TURING_CC_REG_REG_BASE      + 0x0000d000)
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_OFFS                                                                           (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0000d000)
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_RMSK                                                                                  0x1
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_IN          \
        in_dword_masked(HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_ADDR, HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_RMSK)
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_ADDR, m)
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_ADDR,v)
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_ADDR,m,v,HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_IN)
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_Q6_SMMU_SPM_COLLAPSE_OR_CLK_GATE_SEL_BMSK                                             0x1
#define HWIO_TURING_Q6_SMMU_SPM_CLK_CTL_Q6_SMMU_SPM_COLLAPSE_OR_CLK_GATE_SEL_SHFT                                             0x0

#define HWIO_TURING_AON_CMD_RCGR_ADDR                                                                                  (TURING_TURING_CC_REG_REG_BASE      + 0x00012000)
#define HWIO_TURING_AON_CMD_RCGR_OFFS                                                                                  (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00012000)
#define HWIO_TURING_AON_CMD_RCGR_RMSK                                                                                  0x800000f3
#define HWIO_TURING_AON_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_AON_CMD_RCGR_ADDR, HWIO_TURING_AON_CMD_RCGR_RMSK)
#define HWIO_TURING_AON_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_CMD_RCGR_ADDR, m)
#define HWIO_TURING_AON_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_AON_CMD_RCGR_ADDR,v)
#define HWIO_TURING_AON_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_CMD_RCGR_ADDR,m,v,HWIO_TURING_AON_CMD_RCGR_IN)
#define HWIO_TURING_AON_CMD_RCGR_ROOT_OFF_BMSK                                                                         0x80000000
#define HWIO_TURING_AON_CMD_RCGR_ROOT_OFF_SHFT                                                                               0x1f
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_D_BMSK                                                                                0x80
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_D_SHFT                                                                                 0x7
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_N_BMSK                                                                                0x40
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_N_SHFT                                                                                 0x6
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_M_BMSK                                                                                0x20
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_M_SHFT                                                                                 0x5
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                                         0x10
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                          0x4
#define HWIO_TURING_AON_CMD_RCGR_ROOT_EN_BMSK                                                                                 0x2
#define HWIO_TURING_AON_CMD_RCGR_ROOT_EN_SHFT                                                                                 0x1
#define HWIO_TURING_AON_CMD_RCGR_UPDATE_BMSK                                                                                  0x1
#define HWIO_TURING_AON_CMD_RCGR_UPDATE_SHFT                                                                                  0x0

#define HWIO_TURING_AON_CFG_RCGR_ADDR                                                                                  (TURING_TURING_CC_REG_REG_BASE      + 0x00012004)
#define HWIO_TURING_AON_CFG_RCGR_OFFS                                                                                  (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00012004)
#define HWIO_TURING_AON_CFG_RCGR_RMSK                                                                                      0x771f
#define HWIO_TURING_AON_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_AON_CFG_RCGR_ADDR, HWIO_TURING_AON_CFG_RCGR_RMSK)
#define HWIO_TURING_AON_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_CFG_RCGR_ADDR, m)
#define HWIO_TURING_AON_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_AON_CFG_RCGR_ADDR,v)
#define HWIO_TURING_AON_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_CFG_RCGR_ADDR,m,v,HWIO_TURING_AON_CFG_RCGR_IN)
#define HWIO_TURING_AON_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                          0x4000
#define HWIO_TURING_AON_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                             0xe
#define HWIO_TURING_AON_CFG_RCGR_MODE_BMSK                                                                                 0x3000
#define HWIO_TURING_AON_CFG_RCGR_MODE_SHFT                                                                                    0xc
#define HWIO_TURING_AON_CFG_RCGR_SRC_SEL_BMSK                                                                               0x700
#define HWIO_TURING_AON_CFG_RCGR_SRC_SEL_SHFT                                                                                 0x8
#define HWIO_TURING_AON_CFG_RCGR_SRC_DIV_BMSK                                                                                0x1f
#define HWIO_TURING_AON_CFG_RCGR_SRC_DIV_SHFT                                                                                 0x0

#define HWIO_TURING_AON_M_ADDR                                                                                         (TURING_TURING_CC_REG_REG_BASE      + 0x00012008)
#define HWIO_TURING_AON_M_OFFS                                                                                         (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00012008)
#define HWIO_TURING_AON_M_RMSK                                                                                               0xff
#define HWIO_TURING_AON_M_IN          \
        in_dword_masked(HWIO_TURING_AON_M_ADDR, HWIO_TURING_AON_M_RMSK)
#define HWIO_TURING_AON_M_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_M_ADDR, m)
#define HWIO_TURING_AON_M_OUT(v)      \
        out_dword(HWIO_TURING_AON_M_ADDR,v)
#define HWIO_TURING_AON_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_M_ADDR,m,v,HWIO_TURING_AON_M_IN)
#define HWIO_TURING_AON_M_M_BMSK                                                                                             0xff
#define HWIO_TURING_AON_M_M_SHFT                                                                                              0x0

#define HWIO_TURING_AON_N_ADDR                                                                                         (TURING_TURING_CC_REG_REG_BASE      + 0x0001200c)
#define HWIO_TURING_AON_N_OFFS                                                                                         (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0001200c)
#define HWIO_TURING_AON_N_RMSK                                                                                               0xff
#define HWIO_TURING_AON_N_IN          \
        in_dword_masked(HWIO_TURING_AON_N_ADDR, HWIO_TURING_AON_N_RMSK)
#define HWIO_TURING_AON_N_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_N_ADDR, m)
#define HWIO_TURING_AON_N_OUT(v)      \
        out_dword(HWIO_TURING_AON_N_ADDR,v)
#define HWIO_TURING_AON_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_N_ADDR,m,v,HWIO_TURING_AON_N_IN)
#define HWIO_TURING_AON_N_NOT_N_MINUS_M_BMSK                                                                                 0xff
#define HWIO_TURING_AON_N_NOT_N_MINUS_M_SHFT                                                                                  0x0

#define HWIO_TURING_AON_D_ADDR                                                                                         (TURING_TURING_CC_REG_REG_BASE      + 0x00012010)
#define HWIO_TURING_AON_D_OFFS                                                                                         (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00012010)
#define HWIO_TURING_AON_D_RMSK                                                                                               0xff
#define HWIO_TURING_AON_D_IN          \
        in_dword_masked(HWIO_TURING_AON_D_ADDR, HWIO_TURING_AON_D_RMSK)
#define HWIO_TURING_AON_D_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_D_ADDR, m)
#define HWIO_TURING_AON_D_OUT(v)      \
        out_dword(HWIO_TURING_AON_D_ADDR,v)
#define HWIO_TURING_AON_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_D_ADDR,m,v,HWIO_TURING_AON_D_IN)
#define HWIO_TURING_AON_D_NOT_2D_BMSK                                                                                        0xff
#define HWIO_TURING_AON_D_NOT_2D_SHFT                                                                                         0x0

#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x00012014)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_OFFS                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00012014)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_RMSK                                                                       0x80000003
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_HW_CTL_BMSK                                                                       0x2
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_HW_CTL_SHFT                                                                       0x1
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_TURING_SLEEP_CMD_RCGR_ADDR                                                                                (TURING_TURING_CC_REG_REG_BASE      + 0x00018000)
#define HWIO_TURING_SLEEP_CMD_RCGR_OFFS                                                                                (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00018000)
#define HWIO_TURING_SLEEP_CMD_RCGR_RMSK                                                                                0x800000f3
#define HWIO_TURING_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_SLEEP_CMD_RCGR_ADDR, HWIO_TURING_SLEEP_CMD_RCGR_RMSK)
#define HWIO_TURING_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_TURING_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_TURING_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_TURING_SLEEP_CMD_RCGR_IN)
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                                       0x80000000
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                                             0x1f
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_D_BMSK                                                                              0x80
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_D_SHFT                                                                               0x7
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_N_BMSK                                                                              0x40
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_N_SHFT                                                                               0x6
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_M_BMSK                                                                              0x20
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_M_SHFT                                                                               0x5
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                                       0x10
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                        0x4
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                                               0x2
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                                               0x1
#define HWIO_TURING_SLEEP_CMD_RCGR_UPDATE_BMSK                                                                                0x1
#define HWIO_TURING_SLEEP_CMD_RCGR_UPDATE_SHFT                                                                                0x0

#define HWIO_TURING_SLEEP_CFG_RCGR_ADDR                                                                                (TURING_TURING_CC_REG_REG_BASE      + 0x00018004)
#define HWIO_TURING_SLEEP_CFG_RCGR_OFFS                                                                                (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00018004)
#define HWIO_TURING_SLEEP_CFG_RCGR_RMSK                                                                                    0x371f
#define HWIO_TURING_SLEEP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_SLEEP_CFG_RCGR_ADDR, HWIO_TURING_SLEEP_CFG_RCGR_RMSK)
#define HWIO_TURING_SLEEP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_SLEEP_CFG_RCGR_ADDR, m)
#define HWIO_TURING_SLEEP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_SLEEP_CFG_RCGR_ADDR,v)
#define HWIO_TURING_SLEEP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_SLEEP_CFG_RCGR_ADDR,m,v,HWIO_TURING_SLEEP_CFG_RCGR_IN)
#define HWIO_TURING_SLEEP_CFG_RCGR_MODE_BMSK                                                                               0x3000
#define HWIO_TURING_SLEEP_CFG_RCGR_MODE_SHFT                                                                                  0xc
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_SEL_BMSK                                                                             0x700
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_SEL_SHFT                                                                               0x8
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_DIV_BMSK                                                                              0x1f
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_DIV_SHFT                                                                               0x0

#define HWIO_TURING_XO_CMD_RCGR_ADDR                                                                                   (TURING_TURING_CC_REG_REG_BASE      + 0x00019000)
#define HWIO_TURING_XO_CMD_RCGR_OFFS                                                                                   (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00019000)
#define HWIO_TURING_XO_CMD_RCGR_RMSK                                                                                   0x800000f3
#define HWIO_TURING_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_XO_CMD_RCGR_ADDR, HWIO_TURING_XO_CMD_RCGR_RMSK)
#define HWIO_TURING_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_XO_CMD_RCGR_ADDR, m)
#define HWIO_TURING_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_XO_CMD_RCGR_ADDR,v)
#define HWIO_TURING_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_XO_CMD_RCGR_ADDR,m,v,HWIO_TURING_XO_CMD_RCGR_IN)
#define HWIO_TURING_XO_CMD_RCGR_ROOT_OFF_BMSK                                                                          0x80000000
#define HWIO_TURING_XO_CMD_RCGR_ROOT_OFF_SHFT                                                                                0x1f
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_D_BMSK                                                                                 0x80
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_D_SHFT                                                                                  0x7
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_N_BMSK                                                                                 0x40
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_N_SHFT                                                                                  0x6
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_M_BMSK                                                                                 0x20
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_M_SHFT                                                                                  0x5
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                                          0x10
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                           0x4
#define HWIO_TURING_XO_CMD_RCGR_ROOT_EN_BMSK                                                                                  0x2
#define HWIO_TURING_XO_CMD_RCGR_ROOT_EN_SHFT                                                                                  0x1
#define HWIO_TURING_XO_CMD_RCGR_UPDATE_BMSK                                                                                   0x1
#define HWIO_TURING_XO_CMD_RCGR_UPDATE_SHFT                                                                                   0x0

#define HWIO_TURING_XO_CFG_RCGR_ADDR                                                                                   (TURING_TURING_CC_REG_REG_BASE      + 0x00019004)
#define HWIO_TURING_XO_CFG_RCGR_OFFS                                                                                   (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00019004)
#define HWIO_TURING_XO_CFG_RCGR_RMSK                                                                                       0x771f
#define HWIO_TURING_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_XO_CFG_RCGR_ADDR, HWIO_TURING_XO_CFG_RCGR_RMSK)
#define HWIO_TURING_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_XO_CFG_RCGR_ADDR, m)
#define HWIO_TURING_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_XO_CFG_RCGR_ADDR,v)
#define HWIO_TURING_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_XO_CFG_RCGR_ADDR,m,v,HWIO_TURING_XO_CFG_RCGR_IN)
#define HWIO_TURING_XO_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                           0x4000
#define HWIO_TURING_XO_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                              0xe
#define HWIO_TURING_XO_CFG_RCGR_MODE_BMSK                                                                                  0x3000
#define HWIO_TURING_XO_CFG_RCGR_MODE_SHFT                                                                                     0xc
#define HWIO_TURING_XO_CFG_RCGR_SRC_SEL_BMSK                                                                                0x700
#define HWIO_TURING_XO_CFG_RCGR_SRC_SEL_SHFT                                                                                  0x8
#define HWIO_TURING_XO_CFG_RCGR_SRC_DIV_BMSK                                                                                 0x1f
#define HWIO_TURING_XO_CFG_RCGR_SRC_DIV_SHFT                                                                                  0x0

#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_ADDR                                                           (TURING_TURING_CC_REG_REG_BASE      + 0x00023000)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_OFFS                                                           (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_RMSK                                                           0x80000003
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_AON_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR                                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x00024000)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_OFFS                                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00024000)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_RMSK                                                                            0x80000003
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR, HWIO_TURING_Q6SS_AHBM_AON_CBCR_RMSK)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_AHBM_AON_CBCR_IN)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_OFF_BMSK                                                                    0x80000000
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_OFF_SHFT                                                                          0x1f
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_HW_CTL_BMSK                                                                            0x2
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_HW_CTL_SHFT                                                                            0x1
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_ENABLE_BMSK                                                                        0x1
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_ENABLE_SHFT                                                                        0x0

#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_ADDR                                                          (TURING_TURING_CC_REG_REG_BASE      + 0x00027000)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_OFFS                                                          (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_RMSK                                                          0x80000003
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_TURING_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_ADDR                                                          (TURING_TURING_CC_REG_REG_BASE      + 0x00029000)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_OFFS                                                          (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_RMSK                                                          0x80000003
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR                                                                             (TURING_TURING_CC_REG_REG_BASE      + 0x0002b000)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_OFFS                                                                             (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0002b000)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_RMSK                                                                             0x80000003
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR, HWIO_TURING_Q6SS_Q6_AXIM_CBCR_RMSK)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_Q6_AXIM_CBCR_IN)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_OFF_BMSK                                                                     0x80000000
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_OFF_SHFT                                                                           0x1f
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_HW_CTL_BMSK                                                                             0x2
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_HW_CTL_SHFT                                                                             0x1
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_ENABLE_BMSK                                                                         0x1
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_ENABLE_SHFT                                                                         0x0

#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_ADDR                                                               (TURING_TURING_CC_REG_REG_BASE      + 0x0002c000)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_OFFS                                                               (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_RMSK                                                               0x80000003
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_ADDR                                                 (TURING_TURING_CC_REG_REG_BASE      + 0x0002c004)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_OFFS                                                 (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_RMSK                                                        0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_CLK_OFF_BMSK                                                0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS_CLK_OFF_SHFT                                                0x0

#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x0002d000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_OFFS                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_RMSK                                                            0x80000003
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR, HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_RMSK)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_IN)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x0002e000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_OFFS                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_RMSK                                                            0x80000003
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR, HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_RMSK)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_IN)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_ADDR                                                               (TURING_TURING_CC_REG_REG_BASE      + 0x0002f000)
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_OFFS                                                               (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_RMSK                                                               0x80000003
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_TURING_TURING_WRAPPER_MPU_CFG_AON_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_ADDR                                                           (TURING_TURING_CC_REG_REG_BASE      + 0x00030000)
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_OFFS                                                           (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00030000)
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_RMSK                                                           0x80000003
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_AHBM_MPU_AON_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR                                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x00031000)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_OFFS                                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00031000)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_RMSK                                                                            0x80000003
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR, HWIO_TURING_Q6SS_AHBS_AON_CBCR_RMSK)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_AHBS_AON_CBCR_IN)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_OFF_BMSK                                                                    0x80000000
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_OFF_SHFT                                                                          0x1f
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_HW_CTL_BMSK                                                                            0x2
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_HW_CTL_SHFT                                                                            0x1
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_ENABLE_BMSK                                                                        0x1
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_ENABLE_SHFT                                                                        0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR                                                                (TURING_TURING_CC_REG_REG_BASE      + 0x00033000)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_OFFS                                                                (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR                                                                (TURING_TURING_CC_REG_REG_BASE      + 0x00033004)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_OFFS                                                                (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00033004)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_RMSK                                                                    0x771f
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ALT_SRC_SEL_BMSK                                                        0x4000
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ALT_SRC_SEL_SHFT                                                           0xe
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x00033008)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_OFFS                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00033008)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_RMSK                                                                             0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_M_BMSK                                                                           0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_M_SHFT                                                                            0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x0003300c)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_OFFS                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003300c)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_RMSK                                                                             0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x00033010)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_OFFS                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00033010)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_RMSK                                                                             0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR                                                              (TURING_TURING_CC_REG_REG_BASE      + 0x00033014)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_OFFS                                                              (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00033014)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_RMSK                                                              0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR                                                        (TURING_TURING_CC_REG_REG_BASE      + 0x00033018)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_OFFS                                                        (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00033018)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_RMSK                                                        0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR                                            (TURING_TURING_CC_REG_REG_BASE      + 0x0003301c)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_OFFS                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003301c)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_RMSK                                            0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR                                              (TURING_TURING_CC_REG_REG_BASE      + 0x00033020)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_OFFS                                              (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00033020)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_RMSK                                              0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR                                                      (TURING_TURING_CC_REG_REG_BASE      + 0x00035004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_OFFS                                                      (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00035004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_RMSK                                                             0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_BMSK                      0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_SHFT                      0x1

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR                                                      (TURING_TURING_CC_REG_REG_BASE      + 0x00035008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OFFS                                                      (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00035008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_RMSK                                                             0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_BMSK                               0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_SHFT                               0x1

#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_ADDR                                     (TURING_TURING_CC_REG_REG_BASE      + 0x00036000)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_OFFS                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00036000)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_RMSK                                     0x80000003
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_SEQUENCE_ABORT_BMSK                      0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_SEQUENCE_ABORT_SHFT                            0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_SEQUENCE_ABORT_IRQ_EN_APPS_BMSK                 0x2
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_SEQUENCE_ABORT_IRQ_EN_APPS_SHFT                 0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_SEQUENCE_ABORT_IRQ_EN_Q6_BMSK                   0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_CTL_SEQUENCE_ABORT_IRQ_EN_Q6_SHFT                   0x0

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR                                                    (TURING_TURING_CC_REG_REG_BASE      + 0x00036004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_OFFS                                                    (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00036004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_RMSK                                                           0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_BMSK                    0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_SHFT                    0x1

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR                                                    (TURING_TURING_CC_REG_REG_BASE      + 0x00036008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OFFS                                                    (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00036008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_RMSK                                                           0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_BMSK                             0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_SHFT                             0x1

#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_ADDR                                                     (TURING_TURING_CC_REG_REG_BASE      + 0x00037000)
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_OFFS                                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00037000)
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_ADDR, HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_RMSK)
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_IN)
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_Q6_SMMU_PWR_ON_BMSK                                      0x80000000
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_Q6_SMMU_PWR_ON_SHFT                                            0x1f
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_Q6_SMMU_SW_COLLAPSE_BMSK                                        0x1
#define HWIO_TURING_TURING_WRAPPER_Q6_VOTE_TURING_Q6_SMMU_GDS_Q6_SMMU_SW_COLLAPSE_SHFT                                        0x0

#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR                                                           (TURING_TURING_CC_REG_REG_BASE      + 0x00038000)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_OFFS                                                           (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x00038000)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_RMSK                                                           0x80000003
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_ADDR                                                      (TURING_TURING_CC_REG_REG_BASE      + 0x0003a004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_OFFS                                                      (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003a004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_RMSK                                                             0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_BMSK                      0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_TZ_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_SHFT                      0x1

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_ADDR                                                      (TURING_TURING_CC_REG_REG_BASE      + 0x0003a008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_OFFS                                                      (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003a008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_RMSK                                                             0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_BMSK                               0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_TZ_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_SHFT                               0x1

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_ADDR                                                     (TURING_TURING_CC_REG_REG_BASE      + 0x0003b004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_OFFS                                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003b004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_RMSK                                                            0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_BMSK                     0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_HYP_Q6_SMMU_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_SHFT                     0x1

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_ADDR                                                     (TURING_TURING_CC_REG_REG_BASE      + 0x0003b008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_OFFS                                                     (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003b008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_RMSK                                                            0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_BMSK                              0x2
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_HYP_Q6_SMMU_SEQUENCE_ABORT_IRQ_EN_SHFT                              0x1

#define HWIO_TURING_DBG_CLK_ADDR                                                                                       (TURING_TURING_CC_REG_REG_BASE      + 0x0003c000)
#define HWIO_TURING_DBG_CLK_OFFS                                                                                       (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003c000)
#define HWIO_TURING_DBG_CLK_RMSK                                                                                       0xfff0ffff
#define HWIO_TURING_DBG_CLK_IN          \
        in_dword_masked(HWIO_TURING_DBG_CLK_ADDR, HWIO_TURING_DBG_CLK_RMSK)
#define HWIO_TURING_DBG_CLK_INM(m)      \
        in_dword_masked(HWIO_TURING_DBG_CLK_ADDR, m)
#define HWIO_TURING_DBG_CLK_OUT(v)      \
        out_dword(HWIO_TURING_DBG_CLK_ADDR,v)
#define HWIO_TURING_DBG_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_DBG_CLK_ADDR,m,v,HWIO_TURING_DBG_CLK_IN)
#define HWIO_TURING_DBG_CLK_RESETN_MUX_SEL_BMSK                                                                        0xe0000000
#define HWIO_TURING_DBG_CLK_RESETN_MUX_SEL_SHFT                                                                              0x1d
#define HWIO_TURING_DBG_CLK_BYPASSNL_MUX_SEL_BMSK                                                                      0x1c000000
#define HWIO_TURING_DBG_CLK_BYPASSNL_MUX_SEL_SHFT                                                                            0x1a
#define HWIO_TURING_DBG_CLK_RESERVE_BITS25_21_BMSK                                                                      0x3e00000
#define HWIO_TURING_DBG_CLK_RESERVE_BITS25_21_SHFT                                                                           0x15
#define HWIO_TURING_DBG_CLK_DBG_CLK_ENABLE_BMSK                                                                          0x100000
#define HWIO_TURING_DBG_CLK_DBG_CLK_ENABLE_SHFT                                                                              0x14
#define HWIO_TURING_DBG_CLK_DBG_CLK_MUX_SEL_BMSK                                                                           0xffff
#define HWIO_TURING_DBG_CLK_DBG_CLK_MUX_SEL_SHFT                                                                              0x0

#define HWIO_TURING_TEST_BUS_SEL_ADDR                                                                                  (TURING_TURING_CC_REG_REG_BASE      + 0x0003c004)
#define HWIO_TURING_TEST_BUS_SEL_OFFS                                                                                  (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003c004)
#define HWIO_TURING_TEST_BUS_SEL_RMSK                                                                                         0x1
#define HWIO_TURING_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TURING_TEST_BUS_SEL_ADDR, HWIO_TURING_TEST_BUS_SEL_RMSK)
#define HWIO_TURING_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_TEST_BUS_SEL_ADDR, m)
#define HWIO_TURING_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TURING_TEST_BUS_SEL_ADDR,v)
#define HWIO_TURING_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TEST_BUS_SEL_ADDR,m,v,HWIO_TURING_TEST_BUS_SEL_IN)
#define HWIO_TURING_TEST_BUS_SEL_SEL_BMSK                                                                                     0x1
#define HWIO_TURING_TEST_BUS_SEL_SEL_SHFT                                                                                     0x0

#define HWIO_TURING_PLLOUT_LV_TEST_SEL_ADDR                                                                            (TURING_TURING_CC_REG_REG_BASE      + 0x0003d000)
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_OFFS                                                                            (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003d000)
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_RMSK                                                                                   0x3
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_IN          \
        in_dword_masked(HWIO_TURING_PLLOUT_LV_TEST_SEL_ADDR, HWIO_TURING_PLLOUT_LV_TEST_SEL_RMSK)
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_PLLOUT_LV_TEST_SEL_ADDR, m)
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_OUT(v)      \
        out_dword(HWIO_TURING_PLLOUT_LV_TEST_SEL_ADDR,v)
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_PLLOUT_LV_TEST_SEL_ADDR,m,v,HWIO_TURING_PLLOUT_LV_TEST_SEL_IN)
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_SEL_BMSK                                                                               0x3
#define HWIO_TURING_PLLOUT_LV_TEST_SEL_SEL_SHFT                                                                               0x0

#define HWIO_TURING_TURING_CC_SPARE_REG_ADDR                                                                           (TURING_TURING_CC_REG_REG_BASE      + 0x0003e000)
#define HWIO_TURING_TURING_CC_SPARE_REG_OFFS                                                                           (TURING_TURING_CC_REG_REG_BASE_OFFS + 0x0003e000)
#define HWIO_TURING_TURING_CC_SPARE_REG_RMSK                                                                           0xffffffff
#define HWIO_TURING_TURING_CC_SPARE_REG_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_SPARE_REG_ADDR, HWIO_TURING_TURING_CC_SPARE_REG_RMSK)
#define HWIO_TURING_TURING_CC_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_SPARE_REG_ADDR, m)
#define HWIO_TURING_TURING_CC_SPARE_REG_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_SPARE_REG_ADDR,v)
#define HWIO_TURING_TURING_CC_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_SPARE_REG_ADDR,m,v,HWIO_TURING_TURING_CC_SPARE_REG_IN)
#define HWIO_TURING_TURING_CC_SPARE_REG_SPARE_BMSK                                                                     0xffffffff
#define HWIO_TURING_TURING_CC_SPARE_REG_SPARE_SHFT                                                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                    (CORE_TOP_CSR_BASE      + 0x000c0000)
#define TCSR_TCSR_REGS_REG_BASE_OFFS                                                                               0x000c0000

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                               0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                          0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                          0x0

#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00000804)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000804)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_RMSK                                                                                0x1
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR, HWIO_TCSR_TIMEOUT_INTERNAL_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTERNAL_EN_IN)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_TIMEOUT_INTERNAL_EN_BMSK                                                            0x1
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_TIMEOUT_INTERNAL_EN_SHFT                                                            0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                    0x3
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, HWIO_TCSR_XPU_NSEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_BMSK                                                               0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_SHFT                                                               0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_BMSK                                                              0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_SHFT                                                              0x0

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                  0x3
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_BMSK                                                           0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_SHFT                                                           0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_BMSK                                                          0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_SHFT                                                          0x0

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                   0x3
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, HWIO_TCSR_XPU_MSAEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_BMSK                                                             0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_SHFT                                                             0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_BMSK                                                            0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_SHFT                                                            0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_31_BMSK                                                             0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_31_SHFT                                                                   0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_BMSK                                    0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_SHFT                                          0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SDC1_ICE_XPU_NON_SEC_INTR0_BMSK                                             0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SDC1_ICE_XPU_NON_SEC_INTR0_SHFT                                                   0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MSS_MPU_XPU_NON_SEC_INTR0_BMSK                                              0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MSS_MPU_XPU_NON_SEC_INTR0_SHFT                                                    0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TLMM_CENTER_XPU_NON_SEC_INTR0_BMSK                                           0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TLMM_CENTER_XPU_NON_SEC_INTR0_SHFT                                                0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPDM_XPU_NON_SEC_INTR0_BMSK                                                  0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPDM_XPU_NON_SEC_INTR0_SHFT                                                       0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_BMSK                                              0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_SHFT                                                   0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_ICE_XPU_NON_SEC_INTR0_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_ICE_XPU_NON_SEC_INTR0_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_BMSK                                           0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_SHFT                                               0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_BMSK                                           0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_SHFT                                               0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_BMSK                                          0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_SHFT                                              0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_SNOC_MS_XPU_NON_SEC_INTR0_BMSK                                            0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_SNOC_MS_XPU_NON_SEC_INTR0_SHFT                                                0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_RPU_XPU_NON_SEC_INTR0_BMSK                                                 0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_RPU_XPU_NON_SEC_INTR0_SHFT                                                    0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH1_XPU_NON_SEC_INTR0_BMSK                                                0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH1_XPU_NON_SEC_INTR0_SHFT                                                   0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH0_XPU_NON_SEC_INTR0_BMSK                                                0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH0_XPU_NON_SEC_INTR0_SHFT                                                   0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CFG_XPU_NON_SEC_INTR0_BMSK                                                0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CFG_XPU_NON_SEC_INTR0_SHFT                                                   0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_BMSK                                                0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_SHFT                                                   0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_BMSK                                                0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_SHFT                                                   0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_BMSK                                           0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_SHFT                                              0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_BMSK                                      0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_SHFT                                        0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_BMSK                                  0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_SHFT                                    0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_APU_XPU_NON_SEC_INTR0_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_APU_XPU_NON_SEC_INTR0_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_BMSK                                                 0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_SHFT                                                  0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_BAM_XPU_NON_SEC_INTR0_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_BAM_XPU_NON_SEC_INTR0_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_BMSK                                               0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_SHFT                                                0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_APSS_XPU_NON_SEC_INTR0_BMSK                                                       0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_APSS_XPU_NON_SEC_INTR0_SHFT                                                        0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_REGS_XPU_NON_SEC_INTR0_BMSK                                                 0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_REGS_XPU_NON_SEC_INTR0_SHFT                                                 0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_NOC_XPU_NON_SEC_INTR0_BMSK                                                    0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_NOC_XPU_NON_SEC_INTR0_SHFT                                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_1_BMSK                                                                     0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_1_SHFT                                                                     0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_QM_XPU_NON_SEC_INTR0_BMSK                                                     0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_QM_XPU_NON_SEC_INTR0_SHFT                                                     0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK                                                                           0x3ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_BMSK                               0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_SHFT                                  0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_BMSK                                        0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_SHFT                                           0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_BMSK                                               0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_SHFT                                                  0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SKL_XPU_XPU_NON_SEC_INTR1_BMSK                                                  0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SKL_XPU_XPU_NON_SEC_INTR1_SHFT                                                     0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC1_MPU_XPU_NON_SEC_INTR1_BMSK                                                0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC1_MPU_XPU_NON_SEC_INTR1_SHFT                                                   0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC2_MPU_XPU_NON_SEC_INTR1_BMSK                                                0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC2_MPU_XPU_NON_SEC_INTR1_SHFT                                                   0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_0_XPU_NON_SEC_INTR1_BMSK                                                     0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_0_XPU_NON_SEC_INTR1_SHFT                                                       0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MSS_Q6_MPU_XPU_NON_SEC_INTR1_BMSK                                                0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MSS_Q6_MPU_XPU_NON_SEC_INTR1_SHFT                                                  0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RPM_MPU_XPU_NON_SEC_INTR1_BMSK                                                   0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RPM_MPU_XPU_NON_SEC_INTR1_SHFT                                                     0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_BMSK                                  0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_SHFT                                    0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_XPU_NON_SEC_INTR1_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_XPU_NON_SEC_INTR1_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QDSS_BAM_XPU_NON_SEC_INTR1_BMSK                                                   0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QDSS_BAM_XPU_NON_SEC_INTR1_SHFT                                                    0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MPM2_XPU_NON_SEC_INTR1_BMSK                                                       0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MPM2_XPU_NON_SEC_INTR1_SHFT                                                        0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_DDR_REGS_CFG_XPU_NON_SEC_INTR1_BMSK                                               0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_DDR_REGS_CFG_XPU_NON_SEC_INTR1_SHFT                                                0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_BMSK                                                  0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_SHFT                                                  0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_BMSK                                    0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_SHFT                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_BMSK                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_SHFT                                    0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_MPU_XPU_NON_SEC_INTR1_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_MPU_XPU_NON_SEC_INTR1_SHFT                                                  0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK                                                                 0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_31_BMSK                                                      0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_31_SHFT                                                            0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_ENABLE_BMSK                      0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_ENABLE_SHFT                            0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SDC1_ICE_XPU_NON_SEC_INTR0_ENABLE_BMSK                               0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SDC1_ICE_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MSS_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MSS_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPDM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPDM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_BMSK                                0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_ICE_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_ICE_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                 0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_ENABLE_SHFT                                 0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_ENABLE_BMSK                            0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_ENABLE_SHFT                                0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_NON_SEC_INTR0_ENABLE_BMSK                              0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_RPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                   0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_RPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH1_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH1_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CFG_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CFG_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_ENABLE_SHFT                                0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_ENABLE_BMSK                        0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_ENABLE_SHFT                          0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_ENABLE_BMSK                    0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_ENABLE_SHFT                      0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                   0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                    0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                   0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_APSS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_APSS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_NOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                      0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_NOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_1_BMSK                                                              0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_1_SHFT                                                              0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_QM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_QM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK                                                                    0x3ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_ENABLE_BMSK                 0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_ENABLE_SHFT                    0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_ENABLE_BMSK                          0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_ENABLE_SHFT                             0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                 0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SKL_XPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SKL_XPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                  0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                  0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_0_XPU_NON_SEC_INTR1_ENABLE_BMSK                                       0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_0_XPU_NON_SEC_INTR1_ENABLE_SHFT                                         0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                  0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RPM_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RPM_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_ENABLE_BMSK                    0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_ENABLE_SHFT                      0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QDSS_BAM_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QDSS_BAM_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MPM2_XPU_NON_SEC_INTR1_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MPM2_XPU_NON_SEC_INTR1_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_NON_SEC_INTR1_ENABLE_BMSK                                 0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_NON_SEC_INTR1_ENABLE_SHFT                                  0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_BMSK                      0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_SHFT                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_BMSK                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_SHFT                      0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_31_BMSK                                                                 0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_31_SHFT                                                                       0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_BMSK                                            0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_SHFT                                                  0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SDC1_ICE_XPU_SEC_INTR0_BMSK                                                     0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SDC1_ICE_XPU_SEC_INTR0_SHFT                                                           0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MSS_MPU_XPU_SEC_INTR0_BMSK                                                      0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MSS_MPU_XPU_SEC_INTR0_SHFT                                                            0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TLMM_CENTER_XPU_SEC_INTR0_BMSK                                                   0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TLMM_CENTER_XPU_SEC_INTR0_SHFT                                                        0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPDM_XPU_SEC_INTR0_BMSK                                                          0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPDM_XPU_SEC_INTR0_SHFT                                                               0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_BMSK                                                      0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_SHFT                                                           0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_ICE_XPU_SEC_INTR0_BMSK                                                       0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_ICE_XPU_SEC_INTR0_SHFT                                                            0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_SNOC_XPU_XPU_SEC_INTR0_BMSK                                                   0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_SNOC_XPU_XPU_SEC_INTR0_SHFT                                                       0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_QDSS_CFG_XPU_SEC_INTR0_BMSK                                                   0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_QDSS_CFG_XPU_SEC_INTR0_SHFT                                                       0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_A2NOC_CFG_XPU_SEC_INTR0_BMSK                                                  0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_A2NOC_CFG_XPU_SEC_INTR0_SHFT                                                      0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_SNOC_MS_XPU_SEC_INTR0_BMSK                                                    0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_SNOC_MS_XPU_SEC_INTR0_SHFT                                                        0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_RPU_XPU_SEC_INTR0_BMSK                                                         0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_RPU_XPU_SEC_INTR0_SHFT                                                            0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH1_XPU_SEC_INTR0_BMSK                                                        0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH1_XPU_SEC_INTR0_SHFT                                                           0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH0_XPU_SEC_INTR0_BMSK                                                        0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH0_XPU_SEC_INTR0_SHFT                                                           0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CFG_XPU_SEC_INTR0_BMSK                                                        0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CFG_XPU_SEC_INTR0_SHFT                                                           0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_MSS_NAV_CE_XPU_SEC_INTR0_BMSK                                                   0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_MSS_NAV_CE_XPU_SEC_INTR0_SHFT                                                      0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_BMSK                                                        0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_SHFT                                                           0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_BMSK                                                        0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_SHFT                                                           0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TURING_XPU_IRQ_XPU_SEC_INTR0_BMSK                                                   0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TURING_XPU_IRQ_XPU_SEC_INTR0_SHFT                                                      0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_0_XPU_SEC_INTR0_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_0_XPU_SEC_INTR0_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_SPARE_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_SPARE_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_APU_XPU_SEC_INTR0_BMSK                                                      0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_APU_XPU_SEC_INTR0_SHFT                                                        0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_BMSK                                                               0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_SHFT                                                                 0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_BMSK                                                         0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_SHFT                                                          0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_BAM_XPU_SEC_INTR0_BMSK                                                        0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_BAM_XPU_SEC_INTR0_SHFT                                                         0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_MUTEX_XPU_SEC_INTR0_BMSK                                                       0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_MUTEX_XPU_SEC_INTR0_SHFT                                                        0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_APSS_XPU_SEC_INTR0_BMSK                                                               0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_APSS_XPU_SEC_INTR0_SHFT                                                                0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_REGS_XPU_SEC_INTR0_BMSK                                                         0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_REGS_XPU_SEC_INTR0_SHFT                                                         0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_NOC_XPU_SEC_INTR0_BMSK                                                            0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_NOC_XPU_SEC_INTR0_SHFT                                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_1_BMSK                                                                         0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_1_SHFT                                                                         0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_QM_XPU_SEC_INTR0_BMSK                                                             0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_QM_XPU_SEC_INTR0_SHFT                                                             0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK                                                                               0x3ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_BMSK                                       0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_SHFT                                          0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_BMSK                                                0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_SHFT                                                   0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_BMSK                                                       0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_SHFT                                                          0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SKL_XPU_XPU_SEC_INTR1_BMSK                                                          0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SKL_XPU_XPU_SEC_INTR1_SHFT                                                             0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC1_MPU_XPU_SEC_INTR1_BMSK                                                        0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC1_MPU_XPU_SEC_INTR1_SHFT                                                           0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC2_MPU_XPU_SEC_INTR1_BMSK                                                        0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC2_MPU_XPU_SEC_INTR1_SHFT                                                           0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_0_XPU_SEC_INTR1_BMSK                                                             0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_0_XPU_SEC_INTR1_SHFT                                                               0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MSS_Q6_MPU_XPU_SEC_INTR1_BMSK                                                        0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MSS_Q6_MPU_XPU_SEC_INTR1_SHFT                                                          0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RPM_MPU_XPU_SEC_INTR1_BMSK                                                           0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RPM_MPU_XPU_SEC_INTR1_SHFT                                                             0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_BMSK                                          0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_SHFT                                            0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_XPU_SEC_INTR1_BMSK                                                           0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_XPU_SEC_INTR1_SHFT                                                            0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QDSS_BAM_XPU_SEC_INTR1_BMSK                                                           0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QDSS_BAM_XPU_SEC_INTR1_SHFT                                                            0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MPM2_XPU_SEC_INTR1_BMSK                                                               0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MPM2_XPU_SEC_INTR1_SHFT                                                                0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_DDR_REGS_CFG_XPU_SEC_INTR1_BMSK                                                       0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_DDR_REGS_CFG_XPU_SEC_INTR1_SHFT                                                        0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_BMSK                                                          0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_SHFT                                                          0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_BMSK                                            0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_SHFT                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_BMSK                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_SHFT                                            0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_MPU_XPU_SEC_INTR1_BMSK                                                          0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_MPU_XPU_SEC_INTR1_SHFT                                                          0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_31_BMSK                                                          0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_31_SHFT                                                                0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_ENABLE_BMSK                              0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_ENABLE_SHFT                                    0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SDC1_ICE_XPU_SEC_INTR0_ENABLE_BMSK                                       0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SDC1_ICE_XPU_SEC_INTR0_ENABLE_SHFT                                             0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MSS_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                        0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MSS_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                              0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_SEC_INTR0_ENABLE_BMSK                                     0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_SEC_INTR0_ENABLE_SHFT                                          0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPDM_XPU_SEC_INTR0_ENABLE_BMSK                                            0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPDM_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_BMSK                                        0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_SHFT                                             0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_ICE_XPU_SEC_INTR0_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_ICE_XPU_SEC_INTR0_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_SEC_INTR0_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_SEC_INTR0_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_SEC_INTR0_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_SEC_INTR0_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SEC_INTR0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SEC_INTR0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_SEC_INTR0_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_SEC_INTR0_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_RPU_XPU_SEC_INTR0_ENABLE_BMSK                                           0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_RPU_XPU_SEC_INTR0_ENABLE_SHFT                                              0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH1_XPU_SEC_INTR0_ENABLE_BMSK                                          0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH1_XPU_SEC_INTR0_ENABLE_SHFT                                             0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH0_XPU_SEC_INTR0_ENABLE_BMSK                                          0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH0_XPU_SEC_INTR0_ENABLE_SHFT                                             0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CFG_XPU_SEC_INTR0_ENABLE_BMSK                                          0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CFG_XPU_SEC_INTR0_ENABLE_SHFT                                             0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SEC_INTR0_ENABLE_BMSK                                     0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SEC_INTR0_ENABLE_SHFT                                        0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                          0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                             0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_BMSK                                          0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_SHFT                                             0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_SEC_INTR0_ENABLE_BMSK                                     0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_SEC_INTR0_ENABLE_SHFT                                        0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_0_XPU_SEC_INTR0_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_0_XPU_SEC_INTR0_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_SEC_INTR0_ENABLE_BMSK                            0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_SEC_INTR0_ENABLE_SHFT                              0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_SEC_INTR0_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_SEC_INTR0_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_BMSK                                                 0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_SHFT                                                   0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_SEC_INTR0_ENABLE_BMSK                                          0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_SEC_INTR0_ENABLE_SHFT                                           0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_APSS_XPU_SEC_INTR0_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_APSS_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_SEC_INTR0_ENABLE_BMSK                                           0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_SEC_INTR0_ENABLE_SHFT                                           0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_NOC_XPU_SEC_INTR0_ENABLE_BMSK                                              0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_NOC_XPU_SEC_INTR0_ENABLE_SHFT                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_1_BMSK                                                                  0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_1_SHFT                                                                  0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_QM_XPU_SEC_INTR0_ENABLE_BMSK                                               0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_QM_XPU_SEC_INTR0_ENABLE_SHFT                                               0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK                                                                        0x3ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_ENABLE_BMSK                         0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_ENABLE_SHFT                            0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_BMSK                                         0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_SHFT                                            0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SKL_XPU_XPU_SEC_INTR1_ENABLE_BMSK                                            0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SKL_XPU_XPU_SEC_INTR1_ENABLE_SHFT                                               0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                          0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                             0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                          0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                             0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_0_XPU_SEC_INTR1_ENABLE_BMSK                                               0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_0_XPU_SEC_INTR1_ENABLE_SHFT                                                 0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                          0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                            0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RPM_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                             0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RPM_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                               0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_ENABLE_BMSK                            0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_ENABLE_SHFT                              0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_XPU_SEC_INTR1_ENABLE_BMSK                                             0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_XPU_SEC_INTR1_ENABLE_SHFT                                              0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QDSS_BAM_XPU_SEC_INTR1_ENABLE_BMSK                                             0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QDSS_BAM_XPU_SEC_INTR1_ENABLE_SHFT                                              0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MPM2_XPU_SEC_INTR1_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MPM2_XPU_SEC_INTR1_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_SEC_INTR1_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_SEC_INTR1_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_BMSK                                            0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_SHFT                                            0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_ENABLE_BMSK                              0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_ENABLE_SHFT                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_ENABLE_BMSK                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_ENABLE_SHFT                              0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                            0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                            0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                   0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SPDM_VMID_NSGIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SPDM_VMID_NSGIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_BMSK                                            0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_SHFT                                              0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_BMSK                                          0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_SHFT                                            0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_BMSK                                                 0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_SHFT                                                   0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP2_VMIDMT_NSGIRPT_BMSK                                               0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP2_VMIDMT_NSGIRPT_SHFT                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP1_VMIDMT_NSGIRPT_BMSK                                                0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP1_VMIDMT_NSGIRPT_SHFT                                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_BMSK                              0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_SHFT                               0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGIRPT_BMSK                                             0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGIRPT_SHFT                                              0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                               0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_SHFT                                               0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK                                                                      0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                        0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                           0xe
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_13_IRQ_OUT_SECURITY_BMSK                                           0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_13_IRQ_OUT_SECURITY_SHFT                                              0xd
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_BMSK                                            0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_SHFT                                               0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                          0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                            0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_BMSK                                            0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_SHFT                                              0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_BMSK                                                       0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_SHFT                                                        0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_BMSK                                                  0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_SHFT                                                  0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                            0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_BMSK                            0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_SHFT                              0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_SHFT                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGIRPT_ENABLE_BMSK                                 0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGIRPT_ENABLE_BMSK                                  0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_ENABLE_BMSK                0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_ENABLE_SHFT                 0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGIRPT_ENABLE_SHFT                                0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGIRPT_ENABLE_BMSK                              0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGIRPT_ENABLE_SHFT                              0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_BMSK                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                               0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                     0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                        0xe
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_13_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                        0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_13_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                           0xd
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                         0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                            0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                       0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                         0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                              0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_SHFT                                    0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                      0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SPDM_VMID_NSGCFGIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SPDM_VMID_NSGCFGIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_BMSK                                            0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_SHFT                                              0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_BMSK                                          0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_SHFT                                            0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_BMSK                                                 0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_SHFT                                                   0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP2_VMIDMT_NSGCFGIRPT_BMSK                                               0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP2_VMIDMT_NSGCFGIRPT_SHFT                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP1_VMIDMT_NSGCFGIRPT_BMSK                                                0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP1_VMIDMT_NSGCFGIRPT_SHFT                                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_BMSK                              0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_SHFT                               0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGCFGIRPT_BMSK                                             0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGCFGIRPT_SHFT                                              0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                                  0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                                  0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_SHFT                                               0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK                                                                         0x7e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_IN)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                           0x4000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                              0xe
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_12_IRQ_OUT_SECURITY_BMSK                                              0x2000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_12_IRQ_OUT_SECURITY_SHFT                                                 0xd
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_BMSK                                               0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_SHFT                                                  0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                             0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                               0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                            0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                              0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_BMSK                                                       0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_SHFT                                                        0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_BMSK                                                  0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_SHFT                                                  0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                               0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGCFGIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGCFGIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                            0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                              0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                 0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                  0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                 0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGCFGIRPT_ENABLE_BMSK                              0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGCFGIRPT_ENABLE_SHFT                              0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                  0x7e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                        0x4000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                           0xe
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_12_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                           0x2000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_12_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                              0xd
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                          0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                            0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                              0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_SHFT                                    0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                       0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SPDM_VMID_GIRPT_BMSK                                                       0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SPDM_VMID_GIRPT_SHFT                                                          0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_BMSK                                                  0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_SHFT                                                    0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_BMSK                                                0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_SHFT                                                  0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_BMSK                                                       0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_SHFT                                                         0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP2_VMIDMT_GIRPT_BMSK                                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP2_VMIDMT_GIRPT_SHFT                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP1_VMIDMT_GIRPT_BMSK                                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP1_VMIDMT_GIRPT_SHFT                                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_BMSK                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_SHFT                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_GIRPT_BMSK                                                   0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_GIRPT_SHFT                                                    0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_BMSK                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_SHFT                                                     0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK                                                                          0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                            0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                               0xe
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_15_IRQ_OUT_SECURITY_BMSK                                               0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_15_IRQ_OUT_SECURITY_SHFT                                                  0xd
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_17_IRQ_OUT_SECURITY_BMSK                                                0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_17_IRQ_OUT_SECURITY_SHFT                                                   0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                              0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                                0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_BMSK                                                  0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_SHFT                                                    0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_BMSK                                                             0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_SHFT                                                              0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_BMSK                                                        0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_SHFT                                                        0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OFFS                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SPDM_VMID_GIRPT_ENABLE_BMSK                                         0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SPDM_VMID_GIRPT_ENABLE_SHFT                                            0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_BMSK                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_SHFT                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_BMSK                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_SHFT                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP2_VMIDMT_GIRPT_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP2_VMIDMT_GIRPT_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP1_VMIDMT_GIRPT_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP1_VMIDMT_GIRPT_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_ENABLE_BMSK                      0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_ENABLE_SHFT                       0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GIRPT_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GIRPT_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GIRPT_ENABLE_SHFT                                    0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK                                                                   0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                         0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                            0xe
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_15_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_15_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xd
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_17_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_17_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                           0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                             0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                    0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                      0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_SHFT                                          0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                          0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SPDM_VMID_GCFGIRPT_BMSK                                                       0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SPDM_VMID_GCFGIRPT_SHFT                                                          0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_BMSK                                                  0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_SHFT                                                    0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_BMSK                                                0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_SHFT                                                  0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_BMSK                                                       0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_SHFT                                                         0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP2_VMIDMT_GCFGIRPT_BMSK                                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP2_VMIDMT_GCFGIRPT_SHFT                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP1_VMIDMT_GCFGIRPT_BMSK                                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP1_VMIDMT_GCFGIRPT_SHFT                                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_BMSK                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_SHFT                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_GCFGIRPT_BMSK                                                   0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_GCFGIRPT_SHFT                                                    0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_BMSK                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_SHFT                                                     0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK                                                                             0x7e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_SEC_INTR_IN)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                               0x4000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                                  0xe
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_14_IRQ_OUT_SECURITY_BMSK                                                  0x2000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_14_IRQ_OUT_SECURITY_SHFT                                                     0xd
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_16_IRQ_OUT_SECURITY_BMSK                                                   0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_16_IRQ_OUT_SECURITY_SHFT                                                      0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                                 0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                                   0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                  0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                    0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_BMSK                                                             0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_SHFT                                                              0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_BMSK                                                        0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_SHFT                                                        0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                   0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SPDM_VMID_GCFGIRPT_ENABLE_BMSK                                         0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SPDM_VMID_GCFGIRPT_ENABLE_SHFT                                            0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_BMSK                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_SHFT                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP2_VMIDMT_GCFGIRPT_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP2_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP1_VMIDMT_GCFGIRPT_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP1_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_ENABLE_BMSK                      0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_ENABLE_SHFT                       0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GCFGIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GCFGIRPT_ENABLE_SHFT                                    0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK                                                                      0x7e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x4000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xe
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_14_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                               0x2000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_14_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                  0xd
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_16_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_16_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                   0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                              0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                    0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                      0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_SHFT                                          0x1

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_31_BMSK                                                                 0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_31_SHFT                                                                       0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_MSA_INTR_BMSK                                                          0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_MSA_INTR_SHFT                                                                0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SDC1_ICE_XPU_MSA_INTR_BMSK                                                      0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SDC1_ICE_XPU_MSA_INTR_SHFT                                                            0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MSS_MPU_XPU_MSA_INTR_BMSK                                                       0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MSS_MPU_XPU_MSA_INTR_SHFT                                                             0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TLMM_CENTER_XPU_MSA_INTR_BMSK                                                    0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TLMM_CENTER_XPU_MSA_INTR_SHFT                                                         0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPDM_XPU_MSA_INTR_BMSK                                                           0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPDM_XPU_MSA_INTR_SHFT                                                                0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR_BMSK                                                       0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR_SHFT                                                            0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_ICE_XPU_MSA_INTR_BMSK                                                        0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_ICE_XPU_MSA_INTR_SHFT                                                             0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_SNOC_XPU_MSA_INTERRUPT_BMSK                                                   0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_SNOC_XPU_MSA_INTERRUPT_SHFT                                                       0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_QDSS_CFG_MSA_INTERRUPT_BMSK                                                   0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_QDSS_CFG_MSA_INTERRUPT_SHFT                                                       0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_BMSK                                              0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_SHFT                                                  0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_SNOC_MS_XPU_MSA_INTERRUPT_BMSK                                                0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_SNOC_MS_XPU_MSA_INTERRUPT_SHFT                                                    0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_RPU_XPU_MSA_INTR_BMSK                                                          0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_RPU_XPU_MSA_INTR_SHFT                                                             0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH1_XPU_MSA_INTR_BMSK                                                         0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH1_XPU_MSA_INTR_SHFT                                                            0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH0_XPU_MSA_INTR_BMSK                                                         0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH0_XPU_MSA_INTR_SHFT                                                            0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CFG_XPU_MSA_INTR_BMSK                                                         0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CFG_XPU_MSA_INTR_SHFT                                                            0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_MSS_NAV_CE_XPU_MSA_INTR_BMSK                                                    0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_MSS_NAV_CE_XPU_MSA_INTR_SHFT                                                       0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_MSA_IRQ_BMSK                                                              0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_MSA_IRQ_SHFT                                                                 0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_MSA_IRQ_BMSK                                                              0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_MSA_IRQ_SHFT                                                                 0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TURING_XPU_IRQ_BMSK                                                                 0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TURING_XPU_IRQ_SHFT                                                                    0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_12_BMSK                                                           0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_12_SHFT                                                             0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_2_BMSK                                                            0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_2_SHFT                                                              0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_APU_XPU_MSA_INTR_BMSK                                                       0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_APU_XPU_MSA_INTR_SHFT                                                         0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR_BMSK                                                                0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR_SHFT                                                                  0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_MSA_INTR_BMSK                                                              0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_MSA_INTR_SHFT                                                               0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_BAM_XPU_MSA_INTR_BMSK                                                         0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_BAM_XPU_MSA_INTR_SHFT                                                          0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_MUTEX_MSA_INTR_BMSK                                                            0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_MUTEX_MSA_INTR_SHFT                                                             0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_APSS_MSA_INTR_BMSK                                                                    0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_APSS_MSA_INTR_SHFT                                                                     0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_REGS_MSA_INTR_BMSK                                                              0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_REGS_MSA_INTR_SHFT                                                              0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_NOC_XPU_MSA_INTR_BMSK                                                             0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_NOC_XPU_MSA_INTR_SHFT                                                             0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_1_BMSK                                                                         0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_1_SHFT                                                                         0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_QM_XPU_MSA_INTR_BMSK                                                              0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_QM_XPU_MSA_INTR_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK                                                                               0x3ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_22_BMSK                                                     0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_22_SHFT                                                        0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_BMSK                                                 0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_SHFT                                                    0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR_BMSK                                                        0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR_SHFT                                                           0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SKL_XPU_MSA_INTR_BMSK                                                               0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SKL_XPU_MSA_INTR_SHFT                                                                  0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC1_MPU_XPU_MSA_INTR_BMSK                                                         0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC1_MPU_XPU_MSA_INTR_SHFT                                                            0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC2_MPU_XPU_MSA_INTR_BMSK                                                         0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC2_MPU_XPU_MSA_INTR_SHFT                                                            0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_0_XPU_MSA_INTR_BMSK                                                              0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_0_XPU_MSA_INTR_SHFT                                                                0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MSS_Q6_MPU_XPU_MSA_INTR_BMSK                                                         0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MSS_Q6_MPU_XPU_MSA_INTR_SHFT                                                           0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RPM_MPU_MSA_INTR_BMSK                                                                0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RPM_MPU_MSA_INTR_SHFT                                                                  0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_20_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_20_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_XPU_MSA_INTR_BMSK                                                            0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_XPU_MSA_INTR_SHFT                                                             0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QDSS_BAM_XPU_MSA_INTR_BMSK                                                            0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QDSS_BAM_XPU_MSA_INTR_SHFT                                                             0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MPM2_XPU_MSA_INTR_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MPM2_XPU_MSA_INTR_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_DDR_REGS_CFG_XPU_MSA_INTR_BMSK                                                        0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_DDR_REGS_CFG_XPU_MSA_INTR_SHFT                                                         0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR_BMSK                                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR_SHFT                                                           0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_BMSK                                             0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_SHFT                                             0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_BMSK                                             0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_SHFT                                             0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_MPU_MSA_INTR_BMSK                                                               0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_MPU_MSA_INTR_SHFT                                                               0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_31_BMSK                                                          0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_31_SHFT                                                                0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_MSA_INTR_ENABLE_BMSK                                            0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_MSA_INTR_ENABLE_SHFT                                                  0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SDC1_ICE_XPU_MSA_INTR_ENABLE_BMSK                                        0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SDC1_ICE_XPU_MSA_INTR_ENABLE_SHFT                                              0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MSS_MPU_XPU_MSA_INTR_ENABLE_BMSK                                         0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MSS_MPU_XPU_MSA_INTR_ENABLE_SHFT                                               0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TLMM_CENTER_XPU_MSA_INTR_ENABLE_BMSK                                      0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TLMM_CENTER_XPU_MSA_INTR_ENABLE_SHFT                                           0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPDM_XPU_MSA_INTR_ENABLE_BMSK                                             0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPDM_XPU_MSA_INTR_ENABLE_SHFT                                                  0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR_ENABLE_BMSK                                         0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR_ENABLE_SHFT                                              0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_ICE_XPU_MSA_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_ICE_XPU_MSA_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_SNOC_XPU_MSA_INTERRUPT_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_SNOC_XPU_MSA_INTERRUPT_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_QDSS_CFG_MSA_INTERRUPT_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_QDSS_CFG_MSA_INTERRUPT_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_ENABLE_BMSK                                0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_ENABLE_SHFT                                    0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_SNOC_MS_XPU_MSA_INTERRUPT_ENABLE_BMSK                                  0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_SNOC_MS_XPU_MSA_INTERRUPT_ENABLE_SHFT                                      0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_RPU_XPU_MSA_INTR_ENABLE_BMSK                                            0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_RPU_XPU_MSA_INTR_ENABLE_SHFT                                               0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH1_XPU_MSA_INTR_ENABLE_BMSK                                           0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH1_XPU_MSA_INTR_ENABLE_SHFT                                              0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH0_XPU_MSA_INTR_ENABLE_BMSK                                           0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH0_XPU_MSA_INTR_ENABLE_SHFT                                              0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CFG_XPU_MSA_INTR_ENABLE_BMSK                                           0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CFG_XPU_MSA_INTR_ENABLE_SHFT                                              0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_MSA_INTR_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_MSA_INTR_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_MSA_IRQ_ENABLE_BMSK                                                0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_MSA_IRQ_ENABLE_SHFT                                                   0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_MSA_IRQ_ENABLE_BMSK                                                0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_MSA_IRQ_ENABLE_SHFT                                                   0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TURING_XPU_ENABLE_BMSK                                                       0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TURING_XPU_ENABLE_SHFT                                                          0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_12_ENABLE_BMSK                                             0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_12_ENABLE_SHFT                                               0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_2_ENABLE_BMSK                                              0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_2_ENABLE_SHFT                                                0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_APU_XPU_MSA_INTR_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_APU_XPU_MSA_INTR_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR_ENABLE_BMSK                                                  0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR_ENABLE_SHFT                                                    0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_MSA_INTR_ENABLE_BMSK                                                0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_MSA_INTR_ENABLE_SHFT                                                 0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU_MSA_INTR_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU_MSA_INTR_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_MUTEX_MSA_INTR_ENABLE_BMSK                                              0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_MUTEX_MSA_INTR_ENABLE_SHFT                                               0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_APSS_MSA_INTR_ENABLE_BMSK                                                      0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_APSS_MSA_INTR_ENABLE_SHFT                                                       0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_REGS_MSA_INTR_ENABLE_BMSK                                                0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_REGS_MSA_INTR_ENABLE_SHFT                                                0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_NOC_XPU_MSA_INTR_ENABLE_BMSK                                               0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_NOC_XPU_MSA_INTR_ENABLE_SHFT                                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_1_BMSK                                                                  0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_1_SHFT                                                                  0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_QM_XPU_MSA_INTR_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_QM_XPU_MSA_INTR_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK                                                                        0x3ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_22_ENABLE_BMSK                                       0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_22_ENABLE_SHFT                                          0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_ENABLE_BMSK                                   0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_ENABLE_SHFT                                      0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR_ENABLE_BMSK                                          0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR_ENABLE_SHFT                                             0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SKL_XPU_MSA_INTR_ENABLE_BMSK                                                 0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SKL_XPU_MSA_INTR_ENABLE_SHFT                                                    0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC1_MPU_XPU_MSA_INTR_ENABLE_BMSK                                           0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC1_MPU_XPU_MSA_INTR_ENABLE_SHFT                                              0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC2_MPU_XPU_MSA_INTR_ENABLE_BMSK                                           0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC2_MPU_XPU_MSA_INTR_ENABLE_SHFT                                              0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_0_XPU_MSA_INTR_ENABLE_BMSK                                                0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_0_XPU_MSA_INTR_ENABLE_SHFT                                                  0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MSS_Q6_MPU_XPU_MSA_INTR_ENABLE_BMSK                                           0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MSS_Q6_MPU_XPU_MSA_INTR_ENABLE_SHFT                                             0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RPM_MPU_MSA_INTR_ENABLE_BMSK                                                  0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RPM_MPU_MSA_INTR_ENABLE_SHFT                                                    0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_20_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_20_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_XPU_MSA_INTR_ENABLE_BMSK                                              0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_XPU_MSA_INTR_ENABLE_SHFT                                               0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QDSS_BAM_XPU_MSA_INTR_ENABLE_BMSK                                              0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QDSS_BAM_XPU_MSA_INTR_ENABLE_SHFT                                               0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MPM2_XPU_MSA_INTR_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MPM2_XPU_MSA_INTR_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_DDR_REGS_CFG_XPU_MSA_INTR_ENABLE_BMSK                                          0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_DDR_REGS_CFG_XPU_MSA_INTR_ENABLE_SHFT                                           0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR_ENABLE_BMSK                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR_ENABLE_SHFT                                             0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_ENABLE_BMSK                               0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_ENABLE_SHFT                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_ENABLE_BMSK                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_ENABLE_SHFT                               0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_MPU_MSA_INTR_ENABLE_BMSK                                                 0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_MPU_MSA_INTR_ENABLE_SHFT                                                 0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                               0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                          0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                             0x0

#define HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00007004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, m)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,v)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,m,v,HWIO_TCSR_SPDM_DLY_FIFO_EN_IN)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK                                                                               0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG1_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_BMSK                                                             0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000700c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000700c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000701c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000701c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_SPDM_WRP_RT_INTF_CTL0_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_SPDM_WRP_RT_INTF_CTL0_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007020)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007020)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_SPDM_WRP_RT_INTF_CTL1_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_SPDM_WRP_RT_INTF_CTL1_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007024)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007024)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_SPDM_WRP_RT_INTF_CTL2_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_SPDM_WRP_RT_INTF_CTL2_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007028)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007028)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_SPDM_WRP_RT_INTF_CTL3_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_SPDM_WRP_RT_INTF_CTL3_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000702c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000702c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_SPDM_WRP_RT_INTF_CTL4_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_SPDM_WRP_RT_INTF_CTL4_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007030)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007030)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_SPDM_WRP_RT_INTF_CTL5_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_SPDM_WRP_RT_INTF_CTL5_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007034)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007034)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_SPDM_WRP_RT_INTF_CTL6_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_SPDM_WRP_RT_INTF_CTL6_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007038)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007038)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_SPDM_WRP_RT_INTF_CTL7_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_SPDM_WRP_RT_INTF_CTL7_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000703c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000703c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_SPDM_WRP_RT_INTF_CTL8_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_SPDM_WRP_RT_INTF_CTL8_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007040)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007040)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_SPDM_WRP_RT_INTF_CTL9_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_SPDM_WRP_RT_INTF_CTL9_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007044)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007044)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_SPDM_WRP_RT_INTF_CTL10_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_SPDM_WRP_RT_INTF_CTL10_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007048)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007048)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_SPDM_WRP_RT_INTF_CTL11_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_SPDM_WRP_RT_INTF_CTL11_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000704c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000704c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_SPDM_WRP_RT_INTF_CTL12_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_SPDM_WRP_RT_INTF_CTL12_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007050)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007050)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_SPDM_WRP_RT_INTF_CTL13_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_SPDM_WRP_RT_INTF_CTL13_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007054)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007054)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_SPDM_WRP_RT_INTF_CTL14_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_SPDM_WRP_RT_INTF_CTL14_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007058)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007058)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_SPDM_WRP_RT_INTF_CTL15_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_SPDM_WRP_RT_INTF_CTL15_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007064)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007064)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007068)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007068)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000706c)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000706c)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR, HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_IN)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_SPDM_WRP_CTL_COMMON_BMSK                                                  0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_SPDM_WRP_CTL_COMMON_SHFT                                                         0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00007070)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007070)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK                                                                                   0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_BMSK                                                                  0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_SHFT                                                                  0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                      0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                 0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                      0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                    0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                       0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                      0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                       0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_2_IRQ_BMSK                                                  0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_2_IRQ_SHFT                                                        0x1f
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB3_IRQ_BMSK                                                    0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB3_IRQ_SHFT                                                          0x1e
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB2_IRQ_BMSK                                                    0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB2_IRQ_SHFT                                                          0x1d
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_BMSK                                  0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_SHFT                                        0x1c
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_BMSK                                            0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_SHFT                                                 0x1b
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_BMSK                                             0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_SHFT                                                  0x1a
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS3_BUS_TIMEOUT_IRQ_BMSK                                                0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS3_BUS_TIMEOUT_IRQ_SHFT                                                     0x19
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_BMSK                                                     0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_SHFT                                                          0x18
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_BMSK                                               0x800000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_SHFT                                                   0x17
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBI_TIMEOUT1_BMSK                                               0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBI_TIMEOUT1_SHFT                                                   0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBE_TIMEOUT0_BMSK                                               0x200000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBE_TIMEOUT0_SHFT                                                   0x15
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_BMSK                                                  0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_SHFT                                                      0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS2_BUS_TIMEOUT_IRQ_BMSK                                                  0x80000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS2_BUS_TIMEOUT_IRQ_SHFT                                                     0x13
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS1_BUS_TIMEOUT_IRQ_BMSK                                                  0x40000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS1_BUS_TIMEOUT_IRQ_SHFT                                                     0x12
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS_BUS_TIMEOUT_IRQ_BMSK                                                   0x20000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS_BUS_TIMEOUT_IRQ_SHFT                                                      0x11
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_BMSK                                        0x10000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_SHFT                                           0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_BMSK                                                 0x8000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_SHFT                                                    0xf
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S1_IRQ_BMSK                                               0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S1_IRQ_SHFT                                                  0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S0_IRQ_BMSK                                               0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S0_IRQ_SHFT                                                  0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S2_IRQ_BMSK                                               0x1000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S2_IRQ_SHFT                                                  0xc
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_BMSK                                                      0x800
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_SHFT                                                        0xb
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_BMSK                                                 0x400
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_SHFT                                                   0xa
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_IPA_4_IRQ_BMSK                                                   0x200
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_IPA_4_IRQ_SHFT                                                     0x9
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_BMSK                                          0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_SHFT                                            0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT_0_BMSK                                                  0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT_0_SHFT                                                   0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_BMSK                                                            0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_SHFT                                                             0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_BMSK                                                   0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_SHFT                                                    0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_BMSK                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_SHFT                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_BMSK                                                    0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_SHFT                                                    0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_BMSK                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_SHFT                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_BMSK                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_SHFT                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00008024)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008024)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_RMSK                                                                               0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS1_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_BUS_TIMEOUT_4_LPASS_IRQ_BMSK                                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_BUS_TIMEOUT_4_LPASS_IRQ_SHFT                                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_LPASS_IRQ_OUT_AHBL_TIMEOUT_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_LPASS_IRQ_OUT_AHBL_TIMEOUT_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00008030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                       0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                             0x1f
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                         0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                               0x1d
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                       0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                             0x1c
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                                 0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                      0x1b
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                  0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                       0x1a
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x19
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                    0x800000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                        0x17
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x80000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x13
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                        0x20000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                           0x11
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                             0x10000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                                0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                               0x100
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                        0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                         0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00008034)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008034)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_RMSK                                                                           0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00008040)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008040)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                      0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                            0x1f
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                        0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                              0x1e
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                        0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                              0x1d
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                      0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                            0x1c
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                                0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                     0x1b
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                 0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                      0x1a
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                    0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x19
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                   0x800000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                       0x17
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                   0x400000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                       0x16
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                   0x200000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                       0x15
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                      0x80000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x13
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                      0x40000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x12
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x20000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x11
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                            0x10000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                               0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                     0x8000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                        0xf
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                  0x4000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                     0xe
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                  0x2000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                     0xd
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                  0x1000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                     0xc
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                     0x400
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                       0xa
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                       0x200
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                         0x9
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                              0x100
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                                0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                       0x20
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                        0x5
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                        0x3
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00008044)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008044)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_RMSK                                                                          0x3
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00008050)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008050)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK                                                                   0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                     0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                           0x1f
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                       0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                             0x1e
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                       0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                             0x1d
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                     0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                           0x1c
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                               0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                    0x1b
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                     0x1a
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                        0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                             0x18
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                  0x800000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                      0x17
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                  0x400000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                      0x16
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                  0x200000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                      0x15
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                     0x100000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                         0x14
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x40000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x12
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                      0x20000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x11
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                           0x10000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                              0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                    0x8000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                       0xf
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                 0x1000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                    0xc
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                         0x800
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                           0xb
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                             0x100
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                               0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                     0x80
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                      0x7
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                      0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00008054)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008054)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_RMSK                                                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00008060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                       0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                             0x1f
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                         0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                               0x1d
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                       0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                             0x1c
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                                 0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                      0x1b
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                  0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                       0x1a
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x19
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                    0x800000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                        0x17
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x80000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x13
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                        0x20000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                           0x11
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                             0x10000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                                0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                               0x100
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                        0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                         0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00008064)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008064)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_RMSK                                                                           0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00008068)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008068)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK                                                                            0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_IN          \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, m)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_BMSK                                                    0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00008070)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008070)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK                                                                  0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                    0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                          0x1f
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                      0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                            0x1e
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                      0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                            0x1d
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                    0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                          0x1c
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                              0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                   0x1b
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                               0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                    0x1a
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                  0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                       0x19
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                       0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                            0x18
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                 0x800000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                     0x17
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                 0x400000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                     0x16
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                 0x200000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                     0x15
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                    0x100000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                        0x14
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                    0x80000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                       0x13
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                    0x40000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                       0x12
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x20000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x11
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                          0x10000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                             0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                0x4000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                   0xe
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                0x2000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                   0xd
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                0x1000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                   0xc
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                        0x800
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                          0xb
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                   0x400
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                     0xa
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                            0x100
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                              0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                    0x80
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                     0x7
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                              0x40
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                               0x6
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                     0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                      0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                      0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                      0x3
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                      0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                      0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                      0x0

#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00008074)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008074)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_RMSK                                                                        0x3
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                      0x0

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                        0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, HWIO_TCSR_TCSR_CLK_EN_RMSK)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                            0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                            0x0

#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK                                                                               0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, m)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,v)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,m,v,HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_BMSK                                                          0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_SHFT                                                          0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                  0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, HWIO_TCSR_SYS_POWER_CTRL_RMSK)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                   0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                      0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                        0x3
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, HWIO_TCSR_USB_CORE_ID_RMSK)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                            0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                            0x0

#define HWIO_TCSR_SPARE_REG0_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, HWIO_TCSR_SPARE_REG0_RMSK)
#define HWIO_TCSR_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG0_ADDR,m,v,HWIO_TCSR_SPARE_REG0_IN)
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG1_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, HWIO_TCSR_SPARE_REG1_RMSK)
#define HWIO_TCSR_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG1_ADDR,m,v,HWIO_TCSR_SPARE_REG1_IN)
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, HWIO_TCSR_SPARE_REG2_RMSK)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, HWIO_TCSR_SPARE_REG3_RMSK)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG4_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, HWIO_TCSR_SPARE_REG4_RMSK)
#define HWIO_TCSR_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, m)
#define HWIO_TCSR_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG4_ADDR,v)
#define HWIO_TCSR_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG4_ADDR,m,v,HWIO_TCSR_SPARE_REG4_IN)
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG5_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG5_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, HWIO_TCSR_SPARE_REG5_RMSK)
#define HWIO_TCSR_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, m)
#define HWIO_TCSR_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG5_ADDR,v)
#define HWIO_TCSR_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG5_ADDR,m,v,HWIO_TCSR_SPARE_REG5_IN)
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, m)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,v)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,m,v,HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_SHFT                                                        0x0

#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK                                                                                  0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_BMSK                                                                0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_SHFT                                                                0x0

#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK                                                                                0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_BMSK                                                            0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_SHFT                                                            0x0

#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK                                                                                0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_BMSK                                                            0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_SHFT                                                            0x0

#define HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000b008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK                                                                                  0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,m,v,HWIO_TCSR_PHSS_TEST_BUS_SEL_IN)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_BMSK                                                                0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_SHFT                                                                0x0

#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n)                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b040 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_OFFS(n)                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b040 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_RMSK                                                                        0xfff
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_MAXn                                                                            1
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_6_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_6_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_5_IRQ_ENABLE_BMSK                                          0x400
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_5_IRQ_ENABLE_SHFT                                            0xa
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_4_IRQ_ENABLE_BMSK                                          0x200
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_4_IRQ_ENABLE_SHFT                                            0x9
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_3_IRQ_ENABLE_BMSK                                          0x100
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_3_IRQ_ENABLE_SHFT                                            0x8
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_2_IRQ_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_2_IRQ_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_1_IRQ_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_1_IRQ_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_6_IRQ_ENABLE_BMSK                                           0x20
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_6_IRQ_ENABLE_SHFT                                            0x5
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_5_IRQ_ENABLE_BMSK                                           0x10
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_5_IRQ_ENABLE_SHFT                                            0x4
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                            0x8
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                            0x3
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                            0x4
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                            0x2
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                            0x1
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                            0x0

#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n)                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_OFFS(n)                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_RMSK                                                                       0xfff
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_MAXn                                                                           1
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_6_IRQ_ENABLE_BMSK                                        0x800
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_6_IRQ_ENABLE_SHFT                                          0xb
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_5_IRQ_ENABLE_BMSK                                        0x400
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_5_IRQ_ENABLE_SHFT                                          0xa
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_4_IRQ_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_4_IRQ_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_3_IRQ_ENABLE_BMSK                                        0x100
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_3_IRQ_ENABLE_SHFT                                          0x8
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_2_IRQ_ENABLE_BMSK                                         0x80
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_2_IRQ_ENABLE_SHFT                                          0x7
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_1_IRQ_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_1_IRQ_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_6_IRQ_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_6_IRQ_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_5_IRQ_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_5_IRQ_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_4_IRQ_ENABLE_BMSK                                          0x8
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_4_IRQ_ENABLE_SHFT                                          0x3
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_3_IRQ_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_3_IRQ_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_2_IRQ_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_2_IRQ_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_1_IRQ_ENABLE_BMSK                                          0x1
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_1_IRQ_ENABLE_SHFT                                          0x0

#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n)                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OFFS(n)                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK                                                                          0xfff
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MAXn                                                                              1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_6_IRQ_ENABLE_BMSK                                              0x800
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_6_IRQ_ENABLE_SHFT                                                0xb
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_5_IRQ_ENABLE_BMSK                                              0x400
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_5_IRQ_ENABLE_SHFT                                                0xa
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_4_IRQ_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_4_IRQ_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_3_IRQ_ENABLE_BMSK                                              0x100
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_3_IRQ_ENABLE_SHFT                                                0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_2_IRQ_ENABLE_BMSK                                               0x80
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_2_IRQ_ENABLE_SHFT                                                0x7
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_1_IRQ_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_1_IRQ_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_BMSK                                               0x20
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_SHFT                                                0x5
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_BMSK                                               0x10
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_SHFT                                                0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                0x3
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n)                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_OFFS(n)                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_RMSK                                                                        0xfff
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_MAXn                                                                            1
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_6_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_6_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_5_IRQ_ENABLE_BMSK                                          0x400
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_5_IRQ_ENABLE_SHFT                                            0xa
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_4_IRQ_ENABLE_BMSK                                          0x200
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_4_IRQ_ENABLE_SHFT                                            0x9
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_3_IRQ_ENABLE_BMSK                                          0x100
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_3_IRQ_ENABLE_SHFT                                            0x8
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_2_IRQ_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_2_IRQ_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_1_IRQ_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_1_IRQ_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                           0x20
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                            0x5
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                           0x10
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                            0x4
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                            0x8
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                            0x3
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                            0x4
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                            0x2
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                            0x1
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                            0x0

#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n)                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OFFS(n)                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK                                                                           0xfff
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MAXn                                                                               1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_6_IRQ_ENABLE_BMSK                                                0x800
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_6_IRQ_ENABLE_SHFT                                                  0xb
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_5_IRQ_ENABLE_BMSK                                                0x400
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_5_IRQ_ENABLE_SHFT                                                  0xa
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_4_IRQ_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_4_IRQ_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_3_IRQ_ENABLE_BMSK                                                0x100
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_3_IRQ_ENABLE_SHFT                                                  0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_2_IRQ_ENABLE_BMSK                                                 0x80
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_2_IRQ_ENABLE_SHFT                                                  0x7
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_1_IRQ_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_1_IRQ_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                  0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                  0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000b800)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b800)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_RMSK                                                                                  0x7
#define HWIO_TCSR_LPASS_QUP_INT_SEL_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR, HWIO_TCSR_LPASS_QUP_INT_SEL_RMSK)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR, m)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR,v)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR,m,v,HWIO_TCSR_LPASS_QUP_INT_SEL_IN)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_LPASS_QUP_INT_ENABLE_BMSK                                                             0x7
#define HWIO_TCSR_LPASS_QUP_INT_SEL_LPASS_QUP_INT_ENABLE_SHFT                                                             0x0

#define HWIO_TCSR_LPASS_UART_INT_SEL_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000bc00)
#define HWIO_TCSR_LPASS_UART_INT_SEL_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000bc00)
#define HWIO_TCSR_LPASS_UART_INT_SEL_RMSK                                                                                 0x7
#define HWIO_TCSR_LPASS_UART_INT_SEL_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR, HWIO_TCSR_LPASS_UART_INT_SEL_RMSK)
#define HWIO_TCSR_LPASS_UART_INT_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR, m)
#define HWIO_TCSR_LPASS_UART_INT_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR,v)
#define HWIO_TCSR_LPASS_UART_INT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR,m,v,HWIO_TCSR_LPASS_UART_INT_SEL_IN)
#define HWIO_TCSR_LPASS_UART_INT_SEL_LPASS_UART_INT_ENABLE_BMSK                                                           0x7
#define HWIO_TCSR_LPASS_UART_INT_SEL_LPASS_UART_INT_ENABLE_SHFT                                                           0x0

#define HWIO_TCSR_TCSR_LDO_MISC_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b22c)
#define HWIO_TCSR_TCSR_LDO_MISC_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b22c)
#define HWIO_TCSR_TCSR_LDO_MISC_RMSK                                                                               0xffffffff
#define HWIO_TCSR_TCSR_LDO_MISC_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_LDO_MISC_ADDR, HWIO_TCSR_TCSR_LDO_MISC_RMSK)
#define HWIO_TCSR_TCSR_LDO_MISC_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_LDO_MISC_ADDR, m)
#define HWIO_TCSR_TCSR_LDO_MISC_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_LDO_MISC_ADDR,v)
#define HWIO_TCSR_TCSR_LDO_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_LDO_MISC_ADDR,m,v,HWIO_TCSR_TCSR_LDO_MISC_IN)
#define HWIO_TCSR_TCSR_LDO_MISC_TCSR_LDO_MISC_BMSK                                                                 0xffffffff
#define HWIO_TCSR_TCSR_LDO_MISC_TCSR_LDO_MISC_SHFT                                                                        0x0

#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK                                                                      0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_BMSK                                               0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_SHFT                                                      0x0

#define HWIO_TCSR_USB3_DP_PHYMODE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000b248)
#define HWIO_TCSR_USB3_DP_PHYMODE_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b248)
#define HWIO_TCSR_USB3_DP_PHYMODE_RMSK                                                                                    0x1
#define HWIO_TCSR_USB3_DP_PHYMODE_IN          \
        in_dword_masked(HWIO_TCSR_USB3_DP_PHYMODE_ADDR, HWIO_TCSR_USB3_DP_PHYMODE_RMSK)
#define HWIO_TCSR_USB3_DP_PHYMODE_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB3_DP_PHYMODE_ADDR, m)
#define HWIO_TCSR_USB3_DP_PHYMODE_OUT(v)      \
        out_dword(HWIO_TCSR_USB3_DP_PHYMODE_ADDR,v)
#define HWIO_TCSR_USB3_DP_PHYMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB3_DP_PHYMODE_ADDR,m,v,HWIO_TCSR_USB3_DP_PHYMODE_IN)
#define HWIO_TCSR_USB3_DP_PHYMODE_USB3_DP_PHYMODE_BMSK                                                                    0x1
#define HWIO_TCSR_USB3_DP_PHYMODE_USB3_DP_PHYMODE_SHFT                                                                    0x0

#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000b24c)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b24c)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_RMSK                                                                           0x1
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_IN          \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR, HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_RMSK)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_INM(m)      \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR, m)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OUT(v)      \
        out_dword(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR,v)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR,m,v,HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_IN)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_QUSB2PHY_CLAMP_DIG_N_1P8_BMSK                                                  0x1
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_QUSB2PHY_CLAMP_DIG_N_1P8_SHFT                                                  0x0

#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b204)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b204)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK                                                                  0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_BMSK                                       0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_SHFT                                              0x0

#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b20c)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b20c)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK                                                                          0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_BMSK                                                        0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_SHFT                                                        0x0

#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b160 + 0x4 * (n))
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_OFFS(n)                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b160 + 0x4 * (n))
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_RMSK                                                                  0x8000007f
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                          31
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_EN_BMSK                                           0x80000000
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_EN_SHFT                                                 0x1f
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_SEL_BMSK                                                0x7f
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_SEL_SHFT                                                 0x0

#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000b360 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_OFFS(n)                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b360 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_RMSK                                                              0x8000001f
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                      31
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_EN_BMSK                                   0x80000000
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_EN_SHFT                                         0x1f
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_SEL_BMSK                                        0x1f
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_SEL_SHFT                                         0x0

#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000b760 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_OFFS(n)                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b760 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_RMSK                                                         0x80000001
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                 31
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_EN_BMSK                         0x80000000
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_EN_SHFT                               0x1f
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_SEL_BMSK                               0x1
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_SEL_SHFT                               0x0

#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000bf60 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_OFFS(n)                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000bf60 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_RMSK                                                         0x80000007
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                 31
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_EN_BMSK                         0x80000000
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_EN_SHFT                               0x1f
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_LAST_BMSK                          0x4
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_LAST_SHFT                          0x2
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_BMSK                               0x3
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_SHFT                               0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                 0x303
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, HWIO_TCSR_QPDI_DISABLE_CFG_RMSK)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_BMSK                                                               0x200
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_SHFT                                                                 0x9
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_BMSK                                                               0x100
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_SHFT                                                                 0x8
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_BMSK                                                            0x2
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_SHFT                                                            0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                  0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                  0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK                                                                          0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_BMSK                                                                0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_SHFT                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_BMSK                                                              0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_SHFT                                                              0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK                                                                          0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_BMSK                                                                0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_SHFT                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_BMSK                                                              0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_SHFT                                                              0x0

#define HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00017000)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00017000)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_RMSK                                                                                 0xff
#define HWIO_TCSR_BIAS_REF_LS_ATEST_IN          \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR, HWIO_TCSR_BIAS_REF_LS_ATEST_RMSK)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR, m)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_OUT(v)      \
        out_dword(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR,v)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR,m,v,HWIO_TCSR_BIAS_REF_LS_ATEST_IN)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_SAPRE_BMSK                                                                 0x80
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_SAPRE_SHFT                                                                  0x7
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_SPARE_BMSK                                                                  0x40
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_SPARE_SHFT                                                                   0x6
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_3_BMSK                                                                     0x20
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_3_SHFT                                                                      0x5
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_3_BMSK                                                                      0x10
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_3_SHFT                                                                       0x4
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_2_BMSK                                                                      0x8
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_2_SHFT                                                                      0x3
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_2_BMSK                                                                       0x4
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_2_SHFT                                                                       0x2
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_1_BMSK                                                                      0x2
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_1_SHFT                                                                      0x1
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_1_BMSK                                                                       0x1
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_1_SHFT                                                                       0x0

#define HWIO_TCSR_LDO_SLEEP_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_RMSK                                                                                     0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, HWIO_TCSR_LDO_SLEEP_CTRL_RMSK)
#define HWIO_TCSR_LDO_SLEEP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,m,v,HWIO_TCSR_LDO_SLEEP_CTRL_IN)
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_BMSK                                                                           0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_SHFT                                                                           0x0

#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000c004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK                                                                              0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,m,v,HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_BMSK                                                             0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_SHFT                                                             0x0

#define HWIO_TCSR_LDO_OBIAS_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_RMSK                                                                                     0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, HWIO_TCSR_LDO_OBIAS_CTRL_RMSK)
#define HWIO_TCSR_LDO_OBIAS_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OBIAS_CTRL_IN)
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_BMSK                                                                        0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_SHFT                                                                        0x0

#define HWIO_TCSR_LDO_VREF_CONFIG_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000c00c)
#define HWIO_TCSR_LDO_VREF_CONFIG_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c00c)
#define HWIO_TCSR_LDO_VREF_CONFIG_RMSK                                                                                    0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, HWIO_TCSR_LDO_VREF_CONFIG_RMSK)
#define HWIO_TCSR_LDO_VREF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_VREF_CONFIG_IN)
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_BMSK                                                                    0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_SHFT                                                                    0x0

#define HWIO_TCSR_LDO_IB_CONFIG_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000c010)
#define HWIO_TCSR_LDO_IB_CONFIG_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c010)
#define HWIO_TCSR_LDO_IB_CONFIG_RMSK                                                                                      0x7
#define HWIO_TCSR_LDO_IB_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, HWIO_TCSR_LDO_IB_CONFIG_RMSK)
#define HWIO_TCSR_LDO_IB_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_IB_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_IB_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_IB_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_IB_CONFIG_IN)
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_BMSK                                                                        0x7
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_SHFT                                                                        0x0

#define HWIO_TCSR_LDO_BGC_CONFIG_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c014)
#define HWIO_TCSR_LDO_BGC_CONFIG_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c014)
#define HWIO_TCSR_LDO_BGC_CONFIG_RMSK                                                                                     0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, HWIO_TCSR_LDO_BGC_CONFIG_RMSK)
#define HWIO_TCSR_LDO_BGC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_BGC_CONFIG_IN)
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_BMSK                                                                             0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_SHFT                                                                             0x0

#define HWIO_TCSR_LDO_VREF_CTRL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000c018)
#define HWIO_TCSR_LDO_VREF_CTRL_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c018)
#define HWIO_TCSR_LDO_VREF_CTRL_RMSK                                                                                  0x10001
#define HWIO_TCSR_LDO_VREF_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, HWIO_TCSR_LDO_VREF_CTRL_RMSK)
#define HWIO_TCSR_LDO_VREF_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CTRL_ADDR,m,v,HWIO_TCSR_LDO_VREF_CTRL_IN)
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_BMSK                                                                 0x10000
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_SHFT                                                                    0x10
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_BMSK                                                                      0x1
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_SHFT                                                                      0x0

#define HWIO_TCSR_LDO_LD_EN_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000c01c)
#define HWIO_TCSR_LDO_LD_EN_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c01c)
#define HWIO_TCSR_LDO_LD_EN_RMSK                                                                                   0x80000000
#define HWIO_TCSR_LDO_LD_EN_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, HWIO_TCSR_LDO_LD_EN_RMSK)
#define HWIO_TCSR_LDO_LD_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, m)
#define HWIO_TCSR_LDO_LD_EN_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_EN_ADDR,v)
#define HWIO_TCSR_LDO_LD_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_EN_ADDR,m,v,HWIO_TCSR_LDO_LD_EN_IN)
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_BMSK                                                                         0x80000000
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_SHFT                                                                               0x1f

#define HWIO_TCSR_LDO_LD_CTRL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000c020)
#define HWIO_TCSR_LDO_LD_CTRL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c020)
#define HWIO_TCSR_LDO_LD_CTRL_RMSK                                                                                   0xff00ff
#define HWIO_TCSR_LDO_LD_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, HWIO_TCSR_LDO_LD_CTRL_RMSK)
#define HWIO_TCSR_LDO_LD_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_LD_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_LD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_CTRL_ADDR,m,v,HWIO_TCSR_LDO_LD_CTRL_IN)
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_BMSK                                                                        0xff0000
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_SHFT                                                                            0x10
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_BMSK                                                                            0xff
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_SHFT                                                                             0x0

#define HWIO_TCSR_LDO_OSC_RESETB_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c024)
#define HWIO_TCSR_LDO_OSC_RESETB_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c024)
#define HWIO_TCSR_LDO_OSC_RESETB_RMSK                                                                              0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, HWIO_TCSR_LDO_OSC_RESETB_RMSK)
#define HWIO_TCSR_LDO_OSC_RESETB_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, m)
#define HWIO_TCSR_LDO_OSC_RESETB_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR,v)
#define HWIO_TCSR_LDO_OSC_RESETB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_RESETB_ADDR,m,v,HWIO_TCSR_LDO_OSC_RESETB_IN)
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_BMSK                                                               0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_SHFT                                                                     0x1f

#define HWIO_TCSR_LDO_OSC_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c028)
#define HWIO_TCSR_LDO_OSC_CTRL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c028)
#define HWIO_TCSR_LDO_OSC_CTRL_RMSK                                                                                       0x3
#define HWIO_TCSR_LDO_OSC_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, HWIO_TCSR_LDO_OSC_CTRL_RMSK)
#define HWIO_TCSR_LDO_OSC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OSC_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OSC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OSC_CTRL_IN)
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_BMSK                                                                          0x3
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_SHFT                                                                          0x0

#define HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000c02c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c02c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK                                                                             0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_EN_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_BMSK                                                                  0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_SHFT                                                                        0x1f

#define HWIO_TCSR_LDO_DFT_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c030)
#define HWIO_TCSR_LDO_DFT_CTRL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c030)
#define HWIO_TCSR_LDO_DFT_CTRL_RMSK                                                                                       0x7
#define HWIO_TCSR_LDO_DFT_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, HWIO_TCSR_LDO_DFT_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_BMSK                                                                        0x7
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_SHFT                                                                        0x0

#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d000)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d000)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDLPI_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_COMPILER_VDDLPI_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_COMPILER_VDDLPI_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d004)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d004)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDLPI_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_COMPILER_VDDLPI_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_COMPILER_VDDLPI_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d100)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d100)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d104)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d104)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1d0)
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1d0)
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_RMSK                                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_BMSK                           0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_SHFT                            0x0

#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1d4)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1d4)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_CUSTOM_ACC_SPARE_VDDMSS_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_CUSTOM_ACC_SPARE_VDDMSS_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1e0)
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1e0)
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_ADDR, HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_CUSTOM_ACC_Q6_VDDCX_BMSK                                                           0xff
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_CUSTOM_ACC_Q6_VDDCX_SHFT                                                            0x0

#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1e4)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1e4)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_ADDR, HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_CUSTOM_ACC_SPARE_VDDCX_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_CUSTOM_ACC_SPARE_VDDCX_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d110)
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d110)
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_RMSK                                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_ADDR, HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_BMSK                           0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_SHFT                            0x0

#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d114)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d114)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_ADDR, HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_CUSTOM_ACC_SPARE_VDDGFX_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_CUSTOM_ACC_SPARE_VDDGFX_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1e8)
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1e8)
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_RMSK                                                              0xff
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_BMSK                         0xff
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_SHFT                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1ec)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1ec)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_CUSTOM_ACC_KRYOBSILVER_TYPE5_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_CUSTOM_ACC_KRYOBSILVER_TYPE5_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1f0)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1f0)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_CUSTOM_ACC_KRYOBSILVER_TYPE6_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_CUSTOM_ACC_KRYOBSILVER_TYPE6_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1f4)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1f4)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_CUSTOM_ACC_KRYOBSILVER_TYPE7_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_CUSTOM_ACC_KRYOBSILVER_TYPE7_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1f8)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1f8)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_CUSTOM_ACC_KRYOBSILVER_TYPE8_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_CUSTOM_ACC_KRYOBSILVER_TYPE8_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1fc)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1fc)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_CUSTOM_ACC_KRYOBSILVER_TYPE9_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_CUSTOM_ACC_KRYOBSILVER_TYPE9_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d200)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d200)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_CUSTOM_ACC_KRYOBSILVER_TYPE10_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_CUSTOM_ACC_KRYOBSILVER_TYPE10_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d204)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d204)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_CUSTOM_ACC_KRYOBSILVER_TYPE11_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_CUSTOM_ACC_KRYOBSILVER_TYPE11_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d208)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d208)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_CUSTOM_ACC_KRYOBSILVER_TYPE12_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_CUSTOM_ACC_KRYOBSILVER_TYPE12_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d20c)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d20c)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_CUSTOM_ACC_KRYOBSILVER_TYPE13_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_CUSTOM_ACC_KRYOBSILVER_TYPE13_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d210)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d210)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_CUSTOM_ACC_KRYOBSILVER_TYPE14_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_CUSTOM_ACC_KRYOBSILVER_TYPE14_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d214)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d214)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_CUSTOM_ACC_KRYOBSILVER_TYPE15_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_CUSTOM_ACC_KRYOBSILVER_TYPE15_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d218)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d218)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_CUSTOM_ACC_KRYOBSILVER_TYPE16_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_CUSTOM_ACC_KRYOBSILVER_TYPE16_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000d21c)
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d21c)
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_RMSK                                                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_CUSTOM_ACC_2PRF_2S_VDDMSS_BMSK                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_CUSTOM_ACC_2PRF_2S_VDDMSS_SHFT                                                0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                      0x1
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, HWIO_TCSR_MEM_ARRY_STBY_RMSK)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                      0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                      0x0

#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000e004)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e004)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_RMSK                                                                                  0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR, HWIO_TCSR_MEM_SVS_SEL_VDDCX_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_VDDCX_IN)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_MEM_SVS_SEL_VDDCX_BMSK                                                                0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_MEM_SVS_SEL_VDDCX_SHFT                                                                0x0

#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000e008)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e008)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_RMSK                                                                             0x1
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR, HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_RMSK)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR, m)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR,v)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR,m,v,HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_IN)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_WCSS_MEM_SVS_SEL_VDDCX_BMSK                                                      0x1
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_WCSS_MEM_SVS_SEL_VDDCX_SHFT                                                      0x0

#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000f004)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f004)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_RMSK                                                                                 0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR, HWIO_TCSR_MEM_SVS_SEL_VDDGFX_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_VDDGFX_IN)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_MEM_SVS_SEL_VDDGFX_BMSK                                                              0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_MEM_SVS_SEL_VDDGFX_SHFT                                                              0x0

#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_RMSK                                                                                 0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR, HWIO_TCSR_MEM_SVS_SEL_VDDLPI_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_VDDLPI_IN)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_MEM_SVS_SEL_VDDLPI_BMSK                                                              0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_MEM_SVS_SEL_VDDLPI_SHFT                                                              0x0

#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK                                                                             0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,v)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,m,v,HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_BMSK                                                        0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_SHFT                                                          0x0

#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK                                                                  0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN          \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_INM(m)      \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, m)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUT(v)      \
        out_dword(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,v)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,m,v,HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_BMSK                                0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_SHFT                                0x0

#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                   0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_BMSK                                         0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_SHFT                                                0x0

#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_BMSK                                                 0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_SHFT                                                        0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_OFFS(n)                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                          15
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                 0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                        0x0

#define HWIO_TCSR_QREFS_RPT_CONFIG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00015000)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015000)
#define HWIO_TCSR_QREFS_RPT_CONFIG_RMSK                                                                                0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, HWIO_TCSR_QREFS_RPT_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_RPT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_RPT_CONFIG_IN)
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_BMSK                                                    0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_SHFT                                                       0x0

#define HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK                                                                              0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_TXVBG_CONFIG_IN)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_BMSK                                                           0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_SHFT                                                              0x0

#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00015008)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015008)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001500c)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001500c)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015010)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015010)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00015014)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015014)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_RMSK                                                                         0xffff
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_QREFS_CXO_TXVBG1_CONFIG_BMSK                                                 0xffff
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_QREFS_CXO_TXVBG1_CONFIG_SHFT                                                    0x0

#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015018)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015018)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001501c)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001501c)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_QREFS_CXO_RPT4_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_QREFS_CXO_RPT4_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015020)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015020)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015024)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015024)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_QREFS_CXO_RPT1_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_QREFS_CXO_RPT1_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QZIP_CTL_ST_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_RMSK                                                                                       0xff
#define HWIO_TCSR_QZIP_CTL_ST_IN          \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, HWIO_TCSR_QZIP_CTL_ST_RMSK)
#define HWIO_TCSR_QZIP_CTL_ST_INM(m)      \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, m)
#define HWIO_TCSR_QZIP_CTL_ST_OUT(v)      \
        out_dword(HWIO_TCSR_QZIP_CTL_ST_ADDR,v)
#define HWIO_TCSR_QZIP_CTL_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QZIP_CTL_ST_ADDR,m,v,HWIO_TCSR_QZIP_CTL_ST_IN)
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_BMSK                                                                           0xff
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_SHFT                                                                            0x0

#define HWIO_TCSR_TIC_CNOC_NS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_RMSK                                                                                        0x1
#define HWIO_TCSR_TIC_CNOC_NS_IN          \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, HWIO_TCSR_TIC_CNOC_NS_RMSK)
#define HWIO_TCSR_TIC_CNOC_NS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, m)
#define HWIO_TCSR_TIC_CNOC_NS_OUT(v)      \
        out_dword(HWIO_TCSR_TIC_CNOC_NS_ADDR,v)
#define HWIO_TCSR_TIC_CNOC_NS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIC_CNOC_NS_ADDR,m,v,HWIO_TCSR_TIC_CNOC_NS_IN)
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_BMSK                                                                            0x1
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_SHFT                                                                            0x0

#define HWIO_TCSR_CONN_BOX_SPARE_0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_RMSK                                                                            0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, HWIO_TCSR_CONN_BOX_SPARE_0_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_0_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_BMSK                                                           0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_SHFT                                                                  0x0

#define HWIO_TCSR_CONN_BOX_SPARE_1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_RMSK                                                                            0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, HWIO_TCSR_CONN_BOX_SPARE_1_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_1_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_BMSK                                                           0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_SHFT                                                                  0x0

#define HWIO_TCSR_CONN_BOX_SPARE_2_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_RMSK                                                                            0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, HWIO_TCSR_CONN_BOX_SPARE_2_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_2_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_BMSK                                                           0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_SHFT                                                                  0x0

#define HWIO_TCSR_Q6SS_COREPWR_ON_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_RMSK                                                                                    0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, HWIO_TCSR_Q6SS_COREPWR_ON_RMSK)
#define HWIO_TCSR_Q6SS_COREPWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, m)
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_BMSK                                                                    0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_SHFT                                                                    0x0

#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK                                                                0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, m)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,v)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,m,v,HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_BMSK                                                  0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_SHFT                                                         0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                         0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                         0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_SHFT                                         0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK                                                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                     0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                            0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK                                                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                     0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                            0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_BMSK                          0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_SHFT                                 0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_BMSK                          0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_SHFT                                 0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_BMSK                          0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_SHFT                                 0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_31_BMSK                                                                  0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_31_SHFT                                                                        0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_SP_INTR_BMSK                                                            0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_SP_INTR_SHFT                                                                  0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_SDC1_ICE_XPU_SP_INTR_BMSK                                                        0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SDC1_ICE_XPU_SP_INTR_SHFT                                                              0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_MSS_MPU_XPU_SP_INTR_BMSK                                                         0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_MSS_MPU_XPU_SP_INTR_SHFT                                                               0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_TLMM_CENTER_XPU_SP_INTR_BMSK                                                      0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_TLMM_CENTER_XPU_SP_INTR_SHFT                                                           0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPDM_XPU_SP_INTR_BMSK                                                             0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPDM_XPU_SP_INTR_SHFT                                                                  0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR_BMSK                                                         0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR_SHFT                                                              0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_ICE_XPU_SP_INTR_BMSK                                                          0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_ICE_XPU_SP_INTR_SHFT                                                               0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_SNOC_XPU_SP_INTERRUPT_BMSK                                                     0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_SNOC_XPU_SP_INTERRUPT_SHFT                                                         0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_QDSS_CFG_SP_INTERRUPT_BMSK                                                     0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_QDSS_CFG_SP_INTERRUPT_SHFT                                                         0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_SNOC_MS_XPU_SP_INTERRUPT_BMSK                                                  0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_SNOC_MS_XPU_SP_INTERRUPT_SHFT                                                      0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_RPU_XPU_SP_INTR_BMSK                                                            0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_RPU_XPU_SP_INTR_SHFT                                                               0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH1_XPU_SP_INTR_BMSK                                                           0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH1_XPU_SP_INTR_SHFT                                                              0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH0_XPU_SP_INTR_BMSK                                                           0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH0_XPU_SP_INTR_SHFT                                                              0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CFG_XPU_SP_INTR_BMSK                                                           0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CFG_XPU_SP_INTR_SHFT                                                              0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_MSS_NAV_CE_XPU_SP_INTR_BMSK                                                      0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_MSS_NAV_CE_XPU_SP_INTR_SHFT                                                         0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_SP_IRQ_BMSK                                                                0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_SP_IRQ_SHFT                                                                   0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_SP_IRQ_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_SP_IRQ_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_TURING_XPU_IRQ_BMSK                                                                  0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_TURING_XPU_IRQ_SHFT                                                                     0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_13_BMSK                                                            0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_13_SHFT                                                              0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_3_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_3_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_APU_XPU_SP_INTR_BMSK                                                         0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_APU_XPU_SP_INTR_SHFT                                                           0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR_BMSK                                                                  0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR_SHFT                                                                    0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_SP_INTR_BMSK                                                                0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_SP_INTR_SHFT                                                                 0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_BAM_XPU_SP_INTR_BMSK                                                           0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_BAM_XPU_SP_INTR_SHFT                                                            0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_MUTEX_SP_INTR_BMSK                                                              0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_MUTEX_SP_INTR_SHFT                                                               0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_APSS_SP_INTR_BMSK                                                                      0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_APSS_SP_INTR_SHFT                                                                       0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_REGS_SP_INTR_BMSK                                                                0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_REGS_SP_INTR_SHFT                                                                0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_NOC_XPU_SP_INTR_BMSK                                                               0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_NOC_XPU_SP_INTR_SHFT                                                               0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_1_BMSK                                                                          0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_1_SHFT                                                                          0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_QM_XPU_SP_INTR_BMSK                                                                0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_QM_XPU_SP_INTR_SHFT                                                                0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RMSK                                                                                0x3ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_23_BMSK                                                      0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_23_SHFT                                                         0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_MMSS_XPU_MMSS_CC_XPU_SP_INTR_BMSK                                                   0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_MMSS_XPU_MMSS_CC_XPU_SP_INTR_SHFT                                                      0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR_BMSK                                                          0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR_SHFT                                                             0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_SKL_XPU_SP_INTR_BMSK                                                                 0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_SKL_XPU_SP_INTR_SHFT                                                                    0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC1_MPU_XPU_SP_INTR_BMSK                                                           0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC1_MPU_XPU_SP_INTR_SHFT                                                              0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC2_MPU_XPU_SP_INTR_BMSK                                                           0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC2_MPU_XPU_SP_INTR_SHFT                                                              0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_0_XPU_SP_INTR_BMSK                                                                0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_0_XPU_SP_INTR_SHFT                                                                  0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_MSS_Q6_MPU_XPU_SP_INTR_BMSK                                                           0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_MSS_Q6_MPU_XPU_SP_INTR_SHFT                                                             0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_RPM_MPU_SP_INTR_BMSK                                                                  0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_RPM_MPU_SP_INTR_SHFT                                                                    0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_21_BMSK                                                        0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_21_SHFT                                                          0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_XPU_SP_INTR_BMSK                                                              0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_XPU_SP_INTR_SHFT                                                               0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_QDSS_BAM_XPU_SP_INTR_BMSK                                                              0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_QDSS_BAM_XPU_SP_INTR_SHFT                                                               0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_MPM2_XPU_SP_INTR_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_MPM2_XPU_SP_INTR_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_DDR_REGS_CFG_XPU_SP_INTR_BMSK                                                          0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_DDR_REGS_CFG_XPU_SP_INTR_SHFT                                                           0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_BMSK                                               0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_SHFT                                               0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_BMSK                                               0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_SHFT                                               0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_MPU_SP_INTR_BMSK                                                                 0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_MPU_SP_INTR_SHFT                                                                 0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_31_BMSK                                                           0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_31_SHFT                                                                 0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_SP_INTR_ENABLE_BMSK                                              0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_SP_INTR_ENABLE_SHFT                                                    0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SDC1_ICE_XPU_SP_INTR_ENABLE_BMSK                                          0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SDC1_ICE_XPU_SP_INTR_ENABLE_SHFT                                                0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MSS_MPU_XPU_SP_INTR_ENABLE_BMSK                                           0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MSS_MPU_XPU_SP_INTR_ENABLE_SHFT                                                 0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TLMM_CENTER_XPU_SP_INTR_ENABLE_BMSK                                        0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TLMM_CENTER_XPU_SP_INTR_ENABLE_SHFT                                             0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPDM_XPU_SP_INTR_ENABLE_BMSK                                               0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPDM_XPU_SP_INTR_ENABLE_SHFT                                                    0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR_ENABLE_BMSK                                           0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR_ENABLE_SHFT                                                0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_ICE_XPU_SP_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_ICE_XPU_SP_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_SNOC_XPU_SP_INTERRUPT_ENABLE_BMSK                                       0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_SNOC_XPU_SP_INTERRUPT_ENABLE_SHFT                                           0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_QDSS_CFG_SP_INTERRUPT_ENABLE_BMSK                                       0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_QDSS_CFG_SP_INTERRUPT_ENABLE_SHFT                                           0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_ENABLE_BMSK                                  0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_ENABLE_SHFT                                      0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_SNOC_MS_XPU_SP_INTERRUPT_ENABLE_BMSK                                    0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_SNOC_MS_XPU_SP_INTERRUPT_ENABLE_SHFT                                        0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_RPU_XPU_SP_INTR_ENABLE_BMSK                                              0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_RPU_XPU_SP_INTR_ENABLE_SHFT                                                 0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH1_XPU_SP_INTR_ENABLE_BMSK                                             0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH1_XPU_SP_INTR_ENABLE_SHFT                                                0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH0_XPU_SP_INTR_ENABLE_BMSK                                             0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH0_XPU_SP_INTR_ENABLE_SHFT                                                0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CFG_XPU_SP_INTR_ENABLE_BMSK                                             0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CFG_XPU_SP_INTR_ENABLE_SHFT                                                0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SP_INTR_ENABLE_BMSK                                        0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SP_INTR_ENABLE_SHFT                                           0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_SP_IRQ_ENABLE_BMSK                                                  0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_SP_IRQ_ENABLE_SHFT                                                     0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_SP_IRQ_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_SP_IRQ_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TURING_XPU_IRQ_ENABLE_BMSK                                                    0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TURING_XPU_IRQ_ENABLE_SHFT                                                       0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_13_ENABLE_BMSK                                              0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_13_ENABLE_SHFT                                                0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_3_ENABLE_BMSK                                               0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_3_ENABLE_SHFT                                                 0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_APU_XPU_SP_INTR_ENABLE_BMSK                                           0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_APU_XPU_SP_INTR_ENABLE_SHFT                                             0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR_ENABLE_BMSK                                                    0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR_ENABLE_SHFT                                                      0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_SP_INTR_ENABLE_BMSK                                                  0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_SP_INTR_ENABLE_SHFT                                                   0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_BAM_XPU_SP_INTR_ENABLE_BMSK                                             0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_BAM_XPU_SP_INTR_ENABLE_SHFT                                              0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_MUTEX_SP_INTR_ENABLE_BMSK                                                0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_MUTEX_SP_INTR_ENABLE_SHFT                                                 0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_APSS_SP_INTR_ENABLE_BMSK                                                        0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_APSS_SP_INTR_ENABLE_SHFT                                                         0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_REGS_SP_INTR_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_REGS_SP_INTR_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_NOC_XPU_SP_INTR_ENABLE_BMSK                                                 0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_NOC_XPU_SP_INTR_ENABLE_SHFT                                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_1_BMSK                                                                   0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_1_SHFT                                                                   0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_QM_XPU_SP_INTR_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_QM_XPU_SP_INTR_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK                                                                         0x3ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_23_ENABLE_BMSK                                        0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_23_ENABLE_SHFT                                           0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SP_INTR_ENABLE_BMSK                                     0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SP_INTR_ENABLE_SHFT                                        0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR_ENABLE_BMSK                                            0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR_ENABLE_SHFT                                               0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SKL_XPU_SP_INTR_ENABLE_BMSK                                                   0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SKL_XPU_SP_INTR_ENABLE_SHFT                                                      0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC1_MPU_XPU_SP_INTR_ENABLE_BMSK                                             0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC1_MPU_XPU_SP_INTR_ENABLE_SHFT                                                0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC2_MPU_XPU_SP_INTR_ENABLE_BMSK                                             0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC2_MPU_XPU_SP_INTR_ENABLE_SHFT                                                0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_0_XPU_SP_INTR_ENABLE_BMSK                                                  0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_0_XPU_SP_INTR_ENABLE_SHFT                                                    0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MSS_Q6_MPU_XPU_SP_INTR_ENABLE_BMSK                                             0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MSS_Q6_MPU_XPU_SP_INTR_ENABLE_SHFT                                               0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RPM_MPU_SP_INTR_ENABLE_BMSK                                                    0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RPM_MPU_SP_INTR_ENABLE_SHFT                                                      0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_21_ENABLE_BMSK                                          0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_21_ENABLE_SHFT                                            0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_XPU_SP_INTR_ENABLE_BMSK                                                0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_XPU_SP_INTR_ENABLE_SHFT                                                 0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QDSS_BAM_XPU_SP_INTR_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QDSS_BAM_XPU_SP_INTR_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MPM2_XPU_SP_INTR_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MPM2_XPU_SP_INTR_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_DDR_REGS_CFG_XPU_SP_INTR_ENABLE_BMSK                                            0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_DDR_REGS_CFG_XPU_SP_INTR_ENABLE_SHFT                                             0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_ENABLE_BMSK                                 0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_ENABLE_SHFT                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_ENABLE_BMSK                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_ENABLE_SHFT                                 0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_MPU_SP_INTR_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_MPU_SP_INTR_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n)                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00021010 + 0x4 * (n))
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_OFFS(n)                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021010 + 0x4 * (n))
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_RMSK                                                                           0xfff
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_MAXn                                                                               1
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_6_IRQ_ENABLE_BMSK                                                0x800
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_6_IRQ_ENABLE_SHFT                                                  0xb
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_5_IRQ_ENABLE_BMSK                                                0x400
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_5_IRQ_ENABLE_SHFT                                                  0xa
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_4_IRQ_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_4_IRQ_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_3_IRQ_ENABLE_BMSK                                                0x100
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_3_IRQ_ENABLE_SHFT                                                  0x8
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_2_IRQ_ENABLE_BMSK                                                 0x80
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_2_IRQ_ENABLE_SHFT                                                  0x7
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_1_IRQ_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_1_IRQ_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_6_IRQ_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_6_IRQ_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_5_IRQ_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_5_IRQ_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                  0x4
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                  0x2
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n)                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00021018 + 0x4 * (n))
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_OFFS(n)                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021018 + 0x4 * (n))
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_RMSK                                                                            0xfff
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_MAXn                                                                                1
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_6_IRQ_ENABLE_BMSK                                                  0x800
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_6_IRQ_ENABLE_SHFT                                                    0xb
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_5_IRQ_ENABLE_BMSK                                                  0x400
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_5_IRQ_ENABLE_SHFT                                                    0xa
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_4_IRQ_ENABLE_BMSK                                                  0x200
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_4_IRQ_ENABLE_SHFT                                                    0x9
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_3_IRQ_ENABLE_BMSK                                                  0x100
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_3_IRQ_ENABLE_SHFT                                                    0x8
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_2_IRQ_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_2_IRQ_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_1_IRQ_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_1_IRQ_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_MBIST_COMPILER_ACC_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00022000)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022000)
#define HWIO_TCSR_MBIST_COMPILER_ACC_RMSK                                                                               0x1ff
#define HWIO_TCSR_MBIST_COMPILER_ACC_IN          \
        in_dword_masked(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR, HWIO_TCSR_MBIST_COMPILER_ACC_RMSK)
#define HWIO_TCSR_MBIST_COMPILER_ACC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR, m)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OUT(v)      \
        out_dword(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR,v)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR,m,v,HWIO_TCSR_MBIST_COMPILER_ACC_IN)
#define HWIO_TCSR_MBIST_COMPILER_ACC_MBIST_COMPILER_ACC_BMSK                                                            0x1ff
#define HWIO_TCSR_MBIST_COMPILER_ACC_MBIST_COMPILER_ACC_SHFT                                                              0x0

#define HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022004)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022004)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_RMSK                                                                                 0x1ff
#define HWIO_TCSR_MBIST_CUSTOM_ACC_IN          \
        in_dword_masked(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR, HWIO_TCSR_MBIST_CUSTOM_ACC_RMSK)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR, m)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OUT(v)      \
        out_dword(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR,v)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR,m,v,HWIO_TCSR_MBIST_CUSTOM_ACC_IN)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_MBIST_CUSTOM_ACC_BMSK                                                                0x1ff
#define HWIO_TCSR_MBIST_CUSTOM_ACC_MBIST_CUSTOM_ACC_SHFT                                                                  0x0

#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK                                                                             0x3
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                  0x2
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                  0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                 0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                 0x0

#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK                                                                             0x3
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                  0x2
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                  0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                 0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                 0x0

#define HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00024000)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00024000)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK                                                                                  0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, m)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,v)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,m,v,HWIO_TCSR_WCSS_TESTBUS_SEL_IN)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_BMSK                                                                 0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_SHFT                                                                  0x0

#define HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK                                                                                    0x7
#define HWIO_TCSR_WCSS_AHBBM_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, m)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,v)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,m,v,HWIO_TCSR_WCSS_AHBBM_CTRL_IN)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_BMSK                                                                   0x4
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_SHFT                                                                   0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_BMSK                                                              0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_SHFT                                                              0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025000)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025000)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_RMSK                                                                                   0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC0_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR, HWIO_TCSR_MEM_SVS_SEL_APC0_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_APC0_IN)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_MEM_SVS_SEL_APC0_BMSK                                                                  0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC0_MEM_SVS_SEL_APC0_SHFT                                                                  0x0

#define HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025004)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025004)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_RMSK                                                                                   0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC1_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR, HWIO_TCSR_MEM_SVS_SEL_APC1_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_APC1_IN)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_MEM_SVS_SEL_APC1_BMSK                                                                  0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC1_MEM_SVS_SEL_APC1_SHFT                                                                  0x0

#define HWIO_TCSR_KRYO_MUX_SEL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00025008)
#define HWIO_TCSR_KRYO_MUX_SEL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025008)
#define HWIO_TCSR_KRYO_MUX_SEL_RMSK                                                                                       0x3
#define HWIO_TCSR_KRYO_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, HWIO_TCSR_KRYO_MUX_SEL_RMSK)
#define HWIO_TCSR_KRYO_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, m)
#define HWIO_TCSR_KRYO_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_KRYO_MUX_SEL_ADDR,v)
#define HWIO_TCSR_KRYO_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_KRYO_MUX_SEL_ADDR,m,v,HWIO_TCSR_KRYO_MUX_SEL_IN)
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_BMSK                                                                          0x3
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_SHFT                                                                          0x0

#define HWIO_TCSR_APSS_BHS_EN_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0002500c)
#define HWIO_TCSR_APSS_BHS_EN_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002500c)
#define HWIO_TCSR_APSS_BHS_EN_RMSK                                                                                       0xff
#define HWIO_TCSR_APSS_BHS_EN_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, HWIO_TCSR_APSS_BHS_EN_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_BHS_EN_ADDR,v)
#define HWIO_TCSR_APSS_BHS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_BHS_EN_ADDR,m,v,HWIO_TCSR_APSS_BHS_EN_IN)
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_BMSK                                                                           0xff
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_SHFT                                                                            0x0

#define HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00025010)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025010)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK                                                                                0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_BMSK                                                             0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_SHFT                                                              0x0

#define HWIO_TCSR_APSS_SPARE_REG0_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025014)
#define HWIO_TCSR_APSS_SPARE_REG0_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025014)
#define HWIO_TCSR_APSS_SPARE_REG0_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, HWIO_TCSR_APSS_SPARE_REG0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG0_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG0_IN)
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG1_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025018)
#define HWIO_TCSR_APSS_SPARE_REG1_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025018)
#define HWIO_TCSR_APSS_SPARE_REG1_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, HWIO_TCSR_APSS_SPARE_REG1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG1_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG1_IN)
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG2_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002501c)
#define HWIO_TCSR_APSS_SPARE_REG2_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002501c)
#define HWIO_TCSR_APSS_SPARE_REG2_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, HWIO_TCSR_APSS_SPARE_REG2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG2_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG2_IN)
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG3_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025020)
#define HWIO_TCSR_APSS_SPARE_REG3_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025020)
#define HWIO_TCSR_APSS_SPARE_REG3_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, HWIO_TCSR_APSS_SPARE_REG3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG3_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG3_IN)
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025024)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025024)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_SHFT                                                                 0x0

#define HWIO_TCSR_APC_SYSL2REQ_STATUS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025028)
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025028)
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_RMSK                                                                                0xf
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_STATUS_ADDR, HWIO_TCSR_APC_SYSL2REQ_STATUS_RMSK)
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_STATUS_ADDR, m)
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2BRINGUPREQ_STATUS_BMSK                                                    0x8
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2BRINGUPREQ_STATUS_SHFT                                                    0x3
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2BRINGUPREQ_STATUS_BMSK                                                    0x4
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2BRINGUPREQ_STATUS_SHFT                                                    0x2
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2SHUTDOWNREQ_STATUS_BMSK                                                   0x2
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2SHUTDOWNREQ_STATUS_SHFT                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2SHUTDOWNREQ_STATUS_BMSK                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2SHUTDOWNREQ_STATUS_SHFT                                                   0x0

#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025030)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025030)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_RMSK                                                                                0xf
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR, HWIO_TCSR_APC_SYSL2REQ_ENABLE_RMSK)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR, m)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR,v)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR,m,v,HWIO_TCSR_APC_SYSL2REQ_ENABLE_IN)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2BRINGUPREQ_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2BRINGUPREQ_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2BRINGUPREQ_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2BRINGUPREQ_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2SHUTDOWNREQ_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2SHUTDOWNREQ_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2SHUTDOWNREQ_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2SHUTDOWNREQ_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0002502c)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002502c)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_RMSK                                                                            0x7
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_ADDR, HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_RMSK)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_ADDR, m)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CLK_IRQ_STATUS_BMSK                                                        0x4
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CLK_IRQ_STATUS_SHFT                                                        0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CSYSPWRUPREQ_STATUS_BMSK                                                   0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CSYSPWRUPREQ_STATUS_SHFT                                                   0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_JTAGSW_STATUS_BMSK                                                         0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_JTAGSW_STATUS_SHFT                                                         0x0

#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00025034)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025034)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_RMSK                                                                            0x7
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR, HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_RMSK)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR, m)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR,v)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR,m,v,HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_IN)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CLK_IRQ_ENABLE_BMSK                                                        0x4
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CLK_IRQ_ENABLE_SHFT                                                        0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CSYSPWRUPREQ_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CSYSPWRUPREQ_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_JTAGSW_ENABLE_BMSK                                                         0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_JTAGSW_ENABLE_SHFT                                                         0x0

#define HWIO_TCSR_PMU_CTILE_CONFIG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025038)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025038)
#define HWIO_TCSR_PMU_CTILE_CONFIG_RMSK                                                                               0x1ffff
#define HWIO_TCSR_PMU_CTILE_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR, HWIO_TCSR_PMU_CTILE_CONFIG_RMSK)
#define HWIO_TCSR_PMU_CTILE_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR, m)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR,v)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR,m,v,HWIO_TCSR_PMU_CTILE_CONFIG_IN)
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_CLAMP_MEM_CX_BMSK                                                      0x10000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_CLAMP_MEM_CX_SHFT                                                         0x10
#define HWIO_TCSR_PMU_CTILE_CONFIG_PMU_DBG_BUS_EN_BMSK                                                                 0x8000
#define HWIO_TCSR_PMU_CTILE_CONFIG_PMU_DBG_BUS_EN_SHFT                                                                    0xf
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_FREEZEIO_BMSK                                                           0x4000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_FREEZEIO_SHFT                                                              0xe
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_PREFREEZEIO_BMSK                                                        0x2000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_PREFREEZEIO_SHFT                                                           0xd
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_SLEEP_CLK_DISABLE_BMSK                                                  0x1000
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_SLEEP_CLK_DISABLE_SHFT                                                     0xc
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_CXO_CLK_DISABLE_BMSK                                                     0x800
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_CXO_CLK_DISABLE_SHFT                                                       0xb
#define HWIO_TCSR_PMU_CTILE_CONFIG_MOCK_SHUTDOWN_BMSK                                                                   0x400
#define HWIO_TCSR_PMU_CTILE_CONFIG_MOCK_SHUTDOWN_SHFT                                                                     0xa
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_RES_BMSK                                                                   0x3c0
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_RES_SHFT                                                                     0x6
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_FEW_BMSK                                                                    0x3c
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_FEW_SHFT                                                                     0x2
#define HWIO_TCSR_PMU_CTILE_CONFIG_MPM_GATING_DIS_BMSK                                                                    0x2
#define HWIO_TCSR_PMU_CTILE_CONFIG_MPM_GATING_DIS_SHFT                                                                    0x1
#define HWIO_TCSR_PMU_CTILE_CONFIG_VDDCX_PC_EN_BMSK                                                                       0x1
#define HWIO_TCSR_PMU_CTILE_CONFIG_VDDCX_PC_EN_SHFT                                                                       0x0

#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0002503c)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002503c)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_RMSK                                                                       0x7
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_IN          \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR, HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_RMSK)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_INM(m)      \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR, m)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OUT(v)      \
        out_dword(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR,v)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR,m,v,HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_IN)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_COLLAPSE_IND_HW_STAT_BMSK                                            0x4
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_COLLAPSE_IND_HW_STAT_SHFT                                            0x2
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_UP_IND_HW_STAT_BMSK                                              0x2
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_UP_IND_HW_STAT_SHFT                                              0x1
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_STATE_IND_SW_CLR_BMSK                                            0x1
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_STATE_IND_SW_CLR_SHFT                                            0x0

#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025040)
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025040)
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_RMSK                                                                             0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_STATUS_ADDR, HWIO_TCSR_CXIP_LM_VOTE_STATUS_RMSK)
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_STATUS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT15_VOTE_STATUS_BMSK                                                        0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT15_VOTE_STATUS_SHFT                                                           0xf
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT14_VOTE_STATUS_BMSK                                                        0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT14_VOTE_STATUS_SHFT                                                           0xe
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT13_VOTE_STATUS_BMSK                                                        0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT13_VOTE_STATUS_SHFT                                                           0xd
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT12_VOTE_STATUS_BMSK                                                        0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT12_VOTE_STATUS_SHFT                                                           0xc
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT11_VOTE_STATUS_BMSK                                                         0x800
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT11_VOTE_STATUS_SHFT                                                           0xb
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT10_VOTE_STATUS_BMSK                                                         0x400
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT10_VOTE_STATUS_SHFT                                                           0xa
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT9_VOTE_STATUS_BMSK                                                          0x200
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT9_VOTE_STATUS_SHFT                                                            0x9
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT8_VOTE_STATUS_BMSK                                                          0x100
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT8_VOTE_STATUS_SHFT                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT7_VOTE_STATUS_BMSK                                                           0x80
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT7_VOTE_STATUS_SHFT                                                            0x7
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT6_VOTE_STATUS_BMSK                                                           0x40
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT6_VOTE_STATUS_SHFT                                                            0x6
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT5_VOTE_STATUS_BMSK                                                           0x20
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT5_VOTE_STATUS_SHFT                                                            0x5
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT4_VOTE_STATUS_BMSK                                                           0x10
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT4_VOTE_STATUS_SHFT                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT3_VOTE_STATUS_BMSK                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT3_VOTE_STATUS_SHFT                                                            0x3
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT2_VOTE_STATUS_BMSK                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT2_VOTE_STATUS_SHFT                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT1_VOTE_STATUS_BMSK                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT1_VOTE_STATUS_SHFT                                                            0x1
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CDSP_VOTE_STATUS_BMSK                                                               0x1
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CDSP_VOTE_STATUS_SHFT                                                               0x0

#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025044)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025044)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_RMSK                                                                             0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR, HWIO_TCSR_CXIP_LM_VOTE_BYPASS_RMSK)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR,m,v,HWIO_TCSR_CXIP_LM_VOTE_BYPASS_IN)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT15_VOTE_BYPASS_BMSK                                                        0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT15_VOTE_BYPASS_SHFT                                                           0xf
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT14_VOTE_BYPASS_BMSK                                                        0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT14_VOTE_BYPASS_SHFT                                                           0xe
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT13_VOTE_BYPASS_BMSK                                                        0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT13_VOTE_BYPASS_SHFT                                                           0xd
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT12_VOTE_BYPASS_BMSK                                                        0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT12_VOTE_BYPASS_SHFT                                                           0xc
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT11_VOTE_BYPASS_BMSK                                                         0x800
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT11_VOTE_BYPASS_SHFT                                                           0xb
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT10_VOTE_BYPASS_BMSK                                                         0x400
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT10_VOTE_BYPASS_SHFT                                                           0xa
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT9_VOTE_BYPASS_BMSK                                                          0x200
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT9_VOTE_BYPASS_SHFT                                                            0x9
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT8_VOTE_BYPASS_BMSK                                                          0x100
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT8_VOTE_BYPASS_SHFT                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT7_VOTE_BYPASS_BMSK                                                           0x80
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT7_VOTE_BYPASS_SHFT                                                            0x7
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT6_VOTE_BYPASS_BMSK                                                           0x40
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT6_VOTE_BYPASS_SHFT                                                            0x6
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT5_VOTE_BYPASS_BMSK                                                           0x20
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT5_VOTE_BYPASS_SHFT                                                            0x5
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT4_VOTE_BYPASS_BMSK                                                           0x10
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT4_VOTE_BYPASS_SHFT                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT3_VOTE_BYPASS_BMSK                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT3_VOTE_BYPASS_SHFT                                                            0x3
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT2_VOTE_BYPASS_BMSK                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT2_VOTE_BYPASS_SHFT                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT1_VOTE_BYPASS_BMSK                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT1_VOTE_BYPASS_SHFT                                                            0x1
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CDSP_VOTE_BYPASS_BMSK                                                               0x1
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CDSP_VOTE_BYPASS_SHFT                                                               0x0

#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00025048)
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025048)
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_RMSK                                                                              0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_CLEAR_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT15_VOTE_CLEAR_BMSK                                                          0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT15_VOTE_CLEAR_SHFT                                                             0xf
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT14_VOTE_CLEAR_BMSK                                                          0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT14_VOTE_CLEAR_SHFT                                                             0xe
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT13_VOTE_CLEAR_BMSK                                                          0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT13_VOTE_CLEAR_SHFT                                                             0xd
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT12_VOTE_CLEAR_BMSK                                                          0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT12_VOTE_CLEAR_SHFT                                                             0xc
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT11_VOTE_CLEAR_BMSK                                                           0x800
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT11_VOTE_CLEAR_SHFT                                                             0xb
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT10_VOTE_CLEAR_BMSK                                                           0x400
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT10_VOTE_CLEAR_SHFT                                                             0xa
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT9_VOTE_CLEAR_BMSK                                                            0x200
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT9_VOTE_CLEAR_SHFT                                                              0x9
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT8_VOTE_CLEAR_BMSK                                                            0x100
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT8_VOTE_CLEAR_SHFT                                                              0x8
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT7_VOTE_CLEAR_BMSK                                                             0x80
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT7_VOTE_CLEAR_SHFT                                                              0x7
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT6_VOTE_CLEAR_BMSK                                                             0x40
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT6_VOTE_CLEAR_SHFT                                                              0x6
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT5_VOTE_CLEAR_BMSK                                                             0x20
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT5_VOTE_CLEAR_SHFT                                                              0x5
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT4_VOTE_CLEAR_BMSK                                                             0x10
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT4_VOTE_CLEAR_SHFT                                                              0x4
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT3_VOTE_CLEAR_BMSK                                                              0x8
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT3_VOTE_CLEAR_SHFT                                                              0x3
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT2_VOTE_CLEAR_BMSK                                                              0x4
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT2_VOTE_CLEAR_SHFT                                                              0x2
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT1_VOTE_CLEAR_BMSK                                                              0x2
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT1_VOTE_CLEAR_SHFT                                                              0x1
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_NOT_USED_BMSK                                                                        0x1
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_NOT_USED_SHFT                                                                        0x0

#define HWIO_TCSR_CXIP_LM_VOTE_SET_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0002504c)
#define HWIO_TCSR_CXIP_LM_VOTE_SET_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002504c)
#define HWIO_TCSR_CXIP_LM_VOTE_SET_RMSK                                                                                0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_SET_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_SET_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT15_VOTE_SET_BMSK                                                              0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT15_VOTE_SET_SHFT                                                                 0xf
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT14_VOTE_SET_BMSK                                                              0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT14_VOTE_SET_SHFT                                                                 0xe
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT13_VOTE_SET_BMSK                                                              0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT13_VOTE_SET_SHFT                                                                 0xd
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT12_VOTE_SET_BMSK                                                              0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT12_VOTE_SET_SHFT                                                                 0xc
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT11_VOTE_SET_BMSK                                                               0x800
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT11_VOTE_SET_SHFT                                                                 0xb
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT10_VOTE_SET_BMSK                                                               0x400
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT10_VOTE_SET_SHFT                                                                 0xa
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT9_VOTE_SET_BMSK                                                                0x200
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT9_VOTE_SET_SHFT                                                                  0x9
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT8_VOTE_SET_BMSK                                                                0x100
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT8_VOTE_SET_SHFT                                                                  0x8
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT7_VOTE_SET_BMSK                                                                 0x80
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT7_VOTE_SET_SHFT                                                                  0x7
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT6_VOTE_SET_BMSK                                                                 0x40
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT6_VOTE_SET_SHFT                                                                  0x6
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT5_VOTE_SET_BMSK                                                                 0x20
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT5_VOTE_SET_SHFT                                                                  0x5
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT4_VOTE_SET_BMSK                                                                 0x10
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT4_VOTE_SET_SHFT                                                                  0x4
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT3_VOTE_SET_BMSK                                                                  0x8
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT3_VOTE_SET_SHFT                                                                  0x3
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT2_VOTE_SET_BMSK                                                                  0x4
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT2_VOTE_SET_SHFT                                                                  0x2
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT1_VOTE_SET_BMSK                                                                  0x2
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT1_VOTE_SET_SHFT                                                                  0x1
#define HWIO_TCSR_CXIP_LM_VOTE_SET_NOT_USED_BMSK                                                                          0x1
#define HWIO_TCSR_CXIP_LM_VOTE_SET_NOT_USED_SHFT                                                                          0x0

#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00025050)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025050)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_RMSK                                                                        0x1
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR, HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_RMSK)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR, m)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR,m,v,HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_IN)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_VOTE_FEATURE_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_VOTE_FEATURE_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_CXIP_LM_FNT_SET_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025054)
#define HWIO_TCSR_CXIP_LM_FNT_SET_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025054)
#define HWIO_TCSR_CXIP_LM_FNT_SET_RMSK                                                                                    0x3
#define HWIO_TCSR_CXIP_LM_FNT_SET_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_FNT_SET_ADDR,v)
#define HWIO_TCSR_CXIP_LM_FNT_SET_T_SET_BMSK                                                                              0x2
#define HWIO_TCSR_CXIP_LM_FNT_SET_T_SET_SHFT                                                                              0x1
#define HWIO_TCSR_CXIP_LM_FNT_SET_F_SET_BMSK                                                                              0x1
#define HWIO_TCSR_CXIP_LM_FNT_SET_F_SET_SHFT                                                                              0x0

#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00025058)
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025058)
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_RMSK                                                                                  0x3
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_FNT_CLEAR_ADDR,v)
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_T_CLEAR_BMSK                                                                          0x2
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_T_CLEAR_SHFT                                                                          0x1
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_F_CLEAR_BMSK                                                                          0x1
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_F_CLEAR_SHFT                                                                          0x0

#define HWIO_TCSR_CXIP_LM_FNT_STATUS_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0002505c)
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002505c)
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_RMSK                                                                                 0x3
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_FNT_STATUS_ADDR, HWIO_TCSR_CXIP_LM_FNT_STATUS_RMSK)
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_FNT_STATUS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_T_STATUS_BMSK                                                                        0x2
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_T_STATUS_SHFT                                                                        0x1
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_F_STATUS_BMSK                                                                        0x1
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_F_STATUS_SHFT                                                                        0x0

#define HWIO_TCSR_CXIP_LM_ACVS_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00025060)
#define HWIO_TCSR_CXIP_LM_ACVS_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025060)
#define HWIO_TCSR_CXIP_LM_ACVS_RMSK                                                                                       0x1
#define HWIO_TCSR_CXIP_LM_ACVS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_ACVS_ADDR, HWIO_TCSR_CXIP_LM_ACVS_RMSK)
#define HWIO_TCSR_CXIP_LM_ACVS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_ACVS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_ACVS_ACVS_BMSK                                                                                  0x1
#define HWIO_TCSR_CXIP_LM_ACVS_ACVS_SHFT                                                                                  0x0

#define HWIO_TCSR_CXIP_LM_TRS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00025064)
#define HWIO_TCSR_CXIP_LM_TRS_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025064)
#define HWIO_TCSR_CXIP_LM_TRS_RMSK                                                                                        0x1
#define HWIO_TCSR_CXIP_LM_TRS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_TRS_ADDR, HWIO_TCSR_CXIP_LM_TRS_RMSK)
#define HWIO_TCSR_CXIP_LM_TRS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_TRS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_TRS_TRS_BMSK                                                                                    0x1
#define HWIO_TCSR_CXIP_LM_TRS_TRS_SHFT                                                                                    0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00002528)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002528)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_SHFT                                                                 0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000252c)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000252c)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_SHFT                                                                 0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00002530)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002530)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_SHFT                                                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                  (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                             0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL0_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL0_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000014)
#define HWIO_GCC_GPLL0_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000014)
#define HWIO_GCC_GPLL0_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, HWIO_GCC_GPLL0_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_U_IN)
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000001c)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000001c)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL0_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, HWIO_GCC_GPLL0_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL0_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL0_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000024)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000024)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL0_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000028)
#define HWIO_GCC_GPLL0_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000028)
#define HWIO_GCC_GPLL0_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, HWIO_GCC_GPLL0_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL0_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL0_FREQ_CTL_IN)
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL1_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL1_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL1_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL1_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL1_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL1_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL1_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL1_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL1_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_GPLL1_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR, HWIO_GCC_GPLL1_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL1_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL1_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL1_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL1_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL1_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL1_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL1_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL1_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL1_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL1_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL1_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001014)
#define HWIO_GCC_GPLL1_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001014)
#define HWIO_GCC_GPLL1_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_U_ADDR, HWIO_GCC_GPLL1_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_U_IN)
#define HWIO_GCC_GPLL1_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL1_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL1_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL1_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL1_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL1_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL1_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL1_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL1_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL1_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL1_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL1_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL1_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL1_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL1_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL1_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL1_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001018)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001018)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL1_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL1_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL1_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000101c)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000101c)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL1_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL1_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL1_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL1_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL1_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL1_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL1_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL1_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL1_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL1_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001020)
#define HWIO_GCC_GPLL1_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001020)
#define HWIO_GCC_GPLL1_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL1_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR, HWIO_GCC_GPLL1_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL1_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL1_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL1_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL1_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL1_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL1_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL1_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL1_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL1_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL1_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL1_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL1_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL1_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL1_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL1_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL1_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL1_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001024)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001024)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL1_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL1_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001028)
#define HWIO_GCC_GPLL1_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001028)
#define HWIO_GCC_GPLL1_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL1_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_FREQ_CTL_ADDR, HWIO_GCC_GPLL1_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL1_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL1_FREQ_CTL_IN)
#define HWIO_GCC_GPLL1_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL1_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00002000)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00002004)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002004)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00002008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000200c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000200c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002010)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002010)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL2_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL2_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002014)
#define HWIO_GCC_GPLL2_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002014)
#define HWIO_GCC_GPLL2_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, HWIO_GCC_GPLL2_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_U_IN)
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000201c)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000201c)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL2_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, HWIO_GCC_GPLL2_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL2_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL2_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002024)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002024)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL2_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002028)
#define HWIO_GCC_GPLL2_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002028)
#define HWIO_GCC_GPLL2_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, HWIO_GCC_GPLL2_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL2_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL2_FREQ_CTL_IN)
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL3_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00003000)
#define HWIO_GCC_GPLL3_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_GCC_GPLL3_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, HWIO_GCC_GPLL3_MODE_RMSK)
#define HWIO_GCC_GPLL3_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, m)
#define HWIO_GCC_GPLL3_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_MODE_ADDR,v)
#define HWIO_GCC_GPLL3_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_MODE_ADDR,m,v,HWIO_GCC_GPLL3_MODE_IN)
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL3_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL3_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL3_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL3_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL3_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL3_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL3_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL3_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL3_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00003004)
#define HWIO_GCC_GPLL3_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003004)
#define HWIO_GCC_GPLL3_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL3_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, HWIO_GCC_GPLL3_L_VAL_RMSK)
#define HWIO_GCC_GPLL3_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_L_VAL_ADDR,m,v,HWIO_GCC_GPLL3_L_VAL_IN)
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL3_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00003008)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003008)
#define HWIO_GCC_GPLL3_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL3_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR, HWIO_GCC_GPLL3_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL3_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL3_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL3_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL3_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000300c)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000300c)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL3_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL3_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL3_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003010)
#define HWIO_GCC_GPLL3_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003010)
#define HWIO_GCC_GPLL3_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, HWIO_GCC_GPLL3_USER_CTL_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_IN)
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL3_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL3_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL3_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL3_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL3_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003014)
#define HWIO_GCC_GPLL3_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003014)
#define HWIO_GCC_GPLL3_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_U_ADDR, HWIO_GCC_GPLL3_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_U_IN)
#define HWIO_GCC_GPLL3_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL3_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL3_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL3_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL3_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL3_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL3_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL3_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL3_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL3_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL3_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL3_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL3_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL3_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL3_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL3_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL3_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003018)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003018)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL3_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, HWIO_GCC_GPLL3_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL3_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL3_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL3_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL3_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL3_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL3_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL3_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL3_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000301c)
#define HWIO_GCC_GPLL3_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000301c)
#define HWIO_GCC_GPLL3_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, HWIO_GCC_GPLL3_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL3_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL3_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL3_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL3_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL3_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL3_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL3_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL3_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL3_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL3_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003020)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003020)
#define HWIO_GCC_GPLL3_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL3_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR, HWIO_GCC_GPLL3_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL3_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL3_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL3_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL3_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL3_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL3_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL3_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL3_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL3_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL3_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL3_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL3_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL3_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL3_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL3_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL3_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL3_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003024)
#define HWIO_GCC_GPLL3_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003024)
#define HWIO_GCC_GPLL3_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL3_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, HWIO_GCC_GPLL3_STATUS_RMSK)
#define HWIO_GCC_GPLL3_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, m)
#define HWIO_GCC_GPLL3_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL3_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL3_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003028)
#define HWIO_GCC_GPLL3_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003028)
#define HWIO_GCC_GPLL3_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_FREQ_CTL_ADDR, HWIO_GCC_GPLL3_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL3_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL3_FREQ_CTL_IN)
#define HWIO_GCC_GPLL3_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL3_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL4_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00077000)
#define HWIO_GCC_GPLL4_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077000)
#define HWIO_GCC_GPLL4_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL4_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_MODE_ADDR, HWIO_GCC_GPLL4_MODE_RMSK)
#define HWIO_GCC_GPLL4_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_MODE_ADDR, m)
#define HWIO_GCC_GPLL4_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_MODE_ADDR,v)
#define HWIO_GCC_GPLL4_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_MODE_ADDR,m,v,HWIO_GCC_GPLL4_MODE_IN)
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL4_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL4_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL4_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL4_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL4_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL4_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL4_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL4_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL4_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL4_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL4_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL4_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL4_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL4_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL4_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL4_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL4_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL4_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL4_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00077004)
#define HWIO_GCC_GPLL4_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077004)
#define HWIO_GCC_GPLL4_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL4_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_L_VAL_ADDR, HWIO_GCC_GPLL4_L_VAL_RMSK)
#define HWIO_GCC_GPLL4_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL4_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL4_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_L_VAL_ADDR,m,v,HWIO_GCC_GPLL4_L_VAL_IN)
#define HWIO_GCC_GPLL4_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL4_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL4_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00077008)
#define HWIO_GCC_GPLL4_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077008)
#define HWIO_GCC_GPLL4_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL4_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR, HWIO_GCC_GPLL4_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL4_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL4_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL4_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL4_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL4_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL4_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007700c)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007700c)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL4_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL4_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL4_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00077010)
#define HWIO_GCC_GPLL4_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077010)
#define HWIO_GCC_GPLL4_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL4_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_ADDR, HWIO_GCC_GPLL4_USER_CTL_RMSK)
#define HWIO_GCC_GPLL4_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL4_USER_CTL_IN)
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL4_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL4_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL4_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL4_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL4_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL4_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL4_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL4_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL4_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL4_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL4_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL4_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL4_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL4_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL4_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00077014)
#define HWIO_GCC_GPLL4_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077014)
#define HWIO_GCC_GPLL4_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL4_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_U_ADDR, HWIO_GCC_GPLL4_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL4_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL4_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL4_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL4_USER_CTL_U_IN)
#define HWIO_GCC_GPLL4_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL4_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL4_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL4_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL4_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL4_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL4_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL4_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL4_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL4_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL4_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL4_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL4_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL4_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL4_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL4_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL4_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL4_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL4_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00077018)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077018)
#define HWIO_GCC_GPLL4_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL4_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR, HWIO_GCC_GPLL4_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL4_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL4_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL4_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL4_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL4_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL4_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL4_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL4_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL4_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL4_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL4_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007701c)
#define HWIO_GCC_GPLL4_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007701c)
#define HWIO_GCC_GPLL4_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL4_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_ADDR, HWIO_GCC_GPLL4_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL4_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL4_TEST_CTL_IN)
#define HWIO_GCC_GPLL4_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL4_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL4_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL4_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL4_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL4_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL4_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL4_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL4_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL4_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL4_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL4_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL4_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00077020)
#define HWIO_GCC_GPLL4_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077020)
#define HWIO_GCC_GPLL4_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL4_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR, HWIO_GCC_GPLL4_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL4_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL4_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL4_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL4_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL4_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL4_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL4_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL4_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL4_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL4_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL4_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL4_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL4_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL4_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL4_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL4_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL4_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL4_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL4_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL4_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL4_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL4_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL4_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL4_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL4_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00077024)
#define HWIO_GCC_GPLL4_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077024)
#define HWIO_GCC_GPLL4_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL4_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_STATUS_ADDR, HWIO_GCC_GPLL4_STATUS_RMSK)
#define HWIO_GCC_GPLL4_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_STATUS_ADDR, m)
#define HWIO_GCC_GPLL4_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL4_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL4_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00077028)
#define HWIO_GCC_GPLL4_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077028)
#define HWIO_GCC_GPLL4_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL4_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_FREQ_CTL_ADDR, HWIO_GCC_GPLL4_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL4_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL4_FREQ_CTL_IN)
#define HWIO_GCC_GPLL4_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL4_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL5_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00074000)
#define HWIO_GCC_GPLL5_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074000)
#define HWIO_GCC_GPLL5_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL5_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_MODE_ADDR, HWIO_GCC_GPLL5_MODE_RMSK)
#define HWIO_GCC_GPLL5_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_MODE_ADDR, m)
#define HWIO_GCC_GPLL5_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_MODE_ADDR,v)
#define HWIO_GCC_GPLL5_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_MODE_ADDR,m,v,HWIO_GCC_GPLL5_MODE_IN)
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL5_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL5_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL5_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL5_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL5_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL5_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL5_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL5_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL5_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL5_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL5_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL5_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL5_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL5_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL5_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL5_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL5_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL5_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL5_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_GPLL5_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074004)
#define HWIO_GCC_GPLL5_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL5_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_L_VAL_ADDR, HWIO_GCC_GPLL5_L_VAL_RMSK)
#define HWIO_GCC_GPLL5_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL5_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL5_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_L_VAL_ADDR,m,v,HWIO_GCC_GPLL5_L_VAL_IN)
#define HWIO_GCC_GPLL5_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL5_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL5_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00074008)
#define HWIO_GCC_GPLL5_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074008)
#define HWIO_GCC_GPLL5_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL5_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR, HWIO_GCC_GPLL5_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL5_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL5_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL5_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL5_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL5_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL5_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007400c)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007400c)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL5_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL5_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL5_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00074010)
#define HWIO_GCC_GPLL5_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074010)
#define HWIO_GCC_GPLL5_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL5_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_ADDR, HWIO_GCC_GPLL5_USER_CTL_RMSK)
#define HWIO_GCC_GPLL5_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL5_USER_CTL_IN)
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL5_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL5_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL5_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL5_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL5_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL5_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL5_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL5_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL5_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL5_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL5_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL5_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL5_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL5_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL5_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074014)
#define HWIO_GCC_GPLL5_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074014)
#define HWIO_GCC_GPLL5_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL5_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_U_ADDR, HWIO_GCC_GPLL5_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL5_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL5_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL5_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL5_USER_CTL_U_IN)
#define HWIO_GCC_GPLL5_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL5_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL5_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL5_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL5_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL5_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL5_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL5_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL5_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL5_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL5_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL5_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL5_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL5_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL5_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL5_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL5_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL5_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL5_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074018)
#define HWIO_GCC_GPLL5_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074018)
#define HWIO_GCC_GPLL5_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL5_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR, HWIO_GCC_GPLL5_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL5_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL5_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL5_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL5_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL5_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL5_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL5_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL5_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL5_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL5_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL5_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL5_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL5_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007401c)
#define HWIO_GCC_GPLL5_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007401c)
#define HWIO_GCC_GPLL5_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL5_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_ADDR, HWIO_GCC_GPLL5_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL5_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL5_TEST_CTL_IN)
#define HWIO_GCC_GPLL5_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL5_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL5_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL5_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL5_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL5_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL5_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL5_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL5_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL5_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL5_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL5_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL5_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074020)
#define HWIO_GCC_GPLL5_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074020)
#define HWIO_GCC_GPLL5_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL5_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR, HWIO_GCC_GPLL5_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL5_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL5_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL5_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL5_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL5_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL5_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL5_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL5_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL5_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL5_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL5_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL5_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL5_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL5_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL5_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL5_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL5_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL5_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL5_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL5_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL5_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL5_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL5_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL5_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL5_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00074024)
#define HWIO_GCC_GPLL5_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074024)
#define HWIO_GCC_GPLL5_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL5_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_STATUS_ADDR, HWIO_GCC_GPLL5_STATUS_RMSK)
#define HWIO_GCC_GPLL5_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_STATUS_ADDR, m)
#define HWIO_GCC_GPLL5_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL5_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL5_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00074028)
#define HWIO_GCC_GPLL5_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074028)
#define HWIO_GCC_GPLL5_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL5_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_FREQ_CTL_ADDR, HWIO_GCC_GPLL5_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL5_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL5_FREQ_CTL_IN)
#define HWIO_GCC_GPLL5_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL5_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL6_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00013000)
#define HWIO_GCC_GPLL6_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013000)
#define HWIO_GCC_GPLL6_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL6_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_MODE_ADDR, HWIO_GCC_GPLL6_MODE_RMSK)
#define HWIO_GCC_GPLL6_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_MODE_ADDR, m)
#define HWIO_GCC_GPLL6_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_MODE_ADDR,v)
#define HWIO_GCC_GPLL6_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_MODE_ADDR,m,v,HWIO_GCC_GPLL6_MODE_IN)
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL6_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL6_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL6_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL6_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL6_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL6_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL6_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL6_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL6_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL6_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL6_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL6_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL6_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL6_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL6_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL6_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL6_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL6_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL6_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_GPLL6_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013004)
#define HWIO_GCC_GPLL6_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL6_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_L_VAL_ADDR, HWIO_GCC_GPLL6_L_VAL_RMSK)
#define HWIO_GCC_GPLL6_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL6_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL6_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_L_VAL_ADDR,m,v,HWIO_GCC_GPLL6_L_VAL_IN)
#define HWIO_GCC_GPLL6_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL6_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL6_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00013008)
#define HWIO_GCC_GPLL6_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013008)
#define HWIO_GCC_GPLL6_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL6_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR, HWIO_GCC_GPLL6_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL6_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL6_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL6_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL6_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL6_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL6_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001300c)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001300c)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL6_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL6_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL6_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013010)
#define HWIO_GCC_GPLL6_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013010)
#define HWIO_GCC_GPLL6_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL6_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_ADDR, HWIO_GCC_GPLL6_USER_CTL_RMSK)
#define HWIO_GCC_GPLL6_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL6_USER_CTL_IN)
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL6_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL6_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL6_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL6_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL6_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL6_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL6_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL6_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL6_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL6_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL6_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL6_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL6_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL6_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL6_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013014)
#define HWIO_GCC_GPLL6_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013014)
#define HWIO_GCC_GPLL6_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL6_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_U_ADDR, HWIO_GCC_GPLL6_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL6_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL6_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL6_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL6_USER_CTL_U_IN)
#define HWIO_GCC_GPLL6_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL6_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL6_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL6_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL6_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL6_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL6_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL6_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL6_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL6_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL6_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL6_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL6_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL6_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL6_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL6_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL6_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL6_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL6_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013018)
#define HWIO_GCC_GPLL6_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013018)
#define HWIO_GCC_GPLL6_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL6_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR, HWIO_GCC_GPLL6_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL6_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL6_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL6_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL6_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL6_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL6_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL6_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL6_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL6_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL6_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL6_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL6_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL6_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001301c)
#define HWIO_GCC_GPLL6_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001301c)
#define HWIO_GCC_GPLL6_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL6_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_ADDR, HWIO_GCC_GPLL6_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL6_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL6_TEST_CTL_IN)
#define HWIO_GCC_GPLL6_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL6_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL6_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL6_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL6_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL6_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL6_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL6_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL6_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL6_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL6_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL6_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL6_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013020)
#define HWIO_GCC_GPLL6_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013020)
#define HWIO_GCC_GPLL6_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL6_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR, HWIO_GCC_GPLL6_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL6_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL6_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL6_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL6_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL6_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL6_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL6_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL6_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL6_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL6_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL6_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL6_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL6_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL6_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL6_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL6_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL6_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL6_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL6_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL6_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL6_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL6_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL6_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL6_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL6_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00013024)
#define HWIO_GCC_GPLL6_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013024)
#define HWIO_GCC_GPLL6_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL6_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_STATUS_ADDR, HWIO_GCC_GPLL6_STATUS_RMSK)
#define HWIO_GCC_GPLL6_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_STATUS_ADDR, m)
#define HWIO_GCC_GPLL6_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL6_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL6_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013028)
#define HWIO_GCC_GPLL6_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013028)
#define HWIO_GCC_GPLL6_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL6_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_FREQ_CTL_ADDR, HWIO_GCC_GPLL6_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL6_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL6_FREQ_CTL_IN)
#define HWIO_GCC_GPLL6_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL6_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004000)
#define HWIO_GCC_SYSTEM_NOC_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004008)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004008)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000400c)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000400c)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004010)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004010)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004014)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004014)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_RMSK                                                       0x80000004
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_IN)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_ARES_SHFT                                                     0x2

#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004018)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004018)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000401c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000401c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00004020)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004020)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00004024)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004024)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a024)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a024)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000402c)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000402c)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_HS_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_HS_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004030)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004030)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004034)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004034)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_NIUS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NIUS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004038)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004038)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000403c)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000403c)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR, HWIO_GCC_SYS_NOC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_DCD_XO_CBCR_IN)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004040)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004040)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR, HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004044)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004044)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR, HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00004048)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004048)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR, HWIO_GCC_SYS_NOC_CDSP_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_CDSP_CBCR_IN)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CONFIG_NOC_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005000)
#define HWIO_GCC_CONFIG_NOC_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_GCC_CONFIG_NOC_BCR_RMSK                                                                     0x1
#define HWIO_GCC_CONFIG_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, HWIO_GCC_CONFIG_NOC_BCR_RMSK)
#define HWIO_GCC_CONFIG_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_BCR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_BCR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_BCR_IN)
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005004)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005008)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005008)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000500c)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000500c)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005014)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005014)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005018)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR, HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_IN)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005058)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005058)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR, HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_IN)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005040)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005040)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000501c)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005020)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005024)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_DCD_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005028)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005034)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005038)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005038)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000503c)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005050)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005050)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR, HWIO_GCC_CNOC_PERIPH_CMD_RCGR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_CMD_RCGR_IN)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005054)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005054)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR, HWIO_GCC_CNOC_PERIPH_CFG_RCGR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_CFG_RCGR_IN)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00010000)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00010000)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_RMSK                                                            0x80007ff5
#define HWIO_GCC_TIC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR, HWIO_GCC_TIC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_TIC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_TIC_CFG_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_TIC_CFG_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_TIC_CFG_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_TIC_CFG_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_IMEM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00008000)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                               0xf000fff4
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b000)
#define HWIO_GCC_MMSS_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000b000)
#define HWIO_GCC_MMSS_BCR_RMSK                                                                           0x1
#define HWIO_GCC_MMSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, HWIO_GCC_MMSS_BCR_RMSK)
#define HWIO_GCC_MMSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, m)
#define HWIO_GCC_MMSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BCR_ADDR,v)
#define HWIO_GCC_MMSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BCR_ADDR,m,v,HWIO_GCC_MMSS_BCR_IN)
#define HWIO_GCC_MMSS_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_MMSS_GDSCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b004)
#define HWIO_GCC_MMSS_GDSCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000b004)
#define HWIO_GCC_MMSS_GDSCR_RMSK                                                                  0xf8ffffff
#define HWIO_GCC_MMSS_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_GDSCR_ADDR, HWIO_GCC_MMSS_GDSCR_RMSK)
#define HWIO_GCC_MMSS_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_GDSCR_ADDR, m)
#define HWIO_GCC_MMSS_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_GDSCR_ADDR,v)
#define HWIO_GCC_MMSS_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_GDSCR_ADDR,m,v,HWIO_GCC_MMSS_GDSCR_IN)
#define HWIO_GCC_MMSS_GDSCR_PWR_ON_BMSK                                                           0x80000000
#define HWIO_GCC_MMSS_GDSCR_PWR_ON_SHFT                                                                 0x1f
#define HWIO_GCC_MMSS_GDSCR_GDSC_STATE_BMSK                                                       0x78000000
#define HWIO_GCC_MMSS_GDSCR_GDSC_STATE_SHFT                                                             0x1b
#define HWIO_GCC_MMSS_GDSCR_EN_REST_WAIT_BMSK                                                       0xf00000
#define HWIO_GCC_MMSS_GDSCR_EN_REST_WAIT_SHFT                                                           0x14
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_WAIT_BMSK                                                         0xf0000
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_WAIT_SHFT                                                            0x10
#define HWIO_GCC_MMSS_GDSCR_CLK_DIS_WAIT_BMSK                                                         0xf000
#define HWIO_GCC_MMSS_GDSCR_CLK_DIS_WAIT_SHFT                                                            0xc
#define HWIO_GCC_MMSS_GDSCR_RETAIN_FF_ENABLE_BMSK                                                      0x800
#define HWIO_GCC_MMSS_GDSCR_RETAIN_FF_ENABLE_SHFT                                                        0xb
#define HWIO_GCC_MMSS_GDSCR_RESTORE_BMSK                                                               0x400
#define HWIO_GCC_MMSS_GDSCR_RESTORE_SHFT                                                                 0xa
#define HWIO_GCC_MMSS_GDSCR_SAVE_BMSK                                                                  0x200
#define HWIO_GCC_MMSS_GDSCR_SAVE_SHFT                                                                    0x9
#define HWIO_GCC_MMSS_GDSCR_RETAIN_BMSK                                                                0x100
#define HWIO_GCC_MMSS_GDSCR_RETAIN_SHFT                                                                  0x8
#define HWIO_GCC_MMSS_GDSCR_EN_REST_BMSK                                                                0x80
#define HWIO_GCC_MMSS_GDSCR_EN_REST_SHFT                                                                 0x7
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_BMSK                                                                 0x40
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_SHFT                                                                  0x6
#define HWIO_GCC_MMSS_GDSCR_CLAMP_IO_BMSK                                                               0x20
#define HWIO_GCC_MMSS_GDSCR_CLAMP_IO_SHFT                                                                0x5
#define HWIO_GCC_MMSS_GDSCR_CLK_DISABLE_BMSK                                                            0x10
#define HWIO_GCC_MMSS_GDSCR_CLK_DISABLE_SHFT                                                             0x4
#define HWIO_GCC_MMSS_GDSCR_PD_ARES_BMSK                                                                 0x8
#define HWIO_GCC_MMSS_GDSCR_PD_ARES_SHFT                                                                 0x3
#define HWIO_GCC_MMSS_GDSCR_SW_OVERRIDE_BMSK                                                             0x4
#define HWIO_GCC_MMSS_GDSCR_SW_OVERRIDE_SHFT                                                             0x2
#define HWIO_GCC_MMSS_GDSCR_HW_CONTROL_BMSK                                                              0x2
#define HWIO_GCC_MMSS_GDSCR_HW_CONTROL_SHFT                                                              0x1
#define HWIO_GCC_MMSS_GDSCR_SW_COLLAPSE_BMSK                                                             0x1
#define HWIO_GCC_MMSS_GDSCR_SW_COLLAPSE_SHFT                                                             0x0

#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009000)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_RMSK                                                       0x80000007
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009004)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK                                                       0xf0008005
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MMSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00009008)
#define HWIO_GCC_MMSS_AT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009008)
#define HWIO_GCC_MMSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_MMSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_AT_CBCR_ADDR, HWIO_GCC_MMSS_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_AT_CBCR_IN)
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000900c)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_MMSS_QM_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR, HWIO_GCC_MMSS_QM_CORE_CBCR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CBCR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_TRIG_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00009010)
#define HWIO_GCC_MMSS_TRIG_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009010)
#define HWIO_GCC_MMSS_TRIG_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_MMSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_TRIG_CBCR_ADDR, HWIO_GCC_MMSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_MMSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MMSS_TRIG_CBCR_IN)
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009014)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR, HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009018)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009018)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR, HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009030)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009030)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_RMSK                                                            0xf0008005
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR, HWIO_GCC_MMSS_QM_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QM_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009034)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009034)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_MMSS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_AT_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_PIMEM_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a000)
#define HWIO_GCC_PIMEM_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_GCC_PIMEM_BCR_RMSK                                                                          0x1
#define HWIO_GCC_PIMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_BCR_ADDR, HWIO_GCC_PIMEM_BCR_RMSK)
#define HWIO_GCC_PIMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_BCR_ADDR, m)
#define HWIO_GCC_PIMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_BCR_ADDR,v)
#define HWIO_GCC_PIMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_BCR_ADDR,m,v,HWIO_GCC_PIMEM_BCR_IN)
#define HWIO_GCC_PIMEM_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_PIMEM_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_PIMEM_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_PIMEM_AXI_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_GCC_PIMEM_AXI_CBCR_RMSK                                                              0xf000fff7
#define HWIO_GCC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_PIMEM_AXI_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_PIMEM_AXI_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_PIMEM_AXI_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_PIMEM_AXI_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PIMEM_AXI_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_PIMEM_AXI_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR, HWIO_GCC_PIMEM_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_PIMEM_AXI_CMD_RCGR_IN)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR, HWIO_GCC_PIMEM_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_PIMEM_AXI_CFG_RCGR_IN)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_PIMEM_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a020)
#define HWIO_GCC_PIMEM_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a020)
#define HWIO_GCC_PIMEM_AHB_CBCR_RMSK                                                              0xf0008005
#define HWIO_GCC_PIMEM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AHB_CBCR_ADDR, HWIO_GCC_PIMEM_AHB_CBCR_RMSK)
#define HWIO_GCC_PIMEM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PIMEM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PIMEM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PIMEM_AHB_CBCR_IN)
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_QDSS_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c000)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c000)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                           0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                           0xf0008004
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2

#define HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c00c)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c00c)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_RMSK                                                         0x80007ff5
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR, HWIO_GCC_QDSS_CENTER_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CENTER_AT_CBCR_IN)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SOUTH_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c010)
#define HWIO_GCC_SOUTH_AT_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c010)
#define HWIO_GCC_SOUTH_AT_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_SOUTH_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SOUTH_AT_CBCR_ADDR, HWIO_GCC_SOUTH_AT_CBCR_RMSK)
#define HWIO_GCC_SOUTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SOUTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_SOUTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SOUTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_SOUTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SOUTH_AT_CBCR_ADDR,m,v,HWIO_GCC_SOUTH_AT_CBCR_IN)
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_NORTH_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c018)
#define HWIO_GCC_NORTH_AT_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c018)
#define HWIO_GCC_NORTH_AT_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_NORTH_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NORTH_AT_CBCR_ADDR, HWIO_GCC_NORTH_AT_CBCR_RMSK)
#define HWIO_GCC_NORTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NORTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_NORTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NORTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_NORTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NORTH_AT_CBCR_ADDR,m,v,HWIO_GCC_NORTH_AT_CBCR_IN)
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c01c)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c01c)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c020)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c020)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                               0xf0008007
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c024)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c024)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c028)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c028)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c02c)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c02c)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c030)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c030)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c034)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c034)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c038)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c038)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_QDSS_TRIG_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c03c)
#define HWIO_GCC_QDSS_TRIG_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c03c)
#define HWIO_GCC_QDSS_TRIG_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_QDSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, HWIO_GCC_QDSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CBCR_IN)
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c040)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c040)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SOUTH_APB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c048)
#define HWIO_GCC_SOUTH_APB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c048)
#define HWIO_GCC_SOUTH_APB_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_SOUTH_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SOUTH_APB_CBCR_ADDR, HWIO_GCC_SOUTH_APB_CBCR_RMSK)
#define HWIO_GCC_SOUTH_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SOUTH_APB_CBCR_ADDR, m)
#define HWIO_GCC_SOUTH_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SOUTH_APB_CBCR_ADDR,v)
#define HWIO_GCC_SOUTH_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SOUTH_APB_CBCR_ADDR,m,v,HWIO_GCC_SOUTH_APB_CBCR_IN)
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_NORTH_APB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c04c)
#define HWIO_GCC_NORTH_APB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c04c)
#define HWIO_GCC_NORTH_APB_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_NORTH_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NORTH_APB_CBCR_ADDR, HWIO_GCC_NORTH_APB_CBCR_RMSK)
#define HWIO_GCC_NORTH_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NORTH_APB_CBCR_ADDR, m)
#define HWIO_GCC_NORTH_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NORTH_APB_CBCR_ADDR,v)
#define HWIO_GCC_NORTH_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NORTH_APB_CBCR_ADDR,m,v,HWIO_GCC_NORTH_APB_CBCR_IN)
#define HWIO_GCC_NORTH_APB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_NORTH_APB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CENTER_APB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c050)
#define HWIO_GCC_CENTER_APB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c050)
#define HWIO_GCC_CENTER_APB_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_CENTER_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CENTER_APB_CBCR_ADDR, HWIO_GCC_CENTER_APB_CBCR_RMSK)
#define HWIO_GCC_CENTER_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CENTER_APB_CBCR_ADDR, m)
#define HWIO_GCC_CENTER_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CENTER_APB_CBCR_ADDR,v)
#define HWIO_GCC_CENTER_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CENTER_APB_CBCR_ADDR,m,v,HWIO_GCC_CENTER_APB_CBCR_IN)
#define HWIO_GCC_CENTER_APB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CENTER_APB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_XO_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c054)
#define HWIO_GCC_QDSS_XO_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000c054)
#define HWIO_GCC_QDSS_XO_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_QDSS_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_XO_CBCR_ADDR, HWIO_GCC_QDSS_XO_CBCR_RMSK)
#define HWIO_GCC_QDSS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_XO_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_XO_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_XO_CBCR_ADDR,m,v,HWIO_GCC_QDSS_XO_CBCR_IN)
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d000)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d000)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR, HWIO_GCC_QDSS_ATB_A_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_A_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d004)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d004)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR, HWIO_GCC_QDSS_ATB_A_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_A_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d018)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d018)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR, HWIO_GCC_QDSS_ATB_B_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_B_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d01c)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d01c)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR, HWIO_GCC_QDSS_ATB_B_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_B_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d030)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d030)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR, HWIO_GCC_QDSS_ATB_C_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_C_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d034)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d034)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR, HWIO_GCC_QDSS_ATB_C_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_C_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d048)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d048)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d04c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000d04c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e018)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e018)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e01c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e01c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e030)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e030)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR, HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e034)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e034)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR, HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_USB_30_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f000)
#define HWIO_GCC_USB_30_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f000)
#define HWIO_GCC_USB_30_BCR_RMSK                                                                         0x1
#define HWIO_GCC_USB_30_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, HWIO_GCC_USB_30_BCR_RMSK)
#define HWIO_GCC_USB_30_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, m)
#define HWIO_GCC_USB_30_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_BCR_ADDR,v)
#define HWIO_GCC_USB_30_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_BCR_ADDR,m,v,HWIO_GCC_USB_30_BCR_IN)
#define HWIO_GCC_USB_30_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_USB_30_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_USB_30_GDSCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f004)
#define HWIO_GCC_USB_30_GDSCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f004)
#define HWIO_GCC_USB_30_GDSCR_RMSK                                                                0xf8ffffff
#define HWIO_GCC_USB_30_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_GDSCR_ADDR, HWIO_GCC_USB_30_GDSCR_RMSK)
#define HWIO_GCC_USB_30_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_GDSCR_ADDR, m)
#define HWIO_GCC_USB_30_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_GDSCR_ADDR,v)
#define HWIO_GCC_USB_30_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_GDSCR_ADDR,m,v,HWIO_GCC_USB_30_GDSCR_IN)
#define HWIO_GCC_USB_30_GDSCR_PWR_ON_BMSK                                                         0x80000000
#define HWIO_GCC_USB_30_GDSCR_PWR_ON_SHFT                                                               0x1f
#define HWIO_GCC_USB_30_GDSCR_GDSC_STATE_BMSK                                                     0x78000000
#define HWIO_GCC_USB_30_GDSCR_GDSC_STATE_SHFT                                                           0x1b
#define HWIO_GCC_USB_30_GDSCR_EN_REST_WAIT_BMSK                                                     0xf00000
#define HWIO_GCC_USB_30_GDSCR_EN_REST_WAIT_SHFT                                                         0x14
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_WAIT_BMSK                                                       0xf0000
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_WAIT_SHFT                                                          0x10
#define HWIO_GCC_USB_30_GDSCR_CLK_DIS_WAIT_BMSK                                                       0xf000
#define HWIO_GCC_USB_30_GDSCR_CLK_DIS_WAIT_SHFT                                                          0xc
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_BMSK                                                    0x800
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_SHFT                                                      0xb
#define HWIO_GCC_USB_30_GDSCR_RESTORE_BMSK                                                             0x400
#define HWIO_GCC_USB_30_GDSCR_RESTORE_SHFT                                                               0xa
#define HWIO_GCC_USB_30_GDSCR_SAVE_BMSK                                                                0x200
#define HWIO_GCC_USB_30_GDSCR_SAVE_SHFT                                                                  0x9
#define HWIO_GCC_USB_30_GDSCR_RETAIN_BMSK                                                              0x100
#define HWIO_GCC_USB_30_GDSCR_RETAIN_SHFT                                                                0x8
#define HWIO_GCC_USB_30_GDSCR_EN_REST_BMSK                                                              0x80
#define HWIO_GCC_USB_30_GDSCR_EN_REST_SHFT                                                               0x7
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_BMSK                                                               0x40
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_SHFT                                                                0x6
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_BMSK                                                             0x20
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_SHFT                                                              0x5
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_BMSK                                                          0x10
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_SHFT                                                           0x4
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_BMSK                                                               0x8
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_SHFT                                                               0x3
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_BMSK                                                           0x4
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_SHFT                                                           0x2
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_BMSK                                                            0x2
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_SHFT                                                            0x1
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_BMSK                                                           0x1
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_SHFT                                                           0x0

#define HWIO_GCC_USB30_MASTER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f008)
#define HWIO_GCC_USB30_MASTER_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f008)
#define HWIO_GCC_USB30_MASTER_CBCR_RMSK                                                           0xf000fff5
#define HWIO_GCC_USB30_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, HWIO_GCC_USB30_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB30_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB30_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f00c)
#define HWIO_GCC_USB30_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f00c)
#define HWIO_GCC_USB30_SLEEP_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_USB30_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, HWIO_GCC_USB30_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB30_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f010)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f010)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK                                                        0x80030005
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                   0x30000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f014)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f014)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                     0x40
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                      0x6
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                     0x20
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                      0x5
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f018)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f018)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB30_MASTER_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f01c)
#define HWIO_GCC_USB30_MASTER_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f01c)
#define HWIO_GCC_USB30_MASTER_M_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, HWIO_GCC_USB30_MASTER_M_RMSK)
#define HWIO_GCC_USB30_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, m)
#define HWIO_GCC_USB30_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_M_ADDR,v)
#define HWIO_GCC_USB30_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_M_ADDR,m,v,HWIO_GCC_USB30_MASTER_M_IN)
#define HWIO_GCC_USB30_MASTER_M_M_BMSK                                                                  0xff
#define HWIO_GCC_USB30_MASTER_M_M_SHFT                                                                   0x0

#define HWIO_GCC_USB30_MASTER_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f020)
#define HWIO_GCC_USB30_MASTER_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f020)
#define HWIO_GCC_USB30_MASTER_N_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, HWIO_GCC_USB30_MASTER_N_RMSK)
#define HWIO_GCC_USB30_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, m)
#define HWIO_GCC_USB30_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_N_ADDR,v)
#define HWIO_GCC_USB30_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_N_ADDR,m,v,HWIO_GCC_USB30_MASTER_N_IN)
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_USB30_MASTER_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f024)
#define HWIO_GCC_USB30_MASTER_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f024)
#define HWIO_GCC_USB30_MASTER_D_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, HWIO_GCC_USB30_MASTER_D_RMSK)
#define HWIO_GCC_USB30_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, m)
#define HWIO_GCC_USB30_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_D_ADDR,v)
#define HWIO_GCC_USB30_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_D_ADDR,m,v,HWIO_GCC_USB30_MASTER_D_IN)
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f028)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f028)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f02c)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f02c)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00050000)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050000)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_USB3_PHY_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR, HWIO_GCC_USB3_PHY_AUX_CBCR_RMSK)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_USB3_PHY_AUX_CBCR_IN)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00050004)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050004)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR, HWIO_GCC_USB3_PHY_PIPE_CBCR_RMSK)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR,m,v,HWIO_GCC_USB3_PHY_PIPE_CBCR_IN)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0005000c)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005000c)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR, HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_IN)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00050010)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050010)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR, HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_IN)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB_20_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f000)
#define HWIO_GCC_USB_20_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_GCC_USB_20_BCR_RMSK                                                                         0x1
#define HWIO_GCC_USB_20_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_20_BCR_ADDR, HWIO_GCC_USB_20_BCR_RMSK)
#define HWIO_GCC_USB_20_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_20_BCR_ADDR, m)
#define HWIO_GCC_USB_20_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_20_BCR_ADDR,v)
#define HWIO_GCC_USB_20_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_20_BCR_ADDR,m,v,HWIO_GCC_USB_20_BCR_IN)
#define HWIO_GCC_USB_20_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_USB_20_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_USB20_MASTER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f004)
#define HWIO_GCC_USB20_MASTER_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f004)
#define HWIO_GCC_USB20_MASTER_CBCR_RMSK                                                           0xf000fff5
#define HWIO_GCC_USB20_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CBCR_ADDR, HWIO_GCC_USB20_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB20_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB20_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB20_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB20_MASTER_CBCR_IN)
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB20_MASTER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB20_MASTER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB20_MASTER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB20_MASTER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB20_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f008)
#define HWIO_GCC_USB20_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f008)
#define HWIO_GCC_USB20_SLEEP_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_USB20_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB20_SLEEP_CBCR_ADDR, HWIO_GCC_USB20_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB20_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB20_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB20_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB20_SLEEP_CBCR_IN)
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f00c)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f00c)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_RMSK                                                        0x80030005
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB20_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB20_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                   0x30000
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f010)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f010)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB20_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB20_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                     0x40
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                      0x6
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                     0x20
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                      0x5
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f014)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f014)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB20_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB20_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB20_MASTER_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f018)
#define HWIO_GCC_USB20_MASTER_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f018)
#define HWIO_GCC_USB20_MASTER_M_RMSK                                                                    0xff
#define HWIO_GCC_USB20_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_M_ADDR, HWIO_GCC_USB20_MASTER_M_RMSK)
#define HWIO_GCC_USB20_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_M_ADDR, m)
#define HWIO_GCC_USB20_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_M_ADDR,v)
#define HWIO_GCC_USB20_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_M_ADDR,m,v,HWIO_GCC_USB20_MASTER_M_IN)
#define HWIO_GCC_USB20_MASTER_M_M_BMSK                                                                  0xff
#define HWIO_GCC_USB20_MASTER_M_M_SHFT                                                                   0x0

#define HWIO_GCC_USB20_MASTER_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f01c)
#define HWIO_GCC_USB20_MASTER_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f01c)
#define HWIO_GCC_USB20_MASTER_N_RMSK                                                                    0xff
#define HWIO_GCC_USB20_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_N_ADDR, HWIO_GCC_USB20_MASTER_N_RMSK)
#define HWIO_GCC_USB20_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_N_ADDR, m)
#define HWIO_GCC_USB20_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_N_ADDR,v)
#define HWIO_GCC_USB20_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_N_ADDR,m,v,HWIO_GCC_USB20_MASTER_N_IN)
#define HWIO_GCC_USB20_MASTER_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_USB20_MASTER_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_USB20_MASTER_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f020)
#define HWIO_GCC_USB20_MASTER_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f020)
#define HWIO_GCC_USB20_MASTER_D_RMSK                                                                    0xff
#define HWIO_GCC_USB20_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_D_ADDR, HWIO_GCC_USB20_MASTER_D_RMSK)
#define HWIO_GCC_USB20_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_D_ADDR, m)
#define HWIO_GCC_USB20_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_D_ADDR,v)
#define HWIO_GCC_USB20_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_D_ADDR,m,v,HWIO_GCC_USB20_MASTER_D_IN)
#define HWIO_GCC_USB20_MASTER_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_USB20_MASTER_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f024)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f024)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f028)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f028)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_USB3_PHY_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00050020)
#define HWIO_GCC_USB3_PHY_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050020)
#define HWIO_GCC_USB3_PHY_BCR_RMSK                                                                       0x1
#define HWIO_GCC_USB3_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, HWIO_GCC_USB3_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_PHY_BCR_IN)
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_USB3PHY_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00050024)
#define HWIO_GCC_USB3PHY_PHY_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050024)
#define HWIO_GCC_USB3PHY_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_USB3PHY_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3PHY_PHY_BCR_ADDR, HWIO_GCC_USB3PHY_PHY_BCR_RMSK)
#define HWIO_GCC_USB3PHY_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3PHY_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3PHY_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3PHY_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3PHY_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3PHY_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3PHY_PHY_BCR_IN)
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_USB3_DP_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00050028)
#define HWIO_GCC_USB3_DP_PHY_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050028)
#define HWIO_GCC_USB3_DP_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_USB3_DP_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_DP_PHY_BCR_ADDR, HWIO_GCC_USB3_DP_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_DP_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_DP_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_DP_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_DP_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_DP_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_DP_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_DP_PHY_BCR_IN)
#define HWIO_GCC_USB3_DP_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_USB3_DP_PHY_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00012000)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012000)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_RMSK                                                                  0x1
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_IN          \
        in_dword_masked(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR, HWIO_GCC_QUSB2PHY_PRIM_BCR_RMSK)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR, m)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR,v)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR,m,v,HWIO_GCC_QUSB2PHY_PRIM_BCR_IN)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00012004)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012004)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_RMSK                                                                   0x1
#define HWIO_GCC_QUSB2PHY_SEC_BCR_IN          \
        in_dword_masked(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR, HWIO_GCC_QUSB2PHY_SEC_BCR_RMSK)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR, m)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR,v)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR,m,v,HWIO_GCC_QUSB2PHY_SEC_BCR_IN)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_QUSB2PHY_SEC_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a000)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006a000)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_RMSK                                                            0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR, HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_RMSK)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR, m)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR,v)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR,m,v,HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_IN)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_BLK_ARES_BMSK                                                   0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_BLK_ARES_SHFT                                                   0x0

#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a004)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006a004)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_RMSK                                                    0xf0008005
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR, HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_RMSK)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR, m)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR,v)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR,m,v,HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_IN)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                           0x70000000
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                 0x1c
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                   0x8000
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                      0xf
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00014000)
#define HWIO_GCC_SDCC2_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014000)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                          0x1
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00014004)
#define HWIO_GCC_SDCC2_APPS_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014004)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                             0x80007ff5
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00014008)
#define HWIO_GCC_SDCC2_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014008)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                              0xf0008005
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00014010)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014010)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                         0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                       0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                        0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                       0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                        0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                       0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                        0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00014014)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014014)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                             0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                        0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                           0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00014018)
#define HWIO_GCC_SDCC2_APPS_M_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014018)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                      0xff
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                     0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001401c)
#define HWIO_GCC_SDCC2_APPS_N_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001401c)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                      0xff
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_BMSK                                                        0xff
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_SHFT                                                         0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00014020)
#define HWIO_GCC_SDCC2_APPS_D_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014020)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                      0xff
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_BMSK                                                               0xff
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_SHFT                                                                0x0

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00016000)
#define HWIO_GCC_SDCC1_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                          0x1
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_SDCC1_APPS_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                             0x80007ff5
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_SDCC1_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016008)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                              0xf0008005
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001600c)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001600c)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_RMSK                                                         0x80007ff5
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR, HWIO_GCC_SDCC1_ICE_CORE_CBCR_RMSK)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_ICE_CORE_CBCR_IN)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00016010)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016010)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00016014)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016014)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001602c)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001602c)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                         0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                       0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                        0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                       0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                        0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                       0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                        0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016030)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016030)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                             0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                        0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                           0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00016034)
#define HWIO_GCC_SDCC1_APPS_M_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016034)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                     0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00016038)
#define HWIO_GCC_SDCC1_APPS_N_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016038)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_BMSK                                                        0xff
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_SHFT                                                         0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001603c)
#define HWIO_GCC_SDCC1_APPS_D_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001603c)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_BMSK                                                               0xff
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00017000)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017000)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                          0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017004)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                              0xf000fff4
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017008)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                            0x80000004
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_SLEEP_CBCR_IN)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00018000)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00018000)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00018004)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00018004)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00019000)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019000)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00019004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00019008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001900c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001900c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00019010)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019010)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00019014)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019014)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00019018)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019018)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001901c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001901c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00019020)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019020)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00019024)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00019024)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a000)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a004)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a008)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a008)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a00c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a00c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a010)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a010)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a014)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a014)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a018)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a018)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a01c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a01c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b000)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b004)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b004)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b008)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b008)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b00c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b00c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b010)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b010)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b01c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b01c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b020)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b020)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b024)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b024)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c000)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c000)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c004)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c004)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c008)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c008)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c00c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c00c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c010)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c010)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c014)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c014)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c018)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c018)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c01c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c01c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d000)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d000)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d004)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d004)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d008)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d008)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d00c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d00c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d010)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d010)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d014)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d014)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d018)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d018)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d01c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d01c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d024)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001d024)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f000)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f004)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f004)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f008)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f008)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f00c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f00c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f010)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f010)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f014)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f014)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f018)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f018)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f01c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f01c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f024)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f024)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00025000)
#define HWIO_GCC_BLSP2_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025000)
#define HWIO_GCC_BLSP2_BCR_RMSK                                                                          0x1
#define HWIO_GCC_BLSP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, HWIO_GCC_BLSP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_BCR_IN)
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_BLSP2_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00025004)
#define HWIO_GCC_BLSP2_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025004)
#define HWIO_GCC_BLSP2_AHB_CBCR_RMSK                                                              0xf000fff4
#define HWIO_GCC_BLSP2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, HWIO_GCC_BLSP2_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_AHB_CBCR_IN)
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025008)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025008)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK                                                            0x80000004
#define HWIO_GCC_BLSP2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_SLEEP_CBCR_IN)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_BLSP2_QUP1_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00026000)
#define HWIO_GCC_BLSP2_QUP1_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026000)
#define HWIO_GCC_BLSP2_QUP1_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, HWIO_GCC_BLSP2_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_BCR_IN)
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00026004)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026004)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00026008)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026008)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002600c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002600c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00026010)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026010)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00026014)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026014)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00026018)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026018)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002601c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002601c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00026020)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026020)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00026024)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026024)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_UART1_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00027000)
#define HWIO_GCC_BLSP2_UART1_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_GCC_BLSP2_UART1_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP2_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, HWIO_GCC_BLSP2_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_BCR_IN)
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027004)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00027008)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027008)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002700c)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002700c)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00027010)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027010)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP2_UART1_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027014)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027014)
#define HWIO_GCC_BLSP2_UART1_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, HWIO_GCC_BLSP2_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART1_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027018)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027018)
#define HWIO_GCC_BLSP2_UART1_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, HWIO_GCC_BLSP2_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART1_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002701c)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002701c)
#define HWIO_GCC_BLSP2_UART1_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, HWIO_GCC_BLSP2_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP2_QUP2_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00028000)
#define HWIO_GCC_BLSP2_QUP2_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028000)
#define HWIO_GCC_BLSP2_QUP2_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, HWIO_GCC_BLSP2_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_BCR_IN)
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028004)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00028008)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028008)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002800c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002800c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028010)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028010)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00028014)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028014)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00028018)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028018)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002801c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002801c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028020)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028020)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028024)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028024)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_UART2_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00029000)
#define HWIO_GCC_BLSP2_UART2_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_GCC_BLSP2_UART2_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP2_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, HWIO_GCC_BLSP2_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_BCR_IN)
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029004)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029004)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029008)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029008)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002900c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002900c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00029010)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029010)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP2_UART2_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029014)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029014)
#define HWIO_GCC_BLSP2_UART2_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, HWIO_GCC_BLSP2_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART2_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029018)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029018)
#define HWIO_GCC_BLSP2_UART2_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, HWIO_GCC_BLSP2_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART2_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002901c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002901c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, HWIO_GCC_BLSP2_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP2_QUP3_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a000)
#define HWIO_GCC_BLSP2_QUP3_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a000)
#define HWIO_GCC_BLSP2_QUP3_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, HWIO_GCC_BLSP2_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_BCR_IN)
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a004)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a004)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a008)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a008)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a00c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a00c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a010)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a010)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a014)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a014)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a018)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a018)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a01c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a01c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a020)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a020)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a024)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a024)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP4_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c000)
#define HWIO_GCC_BLSP2_QUP4_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_GCC_BLSP2_QUP4_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, HWIO_GCC_BLSP2_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_BCR_IN)
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c008)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c00c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c00c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c010)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c010)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c014)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c014)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c018)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c018)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c01c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c01c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c020)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c020)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c024)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c024)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_PDM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_PDM_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_GCC_PDM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                0x80030005
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                           0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                              0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003300c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                   0x80000005
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033010)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00033014)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033014)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_PRNG_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00034000)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034000)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                           0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                               0x80000004
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_TCSR_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00037000)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00037000)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                           0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00037004)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00037004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                               0xf0008004
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00038000)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00038000)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00038004)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00038004)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                           0xf000fff4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_SHFT                                                         0x2

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00039000)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039000)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                        0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00039004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                            0xf000fff4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_TLMM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a000)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003a000)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a004)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003a004)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_RMSK                                                         0xf0008004
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR, HWIO_GCC_TLMM_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                       0x2

#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a008)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003a008)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_RMSK                                                         0xf0008004
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_TLMM_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                       0x2

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a010)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003a010)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                   0x80000004
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_CBCR_ADDR,m,v,HWIO_GCC_TLMM_CBCR_IN)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_SHFT                                                                 0x2

#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a014)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003a014)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_RMSK                                                        0xf0008004
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR, HWIO_GCC_TLMM_CENTRE_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_CENTRE_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_ARES_SHFT                                                      0x2

#define HWIO_GCC_MPM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b000)
#define HWIO_GCC_MPM_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003b000)
#define HWIO_GCC_MPM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b008)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003b008)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                                0xf0008004
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MPM_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MPM_AHB_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                          0x80000004
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR,v)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR,m,v,HWIO_GCC_RPM_PROC_HCLK_CBCR_IN)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                            0xf000fff4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c008)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c008)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c00c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c00c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                              0x80000007
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c010)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c010)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR, HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c014)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c014)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR, HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c018)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c018)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c01c)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c01c)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_RPM_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_RPM_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c020)
#define HWIO_GCC_RPM_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c020)
#define HWIO_GCC_RPM_M_RMSK                                                                           0xffff
#define HWIO_GCC_RPM_M_IN          \
        in_dword_masked(HWIO_GCC_RPM_M_ADDR, HWIO_GCC_RPM_M_RMSK)
#define HWIO_GCC_RPM_M_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_M_ADDR, m)
#define HWIO_GCC_RPM_M_OUT(v)      \
        out_dword(HWIO_GCC_RPM_M_ADDR,v)
#define HWIO_GCC_RPM_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_M_ADDR,m,v,HWIO_GCC_RPM_M_IN)
#define HWIO_GCC_RPM_M_M_BMSK                                                                         0xffff
#define HWIO_GCC_RPM_M_M_SHFT                                                                            0x0

#define HWIO_GCC_RPM_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c024)
#define HWIO_GCC_RPM_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c024)
#define HWIO_GCC_RPM_N_RMSK                                                                           0xffff
#define HWIO_GCC_RPM_N_IN          \
        in_dword_masked(HWIO_GCC_RPM_N_ADDR, HWIO_GCC_RPM_N_RMSK)
#define HWIO_GCC_RPM_N_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_N_ADDR, m)
#define HWIO_GCC_RPM_N_OUT(v)      \
        out_dword(HWIO_GCC_RPM_N_ADDR,v)
#define HWIO_GCC_RPM_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_N_ADDR,m,v,HWIO_GCC_RPM_N_IN)
#define HWIO_GCC_RPM_N_NOT_N_MINUS_M_BMSK                                                             0xffff
#define HWIO_GCC_RPM_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_RPM_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c028)
#define HWIO_GCC_RPM_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c028)
#define HWIO_GCC_RPM_D_RMSK                                                                           0xffff
#define HWIO_GCC_RPM_D_IN          \
        in_dword_masked(HWIO_GCC_RPM_D_ADDR, HWIO_GCC_RPM_D_RMSK)
#define HWIO_GCC_RPM_D_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_D_ADDR, m)
#define HWIO_GCC_RPM_D_OUT(v)      \
        out_dword(HWIO_GCC_RPM_D_ADDR,v)
#define HWIO_GCC_RPM_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_D_ADDR,m,v,HWIO_GCC_RPM_D_IN)
#define HWIO_GCC_RPM_D_NOT_2D_BMSK                                                                    0xffff
#define HWIO_GCC_RPM_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d000)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d000)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d004)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d004)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                           0x80007ff5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d008)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d008)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d00c)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d00c)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                               0x80007ff5
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d010)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d010)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d014)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d014)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                                0x80000005
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e000)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e000)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e004)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e004)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e018)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e018)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e01c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e01c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_SPMI_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f000)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f000)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f004)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f004)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                               0x80007ff5
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f008)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f008)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK                                                          0xf0008004
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f00c)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f00c)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                               0x80007ff5
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f010)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f010)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f014)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f014)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f028)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f028)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f02c)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f02c)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_SPDM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00040008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004000c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004000c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00040018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004001c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004001c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00040020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CE1_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00041000)
#define HWIO_GCC_CE1_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041000)
#define HWIO_GCC_CE1_BCR_RMSK                                                                            0x1
#define HWIO_GCC_CE1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, HWIO_GCC_CE1_BCR_RMSK)
#define HWIO_GCC_CE1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, m)
#define HWIO_GCC_CE1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_BCR_ADDR,v)
#define HWIO_GCC_CE1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_BCR_ADDR,m,v,HWIO_GCC_CE1_BCR_IN)
#define HWIO_GCC_CE1_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_CE1_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_CE1_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_CE1_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041004)
#define HWIO_GCC_CE1_CBCR_RMSK                                                                    0x80007ff4
#define HWIO_GCC_CE1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, HWIO_GCC_CE1_CBCR_RMSK)
#define HWIO_GCC_CE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, m)
#define HWIO_GCC_CE1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CBCR_ADDR,v)
#define HWIO_GCC_CE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CBCR_ADDR,m,v,HWIO_GCC_CE1_CBCR_IN)
#define HWIO_GCC_CE1_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_CE1_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_CE1_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_CE1_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_CE1_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_CE1_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_CE1_CBCR_CLK_ARES_SHFT                                                                  0x2

#define HWIO_GCC_CE1_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041008)
#define HWIO_GCC_CE1_AXI_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041008)
#define HWIO_GCC_CE1_AXI_CBCR_RMSK                                                                0x80000004
#define HWIO_GCC_CE1_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, HWIO_GCC_CE1_AXI_CBCR_RMSK)
#define HWIO_GCC_CE1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AXI_CBCR_ADDR,m,v,HWIO_GCC_CE1_AXI_CBCR_IN)
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_CE1_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_CE1_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004100c)
#define HWIO_GCC_CE1_AHB_CBCR_RMSK                                                                0xf0008004
#define HWIO_GCC_CE1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, HWIO_GCC_CE1_AHB_CBCR_RMSK)
#define HWIO_GCC_CE1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE1_AHB_CBCR_IN)
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_CE1_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041010)
#define HWIO_GCC_CE1_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041010)
#define HWIO_GCC_CE1_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_CE1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, HWIO_GCC_CE1_CMD_RCGR_RMSK)
#define HWIO_GCC_CE1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE1_CMD_RCGR_IN)
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_CE1_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041014)
#define HWIO_GCC_CE1_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041014)
#define HWIO_GCC_CE1_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_CE1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, HWIO_GCC_CE1_CFG_RCGR_RMSK)
#define HWIO_GCC_CE1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE1_CFG_RCGR_IN)
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00043000)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043000)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00043004)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043004)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GCC_XO_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00043008)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043008)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                            0x800f0005
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_DIV_BMSK                                                       0xf0000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_DIV_SHFT                                                          0x10
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004300c)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004300c)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00043014)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043014)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00043018)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043018)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CFG_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CFG_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004302c)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004302c)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_GCC_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_GCC_XO_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00043030)
#define HWIO_GCC_GCC_XO_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043030)
#define HWIO_GCC_GCC_XO_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_GCC_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR, HWIO_GCC_GCC_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CFG_RCGR_IN)
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_BIMC_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00044000)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044000)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                           0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044004)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                  0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                           0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                                 0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                       0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                             0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                       0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                           0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                         0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                            0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                         0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                            0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                      0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                        0xb
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                               0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                                 0xa
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                  0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                    0x9
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                                0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                  0x8
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                                0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                                 0x7
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                                 0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                  0x6
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                               0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                                0x5
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                            0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                             0x4
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                                 0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                                 0x3
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                             0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                             0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                              0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                              0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                             0x0

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044008)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004400c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00044018)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044018)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                   0x80000005
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_BIMC_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004401c)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004401c)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR, HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BIMC_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00044020)
#define HWIO_GCC_BIMC_AT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044020)
#define HWIO_GCC_BIMC_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_BIMC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_AT_CBCR_ADDR, HWIO_GCC_BIMC_AT_CBCR_RMSK)
#define HWIO_GCC_BIMC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_AT_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_AT_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_AT_CBCR_ADDR,m,v,HWIO_GCC_BIMC_AT_CBCR_IN)
#define HWIO_GCC_BIMC_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BIMC_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00044024)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044024)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_RMSK                                                     0xf0008007
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a028)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a028)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_BIMC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00045004)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045004)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_BIMC_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00045018)
#define HWIO_GCC_BIMC_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045018)
#define HWIO_GCC_BIMC_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_BIMC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CMD_RCGR_ADDR, HWIO_GCC_BIMC_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_BIMC_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_BIMC_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004501c)
#define HWIO_GCC_BIMC_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004501c)
#define HWIO_GCC_BIMC_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_BIMC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_RCGR_ADDR, HWIO_GCC_BIMC_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044028)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044028)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR, HWIO_GCC_BIMC_DTTS_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DTTS_XO_CBCR_IN)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CDSP_BIMC_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004402c)
#define HWIO_GCC_CDSP_BIMC_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004402c)
#define HWIO_GCC_CDSP_BIMC_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_CDSP_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CBCR_ADDR, HWIO_GCC_CDSP_BIMC_CBCR_RMSK)
#define HWIO_GCC_CDSP_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_CBCR_ADDR,m,v,HWIO_GCC_CDSP_BIMC_CBCR_IN)
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00046048)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046048)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RMSK                                                       0xf8ffffff
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR, HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RMSK)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR,m,v,HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_IN)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_GDSC_STATE_BMSK                                            0x78000000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_GDSC_STATE_SHFT                                                  0x1b
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_WAIT_BMSK                                            0xf00000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_WAIT_SHFT                                                0x14
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_WAIT_BMSK                                              0xf0000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_WAIT_SHFT                                                 0x10
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DIS_WAIT_BMSK                                              0xf000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DIS_WAIT_SHFT                                                 0xc
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_FF_ENABLE_BMSK                                           0x800
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_FF_ENABLE_SHFT                                             0xb
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RESTORE_BMSK                                                    0x400
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RESTORE_SHFT                                                      0xa
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SAVE_BMSK                                                       0x200
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SAVE_SHFT                                                         0x9
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_BMSK                                                     0x100
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_SHFT                                                       0x8
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_BMSK                                                     0x80
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_SHFT                                                      0x7
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_BMSK                                                      0x40
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_SHFT                                                       0x6
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLAMP_IO_BMSK                                                    0x20
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLAMP_IO_SHFT                                                     0x5
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DISABLE_BMSK                                                 0x10
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DISABLE_SHFT                                                  0x4
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PD_ARES_BMSK                                                      0x8
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PD_ARES_SHFT                                                      0x3
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_OVERRIDE_BMSK                                                  0x4
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_OVERRIDE_SHFT                                                  0x2
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_HW_CONTROL_BMSK                                                   0x2
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_HW_CONTROL_SHFT                                                   0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00046000)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046000)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                            0xf0008005
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046004)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046004)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046008)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046008)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004600c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004600c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00046010)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046010)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00046014)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046014)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00046028)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046028)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004602c)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004602c)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BIMC_GFX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007106c)
#define HWIO_GCC_BIMC_GFX_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007106c)
#define HWIO_GCC_BIMC_GFX_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, HWIO_GCC_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046044)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046044)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR, HWIO_GCC_MCCC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MCCC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047000)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047004)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_RMSK                                                  0x80007ff5
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                    0x4000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                       0xe
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                  0x2000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                     0xd
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                 0x1000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                    0xc
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_BMSK                                                0xf00
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_SHFT                                                  0x8
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_SLEEP_BMSK                                                  0xf0
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_SLEEP_SHFT                                                   0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00047008)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047008)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_LPASS_SWAY_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004700c)
#define HWIO_GCC_LPASS_SWAY_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004700c)
#define HWIO_GCC_LPASS_SWAY_CBCR_RMSK                                                             0xf0008007
#define HWIO_GCC_LPASS_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, HWIO_GCC_LPASS_SWAY_CBCR_RMSK)
#define HWIO_GCC_LPASS_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,m,v,HWIO_GCC_LPASS_SWAY_CBCR_IN)
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_LPASS_SWAY_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_LPASS_SWAY_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00047010)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047010)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_RMSK                                                      0xf0008005
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_LPASS_TRIG_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004701c)
#define HWIO_GCC_LPASS_TRIG_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004701c)
#define HWIO_GCC_LPASS_TRIG_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_LPASS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_TRIG_CBCR_ADDR, HWIO_GCC_LPASS_TRIG_CBCR_RMSK)
#define HWIO_GCC_LPASS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_LPASS_TRIG_CBCR_IN)
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_LPASS_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00047020)
#define HWIO_GCC_LPASS_AT_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047020)
#define HWIO_GCC_LPASS_AT_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_LPASS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_AT_CBCR_ADDR, HWIO_GCC_LPASS_AT_CBCR_RMSK)
#define HWIO_GCC_LPASS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_AT_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_AT_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_AT_CBCR_ADDR,m,v,HWIO_GCC_LPASS_AT_CBCR_IN)
#define HWIO_GCC_LPASS_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_LPASS_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00047030)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047030)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR, HWIO_GCC_CDSP_BIMC_CMD_RCGR_RMSK)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CDSP_BIMC_CMD_RCGR_IN)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00047034)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047034)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR, HWIO_GCC_CDSP_BIMC_CFG_RCGR_RMSK)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CDSP_BIMC_CFG_RCGR_IN)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00047038)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047038)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR, HWIO_GCC_LPASS_CNOC_CFG_CBCR_RMSK)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR,m,v,HWIO_GCC_LPASS_CNOC_CFG_CBCR_IN)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004703c)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004703c)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00047040)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047040)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_RMSK                                                  0xf0008005
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                         0x70000000
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                               0x1c
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                 0x8000
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                    0xf
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_LPASS_MPORT_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00047044)
#define HWIO_GCC_LPASS_MPORT_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047044)
#define HWIO_GCC_LPASS_MPORT_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_LPASS_MPORT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_MPORT_CBCR_ADDR, HWIO_GCC_LPASS_MPORT_CBCR_RMSK)
#define HWIO_GCC_LPASS_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_MPORT_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_MPORT_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_MPORT_CBCR_ADDR,m,v,HWIO_GCC_LPASS_MPORT_CBCR_IN)
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_LPASS_MPORT_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_LPASS_MPORT_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00047048)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047048)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_RMSK                                                     0xf0008007
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR, HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_RMSK)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR,m,v,HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_IN)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_LPASS_CXO_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004704c)
#define HWIO_GCC_LPASS_CXO_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004704c)
#define HWIO_GCC_LPASS_CXO_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_LPASS_CXO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_CXO_CBCR_ADDR, HWIO_GCC_LPASS_CXO_CBCR_RMSK)
#define HWIO_GCC_LPASS_CXO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_CXO_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_CXO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_CXO_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_CXO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_CXO_CBCR_ADDR,m,v,HWIO_GCC_LPASS_CXO_CBCR_IN)
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00047050)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047050)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_RMSK                                                         0x80000007
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR, HWIO_GCC_LPASS_SWAY_MPU_CBCR_RMSK)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR,m,v,HWIO_GCC_LPASS_SWAY_MPU_CBCR_IN)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c000)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c000)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR, HWIO_GCC_TURING_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_AXI_CBCR_IN)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c004)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c004)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_RMSK                                                 0x80007ff5
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR, HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_IN)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c008)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c008)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR, HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_IN)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_TURING_SWAY_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c00c)
#define HWIO_GCC_TURING_SWAY_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c00c)
#define HWIO_GCC_TURING_SWAY_CBCR_RMSK                                                            0xf0008007
#define HWIO_GCC_TURING_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_SWAY_CBCR_ADDR, HWIO_GCC_TURING_SWAY_CBCR_RMSK)
#define HWIO_GCC_TURING_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_TURING_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_TURING_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_SWAY_CBCR_ADDR,m,v,HWIO_GCC_TURING_SWAY_CBCR_IN)
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TURING_SWAY_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_TURING_SWAY_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c010)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c010)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_RMSK                                                     0xf0008005
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR, HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_IN)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_TURING_TRIG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c014)
#define HWIO_GCC_TURING_TRIG_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c014)
#define HWIO_GCC_TURING_TRIG_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_TURING_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_TRIG_CBCR_ADDR, HWIO_GCC_TURING_TRIG_CBCR_RMSK)
#define HWIO_GCC_TURING_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_TURING_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_TURING_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_TRIG_CBCR_ADDR,m,v,HWIO_GCC_TURING_TRIG_CBCR_IN)
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_TURING_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c018)
#define HWIO_GCC_TURING_AT_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c018)
#define HWIO_GCC_TURING_AT_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_TURING_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_AT_CBCR_ADDR, HWIO_GCC_TURING_AT_CBCR_RMSK)
#define HWIO_GCC_TURING_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_AT_CBCR_ADDR, m)
#define HWIO_GCC_TURING_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_AT_CBCR_ADDR,v)
#define HWIO_GCC_TURING_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_AT_CBCR_ADDR,m,v,HWIO_GCC_TURING_AT_CBCR_IN)
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c01c)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c01c)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_HMSS_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_HMSS_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048000)
#define HWIO_GCC_HMSS_AHB_CBCR_RMSK                                                               0xf0008004
#define HWIO_GCC_HMSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CBCR_ADDR, HWIO_GCC_HMSS_AHB_CBCR_RMSK)
#define HWIO_GCC_HMSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_HMSS_AHB_CBCR_IN)
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048004)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_RMSK                                                          0x80000006
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_HMSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_HMSS_RBCPR_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_HMSS_RBCPR_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048008)
#define HWIO_GCC_HMSS_RBCPR_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_HMSS_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR, HWIO_GCC_HMSS_RBCPR_CBCR_RMSK)
#define HWIO_GCC_HMSS_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_HMSS_RBCPR_CBCR_IN)
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_TRIG_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_HMSS_TRIG_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004800c)
#define HWIO_GCC_HMSS_TRIG_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_HMSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_TRIG_CBCR_ADDR, HWIO_GCC_HMSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_HMSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_HMSS_TRIG_CBCR_IN)
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_HMSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_HMSS_AT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048010)
#define HWIO_GCC_HMSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_HMSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AT_CBCR_ADDR, HWIO_GCC_HMSS_AT_CBCR_RMSK)
#define HWIO_GCC_HMSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AT_CBCR_ADDR,m,v,HWIO_GCC_HMSS_AT_CBCR_IN)
#define HWIO_GCC_HMSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_HMSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00048014)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048014)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_HMSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00048018)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048018)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_HMSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0004802c)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004802c)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR, HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048030)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048030)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR, HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048044)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048044)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_HMSS_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048048)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048048)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_HMSS_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004805c)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004805c)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR, HWIO_GCC_HMSS_GPLL0_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL0_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048060)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048060)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR, HWIO_GCC_HMSS_GPLL0_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL0_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048074)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048074)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR, HWIO_GCC_HMSS_GPLL4_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL4_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048078)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048078)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR, HWIO_GCC_HMSS_GPLL4_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL4_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004808c)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004808c)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR, HWIO_GCC_HMSS_DVM_BUS_CBCR_RMSK)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR,m,v,HWIO_GCC_HMSS_DVM_BUS_CBCR_IN)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00048090)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048090)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00048094)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048094)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049008)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049008)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004900c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004900c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049010)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049010)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00049014)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049014)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00049018)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049018)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK                                                        0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_SHFT                                               0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049030)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049030)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00049034)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049034)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a000)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a000)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK                                                              0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a004)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a004)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_RMSK                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                              0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a008)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a008)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a00c)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a00c)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_RMSK                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                              0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a010)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a010)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b000)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b000)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b004)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b004)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b010)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b010)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b014)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b014)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b018)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b018)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b01c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b01c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b020)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b020)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b024)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b024)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b028)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b028)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b02c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b02c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b030)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b030)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b034)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b034)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b038)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b038)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b03c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b03c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00080000)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080000)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00080004)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080004)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00080008)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080008)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008000c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008000c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080010)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080010)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080014)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080014)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080018)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080018)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008001c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008001c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080020)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080020)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080024)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080024)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080028)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080028)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008002c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008002c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080030)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080030)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080034)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080034)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080038)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00080038)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK                                                        0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_SHFT                                               0x0

#define HWIO_GCC_APB2JTAG_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c000)
#define HWIO_GCC_APB2JTAG_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c000)
#define HWIO_GCC_APB2JTAG_BCR_RMSK                                                                       0x1
#define HWIO_GCC_APB2JTAG_BCR_IN          \
        in_dword_masked(HWIO_GCC_APB2JTAG_BCR_ADDR, HWIO_GCC_APB2JTAG_BCR_RMSK)
#define HWIO_GCC_APB2JTAG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APB2JTAG_BCR_ADDR, m)
#define HWIO_GCC_APB2JTAG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_APB2JTAG_BCR_ADDR,v)
#define HWIO_GCC_APB2JTAG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APB2JTAG_BCR_ADDR,m,v,HWIO_GCC_APB2JTAG_BCR_IN)
#define HWIO_GCC_APB2JTAG_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_APB2JTAG_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c004)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c004)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR, HWIO_GCC_QDSS_APB2JTAG_CBCR_RMSK)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_APB2JTAG_CBCR_IN)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_RBCPR_CX_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e000)
#define HWIO_GCC_RBCPR_CX_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e000)
#define HWIO_GCC_RBCPR_CX_BCR_RMSK                                                                       0x1
#define HWIO_GCC_RBCPR_CX_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_BCR_ADDR, HWIO_GCC_RBCPR_CX_BCR_RMSK)
#define HWIO_GCC_RBCPR_CX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_BCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_BCR_IN)
#define HWIO_GCC_RBCPR_CX_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_CX_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_RBCPR_CX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e004)
#define HWIO_GCC_RBCPR_CX_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e004)
#define HWIO_GCC_RBCPR_CX_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_RBCPR_CX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CBCR_ADDR, HWIO_GCC_RBCPR_CX_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e008)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e008)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_CX_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e00c)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e00c)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CX_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e010)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e010)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CX_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_RBCPR_MX_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f000)
#define HWIO_GCC_RBCPR_MX_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f000)
#define HWIO_GCC_RBCPR_MX_BCR_RMSK                                                                       0x1
#define HWIO_GCC_RBCPR_MX_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_BCR_ADDR, HWIO_GCC_RBCPR_MX_BCR_RMSK)
#define HWIO_GCC_RBCPR_MX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_BCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_BCR_IN)
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_RBCPR_MX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f004)
#define HWIO_GCC_RBCPR_MX_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f004)
#define HWIO_GCC_RBCPR_MX_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_RBCPR_MX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, HWIO_GCC_RBCPR_MX_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f008)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f008)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f00c)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f00c)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_MX_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f010)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f010)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_MX_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00064000)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00064000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GP1_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00064004)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00064004)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00064008)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00064008)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GP1_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006400c)
#define HWIO_GCC_GP1_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006400c)
#define HWIO_GCC_GP1_M_RMSK                                                                             0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP1_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00064010)
#define HWIO_GCC_GP1_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00064010)
#define HWIO_GCC_GP1_N_RMSK                                                                             0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP1_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00064014)
#define HWIO_GCC_GP1_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00064014)
#define HWIO_GCC_GP1_D_RMSK                                                                             0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00065000)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GP2_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00065004)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065004)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00065008)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065008)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GP2_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006500c)
#define HWIO_GCC_GP2_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006500c)
#define HWIO_GCC_GP2_M_RMSK                                                                             0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP2_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00065010)
#define HWIO_GCC_GP2_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065010)
#define HWIO_GCC_GP2_N_RMSK                                                                             0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP2_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00065014)
#define HWIO_GCC_GP2_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065014)
#define HWIO_GCC_GP2_D_RMSK                                                                             0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00066000)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00066000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GP3_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00066004)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00066004)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00066008)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00066008)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GP3_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006600c)
#define HWIO_GCC_GP3_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006600c)
#define HWIO_GCC_GP3_M_RMSK                                                                             0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP3_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00066010)
#define HWIO_GCC_GP3_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00066010)
#define HWIO_GCC_GP3_N_RMSK                                                                             0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP3_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00066014)
#define HWIO_GCC_GP3_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00066014)
#define HWIO_GCC_GP3_D_RMSK                                                                             0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_OBT_ODT_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00073000)
#define HWIO_GCC_OBT_ODT_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00073000)
#define HWIO_GCC_OBT_ODT_BCR_RMSK                                                                        0x1
#define HWIO_GCC_OBT_ODT_BCR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_BCR_ADDR, HWIO_GCC_OBT_ODT_BCR_RMSK)
#define HWIO_GCC_OBT_ODT_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_BCR_ADDR, m)
#define HWIO_GCC_OBT_ODT_BCR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_BCR_ADDR,v)
#define HWIO_GCC_OBT_ODT_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_BCR_ADDR,m,v,HWIO_GCC_OBT_ODT_BCR_IN)
#define HWIO_GCC_OBT_ODT_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_OBT_ODT_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_OBT_ODT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00073018)
#define HWIO_GCC_OBT_ODT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00073018)
#define HWIO_GCC_OBT_ODT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_OBT_ODT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CBCR_ADDR, HWIO_GCC_OBT_ODT_CBCR_RMSK)
#define HWIO_GCC_OBT_ODT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CBCR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CBCR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CBCR_ADDR,m,v,HWIO_GCC_OBT_ODT_CBCR_IN)
#define HWIO_GCC_OBT_ODT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_OBT_ODT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007301c)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007301c)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_OBT_ODT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR, HWIO_GCC_OBT_ODT_CMD_RCGR_RMSK)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR,m,v,HWIO_GCC_OBT_ODT_CMD_RCGR_IN)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_OBT_ODT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_OBT_ODT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_OBT_ODT_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_OBT_ODT_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00073020)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00073020)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_OBT_ODT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR, HWIO_GCC_OBT_ODT_CFG_RCGR_RMSK)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR,m,v,HWIO_GCC_OBT_ODT_CFG_RCGR_IN)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_UFS_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00075000)
#define HWIO_GCC_UFS_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075000)
#define HWIO_GCC_UFS_BCR_RMSK                                                                            0x1
#define HWIO_GCC_UFS_BCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_BCR_ADDR, HWIO_GCC_UFS_BCR_RMSK)
#define HWIO_GCC_UFS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_BCR_ADDR, m)
#define HWIO_GCC_UFS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_BCR_ADDR,v)
#define HWIO_GCC_UFS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_BCR_ADDR,m,v,HWIO_GCC_UFS_BCR_IN)
#define HWIO_GCC_UFS_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_UFS_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_UFS_GDSCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075004)
#define HWIO_GCC_UFS_GDSCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075004)
#define HWIO_GCC_UFS_GDSCR_RMSK                                                                   0xf8ffffff
#define HWIO_GCC_UFS_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_GDSCR_ADDR, HWIO_GCC_UFS_GDSCR_RMSK)
#define HWIO_GCC_UFS_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_GDSCR_ADDR, m)
#define HWIO_GCC_UFS_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_GDSCR_ADDR,v)
#define HWIO_GCC_UFS_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_GDSCR_ADDR,m,v,HWIO_GCC_UFS_GDSCR_IN)
#define HWIO_GCC_UFS_GDSCR_PWR_ON_BMSK                                                            0x80000000
#define HWIO_GCC_UFS_GDSCR_PWR_ON_SHFT                                                                  0x1f
#define HWIO_GCC_UFS_GDSCR_GDSC_STATE_BMSK                                                        0x78000000
#define HWIO_GCC_UFS_GDSCR_GDSC_STATE_SHFT                                                              0x1b
#define HWIO_GCC_UFS_GDSCR_EN_REST_WAIT_BMSK                                                        0xf00000
#define HWIO_GCC_UFS_GDSCR_EN_REST_WAIT_SHFT                                                            0x14
#define HWIO_GCC_UFS_GDSCR_EN_FEW_WAIT_BMSK                                                          0xf0000
#define HWIO_GCC_UFS_GDSCR_EN_FEW_WAIT_SHFT                                                             0x10
#define HWIO_GCC_UFS_GDSCR_CLK_DIS_WAIT_BMSK                                                          0xf000
#define HWIO_GCC_UFS_GDSCR_CLK_DIS_WAIT_SHFT                                                             0xc
#define HWIO_GCC_UFS_GDSCR_RETAIN_FF_ENABLE_BMSK                                                       0x800
#define HWIO_GCC_UFS_GDSCR_RETAIN_FF_ENABLE_SHFT                                                         0xb
#define HWIO_GCC_UFS_GDSCR_RESTORE_BMSK                                                                0x400
#define HWIO_GCC_UFS_GDSCR_RESTORE_SHFT                                                                  0xa
#define HWIO_GCC_UFS_GDSCR_SAVE_BMSK                                                                   0x200
#define HWIO_GCC_UFS_GDSCR_SAVE_SHFT                                                                     0x9
#define HWIO_GCC_UFS_GDSCR_RETAIN_BMSK                                                                 0x100
#define HWIO_GCC_UFS_GDSCR_RETAIN_SHFT                                                                   0x8
#define HWIO_GCC_UFS_GDSCR_EN_REST_BMSK                                                                 0x80
#define HWIO_GCC_UFS_GDSCR_EN_REST_SHFT                                                                  0x7
#define HWIO_GCC_UFS_GDSCR_EN_FEW_BMSK                                                                  0x40
#define HWIO_GCC_UFS_GDSCR_EN_FEW_SHFT                                                                   0x6
#define HWIO_GCC_UFS_GDSCR_CLAMP_IO_BMSK                                                                0x20
#define HWIO_GCC_UFS_GDSCR_CLAMP_IO_SHFT                                                                 0x5
#define HWIO_GCC_UFS_GDSCR_CLK_DISABLE_BMSK                                                             0x10
#define HWIO_GCC_UFS_GDSCR_CLK_DISABLE_SHFT                                                              0x4
#define HWIO_GCC_UFS_GDSCR_PD_ARES_BMSK                                                                  0x8
#define HWIO_GCC_UFS_GDSCR_PD_ARES_SHFT                                                                  0x3
#define HWIO_GCC_UFS_GDSCR_SW_OVERRIDE_BMSK                                                              0x4
#define HWIO_GCC_UFS_GDSCR_SW_OVERRIDE_SHFT                                                              0x2
#define HWIO_GCC_UFS_GDSCR_HW_CONTROL_BMSK                                                               0x2
#define HWIO_GCC_UFS_GDSCR_HW_CONTROL_SHFT                                                               0x1
#define HWIO_GCC_UFS_GDSCR_SW_COLLAPSE_BMSK                                                              0x1
#define HWIO_GCC_UFS_GDSCR_SW_COLLAPSE_SHFT                                                              0x0

#define HWIO_GCC_UFS_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00075008)
#define HWIO_GCC_UFS_AXI_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075008)
#define HWIO_GCC_UFS_AXI_CBCR_RMSK                                                                0x80007ff7
#define HWIO_GCC_UFS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CBCR_ADDR, HWIO_GCC_UFS_AXI_CBCR_RMSK)
#define HWIO_GCC_UFS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CBCR_ADDR,m,v,HWIO_GCC_UFS_AXI_CBCR_IN)
#define HWIO_GCC_UFS_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_UFS_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_UFS_AXI_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_UFS_AXI_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_UFS_AXI_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_UFS_AXI_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_UFS_AXI_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_UFS_AXI_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_UFS_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007500c)
#define HWIO_GCC_UFS_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007500c)
#define HWIO_GCC_UFS_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_UFS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AHB_CBCR_ADDR, HWIO_GCC_UFS_AHB_CBCR_RMSK)
#define HWIO_GCC_UFS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_UFS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_UFS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AHB_CBCR_ADDR,m,v,HWIO_GCC_UFS_AHB_CBCR_IN)
#define HWIO_GCC_UFS_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_UFS_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00075010)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075010)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00075014)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075014)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00075018)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075018)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_UFS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR, HWIO_GCC_UFS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_UFS_AXI_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_UFS_AXI_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007501c)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007501c)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_UFS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR, HWIO_GCC_UFS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_UFS_AXI_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_UFS_AXI_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075020)
#define HWIO_GCC_UFS_AXI_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075020)
#define HWIO_GCC_UFS_AXI_M_RMSK                                                                         0xff
#define HWIO_GCC_UFS_AXI_M_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_M_ADDR, HWIO_GCC_UFS_AXI_M_RMSK)
#define HWIO_GCC_UFS_AXI_M_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_M_ADDR, m)
#define HWIO_GCC_UFS_AXI_M_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_M_ADDR,v)
#define HWIO_GCC_UFS_AXI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_M_ADDR,m,v,HWIO_GCC_UFS_AXI_M_IN)
#define HWIO_GCC_UFS_AXI_M_M_BMSK                                                                       0xff
#define HWIO_GCC_UFS_AXI_M_M_SHFT                                                                        0x0

#define HWIO_GCC_UFS_AXI_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075024)
#define HWIO_GCC_UFS_AXI_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075024)
#define HWIO_GCC_UFS_AXI_N_RMSK                                                                         0xff
#define HWIO_GCC_UFS_AXI_N_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_N_ADDR, HWIO_GCC_UFS_AXI_N_RMSK)
#define HWIO_GCC_UFS_AXI_N_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_N_ADDR, m)
#define HWIO_GCC_UFS_AXI_N_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_N_ADDR,v)
#define HWIO_GCC_UFS_AXI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_N_ADDR,m,v,HWIO_GCC_UFS_AXI_N_IN)
#define HWIO_GCC_UFS_AXI_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_UFS_AXI_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_UFS_AXI_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075028)
#define HWIO_GCC_UFS_AXI_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075028)
#define HWIO_GCC_UFS_AXI_D_RMSK                                                                         0xff
#define HWIO_GCC_UFS_AXI_D_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_D_ADDR, HWIO_GCC_UFS_AXI_D_RMSK)
#define HWIO_GCC_UFS_AXI_D_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_D_ADDR, m)
#define HWIO_GCC_UFS_AXI_D_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_D_ADDR,v)
#define HWIO_GCC_UFS_AXI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_D_ADDR,m,v,HWIO_GCC_UFS_AXI_D_IN)
#define HWIO_GCC_UFS_AXI_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_UFS_AXI_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076008)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076008)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_RMSK                                                        0x80007ff7
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR, HWIO_GCC_UFS_UNIPRO_CORE_CBCR_RMSK)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_UNIPRO_CORE_CBCR_IN)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007600c)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007600c)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_RMSK                                                           0x80007ff7
#define HWIO_GCC_UFS_ICE_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR, HWIO_GCC_UFS_ICE_CORE_CBCR_RMSK)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_ICE_CORE_CBCR_IN)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_UFS_ICE_CORE_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_UFS_ICE_CORE_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_UFS_ICE_CORE_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_UFS_ICE_CORE_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_UFS_ICE_CORE_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_UFS_ICE_CORE_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00076010)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076010)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR, HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_IN)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00076014)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076014)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR, HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_IN)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00076028)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076028)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR, HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_IN)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0007602c)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007602c)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR, HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_IN)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00076040)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076040)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_UFS_PHY_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR, HWIO_GCC_UFS_PHY_AUX_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_AUX_CBCR_IN)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_UFS_PHY_AUX_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_UFS_PHY_AUX_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076044)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076044)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR, HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_IN)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076048)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076048)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR, HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_IN)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007605c)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007605c)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR, HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_VS_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a000)
#define HWIO_GCC_VS_BCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a000)
#define HWIO_GCC_VS_BCR_RMSK                                                                             0x1
#define HWIO_GCC_VS_BCR_IN          \
        in_dword_masked(HWIO_GCC_VS_BCR_ADDR, HWIO_GCC_VS_BCR_RMSK)
#define HWIO_GCC_VS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_BCR_ADDR, m)
#define HWIO_GCC_VS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_BCR_ADDR,v)
#define HWIO_GCC_VS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_BCR_ADDR,m,v,HWIO_GCC_VS_BCR_IN)
#define HWIO_GCC_VS_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_VS_BCR_BLK_ARES_SHFT                                                                    0x0

#define HWIO_GCC_VDDCX_VS_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a004)
#define HWIO_GCC_VDDCX_VS_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a004)
#define HWIO_GCC_VDDCX_VS_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_VDDCX_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CBCR_ADDR, HWIO_GCC_VDDCX_VS_CBCR_RMSK)
#define HWIO_GCC_VDDCX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CBCR_IN)
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_VDDMX_VS_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a008)
#define HWIO_GCC_VDDMX_VS_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a008)
#define HWIO_GCC_VDDMX_VS_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_VDDMX_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CBCR_ADDR, HWIO_GCC_VDDMX_VS_CBCR_RMSK)
#define HWIO_GCC_VDDMX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CBCR_IN)
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_VDDA_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a00c)
#define HWIO_GCC_VDDA_VS_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a00c)
#define HWIO_GCC_VDDA_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_VDDA_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDA_VS_CBCR_ADDR, HWIO_GCC_VDDA_VS_CBCR_RMSK)
#define HWIO_GCC_VDDA_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDA_VS_CBCR_IN)
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_VS_CTRL_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a010)
#define HWIO_GCC_VS_CTRL_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a010)
#define HWIO_GCC_VS_CTRL_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_VS_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_CBCR_ADDR, HWIO_GCC_VS_CTRL_CBCR_RMSK)
#define HWIO_GCC_VS_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CBCR_ADDR,m,v,HWIO_GCC_VS_CTRL_CBCR_IN)
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a014)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a014)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR, HWIO_GCC_VDDCX_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CMD_RCGR_IN)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a018)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a018)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR, HWIO_GCC_VDDCX_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CFG_RCGR_IN)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a02c)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a02c)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR, HWIO_GCC_VDDMX_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CMD_RCGR_IN)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a030)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a030)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR, HWIO_GCC_VDDMX_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CFG_RCGR_IN)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a044)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a044)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_VDDA_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR, HWIO_GCC_VDDA_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_VDDA_VS_CMD_RCGR_IN)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VDDA_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_VDDA_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_VDDA_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_VDDA_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a048)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a048)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_VDDA_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR, HWIO_GCC_VDDA_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_VDDA_VS_CFG_RCGR_IN)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a05c)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a05c)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_VS_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR, HWIO_GCC_VS_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_VS_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VS_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_VS_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_VS_CTRL_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_VS_CTRL_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a060)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a060)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_VS_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR, HWIO_GCC_VS_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_VS_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MSS_VS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a074)
#define HWIO_GCC_MSS_VS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a074)
#define HWIO_GCC_MSS_VS_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_MSS_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR, HWIO_GCC_MSS_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_MSS_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MSS_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MSS_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_MSS_VS_CMD_RCGR_IN)
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_MSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_MSS_VS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_MSS_VS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_MSS_VS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a078)
#define HWIO_GCC_MSS_VS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a078)
#define HWIO_GCC_MSS_VS_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_MSS_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR, HWIO_GCC_MSS_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_MSS_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MSS_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MSS_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_MSS_VS_CFG_RCGR_IN)
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a08c)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a08c)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_WCSS_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR, HWIO_GCC_WCSS_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_WCSS_VS_CMD_RCGR_IN)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_WCSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_WCSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_WCSS_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_WCSS_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a090)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a090)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_WCSS_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR, HWIO_GCC_WCSS_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_WCSS_VS_CFG_RCGR_IN)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_APC0_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0a4)
#define HWIO_GCC_APC0_VS_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0a4)
#define HWIO_GCC_APC0_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_APC0_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR, HWIO_GCC_APC0_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_APC0_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APC0_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APC0_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_APC0_VS_CMD_RCGR_IN)
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_APC0_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_APC0_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_APC0_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_APC0_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_APC0_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0a8)
#define HWIO_GCC_APC0_VS_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0a8)
#define HWIO_GCC_APC0_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_APC0_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR, HWIO_GCC_APC0_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_APC0_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APC0_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APC0_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_APC0_VS_CFG_RCGR_IN)
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_APC1_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0bc)
#define HWIO_GCC_APC1_VS_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0bc)
#define HWIO_GCC_APC1_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_APC1_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR, HWIO_GCC_APC1_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_APC1_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APC1_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APC1_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_APC1_VS_CMD_RCGR_IN)
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_APC1_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_APC1_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_APC1_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_APC1_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_APC1_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0c0)
#define HWIO_GCC_APC1_VS_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0c0)
#define HWIO_GCC_APC1_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_APC1_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR, HWIO_GCC_APC1_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_APC1_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APC1_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APC1_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_APC1_VS_CFG_RCGR_IN)
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MSS_VS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0d4)
#define HWIO_GCC_MSS_VS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0d4)
#define HWIO_GCC_MSS_VS_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_MSS_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_CBCR_ADDR, HWIO_GCC_MSS_VS_CBCR_RMSK)
#define HWIO_GCC_MSS_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CBCR_ADDR, m)
#define HWIO_GCC_MSS_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CBCR_ADDR,v)
#define HWIO_GCC_MSS_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CBCR_ADDR,m,v,HWIO_GCC_MSS_VS_CBCR_IN)
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_WCSS_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0d8)
#define HWIO_GCC_WCSS_VS_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0d8)
#define HWIO_GCC_WCSS_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_WCSS_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_CBCR_ADDR, HWIO_GCC_WCSS_VS_CBCR_RMSK)
#define HWIO_GCC_WCSS_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_CBCR_ADDR,m,v,HWIO_GCC_WCSS_VS_CBCR_IN)
#define HWIO_GCC_WCSS_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_WCSS_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_APC0_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0dc)
#define HWIO_GCC_APC0_VS_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0dc)
#define HWIO_GCC_APC0_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_APC0_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_CBCR_ADDR, HWIO_GCC_APC0_VS_CBCR_RMSK)
#define HWIO_GCC_APC0_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_CBCR_ADDR, m)
#define HWIO_GCC_APC0_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_CBCR_ADDR,v)
#define HWIO_GCC_APC0_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_CBCR_ADDR,m,v,HWIO_GCC_APC0_VS_CBCR_IN)
#define HWIO_GCC_APC0_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_APC0_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_APC0_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_APC0_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_APC0_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_APC0_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_APC1_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0e0)
#define HWIO_GCC_APC1_VS_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a0e0)
#define HWIO_GCC_APC1_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_APC1_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_CBCR_ADDR, HWIO_GCC_APC1_VS_CBCR_RMSK)
#define HWIO_GCC_APC1_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_CBCR_ADDR, m)
#define HWIO_GCC_APC1_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_CBCR_ADDR,v)
#define HWIO_GCC_APC1_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_CBCR_ADDR,m,v,HWIO_GCC_APC1_VS_CBCR_IN)
#define HWIO_GCC_APC1_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_APC1_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_APC1_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_APC1_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_APC1_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_APC1_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_AGGRE2_NOC_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00083000)
#define HWIO_GCC_AGGRE2_NOC_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083000)
#define HWIO_GCC_AGGRE2_NOC_BCR_RMSK                                                                     0x1
#define HWIO_GCC_AGGRE2_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_BCR_ADDR, HWIO_GCC_AGGRE2_NOC_BCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_BCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_BCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_BCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_BCR_IN)
#define HWIO_GCC_AGGRE2_NOC_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_AGGRE2_NOC_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00083004)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083004)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RMSK                                                            0xf8ffffff
#define HWIO_GCC_AGGRE2_NOC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR, HWIO_GCC_AGGRE2_NOC_GDSCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDSCR_IN)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PWR_ON_BMSK                                                     0x80000000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PWR_ON_SHFT                                                           0x1f
#define HWIO_GCC_AGGRE2_NOC_GDSCR_GDSC_STATE_BMSK                                                 0x78000000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_GDSC_STATE_SHFT                                                       0x1b
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_WAIT_BMSK                                                 0xf00000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_WAIT_SHFT                                                     0x14
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_WAIT_BMSK                                                   0xf0000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_WAIT_SHFT                                                      0x10
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DIS_WAIT_BMSK                                                   0xf000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DIS_WAIT_SHFT                                                      0xc
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                0x800
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                  0xb
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RESTORE_BMSK                                                         0x400
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RESTORE_SHFT                                                           0xa
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SAVE_BMSK                                                            0x200
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SAVE_SHFT                                                              0x9
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_BMSK                                                          0x100
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_SHFT                                                            0x8
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_BMSK                                                          0x80
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_SHFT                                                           0x7
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_BMSK                                                           0x40
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_SHFT                                                            0x6
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLAMP_IO_BMSK                                                         0x20
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLAMP_IO_SHFT                                                          0x5
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DISABLE_BMSK                                                      0x10
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DISABLE_SHFT                                                       0x4
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PD_ARES_BMSK                                                           0x8
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PD_ARES_SHFT                                                           0x3
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_OVERRIDE_BMSK                                                       0x4
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_OVERRIDE_SHFT                                                       0x2
#define HWIO_GCC_AGGRE2_NOC_GDSCR_HW_CONTROL_BMSK                                                        0x2
#define HWIO_GCC_AGGRE2_NOC_GDSCR_HW_CONTROL_SHFT                                                        0x1
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_COLLAPSE_BMSK                                                       0x1
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_COLLAPSE_SHFT                                                       0x0

#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083008)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083008)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008300c)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008300c)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083014)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083014)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_RMSK                                                        0xf0008005
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00083040)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083040)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_RMSK                                                0x80000005
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR, HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_RMSK)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR,m,v,HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_IN)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00083048)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083048)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_RMSK                                                     0xf0008005
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR, HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_RMSK)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR, m)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR,v)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR,m,v,HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_IN)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00083018)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083018)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_AT_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008301c)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008301c)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_RMSK                                                    0x80007ff5
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR, HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_RMSK)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR,m,v,HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_IN)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                      0x4000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                         0xe
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                    0x2000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                       0xd
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                   0x1000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                      0xc
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_WAKEUP_BMSK                                                  0xf00
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_WAKEUP_SHFT                                                    0x8
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_SLEEP_BMSK                                                    0xf0
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_SLEEP_SHFT                                                     0x4
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083020)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083020)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR, HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_RMSK)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR,m,v,HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_IN)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083024)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083024)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_RMSK                                                        0xf0008005
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR, HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_RMSK)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_IN)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00083044)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083044)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR, HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_RMSK)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR, m)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR,v)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR,m,v,HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_IN)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0008304c)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008304c)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_IPA_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_IPA_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00083050)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083050)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00083054)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083054)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00083058)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083058)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008305c)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008305c)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00083060)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083060)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00083064)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083064)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f03c)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000f03c)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_USB3_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_USB3_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00075034)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00075034)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_RMSK                                                         0x80000007
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_UFS_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_UFS_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_DCC_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00084000)
#define HWIO_GCC_DCC_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00084000)
#define HWIO_GCC_DCC_BCR_RMSK                                                                            0x1
#define HWIO_GCC_DCC_BCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_BCR_ADDR, HWIO_GCC_DCC_BCR_RMSK)
#define HWIO_GCC_DCC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_BCR_ADDR, m)
#define HWIO_GCC_DCC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_BCR_ADDR,v)
#define HWIO_GCC_DCC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_BCR_ADDR,m,v,HWIO_GCC_DCC_BCR_IN)
#define HWIO_GCC_DCC_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_DCC_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_DCC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00084004)
#define HWIO_GCC_DCC_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00084004)
#define HWIO_GCC_DCC_AHB_CBCR_RMSK                                                                0xf000fff5
#define HWIO_GCC_DCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_AHB_CBCR_ADDR, HWIO_GCC_DCC_AHB_CBCR_RMSK)
#define HWIO_GCC_DCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_DCC_AHB_CBCR_IN)
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_DCC_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_DCC_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_DCC_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_DCC_AHB_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QSPI_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d000)
#define HWIO_GCC_QSPI_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d000)
#define HWIO_GCC_QSPI_BCR_RMSK                                                                           0x1
#define HWIO_GCC_QSPI_BCR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_BCR_ADDR, HWIO_GCC_QSPI_BCR_RMSK)
#define HWIO_GCC_QSPI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_BCR_ADDR, m)
#define HWIO_GCC_QSPI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_BCR_ADDR,v)
#define HWIO_GCC_QSPI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_BCR_ADDR,m,v,HWIO_GCC_QSPI_BCR_IN)
#define HWIO_GCC_QSPI_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_QSPI_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_QSPI_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d004)
#define HWIO_GCC_QSPI_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d004)
#define HWIO_GCC_QSPI_AHB_CBCR_RMSK                                                               0xf0008005
#define HWIO_GCC_QSPI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_AHB_CBCR_ADDR, HWIO_GCC_QSPI_AHB_CBCR_RMSK)
#define HWIO_GCC_QSPI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QSPI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QSPI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_AHB_CBCR_ADDR,m,v,HWIO_GCC_QSPI_AHB_CBCR_IN)
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QSPI_SER_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d008)
#define HWIO_GCC_QSPI_SER_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d008)
#define HWIO_GCC_QSPI_SER_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_QSPI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_SER_CBCR_ADDR, HWIO_GCC_QSPI_SER_CBCR_RMSK)
#define HWIO_GCC_QSPI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_SER_CBCR_ADDR, m)
#define HWIO_GCC_QSPI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_SER_CBCR_ADDR,v)
#define HWIO_GCC_QSPI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_SER_CBCR_ADDR,m,v,HWIO_GCC_QSPI_SER_CBCR_IN)
#define HWIO_GCC_QSPI_SER_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QSPI_SER_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d00c)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d00c)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_QSPI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR, HWIO_GCC_QSPI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_QSPI_SER_CMD_RCGR_IN)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QSPI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_QSPI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_QSPI_SER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_QSPI_SER_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d010)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d010)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_QSPI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR, HWIO_GCC_QSPI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_QSPI_SER_CFG_RCGR_IN)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_IPA_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00089000)
#define HWIO_GCC_IPA_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00089000)
#define HWIO_GCC_IPA_BCR_RMSK                                                                            0x1
#define HWIO_GCC_IPA_BCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_BCR_ADDR, HWIO_GCC_IPA_BCR_RMSK)
#define HWIO_GCC_IPA_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_BCR_ADDR, m)
#define HWIO_GCC_IPA_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_BCR_ADDR,v)
#define HWIO_GCC_IPA_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_BCR_ADDR,m,v,HWIO_GCC_IPA_BCR_IN)
#define HWIO_GCC_IPA_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_IPA_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_IPA_GDSCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00089004)
#define HWIO_GCC_IPA_GDSCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00089004)
#define HWIO_GCC_IPA_GDSCR_RMSK                                                                   0xf8ffffff
#define HWIO_GCC_IPA_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_GDSCR_ADDR, HWIO_GCC_IPA_GDSCR_RMSK)
#define HWIO_GCC_IPA_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_GDSCR_ADDR, m)
#define HWIO_GCC_IPA_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_GDSCR_ADDR,v)
#define HWIO_GCC_IPA_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_GDSCR_ADDR,m,v,HWIO_GCC_IPA_GDSCR_IN)
#define HWIO_GCC_IPA_GDSCR_PWR_ON_BMSK                                                            0x80000000
#define HWIO_GCC_IPA_GDSCR_PWR_ON_SHFT                                                                  0x1f
#define HWIO_GCC_IPA_GDSCR_GDSC_STATE_BMSK                                                        0x78000000
#define HWIO_GCC_IPA_GDSCR_GDSC_STATE_SHFT                                                              0x1b
#define HWIO_GCC_IPA_GDSCR_EN_REST_WAIT_BMSK                                                        0xf00000
#define HWIO_GCC_IPA_GDSCR_EN_REST_WAIT_SHFT                                                            0x14
#define HWIO_GCC_IPA_GDSCR_EN_FEW_WAIT_BMSK                                                          0xf0000
#define HWIO_GCC_IPA_GDSCR_EN_FEW_WAIT_SHFT                                                             0x10
#define HWIO_GCC_IPA_GDSCR_CLK_DIS_WAIT_BMSK                                                          0xf000
#define HWIO_GCC_IPA_GDSCR_CLK_DIS_WAIT_SHFT                                                             0xc
#define HWIO_GCC_IPA_GDSCR_RETAIN_FF_ENABLE_BMSK                                                       0x800
#define HWIO_GCC_IPA_GDSCR_RETAIN_FF_ENABLE_SHFT                                                         0xb
#define HWIO_GCC_IPA_GDSCR_RESTORE_BMSK                                                                0x400
#define HWIO_GCC_IPA_GDSCR_RESTORE_SHFT                                                                  0xa
#define HWIO_GCC_IPA_GDSCR_SAVE_BMSK                                                                   0x200
#define HWIO_GCC_IPA_GDSCR_SAVE_SHFT                                                                     0x9
#define HWIO_GCC_IPA_GDSCR_RETAIN_BMSK                                                                 0x100
#define HWIO_GCC_IPA_GDSCR_RETAIN_SHFT                                                                   0x8
#define HWIO_GCC_IPA_GDSCR_EN_REST_BMSK                                                                 0x80
#define HWIO_GCC_IPA_GDSCR_EN_REST_SHFT                                                                  0x7
#define HWIO_GCC_IPA_GDSCR_EN_FEW_BMSK                                                                  0x40
#define HWIO_GCC_IPA_GDSCR_EN_FEW_SHFT                                                                   0x6
#define HWIO_GCC_IPA_GDSCR_CLAMP_IO_BMSK                                                                0x20
#define HWIO_GCC_IPA_GDSCR_CLAMP_IO_SHFT                                                                 0x5
#define HWIO_GCC_IPA_GDSCR_CLK_DISABLE_BMSK                                                             0x10
#define HWIO_GCC_IPA_GDSCR_CLK_DISABLE_SHFT                                                              0x4
#define HWIO_GCC_IPA_GDSCR_PD_ARES_BMSK                                                                  0x8
#define HWIO_GCC_IPA_GDSCR_PD_ARES_SHFT                                                                  0x3
#define HWIO_GCC_IPA_GDSCR_SW_OVERRIDE_BMSK                                                              0x4
#define HWIO_GCC_IPA_GDSCR_SW_OVERRIDE_SHFT                                                              0x2
#define HWIO_GCC_IPA_GDSCR_HW_CONTROL_BMSK                                                               0x2
#define HWIO_GCC_IPA_GDSCR_HW_CONTROL_SHFT                                                               0x1
#define HWIO_GCC_IPA_GDSCR_SW_COLLAPSE_BMSK                                                              0x1
#define HWIO_GCC_IPA_GDSCR_SW_COLLAPSE_SHFT                                                              0x0

#define HWIO_GCC_IPA_2X_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00089008)
#define HWIO_GCC_IPA_2X_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00089008)
#define HWIO_GCC_IPA_2X_CBCR_RMSK                                                                 0x80007ff5
#define HWIO_GCC_IPA_2X_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_2X_CBCR_ADDR, HWIO_GCC_IPA_2X_CBCR_RMSK)
#define HWIO_GCC_IPA_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CBCR_ADDR, m)
#define HWIO_GCC_IPA_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CBCR_ADDR,v)
#define HWIO_GCC_IPA_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CBCR_ADDR,m,v,HWIO_GCC_IPA_2X_CBCR_IN)
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_IPA_2X_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_IPA_2X_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_IPA_2X_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_IPA_2X_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_IPA_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008900c)
#define HWIO_GCC_IPA_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008900c)
#define HWIO_GCC_IPA_CBCR_RMSK                                                                    0x80007ff5
#define HWIO_GCC_IPA_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, HWIO_GCC_IPA_CBCR_RMSK)
#define HWIO_GCC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_CBCR_ADDR,m,v,HWIO_GCC_IPA_CBCR_IN)
#define HWIO_GCC_IPA_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_IPA_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_IPA_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_IPA_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_IPA_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_IPA_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_IPA_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_IPA_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_IPA_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00089010)
#define HWIO_GCC_IPA_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00089010)
#define HWIO_GCC_IPA_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_IPA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, HWIO_GCC_IPA_AHB_CBCR_RMSK)
#define HWIO_GCC_IPA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IPA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IPA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_AHB_CBCR_ADDR,m,v,HWIO_GCC_IPA_AHB_CBCR_IN)
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_IPA_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00089014)
#define HWIO_GCC_IPA_SLEEP_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00089014)
#define HWIO_GCC_IPA_SLEEP_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_IPA_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, HWIO_GCC_IPA_SLEEP_CBCR_RMSK)
#define HWIO_GCC_IPA_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_IPA_SLEEP_CBCR_IN)
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_IPA_2X_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00089018)
#define HWIO_GCC_IPA_2X_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00089018)
#define HWIO_GCC_IPA_2X_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_IPA_2X_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR, HWIO_GCC_IPA_2X_CMD_RCGR_RMSK)
#define HWIO_GCC_IPA_2X_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR, m)
#define HWIO_GCC_IPA_2X_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR,v)
#define HWIO_GCC_IPA_2X_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR,m,v,HWIO_GCC_IPA_2X_CMD_RCGR_IN)
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_IPA_2X_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_IPA_2X_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_IPA_2X_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_IPA_2X_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_IPA_2X_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0008901c)
#define HWIO_GCC_IPA_2X_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008901c)
#define HWIO_GCC_IPA_2X_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_IPA_2X_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR, HWIO_GCC_IPA_2X_CFG_RCGR_RMSK)
#define HWIO_GCC_IPA_2X_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR, m)
#define HWIO_GCC_IPA_2X_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR,v)
#define HWIO_GCC_IPA_2X_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR,m,v,HWIO_GCC_IPA_2X_CFG_RCGR_IN)
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                            0xf0008005
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a004)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a004)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_RMSK                                                      0x80000007
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_MSS_TRIG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a008)
#define HWIO_GCC_MSS_TRIG_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a008)
#define HWIO_GCC_MSS_TRIG_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_MSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TRIG_CBCR_ADDR, HWIO_GCC_MSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_MSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MSS_TRIG_CBCR_IN)
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MSS_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a00c)
#define HWIO_GCC_MSS_AT_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a00c)
#define HWIO_GCC_MSS_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_MSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_AT_CBCR_ADDR, HWIO_GCC_MSS_AT_CBCR_RMSK)
#define HWIO_GCC_MSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MSS_AT_CBCR_IN)
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a024)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a024)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a028)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a028)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a03c)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a03c)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR, HWIO_GCC_MSS_SNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_SNOC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a040)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a040)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_GLM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b000)
#define HWIO_GCC_GLM_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008b000)
#define HWIO_GCC_GLM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_GLM_BCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_BCR_ADDR, HWIO_GCC_GLM_BCR_RMSK)
#define HWIO_GCC_GLM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_BCR_ADDR, m)
#define HWIO_GCC_GLM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_BCR_ADDR,v)
#define HWIO_GCC_GLM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_BCR_ADDR,m,v,HWIO_GCC_GLM_BCR_IN)
#define HWIO_GCC_GLM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_GLM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_GLM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b004)
#define HWIO_GCC_GLM_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008b004)
#define HWIO_GCC_GLM_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_GLM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_AHB_CBCR_ADDR, HWIO_GCC_GLM_AHB_CBCR_RMSK)
#define HWIO_GCC_GLM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GLM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GLM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_AHB_CBCR_ADDR,m,v,HWIO_GCC_GLM_AHB_CBCR_IN)
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GLM_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b008)
#define HWIO_GCC_GLM_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008b008)
#define HWIO_GCC_GLM_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GLM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_CBCR_ADDR, HWIO_GCC_GLM_CBCR_RMSK)
#define HWIO_GCC_GLM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CBCR_ADDR, m)
#define HWIO_GCC_GLM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CBCR_ADDR,v)
#define HWIO_GCC_GLM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CBCR_ADDR,m,v,HWIO_GCC_GLM_CBCR_IN)
#define HWIO_GCC_GLM_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GLM_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GLM_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GLM_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GLM_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b00c)
#define HWIO_GCC_GLM_XO_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008b00c)
#define HWIO_GCC_GLM_XO_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_GLM_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_XO_CBCR_ADDR, HWIO_GCC_GLM_XO_CBCR_RMSK)
#define HWIO_GCC_GLM_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_XO_CBCR_ADDR, m)
#define HWIO_GCC_GLM_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_XO_CBCR_ADDR,v)
#define HWIO_GCC_GLM_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_XO_CBCR_ADDR,m,v,HWIO_GCC_GLM_XO_CBCR_IN)
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_GLM_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b010)
#define HWIO_GCC_GLM_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008b010)
#define HWIO_GCC_GLM_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_GLM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GLM_CMD_RCGR_ADDR, HWIO_GCC_GLM_CMD_RCGR_RMSK)
#define HWIO_GCC_GLM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GLM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GLM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CMD_RCGR_ADDR,m,v,HWIO_GCC_GLM_CMD_RCGR_IN)
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GLM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GLM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GLM_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GLM_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GLM_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b014)
#define HWIO_GCC_GLM_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008b014)
#define HWIO_GCC_GLM_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_GLM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GLM_CFG_RCGR_ADDR, HWIO_GCC_GLM_CFG_RCGR_RMSK)
#define HWIO_GCC_GLM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GLM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GLM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CFG_RCGR_ADDR,m,v,HWIO_GCC_GLM_CFG_RCGR_IN)
#define HWIO_GCC_GLM_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GLM_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GLM_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GLM_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_MSMPU_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d000)
#define HWIO_GCC_MSMPU_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008d000)
#define HWIO_GCC_MSMPU_BCR_RMSK                                                                          0x1
#define HWIO_GCC_MSMPU_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSMPU_BCR_ADDR, HWIO_GCC_MSMPU_BCR_RMSK)
#define HWIO_GCC_MSMPU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSMPU_BCR_ADDR, m)
#define HWIO_GCC_MSMPU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSMPU_BCR_ADDR,v)
#define HWIO_GCC_MSMPU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSMPU_BCR_ADDR,m,v,HWIO_GCC_MSMPU_BCR_IN)
#define HWIO_GCC_MSMPU_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_MSMPU_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d004)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008d004)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_RMSK                                               0xf0008005
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                      0x70000000
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                            0x1c
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                              0x8000
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                 0xf
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                             0x4
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                             0x2
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d008)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008d008)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_RMSK                                                   0xf0008005
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d00c)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008d00c)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_RMSK                                                      0xf0008005
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d010)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008d010)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d014)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008d014)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_RMSK                                                0x80000005
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d018)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008d018)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR, HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_IN)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00088028)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00088028)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_RMSK                                                                  0x1
#define HWIO_GCC_QREFS_VBG_CAL_BCR_IN          \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR, HWIO_GCC_QREFS_VBG_CAL_BCR_RMSK)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR, m)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR,v)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR,m,v,HWIO_GCC_QREFS_VBG_CAL_BCR_IN)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_QREFS_VBG_CAL_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0008802c)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008802c)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR, HWIO_GCC_QREFS_VBG_CAL_CBCR_RMSK)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR, m)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR,v)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR,m,v,HWIO_GCC_QREFS_VBG_CAL_CBCR_IN)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_WCSS_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00011000)
#define HWIO_GCC_WCSS_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011000)
#define HWIO_GCC_WCSS_BCR_RMSK                                                                           0x1
#define HWIO_GCC_WCSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_BCR_ADDR, HWIO_GCC_WCSS_BCR_RMSK)
#define HWIO_GCC_WCSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_BCR_ADDR, m)
#define HWIO_GCC_WCSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_BCR_ADDR,v)
#define HWIO_GCC_WCSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_BCR_ADDR,m,v,HWIO_GCC_WCSS_BCR_IN)
#define HWIO_GCC_WCSS_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_WCSS_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00011004)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011004)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_RMSK                                                            0xf0008007
#define HWIO_GCC_WCSS_AHB_S0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR, HWIO_GCC_WCSS_AHB_S0_CBCR_RMSK)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AHB_S0_CBCR_IN)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_WCSS_AHB_S0_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_WCSS_AHB_S0_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_WCSS_AXI_M_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00011008)
#define HWIO_GCC_WCSS_AXI_M_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011008)
#define HWIO_GCC_WCSS_AXI_M_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_WCSS_AXI_M_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR, HWIO_GCC_WCSS_AXI_M_CBCR_RMSK)
#define HWIO_GCC_WCSS_AXI_M_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AXI_M_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AXI_M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AXI_M_CBCR_IN)
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_WCSS_ECAHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001100c)
#define HWIO_GCC_WCSS_ECAHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001100c)
#define HWIO_GCC_WCSS_ECAHB_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_WCSS_ECAHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR, HWIO_GCC_WCSS_ECAHB_CBCR_RMSK)
#define HWIO_GCC_WCSS_ECAHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_ECAHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_ECAHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_ECAHB_CBCR_IN)
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00011010)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011010)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR, HWIO_GCC_WCSS_SHDREG_AHB_CBCR_RMSK)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_SHDREG_AHB_CBCR_IN)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_WCSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00011014)
#define HWIO_GCC_WCSS_AT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011014)
#define HWIO_GCC_WCSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_WCSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AT_CBCR_ADDR, HWIO_GCC_WCSS_AT_CBCR_RMSK)
#define HWIO_GCC_WCSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AT_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AT_CBCR_IN)
#define HWIO_GCC_WCSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_WCSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00011018)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011018)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_WCSS_APB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001101c)
#define HWIO_GCC_WCSS_APB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001101c)
#define HWIO_GCC_WCSS_APB_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_WCSS_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_APB_CBCR_ADDR, HWIO_GCC_WCSS_APB_CBCR_RMSK)
#define HWIO_GCC_WCSS_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_APB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_APB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_APB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_APB_CBCR_IN)
#define HWIO_GCC_WCSS_APB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_WCSS_APB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_GPU_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00071000)
#define HWIO_GCC_GPU_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071000)
#define HWIO_GCC_GPU_BCR_RMSK                                                                            0x1
#define HWIO_GCC_GPU_BCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BCR_ADDR, HWIO_GCC_GPU_BCR_RMSK)
#define HWIO_GCC_GPU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BCR_ADDR, m)
#define HWIO_GCC_GPU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BCR_ADDR,v)
#define HWIO_GCC_GPU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BCR_ADDR,m,v,HWIO_GCC_GPU_BCR_IN)
#define HWIO_GCC_GPU_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_GPU_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00071004)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071004)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_RMSK                                                            0xf0008007
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_GPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_GPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_GPU_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00071008)
#define HWIO_GCC_GPU_AT_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071008)
#define HWIO_GCC_GPU_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_GPU_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_AT_CBCR_ADDR, HWIO_GCC_GPU_AT_CBCR_RMSK)
#define HWIO_GCC_GPU_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_AT_CBCR_ADDR, m)
#define HWIO_GCC_GPU_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_AT_CBCR_ADDR,v)
#define HWIO_GCC_GPU_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_AT_CBCR_ADDR,m,v,HWIO_GCC_GPU_AT_CBCR_IN)
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007100c)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007100c)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_RMSK                                                       0x80007ff5
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR, HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00071010)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071010)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR, HWIO_GCC_GPU_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_GPU_TRIG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00071014)
#define HWIO_GCC_GPU_TRIG_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071014)
#define HWIO_GCC_GPU_TRIG_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_GPU_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_TRIG_CBCR_ADDR, HWIO_GCC_GPU_TRIG_CBCR_RMSK)
#define HWIO_GCC_GPU_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_GPU_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_GPU_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_TRIG_CBCR_ADDR,m,v,HWIO_GCC_GPU_TRIG_CBCR_IN)
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00071018)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071018)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR, HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_RMSK)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007101c)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007101c)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR, HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00071020)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071020)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR, HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_AHB2PHY_EAST_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00007000)
#define HWIO_GCC_AHB2PHY_EAST_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007000)
#define HWIO_GCC_AHB2PHY_EAST_BCR_RMSK                                                                   0x1
#define HWIO_GCC_AHB2PHY_EAST_BCR_IN          \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR, HWIO_GCC_AHB2PHY_EAST_BCR_RMSK)
#define HWIO_GCC_AHB2PHY_EAST_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR, m)
#define HWIO_GCC_AHB2PHY_EAST_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR,v)
#define HWIO_GCC_AHB2PHY_EAST_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR,m,v,HWIO_GCC_AHB2PHY_EAST_BCR_IN)
#define HWIO_GCC_AHB2PHY_EAST_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_AHB2PHY_EAST_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00007004)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007004)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_AHB2PHY_EAST_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR, HWIO_GCC_AHB2PHY_EAST_CBCR_RMSK)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR, m)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR,v)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR,m,v,HWIO_GCC_AHB2PHY_EAST_CBCR_IN)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00022000)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00022000)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_RMSK                                                                 0x1
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR, HWIO_GCC_CM_PHY_REFGEN1_BCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN1_BCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00022004)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00022004)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR, HWIO_GCC_CM_PHY_REFGEN1_CBCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00024000)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00024000)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_RMSK                                                                 0x1
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR, HWIO_GCC_CM_PHY_REFGEN2_BCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN2_BCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00024004)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00024004)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR, HWIO_GCC_CM_PHY_REFGEN2_CBCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SRAM_SENSOR_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_SRAM_SENSOR_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_GCC_SRAM_SENSOR_BCR_RMSK                                                                    0x1
#define HWIO_GCC_SRAM_SENSOR_BCR_IN          \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_BCR_ADDR, HWIO_GCC_SRAM_SENSOR_BCR_RMSK)
#define HWIO_GCC_SRAM_SENSOR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_BCR_ADDR, m)
#define HWIO_GCC_SRAM_SENSOR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SRAM_SENSOR_BCR_ADDR,v)
#define HWIO_GCC_SRAM_SENSOR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SRAM_SENSOR_BCR_ADDR,m,v,HWIO_GCC_SRAM_SENSOR_BCR_IN)
#define HWIO_GCC_SRAM_SENSOR_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_SRAM_SENSOR_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d004)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d004)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_RMSK                                                         0x80007ff5
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR, HWIO_GCC_SRAM_SENSOR_XO_CBCR_RMSK)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR, m)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR,v)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR,m,v,HWIO_GCC_SRAM_SENSOR_XO_CBCR_IN)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_MSS_VS_RESET_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a100)
#define HWIO_GCC_MSS_VS_RESET_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a100)
#define HWIO_GCC_MSS_VS_RESET_RMSK                                                                       0x1
#define HWIO_GCC_MSS_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_RESET_ADDR, HWIO_GCC_MSS_VS_RESET_RMSK)
#define HWIO_GCC_MSS_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_RESET_ADDR, m)
#define HWIO_GCC_MSS_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_RESET_ADDR,v)
#define HWIO_GCC_MSS_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_RESET_ADDR,m,v,HWIO_GCC_MSS_VS_RESET_IN)
#define HWIO_GCC_MSS_VS_RESET_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_MSS_VS_RESET_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_APC0_VS_RESET_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a108)
#define HWIO_GCC_APC0_VS_RESET_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a108)
#define HWIO_GCC_APC0_VS_RESET_RMSK                                                                      0x1
#define HWIO_GCC_APC0_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_RESET_ADDR, HWIO_GCC_APC0_VS_RESET_RMSK)
#define HWIO_GCC_APC0_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_RESET_ADDR, m)
#define HWIO_GCC_APC0_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_RESET_ADDR,v)
#define HWIO_GCC_APC0_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_RESET_ADDR,m,v,HWIO_GCC_APC0_VS_RESET_IN)
#define HWIO_GCC_APC0_VS_RESET_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_APC0_VS_RESET_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_APC1_VS_RESET_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a10c)
#define HWIO_GCC_APC1_VS_RESET_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a10c)
#define HWIO_GCC_APC1_VS_RESET_RMSK                                                                      0x1
#define HWIO_GCC_APC1_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_RESET_ADDR, HWIO_GCC_APC1_VS_RESET_RMSK)
#define HWIO_GCC_APC1_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_RESET_ADDR, m)
#define HWIO_GCC_APC1_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_RESET_ADDR,v)
#define HWIO_GCC_APC1_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_RESET_ADDR,m,v,HWIO_GCC_APC1_VS_RESET_IN)
#define HWIO_GCC_APC1_VS_RESET_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_APC1_VS_RESET_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_WCSS_VS_RESET_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a110)
#define HWIO_GCC_WCSS_VS_RESET_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a110)
#define HWIO_GCC_WCSS_VS_RESET_RMSK                                                                      0x1
#define HWIO_GCC_WCSS_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_RESET_ADDR, HWIO_GCC_WCSS_VS_RESET_RMSK)
#define HWIO_GCC_WCSS_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_RESET_ADDR, m)
#define HWIO_GCC_WCSS_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_RESET_ADDR,v)
#define HWIO_GCC_WCSS_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_RESET_ADDR,m,v,HWIO_GCC_WCSS_VS_RESET_IN)
#define HWIO_GCC_WCSS_VS_RESET_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_WCSS_VS_RESET_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00077040)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00077040)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_RMSK                                                             0x1
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR, HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_RMSK)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR, m)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR,v)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR,m,v,HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_IN)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OVRD_BMSK                                                        0x1
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OVRD_SHFT                                                        0x0

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004028)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004028)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK                                                         0x30001
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                                  0x30000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                                     0x10
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00083100)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083100)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_RMSK                                                   0x30001
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                            0x30000
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                               0x10
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                0x1
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00049024)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049024)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK                                                    0xf0001
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_BMSK                                             0xf0000
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_SHFT                                                0x10
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008003c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008003c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK                                                    0xf0001
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_BMSK                                             0xf0000
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_SHFT                                                0x10
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_MPM_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b004)
#define HWIO_GCC_MPM_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003b004)
#define HWIO_GCC_MPM_MISC_RMSK                                                                           0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                         0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                         0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                             0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                             0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                            0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                            0x0

#define HWIO_GCC_RPM_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c030)
#define HWIO_GCC_RPM_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003c030)
#define HWIO_GCC_RPM_MISC_RMSK                                                                          0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                   0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                    0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                    0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                    0x0

#define HWIO_GCC_ACC_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e030)
#define HWIO_GCC_ACC_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e030)
#define HWIO_GCC_ACC_MISC_RMSK                                                                           0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                       0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                       0x0

#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00045034)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045034)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_RMSK                                                             0x1
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR, HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_RMSK)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR, m)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR,v)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR,m,v,HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_IN)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_GDSC_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_GDSC_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HMSS_AHB_MISC_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048024)
#define HWIO_GCC_HMSS_AHB_MISC_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048024)
#define HWIO_GCC_HMSS_AHB_MISC_RMSK                                                                     0xf1
#define HWIO_GCC_HMSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_MISC_ADDR, HWIO_GCC_HMSS_AHB_MISC_RMSK)
#define HWIO_GCC_HMSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_HMSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_HMSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_MISC_ADDR,m,v,HWIO_GCC_HMSS_AHB_MISC_IN)
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                         0xf0
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                          0x4
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                          0x1
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                          0x0

#define HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00054000)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054000)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_RMSK                                                                 0x7f
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SSC_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SSC_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL6_BMSK                                                           0x40
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL6_SHFT                                                            0x6
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL5_BMSK                                                           0x20
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL5_SHFT                                                            0x5
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL4_BMSK                                                           0x10
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL4_SHFT                                                            0x4
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00054004)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054004)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                  0x80000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                        0x1f
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                 0x800
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                   0xb
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00054008)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054008)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xffffffff
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                             0x80000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                   0x1f
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                      0x40000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                            0x1e
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                      0x20000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                            0x1d
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                      0x10000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                            0x1c
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                       0x8000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                            0x1b
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                       0x4000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                            0x1a
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                       0x2000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                            0x19
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                        0x100000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                            0x14
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                         0x40000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                            0x12
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                            0x800
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                              0xb
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                              0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                              0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                              0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                              0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                              0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                              0x0

#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005400c)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005400c)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                 0x10
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                  0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x8
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x3
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                 0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x0

#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00054010)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054010)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                        0x7f
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x0

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00051000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                 0x7f
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL6_BMSK                                                           0x40
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL6_SHFT                                                            0x6
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL5_BMSK                                                           0x20
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL5_SHFT                                                            0x5
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL4_BMSK                                                           0x10
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL4_SHFT                                                            0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00051004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                  0x80000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                        0x1f
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                 0x800
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                   0xb
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00051008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xffffffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                             0x80000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                   0x1f
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                      0x40000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                            0x1e
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                      0x20000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                            0x1d
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                      0x10000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                            0x1c
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                       0x8000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                            0x1b
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                       0x4000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                            0x1a
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                       0x2000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                            0x19
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                        0x100000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                            0x14
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                         0x40000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                            0x12
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                            0x800
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                              0xb
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                              0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                              0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                              0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                              0x0

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005100c)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005100c)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                 0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                  0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                 0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x0

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00051010)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051010)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                        0x7f
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x0

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00052000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                                0x7f
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL6_BMSK                                                          0x40
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL6_SHFT                                                           0x6
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL5_BMSK                                                          0x20
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL5_SHFT                                                           0x5
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL4_BMSK                                                          0x10
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL4_SHFT                                                           0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_BMSK                                                           0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_SHFT                                                           0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                           0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                           0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                           0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                           0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                           0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                           0x0

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00052004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                  0xffffffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                 0x80000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                       0x1f
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                    0x40000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                          0x1e
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                    0x20000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                          0x1d
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                    0x10000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                          0x1c
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                     0x8000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                          0x1b
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                     0x4000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                          0x1a
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                     0x2000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                          0x19
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                  0x1000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                       0x18
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                           0x800000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                               0x17
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                              0x400000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                  0x16
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                   0x200000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                       0x15
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                      0x100000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                          0x14
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                     0x80000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                        0x13
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                       0x40000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                          0x12
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                   0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                      0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                 0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                    0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                    0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                       0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                     0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                        0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                0x800
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                  0xb
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                  0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                    0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                   0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                     0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                  0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                           0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                            0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                            0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                             0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                        0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                         0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                         0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                         0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                            0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                            0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                            0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                            0x0

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00052008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                            0x80000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                  0x1f
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                             0x1000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                  0x18
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                      0x800000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                          0x17
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                         0x400000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                             0x16
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                              0x200000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                  0x15
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                0x80000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                   0x13
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                              0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                 0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                            0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                               0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                               0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                  0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                             0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                   0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                         0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                            0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                           0x800
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                             0xb
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                             0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                               0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                              0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                           0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                             0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                      0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                       0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                       0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                        0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                   0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                    0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                    0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                    0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005200c)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005200c)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                      0x7f
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                     0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                      0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                 0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                  0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                 0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                            0x0

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00052010)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052010)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                 0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                            0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                             0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                           0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                       0x0

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00053000)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053000)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                             0x7f
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL6_BMSK                                                       0x40
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL6_SHFT                                                        0x6
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL5_BMSK                                                       0x20
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL5_SHFT                                                        0x5
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL4_BMSK                                                       0x10
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL4_SHFT                                                        0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_BMSK                                                        0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_SHFT                                                        0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                        0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                        0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                        0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                        0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                        0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                        0x0

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00053004)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053004)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0xffffffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                              0x80000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                    0x1f
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                 0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                       0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                 0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                       0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                 0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                       0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                  0x8000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                       0x1b
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                  0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                       0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                  0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                       0x19
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                               0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                    0x18
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                        0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                            0x17
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                           0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                               0x16
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                    0x15
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                   0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                       0x14
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                  0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                     0x13
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                    0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                       0x12
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                   0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                              0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                 0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                 0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                    0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                               0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                  0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                  0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                     0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                           0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                              0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                             0x800
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                               0xb
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                               0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                 0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                             0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                               0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                        0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                         0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                         0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                          0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                      0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                      0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                      0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                         0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                         0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                         0x0

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00053008)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053008)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                         0x80000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                               0x1f
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                          0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                               0x18
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                   0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                       0x17
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                      0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                          0x16
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                           0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                               0x15
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                             0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                0x13
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                           0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                              0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                         0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                            0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                            0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                               0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                          0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                             0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                             0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                      0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                         0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                        0x800
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                          0xb
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                          0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                            0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                           0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                             0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                        0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                   0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                    0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                          0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                           0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                    0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                     0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                 0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                 0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                 0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005300c)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005300c)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                   0x7f
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                              0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                               0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                             0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                              0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                             0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                         0x0

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00053010)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053010)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                         0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                          0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                        0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                     0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                     0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                     0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                        0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                    0x0

#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00055000)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055000)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK                                                           0x7f
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL6_BMSK                                                     0x40
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL6_SHFT                                                      0x6
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL5_BMSK                                                     0x20
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL5_SHFT                                                      0x5
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL4_BMSK                                                     0x10
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL4_SHFT                                                      0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_BMSK                                                      0x8
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_SHFT                                                      0x3
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_BMSK                                                      0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_SHFT                                                      0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_BMSK                                                      0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_SHFT                                                      0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_BMSK                                                      0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_SHFT                                                      0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00055004)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055004)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK                                             0xffffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                            0x80000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                  0x1f
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                               0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                     0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                               0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                     0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                               0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                     0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                0x8000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                     0x1b
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                     0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                     0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                             0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                  0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                      0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                          0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                         0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                             0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                              0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                  0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                 0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                     0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                   0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                  0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                     0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                              0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                 0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                            0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                               0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                               0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                  0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                             0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                   0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                         0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                            0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                           0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                             0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                             0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                               0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                              0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                           0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                             0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                      0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                       0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                             0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                              0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                       0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                        0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                   0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                    0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                    0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                    0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                       0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                       0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                       0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                       0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00055008)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055008)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK                                              0xffffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                       0x80000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                             0x1f
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                      0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                      0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                      0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                 0x8000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                      0x1b
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                 0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                      0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                 0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                      0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                        0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                             0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                 0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                     0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                    0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                        0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                         0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                             0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                  0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                      0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                           0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                              0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                   0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                      0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                         0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                            0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                       0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                          0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                          0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                             0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                        0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                           0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                           0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                              0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                    0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                       0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                      0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                        0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                        0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                          0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                         0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                           0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                      0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                        0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                 0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                  0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                        0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                         0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                  0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                   0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                              0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                               0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                               0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                               0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                        0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                        0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005500c)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005500c)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                 0x7f
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                            0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                             0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                           0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                            0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                        0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                        0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                        0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                           0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                       0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00055010)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055010)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                  0x7f
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                       0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                        0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                       0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                   0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                   0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                   0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                   0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                      0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                  0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                  0x0

#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00092000)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00092000)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_RMSK                                                          0x7f
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL6_BMSK                                                    0x40
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL6_SHFT                                                     0x6
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL5_BMSK                                                    0x20
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL5_SHFT                                                     0x5
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL4_BMSK                                                    0x10
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL4_SHFT                                                     0x4
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL3_BMSK                                                     0x8
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL3_SHFT                                                     0x3
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL2_BMSK                                                     0x4
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL2_SHFT                                                     0x2
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL1_BMSK                                                     0x2
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL1_SHFT                                                     0x1
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL0_BMSK                                                     0x1
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL0_SHFT                                                     0x0

#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00092004)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00092004)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK                                            0xffffffff
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                           0x80000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                 0x1f
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                              0x40000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                    0x1e
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                              0x20000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                    0x1d
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                              0x10000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                    0x1c
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                               0x8000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                    0x1b
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                               0x4000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                    0x1a
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                               0x2000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                    0x19
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                            0x1000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                 0x18
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                     0x800000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                         0x17
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                        0x400000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                            0x16
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                             0x200000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                 0x15
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                0x100000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                    0x14
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                               0x80000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                  0x13
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                 0x40000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                    0x12
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                             0x20000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                0x11
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                              0x8000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                 0xf
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                            0x4000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                               0xe
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                        0x1000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                           0xc
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                            0x400
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                              0xa
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                          0x100
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                            0x8
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                     0x80
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                      0x7
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                            0x40
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                             0x6
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                      0x20
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                       0x5
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                  0x10
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                   0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                   0x8
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                   0x3
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                      0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                      0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                      0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                      0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                      0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                      0x0

#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00092008)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00092008)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK                                             0xffffffff
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                      0x80000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                            0x1f
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                               0x40000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                     0x1e
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                               0x20000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                     0x1d
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                               0x10000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                     0x1c
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                0x8000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                     0x1b
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                0x4000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                     0x1a
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                0x2000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                     0x19
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                       0x1000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                            0x18
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                0x800000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                    0x17
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                   0x400000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                       0x16
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                        0x200000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                            0x15
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                 0x100000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                     0x14
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                          0x80000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                             0x13
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                  0x40000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                     0x12
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                        0x20000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                           0x11
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                      0x10000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                         0x10
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                         0x8000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                            0xf
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                       0x4000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                          0xe
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                   0x1000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                      0xc
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                       0x400
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                         0xa
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                     0x100
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                       0x8
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                0x80
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                 0x7
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                       0x40
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                        0x6
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                 0x20
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                  0x5
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                             0x10
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                              0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                              0x8
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                              0x3
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                       0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                       0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                       0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                       0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                       0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                       0x0

#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0009200c)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0009200c)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                0x7f
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                           0x20
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                            0x5
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                          0x10
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                           0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                       0x8
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                       0x3
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                       0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                       0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                          0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                          0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                      0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                      0x0

#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00092010)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00092010)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                 0x7f
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                          0x40
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                           0x6
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                      0x20
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                       0x5
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                     0x10
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                      0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                  0x8
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                  0x3
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                  0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                  0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                     0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                     0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                 0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                 0x0

#define HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00056000)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056000)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_RMSK                                                                 0x7f
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_HYP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_HYP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL6_BMSK                                                           0x40
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL6_SHFT                                                            0x6
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL5_BMSK                                                           0x20
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL5_SHFT                                                            0x5
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL4_BMSK                                                           0x10
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL4_SHFT                                                            0x4
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00056004)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056004)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                  0x80000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                        0x1f
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                 0x800
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                   0xb
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00056008)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056008)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xffffffff
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                             0x80000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                   0x1f
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                      0x40000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                            0x1e
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                      0x20000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                            0x1d
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                      0x10000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                            0x1c
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                       0x8000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                            0x1b
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                       0x4000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                            0x1a
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                       0x2000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                            0x19
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                        0x100000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                            0x14
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                         0x40000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                            0x12
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                            0x800
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                              0xb
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                              0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                              0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                              0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                              0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                              0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                              0x0

#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005600c)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005600c)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                 0x10
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                  0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x8
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x3
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                 0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x0

#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00056010)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056010)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                        0x7f
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x0

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00057000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                               0x7f
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL6_BMSK                                                         0x40
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL6_SHFT                                                          0x6
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL5_BMSK                                                         0x20
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL5_SHFT                                                          0x5
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL4_BMSK                                                         0x10
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL4_SHFT                                                          0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_BMSK                                                          0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_SHFT                                                          0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00057004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0xffffffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                0x80000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                      0x1f
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                   0x40000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                         0x1e
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                   0x20000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                         0x1d
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                   0x10000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                         0x1c
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                    0x8000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                         0x1b
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                    0x4000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                         0x1a
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                    0x2000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                         0x19
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x1000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                      0x18
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                          0x800000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                              0x17
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                             0x400000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                 0x16
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                  0x200000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                      0x15
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                     0x100000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                         0x14
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x80000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0x13
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                      0x40000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                         0x12
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                   0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                      0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                             0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                               0x800
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                 0xb
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                               0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                 0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                           0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                            0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                        0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                        0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                           0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                           0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                           0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                           0x0

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00057008)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057008)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                     0x7f
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                    0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                     0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                 0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                               0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                            0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                            0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                            0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                            0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                               0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                               0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x0

#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a000)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a000)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_RMSK                                                              0x7f
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE1_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE1_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL6_BMSK                                                        0x40
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL6_SHFT                                                         0x6
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL5_BMSK                                                        0x20
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL5_SHFT                                                         0x5
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL4_BMSK                                                        0x10
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL4_SHFT                                                         0x4
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL3_BMSK                                                         0x8
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL3_SHFT                                                         0x3
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0

#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a004)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a004)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                               0x80000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                     0x1f
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x1000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x18
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                         0x800000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                             0x17
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                            0x400000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                0x16
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                 0x200000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                     0x15
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x80000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0x13
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x10000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x10
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                  0x8000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                     0xf
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                            0x1000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                               0xc
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x80
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x7
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                          0x20
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                           0x5
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                       0x8
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                       0x3
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a008)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a008)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                              0x10
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                               0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x8
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x3
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                              0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                              0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x0

#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00069000)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00069000)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_RMSK                                                              0x7f
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE2_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE2_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL6_BMSK                                                        0x40
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL6_SHFT                                                         0x6
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL5_BMSK                                                        0x20
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL5_SHFT                                                         0x5
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL4_BMSK                                                        0x10
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL4_SHFT                                                         0x4
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL3_BMSK                                                         0x8
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL3_SHFT                                                         0x3
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0

#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00069004)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00069004)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                               0x80000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                     0x1f
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x1000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x18
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                         0x800000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                             0x17
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                            0x400000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                0x16
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                 0x200000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                     0x15
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x80000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0x13
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x10000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x10
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                  0x8000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                     0xf
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                            0x1000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                               0xc
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x80
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x7
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                          0x20
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                           0x5
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                       0x8
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                       0x3
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00069008)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00069008)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                              0x10
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                               0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x8
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x3
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                              0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                              0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x0

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                              0x7f
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL6_BMSK                                                        0x40
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL6_SHFT                                                         0x6
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL5_BMSK                                                        0x20
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL5_SHFT                                                         0x5
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL4_BMSK                                                        0x10
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL4_SHFT                                                         0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_BMSK                                                         0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_SHFT                                                         0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00035004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                               0x80000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                     0x1f
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x1000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x18
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                         0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                             0x17
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                            0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                0x16
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                 0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                     0x15
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0x13
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                  0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                     0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                            0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                               0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                          0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                           0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                       0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                       0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00035008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0xffffffff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                          0x80000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                0x1f
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                   0x40000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                         0x1e
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                   0x20000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                         0x1d
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                   0x10000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                         0x1c
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                    0x8000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                         0x1b
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                    0x4000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                         0x1a
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                    0x2000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                         0x19
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                           0x1000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                0x18
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                    0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                        0x17
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                       0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                           0x16
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                            0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                0x15
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                     0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                         0x14
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                              0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                 0x13
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                      0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                         0x12
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                            0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                               0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                          0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                             0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                             0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                           0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                              0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                              0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                 0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                       0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                          0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                         0x800
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                           0xb
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                           0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                             0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                         0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                           0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                    0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                     0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                     0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                      0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                 0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                  0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                  0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                  0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                           0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                           0x0

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003500c)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003500c)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                              0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                               0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                              0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x0

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00035010)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035010)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                     0x7f
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                          0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                           0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                         0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                          0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                      0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                      0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                      0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                         0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                     0x0

#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058000)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058000)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058004)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058004)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058008)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058008)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005800c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005800c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058010)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058010)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058014)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058014)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058018)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058018)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005801c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005801c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058020)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058020)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058024)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058024)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058028)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058028)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005802c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005802c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058030)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058030)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058034)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058034)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058038)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058038)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005803c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005803c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059000)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059000)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059004)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059004)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059008)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059008)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005900c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005900c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059010)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059010)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059014)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059014)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059018)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059018)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005901c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005901c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059020)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059020)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059024)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059024)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059028)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059028)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005902c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005902c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059030)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059030)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059034)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059034)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059038)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059038)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005903c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005903c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_MSS_RESTART_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00079000)
#define HWIO_GCC_MSS_RESTART_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00079000)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                        0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_SS_RESTART_BMSK                                                             0x1
#define HWIO_GCC_MSS_RESTART_SS_RESTART_SHFT                                                             0x0

#define HWIO_GCC_WCSS_RESTART_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00085000)
#define HWIO_GCC_WCSS_RESTART_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00085000)
#define HWIO_GCC_WCSS_RESTART_RMSK                                                                       0x1
#define HWIO_GCC_WCSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, HWIO_GCC_WCSS_RESTART_RMSK)
#define HWIO_GCC_WCSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, m)
#define HWIO_GCC_WCSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_RESTART_ADDR,v)
#define HWIO_GCC_WCSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_RESTART_ADDR,m,v,HWIO_GCC_WCSS_RESTART_IN)
#define HWIO_GCC_WCSS_RESTART_SS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_WCSS_RESTART_SS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_GSS_RESTART_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008f000)
#define HWIO_GCC_GSS_RESTART_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008f000)
#define HWIO_GCC_GSS_RESTART_RMSK                                                                        0x1
#define HWIO_GCC_GSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_GSS_RESTART_ADDR, HWIO_GCC_GSS_RESTART_RMSK)
#define HWIO_GCC_GSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_GSS_RESTART_ADDR, m)
#define HWIO_GCC_GSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_GSS_RESTART_ADDR,v)
#define HWIO_GCC_GSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GSS_RESTART_ADDR,m,v,HWIO_GCC_GSS_RESTART_IN)
#define HWIO_GCC_GSS_RESTART_SS_RESTART_BMSK                                                             0x1
#define HWIO_GCC_GSS_RESTART_SS_RESTART_SHFT                                                             0x0

#define HWIO_GCC_LPASS_RESTART_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b000)
#define HWIO_GCC_LPASS_RESTART_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005b000)
#define HWIO_GCC_LPASS_RESTART_RMSK                                                                      0x1
#define HWIO_GCC_LPASS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, HWIO_GCC_LPASS_RESTART_RMSK)
#define HWIO_GCC_LPASS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, m)
#define HWIO_GCC_LPASS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_RESTART_ADDR,v)
#define HWIO_GCC_LPASS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_RESTART_ADDR,m,v,HWIO_GCC_LPASS_RESTART_IN)
#define HWIO_GCC_LPASS_RESTART_SS_RESTART_BMSK                                                           0x1
#define HWIO_GCC_LPASS_RESTART_SS_RESTART_SHFT                                                           0x0

#define HWIO_GCC_TURING_RESTART_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00091000)
#define HWIO_GCC_TURING_RESTART_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00091000)
#define HWIO_GCC_TURING_RESTART_RMSK                                                                     0x1
#define HWIO_GCC_TURING_RESTART_IN          \
        in_dword_masked(HWIO_GCC_TURING_RESTART_ADDR, HWIO_GCC_TURING_RESTART_RMSK)
#define HWIO_GCC_TURING_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_RESTART_ADDR, m)
#define HWIO_GCC_TURING_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_TURING_RESTART_ADDR,v)
#define HWIO_GCC_TURING_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_RESTART_ADDR,m,v,HWIO_GCC_TURING_RESTART_IN)
#define HWIO_GCC_TURING_RESTART_SS_RESTART_BMSK                                                          0x1
#define HWIO_GCC_TURING_RESTART_SS_RESTART_SHFT                                                          0x0

#define HWIO_GCC_VENUS_RESTART_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005c000)
#define HWIO_GCC_VENUS_RESTART_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005c000)
#define HWIO_GCC_VENUS_RESTART_RMSK                                                                      0x1
#define HWIO_GCC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, HWIO_GCC_VENUS_RESTART_RMSK)
#define HWIO_GCC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, m)
#define HWIO_GCC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_RESTART_ADDR,v)
#define HWIO_GCC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_RESTART_ADDR,m,v,HWIO_GCC_VENUS_RESTART_IN)
#define HWIO_GCC_VENUS_RESTART_SS_RESTART_BMSK                                                           0x1
#define HWIO_GCC_VENUS_RESTART_SS_RESTART_SHFT                                                           0x0

#define HWIO_GCC_SENSORS_RESTART_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d000)
#define HWIO_GCC_SENSORS_RESTART_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d000)
#define HWIO_GCC_SENSORS_RESTART_RMSK                                                                    0x1
#define HWIO_GCC_SENSORS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_SENSORS_RESTART_ADDR, HWIO_GCC_SENSORS_RESTART_RMSK)
#define HWIO_GCC_SENSORS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_SENSORS_RESTART_ADDR, m)
#define HWIO_GCC_SENSORS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_SENSORS_RESTART_ADDR,v)
#define HWIO_GCC_SENSORS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SENSORS_RESTART_ADDR,m,v,HWIO_GCC_SENSORS_RESTART_IN)
#define HWIO_GCC_SENSORS_RESTART_SS_RESTART_BMSK                                                         0x1
#define HWIO_GCC_SENSORS_RESTART_SS_RESTART_SHFT                                                         0x0

#define HWIO_GCC_SPSS_RESTART_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e010)
#define HWIO_GCC_SPSS_RESTART_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e010)
#define HWIO_GCC_SPSS_RESTART_RMSK                                                                       0x1
#define HWIO_GCC_SPSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_SPSS_RESTART_ADDR, HWIO_GCC_SPSS_RESTART_RMSK)
#define HWIO_GCC_SPSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_SPSS_RESTART_ADDR, m)
#define HWIO_GCC_SPSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_SPSS_RESTART_ADDR,v)
#define HWIO_GCC_SPSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPSS_RESTART_ADDR,m,v,HWIO_GCC_SPSS_RESTART_IN)
#define HWIO_GCC_SPSS_RESTART_SS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_SPSS_RESTART_SS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_SSC_RESET_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00063020)
#define HWIO_GCC_SSC_RESET_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00063020)
#define HWIO_GCC_SSC_RESET_RMSK                                                                          0x1
#define HWIO_GCC_SSC_RESET_IN          \
        in_dword_masked(HWIO_GCC_SSC_RESET_ADDR, HWIO_GCC_SSC_RESET_RMSK)
#define HWIO_GCC_SSC_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_RESET_ADDR, m)
#define HWIO_GCC_SSC_RESET_OUT(v)      \
        out_dword(HWIO_GCC_SSC_RESET_ADDR,v)
#define HWIO_GCC_SSC_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_RESET_ADDR,m,v,HWIO_GCC_SSC_RESET_IN)
#define HWIO_GCC_SSC_RESET_SSC_ARES_BMSK                                                                 0x1
#define HWIO_GCC_SSC_RESET_SSC_ARES_SHFT                                                                 0x0

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00062000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00062000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                           0xfff1f7ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_BYPASSNL_MUX_SEL_BMSK                                      0xf0000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_BYPASSNL_MUX_SEL_SHFT                                            0x1c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_RESETN_MUX_SEL_BMSK                                         0xf000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_RESETN_MUX_SEL_SHFT                                              0x18
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_DEBUG_BUS_SEL_BMSK                                               0xf00000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_DEBUG_BUS_SEL_SHFT                                                   0x14
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                   0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                      0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                      0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                         0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLLTEST_DE_SEL_BMSK                                                 0x400
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLLTEST_DE_SEL_SHFT                                                   0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                        0x3ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                          0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00062004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00062004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                         0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                  0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                      0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                         0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                             0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00062008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00062008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                     0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                    0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                         0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                         0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                               0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0006200c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006200c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                              0x3ffffff
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_PLL_B_BMSK                                                   0x3000000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_PLL_B_SHFT                                                        0x18
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS23_20_BMSK                                             0xf00000
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS23_20_SHFT                                                 0x14
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                    0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                       0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                    0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                       0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS15_14_BMSK                                               0xc000
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS15_14_SHFT                                                  0xe
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                           0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                              0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                         0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                            0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                        0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                          0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_BMSK                                                0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_SHFT                                                  0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                       0x300
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                         0x8
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS7_5_BMSK                                                   0xe0
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS7_5_SHFT                                                    0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                           0x1f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                            0x0

#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00062018)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00062018)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_RMSK                                                                0x1
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_IN          \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR, HWIO_GCC_GDS_HW_CTRL_SW_OVRD_RMSK)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR, m)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR,v)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR,m,v,HWIO_GCC_GDS_HW_CTRL_SW_OVRD_IN)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_DISABLE_BMSK                                                        0x1
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_DISABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00067000)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00067000)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_RMSK                                                                 0x1
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_UFS_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_UFS_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00068000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00068000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                                 0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_OBT_ODT_CFG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00073004)
#define HWIO_GCC_OBT_ODT_CFG_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00073004)
#define HWIO_GCC_OBT_ODT_CFG_RMSK                                                                       0x3f
#define HWIO_GCC_OBT_ODT_CFG_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_ADDR, HWIO_GCC_OBT_ODT_CFG_RMSK)
#define HWIO_GCC_OBT_ODT_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_ADDR, m)
#define HWIO_GCC_OBT_ODT_CFG_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CFG_ADDR,v)
#define HWIO_GCC_OBT_ODT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CFG_ADDR,m,v,HWIO_GCC_OBT_ODT_CFG_IN)
#define HWIO_GCC_OBT_ODT_CFG_OVERWRITE_BMSK                                                             0x20
#define HWIO_GCC_OBT_ODT_CFG_OVERWRITE_SHFT                                                              0x5
#define HWIO_GCC_OBT_ODT_CFG_OBT_VAL_BMSK                                                               0x10
#define HWIO_GCC_OBT_ODT_CFG_OBT_VAL_SHFT                                                                0x4
#define HWIO_GCC_OBT_ODT_CFG_VTT_VAL_BMSK                                                                0x8
#define HWIO_GCC_OBT_ODT_CFG_VTT_VAL_SHFT                                                                0x3
#define HWIO_GCC_OBT_ODT_CFG_VTT_OBT_MODE_BMSK                                                           0x6
#define HWIO_GCC_OBT_ODT_CFG_VTT_OBT_MODE_SHFT                                                           0x1
#define HWIO_GCC_OBT_ODT_CFG_BIMC_OBT_ODT_PWR_MODE_BMSK                                                  0x1
#define HWIO_GCC_OBT_ODT_CFG_BIMC_OBT_ODT_PWR_MODE_SHFT                                                  0x0

#define HWIO_GCC_OBT_EN_TIMER_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00073008)
#define HWIO_GCC_OBT_EN_TIMER_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00073008)
#define HWIO_GCC_OBT_EN_TIMER_RMSK                                                                   0xfffff
#define HWIO_GCC_OBT_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_OBT_EN_TIMER_ADDR, HWIO_GCC_OBT_EN_TIMER_RMSK)
#define HWIO_GCC_OBT_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_EN_TIMER_ADDR, m)
#define HWIO_GCC_OBT_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_OBT_EN_TIMER_ADDR,v)
#define HWIO_GCC_OBT_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_EN_TIMER_ADDR,m,v,HWIO_GCC_OBT_EN_TIMER_IN)
#define HWIO_GCC_OBT_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                    0xfffff
#define HWIO_GCC_OBT_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                        0x0

#define HWIO_GCC_VTT_EN_TIMER_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007300c)
#define HWIO_GCC_VTT_EN_TIMER_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007300c)
#define HWIO_GCC_VTT_EN_TIMER_RMSK                                                                   0xfffff
#define HWIO_GCC_VTT_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_VTT_EN_TIMER_ADDR, HWIO_GCC_VTT_EN_TIMER_RMSK)
#define HWIO_GCC_VTT_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_VTT_EN_TIMER_ADDR, m)
#define HWIO_GCC_VTT_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_VTT_EN_TIMER_ADDR,v)
#define HWIO_GCC_VTT_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VTT_EN_TIMER_ADDR,m,v,HWIO_GCC_VTT_EN_TIMER_IN)
#define HWIO_GCC_VTT_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                    0xfffff
#define HWIO_GCC_VTT_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                        0x0

#define HWIO_GCC_VREF_EN_TIMER_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00073010)
#define HWIO_GCC_VREF_EN_TIMER_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00073010)
#define HWIO_GCC_VREF_EN_TIMER_RMSK                                                                 0x3fffff
#define HWIO_GCC_VREF_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_VREF_EN_TIMER_ADDR, HWIO_GCC_VREF_EN_TIMER_RMSK)
#define HWIO_GCC_VREF_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_VREF_EN_TIMER_ADDR, m)
#define HWIO_GCC_VREF_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_VREF_EN_TIMER_ADDR,v)
#define HWIO_GCC_VREF_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VREF_EN_TIMER_ADDR,m,v,HWIO_GCC_VREF_EN_TIMER_IN)
#define HWIO_GCC_VREF_EN_TIMER_MAX_INDEX_BMSK                                                       0x300000
#define HWIO_GCC_VREF_EN_TIMER_MAX_INDEX_SHFT                                                           0x14
#define HWIO_GCC_VREF_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                   0xfffff
#define HWIO_GCC_VREF_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                       0x0

#define HWIO_GCC_PVC_DATA_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00073014)
#define HWIO_GCC_PVC_DATA_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00073014)
#define HWIO_GCC_PVC_DATA_RMSK                                                                    0xffffffff
#define HWIO_GCC_PVC_DATA_IN          \
        in_dword_masked(HWIO_GCC_PVC_DATA_ADDR, HWIO_GCC_PVC_DATA_RMSK)
#define HWIO_GCC_PVC_DATA_INM(m)      \
        in_dword_masked(HWIO_GCC_PVC_DATA_ADDR, m)
#define HWIO_GCC_PVC_DATA_OUT(v)      \
        out_dword(HWIO_GCC_PVC_DATA_ADDR,v)
#define HWIO_GCC_PVC_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PVC_DATA_ADDR,m,v,HWIO_GCC_PVC_DATA_IN)
#define HWIO_GCC_PVC_DATA_DATA3_BMSK                                                              0xff000000
#define HWIO_GCC_PVC_DATA_DATA3_SHFT                                                                    0x18
#define HWIO_GCC_PVC_DATA_DATA2_BMSK                                                                0xff0000
#define HWIO_GCC_PVC_DATA_DATA2_SHFT                                                                    0x10
#define HWIO_GCC_PVC_DATA_DATA1_BMSK                                                                  0xff00
#define HWIO_GCC_PVC_DATA_DATA1_SHFT                                                                     0x8
#define HWIO_GCC_PVC_DATA_DATA0_BMSK                                                                    0xff
#define HWIO_GCC_PVC_DATA_DATA0_SHFT                                                                     0x0

#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076000)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076000)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_RMSK                                                           0xf0381
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR, HWIO_GCC_UFS_TX_SYMBOL_0_MISC_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_0_MISC_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_DIV_BMSK                                               0xf0000
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_DIV_SHFT                                                  0x10
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_SRC_SEL_BMSK                                                     0x300
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_SEL_BMSK                                                  0x80
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_SEL_SHFT                                                   0x7
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_ENABLE_BMSK                                                0x1
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_ENABLE_SHFT                                                0x0

#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076004)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076004)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_RMSK                                                           0xf0381
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR, HWIO_GCC_UFS_RX_SYMBOL_0_MISC_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_0_MISC_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_DIV_BMSK                                               0xf0000
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_DIV_SHFT                                                  0x10
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_SRC_SEL_BMSK                                                     0x300
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_SEL_BMSK                                                  0x80
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_SEL_SHFT                                                   0x7
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_ENABLE_BMSK                                                0x1
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_ENABLE_SHFT                                                0x0

#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076060)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00076060)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_RMSK                                                           0xf0381
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR, HWIO_GCC_UFS_RX_SYMBOL_1_MISC_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_1_MISC_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_DIV_BMSK                                               0xf0000
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_DIV_SHFT                                                  0x10
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_SRC_SEL_BMSK                                                     0x300
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_SEL_BMSK                                                  0x80
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_SEL_SHFT                                                   0x7
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_ENABLE_BMSK                                                0x1
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_ENABLE_SHFT                                                0x0

#define HWIO_GCC_UFS_GDSC_OVRD_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00078000)
#define HWIO_GCC_UFS_GDSC_OVRD_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00078000)
#define HWIO_GCC_UFS_GDSC_OVRD_RMSK                                                                      0x3
#define HWIO_GCC_UFS_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_UFS_GDSC_OVRD_ADDR, HWIO_GCC_UFS_GDSC_OVRD_RMSK)
#define HWIO_GCC_UFS_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_UFS_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_UFS_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_UFS_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_GDSC_OVRD_ADDR,m,v,HWIO_GCC_UFS_GDSC_OVRD_IN)
#define HWIO_GCC_UFS_GDSC_OVRD_SW_OVERRIDE_BMSK                                                          0x2
#define HWIO_GCC_UFS_GDSC_OVRD_SW_OVERRIDE_SHFT                                                          0x1
#define HWIO_GCC_UFS_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_UFS_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_GDSC_OVRD_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00078004)
#define HWIO_GCC_BIMC_GDSC_OVRD_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00078004)
#define HWIO_GCC_BIMC_GDSC_OVRD_RMSK                                                                     0x3
#define HWIO_GCC_BIMC_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSC_OVRD_ADDR, HWIO_GCC_BIMC_GDSC_OVRD_RMSK)
#define HWIO_GCC_BIMC_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_BIMC_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_BIMC_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSC_OVRD_ADDR,m,v,HWIO_GCC_BIMC_GDSC_OVRD_IN)
#define HWIO_GCC_BIMC_GDSC_OVRD_SW_OVERRIDE_BMSK                                                         0x2
#define HWIO_GCC_BIMC_GDSC_OVRD_SW_OVERRIDE_SHFT                                                         0x1
#define HWIO_GCC_BIMC_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BIMC_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007800c)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007800c)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RMSK                                                               0x3
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR, HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_IN)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_SW_OVERRIDE_BMSK                                                   0x2
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_SW_OVERRIDE_SHFT                                                   0x1
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                              0x0

#define HWIO_GCC_IPA_GDSC_OVRD_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00078010)
#define HWIO_GCC_IPA_GDSC_OVRD_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00078010)
#define HWIO_GCC_IPA_GDSC_OVRD_RMSK                                                                      0x3
#define HWIO_GCC_IPA_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_IPA_GDSC_OVRD_ADDR, HWIO_GCC_IPA_GDSC_OVRD_RMSK)
#define HWIO_GCC_IPA_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_IPA_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_IPA_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_IPA_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_GDSC_OVRD_ADDR,m,v,HWIO_GCC_IPA_GDSC_OVRD_IN)
#define HWIO_GCC_IPA_GDSC_OVRD_SW_OVERRIDE_BMSK                                                          0x2
#define HWIO_GCC_IPA_GDSC_OVRD_SW_OVERRIDE_SHFT                                                          0x1
#define HWIO_GCC_IPA_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_IPA_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00078014)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00078014)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_RMSK                                                                 0xff
#define HWIO_GCC_GDS_HW_CTRL_SPARE_IN          \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR, HWIO_GCC_GDS_HW_CTRL_SPARE_RMSK)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_INM(m)      \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR, m)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_OUT(v)      \
        out_dword(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR,v)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR,m,v,HWIO_GCC_GDS_HW_CTRL_SPARE_IN)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_SPARE_BMSK                                                           0xff
#define HWIO_GCC_GDS_HW_CTRL_SPARE_SPARE_SHFT                                                            0x0

#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0007801c)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007801c)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RMSK                                                          0x3
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR, HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RMSK)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR,m,v,HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_IN)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_SW_OVERRIDE_BMSK                                              0x2
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_SW_OVERRIDE_SHFT                                              0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                         0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                         0x0

#define HWIO_GCC_MMSS_GDSC_OVRD_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00078020)
#define HWIO_GCC_MMSS_GDSC_OVRD_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00078020)
#define HWIO_GCC_MMSS_GDSC_OVRD_RMSK                                                                     0x3
#define HWIO_GCC_MMSS_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_MMSS_GDSC_OVRD_ADDR, HWIO_GCC_MMSS_GDSC_OVRD_RMSK)
#define HWIO_GCC_MMSS_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_MMSS_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_MMSS_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_GDSC_OVRD_ADDR,m,v,HWIO_GCC_MMSS_GDSC_OVRD_IN)
#define HWIO_GCC_MMSS_GDSC_OVRD_SW_OVERRIDE_BMSK                                                         0x2
#define HWIO_GCC_MMSS_GDSC_OVRD_SW_OVERRIDE_SHFT                                                         0x1
#define HWIO_GCC_MMSS_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_MMSS_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_GCC_SPARE0_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0006d000)
#define HWIO_GCC_GCC_SPARE0_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006d000)
#define HWIO_GCC_GCC_SPARE0_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, HWIO_GCC_GCC_SPARE0_REG_RMSK)
#define HWIO_GCC_GCC_SPARE0_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE0_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE0_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE0_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE0_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE0_REG_IN)
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0006e000)
#define HWIO_GCC_GCC_SPARE1_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006e000)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, HWIO_GCC_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE2_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00081000)
#define HWIO_GCC_GCC_SPARE2_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00081000)
#define HWIO_GCC_GCC_SPARE2_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, HWIO_GCC_GCC_SPARE2_REG_RMSK)
#define HWIO_GCC_GCC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE2_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE2_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE2_REG_IN)
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE3_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00094000)
#define HWIO_GCC_GCC_SPARE3_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00094000)
#define HWIO_GCC_GCC_SPARE3_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, HWIO_GCC_GCC_SPARE3_REG_RMSK)
#define HWIO_GCC_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE3_REG_IN)
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007f000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007f000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                                 0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                                  0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                                  0x0

#define HWIO_GCC_TSIF_0_RESET_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036024)
#define HWIO_GCC_TSIF_0_RESET_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036024)
#define HWIO_GCC_TSIF_0_RESET_RMSK                                                                       0x1
#define HWIO_GCC_TSIF_0_RESET_IN          \
        in_dword_masked(HWIO_GCC_TSIF_0_RESET_ADDR, HWIO_GCC_TSIF_0_RESET_RMSK)
#define HWIO_GCC_TSIF_0_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_0_RESET_ADDR, m)
#define HWIO_GCC_TSIF_0_RESET_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_0_RESET_ADDR,v)
#define HWIO_GCC_TSIF_0_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_0_RESET_ADDR,m,v,HWIO_GCC_TSIF_0_RESET_IN)
#define HWIO_GCC_TSIF_0_RESET_RESET_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TSIF_0_RESET_RESET_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TSIF_1_RESET_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036028)
#define HWIO_GCC_TSIF_1_RESET_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036028)
#define HWIO_GCC_TSIF_1_RESET_RMSK                                                                       0x1
#define HWIO_GCC_TSIF_1_RESET_IN          \
        in_dword_masked(HWIO_GCC_TSIF_1_RESET_ADDR, HWIO_GCC_TSIF_1_RESET_RMSK)
#define HWIO_GCC_TSIF_1_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_1_RESET_ADDR, m)
#define HWIO_GCC_TSIF_1_RESET_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_1_RESET_ADDR,v)
#define HWIO_GCC_TSIF_1_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_1_RESET_ADDR,m,v,HWIO_GCC_TSIF_1_RESET_IN)
#define HWIO_GCC_TSIF_1_RESET_RESET_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TSIF_1_RESET_RESET_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SNOC_DCD_CONFIG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00070100)
#define HWIO_GCC_SNOC_DCD_CONFIG_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070100)
#define HWIO_GCC_SNOC_DCD_CONFIG_RMSK                                                             0xffffffff
#define HWIO_GCC_SNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                  0x80000000
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                        0x1f
#define HWIO_GCC_SNOC_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                            0x7fffffff
#define HWIO_GCC_SNOC_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                                   0x0

#define HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00070104)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070104)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_RMSK                                                          0xffffffff
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_HS_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_HS_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_DCD_ENABLE_BMSK                                               0x80000000
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_DCD_ENABLE_SHFT                                                     0x1f
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                         0x7fffffff
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                                0x0

#define HWIO_GCC_CNOC_DCD_CONFIG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00070108)
#define HWIO_GCC_CNOC_DCD_CONFIG_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070108)
#define HWIO_GCC_CNOC_DCD_CONFIG_RMSK                                                             0xffffffff
#define HWIO_GCC_CNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                  0x80000000
#define HWIO_GCC_CNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                        0x1f
#define HWIO_GCC_CNOC_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                            0x7fffffff
#define HWIO_GCC_CNOC_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                                   0x0

#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00070114)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070114)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_NORTH_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                      0x7fffffff
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                             0x0

#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00070118)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070118)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_NORTH_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_1_BMSK                                      0x7ffffffe
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_1_SHFT                                             0x1
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_DIV_VAL_SEL_BMSK                                              0x1
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_DIV_VAL_SEL_SHFT                                              0x0

#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007011c)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007011c)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_1_BMSK                                      0x7ffffffe
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_1_SHFT                                             0x1
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_DIV_VAL_SEL_BMSK                                              0x1
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_DIV_VAL_SEL_SHFT                                              0x0

#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00070124)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070124)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RMSK                                                    0xffffffff
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_DCD_ENABLE_BMSK                                         0x80000000
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_DCD_ENABLE_SHFT                                               0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                   0x7fffffff
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                          0x0

#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00070128)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070128)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RMSK                                                  0xffffffff
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_DCD_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_DCD_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                 0x7fffffff
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                        0x0

#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0007012c)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007012c)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_GFX_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_GFX_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_DCD_ENABLE_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_DCD_ENABLE_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                        0x7fffffff
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                               0x0

#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00070130)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070130)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_RMSK                                                        0xffffffff
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_CORE_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_CORE_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_DCD_ENABLE_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_DCD_ENABLE_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                       0x7fffffff
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                              0x0

#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00070134)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070134)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RMSK                                                        0xffffffff
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR, HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RMSK)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CDSP_BIMC_DCD_CONFIG_IN)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_DCD_ENABLE_BMSK                                             0x80000000
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_DCD_ENABLE_SHFT                                                   0x1f
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                       0x7fffffff
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                              0x0

#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00070138)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070138)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                      0x7fffffff
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                             0x0

#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00070140)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070140)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RMSK                                                0xffffffff
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_DCD_ENABLE_BMSK                                     0x80000000
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_DCD_ENABLE_SHFT                                           0x1f
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RESERVE_BITS30_0_BMSK                               0x7fffffff
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                      0x0

#define HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00050008)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050008)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_RMSK                                                               0x300
#define HWIO_GCC_USB3_PHY_PIPE_MISC_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR, HWIO_GCC_USB3_PHY_PIPE_MISC_RMSK)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR, m)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR,v)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR,m,v,HWIO_GCC_USB3_PHY_PIPE_MISC_IN)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_SRC_SEL_BMSK                                                       0x300
#define HWIO_GCC_USB3_PHY_PIPE_MISC_SRC_SEL_SHFT                                                         0x8

#define HWIO_GCC_MMSS_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000902c)
#define HWIO_GCC_MMSS_MISC_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000902c)
#define HWIO_GCC_MMSS_MISC_RMSK                                                                      0x30003
#define HWIO_GCC_MMSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_MMSS_MISC_ADDR, HWIO_GCC_MMSS_MISC_RMSK)
#define HWIO_GCC_MMSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_MISC_ADDR, m)
#define HWIO_GCC_MMSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_MISC_ADDR,v)
#define HWIO_GCC_MMSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_MISC_ADDR,m,v,HWIO_GCC_MMSS_MISC_IN)
#define HWIO_GCC_MMSS_MISC_CLK_DIV_BMSK                                                              0x30000
#define HWIO_GCC_MMSS_MISC_CLK_DIV_SHFT                                                                 0x10
#define HWIO_GCC_MMSS_MISC_GPLL0_SRC_DISABLE_BMSK                                                        0x2
#define HWIO_GCC_MMSS_MISC_GPLL0_SRC_DISABLE_SHFT                                                        0x1
#define HWIO_GCC_MMSS_MISC_GPLL0_DIV_SRC_DISABLE_BMSK                                                    0x1
#define HWIO_GCC_MMSS_MISC_GPLL0_DIV_SRC_DISABLE_SHFT                                                    0x0

#define HWIO_GCC_GPU_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00071028)
#define HWIO_GCC_GPU_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00071028)
#define HWIO_GCC_GPU_MISC_RMSK                                                                       0x30003
#define HWIO_GCC_GPU_MISC_IN          \
        in_dword_masked(HWIO_GCC_GPU_MISC_ADDR, HWIO_GCC_GPU_MISC_RMSK)
#define HWIO_GCC_GPU_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_MISC_ADDR, m)
#define HWIO_GCC_GPU_MISC_OUT(v)      \
        out_dword(HWIO_GCC_GPU_MISC_ADDR,v)
#define HWIO_GCC_GPU_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_MISC_ADDR,m,v,HWIO_GCC_GPU_MISC_IN)
#define HWIO_GCC_GPU_MISC_CLK_DIV_BMSK                                                               0x30000
#define HWIO_GCC_GPU_MISC_CLK_DIV_SHFT                                                                  0x10
#define HWIO_GCC_GPU_MISC_GPLL0_SRC_DISABLE_BMSK                                                         0x2
#define HWIO_GCC_GPU_MISC_GPLL0_SRC_DISABLE_SHFT                                                         0x1
#define HWIO_GCC_GPU_MISC_GPLL0_DIV_SRC_DISABLE_BMSK                                                     0x1
#define HWIO_GCC_GPU_MISC_GPLL0_DIV_SRC_DISABLE_SHFT                                                     0x0

#define HWIO_GCC_RESET_DEBUG_ENABLE_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061000)
#define HWIO_GCC_RESET_DEBUG_ENABLE_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061000)
#define HWIO_GCC_RESET_DEBUG_ENABLE_RMSK                                                               0xfff
#define HWIO_GCC_RESET_DEBUG_ENABLE_IN          \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR, HWIO_GCC_RESET_DEBUG_ENABLE_RMSK)
#define HWIO_GCC_RESET_DEBUG_ENABLE_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR, m)
#define HWIO_GCC_RESET_DEBUG_ENABLE_OUT(v)      \
        out_dword(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR,v)
#define HWIO_GCC_RESET_DEBUG_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR,m,v,HWIO_GCC_RESET_DEBUG_ENABLE_IN)
#define HWIO_GCC_RESET_DEBUG_ENABLE_ALLOW_SW_BASED_RST_DBG_EN_BMSK                                     0x800
#define HWIO_GCC_RESET_DEBUG_ENABLE_ALLOW_SW_BASED_RST_DBG_EN_SHFT                                       0xb
#define HWIO_GCC_RESET_DEBUG_ENABLE_PRE_SW_SRST_TMR_EN_BMSK                                            0x400
#define HWIO_GCC_RESET_DEBUG_ENABLE_PRE_SW_SRST_TMR_EN_SHFT                                              0xa
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_T32_SRST_EN_BMSK                                               0x200
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_T32_SRST_EN_SHFT                                                 0x9
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_RESET_SECOND_PASS_EN_BMSK                                      0x100
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_RESET_SECOND_PASS_EN_SHFT                                        0x8
#define HWIO_GCC_RESET_DEBUG_ENABLE_DISABLE_APCS_ALT_ARES_BMSK                                          0x80
#define HWIO_GCC_RESET_DEBUG_ENABLE_DISABLE_APCS_ALT_ARES_SHFT                                           0x7
#define HWIO_GCC_RESET_DEBUG_ENABLE_SECURE_WDOG_RESET_DEBUG_EN_BMSK                                     0x40
#define HWIO_GCC_RESET_DEBUG_ENABLE_SECURE_WDOG_RESET_DEBUG_EN_SHFT                                      0x6
#define HWIO_GCC_RESET_DEBUG_ENABLE_MSM_TSENSE_RESET_DEBUG_EN_BMSK                                      0x20
#define HWIO_GCC_RESET_DEBUG_ENABLE_MSM_TSENSE_RESET_DEBUG_EN_SHFT                                       0x5
#define HWIO_GCC_RESET_DEBUG_ENABLE_PMIC_RESIN_RESET_DEBUG_EN_BMSK                                      0x10
#define HWIO_GCC_RESET_DEBUG_ENABLE_PMIC_RESIN_RESET_DEBUG_EN_SHFT                                       0x4
#define HWIO_GCC_RESET_DEBUG_ENABLE_PROC_HALT_EN_BMSK                                                    0x8
#define HWIO_GCC_RESET_DEBUG_ENABLE_PROC_HALT_EN_SHFT                                                    0x3
#define HWIO_GCC_RESET_DEBUG_ENABLE_AUTO_PS_HOLD_SET_EN_BMSK                                             0x4
#define HWIO_GCC_RESET_DEBUG_ENABLE_AUTO_PS_HOLD_SET_EN_SHFT                                             0x2
#define HWIO_GCC_RESET_DEBUG_ENABLE_ACCESS_RESET_FIRST_PASS_EN_BMSK                                      0x2
#define HWIO_GCC_RESET_DEBUG_ENABLE_ACCESS_RESET_FIRST_PASS_EN_SHFT                                      0x1
#define HWIO_GCC_RESET_DEBUG_ENABLE_DEBUG_RESET_FIRST_PASS_EN_BMSK                                       0x1
#define HWIO_GCC_RESET_DEBUG_ENABLE_DEBUG_RESET_FIRST_PASS_EN_SHFT                                       0x0

#define HWIO_GCC_RESET_FSM_CTRL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_RESET_FSM_CTRL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061004)
#define HWIO_GCC_RESET_FSM_CTRL_RMSK                                                                     0x7
#define HWIO_GCC_RESET_FSM_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RESET_FSM_CTRL_ADDR, HWIO_GCC_RESET_FSM_CTRL_RMSK)
#define HWIO_GCC_RESET_FSM_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_FSM_CTRL_ADDR, m)
#define HWIO_GCC_RESET_FSM_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RESET_FSM_CTRL_ADDR,v)
#define HWIO_GCC_RESET_FSM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_FSM_CTRL_ADDR,m,v,HWIO_GCC_RESET_FSM_CTRL_IN)
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_TMR_EN_BMSK                                                   0x4
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_TMR_EN_SHFT                                                   0x2
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_COMPLETE_BMSK                                                 0x2
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_COMPLETE_SHFT                                                 0x1
#define HWIO_GCC_RESET_FSM_CTRL_BLOCK_RESIN_BMSK                                                         0x1
#define HWIO_GCC_RESET_FSM_CTRL_BLOCK_RESIN_SHFT                                                         0x0

#define HWIO_GCC_WIND_DOWN_TIMER_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_WIND_DOWN_TIMER_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061008)
#define HWIO_GCC_WIND_DOWN_TIMER_RMSK                                                             0xffffffff
#define HWIO_GCC_WIND_DOWN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_WIND_DOWN_TIMER_ADDR, HWIO_GCC_WIND_DOWN_TIMER_RMSK)
#define HWIO_GCC_WIND_DOWN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_WIND_DOWN_TIMER_ADDR, m)
#define HWIO_GCC_WIND_DOWN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_WIND_DOWN_TIMER_ADDR,v)
#define HWIO_GCC_WIND_DOWN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WIND_DOWN_TIMER_ADDR,m,v,HWIO_GCC_WIND_DOWN_TIMER_IN)
#define HWIO_GCC_WIND_DOWN_TIMER_RESERVE_BITS31_16_BMSK                                           0xffff0000
#define HWIO_GCC_WIND_DOWN_TIMER_RESERVE_BITS31_16_SHFT                                                 0x10
#define HWIO_GCC_WIND_DOWN_TIMER_TIMER_VAL_BMSK                                                       0xffff
#define HWIO_GCC_WIND_DOWN_TIMER_TIMER_VAL_SHFT                                                          0x0

#define HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0006100c)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006100c)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_RMSK                                                         0xffffffff
#define HWIO_GCC_SAVE_CONTENTS_TIMER_IN          \
        in_dword_masked(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR, HWIO_GCC_SAVE_CONTENTS_TIMER_RMSK)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR, m)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR,v)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR,m,v,HWIO_GCC_SAVE_CONTENTS_TIMER_IN)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_RESERVE_BITS31_16_BMSK                                       0xffff0000
#define HWIO_GCC_SAVE_CONTENTS_TIMER_RESERVE_BITS31_16_SHFT                                             0x10
#define HWIO_GCC_SAVE_CONTENTS_TIMER_TIMER_VAL_BMSK                                                   0xffff
#define HWIO_GCC_SAVE_CONTENTS_TIMER_TIMER_VAL_SHFT                                                      0x0

#define HWIO_GCC_STOP_CAPTURE_TIMER_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061010)
#define HWIO_GCC_STOP_CAPTURE_TIMER_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061010)
#define HWIO_GCC_STOP_CAPTURE_TIMER_RMSK                                                          0xffffffff
#define HWIO_GCC_STOP_CAPTURE_TIMER_IN          \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR, HWIO_GCC_STOP_CAPTURE_TIMER_RMSK)
#define HWIO_GCC_STOP_CAPTURE_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR, m)
#define HWIO_GCC_STOP_CAPTURE_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR,v)
#define HWIO_GCC_STOP_CAPTURE_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR,m,v,HWIO_GCC_STOP_CAPTURE_TIMER_IN)
#define HWIO_GCC_STOP_CAPTURE_TIMER_RESERVE_BITS31_16_BMSK                                        0xffff0000
#define HWIO_GCC_STOP_CAPTURE_TIMER_RESERVE_BITS31_16_SHFT                                              0x10
#define HWIO_GCC_STOP_CAPTURE_TIMER_TIMER_VAL_BMSK                                                    0xffff
#define HWIO_GCC_STOP_CAPTURE_TIMER_TIMER_VAL_SHFT                                                       0x0

#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00061014)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061014)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_RMSK                                                     0xffffffff
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_IN          \
        in_dword_masked(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR, HWIO_GCC_PREPARE_FOR_RESET_TIMER_RMSK)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR, m)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR,v)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR,m,v,HWIO_GCC_PREPARE_FOR_RESET_TIMER_IN)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_RESERVE_BITS31_16_BMSK                                   0xffff0000
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_RESERVE_BITS31_16_SHFT                                         0x10
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_TIMER_VAL_BMSK                                               0xffff
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_TIMER_VAL_SHFT                                                  0x0

#define HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061018)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061018)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_RMSK                                                          0xffffffff
#define HWIO_GCC_FIRST_PASS_TIMEOUT_IN          \
        in_dword_masked(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR, HWIO_GCC_FIRST_PASS_TIMEOUT_RMSK)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR, m)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_OUT(v)      \
        out_dword(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR,v)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR,m,v,HWIO_GCC_FIRST_PASS_TIMEOUT_IN)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_TIMER_VAL_BMSK                                                0xffffffff
#define HWIO_GCC_FIRST_PASS_TIMEOUT_TIMER_VAL_SHFT                                                       0x0

#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0006101c)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006101c)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_RMSK                                                         0xffffffff
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_IN          \
        in_dword_masked(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR, HWIO_GCC_PRE_SW_SRST_TIMEOUT_RMSK)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR, m)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_OUT(v)      \
        out_dword(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR,v)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR,m,v,HWIO_GCC_PRE_SW_SRST_TIMEOUT_IN)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_RESERVE_BITS31_8_BMSK                                        0xffffff00
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_RESERVE_BITS31_8_SHFT                                               0x8
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_TIMER_VAL_BMSK                                                     0xff
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_TIMER_VAL_SHFT                                                      0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00061020)
#define HWIO_GCC_RESET_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061020)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                     0x3ff
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_PS_HOLD_STATUS_BMSK                                                      0x200
#define HWIO_GCC_RESET_STATUS_PS_HOLD_STATUS_SHFT                                                        0x9
#define HWIO_GCC_RESET_STATUS_QDSS_SW_SRST_RESET_STATUS_BMSK                                           0x100
#define HWIO_GCC_RESET_STATUS_QDSS_SW_SRST_RESET_STATUS_SHFT                                             0x8
#define HWIO_GCC_RESET_STATUS_EUD_SRST_RESET_STATUS_BMSK                                                0x80
#define HWIO_GCC_RESET_STATUS_EUD_SRST_RESET_STATUS_SHFT                                                 0x7
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_RESET_STATUS_BMSK                                     0x40
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_RESET_STATUS_SHFT                                      0x6
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE1_RESET_STATUS_BMSK                                             0x20
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE1_RESET_STATUS_SHFT                                              0x5
#define HWIO_GCC_RESET_STATUS_PROC_HALT_CTI_STATUS_BMSK                                                 0x10
#define HWIO_GCC_RESET_STATUS_PROC_HALT_CTI_STATUS_SHFT                                                  0x4
#define HWIO_GCC_RESET_STATUS_SRST_RESET_STATUS_BMSK                                                     0x8
#define HWIO_GCC_RESET_STATUS_SRST_RESET_STATUS_SHFT                                                     0x3
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE0_RESET_STATUS_BMSK                                              0x4
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE0_RESET_STATUS_SHFT                                              0x2
#define HWIO_GCC_RESET_STATUS_PMIC_RESIN_RESET_STATUS_BMSK                                               0x2
#define HWIO_GCC_RESET_STATUS_PMIC_RESIN_RESET_STATUS_SHFT                                               0x1
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_RESET_STATUS_BMSK                                       0x1
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_RESET_STATUS_SHFT                                       0x0

#define HWIO_GCC_RESET_FSM_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00061024)
#define HWIO_GCC_RESET_FSM_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061024)
#define HWIO_GCC_RESET_FSM_STATUS_RMSK                                                                 0x7ff
#define HWIO_GCC_RESET_FSM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_FSM_STATUS_ADDR, HWIO_GCC_RESET_FSM_STATUS_RMSK)
#define HWIO_GCC_RESET_FSM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_FSM_STATUS_ADDR, m)
#define HWIO_GCC_RESET_FSM_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_FSM_STATUS_ADDR,v)
#define HWIO_GCC_RESET_FSM_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_FSM_STATUS_ADDR,m,v,HWIO_GCC_RESET_FSM_STATUS_IN)
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_EXPIRE_BMSK                                               0x400
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_EXPIRE_SHFT                                                 0xa
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_TIMER_LD_BMSK                                             0x200
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_TIMER_LD_SHFT                                               0x9
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ASET_BMSK                                                0x100
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ASET_SHFT                                                  0x8
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ARES_BMSK                                                 0x80
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ARES_SHFT                                                  0x7
#define HWIO_GCC_RESET_FSM_STATUS_DBG_TIMER_TRIGGER_BMSK                                                0x40
#define HWIO_GCC_RESET_FSM_STATUS_DBG_TIMER_TRIGGER_SHFT                                                 0x6
#define HWIO_GCC_RESET_FSM_STATUS_RESET_DEBUG_READY_BMSK                                                0x20
#define HWIO_GCC_RESET_FSM_STATUS_RESET_DEBUG_READY_SHFT                                                 0x5
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_BMSK                                                       0x10
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_SHFT                                                        0x4
#define HWIO_GCC_RESET_FSM_STATUS_RESERVE_BITS3_BMSK                                                     0x8
#define HWIO_GCC_RESET_FSM_STATUS_RESERVE_BITS3_SHFT                                                     0x3
#define HWIO_GCC_RESET_FSM_STATUS_FSM_STATE_BMSK                                                         0x7
#define HWIO_GCC_RESET_FSM_STATUS_FSM_STATE_SHFT                                                         0x0

#define HWIO_GCC_TIC_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e000)
#define HWIO_GCC_TIC_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e000)
#define HWIO_GCC_TIC_MISC_RMSK                                                                           0x3
#define HWIO_GCC_TIC_MISC_IN          \
        in_dword_masked(HWIO_GCC_TIC_MISC_ADDR, HWIO_GCC_TIC_MISC_RMSK)
#define HWIO_GCC_TIC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_MISC_ADDR, m)
#define HWIO_GCC_TIC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_TIC_MISC_ADDR,v)
#define HWIO_GCC_TIC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_MISC_ADDR,m,v,HWIO_GCC_TIC_MISC_IN)
#define HWIO_GCC_TIC_MISC_APCS_SANS_BOOT_PROC_RESET_IN_TIC_BMSK                                          0x2
#define HWIO_GCC_TIC_MISC_APCS_SANS_BOOT_PROC_RESET_IN_TIC_SHFT                                          0x1
#define HWIO_GCC_TIC_MISC_BOOT_PROC_RESET_IN_TIC_BMSK                                                    0x1
#define HWIO_GCC_TIC_MISC_BOOT_PROC_RESET_IN_TIC_SHFT                                                    0x0

#define HWIO_GCC_APCS_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0005f000)
#define HWIO_GCC_APCS_MISC_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005f000)
#define HWIO_GCC_APCS_MISC_RMSK                                                                          0x1
#define HWIO_GCC_APCS_MISC_IN          \
        in_dword_masked(HWIO_GCC_APCS_MISC_ADDR, HWIO_GCC_APCS_MISC_RMSK)
#define HWIO_GCC_APCS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_MISC_ADDR, m)
#define HWIO_GCC_APCS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APCS_MISC_ADDR,v)
#define HWIO_GCC_APCS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_MISC_ADDR,m,v,HWIO_GCC_APCS_MISC_IN)
#define HWIO_GCC_APCS_MISC_RPM_RESET_BMSK                                                                0x1
#define HWIO_GCC_APCS_MISC_RPM_RESET_SHFT                                                                0x0

#define HWIO_GCC_APCS_RESET_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00060000)
#define HWIO_GCC_APCS_RESET_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00060000)
#define HWIO_GCC_APCS_RESET_RMSK                                                                         0x3
#define HWIO_GCC_APCS_RESET_IN          \
        in_dword_masked(HWIO_GCC_APCS_RESET_ADDR, HWIO_GCC_APCS_RESET_RMSK)
#define HWIO_GCC_APCS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_RESET_ADDR, m)
#define HWIO_GCC_APCS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_APCS_RESET_ADDR,v)
#define HWIO_GCC_APCS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_RESET_ADDR,m,v,HWIO_GCC_APCS_RESET_IN)
#define HWIO_GCC_APCS_RESET_APCS_SANS_BOOT_PROC_RESET_BMSK                                               0x2
#define HWIO_GCC_APCS_RESET_APCS_SANS_BOOT_PROC_RESET_SHFT                                               0x1
#define HWIO_GCC_APCS_RESET_BOOT_PROC_RESET_BMSK                                                         0x1
#define HWIO_GCC_APCS_RESET_BOOT_PROC_RESET_SHFT                                                         0x0

#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b000)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b000)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b008)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b008)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b00c)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b00c)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b014)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b014)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b018)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b018)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b01c)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b01c)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                   0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b020)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b020)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b024)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b024)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                                 0x80000000
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                       0x1f
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                   0x1
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                   0x0

#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b02c)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b02c)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b030)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b030)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b034)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b034)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b03c)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b03c)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b040)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b040)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                   0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                            0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                                  0x1f
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                              0x1
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                              0x0

#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b044)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b044)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                                 0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                       0x1f
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                   0x1
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                   0x0

#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b048)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b048)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b04c)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b04c)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b050)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b050)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b054)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b054)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c000)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c000)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c008)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c008)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c00c)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c00c)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c014)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c014)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c018)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c018)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c01c)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c01c)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c020)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c020)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c024)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c024)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c02c)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c02c)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c030)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c030)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c034)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c034)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c03c)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c03c)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c040)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c040)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c044)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c044)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c048)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c048)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c04c)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c04c)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c050)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c050)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c054)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c054)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d000)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d000)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d008)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d008)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d00c)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d00c)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d014)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d014)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d018)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d018)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d01c)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d01c)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d020)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d020)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d024)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d024)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d02c)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d02c)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d030)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d030)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d034)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d034)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d03c)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d03c)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d040)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d040)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d044)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d044)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d048)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d048)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                             0x80000001
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d04c)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d04c)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                             0x80000001
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                        0x1
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                        0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d050)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d050)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d054)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d054)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e000)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e000)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e008)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e008)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e00c)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e00c)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e014)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e014)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e018)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e018)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e01c)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e01c)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e020)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e020)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e024)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e024)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e02c)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e02c)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e030)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e030)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e034)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e034)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e03c)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e03c)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e040)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e040)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e044)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e044)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e048)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e048)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                             0x80000001
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e04c)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e04c)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                             0x80000001
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                        0x1
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                        0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e050)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e050)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e054)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e054)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_UFS_CLKREF_EN_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00088008)
#define HWIO_GCC_UFS_CLKREF_EN_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00088008)
#define HWIO_GCC_UFS_CLKREF_EN_RMSK                                                               0x80000001
#define HWIO_GCC_UFS_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_UFS_CLKREF_EN_ADDR, HWIO_GCC_UFS_CLKREF_EN_RMSK)
#define HWIO_GCC_UFS_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_CLKREF_EN_ADDR, m)
#define HWIO_GCC_UFS_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_UFS_CLKREF_EN_ADDR,v)
#define HWIO_GCC_UFS_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_CLKREF_EN_ADDR,m,v,HWIO_GCC_UFS_CLKREF_EN_IN)
#define HWIO_GCC_UFS_CLKREF_EN_UFS_STATUS_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_CLKREF_EN_UFS_STATUS_SHFT                                                          0x1f
#define HWIO_GCC_UFS_CLKREF_EN_UFS_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_UFS_CLKREF_EN_UFS_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_USB3_CLKREF_EN_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0008800c)
#define HWIO_GCC_USB3_CLKREF_EN_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008800c)
#define HWIO_GCC_USB3_CLKREF_EN_RMSK                                                              0x80000001
#define HWIO_GCC_USB3_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_USB3_CLKREF_EN_ADDR, HWIO_GCC_USB3_CLKREF_EN_RMSK)
#define HWIO_GCC_USB3_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_CLKREF_EN_ADDR, m)
#define HWIO_GCC_USB3_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_USB3_CLKREF_EN_ADDR,v)
#define HWIO_GCC_USB3_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_CLKREF_EN_ADDR,m,v,HWIO_GCC_USB3_CLKREF_EN_IN)
#define HWIO_GCC_USB3_CLKREF_EN_USB3_STATUS_BMSK                                                  0x80000000
#define HWIO_GCC_USB3_CLKREF_EN_USB3_STATUS_SHFT                                                        0x1f
#define HWIO_GCC_USB3_CLKREF_EN_USB3_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_USB3_CLKREF_EN_USB3_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00088014)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00088014)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RMSK                                                          0x80000003
#define HWIO_GCC_RX1_USB2_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR, HWIO_GCC_RX1_USB2_CLKREF_EN_RMSK)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR, m)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR,v)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR,m,v,HWIO_GCC_RX1_USB2_CLKREF_EN_IN)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_STATUS_BMSK                                          0x80000000
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_STATUS_SHFT                                                0x1f
#define HWIO_GCC_RX1_USB2_CLKREF_EN_SW_RXTAP2_EN_BMSK                                                    0x2
#define HWIO_GCC_RX1_USB2_CLKREF_EN_SW_RXTAP2_EN_SHFT                                                    0x1
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00088018)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00088018)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RMSK                                                          0x80000003
#define HWIO_GCC_RX0_USB2_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR, HWIO_GCC_RX0_USB2_CLKREF_EN_RMSK)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR, m)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR,v)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR,m,v,HWIO_GCC_RX0_USB2_CLKREF_EN_IN)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_STATUS_BMSK                                          0x80000000
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_STATUS_SHFT                                                0x1f
#define HWIO_GCC_RX0_USB2_CLKREF_EN_SW_RXTAP1_EN_BMSK                                                    0x2
#define HWIO_GCC_RX0_USB2_CLKREF_EN_SW_RXTAP1_EN_SHFT                                                    0x1
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_CLKREF_SPARE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008801c)
#define HWIO_GCC_CLKREF_SPARE_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008801c)
#define HWIO_GCC_CLKREF_SPARE_RMSK                                                                      0xff
#define HWIO_GCC_CLKREF_SPARE_IN          \
        in_dword_masked(HWIO_GCC_CLKREF_SPARE_ADDR, HWIO_GCC_CLKREF_SPARE_RMSK)
#define HWIO_GCC_CLKREF_SPARE_INM(m)      \
        in_dword_masked(HWIO_GCC_CLKREF_SPARE_ADDR, m)
#define HWIO_GCC_CLKREF_SPARE_OUT(v)      \
        out_dword(HWIO_GCC_CLKREF_SPARE_ADDR,v)
#define HWIO_GCC_CLKREF_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLKREF_SPARE_ADDR,m,v,HWIO_GCC_CLKREF_SPARE_IN)
#define HWIO_GCC_CLKREF_SPARE_SPARE_BMSK                                                                0xff
#define HWIO_GCC_CLKREF_SPARE_SPARE_SHFT                                                                 0x0

#define HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00088034)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00088034)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RMSK                                                         0x80000003
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR, HWIO_GCC_RX2_QLINK_CLKREF_EN_RMSK)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR, m)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR,v)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR,m,v,HWIO_GCC_RX2_QLINK_CLKREF_EN_IN)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_STATUS_BMSK                                        0x80000000
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_STATUS_SHFT                                              0x1f
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RXTAP0_ENABLE_BMSK                                                  0x2
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RXTAP0_ENABLE_SHFT                                                  0x1
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00083028)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083028)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_RMSK                                                      0xb888dfff
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_PWR_ON_STATUS_BMSK                                        0x80000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_PWR_ON_STATUS_SHFT                                              0x1f
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_DOWN_ACK_STATUS_BMSK                        0x20000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_DOWN_ACK_STATUS_SHFT                              0x1d
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_UP_ACK_STATUS_BMSK                          0x10000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_UP_ACK_STATUS_SHFT                                0x1c
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_BMSK                             0x8000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_SHFT                                  0x1b
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_BMSK                                0x800000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_SHFT                                    0x17
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_BMSK                               0x80000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_SHFT                                  0x13
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_BMSK                                  0x8000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_SHFT                                     0xf
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_COLLAPSE_OUT_BMSK                                             0x4000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_COLLAPSE_OUT_SHFT                                                0xe
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT_ACK_TIMEOUT_BMSK                                         0x1fe0
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT_ACK_TIMEOUT_SHFT                                            0x5
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_GDS_HW_STATE_BMSK                                               0x1e
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_GDS_HW_STATE_SHFT                                                0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SW_OVERRIDE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SW_OVERRIDE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008302c)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008302c)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_RMSK                                                        0x7
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR, HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_RMSK)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR, m)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR,v)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR,m,v,HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_IN)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_DVM_HALT_REQ_BMSK                                           0x4
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_DVM_HALT_REQ_SHFT                                           0x2
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_SMMU_HALT_REQ_BMSK                                          0x2
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_SMMU_HALT_REQ_SHFT                                          0x1
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_NOC_HALT_REQ_BMSK                                           0x1
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_NOC_HALT_REQ_SHFT                                           0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00083030)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083030)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_RMSK                                                  0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_STATUS_BMSK                                           0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_STATUS_SHFT                                           0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00083034)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083034)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_RMSK                                                    0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_MASK_BMSK                                               0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_MASK_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00083038)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083038)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_RMSK                                                   0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_CLEAR_BMSK                                             0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_CLEAR_SHFT                                             0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008303c)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008303c)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_RMSK                                                      0xff
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_SPARE_BMSK                                                0xff
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_SPARE_SHFT                                                 0x0

#define HWIO_GCC_MSS_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a020)
#define HWIO_GCC_MSS_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008a020)
#define HWIO_GCC_MSS_MISC_RMSK                                                                       0x30000
#define HWIO_GCC_MSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_MSS_MISC_ADDR, HWIO_GCC_MSS_MISC_RMSK)
#define HWIO_GCC_MSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MISC_ADDR, m)
#define HWIO_GCC_MSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MISC_ADDR,v)
#define HWIO_GCC_MSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MISC_ADDR,m,v,HWIO_GCC_MSS_MISC_IN)
#define HWIO_GCC_MSS_MISC_CLK_DIV_BMSK                                                               0x30000
#define HWIO_GCC_MSS_MISC_CLK_DIV_SHFT                                                                  0x10

#define HWIO_GCC_TRIG_CDIVR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e100)
#define HWIO_GCC_TRIG_CDIVR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e100)
#define HWIO_GCC_TRIG_CDIVR_RMSK                                                                         0x3
#define HWIO_GCC_TRIG_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_TRIG_CDIVR_ADDR, HWIO_GCC_TRIG_CDIVR_RMSK)
#define HWIO_GCC_TRIG_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_TRIG_CDIVR_ADDR, m)
#define HWIO_GCC_TRIG_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_TRIG_CDIVR_ADDR,v)
#define HWIO_GCC_TRIG_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TRIG_CDIVR_ADDR,m,v,HWIO_GCC_TRIG_CDIVR_IN)
#define HWIO_GCC_TRIG_CDIVR_CLK_DIV_BMSK                                                                 0x3
#define HWIO_GCC_TRIG_CDIVR_CLK_DIV_SHFT                                                                 0x0

#define HWIO_GCC_QDSS_APB_CDIVR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e104)
#define HWIO_GCC_QDSS_APB_CDIVR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e104)
#define HWIO_GCC_QDSS_APB_CDIVR_RMSK                                                                     0x3
#define HWIO_GCC_QDSS_APB_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_CDIVR_ADDR, HWIO_GCC_QDSS_APB_CDIVR_RMSK)
#define HWIO_GCC_QDSS_APB_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_CDIVR_ADDR, m)
#define HWIO_GCC_QDSS_APB_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_CDIVR_ADDR,v)
#define HWIO_GCC_QDSS_APB_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_CDIVR_ADDR,m,v,HWIO_GCC_QDSS_APB_CDIVR_IN)
#define HWIO_GCC_QDSS_APB_CDIVR_CLK_DIV_BMSK                                                             0x3
#define HWIO_GCC_QDSS_APB_CDIVR_CLK_DIV_SHFT                                                             0x0

#define HWIO_GCC_APB_CDIVR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e108)
#define HWIO_GCC_APB_CDIVR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e108)
#define HWIO_GCC_APB_CDIVR_RMSK                                                                          0x3
#define HWIO_GCC_APB_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_APB_CDIVR_ADDR, HWIO_GCC_APB_CDIVR_RMSK)
#define HWIO_GCC_APB_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_APB_CDIVR_ADDR, m)
#define HWIO_GCC_APB_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_APB_CDIVR_ADDR,v)
#define HWIO_GCC_APB_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APB_CDIVR_ADDR,m,v,HWIO_GCC_APB_CDIVR_IN)
#define HWIO_GCC_APB_CDIVR_CLK_DIV_BMSK                                                                  0x3
#define HWIO_GCC_APB_CDIVR_CLK_DIV_SHFT                                                                  0x0

#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087000)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087000)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087008)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087008)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008700c)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008700c)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087014)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087014)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00087018)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087018)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008701c)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008701c)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087020)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087020)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087024)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087024)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008702c)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008702c)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00087030)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087030)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087034)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087034)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008703c)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008703c)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00087040)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087040)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087044)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087044)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00087048)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087048)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008704c)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008704c)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087050)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087050)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087054)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00087054)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00051014)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051014)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00035014)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035014)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_RMSK                                                    0x80000001
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00052014)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052014)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_RMSK                                                      0x80000001
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00053014)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053014)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_RMSK                                                   0x80000001
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00054014)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054014)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00055014)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055014)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00092014)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00092014)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_RMSK                                                0x80000001
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00056014)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056014)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005700c)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005700c)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a00c)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a00c)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_RMSK                                                    0x80000001
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0006900c)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006900c)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_RMSK                                                    0x80000001
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_GLOBAL_EN_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008e000)
#define HWIO_GCC_GLOBAL_EN_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008e000)
#define HWIO_GCC_GLOBAL_EN_RMSK                                                                   0xffffffff
#define HWIO_GCC_GLOBAL_EN_IN          \
        in_dword_masked(HWIO_GCC_GLOBAL_EN_ADDR, HWIO_GCC_GLOBAL_EN_RMSK)
#define HWIO_GCC_GLOBAL_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_GLOBAL_EN_ADDR, m)
#define HWIO_GCC_GLOBAL_EN_OUT(v)      \
        out_dword(HWIO_GCC_GLOBAL_EN_ADDR,v)
#define HWIO_GCC_GLOBAL_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLOBAL_EN_ADDR,m,v,HWIO_GCC_GLOBAL_EN_IN)
#define HWIO_GCC_GLOBAL_EN_SPARE_ENABLE_BMSK                                                      0xffff8000
#define HWIO_GCC_GLOBAL_EN_SPARE_ENABLE_SHFT                                                             0xf
#define HWIO_GCC_GLOBAL_EN_MEM_ENABLE_BMSK                                                            0x7f80
#define HWIO_GCC_GLOBAL_EN_MEM_ENABLE_SHFT                                                               0x7
#define HWIO_GCC_GLOBAL_EN_REST_ENABLE_BMSK                                                             0x40
#define HWIO_GCC_GLOBAL_EN_REST_ENABLE_SHFT                                                              0x6
#define HWIO_GCC_GLOBAL_EN_PERIPHERALS_ENABLE_BMSK                                                      0x20
#define HWIO_GCC_GLOBAL_EN_PERIPHERALS_ENABLE_SHFT                                                       0x5
#define HWIO_GCC_GLOBAL_EN_CENTER_ENABLE_BMSK                                                           0x10
#define HWIO_GCC_GLOBAL_EN_CENTER_ENABLE_SHFT                                                            0x4
#define HWIO_GCC_GLOBAL_EN_SOUTH_ENABLE_BMSK                                                             0x8
#define HWIO_GCC_GLOBAL_EN_SOUTH_ENABLE_SHFT                                                             0x3
#define HWIO_GCC_GLOBAL_EN_NORTH_ENABLE_BMSK                                                             0x4
#define HWIO_GCC_GLOBAL_EN_NORTH_ENABLE_SHFT                                                             0x2
#define HWIO_GCC_GLOBAL_EN_WEST_ENABLE_BMSK                                                              0x2
#define HWIO_GCC_GLOBAL_EN_WEST_ENABLE_SHFT                                                              0x1
#define HWIO_GCC_GLOBAL_EN_EAST_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GLOBAL_EN_EAST_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_PIPPO_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00006100)
#define HWIO_GCC_PIPPO_MISC_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006100)
#define HWIO_GCC_PIPPO_MISC_RMSK                                                                         0x7
#define HWIO_GCC_PIPPO_MISC_IN          \
        in_dword_masked(HWIO_GCC_PIPPO_MISC_ADDR, HWIO_GCC_PIPPO_MISC_RMSK)
#define HWIO_GCC_PIPPO_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_PIPPO_MISC_ADDR, m)
#define HWIO_GCC_PIPPO_MISC_OUT(v)      \
        out_dword(HWIO_GCC_PIPPO_MISC_ADDR,v)
#define HWIO_GCC_PIPPO_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIPPO_MISC_ADDR,m,v,HWIO_GCC_PIPPO_MISC_IN)
#define HWIO_GCC_PIPPO_MISC_PIPPO_OUTPUT_SEL_BMSK                                                        0x4
#define HWIO_GCC_PIPPO_MISC_PIPPO_OUTPUT_SEL_SHFT                                                        0x2
#define HWIO_GCC_PIPPO_MISC_CLK_XO_ENABLE_BMSK                                                           0x2
#define HWIO_GCC_PIPPO_MISC_CLK_XO_ENABLE_SHFT                                                           0x1
#define HWIO_GCC_PIPPO_MISC_CLK_REF_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PIPPO_MISC_CLK_REF_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_WCSS_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00011100)
#define HWIO_GCC_WCSS_MISC_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011100)
#define HWIO_GCC_WCSS_MISC_RMSK                                                                          0x3
#define HWIO_GCC_WCSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_WCSS_MISC_ADDR, HWIO_GCC_WCSS_MISC_RMSK)
#define HWIO_GCC_WCSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_MISC_ADDR, m)
#define HWIO_GCC_WCSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_MISC_ADDR,v)
#define HWIO_GCC_WCSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_MISC_ADDR,m,v,HWIO_GCC_WCSS_MISC_IN)
#define HWIO_GCC_WCSS_MISC_WCSS_SHDREG_SW_ARES_BMSK                                                      0x2
#define HWIO_GCC_WCSS_MISC_WCSS_SHDREG_SW_ARES_SHFT                                                      0x1
#define HWIO_GCC_WCSS_MISC_WCSS_DBG_SW_ARES_BMSK                                                         0x1
#define HWIO_GCC_WCSS_MISC_WCSS_DBG_SW_ARES_SHFT                                                         0x0

#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00083104)
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083104)
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_RMSK                                                  0xff000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_ADDR, HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_RMSK)
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_BMSK                           0xc0000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_SHFT                                 0x1e
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_BMSK                               0x20000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_SHFT                                     0x1d
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_BMSK                              0x10000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_SHFT                                    0x1c
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_BMSK                                  0x8000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_SHFT                                       0x1b
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_BMSK                               0x4000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_SHFT                                    0x1a
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_BMSK                             0x2000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_SHFT                                  0x19
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_BMSK                             0x1000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_SHFT                                  0x18

#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00083108)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00083108)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_RMSK                                                    0xffffffff
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR, HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_RMSK)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_IN)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_SPARE_BITS_BMSK                                         0xffffffff
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_SPARE_BITS_SHFT                                                0x0

#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00047100)
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047100)
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_RMSK                                                    0xff000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_ADDR, HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_BMSK                             0xc0000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_SHFT                                   0x1e
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_BMSK                                 0x20000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_SHFT                                       0x1d
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_BMSK                                0x10000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_SHFT                                      0x1c
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_BMSK                                    0x8000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_SHFT                                         0x1b
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_BMSK                                 0x4000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_SHFT                                      0x1a
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_BMSK                               0x2000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_SHFT                                    0x19
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_BMSK                               0x1000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_SHFT                                    0x18

#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00047104)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047104)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_RMSK                                                      0xffffffff
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR, HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_RMSK)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR, m)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR,v)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR,m,v,HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_IN)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_SPARE_BITS_BMSK                                           0xffffffff
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_SPARE_BITS_SHFT                                                  0x0

#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c020)
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c020)
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_RMSK                                                   0xff000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_ADDR, HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_BMSK                            0xc0000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_SHFT                                  0x1e
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_BMSK                                0x20000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_SHFT                                      0x1d
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_BMSK                               0x10000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_SHFT                                     0x1c
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_BMSK                                   0x8000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_SHFT                                        0x1b
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_BMSK                                0x4000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_SHFT                                     0x1a
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_BMSK                              0x2000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_SHFT                                   0x19
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_BMSK                              0x1000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_SHFT                                   0x18

#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c024)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0008c024)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_RMSK                                                     0xffffffff
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR, HWIO_GCC_TURING_Q6_DVM_SPARE_REG_RMSK)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR, m)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR,v)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR,m,v,HWIO_GCC_TURING_Q6_DVM_SPARE_REG_IN)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_SPARE_BITS_BMSK                                          0xffffffff
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_SPARE_BITS_SHFT                                                 0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000100)
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000100)
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_RMSK                                                   0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_FUSE_BITS_BMSK                                         0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_FUSE_BITS_SHFT                                                0x0

#define HWIO_GCC_GPLL0_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000002c)
#define HWIO_GCC_GPLL0_SSC_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000002c)
#define HWIO_GCC_GPLL0_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL0_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_CTL_ADDR, HWIO_GCC_GPLL0_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL0_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL0_SSC_CTL_IN)
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000102c)
#define HWIO_GCC_GPLL1_SSC_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000102c)
#define HWIO_GCC_GPLL1_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL1_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_SSC_CTL_ADDR, HWIO_GCC_GPLL1_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL1_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL1_SSC_CTL_IN)
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000202c)
#define HWIO_GCC_GPLL2_SSC_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000202c)
#define HWIO_GCC_GPLL2_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL2_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_CTL_ADDR, HWIO_GCC_GPLL2_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL2_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL2_SSC_CTL_IN)
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL3_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000303c)
#define HWIO_GCC_GPLL3_SSC_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000303c)
#define HWIO_GCC_GPLL3_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL3_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_SSC_CTL_ADDR, HWIO_GCC_GPLL3_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL3_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL3_SSC_CTL_IN)
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL4_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007702c)
#define HWIO_GCC_GPLL4_SSC_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007702c)
#define HWIO_GCC_GPLL4_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL4_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_SSC_CTL_ADDR, HWIO_GCC_GPLL4_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL4_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL4_SSC_CTL_IN)
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL5_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007402c)
#define HWIO_GCC_GPLL5_SSC_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007402c)
#define HWIO_GCC_GPLL5_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL5_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_SSC_CTL_ADDR, HWIO_GCC_GPLL5_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL5_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL5_SSC_CTL_IN)
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL6_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001302c)
#define HWIO_GCC_GPLL6_SSC_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001302c)
#define HWIO_GCC_GPLL6_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL6_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_SSC_CTL_ADDR, HWIO_GCC_GPLL6_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL6_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL6_SSC_CTL_IN)
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00093000)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00093000)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_DDRSS_HS_OVR_CTL_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR, HWIO_GCC_DDRSS_HS_OVR_CTL_RMSK)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR, m)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR,v)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR,m,v,HWIO_GCC_DDRSS_HS_OVR_CTL_IN)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH1_BMSK                           0xf0000000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH1_SHFT                                 0x1c
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH0_BMSK                            0xf000000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH0_SHFT                                 0x18
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH1_BMSK                             0xf00000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH1_SHFT                                 0x14
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH0_BMSK                              0xf0000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH0_SHFT                                 0x10
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH1_BMSK                                   0xf000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH1_SHFT                                      0xc
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH0_BMSK                                    0xf00
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH0_SHFT                                      0x8
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH1_BMSK                                     0xf0
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH1_SHFT                                      0x4
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH0_BMSK                                      0xf
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH0_SHFT                                      0x0

#define HWIO_GCC_GPLL0_CDIVR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000114)
#define HWIO_GCC_GPLL0_CDIVR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000114)
#define HWIO_GCC_GPLL0_CDIVR_RMSK                                                                        0x3
#define HWIO_GCC_GPLL0_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CDIVR_ADDR, HWIO_GCC_GPLL0_CDIVR_RMSK)
#define HWIO_GCC_GPLL0_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CDIVR_ADDR, m)
#define HWIO_GCC_GPLL0_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CDIVR_ADDR,v)
#define HWIO_GCC_GPLL0_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CDIVR_ADDR,m,v,HWIO_GCC_GPLL0_CDIVR_IN)
#define HWIO_GCC_GPLL0_CDIVR_CLK_DIV_BMSK                                                                0x3
#define HWIO_GCC_GPLL0_CDIVR_CLK_DIV_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_CDIVR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001114)
#define HWIO_GCC_GPLL1_CDIVR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001114)
#define HWIO_GCC_GPLL1_CDIVR_RMSK                                                                        0x3
#define HWIO_GCC_GPLL1_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CDIVR_ADDR, HWIO_GCC_GPLL1_CDIVR_RMSK)
#define HWIO_GCC_GPLL1_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CDIVR_ADDR, m)
#define HWIO_GCC_GPLL1_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CDIVR_ADDR,v)
#define HWIO_GCC_GPLL1_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CDIVR_ADDR,m,v,HWIO_GCC_GPLL1_CDIVR_IN)
#define HWIO_GCC_GPLL1_CDIVR_CLK_DIV_BMSK                                                                0x3
#define HWIO_GCC_GPLL1_CDIVR_CLK_DIV_SHFT                                                                0x0

#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00089020)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00089020)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_RMSK                                                                0x3
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_IN          \
        in_dword_masked(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR, HWIO_GCC_IPA_FAST_CLK_EN_DIV_RMSK)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR, m)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_OUT(v)      \
        out_dword(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR,v)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR,m,v,HWIO_GCC_IPA_FAST_CLK_EN_DIV_IN)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_CLK_DIV_BMSK                                                        0x3
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_CLK_DIV_SHFT                                                        0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_TURING_TCSR
 *--------------------------------------------------------------------------*/

#define TURING_TURING_TCSR_REG_BASE                                         (TURING_BASE      + 0x00080000)
#define TURING_TURING_TCSR_REG_BASE_OFFS                                    0x00080000

#define HWIO_TURING_HW_VERSION_ADDR                                         (TURING_TURING_TCSR_REG_BASE      + 0x00000000)
#define HWIO_TURING_HW_VERSION_OFFS                                         (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_HW_VERSION_RMSK                                         0xffffffff
#define HWIO_TURING_HW_VERSION_IN          \
        in_dword_masked(HWIO_TURING_HW_VERSION_ADDR, HWIO_TURING_HW_VERSION_RMSK)
#define HWIO_TURING_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TURING_HW_VERSION_ADDR, m)
#define HWIO_TURING_HW_VERSION_MAJOR_BMSK                                   0xf0000000
#define HWIO_TURING_HW_VERSION_MAJOR_SHFT                                         0x1c
#define HWIO_TURING_HW_VERSION_MINOR_BMSK                                    0xfff0000
#define HWIO_TURING_HW_VERSION_MINOR_SHFT                                         0x10
#define HWIO_TURING_HW_VERSION_STEP_BMSK                                        0xffff
#define HWIO_TURING_HW_VERSION_STEP_SHFT                                           0x0

#define HWIO_TURING_TCSR_DEBUG_CTL_ADDR                                     (TURING_TURING_TCSR_REG_BASE      + 0x00000004)
#define HWIO_TURING_TCSR_DEBUG_CTL_OFFS                                     (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00000004)
#define HWIO_TURING_TCSR_DEBUG_CTL_RMSK                                        0x11fff
#define HWIO_TURING_TCSR_DEBUG_CTL_IN          \
        in_dword_masked(HWIO_TURING_TCSR_DEBUG_CTL_ADDR, HWIO_TURING_TCSR_DEBUG_CTL_RMSK)
#define HWIO_TURING_TCSR_DEBUG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TCSR_DEBUG_CTL_ADDR, m)
#define HWIO_TURING_TCSR_DEBUG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TCSR_DEBUG_CTL_ADDR,v)
#define HWIO_TURING_TCSR_DEBUG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TCSR_DEBUG_CTL_ADDR,m,v,HWIO_TURING_TCSR_DEBUG_CTL_IN)
#define HWIO_TURING_TCSR_DEBUG_CTL_TURING_DEBUG_EN_BMSK                        0x10000
#define HWIO_TURING_TCSR_DEBUG_CTL_TURING_DEBUG_EN_SHFT                           0x10
#define HWIO_TURING_TCSR_DEBUG_CTL_SEL_ADDR_BMSK                                0x1f00
#define HWIO_TURING_TCSR_DEBUG_CTL_SEL_ADDR_SHFT                                   0x8
#define HWIO_TURING_TCSR_DEBUG_CTL_SEL_BMSK                                       0xff
#define HWIO_TURING_TCSR_DEBUG_CTL_SEL_SHFT                                        0x0

#define HWIO_TURING_AHBE_CFG_ADDR                                           (TURING_TURING_TCSR_REG_BASE      + 0x0000002c)
#define HWIO_TURING_AHBE_CFG_OFFS                                           (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000002c)
#define HWIO_TURING_AHBE_CFG_RMSK                                                0x111
#define HWIO_TURING_AHBE_CFG_IN          \
        in_dword_masked(HWIO_TURING_AHBE_CFG_ADDR, HWIO_TURING_AHBE_CFG_RMSK)
#define HWIO_TURING_AHBE_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_AHBE_CFG_ADDR, m)
#define HWIO_TURING_AHBE_CFG_OUT(v)      \
        out_dword(HWIO_TURING_AHBE_CFG_ADDR,v)
#define HWIO_TURING_AHBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AHBE_CFG_ADDR,m,v,HWIO_TURING_AHBE_CFG_IN)
#define HWIO_TURING_AHBE_CFG_Q6SS_PRIORITY_BMSK                                  0x100
#define HWIO_TURING_AHBE_CFG_Q6SS_PRIORITY_SHFT                                    0x8
#define HWIO_TURING_AHBE_CFG_FABRIC_PRIORITY_BMSK                                 0x10
#define HWIO_TURING_AHBE_CFG_FABRIC_PRIORITY_SHFT                                  0x4
#define HWIO_TURING_AHBE_CFG_ROUND_ROBIN_EN_BMSK                                   0x1
#define HWIO_TURING_AHBE_CFG_ROUND_ROBIN_EN_SHFT                                   0x0

#define HWIO_TURING_AHBE_LOCK_CTL_ADDR                                      (TURING_TURING_TCSR_REG_BASE      + 0x00000030)
#define HWIO_TURING_AHBE_LOCK_CTL_OFFS                                      (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00000030)
#define HWIO_TURING_AHBE_LOCK_CTL_RMSK                                             0x3
#define HWIO_TURING_AHBE_LOCK_CTL_IN          \
        in_dword_masked(HWIO_TURING_AHBE_LOCK_CTL_ADDR, HWIO_TURING_AHBE_LOCK_CTL_RMSK)
#define HWIO_TURING_AHBE_LOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_AHBE_LOCK_CTL_ADDR, m)
#define HWIO_TURING_AHBE_LOCK_CTL_OUT(v)      \
        out_dword(HWIO_TURING_AHBE_LOCK_CTL_ADDR,v)
#define HWIO_TURING_AHBE_LOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AHBE_LOCK_CTL_ADDR,m,v,HWIO_TURING_AHBE_LOCK_CTL_IN)
#define HWIO_TURING_AHBE_LOCK_CTL_Q6SS_LOCK_EN_BMSK                                0x2
#define HWIO_TURING_AHBE_LOCK_CTL_Q6SS_LOCK_EN_SHFT                                0x1
#define HWIO_TURING_AHBE_LOCK_CTL_FABRIC_LOCK_EN_BMSK                              0x1
#define HWIO_TURING_AHBE_LOCK_CTL_FABRIC_LOCK_EN_SHFT                              0x0

#define HWIO_TURING_AHBE_STATUS_ADDR                                        (TURING_TURING_TCSR_REG_BASE      + 0x00000034)
#define HWIO_TURING_AHBE_STATUS_OFFS                                        (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00000034)
#define HWIO_TURING_AHBE_STATUS_RMSK                                               0x7
#define HWIO_TURING_AHBE_STATUS_IN          \
        in_dword_masked(HWIO_TURING_AHBE_STATUS_ADDR, HWIO_TURING_AHBE_STATUS_RMSK)
#define HWIO_TURING_AHBE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_AHBE_STATUS_ADDR, m)
#define HWIO_TURING_AHBE_STATUS_AHBE_DECODE_BOUNDARY_ERROR_BMSK                    0x4
#define HWIO_TURING_AHBE_STATUS_AHBE_DECODE_BOUNDARY_ERROR_SHFT                    0x2
#define HWIO_TURING_AHBE_STATUS_AHBE_DECODE_ERROR_BMSK                             0x2
#define HWIO_TURING_AHBE_STATUS_AHBE_DECODE_ERROR_SHFT                             0x1
#define HWIO_TURING_AHBE_STATUS_AHBE_MISALIGNED_BMSK                               0x1
#define HWIO_TURING_AHBE_STATUS_AHBE_MISALIGNED_SHFT                               0x0

#define HWIO_TURING_AHBE_ACK_ADDR                                           (TURING_TURING_TCSR_REG_BASE      + 0x00000038)
#define HWIO_TURING_AHBE_ACK_OFFS                                           (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00000038)
#define HWIO_TURING_AHBE_ACK_RMSK                                                  0x7
#define HWIO_TURING_AHBE_ACK_OUT(v)      \
        out_dword(HWIO_TURING_AHBE_ACK_ADDR,v)
#define HWIO_TURING_AHBE_ACK_AHBE_DECODE_BOUNDARY_ERROR_BMSK                       0x4
#define HWIO_TURING_AHBE_ACK_AHBE_DECODE_BOUNDARY_ERROR_SHFT                       0x2
#define HWIO_TURING_AHBE_ACK_AHBE_DECODE_ERROR_BMSK                                0x2
#define HWIO_TURING_AHBE_ACK_AHBE_DECODE_ERROR_SHFT                                0x1
#define HWIO_TURING_AHBE_ACK_AHBE_MISALIGNED_BMSK                                  0x1
#define HWIO_TURING_AHBE_ACK_AHBE_MISALIGNED_SHFT                                  0x0

#define HWIO_TURING_AHBE_INT_EN_ADDR                                        (TURING_TURING_TCSR_REG_BASE      + 0x0000003c)
#define HWIO_TURING_AHBE_INT_EN_OFFS                                        (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000003c)
#define HWIO_TURING_AHBE_INT_EN_RMSK                                               0x7
#define HWIO_TURING_AHBE_INT_EN_IN          \
        in_dword_masked(HWIO_TURING_AHBE_INT_EN_ADDR, HWIO_TURING_AHBE_INT_EN_RMSK)
#define HWIO_TURING_AHBE_INT_EN_INM(m)      \
        in_dword_masked(HWIO_TURING_AHBE_INT_EN_ADDR, m)
#define HWIO_TURING_AHBE_INT_EN_OUT(v)      \
        out_dword(HWIO_TURING_AHBE_INT_EN_ADDR,v)
#define HWIO_TURING_AHBE_INT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AHBE_INT_EN_ADDR,m,v,HWIO_TURING_AHBE_INT_EN_IN)
#define HWIO_TURING_AHBE_INT_EN_AHBE_DECODE_BOUNDARY_ERROR_BMSK                    0x4
#define HWIO_TURING_AHBE_INT_EN_AHBE_DECODE_BOUNDARY_ERROR_SHFT                    0x2
#define HWIO_TURING_AHBE_INT_EN_AHBE_DECODE_ERROR_BMSK                             0x2
#define HWIO_TURING_AHBE_INT_EN_AHBE_DECODE_ERROR_SHFT                             0x1
#define HWIO_TURING_AHBE_INT_EN_AHBE_MISALIGNED_BMSK                               0x1
#define HWIO_TURING_AHBE_INT_EN_AHBE_MISALIGNED_SHFT                               0x0

#define HWIO_TURING_AHBE_SPARE_ADDR                                         (TURING_TURING_TCSR_REG_BASE      + 0x00000040)
#define HWIO_TURING_AHBE_SPARE_OFFS                                         (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00000040)
#define HWIO_TURING_AHBE_SPARE_RMSK                                         0xffffffff
#define HWIO_TURING_AHBE_SPARE_IN          \
        in_dword_masked(HWIO_TURING_AHBE_SPARE_ADDR, HWIO_TURING_AHBE_SPARE_RMSK)
#define HWIO_TURING_AHBE_SPARE_INM(m)      \
        in_dword_masked(HWIO_TURING_AHBE_SPARE_ADDR, m)
#define HWIO_TURING_AHBE_SPARE_OUT(v)      \
        out_dword(HWIO_TURING_AHBE_SPARE_ADDR,v)
#define HWIO_TURING_AHBE_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AHBE_SPARE_ADDR,m,v,HWIO_TURING_AHBE_SPARE_IN)
#define HWIO_TURING_AHBE_SPARE_AHBE_SPARE_BMSK                              0xffffffff
#define HWIO_TURING_AHBE_SPARE_AHBE_SPARE_SHFT                                     0x0

#define HWIO_TURING_Q6SS_RST_EVB_SEL_ADDR                                   (TURING_TURING_TCSR_REG_BASE      + 0x00001000)
#define HWIO_TURING_Q6SS_RST_EVB_SEL_OFFS                                   (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00001000)
#define HWIO_TURING_Q6SS_RST_EVB_SEL_RMSK                                          0x1
#define HWIO_TURING_Q6SS_RST_EVB_SEL_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_RST_EVB_SEL_ADDR, HWIO_TURING_Q6SS_RST_EVB_SEL_RMSK)
#define HWIO_TURING_Q6SS_RST_EVB_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_RST_EVB_SEL_ADDR, m)
#define HWIO_TURING_Q6SS_RST_EVB_SEL_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_RST_EVB_SEL_ADDR,v)
#define HWIO_TURING_Q6SS_RST_EVB_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_RST_EVB_SEL_ADDR,m,v,HWIO_TURING_Q6SS_RST_EVB_SEL_IN)
#define HWIO_TURING_Q6SS_RST_EVB_SEL_SEL_BMSK                                      0x1
#define HWIO_TURING_Q6SS_RST_EVB_SEL_SEL_SHFT                                      0x0

#define HWIO_TURING_Q6SS_RST_EVB_ADDR                                       (TURING_TURING_TCSR_REG_BASE      + 0x00001004)
#define HWIO_TURING_Q6SS_RST_EVB_OFFS                                       (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00001004)
#define HWIO_TURING_Q6SS_RST_EVB_RMSK                                        0xffffff0
#define HWIO_TURING_Q6SS_RST_EVB_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_RST_EVB_ADDR, HWIO_TURING_Q6SS_RST_EVB_RMSK)
#define HWIO_TURING_Q6SS_RST_EVB_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_RST_EVB_ADDR, m)
#define HWIO_TURING_Q6SS_RST_EVB_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_RST_EVB_ADDR,v)
#define HWIO_TURING_Q6SS_RST_EVB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_RST_EVB_ADDR,m,v,HWIO_TURING_Q6SS_RST_EVB_IN)
#define HWIO_TURING_Q6SS_RST_EVB_EVB_BMSK                                    0xffffff0
#define HWIO_TURING_Q6SS_RST_EVB_EVB_SHFT                                          0x4

#define HWIO_TURING_STM_MUXSEL_n_ADDR(n)                                    (TURING_TURING_TCSR_REG_BASE      + 0x00003000 + 0x4 * (n))
#define HWIO_TURING_STM_MUXSEL_n_OFFS(n)                                    (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00003000 + 0x4 * (n))
#define HWIO_TURING_STM_MUXSEL_n_RMSK                                       0x8000000f
#define HWIO_TURING_STM_MUXSEL_n_MAXn                                               31
#define HWIO_TURING_STM_MUXSEL_n_INI(n)        \
        in_dword_masked(HWIO_TURING_STM_MUXSEL_n_ADDR(n), HWIO_TURING_STM_MUXSEL_n_RMSK)
#define HWIO_TURING_STM_MUXSEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TURING_STM_MUXSEL_n_ADDR(n), mask)
#define HWIO_TURING_STM_MUXSEL_n_OUTI(n,val)    \
        out_dword(HWIO_TURING_STM_MUXSEL_n_ADDR(n),val)
#define HWIO_TURING_STM_MUXSEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TURING_STM_MUXSEL_n_ADDR(n),mask,val,HWIO_TURING_STM_MUXSEL_n_INI(n))
#define HWIO_TURING_STM_MUXSEL_n_ENABLE_BMSK                                0x80000000
#define HWIO_TURING_STM_MUXSEL_n_ENABLE_SHFT                                      0x1f
#define HWIO_TURING_STM_MUXSEL_n_SEL_BMSK                                          0xf
#define HWIO_TURING_STM_MUXSEL_n_SEL_SHFT                                          0x0

#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_ADDR                                (TURING_TURING_TCSR_REG_BASE      + 0x00004000)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_OFFS                                (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00004000)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_RMSK                                     0x1ff
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_IN          \
        in_dword_masked(HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_ADDR, HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_RMSK)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_INM(m)      \
        in_dword_masked(HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_ADDR, m)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_OUT(v)      \
        out_dword(HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_ADDR,v)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_ADDR,m,v,HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_IN)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_VFR_BMSK                                 0x100
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_VFR_SHFT                                   0x8
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_SEL_BMSK                                  0xff
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_0_SEL_SHFT                                   0x0

#define HWIO_TURING_GP_IRQ_STC_MSB_0_ADDR                                   (TURING_TURING_TCSR_REG_BASE      + 0x00004004)
#define HWIO_TURING_GP_IRQ_STC_MSB_0_OFFS                                   (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00004004)
#define HWIO_TURING_GP_IRQ_STC_MSB_0_RMSK                                     0xffffff
#define HWIO_TURING_GP_IRQ_STC_MSB_0_IN          \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_MSB_0_ADDR, HWIO_TURING_GP_IRQ_STC_MSB_0_RMSK)
#define HWIO_TURING_GP_IRQ_STC_MSB_0_INM(m)      \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_MSB_0_ADDR, m)
#define HWIO_TURING_GP_IRQ_STC_MSB_0_MSB_BMSK                                 0xffffff
#define HWIO_TURING_GP_IRQ_STC_MSB_0_MSB_SHFT                                      0x0

#define HWIO_TURING_GP_IRQ_STC_LSB_0_ADDR                                   (TURING_TURING_TCSR_REG_BASE      + 0x00004008)
#define HWIO_TURING_GP_IRQ_STC_LSB_0_OFFS                                   (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00004008)
#define HWIO_TURING_GP_IRQ_STC_LSB_0_RMSK                                   0xffffffff
#define HWIO_TURING_GP_IRQ_STC_LSB_0_IN          \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_LSB_0_ADDR, HWIO_TURING_GP_IRQ_STC_LSB_0_RMSK)
#define HWIO_TURING_GP_IRQ_STC_LSB_0_INM(m)      \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_LSB_0_ADDR, m)
#define HWIO_TURING_GP_IRQ_STC_LSB_0_LSB_BMSK                               0xffffffff
#define HWIO_TURING_GP_IRQ_STC_LSB_0_LSB_SHFT                                      0x0

#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_ADDR                                (TURING_TURING_TCSR_REG_BASE      + 0x00005000)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_OFFS                                (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00005000)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_RMSK                                     0x1ff
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_IN          \
        in_dword_masked(HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_ADDR, HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_RMSK)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_INM(m)      \
        in_dword_masked(HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_ADDR, m)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_OUT(v)      \
        out_dword(HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_ADDR,v)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_ADDR,m,v,HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_IN)
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_VFR_BMSK                                 0x100
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_VFR_SHFT                                   0x8
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_SEL_BMSK                                  0xff
#define HWIO_TURING_GP_IRQ_TS_MUX_CTL_1_SEL_SHFT                                   0x0

#define HWIO_TURING_GP_IRQ_STC_MSB_1_ADDR                                   (TURING_TURING_TCSR_REG_BASE      + 0x00005004)
#define HWIO_TURING_GP_IRQ_STC_MSB_1_OFFS                                   (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00005004)
#define HWIO_TURING_GP_IRQ_STC_MSB_1_RMSK                                     0xffffff
#define HWIO_TURING_GP_IRQ_STC_MSB_1_IN          \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_MSB_1_ADDR, HWIO_TURING_GP_IRQ_STC_MSB_1_RMSK)
#define HWIO_TURING_GP_IRQ_STC_MSB_1_INM(m)      \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_MSB_1_ADDR, m)
#define HWIO_TURING_GP_IRQ_STC_MSB_1_MSB_BMSK                                 0xffffff
#define HWIO_TURING_GP_IRQ_STC_MSB_1_MSB_SHFT                                      0x0

#define HWIO_TURING_GP_IRQ_STC_LSB_1_ADDR                                   (TURING_TURING_TCSR_REG_BASE      + 0x00005008)
#define HWIO_TURING_GP_IRQ_STC_LSB_1_OFFS                                   (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00005008)
#define HWIO_TURING_GP_IRQ_STC_LSB_1_RMSK                                   0xffffffff
#define HWIO_TURING_GP_IRQ_STC_LSB_1_IN          \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_LSB_1_ADDR, HWIO_TURING_GP_IRQ_STC_LSB_1_RMSK)
#define HWIO_TURING_GP_IRQ_STC_LSB_1_INM(m)      \
        in_dword_masked(HWIO_TURING_GP_IRQ_STC_LSB_1_ADDR, m)
#define HWIO_TURING_GP_IRQ_STC_LSB_1_LSB_BMSK                               0xffffffff
#define HWIO_TURING_GP_IRQ_STC_LSB_1_LSB_SHFT                                      0x0

#define HWIO_TURING_TCC_CSR_AON_CGCR_ADDR                                   (TURING_TURING_TCSR_REG_BASE      + 0x00006000)
#define HWIO_TURING_TCC_CSR_AON_CGCR_OFFS                                   (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00006000)
#define HWIO_TURING_TCC_CSR_AON_CGCR_RMSK                                          0x3
#define HWIO_TURING_TCC_CSR_AON_CGCR_IN          \
        in_dword_masked(HWIO_TURING_TCC_CSR_AON_CGCR_ADDR, HWIO_TURING_TCC_CSR_AON_CGCR_RMSK)
#define HWIO_TURING_TCC_CSR_AON_CGCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TCC_CSR_AON_CGCR_ADDR, m)
#define HWIO_TURING_TCC_CSR_AON_CGCR_OUT(v)      \
        out_dword(HWIO_TURING_TCC_CSR_AON_CGCR_ADDR,v)
#define HWIO_TURING_TCC_CSR_AON_CGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TCC_CSR_AON_CGCR_ADDR,m,v,HWIO_TURING_TCC_CSR_AON_CGCR_IN)
#define HWIO_TURING_TCC_CSR_AON_CGCR_HW_CTL_BMSK                                   0x2
#define HWIO_TURING_TCC_CSR_AON_CGCR_HW_CTL_SHFT                                   0x1
#define HWIO_TURING_TCC_CSR_AON_CGCR_CLK_ENABLE_BMSK                               0x1
#define HWIO_TURING_TCC_CSR_AON_CGCR_CLK_ENABLE_SHFT                               0x0

#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_ADDR                             (TURING_TURING_TCSR_REG_BASE      + 0x00006004)
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_OFFS                             (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00006004)
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_RMSK                                    0x7
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_IN          \
        in_dword_masked(HWIO_TURING_TCC_CSR_AON_HYSTERESIS_ADDR, HWIO_TURING_TCC_CSR_AON_HYSTERESIS_RMSK)
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_INM(m)      \
        in_dword_masked(HWIO_TURING_TCC_CSR_AON_HYSTERESIS_ADDR, m)
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_OUT(v)      \
        out_dword(HWIO_TURING_TCC_CSR_AON_HYSTERESIS_ADDR,v)
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TCC_CSR_AON_HYSTERESIS_ADDR,m,v,HWIO_TURING_TCC_CSR_AON_HYSTERESIS_IN)
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_ACTIVE_HYSTSEL_BMSK                     0x7
#define HWIO_TURING_TCC_CSR_AON_HYSTERESIS_ACTIVE_HYSTSEL_SHFT                     0x0

#define HWIO_TURING_TCSR_AON_CGCR_ADDR                                      (TURING_TURING_TCSR_REG_BASE      + 0x00007000)
#define HWIO_TURING_TCSR_AON_CGCR_OFFS                                      (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00007000)
#define HWIO_TURING_TCSR_AON_CGCR_RMSK                                             0x3
#define HWIO_TURING_TCSR_AON_CGCR_IN          \
        in_dword_masked(HWIO_TURING_TCSR_AON_CGCR_ADDR, HWIO_TURING_TCSR_AON_CGCR_RMSK)
#define HWIO_TURING_TCSR_AON_CGCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TCSR_AON_CGCR_ADDR, m)
#define HWIO_TURING_TCSR_AON_CGCR_OUT(v)      \
        out_dword(HWIO_TURING_TCSR_AON_CGCR_ADDR,v)
#define HWIO_TURING_TCSR_AON_CGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TCSR_AON_CGCR_ADDR,m,v,HWIO_TURING_TCSR_AON_CGCR_IN)
#define HWIO_TURING_TCSR_AON_CGCR_HW_CTL_BMSK                                      0x2
#define HWIO_TURING_TCSR_AON_CGCR_HW_CTL_SHFT                                      0x1
#define HWIO_TURING_TCSR_AON_CGCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_TURING_TCSR_AON_CGCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_TURING_TCSR_AON_HYSTERESIS_ADDR                                (TURING_TURING_TCSR_REG_BASE      + 0x00007004)
#define HWIO_TURING_TCSR_AON_HYSTERESIS_OFFS                                (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00007004)
#define HWIO_TURING_TCSR_AON_HYSTERESIS_RMSK                                       0x7
#define HWIO_TURING_TCSR_AON_HYSTERESIS_IN          \
        in_dword_masked(HWIO_TURING_TCSR_AON_HYSTERESIS_ADDR, HWIO_TURING_TCSR_AON_HYSTERESIS_RMSK)
#define HWIO_TURING_TCSR_AON_HYSTERESIS_INM(m)      \
        in_dword_masked(HWIO_TURING_TCSR_AON_HYSTERESIS_ADDR, m)
#define HWIO_TURING_TCSR_AON_HYSTERESIS_OUT(v)      \
        out_dword(HWIO_TURING_TCSR_AON_HYSTERESIS_ADDR,v)
#define HWIO_TURING_TCSR_AON_HYSTERESIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TCSR_AON_HYSTERESIS_ADDR,m,v,HWIO_TURING_TCSR_AON_HYSTERESIS_IN)
#define HWIO_TURING_TCSR_AON_HYSTERESIS_ACTIVE_HYSTSEL_BMSK                        0x7
#define HWIO_TURING_TCSR_AON_HYSTERESIS_ACTIVE_HYSTSEL_SHFT                        0x0

#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_ADDR                               (TURING_TURING_TCSR_REG_BASE      + 0x00008000)
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_OFFS                               (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00008000)
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_RMSK                                      0x3
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_IN          \
        in_dword_masked(HWIO_TURING_BUS_TIMEOUT_AON_CGCR_ADDR, HWIO_TURING_BUS_TIMEOUT_AON_CGCR_RMSK)
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_INM(m)      \
        in_dword_masked(HWIO_TURING_BUS_TIMEOUT_AON_CGCR_ADDR, m)
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_OUT(v)      \
        out_dword(HWIO_TURING_BUS_TIMEOUT_AON_CGCR_ADDR,v)
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_BUS_TIMEOUT_AON_CGCR_ADDR,m,v,HWIO_TURING_BUS_TIMEOUT_AON_CGCR_IN)
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_HW_CTL_BMSK                               0x2
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_HW_CTL_SHFT                               0x1
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_CLK_ENABLE_BMSK                           0x1
#define HWIO_TURING_BUS_TIMEOUT_AON_CGCR_CLK_ENABLE_SHFT                           0x0

#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_ADDR                         (TURING_TURING_TCSR_REG_BASE      + 0x00008004)
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_OFFS                         (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00008004)
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_RMSK                                0x7
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_IN          \
        in_dword_masked(HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_ADDR, HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_RMSK)
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_INM(m)      \
        in_dword_masked(HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_ADDR, m)
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_OUT(v)      \
        out_dword(HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_ADDR,v)
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_ADDR,m,v,HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_IN)
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_ACTIVE_HYSTSEL_BMSK                 0x7
#define HWIO_TURING_BUS_TIMEOUT_AON_HYSTERESIS_ACTIVE_HYSTSEL_SHFT                 0x0

#define HWIO_TURING_Q6AHB_AON_CGCR_ADDR                                     (TURING_TURING_TCSR_REG_BASE      + 0x00009000)
#define HWIO_TURING_Q6AHB_AON_CGCR_OFFS                                     (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00009000)
#define HWIO_TURING_Q6AHB_AON_CGCR_RMSK                                            0x3
#define HWIO_TURING_Q6AHB_AON_CGCR_IN          \
        in_dword_masked(HWIO_TURING_Q6AHB_AON_CGCR_ADDR, HWIO_TURING_Q6AHB_AON_CGCR_RMSK)
#define HWIO_TURING_Q6AHB_AON_CGCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6AHB_AON_CGCR_ADDR, m)
#define HWIO_TURING_Q6AHB_AON_CGCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6AHB_AON_CGCR_ADDR,v)
#define HWIO_TURING_Q6AHB_AON_CGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6AHB_AON_CGCR_ADDR,m,v,HWIO_TURING_Q6AHB_AON_CGCR_IN)
#define HWIO_TURING_Q6AHB_AON_CGCR_HW_CTL_BMSK                                     0x2
#define HWIO_TURING_Q6AHB_AON_CGCR_HW_CTL_SHFT                                     0x1
#define HWIO_TURING_Q6AHB_AON_CGCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_TURING_Q6AHB_AON_CGCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_ADDR                               (TURING_TURING_TCSR_REG_BASE      + 0x00009004)
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_OFFS                               (TURING_TURING_TCSR_REG_BASE_OFFS + 0x00009004)
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_RMSK                                      0x7
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_IN          \
        in_dword_masked(HWIO_TURING_Q6AHB_AON_HYSTERESIS_ADDR, HWIO_TURING_Q6AHB_AON_HYSTERESIS_RMSK)
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6AHB_AON_HYSTERESIS_ADDR, m)
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_OUT(v)      \
        out_dword(HWIO_TURING_Q6AHB_AON_HYSTERESIS_ADDR,v)
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6AHB_AON_HYSTERESIS_ADDR,m,v,HWIO_TURING_Q6AHB_AON_HYSTERESIS_IN)
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_ACTIVE_HYSTSEL_BMSK                       0x7
#define HWIO_TURING_Q6AHB_AON_HYSTERESIS_ACTIVE_HYSTSEL_SHFT                       0x0

#define HWIO_TURING_MPU_CFG_AON_CGCR_ADDR                                   (TURING_TURING_TCSR_REG_BASE      + 0x0000a000)
#define HWIO_TURING_MPU_CFG_AON_CGCR_OFFS                                   (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000a000)
#define HWIO_TURING_MPU_CFG_AON_CGCR_RMSK                                          0x3
#define HWIO_TURING_MPU_CFG_AON_CGCR_IN          \
        in_dword_masked(HWIO_TURING_MPU_CFG_AON_CGCR_ADDR, HWIO_TURING_MPU_CFG_AON_CGCR_RMSK)
#define HWIO_TURING_MPU_CFG_AON_CGCR_INM(m)      \
        in_dword_masked(HWIO_TURING_MPU_CFG_AON_CGCR_ADDR, m)
#define HWIO_TURING_MPU_CFG_AON_CGCR_OUT(v)      \
        out_dword(HWIO_TURING_MPU_CFG_AON_CGCR_ADDR,v)
#define HWIO_TURING_MPU_CFG_AON_CGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_MPU_CFG_AON_CGCR_ADDR,m,v,HWIO_TURING_MPU_CFG_AON_CGCR_IN)
#define HWIO_TURING_MPU_CFG_AON_CGCR_HW_CTL_BMSK                                   0x2
#define HWIO_TURING_MPU_CFG_AON_CGCR_HW_CTL_SHFT                                   0x1
#define HWIO_TURING_MPU_CFG_AON_CGCR_CLK_ENABLE_BMSK                               0x1
#define HWIO_TURING_MPU_CFG_AON_CGCR_CLK_ENABLE_SHFT                               0x0

#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_ADDR                             (TURING_TURING_TCSR_REG_BASE      + 0x0000a004)
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_OFFS                             (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000a004)
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_RMSK                                    0x7
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_IN          \
        in_dword_masked(HWIO_TURING_MPU_CFG_AON_HYSTERESIS_ADDR, HWIO_TURING_MPU_CFG_AON_HYSTERESIS_RMSK)
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_INM(m)      \
        in_dword_masked(HWIO_TURING_MPU_CFG_AON_HYSTERESIS_ADDR, m)
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_OUT(v)      \
        out_dword(HWIO_TURING_MPU_CFG_AON_HYSTERESIS_ADDR,v)
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_MPU_CFG_AON_HYSTERESIS_ADDR,m,v,HWIO_TURING_MPU_CFG_AON_HYSTERESIS_IN)
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_ACTIVE_HYSTSEL_BMSK                     0x7
#define HWIO_TURING_MPU_CFG_AON_HYSTERESIS_ACTIVE_HYSTSEL_SHFT                     0x0

#define HWIO_TURING_QOS_AHBS_AON_CGCR_ADDR                                  (TURING_TURING_TCSR_REG_BASE      + 0x0000b000)
#define HWIO_TURING_QOS_AHBS_AON_CGCR_OFFS                                  (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000b000)
#define HWIO_TURING_QOS_AHBS_AON_CGCR_RMSK                                         0x3
#define HWIO_TURING_QOS_AHBS_AON_CGCR_IN          \
        in_dword_masked(HWIO_TURING_QOS_AHBS_AON_CGCR_ADDR, HWIO_TURING_QOS_AHBS_AON_CGCR_RMSK)
#define HWIO_TURING_QOS_AHBS_AON_CGCR_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_AHBS_AON_CGCR_ADDR, m)
#define HWIO_TURING_QOS_AHBS_AON_CGCR_OUT(v)      \
        out_dword(HWIO_TURING_QOS_AHBS_AON_CGCR_ADDR,v)
#define HWIO_TURING_QOS_AHBS_AON_CGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_AHBS_AON_CGCR_ADDR,m,v,HWIO_TURING_QOS_AHBS_AON_CGCR_IN)
#define HWIO_TURING_QOS_AHBS_AON_CGCR_HW_CTL_BMSK                                  0x2
#define HWIO_TURING_QOS_AHBS_AON_CGCR_HW_CTL_SHFT                                  0x1
#define HWIO_TURING_QOS_AHBS_AON_CGCR_CLK_ENABLE_BMSK                              0x1
#define HWIO_TURING_QOS_AHBS_AON_CGCR_CLK_ENABLE_SHFT                              0x0

#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_ADDR                            (TURING_TURING_TCSR_REG_BASE      + 0x0000b004)
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_OFFS                            (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000b004)
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_RMSK                                   0x7
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_IN          \
        in_dword_masked(HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_ADDR, HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_RMSK)
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_ADDR, m)
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_OUT(v)      \
        out_dword(HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_ADDR,v)
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_ADDR,m,v,HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_IN)
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_ACTIVE_HYSTSEL_BMSK                    0x7
#define HWIO_TURING_QOS_AHBS_AON_HYSTERESIS_ACTIVE_HYSTSEL_SHFT                    0x0

#define HWIO_TURING_Q6_SMMU_DEBUG_ADDR                                      (TURING_TURING_TCSR_REG_BASE      + 0x0000c000)
#define HWIO_TURING_Q6_SMMU_DEBUG_OFFS                                      (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000c000)
#define HWIO_TURING_Q6_SMMU_DEBUG_RMSK                                             0xf
#define HWIO_TURING_Q6_SMMU_DEBUG_IN          \
        in_dword_masked(HWIO_TURING_Q6_SMMU_DEBUG_ADDR, HWIO_TURING_Q6_SMMU_DEBUG_RMSK)
#define HWIO_TURING_Q6_SMMU_DEBUG_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6_SMMU_DEBUG_ADDR, m)
#define HWIO_TURING_Q6_SMMU_DEBUG_OUT(v)      \
        out_dword(HWIO_TURING_Q6_SMMU_DEBUG_ADDR,v)
#define HWIO_TURING_Q6_SMMU_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6_SMMU_DEBUG_ADDR,m,v,HWIO_TURING_Q6_SMMU_DEBUG_IN)
#define HWIO_TURING_Q6_SMMU_DEBUG_REQ_PRIORITY_BMSK                                0xc
#define HWIO_TURING_Q6_SMMU_DEBUG_REQ_PRIORITY_SHFT                                0x2
#define HWIO_TURING_Q6_SMMU_DEBUG_PRIORITY_LVL_BMSK                                0x3
#define HWIO_TURING_Q6_SMMU_DEBUG_PRIORITY_LVL_SHFT                                0x0

#define HWIO_TURING_TCSR_QOS_CTL_ADDR                                       (TURING_TURING_TCSR_REG_BASE      + 0x0000d000)
#define HWIO_TURING_TCSR_QOS_CTL_OFFS                                       (TURING_TURING_TCSR_REG_BASE_OFFS + 0x0000d000)
#define HWIO_TURING_TCSR_QOS_CTL_RMSK                                              0x1
#define HWIO_TURING_TCSR_QOS_CTL_IN          \
        in_dword_masked(HWIO_TURING_TCSR_QOS_CTL_ADDR, HWIO_TURING_TCSR_QOS_CTL_RMSK)
#define HWIO_TURING_TCSR_QOS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TCSR_QOS_CTL_ADDR, m)
#define HWIO_TURING_TCSR_QOS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TCSR_QOS_CTL_ADDR,v)
#define HWIO_TURING_TCSR_QOS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TCSR_QOS_CTL_ADDR,m,v,HWIO_TURING_TCSR_QOS_CTL_IN)
#define HWIO_TURING_TCSR_QOS_CTL_QOS_ENABLE_BMSK                                   0x1
#define HWIO_TURING_TCSR_QOS_CTL_QOS_ENABLE_SHFT                                   0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6V60SS_PUB
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6V60SS_PUB_REG_BASE                                             (TURING_BASE      + 0x00300000)
#define TURING_QDSP6V60SS_PUB_REG_BASE_OFFS                                        0x00300000

#define HWIO_TURING_QDSP6SS_VERSION_ADDR                                           (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000000)
#define HWIO_TURING_QDSP6SS_VERSION_OFFS                                           (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_QDSP6SS_VERSION_RMSK                                           0xffffffff
#define HWIO_TURING_QDSP6SS_VERSION_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_VERSION_ADDR, HWIO_TURING_QDSP6SS_VERSION_RMSK)
#define HWIO_TURING_QDSP6SS_VERSION_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_VERSION_ADDR, m)
#define HWIO_TURING_QDSP6SS_VERSION_MAJOR_BMSK                                     0xf0000000
#define HWIO_TURING_QDSP6SS_VERSION_MAJOR_SHFT                                           0x1c
#define HWIO_TURING_QDSP6SS_VERSION_MINOR_BMSK                                      0xfff0000
#define HWIO_TURING_QDSP6SS_VERSION_MINOR_SHFT                                           0x10
#define HWIO_TURING_QDSP6SS_VERSION_STEP_BMSK                                          0xffff
#define HWIO_TURING_QDSP6SS_VERSION_STEP_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_CONFIG_ID_ADDR                                         (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000004)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_OFFS                                         (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000004)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_RMSK                                         0xfff1ffff
#define HWIO_TURING_QDSP6SS_CONFIG_ID_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CONFIG_ID_ADDR, HWIO_TURING_QDSP6SS_CONFIG_ID_RMSK)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CONFIG_ID_ADDR, m)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_BMSK                           0xfff00000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_SHFT                                 0x14
#define HWIO_TURING_QDSP6SS_CONFIG_ID_ZMEAS_PRESENT_BMSK                              0x10000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_ZMEAS_PRESENT_SHFT                                 0x10
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_BMSK                             0x8000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_SHFT                                0xf
#define HWIO_TURING_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_BMSK                                0x7000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_SHFT                                   0xc
#define HWIO_TURING_QDSP6SS_CONFIG_ID_LDO_PRESENT_BMSK                                  0x800
#define HWIO_TURING_QDSP6SS_CONFIG_ID_LDO_PRESENT_SHFT                                    0xb
#define HWIO_TURING_QDSP6SS_CONFIG_ID_BHS_PRESENT_BMSK                                  0x400
#define HWIO_TURING_QDSP6SS_CONFIG_ID_BHS_PRESENT_SHFT                                    0xa
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_VOTE_BMSK                                     0x200
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_VOTE_SHFT                                       0x9
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_PRESENT_BMSK                                  0x100
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_PRESENT_SHFT                                    0x8
#define HWIO_TURING_QDSP6SS_CONFIG_ID_CORE_TYPE_BMSK                                     0xf0
#define HWIO_TURING_QDSP6SS_CONFIG_ID_CORE_TYPE_SHFT                                      0x4
#define HWIO_TURING_QDSP6SS_CONFIG_ID_L2_SIZE_BMSK                                        0xf
#define HWIO_TURING_QDSP6SS_CONFIG_ID_L2_SIZE_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_RST_EVB_ADDR                                           (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000010)
#define HWIO_TURING_QDSP6SS_RST_EVB_OFFS                                           (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000010)
#define HWIO_TURING_QDSP6SS_RST_EVB_RMSK                                            0xffffff0
#define HWIO_TURING_QDSP6SS_RST_EVB_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RST_EVB_ADDR, HWIO_TURING_QDSP6SS_RST_EVB_RMSK)
#define HWIO_TURING_QDSP6SS_RST_EVB_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RST_EVB_ADDR, m)
#define HWIO_TURING_QDSP6SS_RST_EVB_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RST_EVB_ADDR,v)
#define HWIO_TURING_QDSP6SS_RST_EVB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RST_EVB_ADDR,m,v,HWIO_TURING_QDSP6SS_RST_EVB_IN)
#define HWIO_TURING_QDSP6SS_RST_EVB_EVB_BMSK                                        0xffffff0
#define HWIO_TURING_QDSP6SS_RST_EVB_EVB_SHFT                                              0x4

#define HWIO_TURING_QDSP6SS_RESET_ADDR                                             (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000014)
#define HWIO_TURING_QDSP6SS_RESET_OFFS                                             (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000014)
#define HWIO_TURING_QDSP6SS_RESET_RMSK                                                 0x7ff7
#define HWIO_TURING_QDSP6SS_RESET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RESET_ADDR, HWIO_TURING_QDSP6SS_RESET_RMSK)
#define HWIO_TURING_QDSP6SS_RESET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RESET_ADDR, m)
#define HWIO_TURING_QDSP6SS_RESET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RESET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RESET_ADDR,m,v,HWIO_TURING_QDSP6SS_RESET_IN)
#define HWIO_TURING_QDSP6SS_RESET_CSI1_ARES_BMSK                                       0x4000
#define HWIO_TURING_QDSP6SS_RESET_CSI1_ARES_SHFT                                          0xe
#define HWIO_TURING_QDSP6SS_RESET_CSI0_ARES_BMSK                                       0x2000
#define HWIO_TURING_QDSP6SS_RESET_CSI0_ARES_SHFT                                          0xd
#define HWIO_TURING_QDSP6SS_RESET_CORE_ARCH_ARES_BMSK                                  0x1000
#define HWIO_TURING_QDSP6SS_RESET_CORE_ARCH_ARES_SHFT                                     0xc
#define HWIO_TURING_QDSP6SS_RESET_CORE_NONRET_ARES_BMSK                                 0x800
#define HWIO_TURING_QDSP6SS_RESET_CORE_NONRET_ARES_SHFT                                   0xb
#define HWIO_TURING_QDSP6SS_RESET_CORE_RET_ARES_BMSK                                    0x400
#define HWIO_TURING_QDSP6SS_RESET_CORE_RET_ARES_SHFT                                      0xa
#define HWIO_TURING_QDSP6SS_RESET_AXIM2_ARES_BMSK                                       0x200
#define HWIO_TURING_QDSP6SS_RESET_AXIM2_ARES_SHFT                                         0x9
#define HWIO_TURING_QDSP6SS_RESET_AXIS_ARES_BMSK                                        0x100
#define HWIO_TURING_QDSP6SS_RESET_AXIS_ARES_SHFT                                          0x8
#define HWIO_TURING_QDSP6SS_RESET_ATBM_ARES_BMSK                                         0x80
#define HWIO_TURING_QDSP6SS_RESET_ATBM_ARES_SHFT                                          0x7
#define HWIO_TURING_QDSP6SS_RESET_AHBM_ARES_BMSK                                         0x40
#define HWIO_TURING_QDSP6SS_RESET_AHBM_ARES_SHFT                                          0x6
#define HWIO_TURING_QDSP6SS_RESET_AXIM_ARES_BMSK                                         0x20
#define HWIO_TURING_QDSP6SS_RESET_AXIM_ARES_SHFT                                          0x5
#define HWIO_TURING_QDSP6SS_RESET_ETM_ISDB_ARES_BMSK                                     0x10
#define HWIO_TURING_QDSP6SS_RESET_ETM_ISDB_ARES_SHFT                                      0x4
#define HWIO_TURING_QDSP6SS_RESET_BUS_ARES_ENA_BMSK                                       0x4
#define HWIO_TURING_QDSP6SS_RESET_BUS_ARES_ENA_SHFT                                       0x2
#define HWIO_TURING_QDSP6SS_RESET_CORE_ARES_BMSK                                          0x2
#define HWIO_TURING_QDSP6SS_RESET_CORE_ARES_SHFT                                          0x1
#define HWIO_TURING_QDSP6SS_RESET_STOP_CORE_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_RESET_STOP_CORE_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_DBG_CFG_ADDR                                           (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000018)
#define HWIO_TURING_QDSP6SS_DBG_CFG_OFFS                                           (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000018)
#define HWIO_TURING_QDSP6SS_DBG_CFG_RMSK                                           0xffff0003
#define HWIO_TURING_QDSP6SS_DBG_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR, HWIO_TURING_QDSP6SS_DBG_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_DBG_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_DBG_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_DBG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_DBG_CFG_IN)
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SW_REG_BMSK                                0xff000000
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SW_REG_SHFT                                      0x18
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SPARE_BMSK                                   0xff0000
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SPARE_SHFT                                       0x10
#define HWIO_TURING_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_ARES_ENA_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_ARES_ENA_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_RET_CFG_ADDR                                           (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000001c)
#define HWIO_TURING_QDSP6SS_RET_CFG_OFFS                                           (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000001c)
#define HWIO_TURING_QDSP6SS_RET_CFG_RMSK                                                  0x3
#define HWIO_TURING_QDSP6SS_RET_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RET_CFG_ADDR, HWIO_TURING_QDSP6SS_RET_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_RET_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RET_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_RET_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RET_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_RET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RET_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_RET_CFG_IN)
#define HWIO_TURING_QDSP6SS_RET_CFG_ARCH_ARES_ENA_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_RET_CFG_ARCH_ARES_ENA_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_RET_CFG_RET_ARES_ENA_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_RET_CFG_RET_ARES_ENA_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_GFMUX_CTL_ADDR                                         (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000020)
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_OFFS                                         (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000020)
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_RMSK                                              0x30f
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_GFMUX_CTL_ADDR, HWIO_TURING_QDSP6SS_GFMUX_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_GFMUX_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_GFMUX_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_GFMUX_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_GFMUX_CTL_IN)
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_IDLE_CORE_CLK_EN_BMSK                             0x200
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_IDLE_CORE_CLK_EN_SHFT                               0x9
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_SRC_SWITCH_CLK_OVR_BMSK                           0x100
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_SRC_SWITCH_CLK_OVR_SHFT                             0x8
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_CLK_SRC_SEL_BMSK                                    0xc
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_CLK_SRC_SEL_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_CLK_ENA_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_CLK_ENA_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_CLK_ARES_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_GFMUX_CTL_CLK_ARES_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000024)
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000024)
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_RMSK                                            0x1f
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_GFMUX_STATUS_ADDR, HWIO_TURING_QDSP6SS_GFMUX_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_GFMUX_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_SEL_STATUS_BMSK                                 0x1e
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_SEL_STATUS_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_SWITCH_STATUS_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_GFMUX_STATUS_SWITCH_STATUS_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR                                     (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000028)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_OFFS                                     (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000028)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR, HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_IN)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR                                     (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000002c)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_OFFS                                     (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000002c)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RMSK                                        0x1071f
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR, HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_IN)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_BMSK                        0x10000
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_SHFT                           0x10
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_PWR_CTL_ADDR                                           (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000030)
#define HWIO_TURING_QDSP6SS_PWR_CTL_OFFS                                           (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000030)
#define HWIO_TURING_QDSP6SS_PWR_CTL_RMSK                                            0xf7c0000
#define HWIO_TURING_QDSP6SS_PWR_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PWR_CTL_ADDR, HWIO_TURING_QDSP6SS_PWR_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PWR_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PWR_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PWR_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PWR_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PWR_CTL_IN)
#define HWIO_TURING_QDSP6SS_PWR_CTL_LDO_PWR_UP_BG_BMSK                              0x8000000
#define HWIO_TURING_QDSP6SS_PWR_CTL_LDO_PWR_UP_BG_SHFT                                   0x1b
#define HWIO_TURING_QDSP6SS_PWR_CTL_LDO_PWR_UP_BMSK                                 0x4000000
#define HWIO_TURING_QDSP6SS_PWR_CTL_LDO_PWR_UP_SHFT                                      0x1a
#define HWIO_TURING_QDSP6SS_PWR_CTL_LDO_BYP_BMSK                                    0x2000000
#define HWIO_TURING_QDSP6SS_PWR_CTL_LDO_BYP_SHFT                                         0x19
#define HWIO_TURING_QDSP6SS_PWR_CTL_BHS_ON_BMSK                                     0x1000000
#define HWIO_TURING_QDSP6SS_PWR_CTL_BHS_ON_SHFT                                          0x18
#define HWIO_TURING_QDSP6SS_PWR_CTL_CLAMP_QMC_MEM_BMSK                               0x400000
#define HWIO_TURING_QDSP6SS_PWR_CTL_CLAMP_QMC_MEM_SHFT                                   0x16
#define HWIO_TURING_QDSP6SS_PWR_CTL_CLAMP_WL_BMSK                                    0x200000
#define HWIO_TURING_QDSP6SS_PWR_CTL_CLAMP_WL_SHFT                                        0x15
#define HWIO_TURING_QDSP6SS_PWR_CTL_CLAMP_IO_BMSK                                    0x100000
#define HWIO_TURING_QDSP6SS_PWR_CTL_CLAMP_IO_SHFT                                        0x14
#define HWIO_TURING_QDSP6SS_PWR_CTL_SLP_RET_N_BMSK                                    0x80000
#define HWIO_TURING_QDSP6SS_PWR_CTL_SLP_RET_N_SHFT                                       0x13
#define HWIO_TURING_QDSP6SS_PWR_CTL_ARR_STBY_N_BMSK                                   0x40000
#define HWIO_TURING_QDSP6SS_PWR_CTL_ARR_STBY_N_SHFT                                      0x12

#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_ADDR                                       (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000034)
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_OFFS                                       (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000034)
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_RMSK                                       0x3fffffff
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_PWR_CTL_ADDR, HWIO_TURING_QDSP6SS_MEM_PWR_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_PWR_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_MEM_PWR_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_MEM_PWR_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_MEM_PWR_CTL_IN)
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2PLRU_SLP_NRET_N_BMSK                     0x20000000
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2PLRU_SLP_NRET_N_SHFT                           0x1d
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_ETB_SLP_NRET_N_BMSK                        0x10000000
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_ETB_SLP_NRET_N_SHFT                              0x1c
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L1IU_SLP_NRET_N_BMSK                        0xc000000
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L1IU_SLP_NRET_N_SHFT                             0x1a
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L1DU_SLP_NRET_N_BMSK                        0x3000000
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L1DU_SLP_NRET_N_SHFT                             0x18
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_JU_SLP_NRET_N_BMSK                           0xe00000
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_JU_SLP_NRET_N_SHFT                               0x15
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2CLADE_SLP_NRET_N_BMSK                      0x100000
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2CLADE_SLP_NRET_N_SHFT                          0x14
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2TAG_SLP_NRET_N_BMSK                         0xf0000
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2TAG_SLP_NRET_N_SHFT                            0x10
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2DATA_SLP_NRET_N_BMSK                         0xffff
#define HWIO_TURING_QDSP6SS_MEM_PWR_CTL_L2DATA_SLP_NRET_N_SHFT                            0x0

#define HWIO_TURING_QDSP6SS_XO_CBCR_ADDR                                           (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000038)
#define HWIO_TURING_QDSP6SS_XO_CBCR_OFFS                                           (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000038)
#define HWIO_TURING_QDSP6SS_XO_CBCR_RMSK                                           0x80000001
#define HWIO_TURING_QDSP6SS_XO_CBCR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR, HWIO_TURING_QDSP6SS_XO_CBCR_RMSK)
#define HWIO_TURING_QDSP6SS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR, m)
#define HWIO_TURING_QDSP6SS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR,v)
#define HWIO_TURING_QDSP6SS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR,m,v,HWIO_TURING_QDSP6SS_XO_CBCR_IN)
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKOFF_BMSK                                    0x80000000
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKOFF_SHFT                                          0x1f
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKEN_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKEN_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000003c)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000003c)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_RMSK                                        0x80000001
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR, HWIO_TURING_QDSP6SS_SLEEP_CBCR_RMSK)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR, m)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR,v)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR,m,v,HWIO_TURING_QDSP6SS_SLEEP_CBCR_IN)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKOFF_BMSK                                 0x80000000
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKOFF_SHFT                                       0x1f
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKEN_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKEN_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_NMI_ADDR                                               (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000040)
#define HWIO_TURING_QDSP6SS_NMI_OFFS                                               (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000040)
#define HWIO_TURING_QDSP6SS_NMI_RMSK                                                      0x3
#define HWIO_TURING_QDSP6SS_NMI_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_NMI_ADDR,v)
#define HWIO_TURING_QDSP6SS_NMI_CLEAR_STATUS_BMSK                                         0x2
#define HWIO_TURING_QDSP6SS_NMI_CLEAR_STATUS_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_NMI_SET_NMI_BMSK                                              0x1
#define HWIO_TURING_QDSP6SS_NMI_SET_NMI_SHFT                                              0x0

#define HWIO_TURING_QDSP6SS_NMI_STATUS_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000044)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000044)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_RMSK                                               0x7
#define HWIO_TURING_QDSP6SS_NMI_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_NMI_STATUS_ADDR, HWIO_TURING_QDSP6SS_NMI_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_NMI_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_EXT_DBG_TRIG_BMSK                                  0x4
#define HWIO_TURING_QDSP6SS_NMI_STATUS_EXT_DBG_TRIG_SHFT                                  0x2
#define HWIO_TURING_QDSP6SS_NMI_STATUS_WDOG_TRIG_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_NMI_STATUS_WDOG_TRIG_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000048)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000048)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_RMSK                                           0x1
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR, HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_RMSK)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR, m)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR,v)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR,m,v,HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_IN)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_BMSK                              0x1
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000004c)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000004c)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_RMSK                                             0xf
#define HWIO_TURING_QDSP6SS_STATERET_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR, HWIO_TURING_QDSP6SS_STATERET_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_STATERET_CTL_IN)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKEUP_IN_BMSK                                   0x8
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKEUP_IN_SHFT                                   0x3
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKE_IRQ_BMSK                                    0x4
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKE_IRQ_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_STATERET_CTL_RESTORE_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_STATERET_CTL_RESTORE_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_STATERET_CTL_SAVE_BMSK                                        0x1
#define HWIO_TURING_QDSP6SS_STATERET_CTL_SAVE_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_SPM_SW_TRIG_ADDR                                       (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000080)
#define HWIO_TURING_QDSP6SS_SPM_SW_TRIG_OFFS                                       (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000080)
#define HWIO_TURING_QDSP6SS_SPM_SW_TRIG_RMSK                                              0xf
#define HWIO_TURING_QDSP6SS_SPM_SW_TRIG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_SPM_SW_TRIG_ADDR,v)
#define HWIO_TURING_QDSP6SS_SPM_SW_TRIG_CMD_BMSK                                          0xf
#define HWIO_TURING_QDSP6SS_SPM_SW_TRIG_CMD_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_ADDR                                   (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000084)
#define HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_OFFS                                   (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000084)
#define HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_RMSK                                          0xf
#define HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_ADDR, HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_BUSY_BMSK                                     0xf
#define HWIO_TURING_QDSP6SS_SPM_TRIG_STATUS_BUSY_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000088)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000088)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_RMSK                                             0x7
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR, HWIO_TURING_QDSP6SS_INTF_HALTREQ_RMSK)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR,m,v,HWIO_TURING_QDSP6SS_INTF_HALTREQ_IN)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM2_BMSK                                       0x4
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM2_SHFT                                       0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_ALL_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_ALL_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_INTF_HALTACK_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000008c)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000008c)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_RMSK                                             0x7
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTACK_ADDR, HWIO_TURING_QDSP6SS_INTF_HALTACK_RMSK)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTACK_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM2_BMSK                                       0x4
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM2_SHFT                                       0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_ALL_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_ALL_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_ADDR                                     (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000090)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_OFFS                                     (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000090)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_RMSK                                            0xf
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTFCLAMP_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_BMSK                              0x8
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_SHFT                              0x3
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_BMSK                              0x4
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_SHFT                              0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_BMSK                               0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_SHFT                               0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_ADDR                                   (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000094)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_OFFS                                   (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000094)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_RMSK                                          0xf
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_BMSK                            0x8
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_SHFT                            0x3
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_BMSK                             0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_SHFT                             0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_BMSK                             0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_ADDR                                  (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000098)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_OFFS                                  (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000098)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_RMSK                                         0xf
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_ADDR, HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_BMSK                           0x8
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_SHFT                           0x3
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_BMSK                           0x4
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_SHFT                           0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_BMSK                            0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_SHFT                            0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_BMSK                            0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_SHFT                            0x0

#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR                                   (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000009c)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_OFFS                                   (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000009c)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_RMSK                                          0x3
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR, HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_RMSK)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR,m,v,HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_IN)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM2_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM2_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000ac)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000ac)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_RMSK                                               0xf
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR, HWIO_TURING_QDSP6SS_CP_BHS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_BHS_CTL_IN)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_DRIVE_SEL_BMSK                                     0xf
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_DRIVE_SEL_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000b0)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000b0)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_RMSK                                          0xaf7f
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR, HWIO_TURING_QDSP6SS_CGC_OVERRIDE_RMSK)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR, m)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR,v)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR,m,v,HWIO_TURING_QDSP6SS_CGC_OVERRIDE_IN)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CP0_CLK_EN_BMSK                               0x8000
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CP0_CLK_EN_SHFT                                  0xf
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_BMSK                              0x2000
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_SHFT                                 0xd
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_BMSK                               0x800
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_SHFT                                 0xb
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_BMSK                               0x400
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_SHFT                                 0xa
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_BMSK                          0x300
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_SHFT                            0x8
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_BMSK                          0x60
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_SHFT                           0x5
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_BMSK                           0x10
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_SHFT                            0x4
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_BMSK                             0x8
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_SHFT                             0x3
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_BMSK                                 0x4
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_SHFT                                 0x2
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_BMSK                                 0x1
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_SHFT                                 0x0

#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_ADDR                                       (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000b4)
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_OFFS                                       (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000b4)
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_RMSK                                             0xff
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_L1S_PWR_CTL_ADDR, HWIO_TURING_QDSP6SS_L1S_PWR_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_L1S_PWR_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_L1S_PWR_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_L1S_PWR_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_L1S_PWR_CTL_IN)
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_SLP_NRET_N_BMSK                                  0xff
#define HWIO_TURING_QDSP6SS_L1S_PWR_CTL_SLP_NRET_N_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000c0)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000c0)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_RMSK                                             0xf
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR, HWIO_TURING_QDSP6SS_CORE_BHS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_BHS_CTL_IN)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_DRIVE_SEL_BMSK                                   0xf
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_DRIVE_SEL_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_BHS_STATUS_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000c4)
#define HWIO_TURING_QDSP6SS_BHS_STATUS_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000c4)
#define HWIO_TURING_QDSP6SS_BHS_STATUS_RMSK                                               0x1
#define HWIO_TURING_QDSP6SS_BHS_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_BHS_STATUS_ADDR, HWIO_TURING_QDSP6SS_BHS_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_BHS_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_BHS_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_BHS_STATUS_BHS_EN_REST_ACK_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_BHS_STATUS_BHS_EN_REST_ACK_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR                                       (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000c8)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_OFFS                                       (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000c8)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_RMSK                                              0x3
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR, HWIO_TURING_QDSP6SS_QMC_SVS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_QMC_SVS_CTL_IN)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_BMSK                              0x2
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_SHFT                              0x1
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_BMSK                                  0x1
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SHFT                                  0x0

#define HWIO_TURING_QDSP6SS_BHS_TEST_ADDR                                          (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000cc)
#define HWIO_TURING_QDSP6SS_BHS_TEST_OFFS                                          (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000cc)
#define HWIO_TURING_QDSP6SS_BHS_TEST_RMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_BHS_TEST_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR, HWIO_TURING_QDSP6SS_BHS_TEST_RMSK)
#define HWIO_TURING_QDSP6SS_BHS_TEST_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR, m)
#define HWIO_TURING_QDSP6SS_BHS_TEST_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR,v)
#define HWIO_TURING_QDSP6SS_BHS_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR,m,v,HWIO_TURING_QDSP6SS_BHS_TEST_IN)
#define HWIO_TURING_QDSP6SS_BHS_TEST_INSTANT_ON_BMSK                                      0x1
#define HWIO_TURING_QDSP6SS_BHS_TEST_INSTANT_ON_SHFT                                      0x0

#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000f0)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000f0)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_RMSK                                               0xf
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR, HWIO_TURING_QDSP6SS_CP_PWR_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_PWR_CTL_IN)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_LDO_2PASS_ON_BMSK                                  0x8
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_LDO_2PASS_ON_SHFT                                  0x3
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_SHUNT_BHS_ON_BMSK                                  0x4
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_SHUNT_BHS_ON_SHFT                                  0x2
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_BHS_ON_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_BHS_ON_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_CLAMP_IO_BMSK                                      0x1
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_CLAMP_IO_SHFT                                      0x0

#define HWIO_TURING_QDSP6SS_CP_PWR_STATUS_ADDR                                     (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000f4)
#define HWIO_TURING_QDSP6SS_CP_PWR_STATUS_OFFS                                     (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000f4)
#define HWIO_TURING_QDSP6SS_CP_PWR_STATUS_RMSK                                            0x1
#define HWIO_TURING_QDSP6SS_CP_PWR_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_PWR_STATUS_ADDR, HWIO_TURING_QDSP6SS_CP_PWR_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CP_PWR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_PWR_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_PWR_STATUS_ENR_ACK_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_CP_PWR_STATUS_ENR_ACK_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_CP_RESET_ADDR                                          (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000f8)
#define HWIO_TURING_QDSP6SS_CP_RESET_OFFS                                          (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000f8)
#define HWIO_TURING_QDSP6SS_CP_RESET_RMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_CP_RESET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_RESET_ADDR, HWIO_TURING_QDSP6SS_CP_RESET_RMSK)
#define HWIO_TURING_QDSP6SS_CP_RESET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_RESET_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_RESET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_RESET_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_RESET_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_RESET_IN)
#define HWIO_TURING_QDSP6SS_CP_RESET_ARES_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_CP_RESET_ARES_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x000000fc)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x000000fc)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_RMSK                                               0x1
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR, HWIO_TURING_QDSP6SS_CP_CLK_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_CLK_CTL_IN)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_CLK_ENA_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_CLK_ENA_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR                                         (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000100)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_OFFS                                         (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000100)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_RMSK                                         0xfffc0000
#define HWIO_TURING_QDSP6SS_STRAP_TCM_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR, HWIO_TURING_QDSP6SS_STRAP_TCM_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_TCM_IN)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_BASE_ADDR_BMSK                               0xfffc0000
#define HWIO_TURING_QDSP6SS_STRAP_TCM_BASE_ADDR_SHFT                                     0x12

#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000104)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000104)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_RMSK                                    0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_BMSK                         0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_SHFT                                0xe

#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000108)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000108)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_RMSK                                    0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_BMSK                         0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_SHFT                                0xe

#define HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR                                         (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000110)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_OFFS                                         (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000110)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_RMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_ACC_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR, HWIO_TURING_QDSP6SS_STRAP_ACC_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_ACC_IN)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_DATA_BMSK                                    0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_ACC_DATA_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR                                          (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000118)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_OFFS                                          (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000118)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_DCC_CTRL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR, HWIO_TURING_QDSP6SS_DCC_CTRL_RMSK)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR, m)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR,v)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR,m,v,HWIO_TURING_QDSP6SS_DCC_CTRL_IN)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_CTRL_BMSK                                     0xffffffff
#define HWIO_TURING_QDSP6SS_DCC_CTRL_CTRL_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR                                  (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000011c)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_OFFS                                  (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000011c)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_RMSK                                  0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_BMSK                       0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_SHFT                              0xe

#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR                                  (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000120)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_OFFS                                  (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000120)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_RMSK                                  0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_BMSK                       0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_SHFT                              0xe

#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR                                 (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000124)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_OFFS                                 (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000124)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_RMSK                                        0x1
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR, HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_IN)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_STRAP_QMC_ACC_SEL_BMSK                      0x1
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_STRAP_QMC_ACC_SEL_SHFT                      0x0

#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR                                     (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000128)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_OFFS                                     (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000128)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_RMSK                                     0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR, HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_IN)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_BMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR                                   (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000012c)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_OFFS                                   (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000012c)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_RMSK                                   0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR, HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_IN)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_STRAP_QMC_ACC_U_BMSK                   0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_STRAP_QMC_ACC_U_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000130)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000130)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_RMSK                                             0x3
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR, HWIO_TURING_QDSP6SS_CPR_OVERRIDE_RMSK)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR, m)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR,v)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR,m,v,HWIO_TURING_QDSP6SS_CPR_OVERRIDE_IN)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_EXT_ABYP_DIS_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_EXT_ABYP_DIS_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_LOCAL_BYP_DIS_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_LOCAL_BYP_DIS_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_PLL_MODE_ADDR                                          (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000200)
#define HWIO_TURING_QDSP6SS_PLL_MODE_OFFS                                          (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000200)
#define HWIO_TURING_QDSP6SS_PLL_MODE_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_MODE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR, HWIO_TURING_QDSP6SS_PLL_MODE_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_MODE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_MODE_IN)
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_DET_BMSK                             0x80000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_DET_SHFT                                   0x1f
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                          0x40000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                0x1e
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_BMSK                            0x20000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_SHFT                                  0x1d
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS28_24_BMSK                        0x1f000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS28_24_SHFT                              0x18
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                 0x800000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                     0x17
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_UPDATE_BMSK                                 0x400000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_UPDATE_SHFT                                     0x16
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                         0x200000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                             0x15
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                           0x100000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                               0x14
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_BMSK                              0xfc000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_SHFT                                  0xe
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_BMSK                               0x3f00
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_SHFT                                  0x8
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS7_4_BMSK                                0xf0
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS7_4_SHFT                                 0x4
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_PLLTEST_BMSK                                     0x8
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_PLLTEST_SHFT                                     0x3
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_RESET_N_BMSK                                     0x4
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_RESET_N_SHFT                                     0x2
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_BYPASSNL_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_BYPASSNL_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_OUTCTRL_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_OUTCTRL_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR                                         (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000204)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_OFFS                                         (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000204)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_RMSK                                             0xffff
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR, HWIO_TURING_QDSP6SS_PLL_L_VAL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_L_VAL_IN)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_PLL_L_BMSK                                       0xffff
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_PLL_L_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_ADDR                                     (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000208)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_OFFS                                     (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000208)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_RMSK                                     0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_ADDR, HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_IN)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                      0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_ADDR                                   (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000020c)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_OFFS                                   (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000020c)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_RMSK                                         0xff
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_ADDR, HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_IN)
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                         0xff
#define HWIO_TURING_QDSP6SS_PLL_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000210)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000210)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RMSK                                      0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_USER_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_USER_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                    0xf0000000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                          0x1c
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_SSC_MODE_CONTROL_BMSK                      0x8000000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_SSC_MODE_CONTROL_SHFT                           0x1b
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS26_25_BMSK                     0x6000000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS26_25_SHFT                          0x19
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_ALPHA_EN_BMSK                              0x1000000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_ALPHA_EN_SHFT                                   0x18
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                      0xc00000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                          0x16
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_VCO_SEL_BMSK                                0x300000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_VCO_SEL_SHFT                                    0x14
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                       0xf8000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                           0xf
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                            0x7000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                               0xc
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_BMSK                            0xf00
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_SHFT                              0x8
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUTPUT_INV_BMSK                                 0x80
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUTPUT_INV_SHFT                                  0x7
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                            0x60
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                             0x5
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                             0x10
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                              0x4
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                             0x8
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                             0x3
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                              0x4
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                              0x2
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                               0x2
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                               0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                              0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000214)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000214)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RMSK                                    0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR, HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_IN)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_CALIBRATION_L_BMSK                      0xffff0000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_CALIBRATION_L_SHFT                            0x10
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS15_12_BMSK                      0xf000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS15_12_SHFT                         0xc
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                  0x800
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                    0xb
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                         0x700
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                           0x8
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_DSM_BMSK                                      0x80
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_DSM_SHFT                                       0x7
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_BMSK                              0x40
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_SHFT                               0x6
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_TARGET_CTL_BMSK                               0x38
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_TARGET_CTL_SHFT                                0x3
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LOCK_DET_BMSK                                  0x4
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LOCK_DET_SHFT                                  0x2
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_FREEZE_PLL_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_FREEZE_PLL_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_TOGGLE_DET_BMSK                                0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_TOGGLE_DET_SHFT                                0x0

#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000218)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000218)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_RMSK                                    0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK            0x80000000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                  0x1f
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                 0x40000000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                       0x1e
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK            0x3c000000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                  0x1a
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                0x3800000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                     0x17
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                    0x700000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                        0x14
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                    0xff000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                        0xc
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                    0xf00
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                      0x8
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_GLITCH_THRESHOLD_BMSK                         0xc0
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_GLITCH_THRESHOLD_SHFT                          0x6
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_REF_CYCLE_BMSK                                0x30
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_REF_CYCLE_SHFT                                 0x4
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_KFN_BMSK                                       0xf
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_KFN_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000021c)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000021c)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_RMSK                                      0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_TEST_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_TEST_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_BIAS_GEN_TRIM_BMSK                        0xe0000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_BIAS_GEN_TRIM_SHFT                              0x1d
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DCO_BMSK                                  0x10000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DCO_SHFT                                        0x1c
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_PROCESS_CALB_BMSK                          0xc000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_PROCESS_CALB_SHFT                               0x1a
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                 0x2000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                      0x19
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_FINE_FCW_BMSK                              0x1e00000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_FINE_FCW_SHFT                                   0x15
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                      0x100000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                          0x14
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_BMSK                              0xfe000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_SHFT                                  0xd
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_BMSK                          0x1000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_SHFT                             0xc
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_BMSK                              0x800
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                0xb
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DTEST_SEL_BMSK                                 0x700
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DTEST_SEL_SHFT                                   0x8
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DTEST_EN_BMSK                                   0x80
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DTEST_EN_SHFT                                    0x7
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                0x40
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                 0x6
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_BMSK                                 0x30
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_SHFT                                  0x4
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_BMSK                                  0xc
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_SHFT                                  0x2
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_BMSK                                   0x2
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_SHFT                                   0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000220)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000220)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_RMSK                                    0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR, HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_IN)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_RESERVE_BITS31_14_BMSK                  0xffffc000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_RESERVE_BITS31_14_SHFT                         0xe
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                  0x2000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                     0xd
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DTEST_MODE_SEL_BMSK                         0x1800
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DTEST_MODE_SEL_SHFT                            0xb
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                             0x600
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                               0x9
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NMO_EN_BMSK                                  0x100
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NMO_EN_SHFT                                    0x8
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                0xe0
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                 0x5
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_BMSK                                0x10
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_SHFT                                 0x4
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                              0x8
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                              0x3
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                          0x6
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                          0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                           0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                           0x0

#define HWIO_TURING_QDSP6SS_PLL_STATUS_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000224)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000224)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_RMSK                                        0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_STATUS_ADDR, HWIO_TURING_QDSP6SS_PLL_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_STATUS_31_0_BMSK                            0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_STATUS_STATUS_31_0_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000228)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000228)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_RMSK                                      0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                   0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR                             (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000240)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_OFFS                             (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000240)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK                                    0x3
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_BMSK                 0x2
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_SHFT                 0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_BMSK                 0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR                                (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000244)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_OFFS                                (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000244)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK                                       0x3
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_IN)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_BMSK                        0x2
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_SHFT                        0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_BMSK                        0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_SHFT                        0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR                             (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000248)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OFFS                             (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000248)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK                                   0x1f
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_BMSK                       0x1f
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_SHFT                        0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR                                (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000024c)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_OFFS                                (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000024c)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_RMSK                                       0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR                                       (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000300)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_OFFS                                       (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000300)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_RMSK                                              0x7
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR, HWIO_TURING_QDSP6SS_DBG_NMI_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_DBG_NMI_CFG_IN)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_PWR_COLLAPSE_BMSK                   0x4
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_PWR_COLLAPSE_SHFT                   0x2
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_DISABLE_BMSK                              0x2
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_DISABLE_SHFT                              0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_WAKEUP_DISABLE_BMSK                       0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_WAKEUP_DISABLE_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR                                (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00000304)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_OFFS                                (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00000304)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_RMSK                                       0x3
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR, HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_PWR_COLLAPSE_BMSK                    0x2
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_PWR_COLLAPSE_SHFT                    0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_IN_SLEEP_BMSK                        0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_IN_SLEEP_SHFT                        0x0

#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00002000)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00002000)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_RMSK                                      0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR, HWIO_TURING_QDSP6SS_TEST_BUS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_TEST_BUS_CTL_IN)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_BMSK                            0xff000000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_SHFT                                  0x18
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_INV_BMSK                                0x800000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_INV_SHFT                                    0x17
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_SEL_BMSK                                0x7c0000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_SEL_SHFT                                    0x12
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_BMSK                              0x20000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_SHFT                                 0x11
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_Q6_SEL_BMSK                                  0x10000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_Q6_SEL_SHFT                                     0x10
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SEL_BMSK                                      0xffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SEL_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00002004)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00002004)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_RMSK                                    0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_ADDR, HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_VALUE_BMSK                              0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_VALUE_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR                                    (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00002008)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_OFFS                                    (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00002008)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_RMSK                                    0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR, HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR,v)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR,m,v,HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_IN)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_VALUE_BMSK                              0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_VALUE_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR                                        (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x0000200c)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_OFFS                                        (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x0000200c)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_RMSK                                               0x1
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR, HWIO_TURING_QDSP6SS_PWRDBG_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PWRDBG_CTL_IN)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_ENA_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_ENA_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00002010)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00002010)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_RMSK                                            0x7f
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR, HWIO_TURING_QDSP6SS_TEST_CLK_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_TEST_CLK_CTL_IN)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_BMSK                              0x40
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_SHFT                               0x6
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_BMSK                             0x20
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_SHFT                              0x5
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_BMSK                                0x1f
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_SHFT                                 0x0

#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR                                      (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00002018)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_OFFS                                      (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00002018)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_RMSK                                        0xffffff
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR, HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_RMSK)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR, m)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR,v)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR,m,v,HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_IN)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_BMSK                            0xffffe0
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_SHFT                                 0x5
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_BMSK                                    0x10
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_SHFT                                     0x4
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_BMSK                             0x8
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_SHFT                             0x3
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_BMSK                                0x4
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_SHFT                                0x2
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_BMSK                              0x1
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_CORE_STATUS_ADDR                                       (TURING_QDSP6V60SS_PUB_REG_BASE      + 0x00002028)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_OFFS                                       (TURING_QDSP6V60SS_PUB_REG_BASE_OFFS + 0x00002028)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_RMSK                                              0x7
#define HWIO_TURING_QDSP6SS_CORE_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_STATUS_ADDR, HWIO_TURING_QDSP6SS_CORE_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CP0_IDLE_BMSK                                     0x4
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CP0_IDLE_SHFT                                     0x2
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_STATE_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_STATE_SHFT                                   0x0


#endif /* __HALCLKHWIO_H__ */
