
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+66 (git sha1 97fce665c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `top_level.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: top_level.v
Parsing Verilog input from `top_level.v' to AST representation.
Generating RTLIL representation for module `\top_level'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

-- Parsing `puf_module.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: puf_module.v
Parsing Verilog input from `puf_module.v' to AST representation.
Generating RTLIL representation for module `\puf_module'.
Successfully finished Verilog frontend.

-- Parsing `combined_ram.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: combined_ram.v
Parsing Verilog input from `combined_ram.v' to AST representation.
Generating RTLIL representation for module `\combined_ram'.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top top_level' --

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \puf_module
Used module:         \combined_ram
Used module:     \uart
Parameter \PUF_BITS = 131072

5.2. Executing AST frontend in derive mode using pre-parsed AST for module `\puf_module'.
Parameter \PUF_BITS = 131072
Generating RTLIL representation for module `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000'.
Parameter \CLKS_PER_BIT = 104

5.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \CLKS_PER_BIT = 104
Generating RTLIL representation for module `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000'.

5.4. Analyzing design hierarchy..
Top module:  \top_level
Used module:     $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000
Used module:         \combined_ram
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000

5.5. Analyzing design hierarchy..
Top module:  \top_level
Used module:     $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000
Used module:         \combined_ram
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000
Removing unused module `\puf_module'.
Removing unused module `\uart'.
Removed 2 unused modules.

-- Running command `synth_ice40  -json top_level.json' --

6. Executing SYNTH_ICE40 pass.

6.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

6.2. Executing HIERARCHY pass (managing design hierarchy).

6.2.1. Analyzing design hierarchy..
Top module:  \top_level
Used module:     $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000
Used module:         \combined_ram
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000
Reprocessing module combined_ram because instantiated module SB_RAM40_4K has become available.
Generating RTLIL representation for module `\combined_ram'.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:36.17-36.38.
Warning: wire '\wdata_sel' is assigned in a block at combined_ram.v:39.17-39.34.

6.2.2. Analyzing design hierarchy..
Top module:  \top_level
Used module:     $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000
Used module:         \combined_ram
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000

6.2.3. Analyzing design hierarchy..
Top module:  \top_level
Used module:     $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000
Used module:         \combined_ram
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000
Removed 0 unused modules.
Warning: Resizing cell port combined_ram.gen_rams[31].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[31].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[31].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[31].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[30].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[30].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[30].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[30].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[29].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[29].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[29].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[29].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[28].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[28].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[28].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[28].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[27].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[27].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[27].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[27].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[26].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[26].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[26].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[26].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[25].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[25].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[25].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[25].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[24].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[24].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[24].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[24].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[23].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[23].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[23].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[23].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[22].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[22].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[22].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[22].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[21].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[21].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[21].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[21].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[20].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[20].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[20].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[20].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[19].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[19].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[19].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[19].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[18].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[18].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[18].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[18].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[17].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[17].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[17].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[17].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[16].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[16].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[16].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[16].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[15].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[15].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[15].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[15].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[14].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[14].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[14].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[14].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[13].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[13].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[13].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[13].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[12].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[12].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[12].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[12].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[11].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[11].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[11].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[11].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[10].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[10].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[10].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[10].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[9].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[9].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[9].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[9].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[8].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[8].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[8].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[8].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[7].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[7].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[7].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[7].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[6].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[6].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[6].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[6].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[5].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[5].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[5].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[5].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[4].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[4].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[4].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[4].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[3].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[3].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[3].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[3].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[2].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[2].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[2].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[2].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[1].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[1].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[1].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[1].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[0].ram40_4kinst_physical.WCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[0].ram40_4kinst_physical.RCLKE from 32 bits to 1 bits.
Warning: Resizing cell port combined_ram.gen_rams[0].ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port combined_ram.gen_rams[0].ram40_4kinst_physical.RADDR from 8 bits to 11 bits.

6.3. Executing PROC pass (convert processes to netlists).

6.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
Cleaned up 1 empty switch.

6.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$combined_ram.v:20$645 in module combined_ram.
Marked 65 switch rules as full_case in process $proc$combined_ram.v:20$645 in module combined_ram.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$504 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$497 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$493 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$486 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$483 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$480 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$477 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$474 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$466 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$459 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$455 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$448 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$445 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$442 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$439 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$436 in module SB_DFFSR.
Marked 7 switch rules as full_case in process $proc$uart.v:101$242 in module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Removed 1 dead cases from process $proc$uart.v:29$211 in module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Marked 9 switch rules as full_case in process $proc$uart.v:29$211 in module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Marked 4 switch rules as full_case in process $proc$puf_module.v:76$202 in module $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.
Marked 2 switch rules as full_case in process $proc$top_level.v:64$1 in module top_level.
Removed a total of 2 dead cases.

6.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 46 redundant assignments.
Promoted 48 assignments to connections.

6.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$507'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$503'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$496'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$492'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$485'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$482'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$479'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$476'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$473'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$471'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$469'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$465'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$458'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$454'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$447'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$444'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$441'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$438'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$435'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$433'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:27$263'.
  Set init value: \txstate = 2'00
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:26$262'.
  Set init value: \rxstate = 2'00
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:25$261'.
  Set init value: \txrdyout = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:24$260'.
  Set init value: \errout = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:23$259'.
  Set init value: \rxrdyout = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:22$258'.
  Set init value: \txpin = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:21$257'.
  Set init value: \rxdataout = 8'00000000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:20$256'.
  Set init value: \txbitctr = 3'000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:19$255'.
  Set init value: \rxbitctr = 3'000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:18$254'.
  Set init value: \txctr = 16'0000000000000000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:17$253'.
  Set init value: \rxctr = 16'0000000000000000
Found init rule in `\top_level.$proc$top_level.v:19$5'.
  Set init value: \counter = 23'00000000000000000000000

6.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$504'.
Found async reset \R in `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$493'.
Found async reset \S in `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$483'.
Found async reset \R in `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$477'.
Found async reset \S in `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$466'.
Found async reset \R in `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$455'.
Found async reset \S in `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$445'.
Found async reset \R in `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$439'.
Found async reset \rst in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
Found async reset \rst in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
Found async reset \rst in `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
Found async reset \RST in `\top_level.$proc$top_level.v:64$1'.

6.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\combined_ram.$proc$combined_ram.v:20$645'.
     1/97: $1$mem2reg_rd$\rdata_sel$combined_ram.v:43$644_DATA[15:0]$712
     2/97: $0\wdata_sel[31][15:0]
     3/97: $0\we_sel[31:0] [31]
     4/97: $0\re_sel[31:0] [31]
     5/97: $0\wdata_sel[30][15:0]
     6/97: $0\we_sel[31:0] [30]
     7/97: $0\re_sel[31:0] [30]
     8/97: $0\wdata_sel[29][15:0]
     9/97: $0\we_sel[31:0] [29]
    10/97: $0\re_sel[31:0] [29]
    11/97: $0\wdata_sel[28][15:0]
    12/97: $0\we_sel[31:0] [28]
    13/97: $0\re_sel[31:0] [28]
    14/97: $0\wdata_sel[27][15:0]
    15/97: $0\we_sel[31:0] [27]
    16/97: $0\re_sel[31:0] [27]
    17/97: $0\wdata_sel[26][15:0]
    18/97: $0\we_sel[31:0] [26]
    19/97: $0\re_sel[31:0] [26]
    20/97: $0\wdata_sel[25][15:0]
    21/97: $0\we_sel[31:0] [25]
    22/97: $0\re_sel[31:0] [25]
    23/97: $0\wdata_sel[24][15:0]
    24/97: $0\we_sel[31:0] [24]
    25/97: $0\re_sel[31:0] [24]
    26/97: $0\wdata_sel[23][15:0]
    27/97: $0\we_sel[31:0] [23]
    28/97: $0\re_sel[31:0] [23]
    29/97: $0\wdata_sel[22][15:0]
    30/97: $0\we_sel[31:0] [22]
    31/97: $0\re_sel[31:0] [22]
    32/97: $0\wdata_sel[21][15:0]
    33/97: $0\we_sel[31:0] [21]
    34/97: $0\re_sel[31:0] [21]
    35/97: $0\wdata_sel[20][15:0]
    36/97: $0\we_sel[31:0] [20]
    37/97: $0\re_sel[31:0] [20]
    38/97: $0\wdata_sel[19][15:0]
    39/97: $0\we_sel[31:0] [19]
    40/97: $0\re_sel[31:0] [19]
    41/97: $0\wdata_sel[18][15:0]
    42/97: $0\we_sel[31:0] [18]
    43/97: $0\re_sel[31:0] [18]
    44/97: $0\wdata_sel[17][15:0]
    45/97: $0\we_sel[31:0] [17]
    46/97: $0\re_sel[31:0] [17]
    47/97: $0\wdata_sel[16][15:0]
    48/97: $0\we_sel[31:0] [16]
    49/97: $0\re_sel[31:0] [16]
    50/97: $0\wdata_sel[15][15:0]
    51/97: $0\we_sel[31:0] [15]
    52/97: $0\re_sel[31:0] [15]
    53/97: $0\wdata_sel[14][15:0]
    54/97: $0\we_sel[31:0] [14]
    55/97: $0\re_sel[31:0] [14]
    56/97: $0\wdata_sel[13][15:0]
    57/97: $0\we_sel[31:0] [13]
    58/97: $0\re_sel[31:0] [13]
    59/97: $0\wdata_sel[12][15:0]
    60/97: $0\we_sel[31:0] [12]
    61/97: $0\re_sel[31:0] [12]
    62/97: $0\wdata_sel[11][15:0]
    63/97: $0\we_sel[31:0] [11]
    64/97: $0\re_sel[31:0] [11]
    65/97: $0\wdata_sel[10][15:0]
    66/97: $0\we_sel[31:0] [10]
    67/97: $0\re_sel[31:0] [10]
    68/97: $0\wdata_sel[9][15:0]
    69/97: $0\we_sel[31:0] [9]
    70/97: $0\re_sel[31:0] [9]
    71/97: $0\wdata_sel[8][15:0]
    72/97: $0\we_sel[31:0] [8]
    73/97: $0\re_sel[31:0] [8]
    74/97: $0\wdata_sel[7][15:0]
    75/97: $0\we_sel[31:0] [7]
    76/97: $0\re_sel[31:0] [7]
    77/97: $0\wdata_sel[6][15:0]
    78/97: $0\we_sel[31:0] [6]
    79/97: $0\re_sel[31:0] [6]
    80/97: $0\wdata_sel[5][15:0]
    81/97: $0\we_sel[31:0] [5]
    82/97: $0\re_sel[31:0] [5]
    83/97: $0\wdata_sel[4][15:0]
    84/97: $0\we_sel[31:0] [4]
    85/97: $0\re_sel[31:0] [4]
    86/97: $0\wdata_sel[3][15:0]
    87/97: $0\we_sel[31:0] [3]
    88/97: $0\re_sel[31:0] [3]
    89/97: $0\wdata_sel[2][15:0]
    90/97: $0\we_sel[31:0] [2]
    91/97: $0\re_sel[31:0] [2]
    92/97: $0\wdata_sel[1][15:0]
    93/97: $0\we_sel[31:0] [1]
    94/97: $0\re_sel[31:0] [1]
    95/97: $0\wdata_sel[0][15:0]
    96/97: $0\we_sel[31:0] [0]
    97/97: $0\re_sel[31:0] [0]
Creating decoders for process `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$507'.
Creating decoders for process `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$504'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$503'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$497'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$496'.
Creating decoders for process `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$493'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$492'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$486'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$485'.
Creating decoders for process `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$483'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$482'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$480'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$479'.
Creating decoders for process `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$477'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$476'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$474'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$473'.
Creating decoders for process `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$472'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$471'.
Creating decoders for process `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$470'.
Creating decoders for process `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$469'.
Creating decoders for process `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$466'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$465'.
Creating decoders for process `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$459'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$458'.
Creating decoders for process `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$455'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$454'.
Creating decoders for process `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$448'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$447'.
Creating decoders for process `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$445'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$444'.
Creating decoders for process `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$442'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$441'.
Creating decoders for process `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$439'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$438'.
Creating decoders for process `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$436'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$435'.
Creating decoders for process `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$434'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$433'.
Creating decoders for process `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$432'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:27$263'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:26$262'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:25$261'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:24$260'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:23$259'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:22$258'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:21$257'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:20$256'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:19$255'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:18$254'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:17$253'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
     1/5: $0\txctr[15:0]
     2/5: $0\txstate[1:0]
     3/5: $0\txbitctr[2:0]
     4/5: $0\txpin[0:0]
     5/5: $0\txrdyout[0:0]
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
     1/15: $4$lookahead\rxdataout$210[7:0]$229
     2/15: $3$bitselwrite$data$uart.v:69$209[7:0]$228
     3/15: $3$bitselwrite$mask$uart.v:69$208[7:0]$227
     4/15: $0\rxstate[1:0]
     5/15: $3$lookahead\rxdataout$210[7:0]$222
     6/15: $2$lookahead\rxdataout$210[7:0]$220
     7/15: $0\rxctr[15:0]
     8/15: $2$bitselwrite$data$uart.v:69$209[7:0]$219
     9/15: $2$bitselwrite$mask$uart.v:69$208[7:0]$218
    10/15: $1$lookahead\rxdataout$210[7:0]$217
    11/15: $1$bitselwrite$data$uart.v:69$209[7:0]$216
    12/15: $1$bitselwrite$mask$uart.v:69$208[7:0]$215
    13/15: $0\rxbitctr[2:0]
    14/15: $0\errout[0:0]
    15/15: $0\rxrdyout[0:0]
Creating decoders for process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
Creating decoders for process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
     1/4: $0\puf_byte_reg[7:0]
     2/4: $0\i_r[13:0]
     3/4: $0\uart_tx_enable[0:0]
     4/4: $0\state[2:0]
Creating decoders for process `\top_level.$proc$top_level.v:19$5'.
Creating decoders for process `\top_level.$proc$top_level.v:64$1'.
     1/3: $0\led_state[7:0] [7:1]
     2/3: $0\led_state[7:0] [0]
     3/3: $0\counter[22:0]

6.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\combined_ram.\rdata' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\re_sel' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\we_sel' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\i' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[0]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[1]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[2]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[3]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[4]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[5]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[6]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[7]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[8]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[9]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[10]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[11]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[12]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[13]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[14]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[15]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[16]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[17]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[18]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[19]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[20]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[21]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[22]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[23]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[24]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[25]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[26]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[27]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[28]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[29]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[30]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.\wdata_sel[31]' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.$mem2reg_rd$\rdata_sel$combined_ram.v:43$644_ADDR' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `\combined_ram.$mem2reg_rd$\rdata_sel$combined_ram.v:43$644_DATA' from process `\combined_ram.$proc$combined_ram.v:20$645'.
No latch inferred for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\uart_data_to_tx' from process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
No latch inferred for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\raddr' from process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
No latch inferred for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\waddr' from process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
No latch inferred for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\wmask' from process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
No latch inferred for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\we' from process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
No latch inferred for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\wdata' from process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.

6.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$504'.
  created $adff cell `$procdff$1349' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$497'.
  created $dff cell `$procdff$1350' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$493'.
  created $adff cell `$procdff$1351' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$486'.
  created $dff cell `$procdff$1352' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$483'.
  created $adff cell `$procdff$1353' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$480'.
  created $dff cell `$procdff$1354' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$477'.
  created $adff cell `$procdff$1355' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$474'.
  created $dff cell `$procdff$1356' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$472'.
  created $dff cell `$procdff$1357' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$470'.
  created $dff cell `$procdff$1358' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$466'.
  created $adff cell `$procdff$1359' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$459'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$455'.
  created $adff cell `$procdff$1361' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$448'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$445'.
  created $adff cell `$procdff$1363' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$442'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$439'.
  created $adff cell `$procdff$1365' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$436'.
  created $dff cell `$procdff$1366' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$434'.
  created $dff cell `$procdff$1367' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$432'.
  created $dff cell `$procdff$1368' with positive edge clock.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txrdyout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
  created $adff cell `$procdff$1369' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txpin' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
  created $adff cell `$procdff$1370' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
  created $adff cell `$procdff$1371' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txbitctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
  created $adff cell `$procdff$1372' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txstate' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
  created $adff cell `$procdff$1373' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxdataout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxrdyout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1377' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\errout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1378' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1379' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxbitctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1380' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxstate' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1381' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$bitselwrite$mask$uart.v:69$208' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1382' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$bitselwrite$data$uart.v:69$209' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1383' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$lookahead\rxdataout$210' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
  created $adff cell `$procdff$1384' with positive edge clock and positive level reset.
Creating register for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\state' using process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
  created $adff cell `$procdff$1385' with positive edge clock and positive level reset.
Creating register for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\uart_tx_enable' using process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
  created $adff cell `$procdff$1386' with positive edge clock and positive level reset.
Creating register for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\i_r' using process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
  created $adff cell `$procdff$1387' with positive edge clock and positive level reset.
Creating register for signal `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.\puf_byte_reg' using process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
  created $adff cell `$procdff$1388' with positive edge clock and positive level reset.
Creating register for signal `\top_level.\led_state' using process `\top_level.$proc$top_level.v:64$1'.
  created $adff cell `$procdff$1389' with positive edge clock and positive level reset.
Creating register for signal `\top_level.\counter' using process `\top_level.$proc$top_level.v:64$1'.
  created $adff cell `$procdff$1390' with positive edge clock and positive level reset.

6.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 65 empty switches in `\combined_ram.$proc$combined_ram.v:20$645'.
Removing empty process `combined_ram.$proc$combined_ram.v:20$645'.
Removing empty process `SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$507'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$504'.
Removing empty process `SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$504'.
Removing empty process `SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$503'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$497'.
Removing empty process `SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$497'.
Removing empty process `SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$496'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$493'.
Removing empty process `SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$493'.
Removing empty process `SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$492'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$486'.
Removing empty process `SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$486'.
Removing empty process `SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$485'.
Removing empty process `SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$483'.
Removing empty process `SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$482'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$480'.
Removing empty process `SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$480'.
Removing empty process `SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$479'.
Removing empty process `SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$477'.
Removing empty process `SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$476'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$474'.
Removing empty process `SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$474'.
Removing empty process `SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$473'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$472'.
Removing empty process `SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$472'.
Removing empty process `SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$471'.
Removing empty process `SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$470'.
Removing empty process `SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$469'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$466'.
Removing empty process `SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$466'.
Removing empty process `SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$465'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$459'.
Removing empty process `SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$459'.
Removing empty process `SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$458'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$455'.
Removing empty process `SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$455'.
Removing empty process `SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$454'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$448'.
Removing empty process `SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$448'.
Removing empty process `SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$447'.
Removing empty process `SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$445'.
Removing empty process `SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$444'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$442'.
Removing empty process `SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$442'.
Removing empty process `SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$441'.
Removing empty process `SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$439'.
Removing empty process `SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$438'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$436'.
Removing empty process `SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$436'.
Removing empty process `SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$435'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$434'.
Removing empty process `SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$434'.
Removing empty process `SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$433'.
Removing empty process `SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$432'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:27$263'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:26$262'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:25$261'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:24$260'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:23$259'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:22$258'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:21$257'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:20$256'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:19$255'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:18$254'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:17$253'.
Found and cleaned up 6 empty switches in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$242'.
Found and cleaned up 8 empty switches in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$211'.
Removing empty process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:181$207'.
Found and cleaned up 6 empty switches in `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
Removing empty process `$paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.$proc$puf_module.v:76$202'.
Removing empty process `top_level.$proc$top_level.v:19$5'.
Found and cleaned up 1 empty switch in `\top_level.$proc$top_level.v:64$1'.
Removing empty process `top_level.$proc$top_level.v:64$1'.
Cleaned up 104 empty switches.

6.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module combined_ram.
<suppressed ~3 debug messages>
Optimizing module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
<suppressed ~20 debug messages>
Optimizing module $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.
<suppressed ~3 debug messages>
Optimizing module top_level.

6.4. Executing FLATTEN pass (flatten design).
Deleting now unused module combined_ram.
Deleting now unused module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Deleting now unused module $paramod\puf_module\PUF_BITS=s32'00000000000000100000000000000000.
<suppressed ~3 debug messages>

6.5. Executing TRIBUF pass.

6.6. Executing DEMINOUT pass (demote inout ports to input or output).

6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~127 debug messages>

6.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 33 unused cells and 458 unused wires.
<suppressed ~41 debug messages>

6.9. Executing CHECK pass (checking for obvious problems).
Checking module top_level...
Found and reported 0 problems.

6.10. Executing OPT pass (performing simple optimizations).

6.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

6.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1203.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1246.
Removed 2 multiplexer ports.
<suppressed ~47 debug messages>

6.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1248: { $flatten\uart_inst.$procmux$1239_CMP $flatten\uart_inst.$procmux$1204_CMP $auto$opt_reduce.cc:134:opt_mux$1392 }
  Optimizing cells in module \top_level.
Performed a total of 1 changes.

6.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

6.10.6. Executing OPT_DFF pass (perform DFF optimizations).

6.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

6.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.10.9. Rerunning OPT passes. (Maybe there is more to do..)

6.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

6.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1145: { $flatten\uart_inst.$procmux$1155_CMP $auto$opt_reduce.cc:134:opt_mux$1394 }
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1256: { $flatten\uart_inst.$procmux$1239_CMP $flatten\uart_inst.$procmux$1235_CMP $auto$opt_reduce.cc:134:opt_mux$1396 }
  Optimizing cells in module \top_level.
Performed a total of 2 changes.

6.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.10.13. Executing OPT_DFF pass (perform DFF optimizations).

6.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.10.16. Rerunning OPT passes. (Maybe there is more to do..)

6.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

6.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

6.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.10.20. Executing OPT_DFF pass (perform DFF optimizations).

6.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.10.23. Finished OPT passes. (There is nothing left to do.)

6.11. Executing FSM pass (extract and optimize FSM).

6.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top_level.puf_module_inst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking top_level.uart_inst.rxstate as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking top_level.uart_inst.txstate as FSM state register:
    Register has an initialization value.

6.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1389 ($adff) from module top_level (D = $xor$top_level.v:74$4_Y [0], Q = \led_state [0]).
Adding EN signal on $procdff$1389 ($adff) from module top_level (D = \led_state [7:1], Q = \led_state [7:1]).
Handling D = Q on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$1398 ($adffe) from module top_level.
Adding EN signal on $flatten\uart_inst.$procdff$1380 ($adff) from module top_level (D = $flatten\uart_inst.$0\rxbitctr[2:0], Q = \uart_inst.rxbitctr).
Adding EN signal on $flatten\uart_inst.$procdff$1376 ($dff) from module top_level (D = $flatten\uart_inst.$0$lookahead\rxdataout$210[7:0]$214, Q = \uart_inst.rxdataout).
Adding EN signal on $flatten\uart_inst.$procdff$1373 ($adff) from module top_level (D = $flatten\uart_inst.$0\txstate[1:0], Q = \uart_inst.txstate).
Adding EN signal on $flatten\uart_inst.$procdff$1372 ($adff) from module top_level (D = $flatten\uart_inst.$0\txbitctr[2:0], Q = \uart_inst.txbitctr).
Adding EN signal on $flatten\uart_inst.$procdff$1370 ($adff) from module top_level (D = $flatten\uart_inst.$0\txpin[0:0], Q = \uart_inst.txpin).
Adding EN signal on $flatten\uart_inst.$procdff$1369 ($adff) from module top_level (D = $flatten\uart_inst.$0\txrdyout[0:0], Q = \uart_inst.txrdyout).
Adding EN signal on $flatten\puf_module_inst.$procdff$1388 ($adff) from module top_level (D = $flatten\puf_module_inst.$procmux$1309_Y, Q = \puf_module_inst.puf_byte_reg).
Adding EN signal on $flatten\puf_module_inst.$procdff$1387 ($adff) from module top_level (D = $flatten\puf_module_inst.$0\i_r[13:0], Q = \puf_module_inst.i_r).
Adding EN signal on $flatten\puf_module_inst.$procdff$1386 ($adff) from module top_level (D = $flatten\puf_module_inst.$0\uart_tx_enable[0:0], Q = \puf_module_inst.uart_tx_enable).
Adding EN signal on $flatten\puf_module_inst.$procdff$1385 ($adff) from module top_level (D = $flatten\puf_module_inst.$0\state[2:0], Q = \puf_module_inst.state).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~8 debug messages>

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1248: { $flatten\uart_inst.$procmux$1239_CMP $flatten\uart_inst.$procmux$1204_CMP }
  Optimizing cells in module \top_level.
Performed a total of 1 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.12.16. Rerunning OPT passes. (Maybe there is more to do..)

6.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

6.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

6.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.12.20. Executing OPT_DFF pass (perform DFF optimizations).

6.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.12.23. Finished OPT passes. (There is nothing left to do.)

6.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 9 bits (of 32) from port B of cell top_level.$lt$top_level.v:71$2 ($lt).
Removed top 31 bits (of 32) from port B of cell top_level.$add$top_level.v:72$3 ($add).
Removed top 9 bits (of 32) from port Y of cell top_level.$add$top_level.v:72$3 ($add).
Removed top 31 bits (of 32) from port B of cell top_level.$xor$top_level.v:74$4 ($xor).
Removed top 31 bits (of 32) from port Y of cell top_level.$xor$top_level.v:74$4 ($xor).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:198:make_patterns_logic$1427 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:198:make_patterns_logic$1425 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:198:make_patterns_logic$1423 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:198:make_patterns_logic$1405 ($ne).
Removed cell top_level.$flatten\uart_inst.$procmux$1282 ($mux).
Removed cell top_level.$flatten\uart_inst.$procmux$1244 ($mux).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$1237 ($mux).
Removed top 1 bits (of 2) from port B of cell top_level.$flatten\uart_inst.$procmux$1235_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$1224 ($mux).
Removed cell top_level.$flatten\uart_inst.$procmux$1201 ($mux).
Removed cell top_level.$flatten\uart_inst.$procmux$1191 ($mux).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:198:make_patterns_logic$1464 ($ne).
Removed cell top_level.$flatten\uart_inst.$procmux$1181 ($mux).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$1173 ($mux).
Removed cell top_level.$flatten\uart_inst.$procmux$1169 ($mux).
Removed cell top_level.$flatten\uart_inst.$procmux$1165 ($mux).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$1163 ($mux).
Removed cell top_level.$flatten\uart_inst.$procmux$1157 ($mux).
Removed top 1 bits (of 2) from port B of cell top_level.$flatten\uart_inst.$procmux$1154_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top_level.$flatten\uart_inst.$eq$uart.v:125$244 ($eq).
Removed top 7 bits (of 8) from port A of cell top_level.$flatten\uart_inst.$shl$uart.v:0$232 ($shl).
Removed top 9 bits (of 16) from port B of cell top_level.$flatten\uart_inst.$eq$uart.v:67$226 ($eq).
Removed top 10 bits (of 16) from port B of cell top_level.$flatten\uart_inst.$eq$uart.v:53$223 ($eq).
Removed top 4 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$650 ($eq).
Removed top 3 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$652 ($eq).
Removed top 3 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$654 ($eq).
Removed top 2 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$656 ($eq).
Removed top 2 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$658 ($eq).
Removed top 2 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$660 ($eq).
Removed top 2 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$662 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$664 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$666 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$668 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$670 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$672 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$674 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$676 ($eq).
Removed top 1 bits (of 5) from port A of cell top_level.$flatten\puf_module_inst.\ram_inst.$eq$combined_ram.v:29$678 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$794_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$795_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$796_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$797_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$798_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$799_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$800_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$801_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$802_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$803_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$804_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$805_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$806_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$807_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top_level.$flatten\puf_module_inst.\ram_inst.$procmux$808_CMP0 ($eq).
Removed cell top_level.$flatten\puf_module_inst.$procmux$1339 ($mux).
Removed top 1 bits (of 3) from port B of cell top_level.$flatten\puf_module_inst.$procmux$1338_CMP0 ($eq).
Removed cell top_level.$flatten\puf_module_inst.$procmux$1335 ($mux).
Removed cell top_level.$flatten\puf_module_inst.$procmux$1331 ($mux).
Removed top 1 bits (of 3) from mux cell top_level.$flatten\puf_module_inst.$procmux$1327 ($mux).
Removed top 2 bits (of 3) from port B of cell top_level.$flatten\puf_module_inst.$procmux$1319_CMP0 ($eq).
Removed cell top_level.$flatten\puf_module_inst.$procmux$1315 ($mux).
Removed top 1 bits (of 3) from port B of cell top_level.$flatten\puf_module_inst.$procmux$1312_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top_level.$flatten\puf_module_inst.$add$puf_module.v:165$206 ($add).
Removed top 18 bits (of 32) from port Y of cell top_level.$flatten\puf_module_inst.$add$puf_module.v:165$206 ($add).
Removed top 1 bits (of 8) from port B of cell top_level.$flatten\puf_module_inst.$eq$puf_module.v:107$203 ($eq).
Removed top 9 bits (of 32) from wire top_level.$add$top_level.v:72$3_Y.
Removed top 1 bits (of 3) from wire top_level.$flatten\puf_module_inst.$procmux$1327_Y.
Removed top 7 bits (of 8) from wire top_level.led_state.

6.14. Executing PEEPOPT pass (run peephole optimizers).

6.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

6.16. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module top_level that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\uart_inst.$shl$uart.v:0$232 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\uart_inst.$procmux$1204_CMP.
    Found 1 candidates: $flatten\uart_inst.$shl$uart.v:0$230
    Analyzing resource sharing with $flatten\uart_inst.$shl$uart.v:0$230 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\uart_inst.$procmux$1204_CMP.
      Activation pattern for cell $flatten\uart_inst.$shl$uart.v:0$232: $flatten\uart_inst.$procmux$1204_CMP = 1'1
      Activation pattern for cell $flatten\uart_inst.$shl$uart.v:0$230: $flatten\uart_inst.$procmux$1204_CMP = 1'1
      Size of SAT problem: 0 cells, 15 variables, 34 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\uart_inst.$procmux$1204_CMP = 1'1
  Analyzing resource sharing options for $flatten\uart_inst.$shl$uart.v:0$230 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\uart_inst.$procmux$1204_CMP.
    No candidates found.

6.17. Executing TECHMAP pass (map to technology primitives).

6.17.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

6.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~1 debug messages>

6.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_level:
  creating $macc model for $add$top_level.v:72$3 ($add).
  creating $macc model for $flatten\puf_module_inst.$add$puf_module.v:165$206 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:129$245 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:141$249 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:61$225 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:74$237 ($add).
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:74$237.
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:61$225.
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:141$249.
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:129$245.
  creating $alu model for $macc $flatten\puf_module_inst.$add$puf_module.v:165$206.
  creating $alu model for $macc $add$top_level.v:72$3.
  creating $alu model for $lt$top_level.v:71$2 ($lt): new $alu
  creating $alu cell for $lt$top_level.v:71$2: $auto$alumacc.cc:485:replace_alu$1474
  creating $alu cell for $add$top_level.v:72$3: $auto$alumacc.cc:485:replace_alu$1485
  creating $alu cell for $flatten\puf_module_inst.$add$puf_module.v:165$206: $auto$alumacc.cc:485:replace_alu$1488
  creating $alu cell for $flatten\uart_inst.$add$uart.v:129$245: $auto$alumacc.cc:485:replace_alu$1491
  creating $alu cell for $flatten\uart_inst.$add$uart.v:141$249: $auto$alumacc.cc:485:replace_alu$1494
  creating $alu cell for $flatten\uart_inst.$add$uart.v:61$225: $auto$alumacc.cc:485:replace_alu$1497
  creating $alu cell for $flatten\uart_inst.$add$uart.v:74$237: $auto$alumacc.cc:485:replace_alu$1500
  created 7 $alu and 0 $macc cells.

6.21. Executing OPT pass (performing simple optimizations).

6.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~2 debug messages>

6.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

6.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

6.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.21.6. Executing OPT_DFF pass (perform DFF optimizations).

6.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

6.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.21.9. Rerunning OPT passes. (Maybe there is more to do..)

6.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

6.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

6.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.21.13. Executing OPT_DFF pass (perform DFF optimizations).

6.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.21.16. Finished OPT passes. (There is nothing left to do.)

6.22. Executing MEMORY pass.

6.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

6.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

6.25. Executing TECHMAP pass (map to technology primitives).

6.25.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

6.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.26. Executing ICE40_BRAMINIT pass.

6.27. Executing OPT pass (performing simple optimizations).

6.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~47 debug messages>

6.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$1408 ($dffe) from module top_level (D = $flatten\uart_inst.$4$lookahead\rxdataout$210[7:0]$229, Q = \uart_inst.rxdataout, rval = 8'00000000).

6.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 1 unused cells and 36 unused wires.
<suppressed ~2 debug messages>

6.27.5. Rerunning OPT passes. (Removed registers in this run.)

6.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.27.8. Executing OPT_DFF pass (perform DFF optimizations).

6.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.27.10. Finished fast OPT passes.

6.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.29. Executing OPT pass (performing simple optimizations).

6.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

6.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    Consolidated identical input bits for $mux cell $flatten\puf_module_inst.$procmux$1327:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$1468 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$1468 [1]
      New connections: $auto$wreduce.cc:454:run$1468 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1218:
      Old ports: A=2'11, B=2'00, Y=$flatten\uart_inst.$procmux$1218_Y
      New ports: A=1'1, B=1'0, Y=$flatten\uart_inst.$procmux$1218_Y [0]
      New connections: $flatten\uart_inst.$procmux$1218_Y [1] = $flatten\uart_inst.$procmux$1218_Y [0]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1226:
      Old ports: A=2'10, B={ 1'1 $flatten\uart_inst.$eq$uart.v:70$236_Y }, Y=$flatten\uart_inst.$procmux$1226_Y
      New ports: A=1'0, B=$flatten\uart_inst.$eq$uart.v:70$236_Y, Y=$flatten\uart_inst.$procmux$1226_Y [0]
      New connections: $flatten\uart_inst.$procmux$1226_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1231:
      Old ports: A=2'10, B=2'00, Y=$flatten\uart_inst.$procmux$1231_Y
      New ports: A=1'1, B=1'0, Y=$flatten\uart_inst.$procmux$1231_Y [1]
      New connections: $flatten\uart_inst.$procmux$1231_Y [0] = 1'0
  Optimizing cells in module \top_level.
Performed a total of 4 changes.

6.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.29.6. Executing OPT_DFF pass (perform DFF optimizations).

6.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.29.9. Rerunning OPT passes. (Maybe there is more to do..)

6.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

6.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

6.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.29.13. Executing OPT_DFF pass (perform DFF optimizations).

6.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.29.16. Finished OPT passes. (There is nothing left to do.)

6.30. Executing ICE40_WRAPCARRY pass (wrap carries).

6.31. Executing TECHMAP pass (map to technology primitives).

6.31.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.31.2. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

6.31.3. Continuing TECHMAP pass.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ice40_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_ice40_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

6.31.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~548 debug messages>

6.31.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$80549b5634ba5efb7865d2564e81e5a8424f71e8\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~258 debug messages>

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~791 debug messages>

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~1449 debug messages>
Removed a total of 483 cells.

6.32.3. Executing OPT_DFF pass (perform DFF optimizations).

6.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 40 unused cells and 931 unused wires.
<suppressed ~41 debug messages>

6.32.5. Finished fast OPT passes.

6.33. Executing ICE40_OPT pass (performing simple optimizations).

6.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1474.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1474.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1485.slice[0].carry: CO=\counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1488.slice[0].carry: CO=\puf_module_inst.i_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1491.slice[0].carry: CO=\uart_inst.txctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1494.slice[0].carry: CO=\uart_inst.txbitctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1497.slice[0].carry: CO=\uart_inst.rxctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1500.slice[0].carry: CO=\uart_inst.rxbitctr [0]

6.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.33.4. Executing OPT_DFF pass (perform DFF optimizations).

6.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

6.33.6. Rerunning OPT passes. (Removed registers in this run.)

6.33.7. Running ICE40 specific optimizations.

6.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.33.10. Executing OPT_DFF pass (perform DFF optimizations).

6.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.33.12. Finished OPT passes. (There is nothing left to do.)

6.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.35. Executing TECHMAP pass (map to technology primitives).

6.35.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

6.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
No more expansions possible.
<suppressed ~124 debug messages>

6.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1485.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1488.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1491.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1494.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1497.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1500.slice[0].carry ($lut).

6.38. Executing ICE40_OPT pass (performing simple optimizations).

6.38.1. Running ICE40 specific optimizations.

6.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~188 debug messages>

6.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

6.38.4. Executing OPT_DFF pass (perform DFF optimizations).

6.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 587 unused wires.
<suppressed ~1 debug messages>

6.38.6. Rerunning OPT passes. (Removed registers in this run.)

6.38.7. Running ICE40 specific optimizations.

6.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

6.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

6.38.10. Executing OPT_DFF pass (perform DFF optimizations).

6.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

6.38.12. Finished OPT passes. (There is nothing left to do.)

6.39. Executing TECHMAP pass (map to technology primitives).

6.39.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.40. Executing ABC pass (technology mapping using ABC).

6.40.1. Extracting gate netlist of module `\top_level' to `<abc-temp-dir>/input.blif'..
Extracted 1617 gates and 2304 wires to a netlist network with 685 inputs and 169 outputs.

6.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     217.
ABC: Participating nodes from both networks       =     504.
ABC: Participating nodes from the first network   =     216. (  36.36 % of nodes)
ABC: Participating nodes from the second network  =     288. (  48.48 % of nodes)
ABC: Node pairs (any polarity)                    =     216. (  36.36 % of names can be moved)
ABC: Node pairs (same polarity)                   =     190. (  31.99 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      593
ABC RESULTS:        internal signals:     1450
ABC RESULTS:           input signals:      685
ABC RESULTS:          output signals:      169
Removing temp directory.

6.41. Executing ICE40_WRAPCARRY pass (wrap carries).

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 28 unused cells and 1096 unused wires.

6.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      662
  1-LUT               25
  2-LUT              116
  3-LUT              102
  4-LUT              419
  with \SB_CARRY    (#0)   63
  with \SB_CARRY    (#1)   63

Eliminating LUTs.
Number of LUTs:      662
  1-LUT               25
  2-LUT              116
  3-LUT              102
  4-LUT              419
  with \SB_CARRY    (#0)   63
  with \SB_CARRY    (#1)   63

Combining LUTs.
Number of LUTs:      609
  1-LUT               25
  2-LUT               60
  3-LUT               55
  4-LUT              469
  with \SB_CARRY    (#0)   63
  with \SB_CARRY    (#1)   63

Eliminated 0 LUTs.
Combined 53 LUTs.
<suppressed ~5088 debug messages>

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Continuing TECHMAP pass.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$7be893b882a6ffdbd9417ea3c8258c5f3652b124\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$e13d53d2f7f4329c814f78d8202f66066122bbc4\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$4e3b3a4c6320c0604b9c10ec6a41a752c14b8edb\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$3b4098f667ff8021cf0922e7abb002265fc63690\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$ec68da5892a57dd3ef23273063c77fe922ac8307\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$8a688b470fbdc357e4a14f08dc23c872c147c340\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$789c78f196b745ac8416d4350180b8715831126b\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1483 debug messages>
Removed 0 unused cells and 1468 unused wires.

6.45. Executing AUTONAME pass.
Renamed 17262 objects in module top_level (47 iterations).
<suppressed ~1058 debug messages>

6.46. Executing HIERARCHY pass (managing design hierarchy).

6.46.1. Analyzing design hierarchy..
Top module:  \top_level

6.46.2. Analyzing design hierarchy..
Top module:  \top_level
Removed 0 unused modules.

6.47. Printing statistics.

=== top_level ===

   Number of wires:                377
   Number of wire bits:           2369
   Number of public wires:         377
   Number of public wire bits:    2369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                828
     SB_CARRY                       85
     SB_DFFER                       35
     SB_DFFES                        2
     SB_DFFESR                       8
     SB_DFFR                        57
     SB_LUT4                       609
     SB_RAM40_4K                    32

6.48. Executing CHECK pass (checking for obvious problems).
Checking module top_level...
Found and reported 0 problems.

6.49. Executing JSON backend.

Warnings: 130 unique messages, 256 total
End of script. Logfile hash: 41c68a1287, CPU: user 0.70s system 0.02s, MEM: 64.38 MB peak
Yosys 0.10+66 (git sha1 97fce665c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 22% 1x abc (0 sec), 17% 30x opt_expr (0 sec), ...
