{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712750451018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712750451018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 15:00:50 2024 " "Processing started: Wed Apr 10 15:00:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712750451018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750451018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB_BISS -c USB_BISS " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB_BISS -c USB_BISS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750451018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712750451240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712750451240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll3m7.v 1 1 " "Found 1 design units, including 1 entities, in source file pll3m7.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll3m7 " "Found entity 1: pll3m7" {  } { { "pll3m7.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/pll3m7.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750455585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_size TX_size usb_biss.v(298) " "Verilog HDL Declaration information at usb_biss.v(298): object \"tx_size\" differs only in case from object \"TX_size\" in the same scope" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usb_biss.v 7 7 " "Using design file usb_biss.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_BISS " "Found entity 1: USB_BISS" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455639 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART " "Found entity 2: UART" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455639 ""} { "Info" "ISGN_ENTITY_NAME" "3 bin2deghex " "Found entity 3: bin2deghex" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455639 ""} { "Info" "ISGN_ENTITY_NAME" "4 d2h " "Found entity 4: d2h" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455639 ""} { "Info" "ISGN_ENTITY_NAME" "5 mfilt " "Found entity 5: mfilt" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455639 ""} { "Info" "ISGN_ENTITY_NAME" "6 CRC4_table " "Found entity 6: CRC4_table" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455639 ""} { "Info" "ISGN_ENTITY_NAME" "7 CRC4_calc " "Found entity 7: CRC4_calc" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk7M4 usb_biss.v(237) " "Verilog HDL Implicit Net warning at usb_biss.v(237): created implicit net for \"clk7M4\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk10M usb_biss.v(237) " "Verilog HDL Implicit Net warning at usb_biss.v(237): created implicit net for \"clk10M\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk16M usb_biss.v(237) " "Verilog HDL Implicit Net warning at usb_biss.v(237): created implicit net for \"clk16M\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX usb_biss.v(241) " "Verilog HDL Implicit Net warning at usb_biss.v(241): created implicit net for \"TX\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "POWER_CTRL usb_biss.v(242) " "Verilog HDL Implicit Net warning at usb_biss.v(242): created implicit net for \"POWER_CTRL\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_MODE_EN usb_biss.v(243) " "Verilog HDL Implicit Net warning at usb_biss.v(243): created implicit net for \"UART_MODE_EN\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX_start usb_biss.v(244) " "Verilog HDL Implicit Net warning at usb_biss.v(244): created implicit net for \"TX_start\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BISS_start usb_biss.v(247) " "Verilog HDL Implicit Net warning at usb_biss.v(247): created implicit net for \"BISS_start\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RnW usb_biss.v(250) " "Verilog HDL Implicit Net warning at usb_biss.v(250): created implicit net for \"RnW\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_filt usb_biss.v(296) " "Verilog HDL Implicit Net warning at usb_biss.v(296): created implicit net for \"RX_filt\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "USB_BISS " "Elaborating entity \"USB_BISS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712750455642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sen_MA usb_biss.v(73) " "Verilog HDL or VHDL warning at usb_biss.v(73): object \"sen_MA\" assigned a value but never read" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712750455642 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 usb_biss.v(33) " "Verilog HDL assignment warning at usb_biss.v(33): truncated value with size 32 to match size of target (3)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455642 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 usb_biss.v(54) " "Verilog HDL assignment warning at usb_biss.v(54): truncated value with size 32 to match size of target (21)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455642 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 usb_biss.v(106) " "Verilog HDL assignment warning at usb_biss.v(106): truncated value with size 32 to match size of target (9)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455643 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 usb_biss.v(111) " "Verilog HDL assignment warning at usb_biss.v(111): truncated value with size 32 to match size of target (9)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455643 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 usb_biss.v(118) " "Verilog HDL assignment warning at usb_biss.v(118): truncated value with size 32 to match size of target (9)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455643 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 usb_biss.v(127) " "Verilog HDL assignment warning at usb_biss.v(127): truncated value with size 32 to match size of target (6)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455643 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 usb_biss.v(141) " "Verilog HDL assignment warning at usb_biss.v(141): truncated value with size 32 to match size of target (9)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455643 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 usb_biss.v(146) " "Verilog HDL assignment warning at usb_biss.v(146): truncated value with size 11 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455643 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 usb_biss.v(164) " "Verilog HDL assignment warning at usb_biss.v(164): truncated value with size 32 to match size of target (14)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455646 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 usb_biss.v(171) " "Verilog HDL assignment warning at usb_biss.v(171): truncated value with size 32 to match size of target (14)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455646 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 usb_biss.v(187) " "Verilog HDL assignment warning at usb_biss.v(187): truncated value with size 32 to match size of target (14)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455647 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 usb_biss.v(192) " "Verilog HDL assignment warning at usb_biss.v(192): truncated value with size 32 to match size of target (9)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455647 "|USB_BISS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 usb_biss.v(221) " "Verilog HDL assignment warning at usb_biss.v(221): truncated value with size 32 to match size of target (6)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455647 "|USB_BISS"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AGPIO\[3\] ARDUINO_IO\[13\] usb_biss.v(20) " "Bidirectional port \"ARDUINO_IO\[13\]\" at usb_biss.v(20) has a one-way connection to bidirectional port \"AGPIO\[3\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455660 "|USB_BISS"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AGPIO\[2\] ARDUINO_IO\[12\] usb_biss.v(20) " "Bidirectional port \"ARDUINO_IO\[12\]\" at usb_biss.v(20) has a one-way connection to bidirectional port \"AGPIO\[2\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455660 "|USB_BISS"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AGPIO\[1\] ARDUINO_IO\[11\] usb_biss.v(20) " "Bidirectional port \"ARDUINO_IO\[11\]\" at usb_biss.v(20) has a one-way connection to bidirectional port \"AGPIO\[1\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455660 "|USB_BISS"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AGPIO\[4\] ARDUINO_IO\[10\] usb_biss.v(20) " "Bidirectional port \"ARDUINO_IO\[10\]\" at usb_biss.v(20) has a one-way connection to bidirectional port \"AGPIO\[4\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455660 "|USB_BISS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2deghex bin2deghex:b2dh_1 " "Elaborating entity \"bin2deghex\" for hierarchy \"bin2deghex:b2dh_1\"" {  } { { "usb_biss.v" "b2dh_1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455675 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "deg usb_biss.v(596) " "Verilog HDL Always Construct warning at usb_biss.v(596): variable \"deg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712750455675 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D360 usb_biss.v(596) " "Verilog HDL Always Construct warning at usb_biss.v(596): variable \"D360\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D60360 usb_biss.v(596) " "Verilog HDL Always Construct warning at usb_biss.v(596): variable \"D60360\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "deg usb_biss.v(597) " "Verilog HDL Always Construct warning at usb_biss.v(597): variable \"deg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 597 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D360 usb_biss.v(597) " "Verilog HDL Always Construct warning at usb_biss.v(597): variable \"D360\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 597 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "deg usb_biss.v(598) " "Verilog HDL Always Construct warning at usb_biss.v(598): variable \"deg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 598 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(599) " "Verilog HDL assignment warning at usb_biss.v(599): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(600) " "Verilog HDL assignment warning at usb_biss.v(600): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(601) " "Verilog HDL assignment warning at usb_biss.v(601): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(602) " "Verilog HDL assignment warning at usb_biss.v(602): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(603) " "Verilog HDL assignment warning at usb_biss.v(603): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(604) " "Verilog HDL assignment warning at usb_biss.v(604): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(605) " "Verilog HDL assignment warning at usb_biss.v(605): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 usb_biss.v(606) " "Verilog HDL assignment warning at usb_biss.v(606): truncated value with size 34 to match size of target (5)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455676 "|USB_BISS|bin2deghex:b2dh_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2h bin2deghex:b2dh_1\|d2h:u0 " "Elaborating entity \"d2h\" for hierarchy \"bin2deghex:b2dh_1\|d2h:u0\"" {  } { { "usb_biss.v" "u0" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC4_calc CRC4_calc:crc1 " "Elaborating entity \"CRC4_calc\" for hierarchy \"CRC4_calc:crc1\"" {  } { { "usb_biss.v" "crc1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC4_table CRC4_calc:crc1\|CRC4_table:tb1 " "Elaborating entity \"CRC4_table\" for hierarchy \"CRC4_calc:crc1\|CRC4_table:tb1\"" {  } { { "usb_biss.v" "tb1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll3m7 pll3m7:pll_1 " "Elaborating entity \"pll3m7\" for hierarchy \"pll3m7:pll_1\"" {  } { { "usb_biss.v" "pll_1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll3m7:pll_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll3m7:pll_1\|altpll:altpll_component\"" {  } { { "pll3m7.v" "altpll_component" { Text "D:/git/BISS-C/DE10-Lite/Quartus/pll3m7.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll3m7:pll_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll3m7:pll_1\|altpll:altpll_component\"" {  } { { "pll3m7.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/pll3m7.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll3m7:pll_1\|altpll:altpll_component " "Instantiated megafunction \"pll3m7:pll_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 250 " "Parameter \"clk0_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 37 " "Parameter \"clk0_multiply_by\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll3m7 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll3m7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750455714 ""}  } { { "pll3m7.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/pll3m7.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750455714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll3m7_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll3m7_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll3m7_altpll " "Found entity 1: pll3m7_altpll" {  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/pll3m7_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750455744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750455744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll3m7_altpll pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated " "Elaborating entity \"pll3m7_altpll\" for hierarchy \"pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_1 " "Elaborating entity \"UART\" for hierarchy \"UART:uart_1\"" {  } { { "usb_biss.v" "uart_1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_end_ok usb_biss.v(290) " "Verilog HDL or VHDL warning at usb_biss.v(290): object \"uart_rx_end_ok\" assigned a value but never read" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712750455747 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(287) " "Verilog HDL assignment warning at usb_biss.v(287): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 usb_biss.v(295) " "Verilog HDL assignment warning at usb_biss.v(295): truncated value with size 32 to match size of target (3)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 usb_biss.v(307) " "Verilog HDL assignment warning at usb_biss.v(307): truncated value with size 32 to match size of target (7)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 usb_biss.v(319) " "Verilog HDL assignment warning at usb_biss.v(319): truncated value with size 32 to match size of target (24)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 usb_biss.v(324) " "Verilog HDL assignment warning at usb_biss.v(324): truncated value with size 32 to match size of target (24)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 usb_biss.v(338) " "Verilog HDL assignment warning at usb_biss.v(338): truncated value with size 32 to match size of target (24)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 usb_biss.v(339) " "Verilog HDL assignment warning at usb_biss.v(339): truncated value with size 32 to match size of target (16)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 usb_biss.v(342) " "Verilog HDL assignment warning at usb_biss.v(342): truncated value with size 32 to match size of target (24)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455748 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 usb_biss.v(345) " "Verilog HDL assignment warning at usb_biss.v(345): truncated value with size 32 to match size of target (7)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455749 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 usb_biss.v(355) " "Verilog HDL assignment warning at usb_biss.v(355): truncated value with size 32 to match size of target (7)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455749 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(364) " "Verilog HDL assignment warning at usb_biss.v(364): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455749 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(366) " "Verilog HDL assignment warning at usb_biss.v(366): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455749 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(373) " "Verilog HDL assignment warning at usb_biss.v(373): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455749 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(407) " "Verilog HDL assignment warning at usb_biss.v(407): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(418) " "Verilog HDL assignment warning at usb_biss.v(418): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(419) " "Verilog HDL assignment warning at usb_biss.v(419): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "usb_biss.v(404) " "Verilog HDL Case Statement warning at usb_biss.v(404): can't check case statement for completeness because the case expression has too many possible states" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 404 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(434) " "Verilog HDL assignment warning at usb_biss.v(434): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(435) " "Verilog HDL assignment warning at usb_biss.v(435): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(447) " "Verilog HDL assignment warning at usb_biss.v(447): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(449) " "Verilog HDL assignment warning at usb_biss.v(449): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455750 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(459) " "Verilog HDL assignment warning at usb_biss.v(459): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455751 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 usb_biss.v(462) " "Verilog HDL assignment warning at usb_biss.v(462): truncated value with size 32 to match size of target (4)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455751 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(501) " "Verilog HDL assignment warning at usb_biss.v(501): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455751 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(511) " "Verilog HDL assignment warning at usb_biss.v(511): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455752 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(515) " "Verilog HDL assignment warning at usb_biss.v(515): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455752 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(522) " "Verilog HDL assignment warning at usb_biss.v(522): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455753 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(529) " "Verilog HDL assignment warning at usb_biss.v(529): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455753 "|USB_BISS|UART:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 usb_biss.v(538) " "Verilog HDL assignment warning at usb_biss.v(538): truncated value with size 32 to match size of target (8)" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712750455754 "|USB_BISS|UART:uart_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfilt UART:uart_1\|mfilt:Mfilt_rx " "Elaborating entity \"mfilt\" for hierarchy \"UART:uart_1\|mfilt:Mfilt_rx\"" {  } { { "usb_biss.v" "Mfilt_rx" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750455790 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_1\|UART_CLK " "Found clock multiplexer UART:uart_1\|UART_CLK" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 293 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1712750455895 "|USB_BISS|UART:uart_1|UART_CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1712750455895 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UART:uart_1\|DATA_BUF " "RAM logic \"UART:uart_1\|DATA_BUF\" is uninferred due to asynchronous read logic" {  } { { "usb_biss.v" "DATA_BUF" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 285 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1712750457028 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UART:uart_1\|BISS_RX " "RAM logic \"UART:uart_1\|BISS_RX\" is uninferred due to asynchronous read logic" {  } { { "usb_biss.v" "BISS_RX" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 284 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1712750457028 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1712750457028 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "bin2deghex:b2dh_1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bin2deghex:b2dh_1\|Mult1\"" {  } { { "usb_biss.v" "Mult1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2deghex:b2dh_1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2deghex:b2dh_1\|Div3\"" {  } { { "usb_biss.v" "Div3" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 604 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2deghex:b2dh_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2deghex:b2dh_1\|Mod2\"" {  } { { "usb_biss.v" "Mod2" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 603 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2deghex:b2dh_1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2deghex:b2dh_1\|Div2\"" {  } { { "usb_biss.v" "Div2" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 602 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bin2deghex:b2dh_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bin2deghex:b2dh_1\|Mult0\"" {  } { { "usb_biss.v" "Mult0" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2deghex:b2dh_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2deghex:b2dh_1\|Mod1\"" {  } { { "usb_biss.v" "Mod1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 601 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2deghex:b2dh_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2deghex:b2dh_1\|Mod0\"" {  } { { "usb_biss.v" "Mod0" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 600 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2deghex:b2dh_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2deghex:b2dh_1\|Div1\"" {  } { { "usb_biss.v" "Div1" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 600 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2deghex:b2dh_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2deghex:b2dh_1\|Div0\"" {  } { { "usb_biss.v" "Div0" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 599 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750458381 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712750458381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_mult:Mult1\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_mult:Mult1 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458406 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_brs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_brs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_brs " "Found entity 1: mult_brs" {  } { { "db/mult_brs.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/mult_brs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_divide:Div3\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 604 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_divide:Div3 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458449 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 604 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_divide:Mod2\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 603 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_divide:Mod2 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458541 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 603 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/lpm_divide_lll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_divide:Div2\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 602 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_divide:Div2 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458587 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 602 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_mult:Mult0\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_mult:Mult0 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458618 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 596 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2qs " "Found entity 1: mult_2qs" {  } { { "db/mult_2qs.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/mult_2qs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_divide:Mod1\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 601 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_divide:Mod1 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458645 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 601 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkl " "Found entity 1: lpm_divide_dkl" {  } { { "db/lpm_divide_dkl.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/lpm_divide_dkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2fe " "Found entity 1: alt_u_div_2fe" {  } { { "db/alt_u_div_2fe.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/alt_u_div_2fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_divide:Mod0\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 600 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_divide:Mod0 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458692 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 600 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkl " "Found entity 1: lpm_divide_gkl" {  } { { "db/lpm_divide_gkl.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/lpm_divide_gkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_divide:Div1\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 600 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_divide:Div1 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458738 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 600 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2deghex:b2dh_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin2deghex:b2dh_1\|lpm_divide:Div0\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 599 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750458785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2deghex:b2dh_1\|lpm_divide:Div0 " "Instantiated megafunction \"bin2deghex:b2dh_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712750458785 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 599 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712750458785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dsl " "Found entity 1: lpm_divide_dsl" {  } { { "db/lpm_divide_dsl.tdf" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/lpm_divide_dsl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712750458812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750458812 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712750459289 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "73 " "Ignored 73 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "73 " "Ignored 73 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1712750459338 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712750459338 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AGPIO\[0\] " "Inserted always-enabled tri-state buffer between \"AGPIO\[0\]\" and its non-tri-state driver." {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712750459352 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1712750459352 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[16\] " "bidirectional pin \"AGPIO\[16\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[17\] " "bidirectional pin \"AGPIO\[17\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[18\] " "bidirectional pin \"AGPIO\[18\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[19\] " "bidirectional pin \"AGPIO\[19\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[20\] " "bidirectional pin \"AGPIO\[20\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[21\] " "bidirectional pin \"AGPIO\[21\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[22\] " "bidirectional pin \"AGPIO\[22\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[23\] " "bidirectional pin \"AGPIO\[23\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[24\] " "bidirectional pin \"AGPIO\[24\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[25\] " "bidirectional pin \"AGPIO\[25\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[26\] " "bidirectional pin \"AGPIO\[26\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[27\] " "bidirectional pin \"AGPIO\[27\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[28\] " "bidirectional pin \"AGPIO\[28\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[29\] " "bidirectional pin \"AGPIO\[29\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[30\] " "bidirectional pin \"AGPIO\[30\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[31\] " "bidirectional pin \"AGPIO\[31\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[32\] " "bidirectional pin \"AGPIO\[32\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[33\] " "bidirectional pin \"AGPIO\[33\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[34\] " "bidirectional pin \"AGPIO\[34\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AGPIO\[35\] " "bidirectional pin \"AGPIO\[35\]\" has no driver" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712750459352 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1712750459352 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[5\] GND pin " "The pin \"AGPIO\[5\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[6\] GND pin " "The pin \"AGPIO\[6\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[7\] GND pin " "The pin \"AGPIO\[7\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[8\] GND pin " "The pin \"AGPIO\[8\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[9\] GND pin " "The pin \"AGPIO\[9\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[10\] GND pin " "The pin \"AGPIO\[10\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[11\] GND pin " "The pin \"AGPIO\[11\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[12\] GND pin " "The pin \"AGPIO\[12\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[13\] GND pin " "The pin \"AGPIO\[13\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[14\] GND pin " "The pin \"AGPIO\[14\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AGPIO\[15\] GND pin " "The pin \"AGPIO\[15\]\" is fed by GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1712750459353 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1712750459353 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[10\]\" is moved to its source" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1712750459362 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[13\]\" is moved to its source" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1712750459362 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1712750459362 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_en UART:uart_1\|TX_en~_emulated UART:uart_1\|TX_en~1 " "Register \"UART:uart_1\|TX_en\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_en~_emulated\" and latch \"UART:uart_1\|TX_en~1\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 290 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[23\] UART:uart_1\|TX_cou\[23\]~_emulated UART:uart_1\|TX_cou\[23\]~1 " "Register \"UART:uart_1\|TX_cou\[23\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[23\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[23\]~1\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[22\] UART:uart_1\|TX_cou\[22\]~_emulated UART:uart_1\|TX_cou\[22\]~5 " "Register \"UART:uart_1\|TX_cou\[22\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[22\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[22\]~5\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[21\] UART:uart_1\|TX_cou\[21\]~_emulated UART:uart_1\|TX_cou\[21\]~9 " "Register \"UART:uart_1\|TX_cou\[21\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[21\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[21\]~9\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[20\] UART:uart_1\|TX_cou\[20\]~_emulated UART:uart_1\|TX_cou\[20\]~13 " "Register \"UART:uart_1\|TX_cou\[20\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[20\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[20\]~13\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[19\] UART:uart_1\|TX_cou\[19\]~_emulated UART:uart_1\|TX_cou\[19\]~17 " "Register \"UART:uart_1\|TX_cou\[19\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[19\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[19\]~17\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[18\] UART:uart_1\|TX_cou\[18\]~_emulated UART:uart_1\|TX_cou\[18\]~21 " "Register \"UART:uart_1\|TX_cou\[18\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[18\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[18\]~21\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[17\] UART:uart_1\|TX_cou\[17\]~_emulated UART:uart_1\|TX_cou\[17\]~25 " "Register \"UART:uart_1\|TX_cou\[17\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[17\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[17\]~25\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[16\] UART:uart_1\|TX_cou\[16\]~_emulated UART:uart_1\|TX_cou\[16\]~29 " "Register \"UART:uart_1\|TX_cou\[16\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[16\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[16\]~29\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[15\] UART:uart_1\|TX_cou\[15\]~_emulated UART:uart_1\|TX_cou\[15\]~33 " "Register \"UART:uart_1\|TX_cou\[15\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[15\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[15\]~33\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[14\] UART:uart_1\|TX_cou\[14\]~_emulated UART:uart_1\|TX_cou\[14\]~37 " "Register \"UART:uart_1\|TX_cou\[14\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[14\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[14\]~37\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[13\] UART:uart_1\|TX_cou\[13\]~_emulated UART:uart_1\|TX_cou\[13\]~41 " "Register \"UART:uart_1\|TX_cou\[13\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[13\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[13\]~41\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[12\] UART:uart_1\|TX_cou\[12\]~_emulated UART:uart_1\|TX_cou\[12\]~45 " "Register \"UART:uart_1\|TX_cou\[12\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[12\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[12\]~45\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[11\] UART:uart_1\|TX_cou\[11\]~_emulated UART:uart_1\|TX_cou\[11\]~49 " "Register \"UART:uart_1\|TX_cou\[11\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[11\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[11\]~49\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[10\] UART:uart_1\|TX_cou\[10\]~_emulated UART:uart_1\|TX_cou\[10\]~53 " "Register \"UART:uart_1\|TX_cou\[10\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[10\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[10\]~53\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[9\] UART:uart_1\|TX_cou\[9\]~_emulated UART:uart_1\|TX_cou\[9\]~57 " "Register \"UART:uart_1\|TX_cou\[9\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[9\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[9\]~57\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[8\] UART:uart_1\|TX_cou\[8\]~_emulated UART:uart_1\|TX_cou\[8\]~61 " "Register \"UART:uart_1\|TX_cou\[8\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[8\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[8\]~61\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[7\] UART:uart_1\|TX_cou\[7\]~_emulated UART:uart_1\|TX_cou\[7\]~65 " "Register \"UART:uart_1\|TX_cou\[7\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[7\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[7\]~65\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[6\] UART:uart_1\|TX_cou\[6\]~_emulated UART:uart_1\|TX_cou\[6\]~69 " "Register \"UART:uart_1\|TX_cou\[6\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[6\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[6\]~69\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[5\] UART:uart_1\|TX_cou\[5\]~_emulated UART:uart_1\|TX_cou\[5\]~73 " "Register \"UART:uart_1\|TX_cou\[5\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[5\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[5\]~73\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[4\] UART:uart_1\|TX_cou\[4\]~_emulated UART:uart_1\|TX_cou\[4\]~77 " "Register \"UART:uart_1\|TX_cou\[4\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[4\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[4\]~77\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[3\] UART:uart_1\|TX_cou\[3\]~_emulated UART:uart_1\|TX_cou\[3\]~81 " "Register \"UART:uart_1\|TX_cou\[3\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[3\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[3\]~81\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[2\] UART:uart_1\|TX_cou\[2\]~_emulated UART:uart_1\|TX_cou\[2\]~85 " "Register \"UART:uart_1\|TX_cou\[2\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[2\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[2\]~85\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[1\] UART:uart_1\|TX_cou\[1\]~_emulated UART:uart_1\|TX_cou\[1\]~89 " "Register \"UART:uart_1\|TX_cou\[1\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[1\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[1\]~89\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|TX_cou\[0\] UART:uart_1\|TX_cou\[0\]~_emulated UART:uart_1\|TX_cou\[0\]~93 " "Register \"UART:uart_1\|TX_cou\[0\]\" is converted into an equivalent circuit using register \"UART:uart_1\|TX_cou\[0\]~_emulated\" and latch \"UART:uart_1\|TX_cou\[0\]~93\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|TX_cou[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[5\] UART:uart_1\|packet_cnt\[5\]~_emulated UART:uart_1\|packet_cnt\[5\]~1 " "Register \"UART:uart_1\|packet_cnt\[5\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[5\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[5\]~1\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[13\] UART:uart_1\|packet_cnt\[13\]~_emulated UART:uart_1\|packet_cnt\[13\]~5 " "Register \"UART:uart_1\|packet_cnt\[13\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[13\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[13\]~5\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[7\] UART:uart_1\|packet_cnt\[7\]~_emulated UART:uart_1\|packet_cnt\[7\]~9 " "Register \"UART:uart_1\|packet_cnt\[7\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[7\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[7\]~9\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[15\] UART:uart_1\|packet_cnt\[15\]~_emulated UART:uart_1\|packet_cnt\[15\]~13 " "Register \"UART:uart_1\|packet_cnt\[15\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[15\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[15\]~13\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[6\] UART:uart_1\|packet_cnt\[6\]~_emulated UART:uart_1\|packet_cnt\[6\]~17 " "Register \"UART:uart_1\|packet_cnt\[6\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[6\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[6\]~17\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[14\] UART:uart_1\|packet_cnt\[14\]~_emulated UART:uart_1\|packet_cnt\[14\]~21 " "Register \"UART:uart_1\|packet_cnt\[14\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[14\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[14\]~21\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[4\] UART:uart_1\|packet_cnt\[4\]~_emulated UART:uart_1\|packet_cnt\[4\]~25 " "Register \"UART:uart_1\|packet_cnt\[4\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[4\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[4\]~25\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[12\] UART:uart_1\|packet_cnt\[12\]~_emulated UART:uart_1\|packet_cnt\[12\]~29 " "Register \"UART:uart_1\|packet_cnt\[12\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[12\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[12\]~29\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[1\] UART:uart_1\|packet_cnt\[1\]~_emulated UART:uart_1\|packet_cnt\[1\]~33 " "Register \"UART:uart_1\|packet_cnt\[1\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[1\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[1\]~33\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[9\] UART:uart_1\|packet_cnt\[9\]~_emulated UART:uart_1\|packet_cnt\[9\]~37 " "Register \"UART:uart_1\|packet_cnt\[9\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[9\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[9\]~37\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[3\] UART:uart_1\|packet_cnt\[3\]~_emulated UART:uart_1\|packet_cnt\[3\]~41 " "Register \"UART:uart_1\|packet_cnt\[3\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[3\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[3\]~41\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[11\] UART:uart_1\|packet_cnt\[11\]~_emulated UART:uart_1\|packet_cnt\[11\]~45 " "Register \"UART:uart_1\|packet_cnt\[11\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[11\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[11\]~45\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[2\] UART:uart_1\|packet_cnt\[2\]~_emulated UART:uart_1\|packet_cnt\[2\]~49 " "Register \"UART:uart_1\|packet_cnt\[2\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[2\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[2\]~49\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[10\] UART:uart_1\|packet_cnt\[10\]~_emulated UART:uart_1\|packet_cnt\[10\]~53 " "Register \"UART:uart_1\|packet_cnt\[10\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[10\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[10\]~53\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[0\] UART:uart_1\|packet_cnt\[0\]~_emulated UART:uart_1\|packet_cnt\[0\]~57 " "Register \"UART:uart_1\|packet_cnt\[0\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[0\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[0\]~57\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:uart_1\|packet_cnt\[8\] UART:uart_1\|packet_cnt\[8\]~_emulated UART:uart_1\|packet_cnt\[8\]~61 " "Register \"UART:uart_1\|packet_cnt\[8\]\" is converted into an equivalent circuit using register \"UART:uart_1\|packet_cnt\[8\]~_emulated\" and latch \"UART:uart_1\|packet_cnt\[8\]~61\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712750459390 "|USB_BISS|UART:uart_1|packet_cnt[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1712750459390 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AGPIO\[0\]~synth " "Node \"AGPIO\[0\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LOG\[1\]~synth " "Node \"LOG\[1\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LOG\[2\]~synth " "Node \"LOG\[2\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LOG\[3\]~synth " "Node \"LOG\[3\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LOG\[4\]~synth " "Node \"LOG\[4\]~synth\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750461433 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712750461433 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712750461433 "|USB_BISS|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712750461433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712750461599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/BISS-C/DE10-Lite/Quartus/USB_BISS.map.smsg " "Generated suppressed messages file D:/git/BISS-C/DE10-Lite/Quartus/USB_BISS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750463685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712750463952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712750463952 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/pll3m7_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll3m7.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/pll3m7.v" 112 0 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 237 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1712750464133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750464329 "|USB_BISS|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712750464329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13675 " "Implemented 13675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712750464329 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712750464329 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Implemented 53 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712750464329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13541 " "Implemented 13541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712750464329 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712750464329 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712750464329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712750464329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 207 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712750464349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 15:01:04 2024 " "Processing ended: Wed Apr 10 15:01:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712750464349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712750464349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712750464349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712750464349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712750465370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712750465370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 15:01:05 2024 " "Processing started: Wed Apr 10 15:01:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712750465370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712750465370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off USB_BISS -c USB_BISS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off USB_BISS -c USB_BISS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712750465370 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712750465418 ""}
{ "Info" "0" "" "Project  = USB_BISS" {  } {  } 0 0 "Project  = USB_BISS" 0 0 "Fitter" 0 0 1712750465418 ""}
{ "Info" "0" "" "Revision = USB_BISS" {  } {  } 0 0 "Revision = USB_BISS" 0 0 "Fitter" 0 0 1712750465418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712750465509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712750465509 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "USB_BISS 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"USB_BISS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712750465542 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712750465562 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712750465562 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] 37 250 0 0 " "Implementing clock multiplication of 37, clock division of 250, and phase shift of 0 degrees (0 ps) for pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/pll3m7_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712750465595 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/pll3m7_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712750465595 ""}  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/pll3m7_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1712750465595 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712750465714 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712750465838 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712750465838 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712750465852 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712750465852 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712750465852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712750465852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712750465852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712750465852 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712750465856 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712750467406 ""}
{ "Info" "ISTA_SDC_FOUND" "USB_BISS.SDC " "Reading SDC File: 'USB_BISS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712750467416 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -multiply_by 37 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -multiply_by 37 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712750467428 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712750467428 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1712750467428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1712750467428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[0\]~58\|combout " "Node \"uart_1\|packet_cnt\[0\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~104\|dataa " "Node \"uart_1\|packet_cnt~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~104\|combout " "Node \"uart_1\|packet_cnt~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[0\]~58\|datad " "Node \"uart_1\|packet_cnt\[0\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[8\]~62\|combout " "Node \"uart_1\|packet_cnt\[8\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~103\|dataa " "Node \"uart_1\|packet_cnt~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~103\|combout " "Node \"uart_1\|packet_cnt~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[8\]~62\|datad " "Node \"uart_1\|packet_cnt\[8\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[11\]~46\|combout " "Node \"uart_1\|packet_cnt\[11\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~102\|dataa " "Node \"uart_1\|packet_cnt~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~102\|combout " "Node \"uart_1\|packet_cnt~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[11\]~46\|datad " "Node \"uart_1\|packet_cnt\[11\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[3\]~42\|combout " "Node \"uart_1\|packet_cnt\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~101\|dataa " "Node \"uart_1\|packet_cnt~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~101\|combout " "Node \"uart_1\|packet_cnt~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[3\]~42\|datad " "Node \"uart_1\|packet_cnt\[3\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[4\]~26\|combout " "Node \"uart_1\|packet_cnt\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~111\|dataa " "Node \"uart_1\|packet_cnt~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~111\|combout " "Node \"uart_1\|packet_cnt~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[4\]~26\|datad " "Node \"uart_1\|packet_cnt\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467441 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[12\]~30\|combout " "Node \"uart_1\|packet_cnt\[12\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~112\|dataa " "Node \"uart_1\|packet_cnt~112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~112\|combout " "Node \"uart_1\|packet_cnt~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[12\]~30\|datad " "Node \"uart_1\|packet_cnt\[12\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[14\]~22\|combout " "Node \"uart_1\|packet_cnt\[14\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~106\|dataa " "Node \"uart_1\|packet_cnt~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~106\|combout " "Node \"uart_1\|packet_cnt~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[14\]~22\|datad " "Node \"uart_1\|packet_cnt\[14\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[6\]~18\|combout " "Node \"uart_1\|packet_cnt\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~105\|dataa " "Node \"uart_1\|packet_cnt~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~105\|combout " "Node \"uart_1\|packet_cnt~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[6\]~18\|datad " "Node \"uart_1\|packet_cnt\[6\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[7\]~10\|combout " "Node \"uart_1\|packet_cnt\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~109\|dataa " "Node \"uart_1\|packet_cnt~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~109\|combout " "Node \"uart_1\|packet_cnt~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[7\]~10\|datad " "Node \"uart_1\|packet_cnt\[7\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[15\]~14\|combout " "Node \"uart_1\|packet_cnt\[15\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~110\|dataa " "Node \"uart_1\|packet_cnt~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~110\|combout " "Node \"uart_1\|packet_cnt~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[15\]~14\|datad " "Node \"uart_1\|packet_cnt\[15\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[13\]~6\|combout " "Node \"uart_1\|packet_cnt\[13\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~108\|dataa " "Node \"uart_1\|packet_cnt~108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~108\|combout " "Node \"uart_1\|packet_cnt~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[13\]~6\|datad " "Node \"uart_1\|packet_cnt\[13\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467442 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[5\]~2\|combout " "Node \"uart_1\|packet_cnt\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~107\|dataa " "Node \"uart_1\|packet_cnt~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~107\|combout " "Node \"uart_1\|packet_cnt~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[5\]~2\|datad " "Node \"uart_1\|packet_cnt\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467443 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~98\|combout " "Node \"uart_1\|packet_cnt~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[10\]~54\|datad " "Node \"uart_1\|packet_cnt\[10\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[10\]~54\|combout " "Node \"uart_1\|packet_cnt\[10\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~98\|dataa " "Node \"uart_1\|packet_cnt~98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467443 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~97\|combout " "Node \"uart_1\|packet_cnt~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[2\]~50\|datad " "Node \"uart_1\|packet_cnt\[2\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[2\]~50\|combout " "Node \"uart_1\|packet_cnt\[2\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~97\|dataa " "Node \"uart_1\|packet_cnt~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467443 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~2\|combout " "Node \"uart_1\|TX_en~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~16\|dataa " "Node \"uart_1\|TX_en~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~16\|combout " "Node \"uart_1\|TX_en~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~2\|datad " "Node \"uart_1\|TX_en~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 290 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467443 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[1\]~34\|combout " "Node \"uart_1\|packet_cnt\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~100\|dataa " "Node \"uart_1\|packet_cnt~100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~100\|combout " "Node \"uart_1\|packet_cnt~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[1\]~34\|datad " "Node \"uart_1\|packet_cnt\[1\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467443 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[9\]~38\|combout " "Node \"uart_1\|packet_cnt\[9\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~99\|dataa " "Node \"uart_1\|packet_cnt~99\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~99\|combout " "Node \"uart_1\|packet_cnt~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[9\]~38\|datad " "Node \"uart_1\|packet_cnt\[9\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467443 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467443 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[0\]~94\|combout " "Node \"uart_1\|TX_cou\[0\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|dataa " "Node \"uart_1\|TX_cou~147\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|combout " "Node \"uart_1\|TX_cou~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~148\|datac " "Node \"uart_1\|TX_cou~148\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~148\|combout " "Node \"uart_1\|TX_cou~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[0\]~94\|datad " "Node \"uart_1\|TX_cou\[0\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~146\|datab " "Node \"uart_1\|TX_cou~146\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~146\|combout " "Node \"uart_1\|TX_cou~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|datac " "Node \"uart_1\|TX_cou~147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467444 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[3\]~82\|combout " "Node \"uart_1\|TX_cou\[3\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~20\|datac " "Node \"uart_1\|Add4~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~20\|combout " "Node \"uart_1\|Add4~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~21\|datab " "Node \"uart_1\|Add4~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~21\|combout " "Node \"uart_1\|Add4~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[3\]~82\|datad " "Node \"uart_1\|TX_cou\[3\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467444 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[1\]~90\|combout " "Node \"uart_1\|TX_cou\[1\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~2\|datac " "Node \"uart_1\|Add4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~2\|combout " "Node \"uart_1\|Add4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~3\|datab " "Node \"uart_1\|Add4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~3\|combout " "Node \"uart_1\|Add4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[1\]~90\|datad " "Node \"uart_1\|TX_cou\[1\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467444 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[2\]~86\|combout " "Node \"uart_1\|TX_cou\[2\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~22\|datac " "Node \"uart_1\|Add4~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~22\|combout " "Node \"uart_1\|Add4~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~23\|datab " "Node \"uart_1\|Add4~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~23\|combout " "Node \"uart_1\|Add4~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[2\]~86\|datad " "Node \"uart_1\|TX_cou\[2\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467444 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467444 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[8\]~62\|combout " "Node \"uart_1\|TX_cou\[8\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~169\|dataa " "Node \"uart_1\|TX_cou~169\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~169\|combout " "Node \"uart_1\|TX_cou~169\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~170\|datad " "Node \"uart_1\|TX_cou~170\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~170\|combout " "Node \"uart_1\|TX_cou~170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[8\]~62\|datad " "Node \"uart_1\|TX_cou\[8\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[4\]~78\|combout " "Node \"uart_1\|TX_cou\[4\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~18\|datac " "Node \"uart_1\|Add4~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~18\|combout " "Node \"uart_1\|Add4~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~19\|datab " "Node \"uart_1\|Add4~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~19\|combout " "Node \"uart_1\|Add4~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[4\]~78\|datad " "Node \"uart_1\|TX_cou\[4\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[5\]~74\|combout " "Node \"uart_1\|TX_cou\[5\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~16\|datac " "Node \"uart_1\|Add4~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~16\|combout " "Node \"uart_1\|Add4~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~17\|datab " "Node \"uart_1\|Add4~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~17\|combout " "Node \"uart_1\|Add4~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[5\]~74\|datad " "Node \"uart_1\|TX_cou\[5\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[6\]~70\|combout " "Node \"uart_1\|TX_cou\[6\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~14\|datac " "Node \"uart_1\|Add4~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~14\|combout " "Node \"uart_1\|Add4~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~15\|datab " "Node \"uart_1\|Add4~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~15\|combout " "Node \"uart_1\|Add4~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[6\]~70\|datad " "Node \"uart_1\|TX_cou\[6\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[7\]~66\|combout " "Node \"uart_1\|TX_cou\[7\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~165\|dataa " "Node \"uart_1\|TX_cou~165\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~165\|combout " "Node \"uart_1\|TX_cou~165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~166\|datad " "Node \"uart_1\|TX_cou~166\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~166\|combout " "Node \"uart_1\|TX_cou~166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[7\]~66\|datad " "Node \"uart_1\|TX_cou\[7\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[21\]~10\|combout " "Node \"uart_1\|TX_cou\[21\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~164\|dataa " "Node \"uart_1\|TX_cou~164\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~164\|combout " "Node \"uart_1\|TX_cou~164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[21\]~10\|datad " "Node \"uart_1\|TX_cou\[21\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[22\]~6\|combout " "Node \"uart_1\|TX_cou\[22\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~163\|dataa " "Node \"uart_1\|TX_cou~163\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~163\|combout " "Node \"uart_1\|TX_cou~163\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[22\]~6\|datad " "Node \"uart_1\|TX_cou\[22\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[23\]~2\|combout " "Node \"uart_1\|TX_cou\[23\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~162\|dataa " "Node \"uart_1\|TX_cou~162\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~162\|combout " "Node \"uart_1\|TX_cou~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[23\]~2\|datad " "Node \"uart_1\|TX_cou\[23\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[9\]~58\|combout " "Node \"uart_1\|TX_cou\[9\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~161\|dataa " "Node \"uart_1\|TX_cou~161\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~161\|combout " "Node \"uart_1\|TX_cou~161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[9\]~58\|datad " "Node \"uart_1\|TX_cou\[9\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[10\]~54\|combout " "Node \"uart_1\|TX_cou\[10\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~160\|dataa " "Node \"uart_1\|TX_cou~160\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~160\|combout " "Node \"uart_1\|TX_cou~160\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[10\]~54\|datad " "Node \"uart_1\|TX_cou\[10\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[11\]~50\|combout " "Node \"uart_1\|TX_cou\[11\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~159\|dataa " "Node \"uart_1\|TX_cou~159\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~159\|combout " "Node \"uart_1\|TX_cou~159\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[11\]~50\|datad " "Node \"uart_1\|TX_cou\[11\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[12\]~46\|combout " "Node \"uart_1\|TX_cou\[12\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~158\|dataa " "Node \"uart_1\|TX_cou~158\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~158\|combout " "Node \"uart_1\|TX_cou~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[12\]~46\|datad " "Node \"uart_1\|TX_cou\[12\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[13\]~42\|combout " "Node \"uart_1\|TX_cou\[13\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~157\|dataa " "Node \"uart_1\|TX_cou~157\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~157\|combout " "Node \"uart_1\|TX_cou~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[13\]~42\|datad " "Node \"uart_1\|TX_cou\[13\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[14\]~38\|combout " "Node \"uart_1\|TX_cou\[14\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~156\|dataa " "Node \"uart_1\|TX_cou~156\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~156\|combout " "Node \"uart_1\|TX_cou~156\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[14\]~38\|datad " "Node \"uart_1\|TX_cou\[14\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[15\]~34\|combout " "Node \"uart_1\|TX_cou\[15\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~155\|dataa " "Node \"uart_1\|TX_cou~155\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~155\|combout " "Node \"uart_1\|TX_cou~155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[15\]~34\|datad " "Node \"uart_1\|TX_cou\[15\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467445 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[16\]~30\|combout " "Node \"uart_1\|TX_cou\[16\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~154\|dataa " "Node \"uart_1\|TX_cou~154\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~154\|combout " "Node \"uart_1\|TX_cou~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[16\]~30\|datad " "Node \"uart_1\|TX_cou\[16\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[17\]~26\|combout " "Node \"uart_1\|TX_cou\[17\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~153\|dataa " "Node \"uart_1\|TX_cou~153\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~153\|combout " "Node \"uart_1\|TX_cou~153\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[17\]~26\|datad " "Node \"uart_1\|TX_cou\[17\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[18\]~22\|combout " "Node \"uart_1\|TX_cou\[18\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~152\|dataa " "Node \"uart_1\|TX_cou~152\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~152\|combout " "Node \"uart_1\|TX_cou~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[18\]~22\|datad " "Node \"uart_1\|TX_cou\[18\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[19\]~18\|combout " "Node \"uart_1\|TX_cou\[19\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~151\|dataa " "Node \"uart_1\|TX_cou~151\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~151\|combout " "Node \"uart_1\|TX_cou~151\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[19\]~18\|datad " "Node \"uart_1\|TX_cou\[19\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[20\]~14\|combout " "Node \"uart_1\|TX_cou\[20\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~150\|dataa " "Node \"uart_1\|TX_cou~150\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~150\|combout " "Node \"uart_1\|TX_cou~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[20\]~14\|datad " "Node \"uart_1\|TX_cou\[20\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750467446 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1712750467446 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clk_div\[20\] " "Node: slow_clk_div\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Slow_angle\[0\] slow_clk_div\[20\] " "Register Slow_angle\[0\] is being clocked by slow_clk_div\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750467454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712750467454 "|USB_BISS|slow_clk_div[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|tx_clk_cou\[2\] " "Node: UART:uart_1\|tx_clk_cou\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|TX_buf\[1\] UART:uart_1\|tx_clk_cou\[2\] " "Register UART:uart_1\|TX_buf\[1\] is being clocked by UART:uart_1\|tx_clk_cou\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750467455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712750467455 "|USB_BISS|UART:uart_1|tx_clk_cou[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|TX_start " "Node: UART:uart_1\|TX_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch UART:uart_1\|TX_cou\[3\]~81 UART:uart_1\|TX_start " "Latch UART:uart_1\|TX_cou\[3\]~81 is being clocked by UART:uart_1\|TX_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750467455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712750467455 "|USB_BISS|UART:uart_1|TX_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BISS_read_end " "Node: BISS_read_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|BISS_read_cou\[2\] BISS_read_end " "Register UART:uart_1\|BISS_read_cou\[2\] is being clocked by BISS_read_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750467455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712750467455 "|USB_BISS|BISS_read_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MA_sync_start " "Node: MA_sync_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BISS_read_end MA_sync_start " "Register BISS_read_end is being clocked by MA_sync_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750467455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712750467455 "|USB_BISS|MA_sync_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCD_finish " "Node: SCD_finish was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|data_cou\[0\] SCD_finish " "Register UART:uart_1\|data_cou\[0\] is being clocked by SCD_finish" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750467455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712750467455 "|USB_BISS|SCD_finish"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712750467485 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712750467491 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712750467491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712750467491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712750467491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712750467491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712750467491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 135.135 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 135.135 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712750467491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 100.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712750467491 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712750467491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clk_div\[20\] " "Destination node slow_clk_div\[20\]" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467892 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467892 ""}  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/pll3m7_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467892 ""}  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/db/pll3m7_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCD_finish  " "Automatically promoted node SCD_finish " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCD_finish~3 " "Destination node SCD_finish~3" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467892 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BISS_read_end  " "Automatically promoted node BISS_read_end " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BISS_read_end~4 " "Destination node BISS_read_end~4" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 15554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467892 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_1\|UART_CLK  " "Automatically promoted node UART:uart_1\|UART_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|tx_clk_cou\[2\] " "Destination node UART:uart_1\|tx_clk_cou\[2\]" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_start " "Destination node UART:uart_1\|TX_start" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 265 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467892 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_1\|tx_clk_cou\[2\]  " "Automatically promoted node UART:uart_1\|tx_clk_cou\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|tx_clk_cou\[2\]~11 " "Destination node UART:uart_1\|tx_clk_cou\[2\]~11" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 10918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|LessThan2~0 " "Destination node UART:uart_1\|LessThan2~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 333 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 10924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467893 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MA_sync_start  " "Automatically promoted node MA_sync_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_sync_cou\[0\]~14 " "Destination node MA_sync_cou\[0\]~14" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder1~0 " "Destination node Decoder1~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NO_ACK~0 " "Destination node NO_ACK~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NO_ACK~2 " "Destination node NO_ACK~2" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NO_ACK~3 " "Destination node NO_ACK~3" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_sync_start~0 " "Destination node MA_sync_start~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_cou\[13\]~0 " "Destination node MA_cou\[13\]~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add6~29 " "Destination node Add6~29" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add6~30 " "Destination node Add6~30" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add6~31 " "Destination node Add6~31" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1712750467893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467893 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_1\|TX_start  " "Automatically promoted node UART:uart_1\|TX_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|tx_clk_cou\[3\]~18 " "Destination node UART:uart_1\|tx_clk_cou\[3\]~18" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 10927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[0\]~94 " "Destination node UART:uart_1\|TX_cou\[0\]~94" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[1\]~90 " "Destination node UART:uart_1\|TX_cou\[1\]~90" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[20\]~14 " "Destination node UART:uart_1\|TX_cou\[20\]~14" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[19\]~18 " "Destination node UART:uart_1\|TX_cou\[19\]~18" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[18\]~22 " "Destination node UART:uart_1\|TX_cou\[18\]~22" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[17\]~26 " "Destination node UART:uart_1\|TX_cou\[17\]~26" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[16\]~30 " "Destination node UART:uart_1\|TX_cou\[16\]~30" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[15\]~34 " "Destination node UART:uart_1\|TX_cou\[15\]~34" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[14\]~38 " "Destination node UART:uart_1\|TX_cou\[14\]~38" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 8225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1712750467893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467893 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 265 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slow_clk_div\[20\]  " "Automatically promoted node slow_clk_div\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clk_div\[20\]~58 " "Destination node slow_clk_div\[20\]~58" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 9241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467893 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_1\|BISS_start  " "Automatically promoted node UART:uart_1\|BISS_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CDM " "Destination node CDM" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CDM_shift\[15\]~10 " "Destination node CDM_shift\[15\]~10" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BISS_adr_cou\[5\]~9 " "Destination node BISS_adr_cou\[5\]~9" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_start~0 " "Destination node UART:uart_1\|BISS_start~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 267 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~849 " "Destination node UART:uart_1\|BISS_RX~849" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~851 " "Destination node UART:uart_1\|BISS_RX~851" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~853 " "Destination node UART:uart_1\|BISS_RX~853" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~855 " "Destination node UART:uart_1\|BISS_RX~855" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~856 " "Destination node UART:uart_1\|BISS_RX~856" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~857 " "Destination node UART:uart_1\|BISS_RX~857" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 14514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712750467894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1712750467894 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712750467894 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 267 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712750467894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712750468610 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712750468618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712750468618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712750468627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712750468640 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712750468651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712750468786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1712750468796 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1712750468796 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712750468796 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712750469406 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712750469415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712750470431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712750471199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712750471253 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712750473072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712750473072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712750474172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712750477766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712750477766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712750478460 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1712750478460 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712750478460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712750478463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.21 " "Total time spent on timing analysis during the Fitter is 1.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712750478719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712750478764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712750479987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712750479991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712750481532 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712750482975 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "68 MAX 10 " "68 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[16\] 3.3-V LVTTL AB12 " "Pin AGPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[16] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[16\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[17\] 3.3-V LVTTL Y11 " "Pin AGPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[17] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[17\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[18\] 3.3-V LVTTL AB11 " "Pin AGPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[18] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[18\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[19\] 3.3-V LVTTL W11 " "Pin AGPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[19] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[19\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[20\] 3.3-V LVTTL AB10 " "Pin AGPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[20] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[20\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[21\] 3.3-V LVTTL AA10 " "Pin AGPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[21] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[21\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[22\] 3.3-V LVTTL AA9 " "Pin AGPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[22] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[22\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[23\] 3.3-V LVTTL Y8 " "Pin AGPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[23] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[23\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[24\] 3.3-V LVTTL AA8 " "Pin AGPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[24] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[24\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[25\] 3.3-V LVTTL Y7 " "Pin AGPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[25] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[25\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[26\] 3.3-V LVTTL AA7 " "Pin AGPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[26] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[26\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[27\] 3.3-V LVTTL Y6 " "Pin AGPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[27] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[27\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[28\] 3.3-V LVTTL AA6 " "Pin AGPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[28] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[28\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[29\] 3.3-V LVTTL Y5 " "Pin AGPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[29] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[29\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[30\] 3.3-V LVTTL AA5 " "Pin AGPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[30] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[30\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[31\] 3.3-V LVTTL Y4 " "Pin AGPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[31] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[31\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[32\] 3.3-V LVTTL AB3 " "Pin AGPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[32] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[32\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[33\] 3.3-V LVTTL Y3 " "Pin AGPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[33] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[33\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[34\] 3.3-V LVTTL AB2 " "Pin AGPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[34] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[34\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[35\] 3.3-V LVTTL AA2 " "Pin AGPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[35] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[35\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[0\] 3.3-V LVTTL V10 " "Pin AGPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[1\] 3.3-V LVTTL W10 " "Pin AGPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[2\] 3.3-V LVTTL V9 " "Pin AGPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[3\] 3.3-V LVTTL W9 " "Pin AGPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[4\] 3.3-V LVTTL V8 " "Pin AGPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[5\] 3.3-V LVTTL W8 " "Pin AGPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[6\] 3.3-V LVTTL V7 " "Pin AGPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[7\] 3.3-V LVTTL W7 " "Pin AGPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[8\] 3.3-V LVTTL W6 " "Pin AGPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[8] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[9\] 3.3-V LVTTL V5 " "Pin AGPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[9] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[10\] 3.3-V LVTTL W5 " "Pin AGPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[10] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[11\] 3.3-V LVTTL AA15 " "Pin AGPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[11] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[12\] 3.3-V LVTTL AA14 " "Pin AGPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[12] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[13\] 3.3-V LVTTL W13 " "Pin AGPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[13] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[14\] 3.3-V LVTTL W12 " "Pin AGPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[14] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[15\] 3.3-V LVTTL AB13 " "Pin AGPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[15] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712750483923 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712750483923 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "53 " "Following 53 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[16\] a permanently disabled " "Pin AGPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[16] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[16\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[17\] a permanently disabled " "Pin AGPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[17] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[17\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[18\] a permanently disabled " "Pin AGPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[18] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[18\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[19\] a permanently disabled " "Pin AGPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[19] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[19\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[20\] a permanently disabled " "Pin AGPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[20] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[20\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[21\] a permanently disabled " "Pin AGPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[21] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[21\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[22\] a permanently disabled " "Pin AGPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[22] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[22\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[23\] a permanently disabled " "Pin AGPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[23] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[23\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[24\] a permanently disabled " "Pin AGPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[24] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[24\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[25\] a permanently disabled " "Pin AGPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[25] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[25\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[26\] a permanently disabled " "Pin AGPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[26] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[26\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[27\] a permanently disabled " "Pin AGPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[27] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[27\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[28\] a permanently disabled " "Pin AGPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[28] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[28\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[29\] a permanently disabled " "Pin AGPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[29] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[29\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[30\] a permanently disabled " "Pin AGPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[30] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[30\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[31\] a permanently disabled " "Pin AGPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[31] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[31\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[32\] a permanently disabled " "Pin AGPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[32] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[32\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[33\] a permanently disabled " "Pin AGPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[33] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[33\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[34\] a permanently disabled " "Pin AGPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[34] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[34\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[35\] a permanently disabled " "Pin AGPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[35] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[35\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[0\] a permanently enabled " "Pin AGPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[1\] a permanently enabled " "Pin AGPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[2\] a permanently enabled " "Pin AGPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[3\] a permanently enabled " "Pin AGPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[4\] a permanently enabled " "Pin AGPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[5\] a permanently enabled " "Pin AGPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[6\] a permanently enabled " "Pin AGPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[7\] a permanently enabled " "Pin AGPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[8\] a permanently enabled " "Pin AGPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[8] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[9\] a permanently enabled " "Pin AGPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[9] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[10\] a permanently enabled " "Pin AGPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[10] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[11\] a permanently enabled " "Pin AGPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[11] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[12\] a permanently enabled " "Pin AGPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[12] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[13\] a permanently enabled " "Pin AGPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[13] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[14\] a permanently enabled " "Pin AGPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[14] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[15\] a permanently enabled " "Pin AGPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { AGPIO[15] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712750483925 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1712750483925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/BISS-C/DE10-Lite/Quartus/USB_BISS.fit.smsg " "Generated suppressed messages file D:/git/BISS-C/DE10-Lite/Quartus/USB_BISS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712750484264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 237 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6767 " "Peak virtual memory: 6767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712750485193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 15:01:25 2024 " "Processing ended: Wed Apr 10 15:01:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712750485193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712750485193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712750485193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712750485193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712750486050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712750486050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 15:01:25 2024 " "Processing started: Wed Apr 10 15:01:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712750486050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712750486050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off USB_BISS -c USB_BISS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off USB_BISS -c USB_BISS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712750486050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712750486284 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712750487459 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712750487538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712750488162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 15:01:28 2024 " "Processing ended: Wed Apr 10 15:01:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712750488162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712750488162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712750488162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712750488162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712750488764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712750489145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712750489146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 15:01:28 2024 " "Processing started: Wed Apr 10 15:01:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712750489146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712750489146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta USB_BISS -c USB_BISS " "Command: quartus_sta USB_BISS -c USB_BISS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712750489146 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712750489201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712750489369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712750489369 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1712750489387 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1712750489387 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712750489667 ""}
{ "Info" "ISTA_SDC_FOUND" "USB_BISS.SDC " "Reading SDC File: 'USB_BISS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712750489791 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -multiply_by 37 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -multiply_by 37 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712750489800 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712750489800 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712750489800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1712750489800 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[4\]~26\|combout " "Node \"uart_1\|packet_cnt\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~111\|datad " "Node \"uart_1\|packet_cnt~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~111\|combout " "Node \"uart_1\|packet_cnt~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[4\]~26\|datad " "Node \"uart_1\|packet_cnt\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[12\]~30\|combout " "Node \"uart_1\|packet_cnt\[12\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~112\|datad " "Node \"uart_1\|packet_cnt~112\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~112\|combout " "Node \"uart_1\|packet_cnt~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[12\]~30\|datac " "Node \"uart_1\|packet_cnt\[12\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[6\]~18\|combout " "Node \"uart_1\|packet_cnt\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~105\|datad " "Node \"uart_1\|packet_cnt~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~105\|combout " "Node \"uart_1\|packet_cnt~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[6\]~18\|datac " "Node \"uart_1\|packet_cnt\[6\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[14\]~22\|combout " "Node \"uart_1\|packet_cnt\[14\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~106\|dataa " "Node \"uart_1\|packet_cnt~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~106\|combout " "Node \"uart_1\|packet_cnt~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[14\]~22\|datac " "Node \"uart_1\|packet_cnt\[14\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[11\]~46\|combout " "Node \"uart_1\|packet_cnt\[11\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~102\|dataa " "Node \"uart_1\|packet_cnt~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~102\|combout " "Node \"uart_1\|packet_cnt~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[11\]~46\|datad " "Node \"uart_1\|packet_cnt\[11\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[3\]~42\|combout " "Node \"uart_1\|packet_cnt\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~101\|datad " "Node \"uart_1\|packet_cnt~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~101\|combout " "Node \"uart_1\|packet_cnt~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[3\]~42\|datad " "Node \"uart_1\|packet_cnt\[3\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[8\]~62\|combout " "Node \"uart_1\|packet_cnt\[8\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~103\|datad " "Node \"uart_1\|packet_cnt~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~103\|combout " "Node \"uart_1\|packet_cnt~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[8\]~62\|datac " "Node \"uart_1\|packet_cnt\[8\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[2\]~50\|combout " "Node \"uart_1\|packet_cnt\[2\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~97\|datad " "Node \"uart_1\|packet_cnt~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~97\|combout " "Node \"uart_1\|packet_cnt~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[2\]~50\|datad " "Node \"uart_1\|packet_cnt\[2\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489815 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489815 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[0\]~58\|combout " "Node \"uart_1\|packet_cnt\[0\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~104\|datad " "Node \"uart_1\|packet_cnt~104\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~104\|combout " "Node \"uart_1\|packet_cnt~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[0\]~58\|datac " "Node \"uart_1\|packet_cnt\[0\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489816 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[10\]~54\|combout " "Node \"uart_1\|packet_cnt\[10\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~98\|dataa " "Node \"uart_1\|packet_cnt~98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~98\|combout " "Node \"uart_1\|packet_cnt~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[10\]~54\|datad " "Node \"uart_1\|packet_cnt\[10\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489816 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[5\]~2\|combout " "Node \"uart_1\|packet_cnt\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~107\|datad " "Node \"uart_1\|packet_cnt~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~107\|combout " "Node \"uart_1\|packet_cnt~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[5\]~2\|datad " "Node \"uart_1\|packet_cnt\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489816 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[13\]~6\|combout " "Node \"uart_1\|packet_cnt\[13\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~108\|datab " "Node \"uart_1\|packet_cnt~108\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~108\|combout " "Node \"uart_1\|packet_cnt~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[13\]~6\|datad " "Node \"uart_1\|packet_cnt\[13\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489816 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[15\]~14\|combout " "Node \"uart_1\|packet_cnt\[15\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~110\|datad " "Node \"uart_1\|packet_cnt~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~110\|combout " "Node \"uart_1\|packet_cnt~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[15\]~14\|datac " "Node \"uart_1\|packet_cnt\[15\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489816 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[7\]~10\|combout " "Node \"uart_1\|packet_cnt\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~109\|datad " "Node \"uart_1\|packet_cnt~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~109\|combout " "Node \"uart_1\|packet_cnt~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[7\]~10\|datac " "Node \"uart_1\|packet_cnt\[7\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489816 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~2\|combout " "Node \"uart_1\|TX_en~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~16\|datac " "Node \"uart_1\|TX_en~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~16\|combout " "Node \"uart_1\|TX_en~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~2\|datad " "Node \"uart_1\|TX_en~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489816 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 290 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489816 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[1\]~34\|combout " "Node \"uart_1\|packet_cnt\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489817 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~100\|datad " "Node \"uart_1\|packet_cnt~100\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489817 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~100\|combout " "Node \"uart_1\|packet_cnt~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489817 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[1\]~34\|datad " "Node \"uart_1\|packet_cnt\[1\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489817 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489817 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[9\]~38\|combout " "Node \"uart_1\|packet_cnt\[9\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~99\|datad " "Node \"uart_1\|packet_cnt~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt~99\|combout " "Node \"uart_1\|packet_cnt~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|packet_cnt\[9\]~38\|datad " "Node \"uart_1\|packet_cnt\[9\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 300 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[13\]~42\|combout " "Node \"uart_1\|TX_cou\[13\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~157\|datac " "Node \"uart_1\|TX_cou~157\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~157\|combout " "Node \"uart_1\|TX_cou~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[13\]~42\|datad " "Node \"uart_1\|TX_cou\[13\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[14\]~38\|combout " "Node \"uart_1\|TX_cou\[14\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~156\|datac " "Node \"uart_1\|TX_cou~156\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~156\|combout " "Node \"uart_1\|TX_cou~156\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[14\]~38\|datac " "Node \"uart_1\|TX_cou\[14\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[16\]~30\|combout " "Node \"uart_1\|TX_cou\[16\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~154\|datad " "Node \"uart_1\|TX_cou~154\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~154\|combout " "Node \"uart_1\|TX_cou~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[16\]~30\|datad " "Node \"uart_1\|TX_cou\[16\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[15\]~34\|combout " "Node \"uart_1\|TX_cou\[15\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~155\|datad " "Node \"uart_1\|TX_cou~155\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~155\|combout " "Node \"uart_1\|TX_cou~155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[15\]~34\|datad " "Node \"uart_1\|TX_cou\[15\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[21\]~10\|combout " "Node \"uart_1\|TX_cou\[21\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~164\|datad " "Node \"uart_1\|TX_cou~164\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~164\|combout " "Node \"uart_1\|TX_cou~164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[21\]~10\|datac " "Node \"uart_1\|TX_cou\[21\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[22\]~6\|combout " "Node \"uart_1\|TX_cou\[22\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~163\|datac " "Node \"uart_1\|TX_cou~163\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~163\|combout " "Node \"uart_1\|TX_cou~163\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[22\]~6\|datad " "Node \"uart_1\|TX_cou\[22\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[23\]~2\|combout " "Node \"uart_1\|TX_cou\[23\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~162\|datad " "Node \"uart_1\|TX_cou~162\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~162\|combout " "Node \"uart_1\|TX_cou~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[23\]~2\|datad " "Node \"uart_1\|TX_cou\[23\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[17\]~26\|combout " "Node \"uart_1\|TX_cou\[17\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~153\|datac " "Node \"uart_1\|TX_cou~153\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~153\|combout " "Node \"uart_1\|TX_cou~153\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[17\]~26\|datad " "Node \"uart_1\|TX_cou\[17\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[19\]~18\|combout " "Node \"uart_1\|TX_cou\[19\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~151\|datac " "Node \"uart_1\|TX_cou~151\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~151\|combout " "Node \"uart_1\|TX_cou~151\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[19\]~18\|datad " "Node \"uart_1\|TX_cou\[19\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[20\]~14\|combout " "Node \"uart_1\|TX_cou\[20\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~150\|datad " "Node \"uart_1\|TX_cou~150\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~150\|combout " "Node \"uart_1\|TX_cou~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[20\]~14\|datad " "Node \"uart_1\|TX_cou\[20\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[18\]~22\|combout " "Node \"uart_1\|TX_cou\[18\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~152\|datad " "Node \"uart_1\|TX_cou~152\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~152\|combout " "Node \"uart_1\|TX_cou~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[18\]~22\|datad " "Node \"uart_1\|TX_cou\[18\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[11\]~50\|combout " "Node \"uart_1\|TX_cou\[11\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~159\|datad " "Node \"uart_1\|TX_cou~159\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~159\|combout " "Node \"uart_1\|TX_cou~159\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[11\]~50\|datad " "Node \"uart_1\|TX_cou\[11\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[10\]~54\|combout " "Node \"uart_1\|TX_cou\[10\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~160\|datac " "Node \"uart_1\|TX_cou~160\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~160\|combout " "Node \"uart_1\|TX_cou~160\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[10\]~54\|datad " "Node \"uart_1\|TX_cou\[10\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[9\]~58\|combout " "Node \"uart_1\|TX_cou\[9\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~161\|datad " "Node \"uart_1\|TX_cou~161\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~161\|combout " "Node \"uart_1\|TX_cou~161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[9\]~58\|datad " "Node \"uart_1\|TX_cou\[9\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[12\]~46\|combout " "Node \"uart_1\|TX_cou\[12\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~158\|datad " "Node \"uart_1\|TX_cou~158\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~158\|combout " "Node \"uart_1\|TX_cou~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[12\]~46\|datac " "Node \"uart_1\|TX_cou\[12\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[1\]~90\|combout " "Node \"uart_1\|TX_cou\[1\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~2\|datad " "Node \"uart_1\|Add4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~2\|combout " "Node \"uart_1\|Add4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~3\|datac " "Node \"uart_1\|Add4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~3\|combout " "Node \"uart_1\|Add4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[1\]~90\|datad " "Node \"uart_1\|TX_cou\[1\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489818 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489818 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[2\]~86\|combout " "Node \"uart_1\|TX_cou\[2\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~22\|datad " "Node \"uart_1\|Add4~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~22\|combout " "Node \"uart_1\|Add4~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~23\|datac " "Node \"uart_1\|Add4~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~23\|combout " "Node \"uart_1\|Add4~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[2\]~86\|datad " "Node \"uart_1\|TX_cou\[2\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[0\]~94\|combout " "Node \"uart_1\|TX_cou\[0\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|datac " "Node \"uart_1\|TX_cou~147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|combout " "Node \"uart_1\|TX_cou~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~148\|datad " "Node \"uart_1\|TX_cou~148\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~148\|combout " "Node \"uart_1\|TX_cou~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[0\]~94\|datad " "Node \"uart_1\|TX_cou\[0\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~146\|datac " "Node \"uart_1\|TX_cou~146\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~146\|combout " "Node \"uart_1\|TX_cou~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|datad " "Node \"uart_1\|TX_cou~147\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[3\]~82\|combout " "Node \"uart_1\|TX_cou\[3\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~20\|datad " "Node \"uart_1\|Add4~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~20\|combout " "Node \"uart_1\|Add4~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~21\|datad " "Node \"uart_1\|Add4~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~21\|combout " "Node \"uart_1\|Add4~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[3\]~82\|datac " "Node \"uart_1\|TX_cou\[3\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[6\]~70\|combout " "Node \"uart_1\|TX_cou\[6\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~14\|datac " "Node \"uart_1\|Add4~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~14\|combout " "Node \"uart_1\|Add4~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~15\|datad " "Node \"uart_1\|Add4~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~15\|combout " "Node \"uart_1\|Add4~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[6\]~70\|datad " "Node \"uart_1\|TX_cou\[6\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[5\]~74\|combout " "Node \"uart_1\|TX_cou\[5\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~16\|datac " "Node \"uart_1\|Add4~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~16\|combout " "Node \"uart_1\|Add4~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~17\|datac " "Node \"uart_1\|Add4~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~17\|combout " "Node \"uart_1\|Add4~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[5\]~74\|datad " "Node \"uart_1\|TX_cou\[5\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[4\]~78\|combout " "Node \"uart_1\|TX_cou\[4\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~18\|datac " "Node \"uart_1\|Add4~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~18\|combout " "Node \"uart_1\|Add4~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~19\|datad " "Node \"uart_1\|Add4~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add4~19\|combout " "Node \"uart_1\|Add4~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[4\]~78\|datad " "Node \"uart_1\|TX_cou\[4\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 324 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[7\]~66\|combout " "Node \"uart_1\|TX_cou\[7\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~165\|datac " "Node \"uart_1\|TX_cou~165\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~165\|combout " "Node \"uart_1\|TX_cou~165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~166\|datad " "Node \"uart_1\|TX_cou~166\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~166\|combout " "Node \"uart_1\|TX_cou~166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[7\]~66\|datad " "Node \"uart_1\|TX_cou\[7\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[8\]~62\|combout " "Node \"uart_1\|TX_cou\[8\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~169\|datac " "Node \"uart_1\|TX_cou~169\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~169\|combout " "Node \"uart_1\|TX_cou~169\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~170\|datac " "Node \"uart_1\|TX_cou~170\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~170\|combout " "Node \"uart_1\|TX_cou~170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[8\]~62\|datad " "Node \"uart_1\|TX_cou\[8\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712750489819 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 332 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Quartus/usb_biss.v" 292 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1712750489819 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clk_div\[20\] " "Node: slow_clk_div\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Slow_angle\[0\]~_Duplicate_1 slow_clk_div\[20\] " "Register Slow_angle\[0\]~_Duplicate_1 is being clocked by slow_clk_div\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750489828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750489828 "|USB_BISS|slow_clk_div[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|tx_clk_cou\[2\] " "Node: UART:uart_1\|tx_clk_cou\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|TX_buf\[1\] UART:uart_1\|tx_clk_cou\[2\] " "Register UART:uart_1\|TX_buf\[1\] is being clocked by UART:uart_1\|tx_clk_cou\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750489828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750489828 "|USB_BISS|UART:uart_1|tx_clk_cou[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|TX_start " "Node: UART:uart_1\|TX_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch UART:uart_1\|TX_cou\[2\]~85 UART:uart_1\|TX_start " "Latch UART:uart_1\|TX_cou\[2\]~85 is being clocked by UART:uart_1\|TX_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750489828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750489828 "|USB_BISS|UART:uart_1|TX_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCD_finish " "Node: SCD_finish was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|data_cou\[0\] SCD_finish " "Register UART:uart_1\|data_cou\[0\] is being clocked by SCD_finish" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750489828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750489828 "|USB_BISS|SCD_finish"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BISS_read_end " "Node: BISS_read_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|BISS_read_cou\[6\] BISS_read_end " "Register UART:uart_1\|BISS_read_cou\[6\] is being clocked by BISS_read_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750489828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750489828 "|USB_BISS|BISS_read_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MA_sync_start " "Node: MA_sync_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BISS_read_end MA_sync_start " "Register BISS_read_end is being clocked by MA_sync_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750489828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750489828 "|USB_BISS|MA_sync_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712750489841 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712750489848 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712750489852 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1712750489861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.288 " "Worst-case setup slack is 16.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.288               0.000 MAX10_CLK1_50  " "   16.288               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.321               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   54.321               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.446               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   90.446               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750489864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.347               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 MAX10_CLK1_50  " "    0.355               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.413               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750489867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 65.376 " "Worst-case recovery slack is 65.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.376               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   65.376               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750489868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 69.089 " "Worst-case removal slack is 69.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   69.089               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   69.089               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750489870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.591 " "Worst-case minimum pulse width slack is 9.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 MAX10_CLK1_50  " "    9.591               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.720               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.720               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   67.285               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   67.285               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750489870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750489870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712750489892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712750489914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712750491513 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clk_div\[20\] " "Node: slow_clk_div\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Slow_angle\[0\]~_Duplicate_1 slow_clk_div\[20\] " "Register Slow_angle\[0\]~_Duplicate_1 is being clocked by slow_clk_div\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750491767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750491767 "|USB_BISS|slow_clk_div[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|tx_clk_cou\[2\] " "Node: UART:uart_1\|tx_clk_cou\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|TX_buf\[1\] UART:uart_1\|tx_clk_cou\[2\] " "Register UART:uart_1\|TX_buf\[1\] is being clocked by UART:uart_1\|tx_clk_cou\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750491767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750491767 "|USB_BISS|UART:uart_1|tx_clk_cou[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|TX_start " "Node: UART:uart_1\|TX_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch UART:uart_1\|TX_cou\[2\]~85 UART:uart_1\|TX_start " "Latch UART:uart_1\|TX_cou\[2\]~85 is being clocked by UART:uart_1\|TX_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750491767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750491767 "|USB_BISS|UART:uart_1|TX_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCD_finish " "Node: SCD_finish was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|data_cou\[0\] SCD_finish " "Register UART:uart_1\|data_cou\[0\] is being clocked by SCD_finish" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750491767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750491767 "|USB_BISS|SCD_finish"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BISS_read_end " "Node: BISS_read_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|BISS_read_cou\[6\] BISS_read_end " "Register UART:uart_1\|BISS_read_cou\[6\] is being clocked by BISS_read_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750491767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750491767 "|USB_BISS|BISS_read_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MA_sync_start " "Node: MA_sync_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BISS_read_end MA_sync_start " "Register BISS_read_end is being clocked by MA_sync_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750491767 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750491767 "|USB_BISS|MA_sync_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712750491768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.661 " "Worst-case setup slack is 16.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.661               0.000 MAX10_CLK1_50  " "   16.661               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.234               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.234               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   91.054               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   91.054               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750491783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 MAX10_CLK1_50  " "    0.321               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.333               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750491786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 65.451 " "Worst-case recovery slack is 65.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.451               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   65.451               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750491787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 68.954 " "Worst-case removal slack is 68.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   68.954               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   68.954               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750491788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.563 " "Worst-case minimum pulse width slack is 9.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.563               0.000 MAX10_CLK1_50  " "    9.563               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.709               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.709               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   67.097               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   67.097               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750491789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750491789 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712750491809 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clk_div\[20\] " "Node: slow_clk_div\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Slow_angle\[0\]~_Duplicate_1 slow_clk_div\[20\] " "Register Slow_angle\[0\]~_Duplicate_1 is being clocked by slow_clk_div\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750492026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750492026 "|USB_BISS|slow_clk_div[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|tx_clk_cou\[2\] " "Node: UART:uart_1\|tx_clk_cou\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|TX_buf\[1\] UART:uart_1\|tx_clk_cou\[2\] " "Register UART:uart_1\|TX_buf\[1\] is being clocked by UART:uart_1\|tx_clk_cou\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750492026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750492026 "|USB_BISS|UART:uart_1|tx_clk_cou[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|TX_start " "Node: UART:uart_1\|TX_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch UART:uart_1\|TX_cou\[2\]~85 UART:uart_1\|TX_start " "Latch UART:uart_1\|TX_cou\[2\]~85 is being clocked by UART:uart_1\|TX_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750492026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750492026 "|USB_BISS|UART:uart_1|TX_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCD_finish " "Node: SCD_finish was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|data_cou\[0\] SCD_finish " "Register UART:uart_1\|data_cou\[0\] is being clocked by SCD_finish" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750492026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750492026 "|USB_BISS|SCD_finish"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BISS_read_end " "Node: BISS_read_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|BISS_read_cou\[6\] BISS_read_end " "Register UART:uart_1\|BISS_read_cou\[6\] is being clocked by BISS_read_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750492026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750492026 "|USB_BISS|BISS_read_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MA_sync_start " "Node: MA_sync_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BISS_read_end MA_sync_start " "Register BISS_read_end is being clocked by MA_sync_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712750492026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712750492026 "|USB_BISS|MA_sync_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712750492027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.348 " "Worst-case setup slack is 18.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.348               0.000 MAX10_CLK1_50  " "   18.348               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.801               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   61.801               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.847               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   95.847               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750492036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 MAX10_CLK1_50  " "    0.151               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.151               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.207               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750492040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 66.640 " "Worst-case recovery slack is 66.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   66.640               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   66.640               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750492041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 68.078 " "Worst-case removal slack is 68.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   68.078               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   68.078               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750492045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.332 " "Worst-case minimum pulse width slack is 9.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.332               0.000 MAX10_CLK1_50  " "    9.332               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.797               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.797               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   67.128               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   67.128               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712750492045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712750492045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712750492711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712750492716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 246 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712750492777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 15:01:32 2024 " "Processing ended: Wed Apr 10 15:01:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712750492777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712750492777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712750492777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712750492777 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 691 s " "Quartus Prime Full Compilation was successful. 0 errors, 691 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712750493364 ""}
