<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="FIFO" module="FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2025 04 14 11:28:01.099" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="FIFO.lpc" type="lpc" modified="2025 04 14 11:27:59.709"/>
		<File name="FIFO.vhd" type="top_level_vhdl" modified="2025 04 14 11:27:59.765"/>
		<File name="FIFO_tmpl.vhd" type="template_vhdl" modified="2025 04 14 11:27:59.765"/>
		<File name="tb_FIFO_tmpl.vhd" type="testbench_vhdl" modified="2025 04 14 11:27:59.765"/>
  </Package>
</DiamondModule>
