// Seed: 746306849
module module_0 (
    input uwire id_0,
    input tri   id_1
);
endmodule
module module_1 (
    input tri0 id_0
);
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    input uwire id_8,
    input supply0 id_9
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign modCall_1.id_1 = 0;
  tri0  id_11;
  logic id_12 = 1;
  wire  id_13;
  assign id_11 = -1;
  wire id_14;
endmodule
