library ieee ;
use ieee.std_logic_1164.all ;
use ieee.std_logic_unsigned.all ;
use work.cpulib.all;

entity rs_cpu is
port(ARdata,PCdata  : buffer std_logic_vector(15 downto 0);
     DRdata,ACdata  : buffer std_logic_vector(7 downto 0);
     IRdata,TRdata  : buffer std_logic_vector(7 downto 0);
     RRdata         : buffer std_logic_vector(7 downto 0);
     ZRdata         : buffer std_logic ; 
     clock,reset    : in std_logic;
     mOP            : buffer std_logic_vector(26 downto 0); 
     addressBus     : buffer std_logic_vector(15 downto 0);
     dataBus        : buffer std_logic_vector(7 downto 0));
end rs_cpu ;

architecture arc of rs_cpu is
begin
    
end arc;
