<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=12&amp;t=8082" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2012-07-22T02:35:47-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=12&amp;t=8082</id>
<entry>
<author><name><![CDATA[btlhs]]></name></author>
<updated>2012-07-22T02:35:47-07:00</updated>
<published>2012-07-22T02:35:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=97014#p97014</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=97014#p97014"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=97014#p97014"><![CDATA[
<div class="quotetitle">bazz wrote:</div><div class="quotecontent"><br />in other news I wired my TSOP memory to the cart.. but all I get is $FE everywhere.. Cant erase cant flash.. The only things I can think are<br /><br />POSSIBLE ISSUES<br />----------------------<br />A) The TSOP has shorts.. it is my 1st doing TSOP with my shitty soldering equipment I used no solder paste.. I wouldnt be surprised if this is the problem...<br /><br />b) The 32-pin Mask ROM pinout on wiki.superfamicom.org/ is not matching with my Mario Paint pinout... <br /><br />It looks like I will have to ensure both are correct.. and RE-DO the whole FACKIN THING!<br /><br />EDIT: Checked the pinout, and it does match for several pins, so I am assuming it is the same pinout.. looks like my TSOP is fucked.. I need someone to solder a TSOP-40pin to the board :/<br /></div><br /><br />I think that you are neglecting the fact that A15 has something to do with enabling HiROM access.  Though you seem to be on the right track with accessing areas of memory, you are trying to access Bank-&gt;(00-3F/80-BF) addressses-&gt; 8000-FFFF within SMW, right?<br /><br />I think that accessing HiROM as enabled by A15 will point you in the right direction as to why you aren't seeing what you should.   This should help: <!-- m --><a class="postlink" href="http://wiki.superfamicom.org/snes/show/Memory+Mapping">http://wiki.superfamicom.org/snes/show/Memory+Mapping</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5368">btlhs</a> — Sun Jul 22, 2012 2:35 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[pichichi010]]></name></author>
<updated>2012-05-18T07:39:34-07:00</updated>
<published>2012-05-18T07:39:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=94031#p94031</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=94031#p94031"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=94031#p94031"><![CDATA[
Hey guys I needed some slightly help with a related topic<br /><br /><br />Are the Address Decoder 74LS139 chips compatible with the MAD-1 ones?<br /><br />What I want to do is very simple.<br /><br />find a chip that can be replaces with the MAD1 chip and  will work.<br /><br />I am using the flash AM290F32 memory only one.<br /><br />Let me know!<br /><br />Thanks!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5138">pichichi010</a> — Fri May 18, 2012 7:39 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-22T12:01:24-07:00</updated>
<published>2011-09-22T12:01:24-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84320#p84320</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84320#p84320"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84320#p84320"><![CDATA[
definitely not checking for /CE high<br />here is more precise layout...<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">                          __  __ <br />                  /cart  |01\/16| +5V <br />                  a22    |02  15| &#40;07&#41; <br />                  a21    |03  14| ROM A19 = A20<br />                  /oe    |04  13| /RST + base of transistor <br />                  nc     |05  12| nc <br />                  nc     |06  11| nc <br />                  &#40;15&#41;   |07  10| nc <br />                  GND    |08  09| emitter of transistor<br />                          ------ <br /><br /><br />Collector of transistor is connected to RAM /CS<br /></div><br /><br />in other news I wired my TSOP memory to the cart.. but all I get is $FE everywhere.. Cant erase cant flash.. The only things I can think are<br /><br />POSSIBLE ISSUES<br />----------------------<br />A) The TSOP has shorts.. it is my 1st doing TSOP with my shitty soldering equipment I used no solder paste.. I wouldnt be surprised if this is the problem...<br /><br />b) The 32-pin Mask ROM pinout on wiki.superfamicom.org/ is not matching with my Mario Paint pinout... <br /><br />It looks like I will have to ensure both are correct.. and RE-DO the whole FACKIN THING!<br /><br />EDIT: Checked the pinout, and it does match for several pins, so I am assuming it is the same pinout.. looks like my TSOP is fucked.. I need someone to solder a TSOP-40pin to the board :/<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Thu Sep 22, 2011 12:01 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2011-09-20T10:21:20-07:00</updated>
<published>2011-09-20T10:21:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84243#p84243</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84243#p84243"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84243#p84243"><![CDATA[
Sure it isn't checking for A22-A20 high and /CE high?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Tue Sep 20, 2011 10:21 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-20T09:36:42-07:00</updated>
<published>2011-09-20T09:36:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84242#p84242</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84242#p84242"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84242#p84242"><![CDATA[
In wiring my 32 Mbit flash.. I feel that I may have to wire another decoder to see if A15 is high -&gt; Enable ROM again/disable /CS and vice versa.. does this sound about right???<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Tue Sep 20, 2011 9:36 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-20T00:13:41-07:00</updated>
<published>2011-09-20T00:13:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84231#p84231</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84231#p84231"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=84231#p84231"><![CDATA[
Ok something new I don't understand. Teh SRAM is decoded to $70:0000<br /><br />Now, with the address decoder operating the way we have shown, how is the ROM getting mapped at $70:8000?? I ran the super mario world in Super Sleuth and the bus shows ROM there.. Is this correct?? But how? The address decoder  checks for A22-A20 HIGH.. then disables rom output and enables RAM /CS. So if this is true, how would setting A15 change anything to Re-Enable ROM??<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Tue Sep 20, 2011 12:13 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-05T11:16:39-07:00</updated>
<published>2011-09-05T11:16:39-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83517#p83517</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83517#p83517"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83517#p83517"><![CDATA[
It wouldn't quite be HiRom or LoRom.. afaik<br /><br />I want to talk about another component I found on the Cartridge.. It seems to be a PNP transistor (guessing, but it only makes sense),<br /><br />I haven't drawn a schematic, but excluding a couple resistors and a diode, it looks like this:<br /><br />TRANSISTOR<br />--------<br />base -&gt; A21<br /><br />collector -&gt; RAM /CS<br /><br />Emitter -&gt; DECODER Pin#15<br /><br />don't connect RAM /CS to the decoder unless A21 is High, that is what this is doing??? but it's like Why????<br />Why bother with this if the decoder has already checked if A21 as well as A22+A20 are high?? We should be good to go already...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Mon Sep 05, 2011 11:16 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2011-09-05T07:24:49-07:00</updated>
<published>2011-09-05T07:24:49-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83509#p83509</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83509#p83509"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83509#p83509"><![CDATA[
<div class="quotetitle">bazz wrote:</div><div class="quotecontent"><br />My next wonder is that if I wire my flash rom pin A15, I will be able to get ROM on $0000-$FFFF on any banks $40-$7D instead of only mirrored $8000-$FFFF<br /></div><br />That's HiROM, right?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Sep 05, 2011 7:24 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-05T02:43:39-07:00</updated>
<published>2011-09-05T02:43:39-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83506#p83506</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83506#p83506"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83506#p83506"><![CDATA[
Here it is corrected.. And now I know the adjustments I need to make..<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">Address Decoder 74LS139 Pinout &#40;SUPER MARIO WORLD&#41; <br />                            __  __ <br />            SNES #49 /CART |01\/16| +5V <br />                       A22 |02  15| &#40;7&#41; <br />                       A21 |03  14| A20 <br />                /  ------- |04  13| RESET <br />   ROM /OE &lt;----AND------- |05  12| NC <br />                \  ------- |06  11| NC <br />                      &#40;15&#41; |07  10| \---AND--&gt; ROM /OE<br />                       GND |08  09| RAM /CE </div><br /><br />Pins 4,5,6,10 all collectively go into a DUAL AND Logic Gate, meaning that if ROM /OE ever has an instance of being low, IT WILL BE SET LOW, the gate will turn all other HIGH signals to lows..<br /><br />ROM /OE only appears once on the second decoder because we can only enable ROM when we are not resetting AND not using A20.. or we can use the RAM chip / do nothing (reset).<br /><br />The addition of the Gate was necessary, before the addition, whenever either A22 or A21 was set, the ROM output would become disabled.. SMW had a small ROM size of 4Mbit -&gt; only 16 32K banks..... so they could do this.. But This logic gate fix allows the ROM to continue being enabled for all Addresses using A22-A20 address bits.<br /><br />This effectively enables Mapping of ROM from $10:0000-&gt;$7F:0000!! And of course it will be mirrored in banks $80-$FF.<br /><br />My next wonder is that if I wire my flash rom pin A15, I will be able to get ROM on $0000-$FFFF on any banks $40-$7D instead of only mirrored $8000-$FFFF<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Mon Sep 05, 2011 2:43 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-05T01:22:04-07:00</updated>
<published>2011-09-05T01:22:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83503#p83503</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83503#p83503"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83503#p83503"><![CDATA[
ha, cept i just realized that $70:0000 is actually bits A22,A21,A20 set... so now why would that be....why is RAM chip enabled at $38:0000?? Yet again I feel I am missing something -.-<br /><br />EDIT: FUCK YEAH.. I took a closer look at MY OWN Super Mario World, and A22 is actually the DECODER pin 2. FUCK YEAH lol<br /><br />EDIT 2: shit.. I dont know what to believe.. take a look....<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">                     +--------+<br />     21.477MHz Clock |  1  32 | /WRAM<br />              EXPAND |  2  33 | REFRESH<br />                 PA6 |  3  34 | PA7<br />               /PARD |  4  35 | /PAWR<br />                 GND |  5  36 | GND<br />F                A11 |  6  37 | A12<br />r                A10 |  7  38 | A13<br />o                 A9 |  8  39 | A14<br />n                 A8 |  9  40 | A15<br />t                 A7 | 10  41 | A16<br />                  A6 | 11  42 | A17<br />o                 A5 | 12  43 | A18<br />f                 A4 | 13  44 | A19<br />                  A3 | 14  45 | A20<br />c                 A2 | 15  46 | A21<br />a                 A1 | 16  47 | A22<br />r                 A0 | 17  48 | A23<br />t               /IRQ | 18  49 | /CART<br />                  D0 | 19  50 | D4<br />                  D1 | 20  51 | D5<br />                  D2 | 21  52 | D6<br />                  D3 | 22  53 | D7<br />                 /RD | 23  54 | /WR<br />   CIC out data &#40;p1&#41; | 24  55 | CIC out data &#40;p2&#41;<br />    CIC in data &#40;p7&#41; | 25  56 | CIC in clock &#40;p6&#41;<br />              /RESET | 26  57 | CPU_CLOCK<br />                 Vcc | 27  58 | Vcc<br />                 PA0 | 28  59 | PA1<br />                 PA2 | 29  60 | PA3<br />                 PA4 | 30  61 | PA5<br />    Left Audio Input | 31  62 | Right Audio Input<br />                     +--------+</div><br /><br />versus<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">   ---+---<br />                    GND |05 | 36| GND<br />                    A11 |06 | 37| A12<br />                    A10 |07 | 38| A13<br />                     A9 |08 | 39| A14<br />                     A8 |09 | 40| NC or to MAD-1 Decoder pin #15<br />                     A7 |10 | 41| A15<br />                     A6 |11 | 42| A16<br />                     A5 |12 | 43| A17<br />                     A4 |13 | 44| A18<br />                     A3 |14 | 45| A19<br />                     A2 |15 | 46| A20<br />                     A1 |16 | 47| A21<br />                     A0 |17 | 48| A22<br />                   /IRQ |18 | 49| /OE<br />                     D0 |19 | 50| D4<br />                     D1 |20 | 51| D5<br />                     D2 |21 | 52| D6<br />                     D3 |22 | 53| D7<br />                    /CE |23 | 54| /WE<br />             Pin 1 D413 |24 | 55| Pin 2 D413<br />             Pin 7 D413 |25 | 56| Pin 6 D413<br />                 RAM /E |26 | 57| NC<br />                    VCC |27 | 58| VCC<br />                         ---+---</div><br /><br />I trust the top 1 because it's newer AND it would make since that PIN40 is A15 which is NC on LOROM :]<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Mon Sep 05, 2011 1:22 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[infiniteneslives]]></name></author>
<updated>2011-09-05T00:22:45-07:00</updated>
<published>2011-09-05T00:22:45-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83502#p83502</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83502#p83502"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83502#p83502"><![CDATA[
Glad to see you were able to make sense of it all <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><br /><br />I've had some similar confusion about mappers on the NES.  Like your figuring out you need to understand the address map before you try to make sense of why the logic of a mapper is set up the way it is.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4832">infiniteneslives</a> — Mon Sep 05, 2011 12:22 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-04T23:42:33-07:00</updated>
<published>2011-09-04T23:42:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83501#p83501</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83501#p83501"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83501#p83501"><![CDATA[
OMG I AM GETTING IT GUYS!!!<br /><br />So the reason why this check happens is because in the LoROM model, SRAM occurs at $70:0000 and you convert that to binary and get BITS SET AT A19, A20, and A21 !!! So all the FACKEN DECODER does is line up the model!!! OMGGGGGGGGGGG lol <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /> :]<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Sun Sep 04, 2011 11:42 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-04T23:13:17-07:00</updated>
<published>2011-09-04T23:13:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83500#p83500</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83500#p83500"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83500#p83500"><![CDATA[
SNES #49 - (Assert /OE?)<br />(ROM /OE High DISABLES output)<br /><br />A21 - L<br />A20 - L<br />ROM ENABLED, 2nd decoder disabled<br /><br />A21 - H<br />A20 - L<br />ROM Disabled,2nd decoder disabled<br /><br />A21 - L<br />A20 - H<br />ROM Disabled,2nd decoder disabled<br /><br />A21 - H<br />A20 - H<br />ROM Disabled, 2nd decoder ENABLED<br /><br />2nd ENCODER<br />-------------<br />Enabled when A21 and A20 are High, also disabling ROM output<br />(Reset is true when Low) - so you know decoder will not enable RAM when LOW<br /><br />A19 - L<br />RESET - L<br />Ram Disabled<br /><br />A19 - H<br />RESET - L<br />RAM Disabled<br /><br />A19 - L<br />RESET - H<br />Ram Disabled..<br /><br />A19 - H<br />RESET - H<br />RAM ENABLED!!!<br /><br />Ok so with all this, I say to myself, How does a device like SNES try to read ROM etc? I realize now my biggest necessity is to understand this so I can see how it is using high Address lines in the decoder that are unused by the small ROM... I also do not understand why the 2nd decoder uses A19 in determining to enable the RAM chip, since it already knows the ROM is disabled by 2nd decoder being activated!! so wtf??<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Sun Sep 04, 2011 11:13 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-04T21:56:44-07:00</updated>
<published>2011-09-04T21:56:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83497#p83497</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83497#p83497"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83497#p83497"><![CDATA[
forget all the crap I said above.. I am beginning to understand... the outputs of the decoder are kept inverted tho, right? meaning that the results are used directly.... yeah it seems so...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Sun Sep 04, 2011 9:56 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bazz]]></name></author>
<updated>2011-09-04T11:22:37-07:00</updated>
<published>2011-09-04T11:22:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83490#p83490</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83490#p83490"/>
<title type="html"><![CDATA[Questions on Wiring 32Mb TSOP Flash]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8082&amp;p=83490#p83490"><![CDATA[
Let's look more at Super Mario World..<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">Address Decoder 74LS139 Spec. &#40;two independent decoders in chip&#41;<br /><br />                            __  __<br />                       1G  |01\/16| +5V<br />                       1A  |02  15| 2G<br />                       1B  |03  14| 2A<br />                       1Y0 |04  13| 2B<br />                       1Y1 |05  12| 2Y0<br />                       1Y2 |06  11| 2Y1<br />                       1Y3 |07  10| 2Y2<br />                       GND |08  09| 2Y3<br />                            ------<br /><br />--------------------------------------<br />|      INPUTS      |     OUTPUTS     | <br />|  ENABLE | SELECT |                 |<br />|    G    | A   B  | Y0  Y1  Y2  Y3  |<br />--------------------------------------<br />|    H    | X   X  | H   H   H   H   |<br />|    L    | L   L  | L   H   H   H   |<br />|    L    | H   L  | H   L   H   H   |<br />|    L    | L   H  | H   H   L   H   |<br />|    L    | H   H  | H   H   H   L   |<br />-------------------------------------- <br /><br />Address Decoder 74LS139 Pinout &#40;SUPER MARIO WORLD&#41; <br />                            __  __ <br />                  SNES #49 |01\/16| +5V <br />                       A21 |02  15| NC <br />                       A20 |03  14| A19 <br />                   ROM /OE |04  13| RESET <br />                        NC |05  12| NC <br />                        NC |06  11| NC <br />                        NC |07  10| NC <br />                       GND |08  09| RAM /CE<br /><br />Pins #07, #15 connected together &#40;NC&#41;<br /></div><br />                     <br /><br />Click here, easier on the eyes -&gt; <!-- m --><a class="postlink" href="https://docs.google.com/document/d/1uHZS_K8Whv-AiX5-ky6KWRtfsXzAQkowI5Nd4Owm0eg/edit?hl=en_US">https://docs.google.com/document/d/1uHZ ... t?hl=en_US</a><!-- m -->    <br /><br />A20 and A21 are not connected to ROM.<br />SNES#49 (OE) goes low -&gt; check A21A20 (always low or high??) -&gt; ROM /OE<br /><br />Is this right?? I am not seeing the role that A20 and A21 play here, if there are no ROM address lines...<br /><br />2G is a NC, which means it is also always high??? low?? unless A20 A21 are high together and SNES#49, then 7 goes low and is connected to 15, which goes low..  And now I must see the relationship between A19, RESET, and RAM chip enable?? WTF??<br /><br />AH RIPS HAIR<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4992">bazz</a> — Sun Sep 04, 2011 11:22 am</p><hr />
]]></content>
</entry>
</feed>