// Seed: 3886790172
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input uwire id_5
);
  always @(1 == 1 - 1 or posedge 1) begin
    id_2 = 1;
  end
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input uwire id_7
);
  module_0(
      id_7, id_5, id_4, id_5, id_0, id_6
  );
  assign id_4 = 1 == "" <= id_7;
  nor (id_4, id_6, id_3, id_5, id_7);
endmodule
