$date
	Fri Apr 13 00:14:21 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module srff $end
$var wire 1 ! clk $end
$var wire 1 " r $end
$var wire 1 # s $end
$var reg 1 $ q $end
$var reg 1 % qnot $end
$upscope $end
$scope module test $end
$var wire 1 & clk $end
$var wire 1 ' q $end
$var wire 1 ( qnot $end
$var reg 1 ) clear $end
$var reg 1 * d $end
$var reg 1 + preset $end
$scope module clk1 $end
$var reg 1 , clk $end
$upscope $end
$scope module flip1 $end
$var wire 1 & clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$var reg 1 / qnot $end
$upscope $end
$upscope $end
$scope module tff $end
$var wire 1 0 clock $end
$var wire 1 1 t $end
$var reg 1 2 q $end
$var reg 1 3 qnot $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
z1
z0
x/
x.
1-
0,
0+
1*
0)
x(
x'
0&
x%
x$
z#
z"
z!
$end
#5
0/
0(
1.
1'
1,
1&
#10
0,
0&
#15
1,
1&
#20
0,
0&
0*
0-
#25
1/
1(
0.
0'
1,
1&
#30
0,
0&
#35
1,
1&
#40
0,
0&
#45
1,
1&
#50
0,
0&
#55
1,
1&
#60
0,
0&
#65
1,
1&
#70
0,
0&
#75
1,
1&
#80
0,
0&
1*
1-
#85
0/
0(
1.
1'
1,
1&
#90
0,
0&
#95
1,
1&
#100
0,
0&
#105
1,
1&
#110
0,
0&
#115
1,
1&
#120
0,
0&
#125
1,
1&
#130
0,
0&
0*
0-
#135
1/
1(
0.
0'
1,
1&
#140
0,
0&
#145
1,
1&
#150
0,
0&
#155
1,
1&
#160
0,
0&
#165
1,
1&
#170
0,
0&
#175
1,
1&
#180
0,
0&
#185
1,
1&
#190
0,
0&
