// Seed: 3465152078
module module_0 (
    input wor id_0,
    input wor id_1
);
  wire id_3, \id_4 , id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input wor id_7,
    input logic id_8,
    input supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    input wor id_12,
    input logic id_13
);
  module_0 modCall_1 (
      id_6,
      id_10
  );
  assign modCall_1.id_1 = 0;
  reg id_15, id_16;
  assign id_15 = 1'b0;
  wire id_17;
  initial id_2 = id_5;
  tri id_18;
  always id_15 <= ({id_8, id_13, 1});
  assign id_3 = id_18;
endmodule
