[
  [
    "1",
    "COURSE LOG AND DESCRIPTION SP25.docx",
    "Outline",
    ""
  ],
  [
    "2",
    "lec 1.pptx",
    "week1",
    ""
  ],
  [
    "3",
    "AR102 - DLD - Chapter 02 (1).pptx",
    "",
    ""
  ],
  [
    "4",
    "Assignment I.docx",
    "Assignment 1",
    ""
  ],
  [
    "5",
    "AR101 - DLD - Chapter 03 - Gate level Optimizations.pptx",
    "",
    ""
  ],
  [
    "6",
    "DIGITAL_ELECTRONICS-by-Flyod.pdf",
    "",
    ""
  ],
  [
    "7",
    "Assignment 2.docx",
    "",
    ""
  ],
  [
    "8",
    "AR101 - DLD - Chapter 04 - Combinational Circuits.pptx",
    "",
    ""
  ],
  [
    "9",
    "PXL_20250520_045726772.MP.jpg",
    "Solution mid term",
    ""
  ],
  [
    "10",
    "PXL_20250520_045735722.MP.jpg",
    "Solution Question 2 mid term",
    ""
  ]
]