# Tiny Tapeout project information
project:
  wokwi_id:     0       # 0 for non-Wokwi projects
  title:        "Sleepy Chip"      # Project title
  author:       "Ron Sardarian"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Digital monosynth with multi-waveform oscillator, ADSR envelope, and delta-sigma DAC"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable) 50Mhz
  top_module:   "tt_um_sleepy_module"  # Top-level module name
  source_files:                 # List of source files
    - "tt_um_sleepy_module.v"
    - "i2c_slave.v"
    - "phase_accumulator.v"
    - "waveform_generators.v"
    - "waveform_mixer.v"
    - "adsr_envelope.v"
    - "amplitude_modulator.v"
    - "delta_sigma_dac.v"

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "GATE"
  ui[1]: "HW_RST"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "DAC_OUT"
  uo[1]: "GATE_LED"
  uo[2]: "ENV_OUT"
  uo[3]: "SYNC"
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "SDA"
  uio[1]: "SCL"
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
