$date
	Sun Oct 23 02:37:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#182831
b10110 !
1"
#182834
b10110 &
b10110 %
1$
#182835
0"
#182838
b1011 &
b1011 %
#182842
b100010 &
b100010 %
#182846
b10001 &
b10001 %
#182850
b110100 &
b110100 %
#182854
b11010 &
b11010 %
#182858
b1101 &
b1101 %
#182862
b101000 &
b101000 %
#182866
b10100 &
b10100 %
#182870
b1010 &
b1010 %
#182874
b101 &
b101 %
#182878
b10000 &
b10000 %
#182882
b1000 &
b1000 %
#182886
b100 &
b100 %
#182890
b10 &
b10 %
#182894
b1 &
1#
b1 %
#182898
b0 &
b0 %
0#
0$
#1183323
b1010 !
1"
#1183326
b1010 &
b1010 %
1$
#1183327
0"
#1183330
b101 &
b101 %
#1183334
b10000 &
b10000 %
#1183338
b1000 &
b1000 %
#1183342
b100 &
b100 %
#1183346
b10 &
b10 %
#1183350
b1 &
1#
b1 %
#1183354
b0 &
b0 %
0#
0$
#2148245
b1 !
1"
#2148246
b1 &
b1 %
1$
#2148247
0"
#2148250
1#
#2148254
b0 &
0#
b0 %
0$
#4500012
