{
  "module_name": "tpc0_cmdq_regs.h",
  "hash_id": "88ccc8bc0d21ac66c0cb6f044597b8a6ddd7589b942494dee0e2c1afd6281a3e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc0_cmdq_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC0_CMDQ_REGS_H_\n#define ASIC_REG_TPC0_CMDQ_REGS_H_\n\n \n\n#define mmTPC0_CMDQ_GLBL_CFG0                                        0xE09000\n\n#define mmTPC0_CMDQ_GLBL_CFG1                                        0xE09004\n\n#define mmTPC0_CMDQ_GLBL_PROT                                        0xE09008\n\n#define mmTPC0_CMDQ_GLBL_ERR_CFG                                     0xE0900C\n\n#define mmTPC0_CMDQ_GLBL_ERR_ADDR_LO                                 0xE09010\n\n#define mmTPC0_CMDQ_GLBL_ERR_ADDR_HI                                 0xE09014\n\n#define mmTPC0_CMDQ_GLBL_ERR_WDATA                                   0xE09018\n\n#define mmTPC0_CMDQ_GLBL_SECURE_PROPS                                0xE0901C\n\n#define mmTPC0_CMDQ_GLBL_NON_SECURE_PROPS                            0xE09020\n\n#define mmTPC0_CMDQ_GLBL_STS0                                        0xE09024\n\n#define mmTPC0_CMDQ_GLBL_STS1                                        0xE09028\n\n#define mmTPC0_CMDQ_CQ_CFG0                                          0xE090B0\n\n#define mmTPC0_CMDQ_CQ_CFG1                                          0xE090B4\n\n#define mmTPC0_CMDQ_CQ_ARUSER                                        0xE090B8\n\n#define mmTPC0_CMDQ_CQ_PTR_LO                                        0xE090C0\n\n#define mmTPC0_CMDQ_CQ_PTR_HI                                        0xE090C4\n\n#define mmTPC0_CMDQ_CQ_TSIZE                                         0xE090C8\n\n#define mmTPC0_CMDQ_CQ_CTL                                           0xE090CC\n\n#define mmTPC0_CMDQ_CQ_PTR_LO_STS                                    0xE090D4\n\n#define mmTPC0_CMDQ_CQ_PTR_HI_STS                                    0xE090D8\n\n#define mmTPC0_CMDQ_CQ_TSIZE_STS                                     0xE090DC\n\n#define mmTPC0_CMDQ_CQ_CTL_STS                                       0xE090E0\n\n#define mmTPC0_CMDQ_CQ_STS0                                          0xE090E4\n\n#define mmTPC0_CMDQ_CQ_STS1                                          0xE090E8\n\n#define mmTPC0_CMDQ_CQ_RD_RATE_LIM_EN                                0xE090F0\n\n#define mmTPC0_CMDQ_CQ_RD_RATE_LIM_RST_TOKEN                         0xE090F4\n\n#define mmTPC0_CMDQ_CQ_RD_RATE_LIM_SAT                               0xE090F8\n\n#define mmTPC0_CMDQ_CQ_RD_RATE_LIM_TOUT                              0xE090FC\n\n#define mmTPC0_CMDQ_CQ_IFIFO_CNT                                     0xE09108\n\n#define mmTPC0_CMDQ_CP_MSG_BASE0_ADDR_LO                             0xE09120\n\n#define mmTPC0_CMDQ_CP_MSG_BASE0_ADDR_HI                             0xE09124\n\n#define mmTPC0_CMDQ_CP_MSG_BASE1_ADDR_LO                             0xE09128\n\n#define mmTPC0_CMDQ_CP_MSG_BASE1_ADDR_HI                             0xE0912C\n\n#define mmTPC0_CMDQ_CP_MSG_BASE2_ADDR_LO                             0xE09130\n\n#define mmTPC0_CMDQ_CP_MSG_BASE2_ADDR_HI                             0xE09134\n\n#define mmTPC0_CMDQ_CP_MSG_BASE3_ADDR_LO                             0xE09138\n\n#define mmTPC0_CMDQ_CP_MSG_BASE3_ADDR_HI                             0xE0913C\n\n#define mmTPC0_CMDQ_CP_LDMA_TSIZE_OFFSET                             0xE09140\n\n#define mmTPC0_CMDQ_CP_LDMA_SRC_BASE_LO_OFFSET                       0xE09144\n\n#define mmTPC0_CMDQ_CP_LDMA_SRC_BASE_HI_OFFSET                       0xE09148\n\n#define mmTPC0_CMDQ_CP_LDMA_DST_BASE_LO_OFFSET                       0xE0914C\n\n#define mmTPC0_CMDQ_CP_LDMA_DST_BASE_HI_OFFSET                       0xE09150\n\n#define mmTPC0_CMDQ_CP_LDMA_COMMIT_OFFSET                            0xE09154\n\n#define mmTPC0_CMDQ_CP_FENCE0_RDATA                                  0xE09158\n\n#define mmTPC0_CMDQ_CP_FENCE1_RDATA                                  0xE0915C\n\n#define mmTPC0_CMDQ_CP_FENCE2_RDATA                                  0xE09160\n\n#define mmTPC0_CMDQ_CP_FENCE3_RDATA                                  0xE09164\n\n#define mmTPC0_CMDQ_CP_FENCE0_CNT                                    0xE09168\n\n#define mmTPC0_CMDQ_CP_FENCE1_CNT                                    0xE0916C\n\n#define mmTPC0_CMDQ_CP_FENCE2_CNT                                    0xE09170\n\n#define mmTPC0_CMDQ_CP_FENCE3_CNT                                    0xE09174\n\n#define mmTPC0_CMDQ_CP_STS                                           0xE09178\n\n#define mmTPC0_CMDQ_CP_CURRENT_INST_LO                               0xE0917C\n\n#define mmTPC0_CMDQ_CP_CURRENT_INST_HI                               0xE09180\n\n#define mmTPC0_CMDQ_CP_BARRIER_CFG                                   0xE09184\n\n#define mmTPC0_CMDQ_CP_DBG_0                                         0xE09188\n\n#define mmTPC0_CMDQ_CQ_BUF_ADDR                                      0xE09308\n\n#define mmTPC0_CMDQ_CQ_BUF_RDATA                                     0xE0930C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}