$date
  Thu Oct 15 21:30:31 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_1_tb $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 8 # f[7:0] $end
$var reg 1 $ sel $end
$var reg 1 % clk $end
$var reg 1 & lda $end
$scope module exercise $end
$var reg 8 ' a[7:0] $end
$var reg 8 ( b[7:0] $end
$var reg 1 ) sel $end
$var reg 1 * clk $end
$var reg 1 + lda $end
$var reg 8 , f[7:0] $end
$var reg 8 - c[7:0] $end
$scope module mux1 $end
$var reg 8 . a[7:0] $end
$var reg 8 / b[7:0] $end
$var reg 1 0 sel $end
$var reg 8 1 c[7:0] $end
$upscope $end
$scope module reg1 $end
$var reg 8 2 a[7:0] $end
$var reg 1 3 ld $end
$var reg 1 4 clk $end
$var reg 8 5 b[7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11111111 !
b00000000 "
bUUUUUUUU #
0$
0%
0&
b11111111 '
b00000000 (
0)
0*
0+
bUUUUUUUU ,
b00000000 -
b11111111 .
b00000000 /
00
b00000000 1
b00000000 2
03
04
bUUUUUUUU 5
#1000000
1%
1*
14
#2000000
0%
0*
04
#3000000
b00000000 #
1%
1&
1*
1+
b00000000 ,
13
14
b00000000 5
#4000000
1$
0%
0&
1)
0*
0+
b11111111 -
10
b11111111 1
b11111111 2
03
04
#5000000
1%
1*
14
#6000000
0%
0*
04
#7000000
b11111111 #
1%
1&
1*
1+
b11111111 ,
13
14
b11111111 5
#8000000
0%
0&
0*
0+
03
04
#9000000
