INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/MonPro/MonPro.sim/sim_1/synth/func/xsim/MonPro_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/MonPro/MonPro.srcs/sim_1/new/MonPro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_tb
