

================================================================
== Vitis HLS Report for 'count_appearances_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Tue Jul 25 10:20:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.254 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5125|     5125|  25.625 us|  25.625 us|  5125|  5125|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |     5123|     5123|         9|          5|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    154|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     104|    222|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |count_1_fu_173_p2                 |         +|   0|  0|  23|          16|           1|
    |i_5_fu_139_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_133_p2               |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln39_fu_148_p2               |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  68|          49|          26|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i             |   9|          2|   11|         22|
    |appearances_address0           |  14|          3|    8|         24|
    |bytes_blk_n                    |   9|          2|    1|          2|
    |count_fu_66                    |  14|          3|   16|         48|
    |grp_load_fu_111_p1             |  14|          3|   16|         48|
    |i_2_fu_62                      |   9|          2|   11|         22|
    |prev_fu_58                     |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 154|         33|   92|        228|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |count_1_reg_246              |  16|   0|   16|          0|
    |count_fu_66                  |  16|   0|   16|          0|
    |current_reg_241              |  16|   0|   16|          0|
    |i_2_fu_62                    |  11|   0|   11|          0|
    |i_5_reg_214                  |  11|   0|   11|          0|
    |icmp_ln36_reg_210            |   1|   0|    1|          0|
    |icmp_ln39_reg_232            |   1|   0|    1|          0|
    |prev_1_reg_226               |   8|   0|    8|          0|
    |prev_2_reg_219               |   8|   0|    8|          0|
    |prev_fu_58                   |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 104|   0|  104|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|appearances_full_n    |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|appearances_write     |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|bytes_dout            |   in|    8|     ap_fifo|                                       bytes|       pointer|
|bytes_num_data_valid  |   in|    2|     ap_fifo|                                       bytes|       pointer|
|bytes_fifo_cap        |   in|    2|     ap_fifo|                                       bytes|       pointer|
|bytes_empty_n         |   in|    1|     ap_fifo|                                       bytes|       pointer|
|bytes_read            |  out|    1|     ap_fifo|                                       bytes|       pointer|
|appearances_address0  |  out|    8|    mem_fifo|                                 appearances|         array|
|appearances_ce0       |  out|    1|    mem_fifo|                                 appearances|         array|
|appearances_we0       |  out|    1|    mem_fifo|                                 appearances|         array|
|appearances_d0        |  out|   16|    mem_fifo|                                 appearances|         array|
|appearances_q0        |   in|   16|    mem_fifo|                                 appearances|         array|
|count_out             |  out|   16|      ap_vld|                                   count_out|       pointer|
|count_out_ap_vld      |  out|    1|      ap_vld|                                   count_out|       pointer|
|prev_out              |  out|    8|      ap_vld|                                    prev_out|       pointer|
|prev_out_ap_vld       |  out|    1|      ap_vld|                                    prev_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%prev = alloca i32 1"   --->   Operation 12 'alloca' 'prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 14 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bytes, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %appearances, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.70ns)   --->   "%store_ln0 = store i16 0, i16 %count"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %prev"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i11 %i_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%icmp_ln36 = icmp_eq  i11 %i, i11 1024" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 22 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.63ns)   --->   "%i_5 = add i11 %i, i11 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 23 'add' 'i_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body5.split, void %for.end20.exitStub" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 24 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%prev_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %bytes" [Byte_Count_Really_Good_This_Time/accelerator.cpp:37]   --->   Operation 25 'read' 'prev_2' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%prev_1 = load i8 %prev"   --->   Operation 26 'load' 'prev_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Byte_Count_Really_Good_This_Time/accelerator.cpp:25]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 29 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%icmp_ln39 = icmp_eq  i8 %prev_1, i8 %prev_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:39]   --->   Operation 30 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln36)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %if.else, void %for.inc18" [Byte_Count_Really_Good_This_Time/accelerator.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%count_load_1 = load i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 32 'load' 'count_load_1' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %prev_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 33 'sext' 'sext_ln42' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%appearances_addr = getelementptr i16 %appearances, i64 0, i64 %sext_ln42" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 34 'getelementptr' 'appearances_addr' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln42 = store i16 %count_load_1, i8 %appearances_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 35 'store' 'store_ln42' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%count_load = load i16 %count"   --->   Operation 48 'load' 'count_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %count_out, i16 %count_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_out, i8 %prev_1"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i8 %prev_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 36 'sext' 'sext_ln43' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%appearances_addr_1 = getelementptr i16 %appearances, i64 0, i64 %sext_ln43" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 37 'getelementptr' 'appearances_addr_1' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (3.25ns)   --->   "%current = load i8 %appearances_addr_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 38 'load' 'current' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln36 = store i11 %i_5, i11 %i_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 39 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %prev_2, i8 %prev" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 40 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 41 [1/2] (3.25ns)   --->   "%current = load i8 %appearances_addr_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 41 'load' 'current' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 1.70>
ST_7 : Operation 42 [1/1] (1.70ns)   --->   "%store_ln43 = store i16 %current, i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 42 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 1.70>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%count_load_2 = load i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:26]   --->   Operation 44 'load' 'count_load_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (2.07ns)   --->   "%count_1 = add i16 %count_load_2, i16 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:26]   --->   Operation 45 'add' 'count_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.70>
ST_9 : Operation 46 [1/1] (1.70ns)   --->   "%store_ln36 = store i16 %count_1, i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = true> <Delay = 1.70>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body5" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 47 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ appearances]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=5; pingpong=1; private_global=0; MemPort=[23]; IO mode=mem_fifo:ce=0
Port [ count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prev_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prev                   (alloca           ) [ 0111110000]
i_2                    (alloca           ) [ 0111110000]
count                  (alloca           ) [ 0111111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
i                      (load             ) [ 0000000000]
icmp_ln36              (icmp             ) [ 0011110000]
i_5                    (add              ) [ 0011110000]
br_ln36                (br               ) [ 0000000000]
prev_2                 (read             ) [ 0001110000]
prev_1                 (load             ) [ 0000100000]
specpipeline_ln0       (specpipeline     ) [ 0000000000]
speclooptripcount_ln25 (speclooptripcount) [ 0000000000]
specloopname_ln36      (specloopname     ) [ 0000000000]
icmp_ln39              (icmp             ) [ 0110111100]
br_ln39                (br               ) [ 0000000000]
count_load_1           (load             ) [ 0000000000]
sext_ln42              (sext             ) [ 0000000000]
appearances_addr       (getelementptr    ) [ 0000000000]
store_ln42             (store            ) [ 0000000000]
sext_ln43              (sext             ) [ 0000000000]
appearances_addr_1     (getelementptr    ) [ 0100001000]
store_ln36             (store            ) [ 0000000000]
store_ln36             (store            ) [ 0000000000]
current                (load             ) [ 0010000100]
store_ln43             (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
count_load_2           (load             ) [ 0000000000]
count_1                (add              ) [ 0000100001]
store_ln36             (store            ) [ 0000000000]
br_ln36                (br               ) [ 0000000000]
count_load             (load             ) [ 0000000000]
write_ln0              (write            ) [ 0000000000]
write_ln0              (write            ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bytes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="appearances">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="appearances"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prev_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="prev_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="count_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="prev_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_2/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln0_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="1"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="appearances_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appearances_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/4 current/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="appearances_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appearances_addr_1/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="3"/>
<pin id="113" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load_1/4 count_load_2/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln36_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="11" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_5_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="prev_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="2"/>
<pin id="147" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln39_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln42_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln43_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="3"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln36_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="4"/>
<pin id="163" dir="0" index="1" bw="11" slack="4"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln36_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="3"/>
<pin id="167" dir="0" index="1" bw="8" slack="4"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln43_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="1"/>
<pin id="171" dir="0" index="1" bw="16" slack="6"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="count_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln36_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="1"/>
<pin id="181" dir="0" index="1" bw="16" slack="8"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="count_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="3"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="prev_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="prev "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_2_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="count_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="210" class="1005" name="icmp_ln36_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_5_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="4"/>
<pin id="216" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="prev_2_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="prev_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln39_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="236" class="1005" name="appearances_addr_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="appearances_addr_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="current_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="1"/>
<pin id="243" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="current "/>
</bind>
</comp>

<comp id="246" class="1005" name="count_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="count_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="114"><net_src comp="111" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="177"><net_src comp="111" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="190"><net_src comp="58" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="197"><net_src comp="62" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="204"><net_src comp="66" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="213"><net_src comp="133" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="139" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="222"><net_src comp="70" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="229"><net_src comp="145" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="235"><net_src comp="148" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="103" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="244"><net_src comp="97" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="249"><net_src comp="173" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytes | {}
	Port: appearances | {4 }
	Port: count_out | {4 }
	Port: prev_out | {4 }
 - Input state : 
	Port: count_appearances_Pipeline_VITIS_LOOP_36_2 : bytes | {2 }
	Port: count_appearances_Pipeline_VITIS_LOOP_36_2 : appearances | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln36 : 2
		i_5 : 2
		br_ln36 : 3
	State 2
	State 3
		icmp_ln39 : 1
		br_ln39 : 2
	State 4
		appearances_addr : 1
		store_ln42 : 2
		write_ln0 : 1
	State 5
		appearances_addr_1 : 1
		current : 2
	State 6
	State 7
	State 8
		count_1 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       i_5_fu_139      |    0    |    12   |
|          |     count_1_fu_173    |    0    |    23   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln36_fu_133   |    0    |    12   |
|          |    icmp_ln39_fu_148   |    0    |    15   |
|----------|-----------------------|---------|---------|
|   read   |   prev_2_read_fu_70   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_76 |    0    |    0    |
|          | write_ln0_write_fu_83 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln42_fu_153   |    0    |    0    |
|          |    sext_ln43_fu_157   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    62   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|appearances_addr_1_reg_236|    8   |
|      count_1_reg_246     |   16   |
|       count_reg_201      |   16   |
|      current_reg_241     |   16   |
|        i_2_reg_194       |   11   |
|        i_5_reg_214       |   11   |
|     icmp_ln36_reg_210    |    1   |
|     icmp_ln39_reg_232    |    1   |
|      prev_1_reg_226      |    8   |
|      prev_2_reg_219      |    8   |
|       prev_reg_187       |    8   |
+--------------------------+--------+
|           Total          |   104  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   3  |   8  |   24   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.7073 ||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   14   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   104  |   76   |
+-----------+--------+--------+--------+
