<!DOCTYPE html>
<html prefix="og: http://ogp.me/ns# article: http://ogp.me/ns/article# " lang="en">
<head>
<meta charset="utf-8">
<base href="http://souktha.github.io/software/zybo-quickstart/">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>Decoupling Xilinx Zynq PS and PL on Linux for Digilent Zybo | Soukthavy Sopha</title>
<link href="../../assets/css/all-nocdn.css" rel="stylesheet" type="text/css">
<meta content="#5670d4" name="theme-color">
<link rel="alternate" type="application/rss+xml" title="RSS" href="../../rss.xml">
<link rel="canonical" href="http://souktha.github.io/software/zybo-quickstart/">
<!--[if lt IE 9]><script src="../../assets/js/html5.js"></script><![endif]--><meta name="author" content="Soukthavy">
<link rel="prev" href="../../misc/squashfs-ubi/" title="UBI block and read-only NAND FS" type="text/html">
<link rel="next" href="../dm814x_sata/" title="Adding SATA HD boot support to DM814x U-Boot" type="text/html">
<meta property="og:site_name" content="Soukthavy Sopha">
<meta property="og:title" content="Decoupling Xilinx Zynq PS and PL on Linux for Digilent Zybo">
<meta property="og:url" content="http://souktha.github.io/software/zybo-quickstart/">
<meta property="og:description" content="Digilent Zybo board is built around Xilinx Zynq-7000 family [1]. This Zynq-7000 is integrated with a dual-core
ARM Cortex-A9 processor that has Linux support for it. In addition to this PS unit, the X">
<meta property="og:type" content="article">
<meta property="article:published_time" content="2016-04-23T19:08:20Z">
<meta property="article:tag" content="hardware">
<meta property="article:tag" content="software">
</head>
<body>
<a href="#content" class="sr-only sr-only-focusable">Skip to main content</a>

<!-- Menubar -->

<nav class="navbar navbar-inverse navbar-static-top"><div class="container">
<!-- This keeps the margins nice -->
        <div class="navbar-header">
            <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#bs-navbar" aria-controls="bs-navbar" aria-expanded="false">
            <span class="sr-only">Toggle navigation</span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            </button>
            <a class="navbar-brand" href="http://souktha.github.io/">

                <span id="blog-title">Soukthavy Sopha</span>
            </a>
        </div>
<!-- /.navbar-header -->
        <div class="collapse navbar-collapse" id="bs-navbar" aria-expanded="false">
            <ul class="nav navbar-nav">
<li>
<a href="../../archive.html">Archive</a>
                </li>
<li>
<a href="../../categories/">Tags</a>
                </li>
<li>
<a href="../../rss.xml">RSS feed</a>
            </li>
<li class="dropdown">
<a href="#" class="dropdown-toggle" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false">Blog <b class="caret"></b></a>
            <ul class="dropdown-menu">
<li>
<a href="../../software">Sofware</a>
                    </li>
<li>
<a href="../../hardware">Hardware</a>
                    </li>
<li>
<a href="../../misc">Misc</a>
            </li>
</ul>
</li>
<li>
<a href="https://github.com/souktha">My Github</a>

                
            </li>
</ul>
<ul class="nav navbar-nav navbar-right"></ul>
</div>
<!-- /.navbar-collapse -->
    </div>
<!-- /.container -->
</nav><!-- End of Menubar --><div class="container" id="content" role="main">
    <div class="body-content">
        <!--Body content-->
        <div class="row">
            
            
<article class="storypage" itemscope="itemscope" itemtype="http://schema.org/Article"><header><h1 class="p-name entry-title" itemprop="headline name"><a href="." class="u-url">Decoupling Xilinx Zynq PS and PL on Linux for Digilent Zybo</a></h1>

        

    </header><div class="e-content entry-content" itemprop="articleBody text">
    <div>
<p>Digilent Zybo board is built around Xilinx Zynq-7000 family [<a class="reference internal" href="#id1">1</a>]. This Zynq-7000 is integrated with a dual-core
ARM Cortex-A9 processor that has Linux support for it. In addition to this PS unit, the Xilinx 7-series
FPGA is also integrated as the PL component of this SoC [<a class="reference internal" href="#id2">2</a>]. This demonstation will show how easy it is
to decouple PS and PL components.</p>
<!-- TEASER_END -->
<p>Xilinx provides tools and utilities to get the Linux up and running on this board. One can use the
GNU tools in their SDK to build Linux kernel and u-boot, but those tools are based on standard
<em>glibc</em> which is too big for my use so I chose to build the smaller toolchain and root FS with
<em>buildroot</em> based on uClibc. For my use,</p>
<pre class="code console"><a name="rest_code_a945fb7890a34b29a83521af3b4125ca-1"></a><span class="gp">$</span>make zedboard_defconfig
<a name="rest_code_a945fb7890a34b29a83521af3b4125ca-2"></a><span class="gp">$</span>make
</pre>
<p>The default configuration builds the basic cross toolchain and minimum rootfs with majority of the utilities
provided by <em>busybox</em>.
For this demo, it is not relevant what toolchain to use. Use what suits you. It is fine to stick
with Xilinx GNU toolchain. It will work as well.</p>
<div class="section" id="essential-software-components">
<h2>Essential software components</h2>
<p>. uboot-xlnx, Xilinx version. Built with <em>zynq_zybo_defconfig</em>.</p>
<p>. linux-xlnx, Xilinx version. Built with <em>xilinx_zynq_defconfig</em>.</p>
<p>. root FS.</p>
<p>Once the u-boot and kernel built is done, prepare the SD card to put boot code, kernel and rootfs.
For the boot code, I need two files, <em>boot.bin</em> (in u-boot-xlnx/spl directory) and <em>u-boot.img</em>.
Copy them to SD boot partition. After that I populate the SD root partition with my choice of
rootfs.
For my development, I combine zImage with dtb so I do not have to have it load separately during
kernel boot up. I use the script below for my source,</p>
<pre class="code text"><a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-1"></a>/dts-v1/;
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-2"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-3"></a>/ {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-4"></a>description = "ARM Zynq Zybo FIT (Flattened Image Tree)";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-5"></a>#address-cells = &lt;1&gt;;
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-6"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-7"></a>images {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-8"></a>        kernel@1 {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-9"></a>                description = "ARM Xilinx Zynq Linux-4.x";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-10"></a>                data = /incbin/("zImage");
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-11"></a>                type = "kernel";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-12"></a>                arch = "arm";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-13"></a>                os = "linux";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-14"></a>                compression = "none";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-15"></a>                load = &lt;0x800000&gt;;
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-16"></a>                entry = &lt;0x800000&gt;;
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-17"></a>                hash@1 {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-18"></a>                        algo = "crc32";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-19"></a>                };
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-20"></a>                hash@2 {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-21"></a>                        algo = "sha1";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-22"></a>                };
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-23"></a>        };
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-24"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-25"></a>        fdt@1 {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-26"></a>                description = "ARM Zynq Zybo device tree blob";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-27"></a>                data = /incbin/("dts/zynq-zybo.dtb");
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-28"></a>                type = "flat_dt";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-29"></a>                arch = "arm";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-30"></a>                compression = "none";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-31"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-32"></a>                hash@1 {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-33"></a>                        algo = "crc32";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-34"></a>                };
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-35"></a>                hash@2 {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-36"></a>                        algo = "sha1";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-37"></a>                };
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-38"></a>        };
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-39"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-40"></a>};
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-41"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-42"></a>configurations {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-43"></a>        default = "config@1";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-44"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-45"></a>        config@1 {
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-46"></a>                description = "Zynq Zybo";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-47"></a>                kernel = "kernel@1";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-48"></a>                fdt = "fdt@1";
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-49"></a>        };
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-50"></a>
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-51"></a>};
<a name="rest_code_870ad92c736946f08c7e6d7c0e02c589-52"></a>};
</pre>
<p>I place this script, <em>kernel.its</em>, in <em>linux-xlnx/arch/arm/boot</em> where I create the kernel image
with device tree blob</p>
<pre class="code console"><a name="rest_code_fc30401b16814df58df46687d18f45f8-1"></a><span class="gp">$</span>mkimage -f kernel.its zImage.itb
</pre>
<p>The <em>zImage.itb</em> will be copied to SD boot partition later, but I need to test it first.
I stop at u-boot prompt at boot up to tftp zImage.itb,</p>
<pre class="code console"><a name="rest_code_5191548facbd43edae8c14b2acafdc75-1"></a><span class="go">zynq&gt;tftpboot 100000 zImage.itb</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-2"></a><span class="go">ethernet@e000b000 Waiting for PHY auto negotiation to complete...... done</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-3"></a><span class="go">Using ethernet@e000b000 device</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-4"></a><span class="go">TFTP from server 192.168.10.14; our IP address is 192.168.10.3</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-5"></a><span class="go">Filename 'zImage.itb'.</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-6"></a><span class="go">Load address: 0x100000</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-7"></a><span class="go">Loading: ################################################################</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-8"></a><span class="gp"> #</span><span class="c1">################################################################</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-9"></a><span class="go"> ..</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-10"></a><span class="gp"> #</span><span class="c1">###################</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-11"></a><span class="go"> 3.4 MiB/s</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-12"></a><span class="go">done</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-13"></a><span class="go">Bytes transferred = 3760372 (3960f4 hex)</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-14"></a><span class="go">Zynq&gt; set bootargs 'root=dev/mmcblk0p2 rootfstype=ext4 rootwait rw' &amp;&amp; bootm 100000</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-15"></a><span class="gp">#</span><span class="c1"># Loading kernel from FIT Image at 00100000 ...</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-16"></a><span class="go">   Using 'config@1' configuration</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-17"></a><span class="go">   Verifying Hash Integrity ... OK</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-18"></a><span class="go">   Trying 'kernel@1' kernel subimage</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-19"></a><span class="go">     Description:  ARM Xilinx Zynq Linux-4.x</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-20"></a><span class="go">     Type:         Kernel Image</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-21"></a><span class="go">     Compression:  uncompressed</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-22"></a><span class="go">     Data Start:   0x001000e8</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-23"></a><span class="go">     ..</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-24"></a><span class="go">  Verifying Hash Integrity ... crc32+ sha1+ OK</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-25"></a><span class="go">   Booting using the fdt blob at 0x493b6c</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-26"></a><span class="go">   Loading Kernel Image ... OK</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-27"></a><span class="go">   Loading Device Tree to 1f314000, end 1f31925e ... OK</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-28"></a>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-29"></a><span class="go">Starting kernel ...</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-30"></a>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-31"></a><span class="go">Booting Linux on physical CPU 0x0</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-32"></a><span class="go">Linux version 4.4.0-xilinx-34568-g9c1d910-dirty (xxx@host3) (gcc version 4.9.3 (Buildroot 2016.02) ) #2 SMP PREEMPT Sat Apr 23 18:32:38 PDT 2016</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-33"></a><span class="go">CPU: ARMv7 Processor [413fc090] revision 0 (ARMv7), cr=18c5387d</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-34"></a><span class="go">CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-35"></a><span class="go">Machine model: Zynq ZYBO Development Board</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-36"></a><span class="go">..</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-37"></a>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-38"></a><span class="go">EXT4-fs (mmcblk0p2): mounted filesystem with ordered data mode. Opts: (null)</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-39"></a><span class="go">VFS: Mounted root (ext4 filesystem) on device 179:2.</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-40"></a><span class="go">devtmpfs: mounted</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-41"></a><span class="go">Freeing unused kernel memory: 252K (c06bb000 - c06fa000)</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-42"></a><span class="go">EXT4-fs (mmcblk0p2): re-mounted. Opts: data=ordered</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-43"></a><span class="go">..</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-44"></a><span class="go">done.</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-45"></a><span class="go">Starting network...</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-46"></a><span class="go">IPv6: ADDRCONF(NETDEV_UP): eth0: link is not ready</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-47"></a><span class="go">Starting ntpd: OK</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-48"></a>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-49"></a><span class="go">Welcome to Buildroot</span>
<a name="rest_code_5191548facbd43edae8c14b2acafdc75-50"></a><span class="go">buildroot login:</span>
</pre>
<p>Once I verified that <em>zImage.itb</em> is good and rootfs is sane. I can finalize the SD card and edit the necessary
boot scripts. The Linux booting process is done at this point and I can login to Zybo linux host.</p>
</div>
<div class="section" id="tool-to-validate-the-decoupling-of-ps-and-pl-components">
<h2>Tool to validate the decoupling of PS and PL components</h2>
<p>. Only Vivado h/w synthesis tool. No SDK needed.</p>
<p>The tool that can be used to program the bitstream to the PL components of the board is readily availble as a
character device driver, <em>xilinx_devcfg</em>, which is a device configuration driver. This is the built-in component
of the kernel. I need not modify anything as it is working just fine, but I need to know how to use it.
If I load the bitstream that generated by Vivado, it will hang and I have to reset the board. This is because
it assumes that the binary I load is generated by SDK's <em>bitgen</em> so it tries to post initialize the FPGA after the loading.
The bitstgream generated by Vivado synthesis tool is considered <em>partial bitstream</em> so
it needs to be loaded as partial bitstream. To do that, I need to tell it before I load the bitstream,</p>
<pre class="code console"><a name="rest_code_458be4e4f8d94c13bf467324dfba0117-1"></a><span class="gp">$</span><span class="nb">echo</span> <span class="m">1</span> &gt; /sys/devices/soc0/amba/f8007000.devcfg/is_partial_bitstream
</pre>
<p>After this flag is set, FPGA post initialization will not be invoked. This enable me to load the bitstream
at will. Of course, this assumes that the system is running in non-secure mode and that no POR is required.</p>
<p>Using this simple switches to LEDs, synthesize and generate the bitstream (Vivado) and load it,</p>
<pre class="code verilog"><a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-1"></a><span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mh">1</span><span class="n">ps</span>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-2"></a><span class="k">module</span> <span class="n">simpletest</span><span class="p">(</span>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-3"></a>    <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sw</span><span class="p">,</span>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-4"></a>    <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">led</span><span class="p">,</span>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-5"></a>    <span class="k">input</span> <span class="n">clk</span>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-6"></a>    <span class="p">);</span>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-7"></a>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-8"></a>    <span class="k">assign</span> <span class="n">led</span> <span class="o">=</span> <span class="n">sw</span> <span class="p">;</span>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-9"></a>
<a name="rest_code_541da9f95a5f434e9706303a8dc4c7fd-10"></a><span class="k">endmodule</span>
</pre>
<p>Consider that to be <em>helloworld</em> for the PL component. Once synthesized, bring it over to the Zybo
and load it,</p>
<pre class="code console"><a name="rest_code_d84edb5a27ca4a3a956151198bed5768-1"></a><span class="gp">$</span>cat simpletest.bit &gt; /dev/xdevcfg
</pre>
<p>After the <em>is_partial_bitstream</em> is set, I can keep on loading the bitstream. Any new bitstream will
overwrite the old one that is currently active. If the bitstream is part of the kernel component such
that it instantiates I/O device within Linux, I will need to consider stopping the process that use
that I/O and unload its driver before loading the new bitstream. This is strictly implementation
dependent based on the design.</p>
</div>
<div class="section" id="conclusion">
<h2>Conclusion</h2>
<p>The benefit that I get from this is:</p>
<p>. I do not need to use <em>bitgen</em> for a quick test run on the FPGA code that is not interdependent
with kernel. I can avoid exporting the bitstream to Xilinx SDK for various cases.</p>
<p>. I do not need to restart to load the bitstream at bootup time ie.. u-boot's <em>fpga load ..</em> command.</p>
<p>. I can keep PS/PL decouple for the FPGA test code until I am ready to integrate the PS/PL for embedded
purpose.</p>
</div>
<div class="section" id="citations">
<h2>Citations</h2>
<table class="docutils footnote" frame="void" id="id1" rules="none">
<colgroup>
<col class="label">
<col>
</colgroup>
<tbody valign="top"><tr>
<td class="label">[1]</td>
<td>Zybo(TM) FPGA Board Reference Manual, zybo_rm.pdf, Februrary 2013, Zybo rev B, Digilent.</td>
</tr></tbody>
</table>
<table class="docutils footnote" frame="void" id="id2" rules="none">
<colgroup>
<col class="label">
<col>
</colgroup>
<tbody valign="top"><tr>
<td class="label">[2]</td>
<td>Zynq-7000 All Programmable SoC Techincal Reference Manual, ug585-Zynq-7000-TRM.pdf, Feb 2015, Xilinx.</td>
</tr></tbody>
</table>
</div>
</div>
    </div>
    

</article>
</div>
        <!--End of body content-->

        <footer id="footer">
            Contents © 2016         <a href="mailto:soukthavy@yahoo.com">Soukthavy</a> - Powered by         <a href="https://getnikola.com" rel="nofollow">Nikola</a>         
            
        </footer>
</div>
</div>


            <script src="../../assets/js/all-nocdn.js"></script><script>$('a.image-reference:not(.islink) img:not(.islink)').parent().colorbox({rel:"gal",maxWidth:"100%",maxHeight:"100%",scalePhotos:true});</script><!-- fancy dates --><script>
    moment.locale("en");
    fancydates(0, "YYYY-MM-DD HH:mm");
    </script><!-- end fancy dates -->
</body>
</html>
