
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fdformat_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401240 <.init>:
  401240:	stp	x29, x30, [sp, #-16]!
  401244:	mov	x29, sp
  401248:	bl	401630 <ferror@plt+0x60>
  40124c:	ldp	x29, x30, [sp], #16
  401250:	ret

Disassembly of section .plt:

0000000000401260 <memcpy@plt-0x20>:
  401260:	stp	x16, x30, [sp, #-16]!
  401264:	adrp	x16, 415000 <ferror@plt+0x13a30>
  401268:	ldr	x17, [x16, #4088]
  40126c:	add	x16, x16, #0xff8
  401270:	br	x17
  401274:	nop
  401278:	nop
  40127c:	nop

0000000000401280 <memcpy@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401284:	ldr	x17, [x16]
  401288:	add	x16, x16, #0x0
  40128c:	br	x17

0000000000401290 <_exit@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401294:	ldr	x17, [x16, #8]
  401298:	add	x16, x16, #0x8
  40129c:	br	x17

00000000004012a0 <strtoul@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012a4:	ldr	x17, [x16, #16]
  4012a8:	add	x16, x16, #0x10
  4012ac:	br	x17

00000000004012b0 <strlen@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012b4:	ldr	x17, [x16, #24]
  4012b8:	add	x16, x16, #0x18
  4012bc:	br	x17

00000000004012c0 <fputs@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012c4:	ldr	x17, [x16, #32]
  4012c8:	add	x16, x16, #0x20
  4012cc:	br	x17

00000000004012d0 <exit@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012d4:	ldr	x17, [x16, #40]
  4012d8:	add	x16, x16, #0x28
  4012dc:	br	x17

00000000004012e0 <dup@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012e4:	ldr	x17, [x16, #48]
  4012e8:	add	x16, x16, #0x30
  4012ec:	br	x17

00000000004012f0 <perror@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012f4:	ldr	x17, [x16, #56]
  4012f8:	add	x16, x16, #0x38
  4012fc:	br	x17

0000000000401300 <strtod@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401304:	ldr	x17, [x16, #64]
  401308:	add	x16, x16, #0x40
  40130c:	br	x17

0000000000401310 <__cxa_atexit@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401314:	ldr	x17, [x16, #72]
  401318:	add	x16, x16, #0x48
  40131c:	br	x17

0000000000401320 <fputc@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401324:	ldr	x17, [x16, #80]
  401328:	add	x16, x16, #0x50
  40132c:	br	x17

0000000000401330 <lseek@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401334:	ldr	x17, [x16, #88]
  401338:	add	x16, x16, #0x58
  40133c:	br	x17

0000000000401340 <snprintf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401344:	ldr	x17, [x16, #96]
  401348:	add	x16, x16, #0x60
  40134c:	br	x17

0000000000401350 <localeconv@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401354:	ldr	x17, [x16, #104]
  401358:	add	x16, x16, #0x68
  40135c:	br	x17

0000000000401360 <fileno@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401364:	ldr	x17, [x16, #112]
  401368:	add	x16, x16, #0x70
  40136c:	br	x17

0000000000401370 <fsync@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401374:	ldr	x17, [x16, #120]
  401378:	add	x16, x16, #0x78
  40137c:	br	x17

0000000000401380 <malloc@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401384:	ldr	x17, [x16, #128]
  401388:	add	x16, x16, #0x80
  40138c:	br	x17

0000000000401390 <open@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401394:	ldr	x17, [x16, #136]
  401398:	add	x16, x16, #0x88
  40139c:	br	x17

00000000004013a0 <__strtol_internal@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013a4:	ldr	x17, [x16, #144]
  4013a8:	add	x16, x16, #0x90
  4013ac:	br	x17

00000000004013b0 <strncmp@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013b4:	ldr	x17, [x16, #152]
  4013b8:	add	x16, x16, #0x98
  4013bc:	br	x17

00000000004013c0 <bindtextdomain@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013c4:	ldr	x17, [x16, #160]
  4013c8:	add	x16, x16, #0xa0
  4013cc:	br	x17

00000000004013d0 <__libc_start_main@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013d4:	ldr	x17, [x16, #168]
  4013d8:	add	x16, x16, #0xa8
  4013dc:	br	x17

00000000004013e0 <fgetc@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013e4:	ldr	x17, [x16, #176]
  4013e8:	add	x16, x16, #0xb0
  4013ec:	br	x17

00000000004013f0 <__strtoul_internal@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013f4:	ldr	x17, [x16, #184]
  4013f8:	add	x16, x16, #0xb8
  4013fc:	br	x17

0000000000401400 <strdup@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401404:	ldr	x17, [x16, #192]
  401408:	add	x16, x16, #0xc0
  40140c:	br	x17

0000000000401410 <close@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401414:	ldr	x17, [x16, #200]
  401418:	add	x16, x16, #0xc8
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401424:	ldr	x17, [x16, #208]
  401428:	add	x16, x16, #0xd0
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401434:	ldr	x17, [x16, #216]
  401438:	add	x16, x16, #0xd8
  40143c:	br	x17

0000000000401440 <textdomain@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401444:	ldr	x17, [x16, #224]
  401448:	add	x16, x16, #0xe0
  40144c:	br	x17

0000000000401450 <getopt_long@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401454:	ldr	x17, [x16, #232]
  401458:	add	x16, x16, #0xe8
  40145c:	br	x17

0000000000401460 <strcmp@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401464:	ldr	x17, [x16, #240]
  401468:	add	x16, x16, #0xf0
  40146c:	br	x17

0000000000401470 <warn@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401474:	ldr	x17, [x16, #248]
  401478:	add	x16, x16, #0xf8
  40147c:	br	x17

0000000000401480 <__ctype_b_loc@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401484:	ldr	x17, [x16, #256]
  401488:	add	x16, x16, #0x100
  40148c:	br	x17

0000000000401490 <strtol@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401494:	ldr	x17, [x16, #264]
  401498:	add	x16, x16, #0x108
  40149c:	br	x17

00000000004014a0 <free@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014a4:	ldr	x17, [x16, #272]
  4014a8:	add	x16, x16, #0x110
  4014ac:	br	x17

00000000004014b0 <vasprintf@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014b4:	ldr	x17, [x16, #280]
  4014b8:	add	x16, x16, #0x118
  4014bc:	br	x17

00000000004014c0 <strndup@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014c4:	ldr	x17, [x16, #288]
  4014c8:	add	x16, x16, #0x120
  4014cc:	br	x17

00000000004014d0 <strspn@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014d4:	ldr	x17, [x16, #296]
  4014d8:	add	x16, x16, #0x128
  4014dc:	br	x17

00000000004014e0 <strchr@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014e4:	ldr	x17, [x16, #304]
  4014e8:	add	x16, x16, #0x130
  4014ec:	br	x17

00000000004014f0 <fflush@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014f4:	ldr	x17, [x16, #312]
  4014f8:	add	x16, x16, #0x138
  4014fc:	br	x17

0000000000401500 <warnx@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401504:	ldr	x17, [x16, #320]
  401508:	add	x16, x16, #0x140
  40150c:	br	x17

0000000000401510 <read@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401514:	ldr	x17, [x16, #328]
  401518:	add	x16, x16, #0x148
  40151c:	br	x17

0000000000401520 <__fxstat@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401524:	ldr	x17, [x16, #336]
  401528:	add	x16, x16, #0x150
  40152c:	br	x17

0000000000401530 <dcgettext@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401534:	ldr	x17, [x16, #344]
  401538:	add	x16, x16, #0x158
  40153c:	br	x17

0000000000401540 <errx@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401544:	ldr	x17, [x16, #352]
  401548:	add	x16, x16, #0x160
  40154c:	br	x17

0000000000401550 <strcspn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401554:	ldr	x17, [x16, #360]
  401558:	add	x16, x16, #0x168
  40155c:	br	x17

0000000000401560 <printf@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401564:	ldr	x17, [x16, #368]
  401568:	add	x16, x16, #0x170
  40156c:	br	x17

0000000000401570 <__errno_location@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401574:	ldr	x17, [x16, #376]
  401578:	add	x16, x16, #0x178
  40157c:	br	x17

0000000000401580 <__xstat@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401584:	ldr	x17, [x16, #384]
  401588:	add	x16, x16, #0x180
  40158c:	br	x17

0000000000401590 <fprintf@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401594:	ldr	x17, [x16, #392]
  401598:	add	x16, x16, #0x188
  40159c:	br	x17

00000000004015a0 <err@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015a4:	ldr	x17, [x16, #400]
  4015a8:	add	x16, x16, #0x190
  4015ac:	br	x17

00000000004015b0 <ioctl@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015b4:	ldr	x17, [x16, #408]
  4015b8:	add	x16, x16, #0x198
  4015bc:	br	x17

00000000004015c0 <setlocale@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015c4:	ldr	x17, [x16, #416]
  4015c8:	add	x16, x16, #0x1a0
  4015cc:	br	x17

00000000004015d0 <ferror@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015d4:	ldr	x17, [x16, #424]
  4015d8:	add	x16, x16, #0x1a8
  4015dc:	br	x17

Disassembly of section .text:

00000000004015e0 <.text>:
  4015e0:	mov	x29, #0x0                   	// #0
  4015e4:	mov	x30, #0x0                   	// #0
  4015e8:	mov	x5, x0
  4015ec:	ldr	x1, [sp]
  4015f0:	add	x2, sp, #0x8
  4015f4:	mov	x6, sp
  4015f8:	movz	x0, #0x0, lsl #48
  4015fc:	movk	x0, #0x0, lsl #32
  401600:	movk	x0, #0x40, lsl #16
  401604:	movk	x0, #0x1910
  401608:	movz	x3, #0x0, lsl #48
  40160c:	movk	x3, #0x0, lsl #32
  401610:	movk	x3, #0x40, lsl #16
  401614:	movk	x3, #0x44b0
  401618:	movz	x4, #0x0, lsl #48
  40161c:	movk	x4, #0x0, lsl #32
  401620:	movk	x4, #0x40, lsl #16
  401624:	movk	x4, #0x4530
  401628:	bl	4013d0 <__libc_start_main@plt>
  40162c:	bl	401430 <abort@plt>
  401630:	adrp	x0, 415000 <ferror@plt+0x13a30>
  401634:	ldr	x0, [x0, #4064]
  401638:	cbz	x0, 401640 <ferror@plt+0x70>
  40163c:	b	401420 <__gmon_start__@plt>
  401640:	ret
  401644:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401648:	add	x0, x0, #0x1c8
  40164c:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401650:	add	x1, x1, #0x1c8
  401654:	cmp	x0, x1
  401658:	b.eq	40168c <ferror@plt+0xbc>  // b.none
  40165c:	stp	x29, x30, [sp, #-32]!
  401660:	mov	x29, sp
  401664:	adrp	x0, 404000 <ferror@plt+0x2a30>
  401668:	ldr	x0, [x0, #1376]
  40166c:	str	x0, [sp, #24]
  401670:	mov	x1, x0
  401674:	cbz	x1, 401684 <ferror@plt+0xb4>
  401678:	adrp	x0, 416000 <ferror@plt+0x14a30>
  40167c:	add	x0, x0, #0x1c8
  401680:	blr	x1
  401684:	ldp	x29, x30, [sp], #32
  401688:	ret
  40168c:	ret
  401690:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401694:	add	x0, x0, #0x1c8
  401698:	adrp	x1, 416000 <ferror@plt+0x14a30>
  40169c:	add	x1, x1, #0x1c8
  4016a0:	sub	x0, x0, x1
  4016a4:	lsr	x1, x0, #63
  4016a8:	add	x0, x1, x0, asr #3
  4016ac:	cmp	xzr, x0, asr #1
  4016b0:	b.eq	4016e8 <ferror@plt+0x118>  // b.none
  4016b4:	stp	x29, x30, [sp, #-32]!
  4016b8:	mov	x29, sp
  4016bc:	asr	x1, x0, #1
  4016c0:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4016c4:	ldr	x0, [x0, #1384]
  4016c8:	str	x0, [sp, #24]
  4016cc:	mov	x2, x0
  4016d0:	cbz	x2, 4016e0 <ferror@plt+0x110>
  4016d4:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4016d8:	add	x0, x0, #0x1c8
  4016dc:	blr	x2
  4016e0:	ldp	x29, x30, [sp], #32
  4016e4:	ret
  4016e8:	ret
  4016ec:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4016f0:	ldrb	w0, [x0, #496]
  4016f4:	cbnz	w0, 401718 <ferror@plt+0x148>
  4016f8:	stp	x29, x30, [sp, #-16]!
  4016fc:	mov	x29, sp
  401700:	bl	401644 <ferror@plt+0x74>
  401704:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401708:	mov	w1, #0x1                   	// #1
  40170c:	strb	w1, [x0, #496]
  401710:	ldp	x29, x30, [sp], #16
  401714:	ret
  401718:	ret
  40171c:	stp	x29, x30, [sp, #-16]!
  401720:	mov	x29, sp
  401724:	bl	401690 <ferror@plt+0xc0>
  401728:	ldp	x29, x30, [sp], #16
  40172c:	ret
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	mov	x2, #0x0                   	// #0
  40173c:	mov	x1, #0x247                 	// #583
  401740:	bl	4015b0 <ioctl@plt>
  401744:	tbnz	w0, #31, 401750 <ferror@plt+0x180>
  401748:	ldp	x29, x30, [sp], #16
  40174c:	ret
  401750:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401754:	add	x1, x1, #0x570
  401758:	mov	w0, #0x1                   	// #1
  40175c:	bl	4015a0 <err@plt>
  401760:	stp	x29, x30, [sp, #-16]!
  401764:	mov	x29, sp
  401768:	mov	x2, x1
  40176c:	mov	x1, #0x248                 	// #584
  401770:	movk	x1, #0x400c, lsl #16
  401774:	bl	4015b0 <ioctl@plt>
  401778:	tbnz	w0, #31, 401784 <ferror@plt+0x1b4>
  40177c:	ldp	x29, x30, [sp], #16
  401780:	ret
  401784:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401788:	add	x1, x1, #0x580
  40178c:	mov	w0, #0x1                   	// #1
  401790:	bl	4015a0 <err@plt>
  401794:	stp	x29, x30, [sp, #-16]!
  401798:	mov	x29, sp
  40179c:	mov	x2, #0x0                   	// #0
  4017a0:	mov	x1, #0x249                 	// #585
  4017a4:	bl	4015b0 <ioctl@plt>
  4017a8:	tbnz	w0, #31, 4017b4 <ferror@plt+0x1e4>
  4017ac:	ldp	x29, x30, [sp], #16
  4017b0:	ret
  4017b4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4017b8:	add	x1, x1, #0x590
  4017bc:	mov	w0, #0x1                   	// #1
  4017c0:	bl	4015a0 <err@plt>
  4017c4:	stp	x29, x30, [sp, #-16]!
  4017c8:	mov	x29, sp
  4017cc:	ldr	w2, [x1, #8]
  4017d0:	adrp	x3, 416000 <ferror@plt+0x14a30>
  4017d4:	add	x3, x3, #0x1f8
  4017d8:	ldr	w4, [x3, #8]
  4017dc:	ldr	w1, [x1, #4]
  4017e0:	madd	x1, x2, x4, x1
  4017e4:	ldr	w2, [x3, #4]
  4017e8:	mul	x1, x1, x2
  4017ec:	mov	w2, #0x0                   	// #0
  4017f0:	lsl	x1, x1, #9
  4017f4:	bl	401330 <lseek@plt>
  4017f8:	ldp	x29, x30, [sp], #16
  4017fc:	ret
  401800:	stp	x29, x30, [sp, #-32]!
  401804:	mov	x29, sp
  401808:	stp	x19, x20, [sp, #16]
  40180c:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401810:	ldr	x20, [x0, #480]
  401814:	bl	401570 <__errno_location@plt>
  401818:	mov	x19, x0
  40181c:	str	wzr, [x0]
  401820:	mov	x0, x20
  401824:	bl	4015d0 <ferror@plt>
  401828:	cbz	w0, 401870 <ferror@plt+0x2a0>
  40182c:	ldr	w0, [x19]
  401830:	cmp	w0, #0x9
  401834:	b.eq	401840 <ferror@plt+0x270>  // b.none
  401838:	cmp	w0, #0x20
  40183c:	b.ne	40189c <ferror@plt+0x2cc>  // b.any
  401840:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401844:	ldr	x20, [x0, #456]
  401848:	str	wzr, [x19]
  40184c:	mov	x0, x20
  401850:	bl	4015d0 <ferror@plt>
  401854:	cbz	w0, 4018dc <ferror@plt+0x30c>
  401858:	ldr	w0, [x19]
  40185c:	cmp	w0, #0x9
  401860:	b.ne	401908 <ferror@plt+0x338>  // b.any
  401864:	ldp	x19, x20, [sp, #16]
  401868:	ldp	x29, x30, [sp], #32
  40186c:	ret
  401870:	mov	x0, x20
  401874:	bl	4014f0 <fflush@plt>
  401878:	cbnz	w0, 40182c <ferror@plt+0x25c>
  40187c:	mov	x0, x20
  401880:	bl	401360 <fileno@plt>
  401884:	tbnz	w0, #31, 40182c <ferror@plt+0x25c>
  401888:	bl	4012e0 <dup@plt>
  40188c:	tbnz	w0, #31, 40182c <ferror@plt+0x25c>
  401890:	bl	401410 <close@plt>
  401894:	cbz	w0, 401840 <ferror@plt+0x270>
  401898:	b	40182c <ferror@plt+0x25c>
  40189c:	cbz	w0, 4018c0 <ferror@plt+0x2f0>
  4018a0:	mov	w2, #0x5                   	// #5
  4018a4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4018a8:	add	x1, x1, #0x5a0
  4018ac:	mov	x0, #0x0                   	// #0
  4018b0:	bl	401530 <dcgettext@plt>
  4018b4:	bl	401470 <warn@plt>
  4018b8:	mov	w0, #0x1                   	// #1
  4018bc:	bl	401290 <_exit@plt>
  4018c0:	mov	w2, #0x5                   	// #5
  4018c4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4018c8:	add	x1, x1, #0x5a0
  4018cc:	mov	x0, #0x0                   	// #0
  4018d0:	bl	401530 <dcgettext@plt>
  4018d4:	bl	401500 <warnx@plt>
  4018d8:	b	4018b8 <ferror@plt+0x2e8>
  4018dc:	mov	x0, x20
  4018e0:	bl	4014f0 <fflush@plt>
  4018e4:	cbnz	w0, 401858 <ferror@plt+0x288>
  4018e8:	mov	x0, x20
  4018ec:	bl	401360 <fileno@plt>
  4018f0:	tbnz	w0, #31, 401858 <ferror@plt+0x288>
  4018f4:	bl	4012e0 <dup@plt>
  4018f8:	tbnz	w0, #31, 401858 <ferror@plt+0x288>
  4018fc:	bl	401410 <close@plt>
  401900:	cbz	w0, 401864 <ferror@plt+0x294>
  401904:	b	401858 <ferror@plt+0x288>
  401908:	mov	w0, #0x1                   	// #1
  40190c:	bl	401290 <_exit@plt>
  401910:	stp	x29, x30, [sp, #-256]!
  401914:	mov	x29, sp
  401918:	stp	x19, x20, [sp, #16]
  40191c:	stp	x21, x22, [sp, #32]
  401920:	stp	x23, x24, [sp, #48]
  401924:	stp	x25, x26, [sp, #64]
  401928:	stp	x27, x28, [sp, #80]
  40192c:	mov	w19, w0
  401930:	mov	x20, x1
  401934:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401938:	add	x1, x1, #0x658
  40193c:	mov	w0, #0x6                   	// #6
  401940:	bl	4015c0 <setlocale@plt>
  401944:	adrp	x21, 404000 <ferror@plt+0x2a30>
  401948:	add	x21, x21, #0x5c8
  40194c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401950:	add	x1, x1, #0x5b0
  401954:	mov	x0, x21
  401958:	bl	4013c0 <bindtextdomain@plt>
  40195c:	mov	x0, x21
  401960:	bl	401440 <textdomain@plt>
  401964:	adrp	x0, 401000 <memcpy@plt-0x280>
  401968:	add	x0, x0, #0x800
  40196c:	bl	404538 <ferror@plt+0x2f68>
  401970:	mov	w27, #0x0                   	// #0
  401974:	mov	w24, #0x0                   	// #0
  401978:	mov	w25, #0x0                   	// #0
  40197c:	mov	w23, #0x0                   	// #0
  401980:	mov	w28, #0x1                   	// #1
  401984:	adrp	x22, 404000 <ferror@plt+0x2a30>
  401988:	add	x22, x22, #0xb40
  40198c:	adrp	x21, 404000 <ferror@plt+0x2a30>
  401990:	add	x21, x21, #0x880
  401994:	adrp	x26, 404000 <ferror@plt+0x2a30>
  401998:	add	x26, x26, #0x608
  40199c:	mov	x4, #0x0                   	// #0
  4019a0:	mov	x3, x22
  4019a4:	mov	x2, x21
  4019a8:	mov	x1, x20
  4019ac:	mov	w0, w19
  4019b0:	bl	401450 <getopt_long@plt>
  4019b4:	cmn	w0, #0x1
  4019b8:	b.eq	401c74 <ferror@plt+0x6a4>  // b.none
  4019bc:	cmp	w0, #0x6e
  4019c0:	b.eq	401c6c <ferror@plt+0x69c>  // b.none
  4019c4:	b.gt	401b94 <ferror@plt+0x5c4>
  4019c8:	cmp	w0, #0x66
  4019cc:	b.eq	401bd8 <ferror@plt+0x608>  // b.none
  4019d0:	cmp	w0, #0x68
  4019d4:	b.ne	401b5c <ferror@plt+0x58c>  // b.any
  4019d8:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4019dc:	ldr	x19, [x0, #480]
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4019e8:	add	x1, x1, #0x650
  4019ec:	mov	x0, #0x0                   	// #0
  4019f0:	bl	401530 <dcgettext@plt>
  4019f4:	mov	x1, x19
  4019f8:	bl	4012c0 <fputs@plt>
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a04:	add	x1, x1, #0x660
  401a08:	mov	x0, #0x0                   	// #0
  401a0c:	bl	401530 <dcgettext@plt>
  401a10:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401a14:	ldr	x2, [x1, #488]
  401a18:	mov	x1, x0
  401a1c:	mov	x0, x19
  401a20:	bl	401590 <fprintf@plt>
  401a24:	mov	x1, x19
  401a28:	mov	w0, #0xa                   	// #10
  401a2c:	bl	401320 <fputc@plt>
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a38:	add	x1, x1, #0x678
  401a3c:	mov	x0, #0x0                   	// #0
  401a40:	bl	401530 <dcgettext@plt>
  401a44:	mov	x1, x19
  401a48:	bl	4012c0 <fputs@plt>
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a54:	add	x1, x1, #0x6a8
  401a58:	mov	x0, #0x0                   	// #0
  401a5c:	bl	401530 <dcgettext@plt>
  401a60:	mov	x1, x19
  401a64:	bl	4012c0 <fputs@plt>
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a70:	add	x1, x1, #0x6b8
  401a74:	mov	x0, #0x0                   	// #0
  401a78:	bl	401530 <dcgettext@plt>
  401a7c:	mov	x1, x19
  401a80:	bl	4012c0 <fputs@plt>
  401a84:	mov	w2, #0x5                   	// #5
  401a88:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a8c:	add	x1, x1, #0x6f0
  401a90:	mov	x0, #0x0                   	// #0
  401a94:	bl	401530 <dcgettext@plt>
  401a98:	mov	x1, x19
  401a9c:	bl	4012c0 <fputs@plt>
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401aa8:	add	x1, x1, #0x718
  401aac:	mov	x0, #0x0                   	// #0
  401ab0:	bl	401530 <dcgettext@plt>
  401ab4:	mov	x1, x19
  401ab8:	bl	4012c0 <fputs@plt>
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401ac4:	add	x1, x1, #0x788
  401ac8:	mov	x0, #0x0                   	// #0
  401acc:	bl	401530 <dcgettext@plt>
  401ad0:	mov	x1, x19
  401ad4:	bl	4012c0 <fputs@plt>
  401ad8:	mov	x1, x19
  401adc:	mov	w0, #0xa                   	// #10
  401ae0:	bl	401320 <fputc@plt>
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401aec:	add	x1, x1, #0x7c8
  401af0:	mov	x0, #0x0                   	// #0
  401af4:	bl	401530 <dcgettext@plt>
  401af8:	mov	x19, x0
  401afc:	mov	w2, #0x5                   	// #5
  401b00:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b04:	add	x1, x1, #0x7e0
  401b08:	mov	x0, #0x0                   	// #0
  401b0c:	bl	401530 <dcgettext@plt>
  401b10:	mov	x4, x0
  401b14:	adrp	x3, 404000 <ferror@plt+0x2a30>
  401b18:	add	x3, x3, #0x7f0
  401b1c:	mov	x2, x19
  401b20:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b24:	add	x1, x1, #0x800
  401b28:	adrp	x0, 404000 <ferror@plt+0x2a30>
  401b2c:	add	x0, x0, #0x810
  401b30:	bl	401560 <printf@plt>
  401b34:	mov	w2, #0x5                   	// #5
  401b38:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b3c:	add	x1, x1, #0x828
  401b40:	mov	x0, #0x0                   	// #0
  401b44:	bl	401530 <dcgettext@plt>
  401b48:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b4c:	add	x1, x1, #0x848
  401b50:	bl	401560 <printf@plt>
  401b54:	mov	w0, #0x0                   	// #0
  401b58:	bl	4012d0 <exit@plt>
  401b5c:	cmp	w0, #0x56
  401b60:	b.ne	401c34 <ferror@plt+0x664>  // b.any
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b6c:	add	x1, x1, #0x628
  401b70:	mov	x0, #0x0                   	// #0
  401b74:	bl	401530 <dcgettext@plt>
  401b78:	adrp	x2, 404000 <ferror@plt+0x2a30>
  401b7c:	add	x2, x2, #0x638
  401b80:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401b84:	ldr	x1, [x1, #488]
  401b88:	bl	401560 <printf@plt>
  401b8c:	mov	w0, #0x0                   	// #0
  401b90:	bl	4012d0 <exit@plt>
  401b94:	cmp	w0, #0x72
  401b98:	b.eq	401c08 <ferror@plt+0x638>  // b.none
  401b9c:	cmp	w0, #0x74
  401ba0:	b.ne	401c34 <ferror@plt+0x664>  // b.any
  401ba4:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401ba8:	ldr	x24, [x0, #464]
  401bac:	mov	w2, #0x5                   	// #5
  401bb0:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401bb4:	add	x1, x1, #0x5f0
  401bb8:	mov	x0, #0x0                   	// #0
  401bbc:	bl	401530 <dcgettext@plt>
  401bc0:	mov	x1, x0
  401bc4:	mov	x0, x24
  401bc8:	bl	403238 <ferror@plt+0x1c68>
  401bcc:	mov	w24, w0
  401bd0:	mov	w27, #0x1                   	// #1
  401bd4:	b	40199c <ferror@plt+0x3cc>
  401bd8:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401bdc:	ldr	x25, [x0, #464]
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401be8:	add	x1, x1, #0x5d8
  401bec:	mov	x0, #0x0                   	// #0
  401bf0:	bl	401530 <dcgettext@plt>
  401bf4:	mov	x1, x0
  401bf8:	mov	x0, x25
  401bfc:	bl	403238 <ferror@plt+0x1c68>
  401c00:	mov	w25, w0
  401c04:	b	40199c <ferror@plt+0x3cc>
  401c08:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401c0c:	ldr	x23, [x0, #464]
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	mov	x1, x26
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	bl	401530 <dcgettext@plt>
  401c20:	mov	x1, x0
  401c24:	mov	x0, x23
  401c28:	bl	403238 <ferror@plt+0x1c68>
  401c2c:	mov	w23, w0
  401c30:	b	40199c <ferror@plt+0x3cc>
  401c34:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401c38:	ldr	x19, [x0, #456]
  401c3c:	mov	w2, #0x5                   	// #5
  401c40:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401c44:	add	x1, x1, #0x858
  401c48:	mov	x0, #0x0                   	// #0
  401c4c:	bl	401530 <dcgettext@plt>
  401c50:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401c54:	ldr	x2, [x1, #488]
  401c58:	mov	x1, x0
  401c5c:	mov	x0, x19
  401c60:	bl	401590 <fprintf@plt>
  401c64:	mov	w0, #0x1                   	// #1
  401c68:	bl	4012d0 <exit@plt>
  401c6c:	mov	w28, #0x0                   	// #0
  401c70:	b	40199c <ferror@plt+0x3cc>
  401c74:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401c78:	ldr	w0, [x0, #472]
  401c7c:	sbfiz	x21, x0, #3, #32
  401c80:	sub	w19, w19, w0
  401c84:	cmp	w19, #0x0
  401c88:	b.le	401db8 <ferror@plt+0x7e8>
  401c8c:	add	x2, sp, #0x80
  401c90:	ldr	x1, [x20, x21]
  401c94:	mov	w0, #0x0                   	// #0
  401c98:	bl	401580 <__xstat@plt>
  401c9c:	tbnz	w0, #31, 401e08 <ferror@plt+0x838>
  401ca0:	ldr	w0, [sp, #144]
  401ca4:	and	w0, w0, #0xf000
  401ca8:	cmp	w0, #0x6, lsl #12
  401cac:	b.ne	401e2c <ferror@plt+0x85c>  // b.any
  401cb0:	mov	w2, #0x2                   	// #2
  401cb4:	ldr	x1, [x20, x21]
  401cb8:	add	x0, sp, #0x80
  401cbc:	bl	402534 <ferror@plt+0xf64>
  401cc0:	mov	w19, w0
  401cc4:	tbnz	w0, #31, 401e50 <ferror@plt+0x880>
  401cc8:	adrp	x2, 416000 <ferror@plt+0x14a30>
  401ccc:	add	x2, x2, #0x1f8
  401cd0:	mov	x1, #0x204                 	// #516
  401cd4:	movk	x1, #0x8020, lsl #16
  401cd8:	bl	4015b0 <ioctl@plt>
  401cdc:	tbnz	w0, #31, 401e74 <ferror@plt+0x8a4>
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401ce8:	add	x1, x1, #0x910
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	bl	401530 <dcgettext@plt>
  401cf4:	mov	x20, x0
  401cf8:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401cfc:	ldr	w0, [x0, #512]
  401d00:	cmp	w0, #0x2
  401d04:	b.eq	401e94 <ferror@plt+0x8c4>  // b.none
  401d08:	mov	w2, #0x5                   	// #5
  401d0c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401d10:	add	x1, x1, #0x958
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	bl	401530 <dcgettext@plt>
  401d1c:	mov	x1, x0
  401d20:	adrp	x2, 416000 <ferror@plt+0x14a30>
  401d24:	add	x0, x2, #0x1f8
  401d28:	ldr	w4, [x2, #504]
  401d2c:	lsr	w4, w4, #1
  401d30:	ldr	w3, [x0, #4]
  401d34:	ldr	w2, [x0, #12]
  401d38:	mov	x0, x20
  401d3c:	bl	401560 <printf@plt>
  401d40:	cbnz	w27, 401d50 <ferror@plt+0x780>
  401d44:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401d48:	ldr	w24, [x0, #516]
  401d4c:	sub	w24, w24, #0x1
  401d50:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401d54:	ldr	w0, [x0, #516]
  401d58:	cmp	w0, w25
  401d5c:	b.ls	401eb0 <ferror@plt+0x8e0>  // b.plast
  401d60:	cmp	w0, w24
  401d64:	b.ls	401ed0 <ferror@plt+0x900>  // b.plast
  401d68:	cmp	w24, w25
  401d6c:	b.cc	401ef0 <ferror@plt+0x920>  // b.lo, b.ul, b.last
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401d78:	add	x1, x1, #0xa20
  401d7c:	mov	x0, #0x0                   	// #0
  401d80:	bl	401530 <dcgettext@plt>
  401d84:	bl	401560 <printf@plt>
  401d88:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401d8c:	ldr	x0, [x0, #480]
  401d90:	bl	4014f0 <fflush@plt>
  401d94:	mov	w0, w19
  401d98:	bl	401730 <ferror@plt+0x160>
  401d9c:	str	w25, [sp, #120]
  401da0:	adrp	x20, 416000 <ferror@plt+0x14a30>
  401da4:	add	x20, x20, #0x1f8
  401da8:	adrp	x21, 404000 <ferror@plt+0x2a30>
  401dac:	add	x21, x21, #0xa30
  401db0:	adrp	x22, 416000 <ferror@plt+0x14a30>
  401db4:	b	401f24 <ferror@plt+0x954>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401dc0:	add	x1, x1, #0x890
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	bl	401530 <dcgettext@plt>
  401dcc:	bl	401500 <warnx@plt>
  401dd0:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401dd4:	ldr	x19, [x0, #456]
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401de0:	add	x1, x1, #0x858
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	bl	401530 <dcgettext@plt>
  401dec:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401df0:	ldr	x2, [x1, #488]
  401df4:	mov	x1, x0
  401df8:	mov	x0, x19
  401dfc:	bl	401590 <fprintf@plt>
  401e00:	mov	w0, #0x1                   	// #1
  401e04:	bl	4012d0 <exit@plt>
  401e08:	mov	w2, #0x5                   	// #5
  401e0c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e10:	add	x1, x1, #0x8a8
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	bl	401530 <dcgettext@plt>
  401e1c:	ldr	x2, [x20, x21]
  401e20:	mov	x1, x0
  401e24:	mov	w0, #0x1                   	// #1
  401e28:	bl	4015a0 <err@plt>
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e34:	add	x1, x1, #0x8c0
  401e38:	mov	x0, #0x0                   	// #0
  401e3c:	bl	401530 <dcgettext@plt>
  401e40:	ldr	x2, [x20, x21]
  401e44:	mov	x1, x0
  401e48:	mov	w0, #0x1                   	// #1
  401e4c:	bl	401540 <errx@plt>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e58:	add	x1, x1, #0x8d8
  401e5c:	mov	x0, #0x0                   	// #0
  401e60:	bl	401530 <dcgettext@plt>
  401e64:	ldr	x2, [x20, x21]
  401e68:	mov	x1, x0
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	bl	4015a0 <err@plt>
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e7c:	add	x1, x1, #0x8e8
  401e80:	mov	x0, #0x0                   	// #0
  401e84:	bl	401530 <dcgettext@plt>
  401e88:	mov	x1, x0
  401e8c:	mov	w0, #0x1                   	// #1
  401e90:	bl	4015a0 <err@plt>
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e9c:	add	x1, x1, #0x950
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	bl	401530 <dcgettext@plt>
  401ea8:	mov	x1, x0
  401eac:	b	401d20 <ferror@plt+0x750>
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401eb8:	add	x1, x1, #0x960
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	bl	401530 <dcgettext@plt>
  401ec4:	mov	x1, x0
  401ec8:	mov	w0, #0x1                   	// #1
  401ecc:	bl	4015a0 <err@plt>
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401ed8:	add	x1, x1, #0x9a0
  401edc:	mov	x0, #0x0                   	// #0
  401ee0:	bl	401530 <dcgettext@plt>
  401ee4:	mov	x1, x0
  401ee8:	mov	w0, #0x1                   	// #1
  401eec:	bl	4015a0 <err@plt>
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401ef8:	add	x1, x1, #0x9e0
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	bl	401530 <dcgettext@plt>
  401f04:	mov	x1, x0
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	bl	4015a0 <err@plt>
  401f10:	ldr	w0, [sp, #120]
  401f14:	add	w0, w0, #0x1
  401f18:	str	w0, [sp, #120]
  401f1c:	cmp	w24, w0
  401f20:	b.cc	401f70 <ferror@plt+0x9a0>  // b.lo, b.ul, b.last
  401f24:	str	wzr, [sp, #116]
  401f28:	ldr	w0, [x20, #8]
  401f2c:	cbz	w0, 401f10 <ferror@plt+0x940>
  401f30:	mov	w2, #0x0                   	// #0
  401f34:	ldr	w1, [sp, #120]
  401f38:	mov	x0, x21
  401f3c:	bl	401560 <printf@plt>
  401f40:	ldr	x0, [x22, #480]
  401f44:	bl	4014f0 <fflush@plt>
  401f48:	add	x1, sp, #0x70
  401f4c:	mov	w0, w19
  401f50:	bl	401760 <ferror@plt+0x190>
  401f54:	ldr	w2, [sp, #116]
  401f58:	add	w2, w2, #0x1
  401f5c:	str	w2, [sp, #116]
  401f60:	ldr	w0, [x20, #8]
  401f64:	cmp	w2, w0
  401f68:	b.cc	401f34 <ferror@plt+0x964>  // b.lo, b.ul, b.last
  401f6c:	b	401f10 <ferror@plt+0x940>
  401f70:	mov	w0, w19
  401f74:	bl	401794 <ferror@plt+0x1c4>
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401f80:	add	x1, x1, #0xa40
  401f84:	mov	x0, #0x0                   	// #0
  401f88:	bl	401530 <dcgettext@plt>
  401f8c:	mov	x1, x0
  401f90:	adrp	x0, 404000 <ferror@plt+0x2a30>
  401f94:	add	x0, x0, #0xa48
  401f98:	bl	401560 <printf@plt>
  401f9c:	cbnz	w28, 401fdc <ferror@plt+0xa0c>
  401fa0:	mov	w0, w19
  401fa4:	bl	401370 <fsync@plt>
  401fa8:	mov	w20, w0
  401fac:	mov	w0, w19
  401fb0:	bl	401410 <close@plt>
  401fb4:	orr	w20, w20, w0
  401fb8:	cbnz	w20, 402240 <ferror@plt+0xc70>
  401fbc:	mov	w0, #0x0                   	// #0
  401fc0:	ldp	x19, x20, [sp, #16]
  401fc4:	ldp	x21, x22, [sp, #32]
  401fc8:	ldp	x23, x24, [sp, #48]
  401fcc:	ldp	x25, x26, [sp, #64]
  401fd0:	ldp	x27, x28, [sp, #80]
  401fd4:	ldp	x29, x30, [sp], #256
  401fd8:	ret
  401fdc:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401fe0:	ldr	w0, [x0, #508]
  401fe4:	lsl	w0, w0, #9
  401fe8:	str	w0, [sp, #108]
  401fec:	mov	w26, w0
  401ff0:	sxtw	x27, w0
  401ff4:	mov	x0, x27
  401ff8:	bl	401380 <malloc@plt>
  401ffc:	mov	x22, x0
  402000:	cmp	x0, #0x0
  402004:	ccmp	x27, #0x0, #0x4, eq  // eq = none
  402008:	b.ne	40205c <ferror@plt+0xa8c>  // b.any
  40200c:	mov	w2, #0x5                   	// #5
  402010:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402014:	add	x1, x1, #0xa78
  402018:	mov	x0, #0x0                   	// #0
  40201c:	bl	401530 <dcgettext@plt>
  402020:	bl	401560 <printf@plt>
  402024:	adrp	x0, 416000 <ferror@plt+0x14a30>
  402028:	ldr	x0, [x0, #480]
  40202c:	bl	4014f0 <fflush@plt>
  402030:	str	w25, [sp, #120]
  402034:	str	wzr, [sp, #116]
  402038:	add	x1, sp, #0x70
  40203c:	mov	w0, w19
  402040:	bl	4017c4 <ferror@plt+0x1f4>
  402044:	str	w25, [sp, #120]
  402048:	ldr	w0, [sp, #108]
  40204c:	sub	w25, w0, #0x1
  402050:	add	x25, x25, #0x1
  402054:	add	x25, x25, x22
  402058:	b	4021f4 <ferror@plt+0xc24>
  40205c:	mov	x2, x27
  402060:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402064:	add	x1, x1, #0xa58
  402068:	mov	w0, #0x1                   	// #1
  40206c:	bl	4015a0 <err@plt>
  402070:	mov	x21, x22
  402074:	cmp	w26, #0x0
  402078:	b.gt	4020a8 <ferror@plt+0xad8>
  40207c:	b	402114 <ferror@plt+0xb44>
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402088:	add	x1, x1, #0xa90
  40208c:	mov	x0, #0x0                   	// #0
  402090:	bl	401530 <dcgettext@plt>
  402094:	bl	4012f0 <perror@plt>
  402098:	b	4021a0 <ferror@plt+0xbd0>
  40209c:	add	x21, x21, #0x1
  4020a0:	cmp	x21, x25
  4020a4:	b.eq	402114 <ferror@plt+0xb44>  // b.none
  4020a8:	ldrb	w0, [x21]
  4020ac:	cmp	w0, #0xf6
  4020b0:	b.eq	40209c <ferror@plt+0xacc>  // b.none
  4020b4:	cbz	w20, 4020e8 <ferror@plt+0xb18>
  4020b8:	mov	w0, w19
  4020bc:	bl	401730 <ferror@plt+0x160>
  4020c0:	add	x1, sp, #0x70
  4020c4:	mov	w0, w19
  4020c8:	bl	401760 <ferror@plt+0x190>
  4020cc:	mov	w0, w19
  4020d0:	bl	401794 <ferror@plt+0x1c4>
  4020d4:	add	x1, sp, #0x70
  4020d8:	mov	w0, w19
  4020dc:	bl	4017c4 <ferror@plt+0x1f4>
  4020e0:	subs	w20, w20, #0x1
  4020e4:	b.ne	40209c <ferror@plt+0xacc>  // b.any
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4020f0:	add	x1, x1, #0xad0
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	bl	401530 <dcgettext@plt>
  4020fc:	ldr	w2, [sp, #116]
  402100:	ldr	w1, [sp, #120]
  402104:	bl	401560 <printf@plt>
  402108:	adrp	x0, 416000 <ferror@plt+0x14a30>
  40210c:	ldr	x0, [x0, #480]
  402110:	bl	4014f0 <fflush@plt>
  402114:	ldr	w0, [sp, #116]
  402118:	add	w0, w0, #0x1
  40211c:	str	w0, [sp, #116]
  402120:	adrp	x1, 416000 <ferror@plt+0x14a30>
  402124:	ldr	w1, [x1, #512]
  402128:	cmp	w0, w1
  40212c:	b.cs	4021e8 <ferror@plt+0xc18>  // b.hs, b.nlast
  402130:	ldr	w1, [sp, #120]
  402134:	mov	x0, x28
  402138:	bl	401560 <printf@plt>
  40213c:	adrp	x0, 416000 <ferror@plt+0x14a30>
  402140:	ldr	x0, [x0, #480]
  402144:	bl	4014f0 <fflush@plt>
  402148:	mov	w20, w23
  40214c:	mov	x2, x27
  402150:	mov	x1, x22
  402154:	mov	w0, w19
  402158:	bl	401510 <read@plt>
  40215c:	mov	w21, w0
  402160:	cmp	w26, w0
  402164:	b.eq	402070 <ferror@plt+0xaa0>  // b.none
  402168:	cbz	w20, 40219c <ferror@plt+0xbcc>
  40216c:	mov	w0, w19
  402170:	bl	401730 <ferror@plt+0x160>
  402174:	add	x1, sp, #0x70
  402178:	mov	w0, w19
  40217c:	bl	401760 <ferror@plt+0x190>
  402180:	mov	w0, w19
  402184:	bl	401794 <ferror@plt+0x1c4>
  402188:	add	x1, sp, #0x70
  40218c:	mov	w0, w19
  402190:	bl	4017c4 <ferror@plt+0x1f4>
  402194:	subs	w20, w20, #0x1
  402198:	b.ne	40214c <ferror@plt+0xb7c>  // b.any
  40219c:	tbnz	w21, #31, 402080 <ferror@plt+0xab0>
  4021a0:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4021a4:	ldr	x19, [x0, #456]
  4021a8:	mov	w2, #0x5                   	// #5
  4021ac:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4021b0:	add	x1, x1, #0xa98
  4021b4:	mov	x0, #0x0                   	// #0
  4021b8:	bl	401530 <dcgettext@plt>
  4021bc:	mov	w5, w21
  4021c0:	ldr	w4, [sp, #108]
  4021c4:	ldr	w3, [sp, #116]
  4021c8:	ldr	w2, [sp, #120]
  4021cc:	mov	x1, x0
  4021d0:	mov	x0, x19
  4021d4:	bl	401590 <fprintf@plt>
  4021d8:	mov	x0, x22
  4021dc:	bl	4014a0 <free@plt>
  4021e0:	mov	w0, #0x1                   	// #1
  4021e4:	bl	4012d0 <exit@plt>
  4021e8:	ldr	w0, [sp, #120]
  4021ec:	add	w0, w0, #0x1
  4021f0:	str	w0, [sp, #120]
  4021f4:	ldr	w0, [sp, #120]
  4021f8:	cmp	w24, w0
  4021fc:	b.cc	40221c <ferror@plt+0xc4c>  // b.lo, b.ul, b.last
  402200:	str	wzr, [sp, #116]
  402204:	adrp	x0, 416000 <ferror@plt+0x14a30>
  402208:	ldr	w0, [x0, #512]
  40220c:	cbz	w0, 4021e8 <ferror@plt+0xc18>
  402210:	adrp	x28, 404000 <ferror@plt+0x2a30>
  402214:	add	x28, x28, #0xa88
  402218:	b	402130 <ferror@plt+0xb60>
  40221c:	mov	x0, x22
  402220:	bl	4014a0 <free@plt>
  402224:	mov	w2, #0x5                   	// #5
  402228:	adrp	x1, 404000 <ferror@plt+0x2a30>
  40222c:	add	x1, x1, #0xa40
  402230:	mov	x0, #0x0                   	// #0
  402234:	bl	401530 <dcgettext@plt>
  402238:	bl	401560 <printf@plt>
  40223c:	b	401fa0 <ferror@plt+0x9d0>
  402240:	mov	w2, #0x5                   	// #5
  402244:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402248:	add	x1, x1, #0xb00
  40224c:	mov	x0, #0x0                   	// #0
  402250:	bl	401530 <dcgettext@plt>
  402254:	mov	x1, x0
  402258:	mov	w0, #0x1                   	// #1
  40225c:	bl	4015a0 <err@plt>
  402260:	stp	x29, x30, [sp, #-48]!
  402264:	mov	x29, sp
  402268:	str	x19, [sp, #16]
  40226c:	mov	w19, w0
  402270:	mov	w2, #0x0                   	// #0
  402274:	bl	401330 <lseek@plt>
  402278:	tbnz	x0, #63, 4022a0 <ferror@plt+0xcd0>
  40227c:	mov	x2, #0x1                   	// #1
  402280:	add	x1, sp, #0x2f
  402284:	mov	w0, w19
  402288:	bl	401510 <read@plt>
  40228c:	cmp	x0, #0x0
  402290:	cset	x0, gt
  402294:	ldr	x19, [sp, #16]
  402298:	ldp	x29, x30, [sp], #48
  40229c:	ret
  4022a0:	mov	x0, #0x0                   	// #0
  4022a4:	b	402294 <ferror@plt+0xcc4>
  4022a8:	stp	x29, x30, [sp, #-144]!
  4022ac:	mov	x29, sp
  4022b0:	add	x2, sp, #0x10
  4022b4:	mov	w1, w0
  4022b8:	mov	w0, #0x0                   	// #0
  4022bc:	bl	401520 <__fxstat@plt>
  4022c0:	cbnz	w0, 4022dc <ferror@plt+0xd0c>
  4022c4:	ldr	w0, [sp, #32]
  4022c8:	and	w0, w0, #0xf000
  4022cc:	cmp	w0, #0x6, lsl #12
  4022d0:	cset	w0, eq  // eq = none
  4022d4:	ldp	x29, x30, [sp], #144
  4022d8:	ret
  4022dc:	mov	w0, #0x0                   	// #0
  4022e0:	b	4022d4 <ferror@plt+0xd04>
  4022e4:	stp	x29, x30, [sp, #-64]!
  4022e8:	mov	x29, sp
  4022ec:	stp	x19, x20, [sp, #16]
  4022f0:	stp	x21, x22, [sp, #32]
  4022f4:	str	x23, [sp, #48]
  4022f8:	mov	w22, w0
  4022fc:	mov	x20, #0x0                   	// #0
  402300:	mov	x19, #0x400                 	// #1024
  402304:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  402308:	mov	x21, #0xffffffffffffffff    	// #-1
  40230c:	mov	x1, x19
  402310:	mov	w0, w22
  402314:	bl	402260 <ferror@plt+0xc90>
  402318:	cbz	x0, 402338 <ferror@plt+0xd68>
  40231c:	cmn	x19, #0x1
  402320:	b.eq	402394 <ferror@plt+0xdc4>  // b.none
  402324:	lsl	x0, x19, #1
  402328:	cmp	x19, x23
  40232c:	mov	x20, x19
  402330:	csel	x19, x0, x21, ls  // ls = plast
  402334:	b	40230c <ferror@plt+0xd3c>
  402338:	sub	x0, x19, #0x1
  40233c:	cmp	x20, x0
  402340:	b.cs	402370 <ferror@plt+0xda0>  // b.hs, b.nlast
  402344:	add	x21, x19, x20
  402348:	lsr	x21, x21, #1
  40234c:	mov	x1, x21
  402350:	mov	w0, w22
  402354:	bl	402260 <ferror@plt+0xc90>
  402358:	cmp	x0, #0x0
  40235c:	csel	x19, x19, x21, ne  // ne = any
  402360:	csel	x20, x21, x20, ne  // ne = any
  402364:	sub	x0, x19, #0x1
  402368:	cmp	x0, x20
  40236c:	b.hi	402344 <ferror@plt+0xd74>  // b.pmore
  402370:	mov	x1, #0x0                   	// #0
  402374:	mov	w0, w22
  402378:	bl	402260 <ferror@plt+0xc90>
  40237c:	add	x0, x20, #0x1
  402380:	ldp	x19, x20, [sp, #16]
  402384:	ldp	x21, x22, [sp, #32]
  402388:	ldr	x23, [sp, #48]
  40238c:	ldp	x29, x30, [sp], #64
  402390:	ret
  402394:	mov	x0, #0xffffffffffffffff    	// #-1
  402398:	b	402380 <ferror@plt+0xdb0>
  40239c:	stp	x29, x30, [sp, #-160]!
  4023a0:	mov	x29, sp
  4023a4:	stp	x19, x20, [sp, #16]
  4023a8:	mov	w20, w0
  4023ac:	mov	x19, x1
  4023b0:	mov	x2, x1
  4023b4:	mov	x1, #0x1272                	// #4722
  4023b8:	movk	x1, #0x8008, lsl #16
  4023bc:	bl	4015b0 <ioctl@plt>
  4023c0:	tbnz	w0, #31, 4023d4 <ferror@plt+0xe04>
  4023c4:	mov	w0, #0x0                   	// #0
  4023c8:	ldp	x19, x20, [sp, #16]
  4023cc:	ldp	x29, x30, [sp], #160
  4023d0:	ret
  4023d4:	add	x2, sp, #0x20
  4023d8:	mov	x1, #0x1260                	// #4704
  4023dc:	mov	w0, w20
  4023e0:	bl	4015b0 <ioctl@plt>
  4023e4:	tbnz	w0, #31, 4023fc <ferror@plt+0xe2c>
  4023e8:	ldr	x0, [sp, #32]
  4023ec:	lsl	x0, x0, #9
  4023f0:	str	x0, [x19]
  4023f4:	mov	w0, #0x0                   	// #0
  4023f8:	b	4023c8 <ferror@plt+0xdf8>
  4023fc:	add	x2, sp, #0x20
  402400:	mov	x1, #0x204                 	// #516
  402404:	movk	x1, #0x8020, lsl #16
  402408:	mov	w0, w20
  40240c:	bl	4015b0 <ioctl@plt>
  402410:	tbnz	w0, #31, 402428 <ferror@plt+0xe58>
  402414:	ldr	w0, [sp, #32]
  402418:	lsl	x0, x0, #9
  40241c:	str	x0, [x19]
  402420:	mov	w0, #0x0                   	// #0
  402424:	b	4023c8 <ferror@plt+0xdf8>
  402428:	add	x2, sp, #0x20
  40242c:	mov	w1, w20
  402430:	mov	w0, #0x0                   	// #0
  402434:	bl	401520 <__fxstat@plt>
  402438:	cbnz	w0, 40244c <ferror@plt+0xe7c>
  40243c:	ldr	w1, [sp, #48]
  402440:	and	w1, w1, #0xf000
  402444:	cmp	w1, #0x8, lsl #12
  402448:	b.eq	402474 <ferror@plt+0xea4>  // b.none
  40244c:	ldr	w1, [sp, #48]
  402450:	and	w1, w1, #0xf000
  402454:	mov	w0, #0xffffffff            	// #-1
  402458:	cmp	w1, #0x6, lsl #12
  40245c:	b.ne	4023c8 <ferror@plt+0xdf8>  // b.any
  402460:	mov	w0, w20
  402464:	bl	4022e4 <ferror@plt+0xd14>
  402468:	str	x0, [x19]
  40246c:	mov	w0, #0x0                   	// #0
  402470:	b	4023c8 <ferror@plt+0xdf8>
  402474:	ldr	x1, [sp, #80]
  402478:	str	x1, [x19]
  40247c:	b	4023c8 <ferror@plt+0xdf8>
  402480:	stp	x29, x30, [sp, #-48]!
  402484:	mov	x29, sp
  402488:	str	x19, [sp, #16]
  40248c:	mov	x19, x1
  402490:	add	x1, sp, #0x28
  402494:	bl	40239c <ferror@plt+0xdcc>
  402498:	cbnz	w0, 4024b4 <ferror@plt+0xee4>
  40249c:	ldr	x1, [sp, #40]
  4024a0:	lsr	x1, x1, #9
  4024a4:	str	x1, [x19]
  4024a8:	ldr	x19, [sp, #16]
  4024ac:	ldp	x29, x30, [sp], #48
  4024b0:	ret
  4024b4:	mov	w0, #0xffffffff            	// #-1
  4024b8:	b	4024a8 <ferror@plt+0xed8>
  4024bc:	stp	x29, x30, [sp, #-16]!
  4024c0:	mov	x29, sp
  4024c4:	mov	x2, x1
  4024c8:	mov	x1, #0x1268                	// #4712
  4024cc:	bl	4015b0 <ioctl@plt>
  4024d0:	asr	w0, w0, #31
  4024d4:	ldp	x29, x30, [sp], #16
  4024d8:	ret
  4024dc:	stp	x29, x30, [sp, #-32]!
  4024e0:	mov	x29, sp
  4024e4:	str	x1, [sp, #24]
  4024e8:	add	x2, sp, #0x18
  4024ec:	mov	x1, #0x127b                	// #4731
  4024f0:	bl	4015b0 <ioctl@plt>
  4024f4:	asr	w0, w0, #31
  4024f8:	ldp	x29, x30, [sp], #32
  4024fc:	ret
  402500:	stp	x29, x30, [sp, #-32]!
  402504:	mov	x29, sp
  402508:	add	x2, sp, #0x1c
  40250c:	mov	x1, #0x127a                	// #4730
  402510:	bl	4015b0 <ioctl@plt>
  402514:	tbnz	w0, #31, 40252c <ferror@plt+0xf5c>
  402518:	ldr	w0, [sp, #28]
  40251c:	cmp	w0, #0x0
  402520:	cset	w0, ne  // ne = any
  402524:	ldp	x29, x30, [sp], #32
  402528:	ret
  40252c:	mov	w0, #0x0                   	// #0
  402530:	b	402524 <ferror@plt+0xf54>
  402534:	stp	x29, x30, [sp, #-176]!
  402538:	mov	x29, sp
  40253c:	stp	x19, x20, [sp, #16]
  402540:	str	x21, [sp, #32]
  402544:	mov	x20, x0
  402548:	mov	x21, x1
  40254c:	mov	w1, w2
  402550:	ldr	w2, [x0, #16]
  402554:	and	w2, w2, #0xf000
  402558:	cmp	w2, #0x6, lsl #12
  40255c:	b.eq	402584 <ferror@plt+0xfb4>  // b.none
  402560:	mov	x0, x21
  402564:	bl	401390 <open@plt>
  402568:	mov	w19, w0
  40256c:	tbz	w19, #31, 402598 <ferror@plt+0xfc8>
  402570:	mov	w0, w19
  402574:	ldp	x19, x20, [sp, #16]
  402578:	ldr	x21, [sp, #32]
  40257c:	ldp	x29, x30, [sp], #176
  402580:	ret
  402584:	orr	w1, w1, #0x80
  402588:	mov	x0, x21
  40258c:	bl	401390 <open@plt>
  402590:	mov	w19, w0
  402594:	b	40256c <ferror@plt+0xf9c>
  402598:	add	x2, sp, #0x30
  40259c:	mov	w1, w19
  4025a0:	mov	w0, #0x0                   	// #0
  4025a4:	bl	401520 <__fxstat@plt>
  4025a8:	tbnz	w0, #31, 402608 <ferror@plt+0x1038>
  4025ac:	ldr	x0, [x20]
  4025b0:	ldr	x1, [sp, #48]
  4025b4:	cmp	x1, x0
  4025b8:	b.ne	402608 <ferror@plt+0x1038>  // b.any
  4025bc:	ldr	x0, [x20, #8]
  4025c0:	ldr	x1, [sp, #56]
  4025c4:	cmp	x1, x0
  4025c8:	b.ne	402608 <ferror@plt+0x1038>  // b.any
  4025cc:	ldr	w0, [x20, #16]
  4025d0:	and	w0, w0, #0xf000
  4025d4:	cmp	w0, #0x6, lsl #12
  4025d8:	b.ne	402570 <ferror@plt+0xfa0>  // b.any
  4025dc:	mov	w0, w19
  4025e0:	bl	402500 <ferror@plt+0xf30>
  4025e4:	cbz	w0, 402570 <ferror@plt+0xfa0>
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4025f0:	add	x1, x1, #0xc20
  4025f4:	mov	x0, #0x0                   	// #0
  4025f8:	bl	401530 <dcgettext@plt>
  4025fc:	mov	x1, x21
  402600:	bl	401500 <warnx@plt>
  402604:	b	402570 <ferror@plt+0xfa0>
  402608:	mov	w0, w19
  40260c:	bl	401410 <close@plt>
  402610:	bl	401570 <__errno_location@plt>
  402614:	mov	w1, #0x4d                  	// #77
  402618:	str	w1, [x0]
  40261c:	mov	w19, #0xffffffff            	// #-1
  402620:	b	402570 <ferror@plt+0xfa0>
  402624:	stp	x29, x30, [sp, #-16]!
  402628:	mov	x29, sp
  40262c:	mov	x2, #0x0                   	// #0
  402630:	mov	x1, #0x5331                	// #21297
  402634:	bl	4015b0 <ioctl@plt>
  402638:	cmp	w0, #0x0
  40263c:	csel	w0, w0, wzr, ge  // ge = tcont
  402640:	ldp	x29, x30, [sp], #16
  402644:	ret
  402648:	stp	x29, x30, [sp, #-48]!
  40264c:	mov	x29, sp
  402650:	stp	x19, x20, [sp, #16]
  402654:	mov	x20, x1
  402658:	mov	x19, x2
  40265c:	add	x2, sp, #0x20
  402660:	mov	x1, #0x301                 	// #769
  402664:	bl	4015b0 <ioctl@plt>
  402668:	cbnz	w0, 402688 <ferror@plt+0x10b8>
  40266c:	ldrb	w1, [sp, #32]
  402670:	str	w1, [x20]
  402674:	ldrb	w1, [sp, #33]
  402678:	str	w1, [x19]
  40267c:	ldp	x19, x20, [sp, #16]
  402680:	ldp	x29, x30, [sp], #48
  402684:	ret
  402688:	mov	w0, #0xffffffff            	// #-1
  40268c:	b	40267c <ferror@plt+0x10ac>
  402690:	cmp	w0, #0x7
  402694:	b.eq	40277c <ferror@plt+0x11ac>  // b.none
  402698:	cmp	w0, #0x7
  40269c:	b.gt	40270c <ferror@plt+0x113c>
  4026a0:	cmp	w0, #0x3
  4026a4:	b.eq	402788 <ferror@plt+0x11b8>  // b.none
  4026a8:	cmp	w0, #0x3
  4026ac:	b.le	4026cc <ferror@plt+0x10fc>
  4026b0:	cmp	w0, #0x5
  4026b4:	b.eq	4027a8 <ferror@plt+0x11d8>  // b.none
  4026b8:	cmp	w0, #0x6
  4026bc:	b.ne	4026f8 <ferror@plt+0x1128>  // b.any
  4026c0:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4026c4:	add	x0, x0, #0xc60
  4026c8:	b	4026f4 <ferror@plt+0x1124>
  4026cc:	cmp	w0, #0x1
  4026d0:	b.eq	402794 <ferror@plt+0x11c4>  // b.none
  4026d4:	cmp	w0, #0x2
  4026d8:	b.ne	4026e8 <ferror@plt+0x1118>  // b.any
  4026dc:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4026e0:	add	x0, x0, #0xcb8
  4026e4:	b	4026f4 <ferror@plt+0x1124>
  4026e8:	cbnz	w0, 4027a0 <ferror@plt+0x11d0>
  4026ec:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4026f0:	add	x0, x0, #0xc68
  4026f4:	ret
  4026f8:	cmp	w0, #0x4
  4026fc:	b.ne	4027b4 <ferror@plt+0x11e4>  // b.any
  402700:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402704:	add	x0, x0, #0xc98
  402708:	b	4026f4 <ferror@plt+0x1124>
  40270c:	cmp	w0, #0xd
  402710:	b.eq	4027bc <ferror@plt+0x11ec>  // b.none
  402714:	cmp	w0, #0xd
  402718:	b.le	402738 <ferror@plt+0x1168>
  40271c:	cmp	w0, #0x11
  402720:	b.eq	4027dc <ferror@plt+0x120c>  // b.none
  402724:	cmp	w0, #0x7f
  402728:	b.ne	402768 <ferror@plt+0x1198>  // b.any
  40272c:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402730:	add	x0, x0, #0xca0
  402734:	b	4026f4 <ferror@plt+0x1124>
  402738:	cmp	w0, #0x9
  40273c:	b.eq	4027c8 <ferror@plt+0x11f8>  // b.none
  402740:	cmp	w0, #0xc
  402744:	b.ne	402754 <ferror@plt+0x1184>  // b.any
  402748:	adrp	x0, 404000 <ferror@plt+0x2a30>
  40274c:	add	x0, x0, #0xc78
  402750:	b	4026f4 <ferror@plt+0x1124>
  402754:	cmp	w0, #0x8
  402758:	b.ne	4027d4 <ferror@plt+0x1204>  // b.any
  40275c:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402760:	add	x0, x0, #0xca8
  402764:	b	4026f4 <ferror@plt+0x1124>
  402768:	cmp	w0, #0xe
  40276c:	b.ne	4027e8 <ferror@plt+0x1218>  // b.any
  402770:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402774:	add	x0, x0, #0xcc0
  402778:	b	4026f4 <ferror@plt+0x1124>
  40277c:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402780:	add	x0, x0, #0xc58
  402784:	b	4026f4 <ferror@plt+0x1124>
  402788:	adrp	x0, 404000 <ferror@plt+0x2a30>
  40278c:	add	x0, x0, #0xc40
  402790:	b	4026f4 <ferror@plt+0x1124>
  402794:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402798:	add	x0, x0, #0xc50
  40279c:	b	4026f4 <ferror@plt+0x1124>
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	b	4026f4 <ferror@plt+0x1124>
  4027a8:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027ac:	add	x0, x0, #0xc70
  4027b0:	b	4026f4 <ferror@plt+0x1124>
  4027b4:	mov	x0, #0x0                   	// #0
  4027b8:	b	4026f4 <ferror@plt+0x1124>
  4027bc:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027c0:	add	x0, x0, #0xc80
  4027c4:	b	4026f4 <ferror@plt+0x1124>
  4027c8:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027cc:	add	x0, x0, #0xc90
  4027d0:	b	4026f4 <ferror@plt+0x1124>
  4027d4:	mov	x0, #0x0                   	// #0
  4027d8:	b	4026f4 <ferror@plt+0x1124>
  4027dc:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027e0:	add	x0, x0, #0xcb0
  4027e4:	b	4026f4 <ferror@plt+0x1124>
  4027e8:	mov	x0, #0x0                   	// #0
  4027ec:	b	4026f4 <ferror@plt+0x1124>
  4027f0:	str	xzr, [x1]
  4027f4:	cbnz	x0, 402800 <ferror@plt+0x1230>
  4027f8:	b	402858 <ferror@plt+0x1288>
  4027fc:	add	x0, x0, #0x1
  402800:	ldrsb	w2, [x0]
  402804:	cmp	w2, #0x2f
  402808:	b.ne	402818 <ferror@plt+0x1248>  // b.any
  40280c:	ldrsb	w2, [x0, #1]
  402810:	cmp	w2, #0x2f
  402814:	b.eq	4027fc <ferror@plt+0x122c>  // b.none
  402818:	ldrsb	w2, [x0]
  40281c:	cbz	w2, 40285c <ferror@plt+0x128c>
  402820:	mov	x2, #0x1                   	// #1
  402824:	str	x2, [x1]
  402828:	add	x3, x0, x2
  40282c:	ldrsb	w2, [x0, #1]
  402830:	cmp	w2, #0x2f
  402834:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402838:	b.eq	402858 <ferror@plt+0x1288>  // b.none
  40283c:	ldr	x2, [x1]
  402840:	add	x2, x2, #0x1
  402844:	str	x2, [x1]
  402848:	ldrsb	w2, [x3, #1]!
  40284c:	cmp	w2, #0x2f
  402850:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402854:	b.ne	40283c <ferror@plt+0x126c>  // b.any
  402858:	ret
  40285c:	mov	x0, #0x0                   	// #0
  402860:	b	402858 <ferror@plt+0x1288>
  402864:	stp	x29, x30, [sp, #-80]!
  402868:	mov	x29, sp
  40286c:	stp	x19, x20, [sp, #16]
  402870:	stp	x21, x22, [sp, #32]
  402874:	stp	x23, x24, [sp, #48]
  402878:	mov	x24, x1
  40287c:	ldrsb	w1, [x0]
  402880:	cbz	w1, 402900 <ferror@plt+0x1330>
  402884:	str	x25, [sp, #64]
  402888:	mov	x19, #0x1                   	// #1
  40288c:	mov	w21, #0x0                   	// #0
  402890:	mov	w23, #0x0                   	// #0
  402894:	mov	w25, #0x1                   	// #1
  402898:	sub	x22, x0, #0x1
  40289c:	b	4028b4 <ferror@plt+0x12e4>
  4028a0:	mov	w21, w23
  4028a4:	mov	w20, w19
  4028a8:	add	x19, x19, #0x1
  4028ac:	ldrsb	w1, [x22, x19]
  4028b0:	cbz	w1, 4028e0 <ferror@plt+0x1310>
  4028b4:	sub	w20, w19, #0x1
  4028b8:	cbnz	w21, 4028a0 <ferror@plt+0x12d0>
  4028bc:	cmp	w1, #0x5c
  4028c0:	b.eq	4028d8 <ferror@plt+0x1308>  // b.none
  4028c4:	mov	x0, x24
  4028c8:	bl	4014e0 <strchr@plt>
  4028cc:	cbz	x0, 4028a4 <ferror@plt+0x12d4>
  4028d0:	ldr	x25, [sp, #64]
  4028d4:	b	4028e4 <ferror@plt+0x1314>
  4028d8:	mov	w21, w25
  4028dc:	b	4028a4 <ferror@plt+0x12d4>
  4028e0:	ldr	x25, [sp, #64]
  4028e4:	sub	w0, w20, w21
  4028e8:	sxtw	x0, w0
  4028ec:	ldp	x19, x20, [sp, #16]
  4028f0:	ldp	x21, x22, [sp, #32]
  4028f4:	ldp	x23, x24, [sp, #48]
  4028f8:	ldp	x29, x30, [sp], #80
  4028fc:	ret
  402900:	mov	w20, #0x0                   	// #0
  402904:	mov	w21, #0x0                   	// #0
  402908:	b	4028e4 <ferror@plt+0x1314>
  40290c:	stp	x29, x30, [sp, #-64]!
  402910:	mov	x29, sp
  402914:	stp	x19, x20, [sp, #16]
  402918:	stp	x21, x22, [sp, #32]
  40291c:	mov	x19, x0
  402920:	mov	x22, x1
  402924:	mov	w21, w2
  402928:	str	xzr, [sp, #56]
  40292c:	bl	401570 <__errno_location@plt>
  402930:	str	wzr, [x0]
  402934:	cbz	x19, 402944 <ferror@plt+0x1374>
  402938:	mov	x20, x0
  40293c:	ldrsb	w0, [x19]
  402940:	cbnz	w0, 402960 <ferror@plt+0x1390>
  402944:	mov	x3, x19
  402948:	mov	x2, x22
  40294c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402950:	add	x1, x1, #0xcc8
  402954:	adrp	x0, 416000 <ferror@plt+0x14a30>
  402958:	ldr	w0, [x0, #448]
  40295c:	bl	401540 <errx@plt>
  402960:	mov	w3, #0x0                   	// #0
  402964:	mov	w2, w21
  402968:	add	x1, sp, #0x38
  40296c:	mov	x0, x19
  402970:	bl	4013f0 <__strtoul_internal@plt>
  402974:	ldr	w1, [x20]
  402978:	cbnz	w1, 4029a4 <ferror@plt+0x13d4>
  40297c:	ldr	x1, [sp, #56]
  402980:	cmp	x1, x19
  402984:	b.eq	402944 <ferror@plt+0x1374>  // b.none
  402988:	cbz	x1, 402994 <ferror@plt+0x13c4>
  40298c:	ldrsb	w1, [x1]
  402990:	cbnz	w1, 402944 <ferror@plt+0x1374>
  402994:	ldp	x19, x20, [sp, #16]
  402998:	ldp	x21, x22, [sp, #32]
  40299c:	ldp	x29, x30, [sp], #64
  4029a0:	ret
  4029a4:	cmp	w1, #0x22
  4029a8:	b.ne	402944 <ferror@plt+0x1374>  // b.any
  4029ac:	mov	x3, x19
  4029b0:	mov	x2, x22
  4029b4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4029b8:	add	x1, x1, #0xcc8
  4029bc:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4029c0:	ldr	w0, [x0, #448]
  4029c4:	bl	4015a0 <err@plt>
  4029c8:	stp	x29, x30, [sp, #-32]!
  4029cc:	mov	x29, sp
  4029d0:	stp	x19, x20, [sp, #16]
  4029d4:	mov	x20, x0
  4029d8:	mov	x19, x1
  4029dc:	bl	40290c <ferror@plt+0x133c>
  4029e0:	mov	x1, #0xffffffff            	// #4294967295
  4029e4:	cmp	x0, x1
  4029e8:	b.hi	4029f8 <ferror@plt+0x1428>  // b.pmore
  4029ec:	ldp	x19, x20, [sp, #16]
  4029f0:	ldp	x29, x30, [sp], #32
  4029f4:	ret
  4029f8:	bl	401570 <__errno_location@plt>
  4029fc:	mov	w1, #0x22                  	// #34
  402a00:	str	w1, [x0]
  402a04:	mov	x3, x20
  402a08:	mov	x2, x19
  402a0c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402a10:	add	x1, x1, #0xcc8
  402a14:	adrp	x0, 416000 <ferror@plt+0x14a30>
  402a18:	ldr	w0, [x0, #448]
  402a1c:	bl	4015a0 <err@plt>
  402a20:	stp	x29, x30, [sp, #-32]!
  402a24:	mov	x29, sp
  402a28:	stp	x19, x20, [sp, #16]
  402a2c:	mov	x20, x0
  402a30:	mov	x19, x1
  402a34:	bl	4029c8 <ferror@plt+0x13f8>
  402a38:	mov	w1, #0xffff                	// #65535
  402a3c:	cmp	w0, w1
  402a40:	b.hi	402a50 <ferror@plt+0x1480>  // b.pmore
  402a44:	ldp	x19, x20, [sp, #16]
  402a48:	ldp	x29, x30, [sp], #32
  402a4c:	ret
  402a50:	bl	401570 <__errno_location@plt>
  402a54:	mov	w1, #0x22                  	// #34
  402a58:	str	w1, [x0]
  402a5c:	mov	x3, x20
  402a60:	mov	x2, x19
  402a64:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402a68:	add	x1, x1, #0xcc8
  402a6c:	adrp	x0, 416000 <ferror@plt+0x14a30>
  402a70:	ldr	w0, [x0, #448]
  402a74:	bl	4015a0 <err@plt>
  402a78:	adrp	x1, 416000 <ferror@plt+0x14a30>
  402a7c:	str	w0, [x1, #448]
  402a80:	ret
  402a84:	stp	x29, x30, [sp, #-128]!
  402a88:	mov	x29, sp
  402a8c:	stp	x19, x20, [sp, #16]
  402a90:	str	xzr, [x1]
  402a94:	cbz	x0, 402ea4 <ferror@plt+0x18d4>
  402a98:	stp	x21, x22, [sp, #32]
  402a9c:	mov	x19, x0
  402aa0:	mov	x21, x1
  402aa4:	mov	x22, x2
  402aa8:	ldrsb	w0, [x0]
  402aac:	cbz	w0, 402eac <ferror@plt+0x18dc>
  402ab0:	stp	x23, x24, [sp, #48]
  402ab4:	bl	401480 <__ctype_b_loc@plt>
  402ab8:	mov	x24, x0
  402abc:	ldr	x4, [x0]
  402ac0:	mov	x1, x19
  402ac4:	ldrsb	w2, [x1]
  402ac8:	and	x0, x2, #0xff
  402acc:	ldrh	w3, [x4, x0, lsl #1]
  402ad0:	tbz	w3, #13, 402adc <ferror@plt+0x150c>
  402ad4:	add	x1, x1, #0x1
  402ad8:	b	402ac4 <ferror@plt+0x14f4>
  402adc:	cmp	w2, #0x2d
  402ae0:	b.eq	402ed0 <ferror@plt+0x1900>  // b.none
  402ae4:	stp	x25, x26, [sp, #64]
  402ae8:	bl	401570 <__errno_location@plt>
  402aec:	mov	x25, x0
  402af0:	str	wzr, [x0]
  402af4:	str	xzr, [sp, #120]
  402af8:	mov	w3, #0x0                   	// #0
  402afc:	mov	w2, #0x0                   	// #0
  402b00:	add	x1, sp, #0x78
  402b04:	mov	x0, x19
  402b08:	bl	4013f0 <__strtoul_internal@plt>
  402b0c:	mov	x26, x0
  402b10:	ldr	x20, [sp, #120]
  402b14:	cmp	x20, x19
  402b18:	b.eq	402b54 <ferror@plt+0x1584>  // b.none
  402b1c:	ldr	w0, [x25]
  402b20:	cbz	w0, 402b30 <ferror@plt+0x1560>
  402b24:	sub	x1, x26, #0x1
  402b28:	cmn	x1, #0x3
  402b2c:	b.hi	402b70 <ferror@plt+0x15a0>  // b.pmore
  402b30:	cbz	x20, 402e70 <ferror@plt+0x18a0>
  402b34:	ldrsb	w0, [x20]
  402b38:	cbz	w0, 402e78 <ferror@plt+0x18a8>
  402b3c:	stp	x27, x28, [sp, #80]
  402b40:	mov	w19, #0x0                   	// #0
  402b44:	mov	x27, #0x0                   	// #0
  402b48:	add	x0, sp, #0x78
  402b4c:	str	x0, [sp, #104]
  402b50:	b	402c5c <ferror@plt+0x168c>
  402b54:	ldr	w0, [x25]
  402b58:	mov	w20, #0xffffffea            	// #-22
  402b5c:	cbnz	w0, 402b70 <ferror@plt+0x15a0>
  402b60:	ldp	x21, x22, [sp, #32]
  402b64:	ldp	x23, x24, [sp, #48]
  402b68:	ldp	x25, x26, [sp, #64]
  402b6c:	b	402eb4 <ferror@plt+0x18e4>
  402b70:	neg	w20, w0
  402b74:	b	402e80 <ferror@plt+0x18b0>
  402b78:	ldrsb	w0, [x20, #2]
  402b7c:	and	w0, w0, #0xffffffdf
  402b80:	cmp	w0, #0x42
  402b84:	b.ne	402c7c <ferror@plt+0x16ac>  // b.any
  402b88:	ldrsb	w0, [x20, #3]
  402b8c:	cbnz	w0, 402c7c <ferror@plt+0x16ac>
  402b90:	mov	w23, #0x400                 	// #1024
  402b94:	b	402ba0 <ferror@plt+0x15d0>
  402b98:	cbnz	w0, 402c7c <ferror@plt+0x16ac>
  402b9c:	mov	w23, #0x400                 	// #1024
  402ba0:	ldrsb	w20, [x20]
  402ba4:	mov	w1, w20
  402ba8:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402bac:	add	x0, x0, #0xcd8
  402bb0:	bl	4014e0 <strchr@plt>
  402bb4:	cbz	x0, 402d58 <ferror@plt+0x1788>
  402bb8:	adrp	x2, 404000 <ferror@plt+0x2a30>
  402bbc:	add	x2, x2, #0xcd8
  402bc0:	sub	x0, x0, x2
  402bc4:	add	w2, w0, #0x1
  402bc8:	cbz	w2, 402f70 <ferror@plt+0x19a0>
  402bcc:	sxtw	x3, w23
  402bd0:	umulh	x0, x26, x3
  402bd4:	cbnz	x0, 402da0 <ferror@plt+0x17d0>
  402bd8:	sub	w1, w2, #0x2
  402bdc:	mul	x26, x26, x3
  402be0:	cmn	w1, #0x1
  402be4:	b.eq	402d80 <ferror@plt+0x17b0>  // b.none
  402be8:	umulh	x0, x26, x3
  402bec:	sub	w1, w1, #0x1
  402bf0:	cbz	x0, 402bdc <ferror@plt+0x160c>
  402bf4:	mov	w20, #0xffffffde            	// #-34
  402bf8:	b	402d84 <ferror@plt+0x17b4>
  402bfc:	ldrsb	w0, [x20]
  402c00:	cbz	w0, 402f10 <ferror@plt+0x1940>
  402c04:	mov	x2, x23
  402c08:	mov	x1, x20
  402c0c:	mov	x0, x28
  402c10:	bl	4013b0 <strncmp@plt>
  402c14:	cbnz	w0, 402f28 <ferror@plt+0x1958>
  402c18:	add	x1, x20, x23
  402c1c:	ldrsb	w0, [x20, x23]
  402c20:	cmp	w0, #0x30
  402c24:	b.ne	402cb4 <ferror@plt+0x16e4>  // b.any
  402c28:	mov	x20, x1
  402c2c:	add	w2, w19, #0x1
  402c30:	sub	w19, w20, w1
  402c34:	add	w19, w19, w2
  402c38:	ldrsb	w0, [x20, #1]!
  402c3c:	cmp	w0, #0x30
  402c40:	b.eq	402c30 <ferror@plt+0x1660>  // b.none
  402c44:	sxtb	x0, w0
  402c48:	ldr	x1, [x24]
  402c4c:	ldrh	w0, [x1, x0, lsl #1]
  402c50:	tbnz	w0, #11, 402cbc <ferror@plt+0x16ec>
  402c54:	str	x20, [sp, #120]
  402c58:	ldr	x20, [sp, #120]
  402c5c:	ldrsb	w0, [x20, #1]
  402c60:	cmp	w0, #0x69
  402c64:	b.eq	402b78 <ferror@plt+0x15a8>  // b.none
  402c68:	and	w1, w0, #0xffffffdf
  402c6c:	cmp	w1, #0x42
  402c70:	b.ne	402b98 <ferror@plt+0x15c8>  // b.any
  402c74:	ldrsb	w0, [x20, #2]
  402c78:	cbz	w0, 402d50 <ferror@plt+0x1780>
  402c7c:	bl	401350 <localeconv@plt>
  402c80:	cbz	x0, 402ee0 <ferror@plt+0x1910>
  402c84:	ldr	x28, [x0]
  402c88:	cbz	x28, 402ef8 <ferror@plt+0x1928>
  402c8c:	mov	x0, x28
  402c90:	bl	4012b0 <strlen@plt>
  402c94:	mov	x23, x0
  402c98:	cbz	x27, 402bfc <ferror@plt+0x162c>
  402c9c:	mov	w20, #0xffffffea            	// #-22
  402ca0:	ldp	x21, x22, [sp, #32]
  402ca4:	ldp	x23, x24, [sp, #48]
  402ca8:	ldp	x25, x26, [sp, #64]
  402cac:	ldp	x27, x28, [sp, #80]
  402cb0:	b	402eb4 <ferror@plt+0x18e4>
  402cb4:	mov	x20, x1
  402cb8:	b	402c44 <ferror@plt+0x1674>
  402cbc:	str	wzr, [x25]
  402cc0:	str	xzr, [sp, #120]
  402cc4:	mov	w3, #0x0                   	// #0
  402cc8:	mov	w2, #0x0                   	// #0
  402ccc:	ldr	x1, [sp, #104]
  402cd0:	mov	x0, x20
  402cd4:	bl	4013f0 <__strtoul_internal@plt>
  402cd8:	mov	x27, x0
  402cdc:	ldr	x0, [sp, #120]
  402ce0:	cmp	x0, x20
  402ce4:	b.eq	402d24 <ferror@plt+0x1754>  // b.none
  402ce8:	ldr	w1, [x25]
  402cec:	cbz	w1, 402cfc <ferror@plt+0x172c>
  402cf0:	sub	x2, x27, #0x1
  402cf4:	cmn	x2, #0x3
  402cf8:	b.hi	402d44 <ferror@plt+0x1774>  // b.pmore
  402cfc:	cbz	x27, 402c58 <ferror@plt+0x1688>
  402d00:	cbz	x0, 402f40 <ferror@plt+0x1970>
  402d04:	ldrsb	w0, [x0]
  402d08:	cbnz	w0, 402c58 <ferror@plt+0x1688>
  402d0c:	mov	w20, #0xffffffea            	// #-22
  402d10:	ldp	x21, x22, [sp, #32]
  402d14:	ldp	x23, x24, [sp, #48]
  402d18:	ldp	x25, x26, [sp, #64]
  402d1c:	ldp	x27, x28, [sp, #80]
  402d20:	b	402eb4 <ferror@plt+0x18e4>
  402d24:	ldr	w1, [x25]
  402d28:	mov	w20, #0xffffffea            	// #-22
  402d2c:	cbnz	w1, 402d44 <ferror@plt+0x1774>
  402d30:	ldp	x21, x22, [sp, #32]
  402d34:	ldp	x23, x24, [sp, #48]
  402d38:	ldp	x25, x26, [sp, #64]
  402d3c:	ldp	x27, x28, [sp, #80]
  402d40:	b	402eb4 <ferror@plt+0x18e4>
  402d44:	neg	w20, w1
  402d48:	ldp	x27, x28, [sp, #80]
  402d4c:	b	402e80 <ferror@plt+0x18b0>
  402d50:	mov	w23, #0x3e8                 	// #1000
  402d54:	b	402ba0 <ferror@plt+0x15d0>
  402d58:	mov	w1, w20
  402d5c:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402d60:	add	x0, x0, #0xce8
  402d64:	bl	4014e0 <strchr@plt>
  402d68:	cbz	x0, 402f58 <ferror@plt+0x1988>
  402d6c:	adrp	x2, 404000 <ferror@plt+0x2a30>
  402d70:	add	x2, x2, #0xce8
  402d74:	sub	x0, x0, x2
  402d78:	add	w2, w0, #0x1
  402d7c:	b	402bc8 <ferror@plt+0x15f8>
  402d80:	mov	w20, #0x0                   	// #0
  402d84:	cbz	x22, 402d8c <ferror@plt+0x17bc>
  402d88:	str	w2, [x22]
  402d8c:	cmp	x27, #0x0
  402d90:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402d94:	b.ne	402da8 <ferror@plt+0x17d8>  // b.any
  402d98:	ldp	x27, x28, [sp, #80]
  402d9c:	b	402e7c <ferror@plt+0x18ac>
  402da0:	mov	w20, #0xffffffde            	// #-34
  402da4:	b	402d84 <ferror@plt+0x17b4>
  402da8:	sxtw	x23, w23
  402dac:	sub	w0, w2, #0x2
  402db0:	mov	x4, #0x1                   	// #1
  402db4:	mul	x4, x4, x23
  402db8:	cmn	w0, #0x1
  402dbc:	b.eq	402dcc <ferror@plt+0x17fc>  // b.none
  402dc0:	umulh	x1, x4, x23
  402dc4:	sub	w0, w0, #0x1
  402dc8:	cbz	x1, 402db4 <ferror@plt+0x17e4>
  402dcc:	cmp	x27, #0xa
  402dd0:	b.ls	402e1c <ferror@plt+0x184c>  // b.plast
  402dd4:	mov	x0, #0xa                   	// #10
  402dd8:	add	x0, x0, x0, lsl #2
  402ddc:	lsl	x1, x0, #1
  402de0:	mov	x0, x1
  402de4:	cmp	x27, x1
  402de8:	b.hi	402dd8 <ferror@plt+0x1808>  // b.pmore
  402dec:	cmp	w19, #0x0
  402df0:	b.le	402e0c <ferror@plt+0x183c>
  402df4:	mov	w1, #0x0                   	// #0
  402df8:	add	x0, x0, x0, lsl #2
  402dfc:	lsl	x0, x0, #1
  402e00:	add	w1, w1, #0x1
  402e04:	cmp	w19, w1
  402e08:	b.ne	402df8 <ferror@plt+0x1828>  // b.any
  402e0c:	mov	x2, #0x1                   	// #1
  402e10:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402e14:	movk	x6, #0xcccd
  402e18:	b	402e2c <ferror@plt+0x185c>
  402e1c:	mov	x0, #0xa                   	// #10
  402e20:	b	402dec <ferror@plt+0x181c>
  402e24:	cmp	x5, #0x9
  402e28:	b.ls	402e68 <ferror@plt+0x1898>  // b.plast
  402e2c:	umulh	x3, x27, x6
  402e30:	lsr	x1, x3, #3
  402e34:	add	x1, x1, x1, lsl #2
  402e38:	sub	x1, x27, x1, lsl #1
  402e3c:	mov	x5, x27
  402e40:	lsr	x27, x3, #3
  402e44:	mov	x3, x2
  402e48:	add	x2, x2, x2, lsl #2
  402e4c:	lsl	x2, x2, #1
  402e50:	cbz	w1, 402e24 <ferror@plt+0x1854>
  402e54:	udiv	x3, x0, x3
  402e58:	udiv	x1, x3, x1
  402e5c:	udiv	x1, x4, x1
  402e60:	add	x26, x26, x1
  402e64:	b	402e24 <ferror@plt+0x1854>
  402e68:	ldp	x27, x28, [sp, #80]
  402e6c:	b	402e7c <ferror@plt+0x18ac>
  402e70:	mov	w20, #0x0                   	// #0
  402e74:	b	402e7c <ferror@plt+0x18ac>
  402e78:	mov	w20, #0x0                   	// #0
  402e7c:	str	x26, [x21]
  402e80:	tbnz	w20, #31, 402e94 <ferror@plt+0x18c4>
  402e84:	ldp	x21, x22, [sp, #32]
  402e88:	ldp	x23, x24, [sp, #48]
  402e8c:	ldp	x25, x26, [sp, #64]
  402e90:	b	402ec0 <ferror@plt+0x18f0>
  402e94:	ldp	x21, x22, [sp, #32]
  402e98:	ldp	x23, x24, [sp, #48]
  402e9c:	ldp	x25, x26, [sp, #64]
  402ea0:	b	402eb4 <ferror@plt+0x18e4>
  402ea4:	mov	w20, #0xffffffea            	// #-22
  402ea8:	b	402eb4 <ferror@plt+0x18e4>
  402eac:	mov	w20, #0xffffffea            	// #-22
  402eb0:	ldp	x21, x22, [sp, #32]
  402eb4:	bl	401570 <__errno_location@plt>
  402eb8:	neg	w1, w20
  402ebc:	str	w1, [x0]
  402ec0:	mov	w0, w20
  402ec4:	ldp	x19, x20, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #128
  402ecc:	ret
  402ed0:	mov	w20, #0xffffffea            	// #-22
  402ed4:	ldp	x21, x22, [sp, #32]
  402ed8:	ldp	x23, x24, [sp, #48]
  402edc:	b	402eb4 <ferror@plt+0x18e4>
  402ee0:	mov	w20, #0xffffffea            	// #-22
  402ee4:	ldp	x21, x22, [sp, #32]
  402ee8:	ldp	x23, x24, [sp, #48]
  402eec:	ldp	x25, x26, [sp, #64]
  402ef0:	ldp	x27, x28, [sp, #80]
  402ef4:	b	402eb4 <ferror@plt+0x18e4>
  402ef8:	mov	w20, #0xffffffea            	// #-22
  402efc:	ldp	x21, x22, [sp, #32]
  402f00:	ldp	x23, x24, [sp, #48]
  402f04:	ldp	x25, x26, [sp, #64]
  402f08:	ldp	x27, x28, [sp, #80]
  402f0c:	b	402eb4 <ferror@plt+0x18e4>
  402f10:	mov	w20, #0xffffffea            	// #-22
  402f14:	ldp	x21, x22, [sp, #32]
  402f18:	ldp	x23, x24, [sp, #48]
  402f1c:	ldp	x25, x26, [sp, #64]
  402f20:	ldp	x27, x28, [sp, #80]
  402f24:	b	402eb4 <ferror@plt+0x18e4>
  402f28:	mov	w20, #0xffffffea            	// #-22
  402f2c:	ldp	x21, x22, [sp, #32]
  402f30:	ldp	x23, x24, [sp, #48]
  402f34:	ldp	x25, x26, [sp, #64]
  402f38:	ldp	x27, x28, [sp, #80]
  402f3c:	b	402eb4 <ferror@plt+0x18e4>
  402f40:	mov	w20, #0xffffffea            	// #-22
  402f44:	ldp	x21, x22, [sp, #32]
  402f48:	ldp	x23, x24, [sp, #48]
  402f4c:	ldp	x25, x26, [sp, #64]
  402f50:	ldp	x27, x28, [sp, #80]
  402f54:	b	402eb4 <ferror@plt+0x18e4>
  402f58:	mov	w20, #0xffffffea            	// #-22
  402f5c:	ldp	x21, x22, [sp, #32]
  402f60:	ldp	x23, x24, [sp, #48]
  402f64:	ldp	x25, x26, [sp, #64]
  402f68:	ldp	x27, x28, [sp, #80]
  402f6c:	b	402eb4 <ferror@plt+0x18e4>
  402f70:	mov	w20, w2
  402f74:	cbnz	x22, 402d88 <ferror@plt+0x17b8>
  402f78:	ldp	x27, x28, [sp, #80]
  402f7c:	b	402e7c <ferror@plt+0x18ac>
  402f80:	stp	x29, x30, [sp, #-16]!
  402f84:	mov	x29, sp
  402f88:	mov	x2, #0x0                   	// #0
  402f8c:	bl	402a84 <ferror@plt+0x14b4>
  402f90:	ldp	x29, x30, [sp], #16
  402f94:	ret
  402f98:	stp	x29, x30, [sp, #-48]!
  402f9c:	mov	x29, sp
  402fa0:	stp	x19, x20, [sp, #16]
  402fa4:	stp	x21, x22, [sp, #32]
  402fa8:	mov	x21, x0
  402fac:	mov	x22, x1
  402fb0:	mov	x20, x0
  402fb4:	cbnz	x0, 402fc8 <ferror@plt+0x19f8>
  402fb8:	cbnz	x1, 402fe8 <ferror@plt+0x1a18>
  402fbc:	mov	w0, #0x0                   	// #0
  402fc0:	b	403008 <ferror@plt+0x1a38>
  402fc4:	add	x20, x20, #0x1
  402fc8:	ldrsb	w19, [x20]
  402fcc:	cbz	w19, 402fe4 <ferror@plt+0x1a14>
  402fd0:	bl	401480 <__ctype_b_loc@plt>
  402fd4:	and	x19, x19, #0xff
  402fd8:	ldr	x2, [x0]
  402fdc:	ldrh	w2, [x2, x19, lsl #1]
  402fe0:	tbnz	w2, #11, 402fc4 <ferror@plt+0x19f4>
  402fe4:	cbz	x22, 402fec <ferror@plt+0x1a1c>
  402fe8:	str	x20, [x22]
  402fec:	cmp	x20, #0x0
  402ff0:	mov	w0, #0x0                   	// #0
  402ff4:	ccmp	x21, x20, #0x2, ne  // ne = any
  402ff8:	b.cs	403008 <ferror@plt+0x1a38>  // b.hs, b.nlast
  402ffc:	ldrsb	w0, [x20]
  403000:	cmp	w0, #0x0
  403004:	cset	w0, eq  // eq = none
  403008:	ldp	x19, x20, [sp, #16]
  40300c:	ldp	x21, x22, [sp, #32]
  403010:	ldp	x29, x30, [sp], #48
  403014:	ret
  403018:	stp	x29, x30, [sp, #-48]!
  40301c:	mov	x29, sp
  403020:	stp	x19, x20, [sp, #16]
  403024:	stp	x21, x22, [sp, #32]
  403028:	mov	x21, x0
  40302c:	mov	x22, x1
  403030:	mov	x20, x0
  403034:	cbnz	x0, 403048 <ferror@plt+0x1a78>
  403038:	cbnz	x1, 403068 <ferror@plt+0x1a98>
  40303c:	mov	w0, #0x0                   	// #0
  403040:	b	403088 <ferror@plt+0x1ab8>
  403044:	add	x20, x20, #0x1
  403048:	ldrsb	w19, [x20]
  40304c:	cbz	w19, 403064 <ferror@plt+0x1a94>
  403050:	bl	401480 <__ctype_b_loc@plt>
  403054:	and	x19, x19, #0xff
  403058:	ldr	x2, [x0]
  40305c:	ldrh	w2, [x2, x19, lsl #1]
  403060:	tbnz	w2, #12, 403044 <ferror@plt+0x1a74>
  403064:	cbz	x22, 40306c <ferror@plt+0x1a9c>
  403068:	str	x20, [x22]
  40306c:	cmp	x20, #0x0
  403070:	mov	w0, #0x0                   	// #0
  403074:	ccmp	x21, x20, #0x2, ne  // ne = any
  403078:	b.cs	403088 <ferror@plt+0x1ab8>  // b.hs, b.nlast
  40307c:	ldrsb	w0, [x20]
  403080:	cmp	w0, #0x0
  403084:	cset	w0, eq  // eq = none
  403088:	ldp	x19, x20, [sp, #16]
  40308c:	ldp	x21, x22, [sp, #32]
  403090:	ldp	x29, x30, [sp], #48
  403094:	ret
  403098:	stp	x29, x30, [sp, #-128]!
  40309c:	mov	x29, sp
  4030a0:	stp	x19, x20, [sp, #16]
  4030a4:	stp	x21, x22, [sp, #32]
  4030a8:	mov	x20, x0
  4030ac:	mov	x22, x1
  4030b0:	str	x2, [sp, #80]
  4030b4:	str	x3, [sp, #88]
  4030b8:	str	x4, [sp, #96]
  4030bc:	str	x5, [sp, #104]
  4030c0:	str	x6, [sp, #112]
  4030c4:	str	x7, [sp, #120]
  4030c8:	add	x0, sp, #0x80
  4030cc:	str	x0, [sp, #48]
  4030d0:	str	x0, [sp, #56]
  4030d4:	add	x0, sp, #0x50
  4030d8:	str	x0, [sp, #64]
  4030dc:	mov	w0, #0xffffffd0            	// #-48
  4030e0:	str	w0, [sp, #72]
  4030e4:	str	wzr, [sp, #76]
  4030e8:	add	x21, sp, #0x80
  4030ec:	b	40318c <ferror@plt+0x1bbc>
  4030f0:	add	w0, w3, #0x8
  4030f4:	str	w0, [sp, #72]
  4030f8:	cmp	w0, #0x0
  4030fc:	b.le	403110 <ferror@plt+0x1b40>
  403100:	add	x0, x2, #0xf
  403104:	and	x0, x0, #0xfffffffffffffff8
  403108:	str	x0, [sp, #48]
  40310c:	b	4031a4 <ferror@plt+0x1bd4>
  403110:	ldr	x1, [x21, w3, sxtw]
  403114:	cbz	x1, 4031ac <ferror@plt+0x1bdc>
  403118:	cbz	w0, 40315c <ferror@plt+0x1b8c>
  40311c:	add	w3, w3, #0x10
  403120:	str	w3, [sp, #72]
  403124:	cmp	w3, #0x0
  403128:	b.le	40313c <ferror@plt+0x1b6c>
  40312c:	add	x0, x2, #0xf
  403130:	and	x0, x0, #0xfffffffffffffff8
  403134:	str	x0, [sp, #48]
  403138:	b	403168 <ferror@plt+0x1b98>
  40313c:	add	x2, x21, w0, sxtw
  403140:	b	403168 <ferror@plt+0x1b98>
  403144:	mov	w0, #0x1                   	// #1
  403148:	ldp	x19, x20, [sp, #16]
  40314c:	ldp	x21, x22, [sp, #32]
  403150:	ldp	x29, x30, [sp], #128
  403154:	ret
  403158:	ldr	x2, [sp, #48]
  40315c:	add	x0, x2, #0xf
  403160:	and	x0, x0, #0xfffffffffffffff8
  403164:	str	x0, [sp, #48]
  403168:	ldr	x19, [x2]
  40316c:	cbz	x19, 4031ac <ferror@plt+0x1bdc>
  403170:	mov	x0, x20
  403174:	bl	401460 <strcmp@plt>
  403178:	cbz	w0, 403144 <ferror@plt+0x1b74>
  40317c:	mov	x1, x19
  403180:	mov	x0, x20
  403184:	bl	401460 <strcmp@plt>
  403188:	cbz	w0, 403148 <ferror@plt+0x1b78>
  40318c:	ldr	w3, [sp, #72]
  403190:	ldr	x2, [sp, #48]
  403194:	tbnz	w3, #31, 4030f0 <ferror@plt+0x1b20>
  403198:	add	x0, x2, #0xf
  40319c:	and	x0, x0, #0xfffffffffffffff8
  4031a0:	str	x0, [sp, #48]
  4031a4:	ldr	x1, [x2]
  4031a8:	cbnz	x1, 403158 <ferror@plt+0x1b88>
  4031ac:	mov	x3, x20
  4031b0:	mov	x2, x22
  4031b4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4031b8:	add	x1, x1, #0xcc8
  4031bc:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4031c0:	ldr	w0, [x0, #448]
  4031c4:	bl	401540 <errx@plt>
  4031c8:	cbz	x1, 403200 <ferror@plt+0x1c30>
  4031cc:	add	x3, x0, x1
  4031d0:	sxtb	w2, w2
  4031d4:	ldrsb	w1, [x0]
  4031d8:	cbz	w1, 4031f8 <ferror@plt+0x1c28>
  4031dc:	cmp	w2, w1
  4031e0:	b.eq	4031fc <ferror@plt+0x1c2c>  // b.none
  4031e4:	add	x0, x0, #0x1
  4031e8:	cmp	x3, x0
  4031ec:	b.ne	4031d4 <ferror@plt+0x1c04>  // b.any
  4031f0:	mov	x0, #0x0                   	// #0
  4031f4:	b	4031fc <ferror@plt+0x1c2c>
  4031f8:	mov	x0, #0x0                   	// #0
  4031fc:	ret
  403200:	mov	x0, #0x0                   	// #0
  403204:	b	4031fc <ferror@plt+0x1c2c>
  403208:	stp	x29, x30, [sp, #-16]!
  40320c:	mov	x29, sp
  403210:	mov	w2, #0xa                   	// #10
  403214:	bl	402a20 <ferror@plt+0x1450>
  403218:	ldp	x29, x30, [sp], #16
  40321c:	ret
  403220:	stp	x29, x30, [sp, #-16]!
  403224:	mov	x29, sp
  403228:	mov	w2, #0x10                  	// #16
  40322c:	bl	402a20 <ferror@plt+0x1450>
  403230:	ldp	x29, x30, [sp], #16
  403234:	ret
  403238:	stp	x29, x30, [sp, #-16]!
  40323c:	mov	x29, sp
  403240:	mov	w2, #0xa                   	// #10
  403244:	bl	4029c8 <ferror@plt+0x13f8>
  403248:	ldp	x29, x30, [sp], #16
  40324c:	ret
  403250:	stp	x29, x30, [sp, #-16]!
  403254:	mov	x29, sp
  403258:	mov	w2, #0x10                  	// #16
  40325c:	bl	4029c8 <ferror@plt+0x13f8>
  403260:	ldp	x29, x30, [sp], #16
  403264:	ret
  403268:	stp	x29, x30, [sp, #-64]!
  40326c:	mov	x29, sp
  403270:	stp	x19, x20, [sp, #16]
  403274:	str	x21, [sp, #32]
  403278:	mov	x19, x0
  40327c:	mov	x21, x1
  403280:	str	xzr, [sp, #56]
  403284:	bl	401570 <__errno_location@plt>
  403288:	str	wzr, [x0]
  40328c:	cbz	x19, 40329c <ferror@plt+0x1ccc>
  403290:	mov	x20, x0
  403294:	ldrsb	w0, [x19]
  403298:	cbnz	w0, 4032b8 <ferror@plt+0x1ce8>
  40329c:	mov	x3, x19
  4032a0:	mov	x2, x21
  4032a4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4032a8:	add	x1, x1, #0xcc8
  4032ac:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4032b0:	ldr	w0, [x0, #448]
  4032b4:	bl	401540 <errx@plt>
  4032b8:	mov	w3, #0x0                   	// #0
  4032bc:	mov	w2, #0xa                   	// #10
  4032c0:	add	x1, sp, #0x38
  4032c4:	mov	x0, x19
  4032c8:	bl	4013a0 <__strtol_internal@plt>
  4032cc:	ldr	w1, [x20]
  4032d0:	cbnz	w1, 4032fc <ferror@plt+0x1d2c>
  4032d4:	ldr	x1, [sp, #56]
  4032d8:	cmp	x1, x19
  4032dc:	b.eq	40329c <ferror@plt+0x1ccc>  // b.none
  4032e0:	cbz	x1, 4032ec <ferror@plt+0x1d1c>
  4032e4:	ldrsb	w1, [x1]
  4032e8:	cbnz	w1, 40329c <ferror@plt+0x1ccc>
  4032ec:	ldp	x19, x20, [sp, #16]
  4032f0:	ldr	x21, [sp, #32]
  4032f4:	ldp	x29, x30, [sp], #64
  4032f8:	ret
  4032fc:	cmp	w1, #0x22
  403300:	b.ne	40329c <ferror@plt+0x1ccc>  // b.any
  403304:	mov	x3, x19
  403308:	mov	x2, x21
  40330c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403310:	add	x1, x1, #0xcc8
  403314:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403318:	ldr	w0, [x0, #448]
  40331c:	bl	4015a0 <err@plt>
  403320:	stp	x29, x30, [sp, #-32]!
  403324:	mov	x29, sp
  403328:	stp	x19, x20, [sp, #16]
  40332c:	mov	x20, x0
  403330:	mov	x19, x1
  403334:	bl	403268 <ferror@plt+0x1c98>
  403338:	mov	x2, #0x80000000            	// #2147483648
  40333c:	add	x2, x0, x2
  403340:	mov	x1, #0xffffffff            	// #4294967295
  403344:	cmp	x2, x1
  403348:	b.hi	403358 <ferror@plt+0x1d88>  // b.pmore
  40334c:	ldp	x19, x20, [sp, #16]
  403350:	ldp	x29, x30, [sp], #32
  403354:	ret
  403358:	bl	401570 <__errno_location@plt>
  40335c:	mov	w1, #0x22                  	// #34
  403360:	str	w1, [x0]
  403364:	mov	x3, x20
  403368:	mov	x2, x19
  40336c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403370:	add	x1, x1, #0xcc8
  403374:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403378:	ldr	w0, [x0, #448]
  40337c:	bl	4015a0 <err@plt>
  403380:	stp	x29, x30, [sp, #-32]!
  403384:	mov	x29, sp
  403388:	stp	x19, x20, [sp, #16]
  40338c:	mov	x20, x0
  403390:	mov	x19, x1
  403394:	bl	403320 <ferror@plt+0x1d50>
  403398:	add	w2, w0, #0x8, lsl #12
  40339c:	mov	w1, #0xffff                	// #65535
  4033a0:	cmp	w2, w1
  4033a4:	b.hi	4033b4 <ferror@plt+0x1de4>  // b.pmore
  4033a8:	ldp	x19, x20, [sp, #16]
  4033ac:	ldp	x29, x30, [sp], #32
  4033b0:	ret
  4033b4:	bl	401570 <__errno_location@plt>
  4033b8:	mov	w1, #0x22                  	// #34
  4033bc:	str	w1, [x0]
  4033c0:	mov	x3, x20
  4033c4:	mov	x2, x19
  4033c8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4033cc:	add	x1, x1, #0xcc8
  4033d0:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4033d4:	ldr	w0, [x0, #448]
  4033d8:	bl	4015a0 <err@plt>
  4033dc:	stp	x29, x30, [sp, #-16]!
  4033e0:	mov	x29, sp
  4033e4:	mov	w2, #0xa                   	// #10
  4033e8:	bl	40290c <ferror@plt+0x133c>
  4033ec:	ldp	x29, x30, [sp], #16
  4033f0:	ret
  4033f4:	stp	x29, x30, [sp, #-16]!
  4033f8:	mov	x29, sp
  4033fc:	mov	w2, #0x10                  	// #16
  403400:	bl	40290c <ferror@plt+0x133c>
  403404:	ldp	x29, x30, [sp], #16
  403408:	ret
  40340c:	stp	x29, x30, [sp, #-64]!
  403410:	mov	x29, sp
  403414:	stp	x19, x20, [sp, #16]
  403418:	str	x21, [sp, #32]
  40341c:	mov	x19, x0
  403420:	mov	x21, x1
  403424:	str	xzr, [sp, #56]
  403428:	bl	401570 <__errno_location@plt>
  40342c:	str	wzr, [x0]
  403430:	cbz	x19, 403440 <ferror@plt+0x1e70>
  403434:	mov	x20, x0
  403438:	ldrsb	w0, [x19]
  40343c:	cbnz	w0, 40345c <ferror@plt+0x1e8c>
  403440:	mov	x3, x19
  403444:	mov	x2, x21
  403448:	adrp	x1, 404000 <ferror@plt+0x2a30>
  40344c:	add	x1, x1, #0xcc8
  403450:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403454:	ldr	w0, [x0, #448]
  403458:	bl	401540 <errx@plt>
  40345c:	add	x1, sp, #0x38
  403460:	mov	x0, x19
  403464:	bl	401300 <strtod@plt>
  403468:	ldr	w0, [x20]
  40346c:	cbnz	w0, 403498 <ferror@plt+0x1ec8>
  403470:	ldr	x0, [sp, #56]
  403474:	cmp	x0, x19
  403478:	b.eq	403440 <ferror@plt+0x1e70>  // b.none
  40347c:	cbz	x0, 403488 <ferror@plt+0x1eb8>
  403480:	ldrsb	w0, [x0]
  403484:	cbnz	w0, 403440 <ferror@plt+0x1e70>
  403488:	ldp	x19, x20, [sp, #16]
  40348c:	ldr	x21, [sp, #32]
  403490:	ldp	x29, x30, [sp], #64
  403494:	ret
  403498:	cmp	w0, #0x22
  40349c:	b.ne	403440 <ferror@plt+0x1e70>  // b.any
  4034a0:	mov	x3, x19
  4034a4:	mov	x2, x21
  4034a8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4034ac:	add	x1, x1, #0xcc8
  4034b0:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4034b4:	ldr	w0, [x0, #448]
  4034b8:	bl	4015a0 <err@plt>
  4034bc:	stp	x29, x30, [sp, #-64]!
  4034c0:	mov	x29, sp
  4034c4:	stp	x19, x20, [sp, #16]
  4034c8:	str	x21, [sp, #32]
  4034cc:	mov	x19, x0
  4034d0:	mov	x21, x1
  4034d4:	str	xzr, [sp, #56]
  4034d8:	bl	401570 <__errno_location@plt>
  4034dc:	str	wzr, [x0]
  4034e0:	cbz	x19, 4034f0 <ferror@plt+0x1f20>
  4034e4:	mov	x20, x0
  4034e8:	ldrsb	w0, [x19]
  4034ec:	cbnz	w0, 40350c <ferror@plt+0x1f3c>
  4034f0:	mov	x3, x19
  4034f4:	mov	x2, x21
  4034f8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4034fc:	add	x1, x1, #0xcc8
  403500:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403504:	ldr	w0, [x0, #448]
  403508:	bl	401540 <errx@plt>
  40350c:	mov	w2, #0xa                   	// #10
  403510:	add	x1, sp, #0x38
  403514:	mov	x0, x19
  403518:	bl	401490 <strtol@plt>
  40351c:	ldr	w1, [x20]
  403520:	cbnz	w1, 40354c <ferror@plt+0x1f7c>
  403524:	ldr	x1, [sp, #56]
  403528:	cmp	x1, x19
  40352c:	b.eq	4034f0 <ferror@plt+0x1f20>  // b.none
  403530:	cbz	x1, 40353c <ferror@plt+0x1f6c>
  403534:	ldrsb	w1, [x1]
  403538:	cbnz	w1, 4034f0 <ferror@plt+0x1f20>
  40353c:	ldp	x19, x20, [sp, #16]
  403540:	ldr	x21, [sp, #32]
  403544:	ldp	x29, x30, [sp], #64
  403548:	ret
  40354c:	cmp	w1, #0x22
  403550:	b.ne	4034f0 <ferror@plt+0x1f20>  // b.any
  403554:	mov	x3, x19
  403558:	mov	x2, x21
  40355c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403560:	add	x1, x1, #0xcc8
  403564:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403568:	ldr	w0, [x0, #448]
  40356c:	bl	4015a0 <err@plt>
  403570:	stp	x29, x30, [sp, #-64]!
  403574:	mov	x29, sp
  403578:	stp	x19, x20, [sp, #16]
  40357c:	str	x21, [sp, #32]
  403580:	mov	x19, x0
  403584:	mov	x21, x1
  403588:	str	xzr, [sp, #56]
  40358c:	bl	401570 <__errno_location@plt>
  403590:	str	wzr, [x0]
  403594:	cbz	x19, 4035a4 <ferror@plt+0x1fd4>
  403598:	mov	x20, x0
  40359c:	ldrsb	w0, [x19]
  4035a0:	cbnz	w0, 4035c0 <ferror@plt+0x1ff0>
  4035a4:	mov	x3, x19
  4035a8:	mov	x2, x21
  4035ac:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4035b0:	add	x1, x1, #0xcc8
  4035b4:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4035b8:	ldr	w0, [x0, #448]
  4035bc:	bl	401540 <errx@plt>
  4035c0:	mov	w2, #0xa                   	// #10
  4035c4:	add	x1, sp, #0x38
  4035c8:	mov	x0, x19
  4035cc:	bl	4012a0 <strtoul@plt>
  4035d0:	ldr	w1, [x20]
  4035d4:	cbnz	w1, 403600 <ferror@plt+0x2030>
  4035d8:	ldr	x1, [sp, #56]
  4035dc:	cmp	x1, x19
  4035e0:	b.eq	4035a4 <ferror@plt+0x1fd4>  // b.none
  4035e4:	cbz	x1, 4035f0 <ferror@plt+0x2020>
  4035e8:	ldrsb	w1, [x1]
  4035ec:	cbnz	w1, 4035a4 <ferror@plt+0x1fd4>
  4035f0:	ldp	x19, x20, [sp, #16]
  4035f4:	ldr	x21, [sp, #32]
  4035f8:	ldp	x29, x30, [sp], #64
  4035fc:	ret
  403600:	cmp	w1, #0x22
  403604:	b.ne	4035a4 <ferror@plt+0x1fd4>  // b.any
  403608:	mov	x3, x19
  40360c:	mov	x2, x21
  403610:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403614:	add	x1, x1, #0xcc8
  403618:	adrp	x0, 416000 <ferror@plt+0x14a30>
  40361c:	ldr	w0, [x0, #448]
  403620:	bl	4015a0 <err@plt>
  403624:	stp	x29, x30, [sp, #-48]!
  403628:	mov	x29, sp
  40362c:	stp	x19, x20, [sp, #16]
  403630:	mov	x20, x0
  403634:	mov	x19, x1
  403638:	add	x1, sp, #0x28
  40363c:	bl	402f80 <ferror@plt+0x19b0>
  403640:	cbz	w0, 40366c <ferror@plt+0x209c>
  403644:	bl	401570 <__errno_location@plt>
  403648:	ldr	w0, [x0]
  40364c:	cbz	w0, 40367c <ferror@plt+0x20ac>
  403650:	mov	x3, x20
  403654:	mov	x2, x19
  403658:	adrp	x1, 404000 <ferror@plt+0x2a30>
  40365c:	add	x1, x1, #0xcc8
  403660:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403664:	ldr	w0, [x0, #448]
  403668:	bl	4015a0 <err@plt>
  40366c:	ldr	x0, [sp, #40]
  403670:	ldp	x19, x20, [sp, #16]
  403674:	ldp	x29, x30, [sp], #48
  403678:	ret
  40367c:	mov	x3, x20
  403680:	mov	x2, x19
  403684:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403688:	add	x1, x1, #0xcc8
  40368c:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403690:	ldr	w0, [x0, #448]
  403694:	bl	401540 <errx@plt>
  403698:	stp	x29, x30, [sp, #-32]!
  40369c:	mov	x29, sp
  4036a0:	str	x19, [sp, #16]
  4036a4:	mov	x19, x1
  4036a8:	mov	x1, x2
  4036ac:	bl	40340c <ferror@plt+0x1e3c>
  4036b0:	fcvtzs	d1, d0
  4036b4:	str	d1, [x19]
  4036b8:	scvtf	d1, d1
  4036bc:	fsub	d0, d0, d1
  4036c0:	mov	x0, #0x848000000000        	// #145685290680320
  4036c4:	movk	x0, #0x412e, lsl #48
  4036c8:	fmov	d1, x0
  4036cc:	fmul	d0, d0, d1
  4036d0:	fcvtzs	d0, d0
  4036d4:	str	d0, [x19, #8]
  4036d8:	ldr	x19, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #32
  4036e0:	ret
  4036e4:	mov	w2, w0
  4036e8:	mov	x0, x1
  4036ec:	and	w1, w2, #0xf000
  4036f0:	cmp	w1, #0x4, lsl #12
  4036f4:	b.eq	40373c <ferror@plt+0x216c>  // b.none
  4036f8:	cmp	w1, #0xa, lsl #12
  4036fc:	b.eq	403868 <ferror@plt+0x2298>  // b.none
  403700:	cmp	w1, #0x2, lsl #12
  403704:	b.eq	403878 <ferror@plt+0x22a8>  // b.none
  403708:	cmp	w1, #0x6, lsl #12
  40370c:	b.eq	403888 <ferror@plt+0x22b8>  // b.none
  403710:	cmp	w1, #0xc, lsl #12
  403714:	b.eq	403898 <ferror@plt+0x22c8>  // b.none
  403718:	cmp	w1, #0x1, lsl #12
  40371c:	b.eq	4038a8 <ferror@plt+0x22d8>  // b.none
  403720:	mov	w3, #0x0                   	// #0
  403724:	cmp	w1, #0x8, lsl #12
  403728:	b.ne	403748 <ferror@plt+0x2178>  // b.any
  40372c:	mov	w1, #0x2d                  	// #45
  403730:	strb	w1, [x0]
  403734:	mov	w3, #0x1                   	// #1
  403738:	b	403748 <ferror@plt+0x2178>
  40373c:	mov	w1, #0x64                  	// #100
  403740:	strb	w1, [x0]
  403744:	mov	w3, #0x1                   	// #1
  403748:	tst	x2, #0x100
  40374c:	mov	w1, #0x72                  	// #114
  403750:	mov	w4, #0x2d                  	// #45
  403754:	csel	w1, w1, w4, ne  // ne = any
  403758:	add	w4, w3, #0x1
  40375c:	and	x5, x3, #0xffff
  403760:	strb	w1, [x0, x5]
  403764:	tst	x2, #0x80
  403768:	mov	w5, #0x77                  	// #119
  40376c:	mov	w1, #0x2d                  	// #45
  403770:	csel	w5, w5, w1, ne  // ne = any
  403774:	add	w1, w3, #0x2
  403778:	and	w1, w1, #0xffff
  40377c:	and	x4, x4, #0x3
  403780:	strb	w5, [x0, x4]
  403784:	tbz	w2, #11, 4038b8 <ferror@plt+0x22e8>
  403788:	tst	x2, #0x40
  40378c:	mov	w5, #0x73                  	// #115
  403790:	mov	w4, #0x53                  	// #83
  403794:	csel	w5, w5, w4, ne  // ne = any
  403798:	add	w4, w3, #0x3
  40379c:	and	x1, x1, #0xffff
  4037a0:	strb	w5, [x0, x1]
  4037a4:	tst	x2, #0x20
  4037a8:	mov	w5, #0x72                  	// #114
  4037ac:	mov	w1, #0x2d                  	// #45
  4037b0:	csel	w5, w5, w1, ne  // ne = any
  4037b4:	add	w1, w3, #0x4
  4037b8:	and	x4, x4, #0x7
  4037bc:	strb	w5, [x0, x4]
  4037c0:	tst	x2, #0x10
  4037c4:	mov	w5, #0x77                  	// #119
  4037c8:	mov	w4, #0x2d                  	// #45
  4037cc:	csel	w5, w5, w4, ne  // ne = any
  4037d0:	add	w4, w3, #0x5
  4037d4:	and	w4, w4, #0xffff
  4037d8:	and	x1, x1, #0xf
  4037dc:	strb	w5, [x0, x1]
  4037e0:	tbz	w2, #10, 4038cc <ferror@plt+0x22fc>
  4037e4:	tst	x2, #0x8
  4037e8:	mov	w5, #0x73                  	// #115
  4037ec:	mov	w1, #0x53                  	// #83
  4037f0:	csel	w5, w5, w1, ne  // ne = any
  4037f4:	add	w1, w3, #0x6
  4037f8:	and	x4, x4, #0xffff
  4037fc:	strb	w5, [x0, x4]
  403800:	tst	x2, #0x4
  403804:	mov	w5, #0x72                  	// #114
  403808:	mov	w4, #0x2d                  	// #45
  40380c:	csel	w5, w5, w4, ne  // ne = any
  403810:	add	w4, w3, #0x7
  403814:	and	x1, x1, #0xf
  403818:	strb	w5, [x0, x1]
  40381c:	tst	x2, #0x2
  403820:	mov	w5, #0x77                  	// #119
  403824:	mov	w1, #0x2d                  	// #45
  403828:	csel	w5, w5, w1, ne  // ne = any
  40382c:	add	w1, w3, #0x8
  403830:	and	w1, w1, #0xffff
  403834:	and	x4, x4, #0xf
  403838:	strb	w5, [x0, x4]
  40383c:	tbz	w2, #9, 4038e0 <ferror@plt+0x2310>
  403840:	tst	x2, #0x1
  403844:	mov	w2, #0x74                  	// #116
  403848:	mov	w4, #0x54                  	// #84
  40384c:	csel	w2, w2, w4, ne  // ne = any
  403850:	and	x1, x1, #0xffff
  403854:	strb	w2, [x0, x1]
  403858:	add	w3, w3, #0x9
  40385c:	and	x3, x3, #0xffff
  403860:	strb	wzr, [x0, x3]
  403864:	ret
  403868:	mov	w1, #0x6c                  	// #108
  40386c:	strb	w1, [x0]
  403870:	mov	w3, #0x1                   	// #1
  403874:	b	403748 <ferror@plt+0x2178>
  403878:	mov	w1, #0x63                  	// #99
  40387c:	strb	w1, [x0]
  403880:	mov	w3, #0x1                   	// #1
  403884:	b	403748 <ferror@plt+0x2178>
  403888:	mov	w1, #0x62                  	// #98
  40388c:	strb	w1, [x0]
  403890:	mov	w3, #0x1                   	// #1
  403894:	b	403748 <ferror@plt+0x2178>
  403898:	mov	w1, #0x73                  	// #115
  40389c:	strb	w1, [x0]
  4038a0:	mov	w3, #0x1                   	// #1
  4038a4:	b	403748 <ferror@plt+0x2178>
  4038a8:	mov	w1, #0x70                  	// #112
  4038ac:	strb	w1, [x0]
  4038b0:	mov	w3, #0x1                   	// #1
  4038b4:	b	403748 <ferror@plt+0x2178>
  4038b8:	tst	x2, #0x40
  4038bc:	mov	w5, #0x78                  	// #120
  4038c0:	mov	w4, #0x2d                  	// #45
  4038c4:	csel	w5, w5, w4, ne  // ne = any
  4038c8:	b	403798 <ferror@plt+0x21c8>
  4038cc:	tst	x2, #0x8
  4038d0:	mov	w5, #0x78                  	// #120
  4038d4:	mov	w1, #0x2d                  	// #45
  4038d8:	csel	w5, w5, w1, ne  // ne = any
  4038dc:	b	4037f4 <ferror@plt+0x2224>
  4038e0:	tst	x2, #0x1
  4038e4:	mov	w2, #0x78                  	// #120
  4038e8:	mov	w4, #0x2d                  	// #45
  4038ec:	csel	w2, w2, w4, ne  // ne = any
  4038f0:	b	403850 <ferror@plt+0x2280>
  4038f4:	stp	x29, x30, [sp, #-80]!
  4038f8:	mov	x29, sp
  4038fc:	stp	x19, x20, [sp, #16]
  403900:	add	x5, sp, #0x28
  403904:	tbz	w0, #1, 403914 <ferror@plt+0x2344>
  403908:	mov	w2, #0x20                  	// #32
  40390c:	strb	w2, [sp, #40]
  403910:	add	x5, sp, #0x29
  403914:	cmp	x1, #0x3ff
  403918:	b.ls	403aa8 <ferror@plt+0x24d8>  // b.plast
  40391c:	mov	x2, #0xfffff               	// #1048575
  403920:	cmp	x1, x2
  403924:	b.ls	4039c0 <ferror@plt+0x23f0>  // b.plast
  403928:	mov	x2, #0x3fffffff            	// #1073741823
  40392c:	cmp	x1, x2
  403930:	b.ls	4039c8 <ferror@plt+0x23f8>  // b.plast
  403934:	mov	x2, #0xffffffffff          	// #1099511627775
  403938:	cmp	x1, x2
  40393c:	b.ls	4039d0 <ferror@plt+0x2400>  // b.plast
  403940:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403944:	cmp	x1, x2
  403948:	b.ls	4039d8 <ferror@plt+0x2408>  // b.plast
  40394c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403950:	cmp	x1, x2
  403954:	mov	w19, #0x3c                  	// #60
  403958:	mov	w2, #0x46                  	// #70
  40395c:	csel	w19, w19, w2, ls  // ls = plast
  403960:	sub	w4, w19, #0xa
  403964:	mov	w3, #0x6667                	// #26215
  403968:	movk	w3, #0x6666, lsl #16
  40396c:	smull	x3, w4, w3
  403970:	asr	x3, x3, #34
  403974:	sub	w3, w3, w4, asr #31
  403978:	adrp	x2, 404000 <ferror@plt+0x2a30>
  40397c:	add	x2, x2, #0xd00
  403980:	ldrsb	w3, [x2, w3, sxtw]
  403984:	lsr	x20, x1, x4
  403988:	mov	x2, #0xffffffffffffffff    	// #-1
  40398c:	lsl	x2, x2, x4
  403990:	bic	x1, x1, x2
  403994:	strb	w3, [x5]
  403998:	and	w2, w0, #0x1
  40399c:	cmp	w3, #0x42
  4039a0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4039a4:	b.eq	403abc <ferror@plt+0x24ec>  // b.none
  4039a8:	mov	w2, #0x69                  	// #105
  4039ac:	strb	w2, [x5, #1]
  4039b0:	add	x2, x5, #0x3
  4039b4:	mov	w3, #0x42                  	// #66
  4039b8:	strb	w3, [x5, #2]
  4039bc:	b	403ac0 <ferror@plt+0x24f0>
  4039c0:	mov	w19, #0x14                  	// #20
  4039c4:	b	403960 <ferror@plt+0x2390>
  4039c8:	mov	w19, #0x1e                  	// #30
  4039cc:	b	403960 <ferror@plt+0x2390>
  4039d0:	mov	w19, #0x28                  	// #40
  4039d4:	b	403960 <ferror@plt+0x2390>
  4039d8:	mov	w19, #0x32                  	// #50
  4039dc:	b	403960 <ferror@plt+0x2390>
  4039e0:	sub	w19, w19, #0x14
  4039e4:	lsr	x19, x1, x19
  4039e8:	add	x19, x19, #0x32
  4039ec:	lsr	x19, x19, #2
  4039f0:	mov	x0, #0xf5c3                	// #62915
  4039f4:	movk	x0, #0x5c28, lsl #16
  4039f8:	movk	x0, #0xc28f, lsl #32
  4039fc:	movk	x0, #0x28f5, lsl #48
  403a00:	umulh	x19, x19, x0
  403a04:	lsr	x19, x19, #2
  403a08:	cmp	x19, #0xa
  403a0c:	b.eq	403a5c <ferror@plt+0x248c>  // b.none
  403a10:	cbz	x19, 403a60 <ferror@plt+0x2490>
  403a14:	bl	401350 <localeconv@plt>
  403a18:	cbz	x0, 403a90 <ferror@plt+0x24c0>
  403a1c:	ldr	x4, [x0]
  403a20:	cbz	x4, 403a9c <ferror@plt+0x24cc>
  403a24:	ldrsb	w1, [x4]
  403a28:	adrp	x0, 404000 <ferror@plt+0x2a30>
  403a2c:	add	x0, x0, #0xcf8
  403a30:	cmp	w1, #0x0
  403a34:	csel	x4, x0, x4, eq  // eq = none
  403a38:	add	x6, sp, #0x28
  403a3c:	mov	x5, x19
  403a40:	mov	w3, w20
  403a44:	adrp	x2, 404000 <ferror@plt+0x2a30>
  403a48:	add	x2, x2, #0xd08
  403a4c:	mov	x1, #0x20                  	// #32
  403a50:	add	x0, sp, #0x30
  403a54:	bl	401340 <snprintf@plt>
  403a58:	b	403a7c <ferror@plt+0x24ac>
  403a5c:	add	w20, w20, #0x1
  403a60:	add	x4, sp, #0x28
  403a64:	mov	w3, w20
  403a68:	adrp	x2, 404000 <ferror@plt+0x2a30>
  403a6c:	add	x2, x2, #0xd18
  403a70:	mov	x1, #0x20                  	// #32
  403a74:	add	x0, sp, #0x30
  403a78:	bl	401340 <snprintf@plt>
  403a7c:	add	x0, sp, #0x30
  403a80:	bl	401400 <strdup@plt>
  403a84:	ldp	x19, x20, [sp, #16]
  403a88:	ldp	x29, x30, [sp], #80
  403a8c:	ret
  403a90:	adrp	x4, 404000 <ferror@plt+0x2a30>
  403a94:	add	x4, x4, #0xcf8
  403a98:	b	403a38 <ferror@plt+0x2468>
  403a9c:	adrp	x4, 404000 <ferror@plt+0x2a30>
  403aa0:	add	x4, x4, #0xcf8
  403aa4:	b	403a38 <ferror@plt+0x2468>
  403aa8:	mov	w20, w1
  403aac:	mov	w1, #0x42                  	// #66
  403ab0:	strb	w1, [x5]
  403ab4:	mov	w19, #0xa                   	// #10
  403ab8:	mov	x1, #0x0                   	// #0
  403abc:	add	x2, x5, #0x1
  403ac0:	strb	wzr, [x2]
  403ac4:	cbz	x1, 403a60 <ferror@plt+0x2490>
  403ac8:	tbz	w0, #2, 4039e0 <ferror@plt+0x2410>
  403acc:	sub	w19, w19, #0x14
  403ad0:	lsr	x19, x1, x19
  403ad4:	add	x19, x19, #0x5
  403ad8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403adc:	movk	x0, #0xcccd
  403ae0:	umulh	x19, x19, x0
  403ae4:	lsr	x19, x19, #3
  403ae8:	umulh	x0, x19, x0
  403aec:	lsr	x0, x0, #3
  403af0:	add	x0, x0, x0, lsl #2
  403af4:	cmp	x19, x0, lsl #1
  403af8:	b.ne	403a10 <ferror@plt+0x2440>  // b.any
  403afc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403b00:	movk	x0, #0xcccd
  403b04:	umulh	x19, x19, x0
  403b08:	lsr	x19, x19, #3
  403b0c:	b	403a10 <ferror@plt+0x2440>
  403b10:	cbz	x0, 403bf0 <ferror@plt+0x2620>
  403b14:	stp	x29, x30, [sp, #-64]!
  403b18:	mov	x29, sp
  403b1c:	stp	x19, x20, [sp, #16]
  403b20:	stp	x21, x22, [sp, #32]
  403b24:	stp	x23, x24, [sp, #48]
  403b28:	mov	x19, x0
  403b2c:	mov	x24, x1
  403b30:	mov	x22, x2
  403b34:	mov	x23, x3
  403b38:	ldrsb	w4, [x0]
  403b3c:	cbz	w4, 403bf8 <ferror@plt+0x2628>
  403b40:	cmp	x1, #0x0
  403b44:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403b48:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403b4c:	b.eq	403c00 <ferror@plt+0x2630>  // b.none
  403b50:	mov	x21, #0x0                   	// #0
  403b54:	mov	x0, #0x0                   	// #0
  403b58:	b	403bb0 <ferror@plt+0x25e0>
  403b5c:	ldrsb	w1, [x19, #1]
  403b60:	mov	x20, x19
  403b64:	cbnz	w1, 403b6c <ferror@plt+0x259c>
  403b68:	add	x20, x19, #0x1
  403b6c:	cmp	x0, #0x0
  403b70:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403b74:	b.eq	403ba8 <ferror@plt+0x25d8>  // b.none
  403b78:	cmp	x0, x20
  403b7c:	b.cs	403c10 <ferror@plt+0x2640>  // b.hs, b.nlast
  403b80:	sub	x1, x20, x0
  403b84:	blr	x23
  403b88:	cmn	w0, #0x1
  403b8c:	b.eq	403bdc <ferror@plt+0x260c>  // b.none
  403b90:	add	x1, x21, #0x1
  403b94:	str	w0, [x24, x21, lsl #2]
  403b98:	ldrsb	w0, [x20]
  403b9c:	cbz	w0, 403bd4 <ferror@plt+0x2604>
  403ba0:	mov	x21, x1
  403ba4:	mov	x0, #0x0                   	// #0
  403ba8:	ldrsb	w4, [x19, #1]!
  403bac:	cbz	w4, 403bd8 <ferror@plt+0x2608>
  403bb0:	cmp	x22, x21
  403bb4:	b.ls	403c08 <ferror@plt+0x2638>  // b.plast
  403bb8:	cmp	x0, #0x0
  403bbc:	csel	x0, x0, x19, ne  // ne = any
  403bc0:	cmp	w4, #0x2c
  403bc4:	b.eq	403b5c <ferror@plt+0x258c>  // b.none
  403bc8:	ldrsb	w1, [x19, #1]
  403bcc:	cbz	w1, 403b68 <ferror@plt+0x2598>
  403bd0:	b	403ba8 <ferror@plt+0x25d8>
  403bd4:	mov	x21, x1
  403bd8:	mov	w0, w21
  403bdc:	ldp	x19, x20, [sp, #16]
  403be0:	ldp	x21, x22, [sp, #32]
  403be4:	ldp	x23, x24, [sp, #48]
  403be8:	ldp	x29, x30, [sp], #64
  403bec:	ret
  403bf0:	mov	w0, #0xffffffff            	// #-1
  403bf4:	ret
  403bf8:	mov	w0, #0xffffffff            	// #-1
  403bfc:	b	403bdc <ferror@plt+0x260c>
  403c00:	mov	w0, #0xffffffff            	// #-1
  403c04:	b	403bdc <ferror@plt+0x260c>
  403c08:	mov	w0, #0xfffffffe            	// #-2
  403c0c:	b	403bdc <ferror@plt+0x260c>
  403c10:	mov	w0, #0xffffffff            	// #-1
  403c14:	b	403bdc <ferror@plt+0x260c>
  403c18:	cbz	x0, 403c90 <ferror@plt+0x26c0>
  403c1c:	stp	x29, x30, [sp, #-32]!
  403c20:	mov	x29, sp
  403c24:	str	x19, [sp, #16]
  403c28:	mov	x19, x3
  403c2c:	mov	x3, x4
  403c30:	ldrsb	w4, [x0]
  403c34:	cmp	x19, #0x0
  403c38:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403c3c:	b.eq	403c98 <ferror@plt+0x26c8>  // b.none
  403c40:	ldr	x5, [x19]
  403c44:	cmp	x5, x2
  403c48:	b.hi	403ca0 <ferror@plt+0x26d0>  // b.pmore
  403c4c:	cmp	w4, #0x2b
  403c50:	b.eq	403c88 <ferror@plt+0x26b8>  // b.none
  403c54:	str	xzr, [x19]
  403c58:	ldr	x4, [x19]
  403c5c:	sub	x2, x2, x4
  403c60:	add	x1, x1, x4, lsl #2
  403c64:	bl	403b10 <ferror@plt+0x2540>
  403c68:	cmp	w0, #0x0
  403c6c:	b.le	403c7c <ferror@plt+0x26ac>
  403c70:	ldr	x1, [x19]
  403c74:	add	x1, x1, w0, sxtw
  403c78:	str	x1, [x19]
  403c7c:	ldr	x19, [sp, #16]
  403c80:	ldp	x29, x30, [sp], #32
  403c84:	ret
  403c88:	add	x0, x0, #0x1
  403c8c:	b	403c58 <ferror@plt+0x2688>
  403c90:	mov	w0, #0xffffffff            	// #-1
  403c94:	ret
  403c98:	mov	w0, #0xffffffff            	// #-1
  403c9c:	b	403c7c <ferror@plt+0x26ac>
  403ca0:	mov	w0, #0xffffffff            	// #-1
  403ca4:	b	403c7c <ferror@plt+0x26ac>
  403ca8:	cmp	x2, #0x0
  403cac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403cb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403cb4:	b.eq	403d90 <ferror@plt+0x27c0>  // b.none
  403cb8:	stp	x29, x30, [sp, #-64]!
  403cbc:	mov	x29, sp
  403cc0:	stp	x19, x20, [sp, #16]
  403cc4:	stp	x21, x22, [sp, #32]
  403cc8:	str	x23, [sp, #48]
  403ccc:	mov	x19, x0
  403cd0:	mov	x21, x1
  403cd4:	mov	x22, x2
  403cd8:	mov	x0, #0x0                   	// #0
  403cdc:	mov	w23, #0x1                   	// #1
  403ce0:	b	403d54 <ferror@plt+0x2784>
  403ce4:	ldrsb	w1, [x19, #1]
  403ce8:	mov	x20, x19
  403cec:	cbnz	w1, 403cf4 <ferror@plt+0x2724>
  403cf0:	add	x20, x19, #0x1
  403cf4:	cmp	x0, #0x0
  403cf8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403cfc:	b.eq	403d50 <ferror@plt+0x2780>  // b.none
  403d00:	cmp	x0, x20
  403d04:	b.cs	403d98 <ferror@plt+0x27c8>  // b.hs, b.nlast
  403d08:	sub	x1, x20, x0
  403d0c:	blr	x22
  403d10:	tbnz	w0, #31, 403d7c <ferror@plt+0x27ac>
  403d14:	add	w1, w0, #0x7
  403d18:	cmp	w0, #0x0
  403d1c:	csel	w1, w1, w0, lt  // lt = tstop
  403d20:	asr	w1, w1, #3
  403d24:	negs	w3, w0
  403d28:	and	w0, w0, #0x7
  403d2c:	and	w3, w3, #0x7
  403d30:	csneg	w0, w0, w3, mi  // mi = first
  403d34:	lsl	w3, w23, w0
  403d38:	ldrb	w0, [x21, w1, sxtw]
  403d3c:	orr	w3, w3, w0
  403d40:	strb	w3, [x21, w1, sxtw]
  403d44:	ldrsb	w0, [x20]
  403d48:	cbz	w0, 403da0 <ferror@plt+0x27d0>
  403d4c:	mov	x0, #0x0                   	// #0
  403d50:	add	x19, x19, #0x1
  403d54:	ldrsb	w1, [x19]
  403d58:	cbz	w1, 403d78 <ferror@plt+0x27a8>
  403d5c:	cmp	x0, #0x0
  403d60:	csel	x0, x0, x19, ne  // ne = any
  403d64:	cmp	w1, #0x2c
  403d68:	b.eq	403ce4 <ferror@plt+0x2714>  // b.none
  403d6c:	ldrsb	w1, [x19, #1]
  403d70:	cbz	w1, 403cf0 <ferror@plt+0x2720>
  403d74:	b	403d50 <ferror@plt+0x2780>
  403d78:	mov	w0, #0x0                   	// #0
  403d7c:	ldp	x19, x20, [sp, #16]
  403d80:	ldp	x21, x22, [sp, #32]
  403d84:	ldr	x23, [sp, #48]
  403d88:	ldp	x29, x30, [sp], #64
  403d8c:	ret
  403d90:	mov	w0, #0xffffffea            	// #-22
  403d94:	ret
  403d98:	mov	w0, #0xffffffff            	// #-1
  403d9c:	b	403d7c <ferror@plt+0x27ac>
  403da0:	mov	w0, #0x0                   	// #0
  403da4:	b	403d7c <ferror@plt+0x27ac>
  403da8:	cmp	x2, #0x0
  403dac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403db0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403db4:	b.eq	403e60 <ferror@plt+0x2890>  // b.none
  403db8:	stp	x29, x30, [sp, #-48]!
  403dbc:	mov	x29, sp
  403dc0:	stp	x19, x20, [sp, #16]
  403dc4:	stp	x21, x22, [sp, #32]
  403dc8:	mov	x19, x0
  403dcc:	mov	x21, x1
  403dd0:	mov	x22, x2
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	b	403e28 <ferror@plt+0x2858>
  403ddc:	ldrsb	w1, [x19, #1]
  403de0:	mov	x20, x19
  403de4:	cbnz	w1, 403dec <ferror@plt+0x281c>
  403de8:	add	x20, x19, #0x1
  403dec:	cmp	x0, #0x0
  403df0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403df4:	b.eq	403e24 <ferror@plt+0x2854>  // b.none
  403df8:	cmp	x0, x20
  403dfc:	b.cs	403e68 <ferror@plt+0x2898>  // b.hs, b.nlast
  403e00:	sub	x1, x20, x0
  403e04:	blr	x22
  403e08:	tbnz	x0, #63, 403e50 <ferror@plt+0x2880>
  403e0c:	ldr	x3, [x21]
  403e10:	orr	x0, x3, x0
  403e14:	str	x0, [x21]
  403e18:	ldrsb	w0, [x20]
  403e1c:	cbz	w0, 403e70 <ferror@plt+0x28a0>
  403e20:	mov	x0, #0x0                   	// #0
  403e24:	add	x19, x19, #0x1
  403e28:	ldrsb	w3, [x19]
  403e2c:	cbz	w3, 403e4c <ferror@plt+0x287c>
  403e30:	cmp	x0, #0x0
  403e34:	csel	x0, x0, x19, ne  // ne = any
  403e38:	cmp	w3, #0x2c
  403e3c:	b.eq	403ddc <ferror@plt+0x280c>  // b.none
  403e40:	ldrsb	w1, [x19, #1]
  403e44:	cbz	w1, 403de8 <ferror@plt+0x2818>
  403e48:	b	403e24 <ferror@plt+0x2854>
  403e4c:	mov	w0, #0x0                   	// #0
  403e50:	ldp	x19, x20, [sp, #16]
  403e54:	ldp	x21, x22, [sp, #32]
  403e58:	ldp	x29, x30, [sp], #48
  403e5c:	ret
  403e60:	mov	w0, #0xffffffea            	// #-22
  403e64:	ret
  403e68:	mov	w0, #0xffffffff            	// #-1
  403e6c:	b	403e50 <ferror@plt+0x2880>
  403e70:	mov	w0, #0x0                   	// #0
  403e74:	b	403e50 <ferror@plt+0x2880>
  403e78:	stp	x29, x30, [sp, #-80]!
  403e7c:	mov	x29, sp
  403e80:	str	xzr, [sp, #72]
  403e84:	cbz	x0, 403fd0 <ferror@plt+0x2a00>
  403e88:	stp	x19, x20, [sp, #16]
  403e8c:	stp	x21, x22, [sp, #32]
  403e90:	str	x23, [sp, #48]
  403e94:	mov	x19, x0
  403e98:	mov	x23, x1
  403e9c:	mov	x20, x2
  403ea0:	mov	w21, w3
  403ea4:	str	w3, [x1]
  403ea8:	str	w3, [x2]
  403eac:	bl	401570 <__errno_location@plt>
  403eb0:	mov	x22, x0
  403eb4:	str	wzr, [x0]
  403eb8:	ldrsb	w0, [x19]
  403ebc:	cmp	w0, #0x3a
  403ec0:	b.eq	403f1c <ferror@plt+0x294c>  // b.none
  403ec4:	mov	w2, #0xa                   	// #10
  403ec8:	add	x1, sp, #0x48
  403ecc:	mov	x0, x19
  403ed0:	bl	401490 <strtol@plt>
  403ed4:	str	w0, [x23]
  403ed8:	str	w0, [x20]
  403edc:	ldr	w0, [x22]
  403ee0:	cbnz	w0, 404000 <ferror@plt+0x2a30>
  403ee4:	ldr	x1, [sp, #72]
  403ee8:	cmp	x1, #0x0
  403eec:	ccmp	x1, x19, #0x4, ne  // ne = any
  403ef0:	b.eq	404014 <ferror@plt+0x2a44>  // b.none
  403ef4:	ldrsb	w2, [x1]
  403ef8:	cmp	w2, #0x3a
  403efc:	b.eq	403f64 <ferror@plt+0x2994>  // b.none
  403f00:	cmp	w2, #0x2d
  403f04:	b.eq	403f80 <ferror@plt+0x29b0>  // b.none
  403f08:	ldp	x19, x20, [sp, #16]
  403f0c:	ldp	x21, x22, [sp, #32]
  403f10:	ldr	x23, [sp, #48]
  403f14:	ldp	x29, x30, [sp], #80
  403f18:	ret
  403f1c:	add	x19, x19, #0x1
  403f20:	mov	w2, #0xa                   	// #10
  403f24:	add	x1, sp, #0x48
  403f28:	mov	x0, x19
  403f2c:	bl	401490 <strtol@plt>
  403f30:	str	w0, [x20]
  403f34:	ldr	w0, [x22]
  403f38:	cbnz	w0, 403fd8 <ferror@plt+0x2a08>
  403f3c:	ldr	x0, [sp, #72]
  403f40:	cbz	x0, 403fec <ferror@plt+0x2a1c>
  403f44:	ldrsb	w1, [x0]
  403f48:	cmp	w1, #0x0
  403f4c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403f50:	csetm	w0, eq  // eq = none
  403f54:	ldp	x19, x20, [sp, #16]
  403f58:	ldp	x21, x22, [sp, #32]
  403f5c:	ldr	x23, [sp, #48]
  403f60:	b	403f14 <ferror@plt+0x2944>
  403f64:	ldrsb	w2, [x1, #1]
  403f68:	cbnz	w2, 403f80 <ferror@plt+0x29b0>
  403f6c:	str	w21, [x20]
  403f70:	ldp	x19, x20, [sp, #16]
  403f74:	ldp	x21, x22, [sp, #32]
  403f78:	ldr	x23, [sp, #48]
  403f7c:	b	403f14 <ferror@plt+0x2944>
  403f80:	add	x19, x1, #0x1
  403f84:	str	xzr, [sp, #72]
  403f88:	str	wzr, [x22]
  403f8c:	mov	w2, #0xa                   	// #10
  403f90:	add	x1, sp, #0x48
  403f94:	mov	x0, x19
  403f98:	bl	401490 <strtol@plt>
  403f9c:	str	w0, [x20]
  403fa0:	ldr	w0, [x22]
  403fa4:	cbnz	w0, 404028 <ferror@plt+0x2a58>
  403fa8:	ldr	x0, [sp, #72]
  403fac:	cbz	x0, 40403c <ferror@plt+0x2a6c>
  403fb0:	ldrsb	w1, [x0]
  403fb4:	cmp	w1, #0x0
  403fb8:	ccmp	x0, x19, #0x4, eq  // eq = none
  403fbc:	csetm	w0, eq  // eq = none
  403fc0:	ldp	x19, x20, [sp, #16]
  403fc4:	ldp	x21, x22, [sp, #32]
  403fc8:	ldr	x23, [sp, #48]
  403fcc:	b	403f14 <ferror@plt+0x2944>
  403fd0:	mov	w0, #0x0                   	// #0
  403fd4:	b	403f14 <ferror@plt+0x2944>
  403fd8:	mov	w0, #0xffffffff            	// #-1
  403fdc:	ldp	x19, x20, [sp, #16]
  403fe0:	ldp	x21, x22, [sp, #32]
  403fe4:	ldr	x23, [sp, #48]
  403fe8:	b	403f14 <ferror@plt+0x2944>
  403fec:	mov	w0, #0xffffffff            	// #-1
  403ff0:	ldp	x19, x20, [sp, #16]
  403ff4:	ldp	x21, x22, [sp, #32]
  403ff8:	ldr	x23, [sp, #48]
  403ffc:	b	403f14 <ferror@plt+0x2944>
  404000:	mov	w0, #0xffffffff            	// #-1
  404004:	ldp	x19, x20, [sp, #16]
  404008:	ldp	x21, x22, [sp, #32]
  40400c:	ldr	x23, [sp, #48]
  404010:	b	403f14 <ferror@plt+0x2944>
  404014:	mov	w0, #0xffffffff            	// #-1
  404018:	ldp	x19, x20, [sp, #16]
  40401c:	ldp	x21, x22, [sp, #32]
  404020:	ldr	x23, [sp, #48]
  404024:	b	403f14 <ferror@plt+0x2944>
  404028:	mov	w0, #0xffffffff            	// #-1
  40402c:	ldp	x19, x20, [sp, #16]
  404030:	ldp	x21, x22, [sp, #32]
  404034:	ldr	x23, [sp, #48]
  404038:	b	403f14 <ferror@plt+0x2944>
  40403c:	mov	w0, #0xffffffff            	// #-1
  404040:	ldp	x19, x20, [sp, #16]
  404044:	ldp	x21, x22, [sp, #32]
  404048:	ldr	x23, [sp, #48]
  40404c:	b	403f14 <ferror@plt+0x2944>
  404050:	cmp	x0, #0x0
  404054:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404058:	b.eq	404120 <ferror@plt+0x2b50>  // b.none
  40405c:	stp	x29, x30, [sp, #-80]!
  404060:	mov	x29, sp
  404064:	stp	x19, x20, [sp, #16]
  404068:	stp	x21, x22, [sp, #32]
  40406c:	stp	x23, x24, [sp, #48]
  404070:	mov	x20, x1
  404074:	add	x24, sp, #0x40
  404078:	add	x23, sp, #0x48
  40407c:	b	4040ac <ferror@plt+0x2adc>
  404080:	cmp	x19, #0x0
  404084:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404088:	ccmp	x21, x22, #0x0, ne  // ne = any
  40408c:	b.ne	404108 <ferror@plt+0x2b38>  // b.any
  404090:	mov	x2, x21
  404094:	mov	x1, x20
  404098:	mov	x0, x19
  40409c:	bl	4013b0 <strncmp@plt>
  4040a0:	cbnz	w0, 404108 <ferror@plt+0x2b38>
  4040a4:	add	x0, x19, x21
  4040a8:	add	x20, x20, x22
  4040ac:	mov	x1, x24
  4040b0:	bl	4027f0 <ferror@plt+0x1220>
  4040b4:	mov	x19, x0
  4040b8:	mov	x1, x23
  4040bc:	mov	x0, x20
  4040c0:	bl	4027f0 <ferror@plt+0x1220>
  4040c4:	mov	x20, x0
  4040c8:	ldr	x21, [sp, #64]
  4040cc:	ldr	x22, [sp, #72]
  4040d0:	adds	x0, x21, x22
  4040d4:	b.eq	404100 <ferror@plt+0x2b30>  // b.none
  4040d8:	cmp	x0, #0x1
  4040dc:	b.ne	404080 <ferror@plt+0x2ab0>  // b.any
  4040e0:	cbz	x19, 4040f0 <ferror@plt+0x2b20>
  4040e4:	ldrsb	w0, [x19]
  4040e8:	cmp	w0, #0x2f
  4040ec:	b.eq	404100 <ferror@plt+0x2b30>  // b.none
  4040f0:	cbz	x20, 404108 <ferror@plt+0x2b38>
  4040f4:	ldrsb	w0, [x20]
  4040f8:	cmp	w0, #0x2f
  4040fc:	b.ne	404080 <ferror@plt+0x2ab0>  // b.any
  404100:	mov	w0, #0x1                   	// #1
  404104:	b	40410c <ferror@plt+0x2b3c>
  404108:	mov	w0, #0x0                   	// #0
  40410c:	ldp	x19, x20, [sp, #16]
  404110:	ldp	x21, x22, [sp, #32]
  404114:	ldp	x23, x24, [sp, #48]
  404118:	ldp	x29, x30, [sp], #80
  40411c:	ret
  404120:	mov	w0, #0x0                   	// #0
  404124:	ret
  404128:	stp	x29, x30, [sp, #-64]!
  40412c:	mov	x29, sp
  404130:	stp	x19, x20, [sp, #16]
  404134:	mov	x19, x0
  404138:	orr	x0, x0, x1
  40413c:	cbz	x0, 4041c0 <ferror@plt+0x2bf0>
  404140:	stp	x21, x22, [sp, #32]
  404144:	mov	x21, x1
  404148:	mov	x22, x2
  40414c:	cbz	x19, 4041d4 <ferror@plt+0x2c04>
  404150:	cbz	x1, 4041ec <ferror@plt+0x2c1c>
  404154:	stp	x23, x24, [sp, #48]
  404158:	mov	x0, x19
  40415c:	bl	4012b0 <strlen@plt>
  404160:	mov	x23, x0
  404164:	mvn	x0, x0
  404168:	mov	x20, #0x0                   	// #0
  40416c:	cmp	x0, x22
  404170:	b.cc	404200 <ferror@plt+0x2c30>  // b.lo, b.ul, b.last
  404174:	add	x24, x23, x22
  404178:	add	x0, x24, #0x1
  40417c:	bl	401380 <malloc@plt>
  404180:	mov	x20, x0
  404184:	cbz	x0, 40420c <ferror@plt+0x2c3c>
  404188:	mov	x2, x23
  40418c:	mov	x1, x19
  404190:	bl	401280 <memcpy@plt>
  404194:	mov	x2, x22
  404198:	mov	x1, x21
  40419c:	add	x0, x20, x23
  4041a0:	bl	401280 <memcpy@plt>
  4041a4:	strb	wzr, [x20, x24]
  4041a8:	ldp	x21, x22, [sp, #32]
  4041ac:	ldp	x23, x24, [sp, #48]
  4041b0:	mov	x0, x20
  4041b4:	ldp	x19, x20, [sp, #16]
  4041b8:	ldp	x29, x30, [sp], #64
  4041bc:	ret
  4041c0:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4041c4:	add	x0, x0, #0x658
  4041c8:	bl	401400 <strdup@plt>
  4041cc:	mov	x20, x0
  4041d0:	b	4041b0 <ferror@plt+0x2be0>
  4041d4:	mov	x1, x2
  4041d8:	mov	x0, x21
  4041dc:	bl	4014c0 <strndup@plt>
  4041e0:	mov	x20, x0
  4041e4:	ldp	x21, x22, [sp, #32]
  4041e8:	b	4041b0 <ferror@plt+0x2be0>
  4041ec:	mov	x0, x19
  4041f0:	bl	401400 <strdup@plt>
  4041f4:	mov	x20, x0
  4041f8:	ldp	x21, x22, [sp, #32]
  4041fc:	b	4041b0 <ferror@plt+0x2be0>
  404200:	ldp	x21, x22, [sp, #32]
  404204:	ldp	x23, x24, [sp, #48]
  404208:	b	4041b0 <ferror@plt+0x2be0>
  40420c:	ldp	x21, x22, [sp, #32]
  404210:	ldp	x23, x24, [sp, #48]
  404214:	b	4041b0 <ferror@plt+0x2be0>
  404218:	stp	x29, x30, [sp, #-32]!
  40421c:	mov	x29, sp
  404220:	stp	x19, x20, [sp, #16]
  404224:	mov	x20, x0
  404228:	mov	x19, x1
  40422c:	mov	x2, #0x0                   	// #0
  404230:	cbz	x1, 404240 <ferror@plt+0x2c70>
  404234:	mov	x0, x1
  404238:	bl	4012b0 <strlen@plt>
  40423c:	mov	x2, x0
  404240:	mov	x1, x19
  404244:	mov	x0, x20
  404248:	bl	404128 <ferror@plt+0x2b58>
  40424c:	ldp	x19, x20, [sp, #16]
  404250:	ldp	x29, x30, [sp], #32
  404254:	ret
  404258:	stp	x29, x30, [sp, #-288]!
  40425c:	mov	x29, sp
  404260:	str	x19, [sp, #16]
  404264:	mov	x19, x0
  404268:	str	x2, [sp, #240]
  40426c:	str	x3, [sp, #248]
  404270:	str	x4, [sp, #256]
  404274:	str	x5, [sp, #264]
  404278:	str	x6, [sp, #272]
  40427c:	str	x7, [sp, #280]
  404280:	str	q0, [sp, #112]
  404284:	str	q1, [sp, #128]
  404288:	str	q2, [sp, #144]
  40428c:	str	q3, [sp, #160]
  404290:	str	q4, [sp, #176]
  404294:	str	q5, [sp, #192]
  404298:	str	q6, [sp, #208]
  40429c:	str	q7, [sp, #224]
  4042a0:	add	x0, sp, #0x120
  4042a4:	str	x0, [sp, #80]
  4042a8:	str	x0, [sp, #88]
  4042ac:	add	x0, sp, #0xf0
  4042b0:	str	x0, [sp, #96]
  4042b4:	mov	w0, #0xffffffd0            	// #-48
  4042b8:	str	w0, [sp, #104]
  4042bc:	mov	w0, #0xffffff80            	// #-128
  4042c0:	str	w0, [sp, #108]
  4042c4:	ldp	x2, x3, [sp, #80]
  4042c8:	stp	x2, x3, [sp, #32]
  4042cc:	ldp	x2, x3, [sp, #96]
  4042d0:	stp	x2, x3, [sp, #48]
  4042d4:	add	x2, sp, #0x20
  4042d8:	add	x0, sp, #0x48
  4042dc:	bl	4014b0 <vasprintf@plt>
  4042e0:	tbnz	w0, #31, 404310 <ferror@plt+0x2d40>
  4042e4:	sxtw	x2, w0
  4042e8:	ldr	x1, [sp, #72]
  4042ec:	mov	x0, x19
  4042f0:	bl	404128 <ferror@plt+0x2b58>
  4042f4:	mov	x19, x0
  4042f8:	ldr	x0, [sp, #72]
  4042fc:	bl	4014a0 <free@plt>
  404300:	mov	x0, x19
  404304:	ldr	x19, [sp, #16]
  404308:	ldp	x29, x30, [sp], #288
  40430c:	ret
  404310:	mov	x19, #0x0                   	// #0
  404314:	b	404300 <ferror@plt+0x2d30>
  404318:	stp	x29, x30, [sp, #-80]!
  40431c:	mov	x29, sp
  404320:	stp	x19, x20, [sp, #16]
  404324:	stp	x21, x22, [sp, #32]
  404328:	mov	x19, x0
  40432c:	ldr	x21, [x0]
  404330:	ldrsb	w0, [x21]
  404334:	cbz	w0, 404468 <ferror@plt+0x2e98>
  404338:	stp	x23, x24, [sp, #48]
  40433c:	mov	x24, x1
  404340:	mov	x22, x2
  404344:	mov	w23, w3
  404348:	mov	x1, x2
  40434c:	mov	x0, x21
  404350:	bl	4014d0 <strspn@plt>
  404354:	add	x20, x21, x0
  404358:	ldrsb	w21, [x21, x0]
  40435c:	cbz	w21, 4043d4 <ferror@plt+0x2e04>
  404360:	cbz	w23, 404438 <ferror@plt+0x2e68>
  404364:	mov	w1, w21
  404368:	adrp	x0, 404000 <ferror@plt+0x2a30>
  40436c:	add	x0, x0, #0xd20
  404370:	bl	4014e0 <strchr@plt>
  404374:	cbz	x0, 4043f4 <ferror@plt+0x2e24>
  404378:	strb	w21, [sp, #72]
  40437c:	strb	wzr, [sp, #73]
  404380:	add	x23, x20, #0x1
  404384:	add	x1, sp, #0x48
  404388:	mov	x0, x23
  40438c:	bl	402864 <ferror@plt+0x1294>
  404390:	str	x0, [x24]
  404394:	add	x1, x20, x0
  404398:	ldrsb	w1, [x1, #1]
  40439c:	cmp	w1, #0x0
  4043a0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4043a4:	b.ne	4043e4 <ferror@plt+0x2e14>  // b.any
  4043a8:	add	x0, x0, #0x2
  4043ac:	add	x21, x20, x0
  4043b0:	ldrsb	w1, [x20, x0]
  4043b4:	cbz	w1, 4043c4 <ferror@plt+0x2df4>
  4043b8:	mov	x0, x22
  4043bc:	bl	4014e0 <strchr@plt>
  4043c0:	cbz	x0, 4043e4 <ferror@plt+0x2e14>
  4043c4:	str	x21, [x19]
  4043c8:	mov	x20, x23
  4043cc:	ldp	x23, x24, [sp, #48]
  4043d0:	b	404454 <ferror@plt+0x2e84>
  4043d4:	str	x20, [x19]
  4043d8:	mov	x20, #0x0                   	// #0
  4043dc:	ldp	x23, x24, [sp, #48]
  4043e0:	b	404454 <ferror@plt+0x2e84>
  4043e4:	str	x20, [x19]
  4043e8:	mov	x20, #0x0                   	// #0
  4043ec:	ldp	x23, x24, [sp, #48]
  4043f0:	b	404454 <ferror@plt+0x2e84>
  4043f4:	mov	x1, x22
  4043f8:	mov	x0, x20
  4043fc:	bl	402864 <ferror@plt+0x1294>
  404400:	str	x0, [x24]
  404404:	add	x21, x20, x0
  404408:	ldrsb	w1, [x20, x0]
  40440c:	cbz	w1, 40441c <ferror@plt+0x2e4c>
  404410:	mov	x0, x22
  404414:	bl	4014e0 <strchr@plt>
  404418:	cbz	x0, 404428 <ferror@plt+0x2e58>
  40441c:	str	x21, [x19]
  404420:	ldp	x23, x24, [sp, #48]
  404424:	b	404454 <ferror@plt+0x2e84>
  404428:	str	x20, [x19]
  40442c:	mov	x20, x0
  404430:	ldp	x23, x24, [sp, #48]
  404434:	b	404454 <ferror@plt+0x2e84>
  404438:	mov	x1, x22
  40443c:	mov	x0, x20
  404440:	bl	401550 <strcspn@plt>
  404444:	str	x0, [x24]
  404448:	add	x0, x20, x0
  40444c:	str	x0, [x19]
  404450:	ldp	x23, x24, [sp, #48]
  404454:	mov	x0, x20
  404458:	ldp	x19, x20, [sp, #16]
  40445c:	ldp	x21, x22, [sp, #32]
  404460:	ldp	x29, x30, [sp], #80
  404464:	ret
  404468:	mov	x20, #0x0                   	// #0
  40446c:	b	404454 <ferror@plt+0x2e84>
  404470:	stp	x29, x30, [sp, #-32]!
  404474:	mov	x29, sp
  404478:	str	x19, [sp, #16]
  40447c:	mov	x19, x0
  404480:	mov	x0, x19
  404484:	bl	4013e0 <fgetc@plt>
  404488:	cmn	w0, #0x1
  40448c:	b.eq	4044a0 <ferror@plt+0x2ed0>  // b.none
  404490:	cmp	w0, #0xa
  404494:	b.ne	404480 <ferror@plt+0x2eb0>  // b.any
  404498:	mov	w0, #0x0                   	// #0
  40449c:	b	4044a4 <ferror@plt+0x2ed4>
  4044a0:	mov	w0, #0x1                   	// #1
  4044a4:	ldr	x19, [sp, #16]
  4044a8:	ldp	x29, x30, [sp], #32
  4044ac:	ret
  4044b0:	stp	x29, x30, [sp, #-64]!
  4044b4:	mov	x29, sp
  4044b8:	stp	x19, x20, [sp, #16]
  4044bc:	adrp	x20, 415000 <ferror@plt+0x13a30>
  4044c0:	add	x20, x20, #0xdf0
  4044c4:	stp	x21, x22, [sp, #32]
  4044c8:	adrp	x21, 415000 <ferror@plt+0x13a30>
  4044cc:	add	x21, x21, #0xde8
  4044d0:	sub	x20, x20, x21
  4044d4:	mov	w22, w0
  4044d8:	stp	x23, x24, [sp, #48]
  4044dc:	mov	x23, x1
  4044e0:	mov	x24, x2
  4044e4:	bl	401240 <memcpy@plt-0x40>
  4044e8:	cmp	xzr, x20, asr #3
  4044ec:	b.eq	404518 <ferror@plt+0x2f48>  // b.none
  4044f0:	asr	x20, x20, #3
  4044f4:	mov	x19, #0x0                   	// #0
  4044f8:	ldr	x3, [x21, x19, lsl #3]
  4044fc:	mov	x2, x24
  404500:	add	x19, x19, #0x1
  404504:	mov	x1, x23
  404508:	mov	w0, w22
  40450c:	blr	x3
  404510:	cmp	x20, x19
  404514:	b.ne	4044f8 <ferror@plt+0x2f28>  // b.any
  404518:	ldp	x19, x20, [sp, #16]
  40451c:	ldp	x21, x22, [sp, #32]
  404520:	ldp	x23, x24, [sp, #48]
  404524:	ldp	x29, x30, [sp], #64
  404528:	ret
  40452c:	nop
  404530:	ret
  404534:	nop
  404538:	adrp	x2, 416000 <ferror@plt+0x14a30>
  40453c:	mov	x1, #0x0                   	// #0
  404540:	ldr	x2, [x2, #440]
  404544:	b	401310 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404548 <.fini>:
  404548:	stp	x29, x30, [sp, #-16]!
  40454c:	mov	x29, sp
  404550:	ldp	x29, x30, [sp], #16
  404554:	ret
