Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.80 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.98 secs
 
--> Reading design: ponggame.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ponggame.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ponggame"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : ponggame
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seg7display.v" in library work
Compiling verilog file "pongclk.v" in library work
Module <seg7display> compiled
Compiling verilog file "divclk2.v" in library work
Module <pongclk> compiled
Compiling verilog file "divclk.v" in library work
Module <divclk2> compiled
Compiling verilog file "div25mhz.v" in library work
Module <divclk> compiled
Compiling verilog file "debounce.v" in library work
Module <div25mhz> compiled
Compiling verilog file "ponggame.v" in library work
Module <debounce> compiled
Module <ponggame> compiled
No errors in compilation
Analysis of file <"ponggame.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ponggame> in library <work> with parameters.
	obj_d = "00000000000000000000000001111000"
	obj_l = "00000000000000000000000001100100"
	obj_r = "00000000000000000000000001111000"
	obj_u = "00000000000000000000000001100100"
	x_pwbp = "00000000000000000000000010010000"
	y_pwbp = "00000000000000000000000000011111"

Analyzing hierarchy for module <pongclk> in library <work>.

Analyzing hierarchy for module <div25mhz> in library <work>.

Analyzing hierarchy for module <seg7display> in library <work>.

Analyzing hierarchy for module <divclk> in library <work>.

Analyzing hierarchy for module <divclk2> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ponggame>.
	obj_d = 32'sb00000000000000000000000001111000
	obj_l = 32'sb00000000000000000000000001100100
	obj_r = 32'sb00000000000000000000000001111000
	obj_u = 32'sb00000000000000000000000001100100
	x_pwbp = 32'sb00000000000000000000000010010000
	y_pwbp = 32'sb00000000000000000000000000011111
WARNING:Xst:2318 - "ponggame.v" line 189: Parameter x_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:2318 - "ponggame.v" line 189: Parameter y_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:905 - "ponggame.v" line 205: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <UpdateBallPosition>
WARNING:Xst:2318 - "ponggame.v" line 226: Parameter x_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:2318 - "ponggame.v" line 226: Parameter y_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:905 - "ponggame.v" line 238: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <paddle_on>
Module <ponggame> is correct for synthesis.
 
Analyzing module <pongclk> in library <work>.
Module <pongclk> is correct for synthesis.
 
Analyzing module <div25mhz> in library <work>.
Module <div25mhz> is correct for synthesis.
 
Analyzing module <seg7display> in library <work>.
Module <seg7display> is correct for synthesis.
 
Analyzing module <divclk> in library <work>.
Module <divclk> is correct for synthesis.
 
Analyzing module <divclk2> in library <work>.
Module <divclk2> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pongclk>.
    Related source file is "pongclk.v".
    Found 1-bit register for signal <pongclk>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pongclk> synthesized.


Synthesizing Unit <div25mhz>.
    Related source file is "div25mhz.v".
    Found 1-bit register for signal <clk25>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <div25mhz> synthesized.


Synthesizing Unit <seg7display>.
    Related source file is "seg7display.v".
    Found 16x7-bit ROM for signal <ssOut>.
    Summary:
	inferred   1 ROM(s).
Unit <seg7display> synthesized.


Synthesizing Unit <divclk>.
    Related source file is "divclk.v".
    Found 1-bit register for signal <intclk>.
    Found 1-bit register for signal <led>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <divclk> synthesized.


Synthesizing Unit <divclk2>.
    Related source file is "divclk2.v".
    Found 1-bit register for signal <intclk>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divclk2> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <outbutton>.
    Found 8-bit register for signal <register>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <ponggame>.
    Related source file is "ponggame.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <xpaddle> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <pongclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <ypaddle>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit register for signal <anode>.
    Found 17-bit adder for signal <$add0001> created at line 192.
    Found 17-bit adder for signal <$add0003> created at line 192.
    Found 17-bit adder for signal <$add0005> created at line 229.
    Found 17-bit adder for signal <$add0007> created at line 229.
    Found 16-bit adder carry out for signal <add0000$addsub0000> created at line 192.
    Found 16-bit adder carry out for signal <add0002$addsub0000> created at line 192.
    Found 16-bit adder carry out for signal <add0004$addsub0000> created at line 229.
    Found 16-bit adder carry out for signal <add0006$addsub0000> created at line 229.
    Found 32-bit register for signal <c>.
    Found 4-bit register for signal <dig1>.
    Found 4-bit register for signal <dig2>.
    Found 4-bit register for signal <dig3>.
    Found 4-bit register for signal <dig4>.
    Found 32-bit up counter for signal <Hcounter>.
    Found 33-bit comparator less for signal <Hcounter$cmp_lt0000> created at line 84.
    Found 4-bit register for signal <hex>.
    Found 33-bit comparator greatequal for signal <hs$cmp_ge0000> created at line 104.
    Found 33-bit comparator less for signal <hs$cmp_lt0000> created at line 104.
    Found 33-bit comparator greatequal for signal <obj_on$cmp_ge0000> created at line 192.
    Found 33-bit comparator greatequal for signal <obj_on$cmp_ge0001> created at line 192.
    Found 33-bit comparator less for signal <obj_on$cmp_lt0000> created at line 192.
    Found 33-bit comparator less for signal <obj_on$cmp_lt0001> created at line 192.
    Found 32-bit adder for signal <old_c_1$addsub0000> created at line 65.
    Found 33-bit comparator greatequal for signal <paddle_on$cmp_ge0000> created at line 229.
    Found 33-bit comparator greatequal for signal <paddle_on$cmp_ge0001> created at line 229.
    Found 33-bit comparator less for signal <paddle_on$cmp_lt0000> created at line 229.
    Found 33-bit comparator less for signal <paddle_on$cmp_lt0001> created at line 229.
    Found 1-bit register for signal <posX>.
    Found 16-bit comparator greater for signal <posX$cmp_gt0000> created at line 145.
    Found 16-bit comparator less for signal <posX$cmp_lt0000> created at line 136.
    Found 1-bit register for signal <posY>.
    Found 16-bit comparator greater for signal <posY$cmp_gt0000> created at line 168.
    Found 16-bit comparator less for signal <posY$cmp_lt0000> created at line 159.
    Found 1-bit register for signal <UpdateBallPosition>.
    Found 32-bit up counter for signal <Vcounter>.
    Found 33-bit comparator greatequal for signal <vs$cmp_ge0000> created at line 111.
    Found 33-bit comparator less for signal <vs$cmp_lt0000> created at line 111.
    Found 16-bit updown counter for signal <x1>.
    Found 16-bit comparator greatequal for signal <x1$cmp_ge0000> created at line 136.
    Found 16-bit comparator lessequal for signal <x1$cmp_le0000> created at line 145.
    Found 16-bit updown counter for signal <y1>.
    Found 16-bit comparator greatequal for signal <y1$cmp_ge0000> created at line 159.
    Found 16-bit comparator lessequal for signal <y1$cmp_le0000> created at line 168.
    Found 16-bit comparator greatequal for signal <ypaddle$cmp_ge0000> created at line 213.
    Found 16-bit comparator lessequal for signal <ypaddle$cmp_le0000> created at line 216.
    Found 16-bit addsub for signal <ypaddle$share0000>.
    Summary:
	inferred   4 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred  23 Comparator(s).
Unit <ponggame> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 12
 16-bit adder carry out                                : 4
 16-bit addsub                                         : 1
 17-bit adder                                          : 4
 32-bit adder                                          : 3
# Counters                                             : 7
 16-bit updown counter                                 : 2
 32-bit up counter                                     : 5
# Registers                                            : 19
 1-bit register                                        : 10
 32-bit register                                       : 1
 4-bit register                                        : 6
 8-bit register                                        : 2
# Latches                                              : 1
 16-bit latch                                          : 1
# Comparators                                          : 23
 16-bit comparator greatequal                          : 3
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 2
 16-bit comparator lessequal                           : 3
 33-bit comparator greatequal                          : 6
 33-bit comparator less                                : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <pongclock> is unconnected in block <ponggame>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 12
 16-bit adder carry out                                : 4
 16-bit addsub                                         : 1
 17-bit adder                                          : 4
 32-bit adder                                          : 3
# Counters                                             : 7
 16-bit updown counter                                 : 2
 32-bit up counter                                     : 5
# Registers                                            : 82
 Flip-Flops                                            : 82
# Latches                                              : 1
 16-bit latch                                          : 1
# Comparators                                          : 23
 16-bit comparator greatequal                          : 3
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 2
 16-bit comparator lessequal                           : 3
 33-bit comparator greatequal                          : 6
 33-bit comparator less                                : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
