

module tb_8_to_1_MUX;
	reg [31:0] a, b, c, d, e, f, g, h;
	reg [2:0] sel;
	wire [31:0] d_out;
	
	_8_to_1_MUX(a, b, c, d, e, f, g, h, sel, d_out);
	
endmodule