{"version":"1.1.0","info":[["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/rtl/control_unit.sv",[[[[[["ControlUnit",[[2,0],[7,6]],[[2,7],[2,18]],[],["module"]],[800,8]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["ControlUnit"],["port","logic"]],["rst",[[3,21],[3,24]],[[3,21],[3,24]],["ControlUnit"],["port","clk"]],["branch_control",[[3,26],[3,40]],[[3,26],[3,40]],["ControlUnit"],["port","rst"]],["opcode",[[4,4],[4,26]],[[4,20],[4,26]],["ControlUnit"],["port","reg"]],["pc_src",[[5,4],[5,23]],[[5,17],[5,23]],["ControlUnit"],["port","logic"]],["pc_w",[[5,25],[5,29]],[[5,25],[5,29]],["ControlUnit"],["port","pc_src"]],["instr_r",[[5,31],[5,38]],[[5,31],[5,38]],["ControlUnit"],["port","pc_w"]],["reg_file_src",[[5,40],[5,52]],[[5,40],[5,52]],["ControlUnit"],["port","instr_r"]],["reg_file_w",[[5,54],[5,64]],[[5,54],[5,64]],["ControlUnit"],["port","reg_file_src"]],["imm_ext",[[5,66],[5,73]],[[5,66],[5,73]],["ControlUnit"],["port","reg_file_w"]],["ALU_s1",[[5,75],[5,81]],[[5,75],[5,81]],["ControlUnit"],["port","imm_ext"]],["ALU_s2",[[5,83],[5,89]],[[5,83],[5,89]],["ControlUnit"],["port","ALU_s1"]],["mem_r",[[5,91],[5,96]],[[5,91],[5,96]],["ControlUnit"],["port","ALU_s2"]],["mem_w",[[5,98],[5,103]],[[5,98],[5,103]],["ControlUnit"],["port","mem_r"]],["data_src",[[5,105],[5,113]],[[5,105],[5,113]],["ControlUnit"],["port","mem_w"]],["bc_op",[[5,115],[5,120]],[[5,115],[5,120]],["ControlUnit"],["port","data_src"]],["ALU_op",[[6,4],[6,27]],[[6,21],[6,27]],["ControlUnit"],["port","reg"]],["data_op",[[6,29],[6,36]],[[6,29],[6,36]],["ControlUnit"],["port","ALU_op"]],["LUI",[[11,8],[11,32]],[[11,8],[11,11]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["AUIPC",[[12,8],[12,32]],[[12,8],[12,13]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["JAL",[[13,8],[13,32]],[[13,8],[13,11]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["JALR",[[14,8],[14,32]],[[14,8],[14,12]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["BRANCH",[[15,8],[15,32]],[[15,8],[15,14]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["LOAD",[[16,8],[16,32]],[[16,8],[16,12]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["STORE",[[17,8],[17,32]],[[17,8],[17,13]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["OP_IMM",[[18,8],[18,32]],[[18,8],[18,14]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["OP",[[19,8],[19,32]],[[19,8],[19,10]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["MISC_MEM",[[20,8],[20,32]],[[20,8],[20,16]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["SYSTEM",[[21,8],[21,32]],[[21,8],[21,14]],["ControlUnit"],["enum_member","#AnonymousEnum0"]],["op_code",[[10,4],[22,14]],[[22,6],[22,13]],["ControlUnit"],["typedef","#AnonymousEnum0"]],["LOAD_STORE",[[26,8],[26,27]],[[26,8],[26,18]],["ControlUnit"],["enum_member","#AnonymousEnum1"]],["ARITHMETIC",[[27,8],[27,27]],[[27,8],[27,18]],["ControlUnit"],["enum_member","#AnonymousEnum1"]],["COMPARE",[[28,8],[28,27]],[[28,8],[28,15]],["ControlUnit"],["enum_member","#AnonymousEnum1"]],["ALU_op_code",[[25,4],[29,18]],[[29,6],[29,17]],["ControlUnit"],["typedef","#AnonymousEnum1"]],["FETCH",[[33,8],[33,28]],[[33,8],[33,13]],["ControlUnit"],["enum_member","#AnonymousEnum2"]],["DECODE",[[34,8],[34,28]],[[34,8],[34,14]],["ControlUnit"],["enum_member","#AnonymousEnum2"]],["EXECUTE",[[35,8],[35,28]],[[35,8],[35,15]],["ControlUnit"],["enum_member","#AnonymousEnum2"]],["MEMORY",[[36,8],[36,28]],[[36,8],[36,14]],["ControlUnit"],["enum_member","#AnonymousEnum2"]],["WRITEBACK",[[37,8],[37,28]],[[37,8],[37,17]],["ControlUnit"],["enum_member","#AnonymousEnum2"]],["HALT",[[38,8],[38,28]],[[38,8],[38,12]],["ControlUnit"],["enum_member","#AnonymousEnum2"]],["State",[[32,4],[39,12]],[[39,6],[39,11]],["ControlUnit"],["typedef","#AnonymousEnum2"]],["current_state",[[41,4],[41,23]],[[41,10],[41,23]],["ControlUnit"],["variable","State"]],["next_state",[[41,4],[41,35]],[[41,25],[41,35]],["ControlUnit"],["variable","current_state"]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/rtl/pc.sv",[[[[[["pc",[[2,0],[8,2]],[[2,7],[2,9]],[],["module"]],[24,9]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["pc"],["port","logic"]],["reset",[[4,4],[4,21]],[[4,16],[4,21]],["pc"],["port","logic"]],["enable",[[5,4],[5,22]],[[5,16],[5,22]],["pc"],["port","logic"]],["next_pc",[[6,4],[6,30]],[[6,23],[6,30]],["pc"],["port","logic"]],["current_pc",[[7,4],[7,34]],[[7,24],[7,34]],["pc"],["port","logic"]],["pc_reg",[[11,4],[11,23]],[[11,17],[11,23]],["pc"],["variable","logic"]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/sim/control_unit_tb.sv",[[[[[["control_unit_tb",[[22,0],[22,25]],[[22,7],[22,22]],[],["module"]],[96,9]],[[["instruction",[[25,4],[25,28]],[[25,17],[25,28]],["control_unit_tb"],["variable","logic"]],["branch",[[26,4],[26,16]],[[26,10],[26,16]],["control_unit_tb"],["variable","logic"]],["mem_read",[[26,4],[26,26]],[[26,18],[26,26]],["control_unit_tb"],["variable","branch"]],["mem_to_reg",[[26,4],[26,38]],[[26,28],[26,38]],["control_unit_tb"],["variable","mem_read"]],["alu_src",[[26,4],[26,47]],[[26,40],[26,47]],["control_unit_tb"],["variable","mem_to_reg"]],["mem_write",[[26,4],[26,58]],[[26,49],[26,58]],["control_unit_tb"],["variable","alu_src"]],["reg_write",[[26,4],[26,69]],[[26,60],[26,69]],["control_unit_tb"],["variable","mem_write"]],["alu_op",[[27,4],[27,22]],[[27,16],[27,22]],["control_unit_tb"],["variable","logic"]],["cu",[[30,4],[39,5]],[[30,17],[30,19]],["control_unit_tb"],["instance","control_unit"]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/sim/pc_tb.sv",[[[[[["pc_tb",[[22,0],[22,15]],[[22,7],[22,12]],[],["module"]],[71,9]],[[["clk",[[24,4],[24,13]],[[24,10],[24,13]],["pc_tb"],["variable","logic"]],["reset",[[25,4],[25,15]],[[25,10],[25,15]],["pc_tb"],["variable","logic"]],["next_pc",[[26,4],[26,24]],[[26,17],[26,24]],["pc_tb"],["variable","logic"]],["current_pc",[[27,4],[27,27]],[[27,17],[27,27]],["pc_tb"],["variable","logic"]],["pc_0",[[30,4],[35,5]],[[30,7],[30,11]],["pc_tb"],["instance","pc"]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/rtl/alu_control.sv",[[[[[["alu_control",[[0,0],[7,2]],[[0,7],[0,18]],[],["module"]],[42,8]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["alu_control"],["port","logic"]],["rst",[[2,4],[2,19]],[[2,16],[2,19]],["alu_control"],["port","logic"]],["opcode",[[3,4],[3,28]],[[3,22],[3,28]],["alu_control"],["port","logic"]],["funct3",[[4,4],[4,28]],[[4,22],[4,28]],["alu_control"],["port","logic"]],["funct7",[[5,4],[5,28]],[[5,22],[5,28]],["alu_control"],["port","logic"]],["alu_ctrl",[[6,4],[6,31]],[[6,23],[6,31]],["alu_control"],["port","logic"]],["usesFunc7",[[9,0],[9,15]],[[9,6],[9,15]],["alu_control"],["variable","logic"]],["alu_op_tmp",[[10,0],[10,22]],[[10,12],[10,22]],["alu_control"],["variable","logic"]]],[],[[[["determine_alu_ctrl",[[13,0],[13,100]],[[13,25],[13,43]],["alu_control"],["function"]],[28,10]],[[["opcode",[[13,44],[13,62]],[[13,56],[13,62]],["alu_control","determine_alu_ctrl"],["port","logic"]],["funct3",[[13,64],[13,82]],[[13,76],[13,82]],["alu_control","determine_alu_ctrl"],["port","logic"]],["usesFunc7",[[13,84],[13,99]],[[13,90],[13,99]],["alu_control","determine_alu_ctrl"],["port","logic"]]]]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/rtl/alu.sv",[[[[[["ALU",[[2,0],[7,2]],[[2,7],[2,10]],[],["module"]],[49,9]],[[["alu_ctrl",[[3,4],[3,30]],[[3,22],[3,30]],["ALU"],["port","logic"]],["operand1",[[4,4],[4,31]],[[4,23],[4,31]],["ALU"],["port","logic"]],["operand2",[[5,4],[5,31]],[[5,23],[5,31]],["ALU"],["port","logic"]],["alu_out",[[6,4],[6,31]],[[6,24],[6,31]],["ALU"],["port","logic"]],["add_result",[[10,0],[10,23]],[[10,13],[10,23]],["ALU"],["variable","logic"]],["sub_result",[[10,0],[10,35]],[[10,25],[10,35]],["ALU"],["variable","add_result"]],["xor_result",[[10,0],[10,47]],[[10,37],[10,47]],["ALU"],["variable","sub_result"]],["or_result",[[10,0],[10,58]],[[10,49],[10,58]],["ALU"],["variable","xor_result"]],["and_result",[[10,0],[10,70]],[[10,60],[10,70]],["ALU"],["variable","or_result"]],["sll_result",[[11,0],[11,23]],[[11,13],[11,23]],["ALU"],["variable","logic"]],["srl_result",[[11,0],[11,35]],[[11,25],[11,35]],["ALU"],["variable","sll_result"]],["sra_result",[[11,0],[11,47]],[[11,37],[11,47]],["ALU"],["variable","srl_result"]],["signed_less_than",[[12,0],[12,22]],[[12,6],[12,22]],["ALU"],["variable","logic"]],["unsigned_less_than",[[12,0],[12,42]],[[12,24],[12,42]],["ALU"],["variable","signed_less_than"]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/rtl/registerFile.sv",[[[[[["RegisterFile",[[0,0],[10,2]],[[0,7],[0,19]],[],["module"]],[44,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["RegisterFile"],["port","logic"]],["rst",[[2,4],[2,19]],[[2,16],[2,19]],["RegisterFile"],["port","logic"]],["en",[[3,4],[3,18]],[[3,16],[3,18]],["RegisterFile"],["port","logic"]],["readS1",[[4,4],[4,28]],[[4,22],[4,28]],["RegisterFile"],["port","logic"]],["readS2",[[5,4],[5,28]],[[5,22],[5,28]],["RegisterFile"],["port","logic"]],["readRd",[[6,4],[6,28]],[[6,22],[6,28]],["RegisterFile"],["port","logic"]],["data_in",[[7,4],[7,30]],[[7,23],[7,30]],["RegisterFile"],["port","logic"]],["rs1",[[8,4],[8,27]],[[8,24],[8,27]],["RegisterFile"],["port","logic"]],["rs2",[[9,4],[9,27]],[[9,24],[9,27]],["RegisterFile"],["port","logic"]],["rf",[[12,0],[12,22]],[[12,13],[12,15]],["RegisterFile"],["variable","logic"]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/sim/alu_tb.sv",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[102,8]],[[["alu_ctrl",[[5,0],[5,20]],[[5,12],[5,20]],["ALU_tb"],["variable","logic"]],["operand1",[[6,0],[6,21]],[[6,13],[6,21]],["ALU_tb"],["variable","logic"]],["operand2",[[7,0],[7,21]],[[7,13],[7,21]],["ALU_tb"],["variable","logic"]],["alu_out",[[10,0],[10,19]],[[10,12],[10,19]],["ALU_tb"],["variable","wire"]],["uut",[[13,0],[18,1]],[[13,4],[13,7]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/charlielinux/6463_ahd_ece-gy/EL-6463-RV32I/sim/registerFile_tb.sv",[[[[[["RegisterFile_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[89,9]],[[["clk",[[5,0],[5,9]],[[5,6],[5,9]],["RegisterFile_tb"],["variable","logic"]],["rst",[[6,0],[6,9]],[[6,6],[6,9]],["RegisterFile_tb"],["variable","logic"]],["en",[[7,0],[7,8]],[[7,6],[7,8]],["RegisterFile_tb"],["variable","logic"]],["readS1",[[8,0],[8,18]],[[8,12],[8,18]],["RegisterFile_tb"],["variable","logic"]],["readS2",[[9,0],[9,18]],[[9,12],[9,18]],["RegisterFile_tb"],["variable","logic"]],["readRd",[[10,0],[10,18]],[[10,12],[10,18]],["RegisterFile_tb"],["variable","logic"]],["data_in",[[11,0],[11,20]],[[11,13],[11,20]],["RegisterFile_tb"],["variable","logic"]],["rs1",[[14,0],[14,15]],[[14,12],[14,15]],["RegisterFile_tb"],["variable","wire"]],["rs2",[[15,0],[15,15]],[[15,12],[15,15]],["RegisterFile_tb"],["variable","wire"]],["uut",[[18,0],[28,1]],[[18,13],[18,16]],["RegisterFile_tb"],["instance","RegisterFile"]]]]]]],null,0]]]}