

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 04:32:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1091961630|  1091971422|  10.920 sec|  10.920 sec|  1091961630|  1091971422|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_532  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |      651|      651|  6.510 us|  6.510 us|     651|     651|       no|
        |grp_export_output_buffer_c1_fu_555          |export_output_buffer_c1          |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
        |grp_conv1_Pipeline_KR_KC_fu_582             |conv1_Pipeline_KR_KC             |      253|      253|  2.530 us|  2.530 us|     253|     253|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                  |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name    |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW        |  1091961629|  1091971421|  64233037 ~ 64233613|          -|          -|     17|        no|
        | + BH             |       18170|       18170|                  790|          -|          -|     23|        no|
        |  ++ PAD          |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2         |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT       |    64214864|    64215440|    8026858 ~ 8026930|          -|          -|      8|        no|
        |  ++ OUT_ROW_COL  |     7894800|     7894800|                  258|          -|          -|  30600|        no|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    746|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    2264|   5158|    -|
|Memory           |       86|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1481|    -|
|Register         |        -|    -|     649|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       86|    2|    2913|   7385|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       19|   ~0|       2|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_conv1_Pipeline_KR_KC_fu_582             |conv1_Pipeline_KR_KC             |        0|   1|   241|   316|    0|
    |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_532  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |        0|   0|    72|   261|    0|
    |grp_export_output_buffer_c1_fu_555          |export_output_buffer_c1          |        0|   1|  1951|  4476|    0|
    |mul_7ns_10ns_15_1_1_U132                    |mul_7ns_10ns_15_1_1              |        0|   0|     0|    62|    0|
    |mux_8_3_32_1_1_U133                         |mux_8_3_32_1_1                   |        0|   0|     0|    43|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |        0|   2|  2264|  5158|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                           Memory                           |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_RAM_AUTO_1R1W    |       14|  0|   0|    0|  6049|   32|     1|       193568|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W  |        8|  0|   0|    0|  3825|   32|     1|       122400|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_RAM_AUTO_1R1W  |        1|  0|   0|    0|    81|   32|     1|         2592|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                       |                                                                              |       86|  0|   0|    0| 37297|  544|    17|      1193504|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln110_fu_916_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_931_p2             |         +|   0|  0|  15|           8|           4|
    |add_ln36_fu_1086_p2            |         +|   0|  0|  14|           7|           4|
    |add_ln40_3_fu_957_p2           |         +|   0|  0|  22|          15|           1|
    |add_ln40_fu_963_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln44_1_fu_1130_p2          |         +|   0|  0|  19|          12|           1|
    |add_ln44_fu_1013_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln45_fu_1125_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln84_2_fu_631_p2           |         +|   0|  0|  20|          13|           9|
    |add_ln84_fu_647_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln87_1_fu_663_p2           |         +|   0|  0|  17|          10|          10|
    |add_ln87_fu_653_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln89_fu_742_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln90_fu_767_p2             |         +|   0|  0|  71|          64|          10|
    |add_ln93_fu_826_p2             |         +|   0|  0|  10|           3|           1|
    |add_ln95_fu_805_p2             |         +|   0|  0|  20|          13|          13|
    |add_ln96_1_fu_842_p2           |         +|   0|  0|  20|          13|          13|
    |add_ln96_fu_832_p2             |         +|   0|  0|  16|           9|           9|
    |arrayidx36612_sum_i_fu_869_p2  |         +|   0|  0|  16|           9|           3|
    |empty_100_fu_1063_p2           |         +|   0|  0|  17|          12|          12|
    |empty_95_fu_863_p2             |         +|   0|  0|  15|           8|           1|
    |empty_97_fu_879_p2             |         +|   0|  0|  20|          13|          13|
    |empty_99_fu_1053_p2            |         -|   0|  0|  17|          12|          12|
    |sub_ln89_fu_732_p2             |         -|   0|  0|  27|          20|          20|
    |and_ln40_fu_1007_p2            |       and|   0|  0|   2|           1|           1|
    |exitcond255_fu_857_p2          |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln32_fu_621_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln40_fu_951_p2            |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln44_fu_969_p2            |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln45_fu_1001_p2           |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_fu_676_p2            |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln84_fu_641_p2            |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln93_fu_820_p2            |      icmp|   0|  0|  12|           3|           4|
    |or_ln44_fu_1019_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_698_p2              |        or|   0|  0|   2|           1|           1|
    |hclamp_fu_704_p3               |    select|   0|  0|  10|           1|          10|
    |select_ln40_4_fu_983_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln40_fu_975_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln44_1_fu_1033_p3       |    select|   0|  0|   4|           1|           4|
    |select_ln44_2_fu_1136_p3       |    select|   0|  0|  11|           1|           1|
    |select_ln44_fu_1025_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_690_p3          |    select|   0|  0|   8|           1|           1|
    |xor_ln40_fu_995_p2             |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 746|         476|         345|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  196|         43|    1|         43|
    |bh_reg_419                                                         |    9|          2|    5|         10|
    |c_reg_521                                                          |    9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |   20|          4|   13|         52|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0          |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0  |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0  |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0  |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_address0  |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_address0  |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_address0  |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_address0  |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0    |   14|          3|    7|         21|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_we0         |    9|          2|    1|          2|
    |grp_fu_1355_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1355_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1355_p1                                                     |   14|          3|   32|         96|
    |grp_fu_1359_ce                                                     |    9|          2|    1|          2|
    |grp_fu_1363_ce                                                     |    9|          2|    1|          2|
    |h_fu_222                                                           |    9|          2|    8|         16|
    |i1_blk_n_AR                                                        |    9|          2|    1|          2|
    |i1_blk_n_R                                                         |    9|          2|    1|          2|
    |indvar_flatten27_reg_498                                           |    9|          2|   12|         24|
    |indvar_flatten42_reg_476                                           |    9|          2|   15|         30|
    |loop_index_i_reg_453                                               |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_i1_ARLEN                                                     |   14|          3|   32|         96|
    |m_axi_i2_AWVALID                                                   |    9|          2|    1|          2|
    |m_axi_i2_BREADY                                                    |    9|          2|    1|          2|
    |m_axi_i2_WVALID                                                    |    9|          2|    1|          2|
    |m_axi_w1_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_w1_ARBURST                                                   |    9|          2|    2|          4|
    |m_axi_w1_ARCACHE                                                   |    9|          2|    4|          8|
    |m_axi_w1_ARID                                                      |    9|          2|    1|          2|
    |m_axi_w1_ARLEN                                                     |   14|          3|   32|         96|
    |m_axi_w1_ARLOCK                                                    |    9|          2|    2|          4|
    |m_axi_w1_ARPROT                                                    |    9|          2|    3|          6|
    |m_axi_w1_ARQOS                                                     |    9|          2|    4|          8|
    |m_axi_w1_ARREGION                                                  |    9|          2|    4|          8|
    |m_axi_w1_ARSIZE                                                    |    9|          2|    3|          6|
    |m_axi_w1_ARUSER                                                    |    9|          2|    1|          2|
    |m_axi_w1_ARVALID                                                   |   14|          3|    1|          3|
    |m_axi_w1_RREADY                                                    |    9|          2|    1|          2|
    |o_reg_487                                                          |    9|          2|    4|          8|
    |out_reg_464                                                        |    9|          2|    7|         14|
    |p_reg_442                                                          |    9|          2|    3|          6|
    |phi_mul_reg_430                                                    |    9|          2|   13|         26|
    |r_reg_510                                                          |    9|          2|    4|          8|
    |w1_blk_n_AR                                                        |    9|          2|    1|          2|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1481|        319|  873|       2632|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln36_reg_1335                                                    |   7|   0|    7|          0|
    |add_ln40_3_reg_1257                                                  |  15|   0|   15|          0|
    |add_ln84_2_reg_1184                                                  |  13|   0|   13|          0|
    |add_ln84_reg_1192                                                    |   5|   0|    5|          0|
    |ap_CS_fsm                                                            |  42|   0|   42|          0|
    |bh_reg_419                                                           |   5|   0|    5|          0|
    |c_reg_521                                                            |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100_reg_1310  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101_reg_1315  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102_reg_1320  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103_reg_1325  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96_reg_1290   |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97_reg_1295   |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98_reg_1300   |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99_reg_1305   |  12|   0|   12|          0|
    |empty_95_reg_1230                                                    |   8|   0|    8|          0|
    |empty_97_reg_1235                                                    |  13|   0|   13|          0|
    |grp_conv1_Pipeline_KR_KC_fu_582_ap_start_reg                         |   1|   0|    1|          0|
    |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_532_ap_start_reg              |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_fu_555_ap_start_reg                      |   1|   0|    1|          0|
    |h_5_reg_1171                                                         |   8|   0|    8|          0|
    |h_fu_222                                                             |   8|   0|    8|          0|
    |i1_addr_1_reg_1203                                                   |  64|   0|   64|          0|
    |i1_addr_reg_1197                                                     |  64|   0|   64|          0|
    |icmp_ln44_reg_1262                                                   |   1|   0|    1|          0|
    |indvar_flatten27_reg_498                                             |  12|   0|   12|          0|
    |indvar_flatten42_reg_476                                             |  15|   0|   15|          0|
    |left_reg_1209                                                        |  32|   0|   32|          0|
    |loop_index_i_reg_453                                                 |   8|   0|    8|          0|
    |o_reg_487                                                            |   4|   0|    4|          0|
    |out_reg_464                                                          |   7|   0|    7|          0|
    |p_reg_442                                                            |   3|   0|    3|          0|
    |phi_mul_reg_430                                                      |  13|   0|   13|          0|
    |r_reg_510                                                            |   4|   0|    4|          0|
    |reg_609                                                              |  32|   0|   32|          0|
    |right_reg_1214                                                       |  32|   0|   32|          0|
    |select_ln40_4_reg_1267                                               |   4|   0|    4|          0|
    |select_ln44_1_reg_1284                                               |   4|   0|    4|          0|
    |select_ln44_reg_1278                                                 |   8|   0|    8|          0|
    |tmp_reg_1340                                                         |  32|   0|   32|          0|
    |trunc_ln110_1_reg_1243                                               |  62|   0|   62|          0|
    |trunc_ln40_reg_1272                                                  |   3|   0|    3|          0|
    |trunc_ln60_reg_1330                                                  |   6|   0|    6|          0|
    |zext_ln32_reg_1179                                                   |   8|   0|   10|          2|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 649|   0|  651|          2|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_340_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_340_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_340_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_340_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_340_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_344_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_344_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_344_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_344_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_348_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_348_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_348_p_opcode    |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_348_p_dout0     |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_348_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

