From 92bd683a5b904f8436e0dd69d52efc23c0af08ab Mon Sep 17 00:00:00 2001
From: jthomas <jacob.thomas@windriver.com>
Date: Wed, 11 May 2016 11:35:00 +0900
Subject: [PATCH 094/170] 0001-supported-pcie-interrupt


diff --git a/arch/arm/mach-lm2/lm2.c b/arch/arm/mach-lm2/lm2.c
index 5096796..8f20217 100644
--- a/arch/arm/mach-lm2/lm2.c
+++ b/arch/arm/mach-lm2/lm2.c
@@ -330,6 +330,11 @@ static struct resource lm2_pcie_resource[]={
                .end    = 0x04a6ffff,
                .flags  = IORESOURCE_MEM,
        },
+       {	/* host bridge interrput */
+               .start  = LM2_IRQ_PCIE_BUS,
+               .end    = LM2_IRQ_PCIE_BUS,
+               .flags  = IORESOURCE_IRQ,
+       },
 };
 
 static	struct platform_device lm2_pcie_device = {
diff --git a/drivers/pci/pcie/synopsys_pcie.c b/drivers/pci/pcie/synopsys_pcie.c
index bad0700..2344bdf 100644
--- a/drivers/pci/pcie/synopsys_pcie.c
+++ b/drivers/pci/pcie/synopsys_pcie.c
@@ -45,6 +45,7 @@ struct pcie_port_info {
 //	phys_addr_t	mem_bus_addr;
 	struct resource		cfg;			/* ohkuma */
 	void __iomem		*va_cfg;
+	int			irq;
 	struct resource		io;			/* ohkuma */
 	struct resource		mem;			/* ohkuma */
 };
@@ -331,6 +332,7 @@ static int synopsys_pcie_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
 #ifdef	DEBUG_TRACE
 	dev_err(pp->dev, "%s entry\n",__FUNCTION__);
 #endif
+	
 	return pp->irq;
 }
 
@@ -673,8 +675,9 @@ static void synopsys_pcie_PexToAxiInitRc(struct pcie_port *pp, int which)
 	{
 		case 1: 
 			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_PIO_CTRL0, ENABLE_PORT);
+
 			// window 0
-			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_AMAP_CTRL0,      PAB_PEX_AMAP_CTRL0);
+			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_AMAP_CTRL0,      PAB_PEX_AMAP_CTRL0X);
 //			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_AMAP_AXI_BASE0,  AXI_ADDR_L_DDR);
 			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_AMAP_AXI_BASE0,  0x05000000);
 //			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_AMAP_AXI_BASE0X, AXI_ADDR_H_DDR);
@@ -698,6 +701,8 @@ static void synopsys_pcie_PexToAxiInitRc(struct pcie_port *pp, int which)
 			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_AMAP_PEX_BASEL3, PEX_ADDR_L_PCIE1_MSI);
 			synopsys_writel(pciegen3_base1 + PCIE_PAB_PEX_AMAP_PEX_BASEH3, PEX_ADDR_H_PCIE1_MSI);
 #endif 	/* not used */
+			/* INT A Enable */
+			synopsys_writel(pciegen3_base1 + PCIE_PAB_AXI_INT_MISC_EN, 0x00000020);
 			break;
 		case 2: 
 			synopsys_writel(pciegen3_base2 + PCIE_PAB_PEX_PIO_CTRL0, ENABLE_PORT);
@@ -1038,6 +1043,9 @@ static int  synopsys_pcie_host_init(struct pcie_port *pp)
 		dev_err(pp->dev, "PCIe can't Data link Up\n");
 		return	-1;
 	}
+
+	/* host bridge interrupt routing enable */
+	synopsys_writel(pciewrap_base + PCIE_INT_EN, 0x00000001);
 //
 //	adr_base = 0x400000000ULL;
 //	conFig = ioremap(adr_base, 0x10000000);
@@ -1111,8 +1119,8 @@ static int add_pcie_port(struct pcie_port *pp, struct platform_device *pdev)
 	if (IS_ERR(pp->pciegen3_base3))
 		return PTR_ERR(pp->pciegen3_base3);
 	
-	pp->irq = IRQ_V2M_PCIE;
-//	pp->irq = platform_get_irq(pdev, 1);
+//	pp->irq = IRQ_V2M_PCIE;
+	pp->irq = platform_get_irq(pdev, 0);
 	if (!pp->irq) {
 		dev_err(pp->dev, "add_pcie_port: failed to get irq\n");
 		return -ENODEV;
@@ -1195,7 +1203,7 @@ static int __init synopsys_pcie_probe(struct platform_device *pdev)
 		}
 	}
 #endif
-
+	/* Configureation resource */
 	pp->io.name	= "Multiport";
 	pp->io.start	= 0x410000000ULL;
 	pp->io.end	= 0x41000ffffULL;
@@ -1212,6 +1220,7 @@ static int __init synopsys_pcie_probe(struct platform_device *pdev)
 	pp->config[0].mem_size = resource_size(&pp->mem);
 //	pp->config[0].mem_bus_addr	= 0x400000000ULL;
 
+	pp->config[0].irq = LM2_IRQ_PCIE1;	/* device interrupt by port */
 /*
 	pp->clk = devm_clk_get(&pdev->dev, "pcie");
 	if (IS_ERR(pp->clk)) {
diff --git a/drivers/pci/pcie/synopsys_pcie.h b/drivers/pci/pcie/synopsys_pcie.h
index 95cf653..8f9baa1 100644
--- a/drivers/pci/pcie/synopsys_pcie.h
+++ b/drivers/pci/pcie/synopsys_pcie.h
@@ -29,6 +29,7 @@
 
 // PAB_PEX_AMAP_CTRL only applies to root complex
 #define PAB_PEX_AMAP_CTRL0      0x04000005 // 64MB prefetchable (DDR access)
+#define PAB_PEX_AMAP_CTRL0X      0x80000005 // 2G prefetchable (DDR access)
 #define PAB_PEX_AMAP_CTRL1      0x00100005 // 1MB  prefetchable (SP access)
 #define PAB_PEX_AMAP_CTRL2      0x04000007 // 64MB non-prefetchable (XYZ access)
 #define PAB_PEX_AMAP_CTRL3      0x00000401 // Interrupt for Mailbox, size of window is 1 KB (must be >0)
@@ -211,6 +212,8 @@
 #define PCIE3_PMEM_BASE_U		0x00001000
 #define PCIE3_PMEM_LIMIT_U		0x000022FF
 
+#define	PCIE_INT_EN			0x0000005C
+
 
 //--------------------------------------------------------------
 // - define offset address in DDR that will be used by tests
@@ -264,6 +267,7 @@
 #define	PCIE_GPEXD_CORE_CLK_RATIO	0x0440
 #define	PCIE_PAB_CTRL			0x0808
 #define	PCIE_PAB_AXI_PIO_CTRL0		0x0844
+#define	PCIE_PAB_AXI_INT_MISC_EN	0x0BEC
 #define	PCIE_PAB_AXI_AMAP_CTRL0		0x0CA4
 #define	PCIE_PAB_AXI_AMAP_AXI_BASE0	0x0CA8
 #define	PCIE_PAB_AXI_AMAP_PEX_BASEL0	0x0CAC
-- 
1.7.1

