{
    "code": "module TopModule (\n    input wire clk,            // Clock signal, positive edge-triggered\n    input wire reset,          // Synchronous active-high reset\n    output reg [31:0] q        // 32-bit output, representing the LFSR state\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 32'h1; // Initial value on reset\n        end else begin\n            q <= {q[0] ^ q[31], q[31:22], q[0] ^ q[21], q[20:2], q[0] ^ q[1], q[0]};\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "T"
    }
}