PPA Report for timeout_parity.v (Module: timeout_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 9
IO Count: 21
Cell Count: 84

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 450.25 MHz
Reg-to-Reg Critical Path Delay: 1.926 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
