{"vcs1":{"timestamp_begin":1731697770.573502922, "rt":2.09, "ut":0.40, "st":0.23}}
{"vcselab":{"timestamp_begin":1731697772.747836821, "rt":1.19, "ut":0.29, "st":0.16}}
{"link":{"timestamp_begin":1731697774.022556689, "rt":0.35, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731697769.826888154}
{"VCS_COMP_START_TIME": 1731697769.826888154}
{"VCS_COMP_END_TIME": 1731697775.976275983}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333680}}
{"stitch_vcselab": {"peak_mem": 231564}}
