#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556824694670 .scope module, "parallel_perceptron" "parallel_perceptron" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /INPUT 10 "bias"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x5568246d6030 .param/l "ACC_OUT_INT" 0 2 30, +C4<00000000000000000000000000001010>;
P_0x5568246d6070 .param/l "ACC_OUT_WIDTH" 0 2 29, +C4<00000000000000000000000000100000>;
P_0x5568246d60b0 .param/str "ACTIVATION_TYPE" 0 2 37, "relu";
P_0x5568246d60f0 .param/l "ACT_IN_INT" 0 2 39, +C4<00000000000000000000000000000101>;
P_0x5568246d6130 .param/l "ACT_IN_WIDTH" 0 2 38, +C4<00000000000000000000000000010000>;
P_0x5568246d6170 .param/l "ACT_OUT_INT" 0 2 41, +C4<00000000000000000000000000000100>;
P_0x5568246d61b0 .param/l "ACT_OUT_WIDTH" 0 2 40, +C4<00000000000000000000000000001000>;
P_0x5568246d61f0 .param/l "BIAS_INT" 0 2 34, +C4<00000000000000000000000000000100>;
P_0x5568246d6230 .param/l "BIAS_POINT" 1 2 86, +C4<000000000000000000000000000000110>;
P_0x5568246d6270 .param/l "BIAS_WIDTH" 0 2 33, +C4<00000000000000000000000000001010>;
P_0x5568246d62b0 .param/l "DIN_INT" 0 2 23, +C4<00000000000000000000000000000001>;
P_0x5568246d62f0 .param/l "DIN_WIDTH" 0 2 22, +C4<00000000000000000000000000001000>;
P_0x5568246d6330 .param/str "FILENAME" 0 2 42, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
P_0x5568246d6370 .param/l "MACC_POINT" 1 2 85, +C4<000000000000000000000000000010110>;
P_0x5568246d63b0 .param/l "PARALLEL" 0 2 21, +C4<00000000000000000000000000001000>;
P_0x5568246d63f0 .param/l "SUM_IN_INT" 0 2 28, +C4<00000000000000000000000000000010>;
P_0x5568246d6430 .param/l "SUM_IN_WIDTH" 0 2 27, +C4<00000000000000000000000000010000>;
P_0x5568246d6470 .param/l "WEIGHT_ADDRS" 0 2 24, +C4<00000000000000000000000001000000>;
P_0x5568246d64b0 .param/l "WEIGHT_INT" 0 2 26, +C4<00000000000000000000000000000001>;
P_0x5568246d64f0 .param/l "WEIGHT_WIDTH" 0 2 25, +C4<00000000000000000000000000010000>;
L_0x55682471c2c0 .functor BUFZ 33, v0x5568247049f0_0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x55682471c380 .functor BUFZ 1, v0x556824704b30_0, C4<0>, C4<0>, C4<0>;
v0x556824704750_0 .net "act_in", 15 0, L_0x55682471c440;  1 drivers
v0x556824704830_0 .net "act_valid", 0 0, L_0x55682471c4e0;  1 drivers
v0x5568247048f0_0 .net/s "add_out", 32 0, L_0x55682471c2c0;  1 drivers
v0x5568247049f0_0 .var/s "add_out_r", 32 0;
v0x556824704a90_0 .net "add_out_valid", 0 0, L_0x55682471c380;  1 drivers
v0x556824704b30_0 .var "add_out_valid_r", 0 0;
o0x7f473a4e15b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x556824704bd0_0 .net "bias", 9 0, o0x7f473a4e15b8;  0 drivers
v0x556824704cc0_0 .net/s "bias_align", 31 0, L_0x55682471c160;  1 drivers
o0x7f473a4e1018 .functor BUFZ 1, C4<z>; HiZ drive
v0x556824704d90_0 .net "clk", 0 0, o0x7f473a4e1018;  0 drivers
o0x7f473a4e4f18 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556824704ec0_0 .net/s "din", 63 0, o0x7f473a4e4f18;  0 drivers
o0x7f473a4e3688 .functor BUFZ 1, C4<z>; HiZ drive
v0x556824704f60_0 .net "din_valid", 0 0, o0x7f473a4e3688;  0 drivers
v0x556824705000_0 .net "dout", 7 0, L_0x55682471c6b0;  1 drivers
v0x556824705110_0 .net "dout_valid", 0 0, L_0x55682471c610;  1 drivers
v0x556824705200_0 .net/s "macc_dout", 31 0, L_0x55682471c080;  1 drivers
v0x556824705310_0 .net "macc_dout_valid", 0 0, L_0x55682471c0f0;  1 drivers
o0x7f473a4e1b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x556824705400_0 .net "rst", 0 0, o0x7f473a4e1b88;  0 drivers
o0x7f473a4e4f48 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5568247054f0_0 .net/s "weight", 127 0, o0x7f473a4e4f48;  0 drivers
S_0x556824688be0 .scope module, "act_func_inst" "activation_function" 2 162, 3 8 0, S_0x556824694670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5568246a4d20 .param/str "ACTIVATION_TYPE" 0 3 13, "relu";
P_0x5568246a4d60 .param/l "DIN_INT" 0 3 10, +C4<00000000000000000000000000000101>;
P_0x5568246a4da0 .param/l "DIN_WIDTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_0x5568246a4de0 .param/l "DOUT_INT" 0 3 12, +C4<00000000000000000000000000000100>;
P_0x5568246a4e20 .param/l "DOUT_WIDTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x5568246a4e60 .param/str "FILENAME" 0 3 14, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
v0x5568246e62b0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246e6370_0 .net "din", 15 0, L_0x55682471c440;  alias, 1 drivers
v0x5568246e6410_0 .net "din_valid", 0 0, L_0x55682471c4e0;  alias, 1 drivers
v0x5568246e64b0_0 .net "dout", 7 0, L_0x55682471c6b0;  alias, 1 drivers
v0x5568246e6550_0 .net "dout_valid", 0 0, L_0x55682471c610;  alias, 1 drivers
S_0x55682468cd20 .scope generate, "genblk3" "genblk3" 3 39, 3 39 0, S_0x556824688be0;
 .timescale 0 0;
S_0x5568246ccd30 .scope module, "relu_inst" "relu" 3 45, 4 3 0, S_0x55682468cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5568246b64c0 .param/l "DIN_INT" 0 4 5, +C4<00000000000000000000000000000101>;
P_0x5568246b6500 .param/l "DIN_POINT" 1 4 15, +C4<000000000000000000000000000001011>;
P_0x5568246b6540 .param/l "DIN_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
P_0x5568246b6580 .param/l "DOUT_INT" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x5568246b65c0 .param/l "DOUT_POINT" 1 4 16, +C4<000000000000000000000000000000100>;
P_0x5568246b6600 .param/l "DOUT_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
L_0x55682471c610 .functor BUFZ 1, v0x5568246d2230_0, C4<0>, C4<0>, C4<0>;
L_0x55682471c6b0 .functor BUFZ 8, v0x5568246d1f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5568246ca020_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246d22d0_0 .net/s "din", 15 0, L_0x55682471c440;  alias, 1 drivers
v0x5568246cba70_0 .net "din_valid", 0 0, L_0x55682471c4e0;  alias, 1 drivers
v0x5568246cb8e0_0 .net/s "dout", 7 0, L_0x55682471c6b0;  alias, 1 drivers
v0x5568246d1f60_0 .var/s "dout_r", 7 0;
v0x5568246d2190_0 .net "dout_valid", 0 0, L_0x55682471c610;  alias, 1 drivers
v0x5568246d2230_0 .var "valid_r", 0 0;
S_0x556824690590 .scope generate, "genblk1" "genblk1" 4 25, 4 25 0, S_0x5568246ccd30;
 .timescale 0 0;
E_0x5568245e58a0 .event posedge, v0x5568246ca020_0;
S_0x5568246e6660 .scope module, "add_out_casting" "signed_cast" 2 146, 5 20 0, S_0x556824694670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5568246b04b0 .param/l "DIN_INT" 0 5 23, +C4<000000000000000000000000000001011>;
P_0x5568246b04f0 .param/l "DIN_POINT" 1 5 34, +C4<0000000000000000000000000000010110>;
P_0x5568246b0530 .param/l "DIN_WIDTH" 0 5 22, +C4<000000000000000000000000000100001>;
P_0x5568246b0570 .param/l "DOUT_INT" 0 5 25, +C4<00000000000000000000000000000101>;
P_0x5568246b05b0 .param/l "DOUT_POINT" 1 5 35, +C4<000000000000000000000000000001011>;
P_0x5568246b05f0 .param/l "DOUT_WIDTH" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x5568246b0630 .param/l "PARALLEL" 0 5 21, +C4<00000000000000000000000000000001>;
L_0x55682471c4e0 .functor BUFZ 1, v0x5568246e7b60_0, C4<0>, C4<0>, C4<0>;
v0x5568246e7320_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246e7410_0 .net "din", 32 0, L_0x55682471c2c0;  alias, 1 drivers
v0x5568246e74f0_0 .net "din_valid", 0 0, L_0x55682471c380;  alias, 1 drivers
v0x5568246e7590_0 .net "dout", 15 0, L_0x55682471c440;  alias, 1 drivers
v0x5568246e76a0_0 .var "dout_frac", 10 0;
v0x5568246e77d0_0 .var "dout_int", 4 0;
v0x5568246e78b0_0 .net "dout_valid", 0 0, L_0x55682471c4e0;  alias, 1 drivers
v0x5568246e79a0_0 .var/i "i", 31 0;
v0x5568246e7a80_0 .var/i "j", 31 0;
v0x5568246e7b60_0 .var "valid_out", 0 0;
S_0x5568246e6ba0 .scope generate, "genblk1" "genblk1" 5 57, 5 57 0, S_0x5568246e6660;
 .timescale 0 0;
v0x5568246e6d70_0 .var "debug", 1 0;
S_0x5568246e6e70 .scope generate, "genblk3" "genblk3" 5 97, 5 97 0, S_0x5568246e6660;
 .timescale 0 0;
S_0x5568246e7060 .scope generate, "genblk5[0]" "genblk5[0]" 5 119, 5 119 0, S_0x5568246e6660;
 .timescale 0 0;
P_0x5568246e7260 .param/l "k" 0 5 119, +C4<00>;
L_0x55682471c440 .concat [ 11 5 0 0], v0x5568246e76a0_0, v0x5568246e77d0_0;
S_0x5568246e7cc0 .scope module, "bias_casting" "signed_cast" 2 104, 5 20 0, S_0x556824694670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5568246e7e40 .param/l "DIN_INT" 0 5 23, +C4<00000000000000000000000000000100>;
P_0x5568246e7e80 .param/l "DIN_POINT" 1 5 34, +C4<000000000000000000000000000000110>;
P_0x5568246e7ec0 .param/l "DIN_WIDTH" 0 5 22, +C4<00000000000000000000000000001010>;
P_0x5568246e7f00 .param/l "DOUT_INT" 0 5 25, +C4<00000000000000000000000000001010>;
P_0x5568246e7f40 .param/l "DOUT_POINT" 1 5 35, +C4<000000000000000000000000000010110>;
P_0x5568246e7f80 .param/l "DOUT_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x5568246e7fc0 .param/l "PARALLEL" 0 5 21, +C4<00000000000000000000000000000001>;
L_0x55682471c250 .functor BUFZ 1, v0x5568246e9270_0, C4<0>, C4<0>, C4<0>;
v0x5568246e8ab0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246e8b50_0 .net "din", 9 0, o0x7f473a4e15b8;  alias, 0 drivers
L_0x7f473a4982a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5568246e8c30_0 .net "din_valid", 0 0, L_0x7f473a4982a0;  1 drivers
v0x5568246e8d00_0 .net "dout", 31 0, L_0x55682471c160;  alias, 1 drivers
v0x5568246e8de0_0 .var "dout_frac", 21 0;
v0x5568246e8f10_0 .var "dout_int", 9 0;
v0x5568246e8ff0_0 .net "dout_valid", 0 0, L_0x55682471c250;  1 drivers
v0x5568246e90b0_0 .var/i "i", 31 0;
v0x5568246e9190_0 .var/i "j", 31 0;
v0x5568246e9270_0 .var "valid_out", 0 0;
S_0x5568246e8360 .scope generate, "genblk2" "genblk2" 5 57, 5 57 0, S_0x5568246e7cc0;
 .timescale 0 0;
S_0x5568246e8530 .scope generate, "genblk4" "genblk4" 5 97, 5 97 0, S_0x5568246e7cc0;
 .timescale 0 0;
P_0x5568246e8720 .param/l "FRAC_FILL" 1 5 108, +C4<0000000000000000000000000000010000>;
S_0x5568246e87f0 .scope generate, "genblk5[0]" "genblk5[0]" 5 119, 5 119 0, S_0x5568246e7cc0;
 .timescale 0 0;
P_0x5568246e89f0 .param/l "k" 0 5 119, +C4<00>;
L_0x55682471c160 .concat [ 22 10 0 0], v0x5568246e8de0_0, v0x5568246e8f10_0;
S_0x5568246e93d0 .scope module, "parallel_macc_inst" "parallel_macc" 2 75, 6 15 0, S_0x556824694670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5568246e9550 .param/l "ACC_IN_INT" 1 6 143, +C4<0000000000000000000000000000000101>;
P_0x5568246e9590 .param/l "ACC_OUT_INT" 0 6 25, +C4<00000000000000000000000000001010>;
P_0x5568246e95d0 .param/l "ACC_OUT_WIDTH" 0 6 24, +C4<00000000000000000000000000100000>;
P_0x5568246e9610 .param/l "DIN_INT" 0 6 18, +C4<00000000000000000000000000000001>;
P_0x5568246e9650 .param/l "DIN_POINT" 1 6 39, +C4<000000000000000000000000000000111>;
P_0x5568246e9690 .param/l "DIN_WIDTH" 0 6 17, +C4<00000000000000000000000000001000>;
P_0x5568246e96d0 .param/l "MULT_INT" 1 6 43, +C4<00000000000000000000000000000000011>;
P_0x5568246e9710 .param/l "MULT_POINT" 1 6 42, +C4<0000000000000000000000000000010110>;
P_0x5568246e9750 .param/l "MULT_WIDTH" 1 6 41, +C4<0000000000000000000000000000011001>;
P_0x5568246e9790 .param/l "PARALLEL" 0 6 16, +C4<00000000000000000000000000001000>;
P_0x5568246e97d0 .param/l "SUM_IN_INT" 0 6 23, +C4<00000000000000000000000000000010>;
P_0x5568246e9810 .param/l "SUM_IN_POINT" 1 6 69, +C4<000000000000000000000000000001110>;
P_0x5568246e9850 .param/l "SUM_IN_WIDTH" 0 6 22, +C4<00000000000000000000000000010000>;
P_0x5568246e9890 .param/l "WEIGHT_ADDRS" 0 6 19, +C4<00000000000000000000000001000000>;
P_0x5568246e98d0 .param/l "WEIGHT_INT" 0 6 21, +C4<00000000000000000000000000000001>;
P_0x5568246e9910 .param/l "WEIGHT_POINT" 1 6 40, +C4<000000000000000000000000000001111>;
P_0x5568246e9950 .param/l "WEIGHT_WIDTH" 0 6 20, +C4<00000000000000000000000000010000>;
L_0x55682470ae20 .functor BUFZ 1, v0x556824703740_0, C4<0>, C4<0>, C4<0>;
L_0x55682471b560 .functor AND 1, L_0x55682471b130, L_0x55682471b3f0, C4<1>, C4<1>;
L_0x55682471bca0 .functor AND 1, L_0x55682471b890, L_0x55682471bb60, C4<1>, C4<1>;
L_0x7f473a498060 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x5568247025e0_0 .net/2u *"_s10", 31 0, L_0x7f473a498060;  1 drivers
v0x5568247026e0_0 .net *"_s12", 0 0, L_0x55682471b130;  1 drivers
v0x5568247027a0_0 .net *"_s14", 31 0, L_0x55682471b270;  1 drivers
L_0x7f473a4980a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556824702890_0 .net *"_s17", 24 0, L_0x7f473a4980a8;  1 drivers
L_0x7f473a4980f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556824702970_0 .net/2u *"_s18", 31 0, L_0x7f473a4980f0;  1 drivers
v0x556824702aa0_0 .net *"_s20", 0 0, L_0x55682471b3f0;  1 drivers
v0x556824702b60_0 .net *"_s24", 31 0, L_0x55682471b6c0;  1 drivers
L_0x7f473a498138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556824702c40_0 .net *"_s27", 24 0, L_0x7f473a498138;  1 drivers
L_0x7f473a498180 .functor BUFT 1, C4<00000000000000000000000000111110>, C4<0>, C4<0>, C4<0>;
v0x556824702d20_0 .net/2u *"_s28", 31 0, L_0x7f473a498180;  1 drivers
v0x556824702e00_0 .net *"_s30", 0 0, L_0x55682471b890;  1 drivers
v0x556824702ec0_0 .net *"_s32", 31 0, L_0x55682471b9d0;  1 drivers
L_0x7f473a4981c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556824702fa0_0 .net *"_s35", 24 0, L_0x7f473a4981c8;  1 drivers
L_0x7f473a498210 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x556824703080_0 .net/2u *"_s36", 31 0, L_0x7f473a498210;  1 drivers
v0x556824703160_0 .net *"_s38", 0 0, L_0x55682471bb60;  1 drivers
v0x556824703220_0 .net *"_s6", 31 0, L_0x55682470afa0;  1 drivers
L_0x7f473a498018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556824703300_0 .net *"_s9", 24 0, L_0x7f473a498018;  1 drivers
v0x5568247033e0_0 .net/s "acc_din", 18 0, v0x5568247035b0_0;  1 drivers
v0x5568247035b0_0 .var/s "acc_din_r", 18 0;
v0x556824703670_0 .net "acc_din_valid", 0 0, L_0x55682470ae20;  1 drivers
v0x556824703740_0 .var "acc_din_valid_r", 0 0;
v0x5568247037e0_0 .net "acc_eof", 0 0, L_0x55682471bca0;  1 drivers
v0x5568247038b0_0 .net "acc_sof", 0 0, L_0x55682471b560;  1 drivers
v0x556824703980_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x556824703a20_0 .net/s "din", 63 0, o0x7f473a4e4f18;  alias, 0 drivers
v0x556824703af0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x556824703b90_0 .net/s "dout", 31 0, L_0x55682471c080;  alias, 1 drivers
v0x556824703c60_0 .net "dout_valid", 0 0, L_0x55682471c0f0;  alias, 1 drivers
v0x556824703d30_0 .net/s "mult_out", 199 0, L_0x556824707650;  1 drivers
v0x556824703dd0_0 .net "mult_valid", 7 0, L_0x556824707880;  1 drivers
v0x556824703e70_0 .net "rst", 0 0, o0x7f473a4e1b88;  alias, 0 drivers
v0x556824703f40_0 .net "sum_in", 127 0, L_0x556824708ff0;  1 drivers
v0x556824703fe0_0 .net "sum_in_valid", 0 0, L_0x556824708b40;  1 drivers
v0x5568247040d0_0 .net/s "sum_out", 18 0, L_0x55682470a9d0;  1 drivers
v0x556824704380_0 .net "sum_out_valid", 0 0, L_0x55682470ad80;  1 drivers
v0x556824704420_0 .net/s "weight", 127 0, o0x7f473a4e4f48;  alias, 0 drivers
v0x5568247044f0_0 .var "weight_addr", 6 0;
v0x556824704590_0 .var "weight_r", 6 0;
L_0x556824709840 .part L_0x556824707880, 0, 1;
L_0x55682470afa0 .concat [ 7 25 0 0], v0x556824704590_0, L_0x7f473a498018;
L_0x55682471b130 .cmp/eq 32, L_0x55682470afa0, L_0x7f473a498060;
L_0x55682471b270 .concat [ 7 25 0 0], v0x5568247044f0_0, L_0x7f473a4980a8;
L_0x55682471b3f0 .cmp/eq 32, L_0x55682471b270, L_0x7f473a4980f0;
L_0x55682471b6c0 .concat [ 7 25 0 0], v0x556824704590_0, L_0x7f473a498138;
L_0x55682471b890 .cmp/eq 32, L_0x55682471b6c0, L_0x7f473a498180;
L_0x55682471b9d0 .concat [ 7 25 0 0], v0x5568247044f0_0, L_0x7f473a4981c8;
L_0x55682471bb60 .cmp/eq 32, L_0x55682471b9d0, L_0x7f473a498210;
S_0x5568246ea290 .scope module, "acc_inst" "acc" 6 150, 7 10 0, S_0x5568246e93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 19 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 1 "din_sof"
    .port_info 5 /INPUT 1 "din_eof"
    .port_info 6 /OUTPUT 32 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x5568246b8d60 .param/l "DIN_INT" 0 7 12, +C4<0000000000000000000000000000000101>;
P_0x5568246b8da0 .param/l "DIN_POINT" 1 7 26, +C4<00000000000000000000000000000001110>;
P_0x5568246b8de0 .param/l "DIN_WIDTH" 0 7 11, +C4<000000000000000000000000000010011>;
P_0x5568246b8e20 .param/l "DOUT_INT" 0 7 14, +C4<00000000000000000000000000001010>;
P_0x5568246b8e60 .param/l "DOUT_POINT" 1 7 27, +C4<000000000000000000000000000010110>;
P_0x5568246b8ea0 .param/l "DOUT_WIDTH" 0 7 13, +C4<00000000000000000000000000100000>;
L_0x55682471c080 .functor BUFZ 32, v0x5568246eb430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55682471c0f0 .functor BUFZ 1, v0x5568246ebc40_0, C4<0>, C4<0>, C4<0>;
v0x5568246eacc0_0 .var/s "acc_mem", 31 0;
v0x5568246eadc0_0 .var/s "acc_mem_r", 31 0;
v0x5568246eaea0_0 .net/s "align_din", 31 0, L_0x55682471bf90;  1 drivers
v0x5568246eaf90_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246eb030_0 .net/s "din", 18 0, v0x5568247035b0_0;  alias, 1 drivers
v0x5568246eb110_0 .net "din_eof", 0 0, L_0x55682471bca0;  alias, 1 drivers
v0x5568246eb1d0_0 .net "din_sof", 0 0, L_0x55682471b560;  alias, 1 drivers
v0x5568246eb290_0 .net "din_valid", 0 0, L_0x55682470ae20;  alias, 1 drivers
v0x5568246eb350_0 .net/s "dout", 31 0, L_0x55682471c080;  alias, 1 drivers
v0x5568246eb430_0 .var/s "dout_r", 31 0;
v0x5568246eb510_0 .net "dout_valid", 0 0, L_0x55682471c0f0;  alias, 1 drivers
v0x5568246eb5d0_0 .var "flag", 1 0;
v0x5568246eb6b0_0 .var "prev_sign_acc", 0 0;
v0x5568246eb770_0 .var "prev_sign_din", 0 0;
v0x5568246eb830_0 .var "prev_sof", 0 0;
v0x5568246eb8f0_0 .net "rst", 0 0, o0x7f473a4e1b88;  alias, 0 drivers
v0x5568246eb9b0_0 .var "valid", 0 0;
v0x5568246ebb80_0 .var "valid_r", 0 0;
v0x5568246ebc40_0 .var "valid_rr", 0 0;
S_0x5568246ea8a0 .scope generate, "genblk1" "genblk1" 7 34, 7 34 0, S_0x5568246ea290;
 .timescale 0 0;
v0x5568246e9cc0_0 .net/s *"_s0", 31 0, L_0x55682471be00;  1 drivers
v0x5568246eaaf0_0 .net *"_s4", 23 0, L_0x55682471bea0;  1 drivers
L_0x7f473a498258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5568246eabd0_0 .net *"_s6", 7 0, L_0x7f473a498258;  1 drivers
L_0x55682471be00 .extend/s 32, v0x5568247035b0_0;
L_0x55682471bea0 .part L_0x55682471be00, 0, 24;
L_0x55682471bf90 .concat [ 8 24 0 0], L_0x7f473a498258, L_0x55682471bea0;
S_0x5568246ebe00 .scope module, "adder_tree_inst" "adder_tree" 6 96, 8 9 0, S_0x5568246e93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5568246d3e10 .param/l "DATA_WIDTH" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x5568246d3e50 .param/l "PARALLEL" 0 8 11, +C4<00000000000000000000000000001000>;
v0x5568246f34c0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f3580_0 .var "delay_valid", 2 0;
v0x5568246f3660_0 .net "din", 127 0, L_0x556824708ff0;  alias, 1 drivers
v0x5568246f3700_0 .net "dout", 18 0, L_0x55682470a9d0;  alias, 1 drivers
v0x5568246f37a0_0 .net "in_valid", 0 0, L_0x556824708b40;  alias, 1 drivers
v0x5568246f38b0_0 .net "out_valid", 0 0, L_0x55682470ad80;  alias, 1 drivers
L_0x55682470ad80 .part v0x5568246f3580_0, 2, 1;
S_0x5568246ec130 .scope generate, "genblk2" "genblk2" 8 20, 8 20 0, S_0x5568246ebe00;
 .timescale 0 0;
P_0x5568246ec300 .param/l "NEXT_ITER" 1 8 29, +C4<000000000000000000000000000000100>;
v0x5568246f33e0_0 .net "result", 67 0, L_0x55682470a170;  1 drivers
S_0x5568246ec3d0 .scope module, "add_pairs_inst" "add_pairs" 8 34, 8 76 0, S_0x5568246ec130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /OUTPUT 68 "dout"
P_0x5568246ec5c0 .param/l "DATA_WIDTH" 0 8 77, +C4<00000000000000000000000000010000>;
P_0x5568246ec600 .param/l "OUT_WIDTH" 1 8 84, +C4<000000000000000000000000000000100>;
P_0x5568246ec640 .param/l "STAGE_N" 0 8 78, +C4<00000000000000000000000000001000>;
v0x5568246ef430_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246ef4f0_0 .net "din", 127 0, L_0x556824708ff0;  alias, 1 drivers
v0x5568246ef5d0_0 .net "dout", 67 0, L_0x55682470a170;  alias, 1 drivers
L_0x556824709950 .part L_0x556824708ff0, 0, 16;
L_0x5568247099f0 .part L_0x556824708ff0, 16, 16;
L_0x556824709b00 .part L_0x556824708ff0, 32, 16;
L_0x556824709ba0 .part L_0x556824708ff0, 48, 16;
L_0x556824709dc0 .part L_0x556824708ff0, 64, 16;
L_0x556824709e60 .part L_0x556824708ff0, 80, 16;
L_0x556824709fb0 .part L_0x556824708ff0, 96, 16;
L_0x55682470a050 .part L_0x556824708ff0, 112, 16;
L_0x55682470a170 .concat8 [ 17 17 17 17], v0x5568246ed1b0_0, v0x5568246edc40_0, v0x5568246ee6e0_0, v0x5568246ef280_0;
S_0x5568246ec880 .scope generate, "genblk1[0]" "genblk1[0]" 8 87, 8 87 0, S_0x5568246ec3d0;
 .timescale 0 0;
P_0x5568246eca90 .param/l "i" 0 8 87, +C4<00>;
S_0x5568246ecb70 .scope module, "add_inst" "signed_adder" 8 88, 8 60 0, S_0x5568246ec880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x5568246ecd40 .param/l "DATA_WIDTH" 0 8 61, +C4<00000000000000000000000000010000>;
v0x5568246ece40_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246ecf00_0 .net/s "din1", 15 0, L_0x556824709950;  1 drivers
v0x5568246ecfe0_0 .net/s "din2", 15 0, L_0x5568247099f0;  1 drivers
v0x5568246ed0d0_0 .net/s "dout", 16 0, v0x5568246ed1b0_0;  1 drivers
v0x5568246ed1b0_0 .var "dout_r", 16 0;
S_0x5568246ed360 .scope generate, "genblk1[1]" "genblk1[1]" 8 87, 8 87 0, S_0x5568246ec3d0;
 .timescale 0 0;
P_0x5568246ed570 .param/l "i" 0 8 87, +C4<01>;
S_0x5568246ed630 .scope module, "add_inst" "signed_adder" 8 88, 8 60 0, S_0x5568246ed360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x5568246ed800 .param/l "DATA_WIDTH" 0 8 61, +C4<00000000000000000000000000010000>;
v0x5568246ed8d0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246ed990_0 .net/s "din1", 15 0, L_0x556824709b00;  1 drivers
v0x5568246eda70_0 .net/s "din2", 15 0, L_0x556824709ba0;  1 drivers
v0x5568246edb60_0 .net/s "dout", 16 0, v0x5568246edc40_0;  1 drivers
v0x5568246edc40_0 .var "dout_r", 16 0;
S_0x5568246eddf0 .scope generate, "genblk1[2]" "genblk1[2]" 8 87, 8 87 0, S_0x5568246ec3d0;
 .timescale 0 0;
P_0x5568246edfe0 .param/l "i" 0 8 87, +C4<010>;
S_0x5568246ee0a0 .scope module, "add_inst" "signed_adder" 8 88, 8 60 0, S_0x5568246eddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x5568246ee270 .param/l "DATA_WIDTH" 0 8 61, +C4<00000000000000000000000000010000>;
v0x5568246ee370_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246ee430_0 .net/s "din1", 15 0, L_0x556824709dc0;  1 drivers
v0x5568246ee510_0 .net/s "din2", 15 0, L_0x556824709e60;  1 drivers
v0x5568246ee600_0 .net/s "dout", 16 0, v0x5568246ee6e0_0;  1 drivers
v0x5568246ee6e0_0 .var "dout_r", 16 0;
S_0x5568246ee890 .scope generate, "genblk1[3]" "genblk1[3]" 8 87, 8 87 0, S_0x5568246ec3d0;
 .timescale 0 0;
P_0x5568246eea80 .param/l "i" 0 8 87, +C4<011>;
S_0x5568246eeb60 .scope module, "add_inst" "signed_adder" 8 88, 8 60 0, S_0x5568246ee890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x5568246eed30 .param/l "DATA_WIDTH" 0 8 61, +C4<00000000000000000000000000010000>;
v0x5568246eee00_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246eefd0_0 .net/s "din1", 15 0, L_0x556824709fb0;  1 drivers
v0x5568246ef0b0_0 .net/s "din2", 15 0, L_0x55682470a050;  1 drivers
v0x5568246ef1a0_0 .net/s "dout", 16 0, v0x5568246ef280_0;  1 drivers
v0x5568246ef280_0 .var "dout_r", 16 0;
S_0x5568246ef710 .scope module, "adder_tree_inst" "adder_tree" 8 40, 8 9 0, S_0x5568246ec130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5568246d0d50 .param/l "DATA_WIDTH" 0 8 10, +C4<000000000000000000000000000010001>;
P_0x5568246d0d90 .param/l "PARALLEL" 0 8 11, +C4<000000000000000000000000000000100>;
v0x5568246f2dd0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f2e90_0 .var "delay_valid", 1 0;
v0x5568246f2f70_0 .net "din", 67 0, L_0x55682470a170;  alias, 1 drivers
v0x5568246f3060_0 .net "dout", 18 0, L_0x55682470a9d0;  alias, 1 drivers
o0x7f473a4e2ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568246f3170_0 .net "in_valid", 0 0, o0x7f473a4e2ba8;  0 drivers
v0x5568246f3280_0 .net "out_valid", 0 0, L_0x55682470ac80;  1 drivers
L_0x55682470ac80 .part v0x5568246f2e90_0, 1, 1;
S_0x5568246efa10 .scope generate, "genblk2" "genblk2" 8 20, 8 20 0, S_0x5568246ef710;
 .timescale 0 0;
P_0x5568246efbe0 .param/l "NEXT_ITER" 1 8 29, +C4<0000000000000000000000000000000010>;
v0x5568246f2ca0_0 .net "result", 35 0, L_0x55682470a890;  1 drivers
S_0x5568246efcb0 .scope module, "add_pairs_inst" "add_pairs" 8 34, 8 76 0, S_0x5568246efa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /OUTPUT 36 "dout"
P_0x5568246efea0 .param/l "DATA_WIDTH" 0 8 77, +C4<000000000000000000000000000010001>;
P_0x5568246efee0 .param/l "OUT_WIDTH" 1 8 84, +C4<0000000000000000000000000000000010>;
P_0x5568246eff20 .param/l "STAGE_N" 0 8 78, +C4<000000000000000000000000000000100>;
v0x5568246f16d0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f1790_0 .net "din", 67 0, L_0x55682470a170;  alias, 1 drivers
v0x5568246f1850_0 .net "dout", 35 0, L_0x55682470a890;  alias, 1 drivers
L_0x55682470a3a0 .part L_0x55682470a170, 0, 17;
L_0x55682470a440 .part L_0x55682470a170, 17, 17;
L_0x55682470a5b0 .part L_0x55682470a170, 34, 17;
L_0x55682470a680 .part L_0x55682470a170, 51, 17;
L_0x55682470a890 .concat8 [ 18 18 0 0], v0x5568246f0a90_0, v0x5568246f1520_0;
S_0x5568246f0160 .scope generate, "genblk1[0]" "genblk1[0]" 8 87, 8 87 0, S_0x5568246efcb0;
 .timescale 0 0;
P_0x5568246f0370 .param/l "i" 0 8 87, +C4<00>;
S_0x5568246f0450 .scope module, "add_inst" "signed_adder" 8 88, 8 60 0, S_0x5568246f0160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x5568246f0620 .param/l "DATA_WIDTH" 0 8 61, +C4<000000000000000000000000000010001>;
v0x5568246f0720_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f07e0_0 .net/s "din1", 16 0, L_0x55682470a3a0;  1 drivers
v0x5568246f08c0_0 .net/s "din2", 16 0, L_0x55682470a440;  1 drivers
v0x5568246f09b0_0 .net/s "dout", 17 0, v0x5568246f0a90_0;  1 drivers
v0x5568246f0a90_0 .var "dout_r", 17 0;
S_0x5568246f0c40 .scope generate, "genblk1[1]" "genblk1[1]" 8 87, 8 87 0, S_0x5568246efcb0;
 .timescale 0 0;
P_0x5568246f0e50 .param/l "i" 0 8 87, +C4<01>;
S_0x5568246f0f10 .scope module, "add_inst" "signed_adder" 8 88, 8 60 0, S_0x5568246f0c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x5568246f10e0 .param/l "DATA_WIDTH" 0 8 61, +C4<000000000000000000000000000010001>;
v0x5568246f11b0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f1270_0 .net/s "din1", 16 0, L_0x55682470a5b0;  1 drivers
v0x5568246f1350_0 .net/s "din2", 16 0, L_0x55682470a680;  1 drivers
v0x5568246f1440_0 .net/s "dout", 17 0, v0x5568246f1520_0;  1 drivers
v0x5568246f1520_0 .var "dout_r", 17 0;
S_0x5568246f19a0 .scope module, "adder_tree_inst" "adder_tree" 8 40, 8 9 0, S_0x5568246efa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5568246ebff0 .param/l "DATA_WIDTH" 0 8 10, +C4<0000000000000000000000000000010010>;
P_0x5568246ec030 .param/l "PARALLEL" 0 8 11, +C4<0000000000000000000000000000000010>;
L_0x55682470abb0 .functor BUFZ 1, v0x5568246f27d0_0, C4<0>, C4<0>, C4<0>;
v0x5568246f2710_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f27d0_0 .var "delay_valid", 0 0;
v0x5568246f28b0_0 .net "din", 35 0, L_0x55682470a890;  alias, 1 drivers
v0x5568246f2980_0 .net "dout", 18 0, L_0x55682470a9d0;  alias, 1 drivers
o0x7f473a4e2a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568246f2a50_0 .net "in_valid", 0 0, o0x7f473a4e2a28;  0 drivers
v0x5568246f2b40_0 .net "out_valid", 0 0, L_0x55682470abb0;  1 drivers
L_0x55682470aa40 .part L_0x55682470a890, 0, 18;
L_0x55682470aae0 .part L_0x55682470a890, 18, 18;
S_0x5568246f1d30 .scope generate, "genblk1" "genblk1" 8 20, 8 20 0, S_0x5568246f19a0;
 .timescale 0 0;
S_0x5568246f1f00 .scope module, "sign_adder_inst" "signed_adder" 8 21, 8 60 0, S_0x5568246f1d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 18 "din1"
    .port_info 2 /INPUT 18 "din2"
    .port_info 3 /OUTPUT 19 "dout"
P_0x5568246f20f0 .param/l "DATA_WIDTH" 0 8 61, +C4<0000000000000000000000000000010010>;
L_0x55682470a9d0 .functor BUFZ 19, v0x5568246f2560_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x5568246f21f0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f22b0_0 .net/s "din1", 17 0, L_0x55682470aa40;  1 drivers
v0x5568246f2390_0 .net/s "din2", 17 0, L_0x55682470aae0;  1 drivers
v0x5568246f2480_0 .net/s "dout", 18 0, L_0x55682470a9d0;  alias, 1 drivers
v0x5568246f2560_0 .var "dout_r", 18 0;
S_0x5568246f3a10 .scope module, "mult_cast_inst" "signed_cast" 6 80, 5 20 0, S_0x5568246e93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 200 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 128 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5568246f3be0 .param/l "DIN_INT" 0 5 23, +C4<00000000000000000000000000000000011>;
P_0x5568246f3c20 .param/l "DIN_POINT" 1 5 34, +C4<000000000000000000000000000000010110>;
P_0x5568246f3c60 .param/l "DIN_WIDTH" 0 5 22, +C4<0000000000000000000000000000011001>;
P_0x5568246f3ca0 .param/l "DOUT_INT" 0 5 25, +C4<00000000000000000000000000000010>;
P_0x5568246f3ce0 .param/l "DOUT_POINT" 1 5 35, +C4<000000000000000000000000000001110>;
P_0x5568246f3d20 .param/l "DOUT_WIDTH" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x5568246f3d60 .param/l "PARALLEL" 0 5 21, +C4<00000000000000000000000000001000>;
L_0x556824708b40 .functor BUFZ 1, v0x5568246f7a60_0, C4<0>, C4<0>, C4<0>;
v0x5568246f7200_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f72c0_0 .net "din", 199 0, L_0x556824707650;  alias, 1 drivers
v0x5568246f73a0_0 .net "din_valid", 0 0, L_0x556824709840;  1 drivers
v0x5568246f7470_0 .net "dout", 127 0, L_0x556824708ff0;  alias, 1 drivers
v0x5568246f7580_0 .var "dout_frac", 111 0;
v0x5568246f76b0_0 .var "dout_int", 15 0;
v0x5568246f7790_0 .net "dout_valid", 0 0, L_0x556824708b40;  alias, 1 drivers
v0x5568246f7830_0 .var/i "i", 31 0;
v0x5568246f78f0_0 .var/i "j", 31 0;
v0x5568246f7a60_0 .var "valid_out", 0 0;
L_0x556824707ce0 .part v0x5568246f76b0_0, 0, 2;
L_0x556824707d80 .part v0x5568246f7580_0, 0, 14;
L_0x556824707f60 .part v0x5568246f76b0_0, 2, 2;
L_0x556824708050 .part v0x5568246f7580_0, 14, 14;
L_0x556824708280 .part v0x5568246f76b0_0, 4, 2;
L_0x556824708320 .part v0x5568246f7580_0, 28, 14;
L_0x556824708540 .part v0x5568246f76b0_0, 6, 2;
L_0x5568247085e0 .part v0x5568246f7580_0, 42, 14;
L_0x556824708770 .part v0x5568246f76b0_0, 8, 2;
L_0x556824708810 .part v0x5568246f7580_0, 56, 14;
L_0x556824708a00 .part v0x5568246f76b0_0, 10, 2;
L_0x556824708aa0 .part v0x5568246f7580_0, 70, 14;
L_0x556824708cf0 .part v0x5568246f76b0_0, 12, 2;
L_0x556824708d90 .part v0x5568246f7580_0, 84, 14;
LS_0x556824708ff0_0_0 .concat8 [ 16 16 16 16], L_0x556824707e20, L_0x556824708140, L_0x556824708400, L_0x5568247086d0;
LS_0x556824708ff0_0_4 .concat8 [ 16 16 16 16], L_0x556824708910, L_0x556824708bb0, L_0x556824708eb0, L_0x5568247096b0;
L_0x556824708ff0 .concat8 [ 64 64 0 0], LS_0x556824708ff0_0_0, LS_0x556824708ff0_0_4;
L_0x5568247092c0 .part v0x5568246f76b0_0, 14, 2;
L_0x556824709500 .part v0x5568246f7580_0, 98, 14;
S_0x5568246f4220 .scope generate, "genblk1" "genblk1" 5 57, 5 57 0, S_0x5568246f3a10;
 .timescale 0 0;
v0x5568246f3e00_0 .var "debug", 15 0;
S_0x5568246f4450 .scope generate, "genblk3" "genblk3" 5 97, 5 97 0, S_0x5568246f3a10;
 .timescale 0 0;
S_0x5568246f4640 .scope generate, "genblk5[0]" "genblk5[0]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f4840 .param/l "k" 0 5 119, +C4<00>;
v0x5568246f4900_0 .net *"_s0", 1 0, L_0x556824707ce0;  1 drivers
v0x5568246f49e0_0 .net *"_s1", 13 0, L_0x556824707d80;  1 drivers
v0x5568246f4ac0_0 .net *"_s2", 15 0, L_0x556824707e20;  1 drivers
L_0x556824707e20 .concat [ 14 2 0 0], L_0x556824707d80, L_0x556824707ce0;
S_0x5568246f4bb0 .scope generate, "genblk5[1]" "genblk5[1]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f4da0 .param/l "k" 0 5 119, +C4<01>;
v0x5568246f4e80_0 .net *"_s0", 1 0, L_0x556824707f60;  1 drivers
v0x5568246f4f60_0 .net *"_s1", 13 0, L_0x556824708050;  1 drivers
v0x5568246f5040_0 .net *"_s2", 15 0, L_0x556824708140;  1 drivers
L_0x556824708140 .concat [ 14 2 0 0], L_0x556824708050, L_0x556824707f60;
S_0x5568246f5130 .scope generate, "genblk5[2]" "genblk5[2]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f5370 .param/l "k" 0 5 119, +C4<010>;
v0x5568246f5450_0 .net *"_s0", 1 0, L_0x556824708280;  1 drivers
v0x5568246f5530_0 .net *"_s1", 13 0, L_0x556824708320;  1 drivers
v0x5568246f5610_0 .net *"_s2", 15 0, L_0x556824708400;  1 drivers
L_0x556824708400 .concat [ 14 2 0 0], L_0x556824708320, L_0x556824708280;
S_0x5568246f56d0 .scope generate, "genblk5[3]" "genblk5[3]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f58c0 .param/l "k" 0 5 119, +C4<011>;
v0x5568246f59a0_0 .net *"_s0", 1 0, L_0x556824708540;  1 drivers
v0x5568246f5a80_0 .net *"_s1", 13 0, L_0x5568247085e0;  1 drivers
v0x5568246f5b60_0 .net *"_s2", 15 0, L_0x5568247086d0;  1 drivers
L_0x5568247086d0 .concat [ 14 2 0 0], L_0x5568247085e0, L_0x556824708540;
S_0x5568246f5c50 .scope generate, "genblk5[4]" "genblk5[4]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f5e40 .param/l "k" 0 5 119, +C4<0100>;
v0x5568246f5f20_0 .net *"_s0", 1 0, L_0x556824708770;  1 drivers
v0x5568246f6000_0 .net *"_s1", 13 0, L_0x556824708810;  1 drivers
v0x5568246f60e0_0 .net *"_s2", 15 0, L_0x556824708910;  1 drivers
L_0x556824708910 .concat [ 14 2 0 0], L_0x556824708810, L_0x556824708770;
S_0x5568246f61d0 .scope generate, "genblk5[5]" "genblk5[5]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f63c0 .param/l "k" 0 5 119, +C4<0101>;
v0x5568246f64a0_0 .net *"_s0", 1 0, L_0x556824708a00;  1 drivers
v0x5568246f6580_0 .net *"_s1", 13 0, L_0x556824708aa0;  1 drivers
v0x5568246f6660_0 .net *"_s2", 15 0, L_0x556824708bb0;  1 drivers
L_0x556824708bb0 .concat [ 14 2 0 0], L_0x556824708aa0, L_0x556824708a00;
S_0x5568246f6750 .scope generate, "genblk5[6]" "genblk5[6]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f5320 .param/l "k" 0 5 119, +C4<0110>;
v0x5568246f69d0_0 .net *"_s0", 1 0, L_0x556824708cf0;  1 drivers
v0x5568246f6ab0_0 .net *"_s1", 13 0, L_0x556824708d90;  1 drivers
v0x5568246f6b90_0 .net *"_s2", 15 0, L_0x556824708eb0;  1 drivers
L_0x556824708eb0 .concat [ 14 2 0 0], L_0x556824708d90, L_0x556824708cf0;
S_0x5568246f6c80 .scope generate, "genblk5[7]" "genblk5[7]" 5 119, 5 119 0, S_0x5568246f3a10;
 .timescale 0 0;
P_0x5568246f6e70 .param/l "k" 0 5 119, +C4<0111>;
v0x5568246f6f50_0 .net *"_s0", 1 0, L_0x5568247092c0;  1 drivers
v0x5568246f7030_0 .net *"_s1", 13 0, L_0x556824709500;  1 drivers
v0x5568246f7110_0 .net *"_s2", 15 0, L_0x5568247096b0;  1 drivers
L_0x5568247096b0 .concat [ 14 2 0 0], L_0x556824709500, L_0x5568247092c0;
S_0x5568246f7bc0 .scope module, "parallel_mult_inst" "parallel_mult" 6 59, 9 5 0, S_0x5568246e93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din1"
    .port_info 2 /INPUT 128 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 200 "dout"
    .port_info 5 /OUTPUT 8 "dout_valid"
P_0x5568246eeec0 .param/l "DIN1_WIDTH" 0 9 7, +C4<00000000000000000000000000001000>;
P_0x5568246eef00 .param/l "DIN2_WIDTH" 0 9 8, +C4<00000000000000000000000000010000>;
P_0x5568246eef40 .param/l "DOUT_WIDTH" 0 9 9, +C4<0000000000000000000000000000011001>;
P_0x5568246eef80 .param/l "PARALLEL" 0 9 6, +C4<00000000000000000000000000001000>;
v0x556824701f90_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x556824702050_0 .net "din1", 63 0, o0x7f473a4e4f18;  alias, 0 drivers
v0x556824702130_0 .net "din2", 127 0, o0x7f473a4e4f48;  alias, 0 drivers
v0x5568247021f0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x5568247023a0_0 .net "dout", 199 0, L_0x556824707650;  alias, 1 drivers
v0x556824702460_0 .net "dout_valid", 7 0, L_0x556824707880;  alias, 1 drivers
L_0x556824705880 .part o0x7f473a4e4f18, 0, 8;
L_0x556824705920 .part o0x7f473a4e4f48, 0, 16;
L_0x556824705b60 .part o0x7f473a4e4f18, 8, 8;
L_0x556824705c30 .part o0x7f473a4e4f48, 16, 16;
L_0x556824705f90 .part o0x7f473a4e4f18, 16, 8;
L_0x556824706060 .part o0x7f473a4e4f48, 32, 16;
L_0x556824706310 .part o0x7f473a4e4f18, 24, 8;
L_0x5568247063e0 .part o0x7f473a4e4f48, 48, 16;
L_0x5568247066d0 .part o0x7f473a4e4f18, 32, 8;
L_0x5568247067a0 .part o0x7f473a4e4f48, 64, 16;
L_0x556824706aa0 .part o0x7f473a4e4f18, 40, 8;
L_0x556824706c80 .part o0x7f473a4e4f48, 80, 16;
L_0x5568247070a0 .part o0x7f473a4e4f18, 48, 8;
L_0x556824707170 .part o0x7f473a4e4f48, 96, 16;
L_0x556824707420 .part o0x7f473a4e4f18, 56, 8;
L_0x5568247074f0 .part o0x7f473a4e4f48, 112, 16;
LS_0x556824707650_0_0 .concat8 [ 25 25 25 25], v0x5568246f90d0_0, v0x5568246fa450_0, v0x5568246fb880_0, v0x5568246fcc30_0;
LS_0x556824707650_0_4 .concat8 [ 25 25 25 25], v0x5568246fe0c0_0, v0x5568246ff450_0, v0x556824700830_0, v0x556824701c10_0;
L_0x556824707650 .concat8 [ 100 100 0 0], LS_0x556824707650_0_0, LS_0x556824707650_0_4;
LS_0x556824707880_0_0 .concat8 [ 1 1 1 1], L_0x5568247057e0, L_0x556824705a60, L_0x556824705e90, L_0x556824706210;
LS_0x556824707880_0_4 .concat8 [ 1 1 1 1], L_0x5568247065d0, L_0x5568247069a0, L_0x556824706fa0, L_0x556824707320;
L_0x556824707880 .concat8 [ 4 4 0 0], LS_0x556824707880_0_0, LS_0x556824707880_0_4;
S_0x5568246f8040 .scope generate, "genblk1[0]" "genblk1[0]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x5568246f8250 .param/l "i" 0 9 20, +C4<00>;
S_0x5568246f8330 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x5568246f8040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5568246f8500 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x5568246f8540 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x5568246f8580 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x5568246f87f0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f88b0_0 .net "din1", 7 0, L_0x556824705880;  1 drivers
v0x5568246f8990_0 .var "din1_reg_0", 7 0;
v0x5568246f8a80_0 .var "din1_reg_1", 7 0;
v0x5568246f8b60_0 .net "din2", 15 0, L_0x556824705920;  1 drivers
v0x5568246f8c90_0 .var "din2_reg_0", 15 0;
v0x5568246f8d70_0 .var "din2_reg_1", 15 0;
v0x5568246f8e50_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x5568246f8f10_0 .net "dout", 24 0, v0x5568246f90d0_0;  1 drivers
v0x5568246f8ff0_0 .var "dout_reg_0", 24 0;
v0x5568246f90d0_0 .var "dout_reg_1", 24 0;
v0x5568246f91b0_0 .net "dout_valid", 0 0, L_0x5568247057e0;  1 drivers
v0x5568246f9270_0 .var "dout_valid_r", 3 0;
L_0x5568247057e0 .part v0x5568246f9270_0, 3, 1;
S_0x5568246f9410 .scope generate, "genblk1[1]" "genblk1[1]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x5568246f95d0 .param/l "i" 0 9 20, +C4<01>;
S_0x5568246f9690 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x5568246f9410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5568246f9860 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x5568246f98a0 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x5568246f98e0 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x5568246f9bb0_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246f9c70_0 .net "din1", 7 0, L_0x556824705b60;  1 drivers
v0x5568246f9d50_0 .var "din1_reg_0", 7 0;
v0x5568246f9e40_0 .var "din1_reg_1", 7 0;
v0x5568246f9f20_0 .net "din2", 15 0, L_0x556824705c30;  1 drivers
v0x5568246fa050_0 .var "din2_reg_0", 15 0;
v0x5568246fa130_0 .var "din2_reg_1", 15 0;
v0x5568246fa210_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x5568246fa2b0_0 .net "dout", 24 0, v0x5568246fa450_0;  1 drivers
v0x5568246fa370_0 .var "dout_reg_0", 24 0;
v0x5568246fa450_0 .var "dout_reg_1", 24 0;
v0x5568246fa530_0 .net "dout_valid", 0 0, L_0x556824705a60;  1 drivers
v0x5568246fa5f0_0 .var "dout_valid_r", 3 0;
L_0x556824705a60 .part v0x5568246fa5f0_0, 3, 1;
S_0x5568246fa790 .scope generate, "genblk1[2]" "genblk1[2]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x5568246fa960 .param/l "i" 0 9 20, +C4<010>;
S_0x5568246faa20 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x5568246fa790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5568246fabf0 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x5568246fac30 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x5568246fac70 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x5568246faf70_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246fb030_0 .net "din1", 7 0, L_0x556824705f90;  1 drivers
v0x5568246fb110_0 .var "din1_reg_0", 7 0;
v0x5568246fb200_0 .var "din1_reg_1", 7 0;
v0x5568246fb2e0_0 .net "din2", 15 0, L_0x556824706060;  1 drivers
v0x5568246fb410_0 .var "din2_reg_0", 15 0;
v0x5568246fb4f0_0 .var "din2_reg_1", 15 0;
v0x5568246fb5d0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x5568246fb6c0_0 .net "dout", 24 0, v0x5568246fb880_0;  1 drivers
v0x5568246fb7a0_0 .var "dout_reg_0", 24 0;
v0x5568246fb880_0 .var "dout_reg_1", 24 0;
v0x5568246fb960_0 .net "dout_valid", 0 0, L_0x556824705e90;  1 drivers
v0x5568246fba20_0 .var "dout_valid_r", 3 0;
L_0x556824705e90 .part v0x5568246fba20_0, 3, 1;
S_0x5568246fbc00 .scope generate, "genblk1[3]" "genblk1[3]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x5568246fbda0 .param/l "i" 0 9 20, +C4<011>;
S_0x5568246fbe80 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x5568246fbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5568246fc050 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x5568246fc090 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x5568246fc0d0 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x5568246fc370_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246fc430_0 .net "din1", 7 0, L_0x556824706310;  1 drivers
v0x5568246fc510_0 .var "din1_reg_0", 7 0;
v0x5568246fc600_0 .var "din1_reg_1", 7 0;
v0x5568246fc6e0_0 .net "din2", 15 0, L_0x5568247063e0;  1 drivers
v0x5568246fc810_0 .var "din2_reg_0", 15 0;
v0x5568246fc8f0_0 .var "din2_reg_1", 15 0;
v0x5568246fc9d0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x5568246fca70_0 .net "dout", 24 0, v0x5568246fcc30_0;  1 drivers
v0x5568246fcb50_0 .var "dout_reg_0", 24 0;
v0x5568246fcc30_0 .var "dout_reg_1", 24 0;
v0x5568246fcd10_0 .net "dout_valid", 0 0, L_0x556824706210;  1 drivers
v0x5568246fcdd0_0 .var "dout_valid_r", 3 0;
L_0x556824706210 .part v0x5568246fcdd0_0, 3, 1;
S_0x5568246fcfb0 .scope generate, "genblk1[4]" "genblk1[4]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x5568246fd1a0 .param/l "i" 0 9 20, +C4<0100>;
S_0x5568246fd280 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x5568246fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5568246fd450 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x5568246fd490 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x5568246fd4d0 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x5568246fd770_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246fd830_0 .net "din1", 7 0, L_0x5568247066d0;  1 drivers
v0x5568246fd910_0 .var "din1_reg_0", 7 0;
v0x5568246fda00_0 .var "din1_reg_1", 7 0;
v0x5568246fdae0_0 .net "din2", 15 0, L_0x5568247067a0;  1 drivers
v0x5568246fdc10_0 .var "din2_reg_0", 15 0;
v0x5568246fdcf0_0 .var "din2_reg_1", 15 0;
v0x5568246fddd0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x5568246fde70_0 .net "dout", 24 0, v0x5568246fe0c0_0;  1 drivers
v0x5568246fdfe0_0 .var "dout_reg_0", 24 0;
v0x5568246fe0c0_0 .var "dout_reg_1", 24 0;
v0x5568246fe1a0_0 .net "dout_valid", 0 0, L_0x5568247065d0;  1 drivers
v0x5568246fe260_0 .var "dout_valid_r", 3 0;
L_0x5568247065d0 .part v0x5568246fe260_0, 3, 1;
S_0x5568246fe440 .scope generate, "genblk1[5]" "genblk1[5]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x5568246fb670 .param/l "i" 0 9 20, +C4<0101>;
S_0x5568246fe670 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x5568246fe440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5568246fe840 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x5568246fe880 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x5568246fe8c0 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x5568246feb90_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x5568246fec50_0 .net "din1", 7 0, L_0x556824706aa0;  1 drivers
v0x5568246fed30_0 .var "din1_reg_0", 7 0;
v0x5568246fee20_0 .var "din1_reg_1", 7 0;
v0x5568246fef00_0 .net "din2", 15 0, L_0x556824706c80;  1 drivers
v0x5568246ff030_0 .var "din2_reg_0", 15 0;
v0x5568246ff110_0 .var "din2_reg_1", 15 0;
v0x5568246ff1f0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x5568246ff290_0 .net "dout", 24 0, v0x5568246ff450_0;  1 drivers
v0x5568246ff370_0 .var "dout_reg_0", 24 0;
v0x5568246ff450_0 .var "dout_reg_1", 24 0;
v0x5568246ff530_0 .net "dout_valid", 0 0, L_0x5568247069a0;  1 drivers
v0x5568246ff5f0_0 .var "dout_valid_r", 3 0;
L_0x5568247069a0 .part v0x5568246ff5f0_0, 3, 1;
S_0x5568246ff7d0 .scope generate, "genblk1[6]" "genblk1[6]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x5568246ff970 .param/l "i" 0 9 20, +C4<0110>;
S_0x5568246ffa50 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x5568246ff7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5568246ffc20 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x5568246ffc60 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x5568246ffca0 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x5568246fff70_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x556824700030_0 .net "din1", 7 0, L_0x5568247070a0;  1 drivers
v0x556824700110_0 .var "din1_reg_0", 7 0;
v0x556824700200_0 .var "din1_reg_1", 7 0;
v0x5568247002e0_0 .net "din2", 15 0, L_0x556824707170;  1 drivers
v0x556824700410_0 .var "din2_reg_0", 15 0;
v0x5568247004f0_0 .var "din2_reg_1", 15 0;
v0x5568247005d0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x556824700670_0 .net "dout", 24 0, v0x556824700830_0;  1 drivers
v0x556824700750_0 .var "dout_reg_0", 24 0;
v0x556824700830_0 .var "dout_reg_1", 24 0;
v0x556824700910_0 .net "dout_valid", 0 0, L_0x556824706fa0;  1 drivers
v0x5568247009d0_0 .var "dout_valid_r", 3 0;
L_0x556824706fa0 .part v0x5568247009d0_0, 3, 1;
S_0x556824700bb0 .scope generate, "genblk1[7]" "genblk1[7]" 9 20, 9 20 0, S_0x5568246f7bc0;
 .timescale 0 0;
P_0x556824700d50 .param/l "i" 0 9 20, +C4<0111>;
S_0x556824700e30 .scope module, "dsp48_mult_inst" "dsp48_mult" 9 25, 9 40 0, S_0x556824700bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x556824701000 .param/l "DIN1_WIDTH" 0 9 41, +C4<00000000000000000000000000001000>;
P_0x556824701040 .param/l "DIN2_WIDTH" 0 9 42, +C4<00000000000000000000000000010000>;
P_0x556824701080 .param/l "DOUT_WIDTH" 0 9 43, +C4<00000000000000000000000000011001>;
v0x556824701350_0 .net "clk", 0 0, o0x7f473a4e1018;  alias, 0 drivers
v0x556824701410_0 .net "din1", 7 0, L_0x556824707420;  1 drivers
v0x5568247014f0_0 .var "din1_reg_0", 7 0;
v0x5568247015e0_0 .var "din1_reg_1", 7 0;
v0x5568247016c0_0 .net "din2", 15 0, L_0x5568247074f0;  1 drivers
v0x5568247017f0_0 .var "din2_reg_0", 15 0;
v0x5568247018d0_0 .var "din2_reg_1", 15 0;
v0x5568247019b0_0 .net "din_valid", 0 0, o0x7f473a4e3688;  alias, 0 drivers
v0x556824701a50_0 .net "dout", 24 0, v0x556824701c10_0;  1 drivers
v0x556824701b30_0 .var "dout_reg_0", 24 0;
v0x556824701c10_0 .var "dout_reg_1", 24 0;
v0x556824701cf0_0 .net "dout_valid", 0 0, L_0x556824707320;  1 drivers
v0x556824701db0_0 .var "dout_valid_r", 3 0;
L_0x556824707320 .part v0x556824701db0_0, 3, 1;
    .scope S_0x5568246f8330;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246f8990_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x5568246f8330;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246f8a80_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5568246f8330;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246f8c90_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x5568246f8330;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246f8d70_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x5568246f8330;
T_4 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246f8ff0_0, 0, 25;
    %end;
    .thread T_4;
    .scope S_0x5568246f8330;
T_5 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246f90d0_0, 0, 25;
    %end;
    .thread T_5;
    .scope S_0x5568246f8330;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568246f9270_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x5568246f8330;
T_7 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f9270_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246f9270_0, 4, 5;
    %load/vec4 v0x5568246f9270_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246f9270_0, 4, 5;
    %load/vec4 v0x5568246f9270_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246f9270_0, 4, 5;
    %load/vec4 v0x5568246f8e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5568246f88b0_0;
    %assign/vec4 v0x5568246f8990_0, 0;
    %load/vec4 v0x5568246f8b60_0;
    %assign/vec4 v0x5568246f8c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246f9270_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246f9270_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568246f8990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5568246f8c90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5568246f8330;
T_8 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f8990_0;
    %assign/vec4 v0x5568246f8a80_0, 0;
    %load/vec4 v0x5568246f8c90_0;
    %assign/vec4 v0x5568246f8d70_0, 0;
    %load/vec4 v0x5568246f8a80_0;
    %pad/s 25;
    %load/vec4 v0x5568246f8d70_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5568246f8ff0_0, 0;
    %load/vec4 v0x5568246f8ff0_0;
    %assign/vec4 v0x5568246f90d0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5568246f9690;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246f9d50_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x5568246f9690;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246f9e40_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x5568246f9690;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fa050_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x5568246f9690;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fa130_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x5568246f9690;
T_13 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fa370_0, 0, 25;
    %end;
    .thread T_13;
    .scope S_0x5568246f9690;
T_14 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fa450_0, 0, 25;
    %end;
    .thread T_14;
    .scope S_0x5568246f9690;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568246fa5f0_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x5568246f9690;
T_16 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fa5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fa5f0_0, 4, 5;
    %load/vec4 v0x5568246fa5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fa5f0_0, 4, 5;
    %load/vec4 v0x5568246fa5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fa5f0_0, 4, 5;
    %load/vec4 v0x5568246fa210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5568246f9c70_0;
    %assign/vec4 v0x5568246f9d50_0, 0;
    %load/vec4 v0x5568246f9f20_0;
    %assign/vec4 v0x5568246fa050_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fa5f0_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fa5f0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568246f9d50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5568246fa050_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5568246f9690;
T_17 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f9d50_0;
    %assign/vec4 v0x5568246f9e40_0, 0;
    %load/vec4 v0x5568246fa050_0;
    %assign/vec4 v0x5568246fa130_0, 0;
    %load/vec4 v0x5568246f9e40_0;
    %pad/s 25;
    %load/vec4 v0x5568246fa130_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5568246fa370_0, 0;
    %load/vec4 v0x5568246fa370_0;
    %assign/vec4 v0x5568246fa450_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5568246faa20;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fb110_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x5568246faa20;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fb200_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x5568246faa20;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fb410_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x5568246faa20;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fb4f0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x5568246faa20;
T_22 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fb7a0_0, 0, 25;
    %end;
    .thread T_22;
    .scope S_0x5568246faa20;
T_23 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fb880_0, 0, 25;
    %end;
    .thread T_23;
    .scope S_0x5568246faa20;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568246fba20_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x5568246faa20;
T_25 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fba20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fba20_0, 4, 5;
    %load/vec4 v0x5568246fba20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fba20_0, 4, 5;
    %load/vec4 v0x5568246fba20_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fba20_0, 4, 5;
    %load/vec4 v0x5568246fb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5568246fb030_0;
    %assign/vec4 v0x5568246fb110_0, 0;
    %load/vec4 v0x5568246fb2e0_0;
    %assign/vec4 v0x5568246fb410_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fba20_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fba20_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568246fb110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5568246fb410_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5568246faa20;
T_26 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fb110_0;
    %assign/vec4 v0x5568246fb200_0, 0;
    %load/vec4 v0x5568246fb410_0;
    %assign/vec4 v0x5568246fb4f0_0, 0;
    %load/vec4 v0x5568246fb200_0;
    %pad/s 25;
    %load/vec4 v0x5568246fb4f0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5568246fb7a0_0, 0;
    %load/vec4 v0x5568246fb7a0_0;
    %assign/vec4 v0x5568246fb880_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5568246fbe80;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fc510_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x5568246fbe80;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fc600_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0x5568246fbe80;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fc810_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x5568246fbe80;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fc8f0_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x5568246fbe80;
T_31 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fcb50_0, 0, 25;
    %end;
    .thread T_31;
    .scope S_0x5568246fbe80;
T_32 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fcc30_0, 0, 25;
    %end;
    .thread T_32;
    .scope S_0x5568246fbe80;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568246fcdd0_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x5568246fbe80;
T_34 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fcdd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fcdd0_0, 4, 5;
    %load/vec4 v0x5568246fcdd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fcdd0_0, 4, 5;
    %load/vec4 v0x5568246fcdd0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fcdd0_0, 4, 5;
    %load/vec4 v0x5568246fc9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5568246fc430_0;
    %assign/vec4 v0x5568246fc510_0, 0;
    %load/vec4 v0x5568246fc6e0_0;
    %assign/vec4 v0x5568246fc810_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fcdd0_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fcdd0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568246fc510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5568246fc810_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5568246fbe80;
T_35 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fc510_0;
    %assign/vec4 v0x5568246fc600_0, 0;
    %load/vec4 v0x5568246fc810_0;
    %assign/vec4 v0x5568246fc8f0_0, 0;
    %load/vec4 v0x5568246fc600_0;
    %pad/s 25;
    %load/vec4 v0x5568246fc8f0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5568246fcb50_0, 0;
    %load/vec4 v0x5568246fcb50_0;
    %assign/vec4 v0x5568246fcc30_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5568246fd280;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fd910_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_0x5568246fd280;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fda00_0, 0, 8;
    %end;
    .thread T_37;
    .scope S_0x5568246fd280;
T_38 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fdc10_0, 0, 16;
    %end;
    .thread T_38;
    .scope S_0x5568246fd280;
T_39 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246fdcf0_0, 0, 16;
    %end;
    .thread T_39;
    .scope S_0x5568246fd280;
T_40 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fdfe0_0, 0, 25;
    %end;
    .thread T_40;
    .scope S_0x5568246fd280;
T_41 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246fe0c0_0, 0, 25;
    %end;
    .thread T_41;
    .scope S_0x5568246fd280;
T_42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568246fe260_0, 0, 4;
    %end;
    .thread T_42;
    .scope S_0x5568246fd280;
T_43 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fe260_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fe260_0, 4, 5;
    %load/vec4 v0x5568246fe260_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fe260_0, 4, 5;
    %load/vec4 v0x5568246fe260_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fe260_0, 4, 5;
    %load/vec4 v0x5568246fddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5568246fd830_0;
    %assign/vec4 v0x5568246fd910_0, 0;
    %load/vec4 v0x5568246fdae0_0;
    %assign/vec4 v0x5568246fdc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fe260_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246fe260_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568246fd910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5568246fdc10_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5568246fd280;
T_44 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fd910_0;
    %assign/vec4 v0x5568246fda00_0, 0;
    %load/vec4 v0x5568246fdc10_0;
    %assign/vec4 v0x5568246fdcf0_0, 0;
    %load/vec4 v0x5568246fda00_0;
    %pad/s 25;
    %load/vec4 v0x5568246fdcf0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5568246fdfe0_0, 0;
    %load/vec4 v0x5568246fdfe0_0;
    %assign/vec4 v0x5568246fe0c0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5568246fe670;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fed30_0, 0, 8;
    %end;
    .thread T_45;
    .scope S_0x5568246fe670;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246fee20_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_0x5568246fe670;
T_47 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246ff030_0, 0, 16;
    %end;
    .thread T_47;
    .scope S_0x5568246fe670;
T_48 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246ff110_0, 0, 16;
    %end;
    .thread T_48;
    .scope S_0x5568246fe670;
T_49 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246ff370_0, 0, 25;
    %end;
    .thread T_49;
    .scope S_0x5568246fe670;
T_50 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5568246ff450_0, 0, 25;
    %end;
    .thread T_50;
    .scope S_0x5568246fe670;
T_51 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568246ff5f0_0, 0, 4;
    %end;
    .thread T_51;
    .scope S_0x5568246fe670;
T_52 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246ff5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246ff5f0_0, 4, 5;
    %load/vec4 v0x5568246ff5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246ff5f0_0, 4, 5;
    %load/vec4 v0x5568246ff5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246ff5f0_0, 4, 5;
    %load/vec4 v0x5568246ff1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5568246fec50_0;
    %assign/vec4 v0x5568246fed30_0, 0;
    %load/vec4 v0x5568246fef00_0;
    %assign/vec4 v0x5568246ff030_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246ff5f0_0, 4, 5;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246ff5f0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568246fed30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5568246ff030_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5568246fe670;
T_53 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246fed30_0;
    %assign/vec4 v0x5568246fee20_0, 0;
    %load/vec4 v0x5568246ff030_0;
    %assign/vec4 v0x5568246ff110_0, 0;
    %load/vec4 v0x5568246fee20_0;
    %pad/s 25;
    %load/vec4 v0x5568246ff110_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5568246ff370_0, 0;
    %load/vec4 v0x5568246ff370_0;
    %assign/vec4 v0x5568246ff450_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5568246ffa50;
T_54 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556824700110_0, 0, 8;
    %end;
    .thread T_54;
    .scope S_0x5568246ffa50;
T_55 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556824700200_0, 0, 8;
    %end;
    .thread T_55;
    .scope S_0x5568246ffa50;
T_56 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556824700410_0, 0, 16;
    %end;
    .thread T_56;
    .scope S_0x5568246ffa50;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568247004f0_0, 0, 16;
    %end;
    .thread T_57;
    .scope S_0x5568246ffa50;
T_58 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x556824700750_0, 0, 25;
    %end;
    .thread T_58;
    .scope S_0x5568246ffa50;
T_59 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x556824700830_0, 0, 25;
    %end;
    .thread T_59;
    .scope S_0x5568246ffa50;
T_60 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568247009d0_0, 0, 4;
    %end;
    .thread T_60;
    .scope S_0x5568246ffa50;
T_61 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568247009d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568247009d0_0, 4, 5;
    %load/vec4 v0x5568247009d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568247009d0_0, 4, 5;
    %load/vec4 v0x5568247009d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568247009d0_0, 4, 5;
    %load/vec4 v0x5568247005d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x556824700030_0;
    %assign/vec4 v0x556824700110_0, 0;
    %load/vec4 v0x5568247002e0_0;
    %assign/vec4 v0x556824700410_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568247009d0_0, 4, 5;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568247009d0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556824700110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556824700410_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5568246ffa50;
T_62 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x556824700110_0;
    %assign/vec4 v0x556824700200_0, 0;
    %load/vec4 v0x556824700410_0;
    %assign/vec4 v0x5568247004f0_0, 0;
    %load/vec4 v0x556824700200_0;
    %pad/s 25;
    %load/vec4 v0x5568247004f0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x556824700750_0, 0;
    %load/vec4 v0x556824700750_0;
    %assign/vec4 v0x556824700830_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x556824700e30;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568247014f0_0, 0, 8;
    %end;
    .thread T_63;
    .scope S_0x556824700e30;
T_64 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568247015e0_0, 0, 8;
    %end;
    .thread T_64;
    .scope S_0x556824700e30;
T_65 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568247017f0_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_0x556824700e30;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568247018d0_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_0x556824700e30;
T_67 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x556824701b30_0, 0, 25;
    %end;
    .thread T_67;
    .scope S_0x556824700e30;
T_68 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x556824701c10_0, 0, 25;
    %end;
    .thread T_68;
    .scope S_0x556824700e30;
T_69 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556824701db0_0, 0, 4;
    %end;
    .thread T_69;
    .scope S_0x556824700e30;
T_70 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x556824701db0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556824701db0_0, 4, 5;
    %load/vec4 v0x556824701db0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556824701db0_0, 4, 5;
    %load/vec4 v0x556824701db0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556824701db0_0, 4, 5;
    %load/vec4 v0x5568247019b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x556824701410_0;
    %assign/vec4 v0x5568247014f0_0, 0;
    %load/vec4 v0x5568247016c0_0;
    %assign/vec4 v0x5568247017f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556824701db0_0, 4, 5;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556824701db0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568247014f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5568247017f0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x556824700e30;
T_71 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568247014f0_0;
    %assign/vec4 v0x5568247015e0_0, 0;
    %load/vec4 v0x5568247017f0_0;
    %assign/vec4 v0x5568247018d0_0, 0;
    %load/vec4 v0x5568247015e0_0;
    %pad/s 25;
    %load/vec4 v0x5568247018d0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x556824701b30_0, 0;
    %load/vec4 v0x556824701b30_0;
    %assign/vec4 v0x556824701c10_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5568246f4220;
T_72 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246f3e00_0, 0, 16;
    %end;
    .thread T_72;
    .scope S_0x5568246f4220;
T_73 ;
    %wait E_0x5568245e58a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246f7830_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x5568246f7830_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x5568246f72c0_0;
    %load/vec4 v0x5568246f7830_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %inv;
    %load/vec4 v0x5568246f72c0_0;
    %load/vec4 v0x5568246f7830_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246f7830_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246f76b0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246f7830_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246f3e00_0, 4, 5;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x5568246f72c0_0;
    %load/vec4 v0x5568246f7830_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x5568246f72c0_0;
    %load/vec4 v0x5568246f7830_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246f7830_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246f76b0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246f7830_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246f3e00_0, 4, 5;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x5568246f72c0_0;
    %load/vec4 v0x5568246f7830_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x5568246f72c0_0;
    %load/vec4 v0x5568246f7830_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %addi 22, 0, 36;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246f7830_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246f76b0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246f7830_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246f3e00_0, 4, 5;
T_73.5 ;
T_73.3 ;
    %load/vec4 v0x5568246f7830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568246f7830_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5568246f4450;
T_74 ;
    %wait E_0x5568245e58a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246f78f0_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x5568246f78f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x5568246f72c0_0;
    %load/vec4 v0x5568246f78f0_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %pushi/vec4 4294967294, 0, 32;
    %concati/vec4 11, 0, 4;
    %sub;
    %pad/s 38;
    %subi 13, 0, 38;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246f78f0_0;
    %pad/s 33;
    %muli 14, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246f7580_0, 4, 5;
    %load/vec4 v0x5568246f78f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568246f78f0_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5568246f3a10;
T_75 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568246f76b0_0, 0, 16;
    %end;
    .thread T_75;
    .scope S_0x5568246f3a10;
T_76 ;
    %pushi/vec4 0, 0, 112;
    %store/vec4 v0x5568246f7580_0, 0, 112;
    %end;
    .thread T_76;
    .scope S_0x5568246f3a10;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246f7a60_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x5568246f3a10;
T_78 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f73a0_0;
    %assign/vec4 v0x5568246f7a60_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5568246ecb70;
T_79 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5568246ed1b0_0, 0, 17;
    %end;
    .thread T_79;
    .scope S_0x5568246ecb70;
T_80 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246ecf00_0;
    %pad/s 17;
    %load/vec4 v0x5568246ecfe0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x5568246ed1b0_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5568246ed630;
T_81 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5568246edc40_0, 0, 17;
    %end;
    .thread T_81;
    .scope S_0x5568246ed630;
T_82 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246ed990_0;
    %pad/s 17;
    %load/vec4 v0x5568246eda70_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x5568246edc40_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5568246ee0a0;
T_83 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5568246ee6e0_0, 0, 17;
    %end;
    .thread T_83;
    .scope S_0x5568246ee0a0;
T_84 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246ee430_0;
    %pad/s 17;
    %load/vec4 v0x5568246ee510_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x5568246ee6e0_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x5568246eeb60;
T_85 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5568246ef280_0, 0, 17;
    %end;
    .thread T_85;
    .scope S_0x5568246eeb60;
T_86 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246eefd0_0;
    %pad/s 17;
    %load/vec4 v0x5568246ef0b0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x5568246ef280_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5568246f0450;
T_87 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5568246f0a90_0, 0, 18;
    %end;
    .thread T_87;
    .scope S_0x5568246f0450;
T_88 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f07e0_0;
    %pad/s 18;
    %load/vec4 v0x5568246f08c0_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x5568246f0a90_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5568246f0f10;
T_89 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5568246f1520_0, 0, 18;
    %end;
    .thread T_89;
    .scope S_0x5568246f0f10;
T_90 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f1270_0;
    %pad/s 18;
    %load/vec4 v0x5568246f1350_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x5568246f1520_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5568246f1f00;
T_91 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5568246f2560_0, 0, 19;
    %end;
    .thread T_91;
    .scope S_0x5568246f1f00;
T_92 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f22b0_0;
    %pad/s 19;
    %load/vec4 v0x5568246f2390_0;
    %pad/s 19;
    %add;
    %assign/vec4 v0x5568246f2560_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5568246f19a0;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246f27d0_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x5568246f19a0;
T_94 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f27d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5568246f2a50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5568246f27d0_0, 0;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5568246ef710;
T_95 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568246f2e90_0, 0, 2;
    %end;
    .thread T_95;
    .scope S_0x5568246ef710;
T_96 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f2e90_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5568246f3170_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x5568246f2e90_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x5568246ebe00;
T_97 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568246f3580_0, 0, 3;
    %end;
    .thread T_97;
    .scope S_0x5568246ebe00;
T_98 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246f3580_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5568246f37a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %assign/vec4 v0x5568246f3580_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5568246ea290;
T_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246eacc0_0, 0, 32;
    %end;
    .thread T_99;
    .scope S_0x5568246ea290;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246eb9b0_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x5568246ea290;
T_101 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568246eb5d0_0, 0, 2;
    %end;
    .thread T_101;
    .scope S_0x5568246ea290;
T_102 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246eb8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568246eb9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5568246eacc0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x5568246eb290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x5568246eb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x5568246eaea0_0;
    %assign/vec4 v0x5568246eacc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568246eb9b0_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x5568246eb110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x5568246eacc0_0;
    %load/vec4 v0x5568246eaea0_0;
    %add;
    %assign/vec4 v0x5568246eacc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568246eb9b0_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x5568246eacc0_0;
    %load/vec4 v0x5568246eaea0_0;
    %add;
    %assign/vec4 v0x5568246eacc0_0, 0;
T_102.7 ;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5568246ea290;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246eb6b0_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x5568246ea290;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246eb770_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x5568246ea290;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246eb830_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x5568246ea290;
T_106 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246eacc0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x5568246eb6b0_0, 0;
    %load/vec4 v0x5568246eb030_0;
    %parti/s 1, 18, 6;
    %assign/vec4 v0x5568246eb770_0, 0;
    %load/vec4 v0x5568246eb1d0_0;
    %assign/vec4 v0x5568246eb830_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5568246ea290;
T_107 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246eb8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568246eb5d0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x5568246eb290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x5568246eb830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568246eb5d0_0, 0;
    %jmp T_107.5;
T_107.4 ;
    %load/vec4 v0x5568246eacc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5568246eb6b0_0;
    %inv;
    %load/vec4 v0x5568246eb770_0;
    %inv;
    %and;
    %and;
    %load/vec4 v0x5568246eb5d0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246eb5d0_0, 4, 5;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x5568246eacc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x5568246eb6b0_0;
    %load/vec4 v0x5568246eb770_0;
    %and;
    %and;
    %load/vec4 v0x5568246eb5d0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568246eb5d0_0, 4, 5;
    %jmp T_107.9;
T_107.8 ;
    %load/vec4 v0x5568246eb5d0_0;
    %assign/vec4 v0x5568246eb5d0_0, 0;
T_107.9 ;
T_107.7 ;
T_107.5 ;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x5568246ea290;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246eb430_0, 0, 32;
    %end;
    .thread T_108;
    .scope S_0x5568246ea290;
T_109 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246eadc0_0, 0, 32;
    %end;
    .thread T_109;
    .scope S_0x5568246ea290;
T_110 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246ebb80_0, 0, 1;
    %end;
    .thread T_110;
    .scope S_0x5568246ea290;
T_111 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246ebc40_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x5568246ea290;
T_112 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246eb9b0_0;
    %assign/vec4 v0x5568246ebb80_0, 0;
    %load/vec4 v0x5568246ebb80_0;
    %assign/vec4 v0x5568246ebc40_0, 0;
    %load/vec4 v0x5568246eacc0_0;
    %assign/vec4 v0x5568246eadc0_0, 0;
    %load/vec4 v0x5568246ebb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x5568246eb5d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5568246eb430_0, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x5568246eb5d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5568246eb430_0, 0;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x5568246eadc0_0;
    %assign/vec4 v0x5568246eb430_0, 0;
T_112.5 ;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x5568246eb430_0;
    %assign/vec4 v0x5568246eb430_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x5568246e93d0;
T_113 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x5568247044f0_0, 0, 7;
    %end;
    .thread T_113;
    .scope S_0x5568246e93d0;
T_114 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x556824704590_0, 0, 7;
    %end;
    .thread T_114;
    .scope S_0x5568246e93d0;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556824703740_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x5568246e93d0;
T_116 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5568247035b0_0, 0, 19;
    %end;
    .thread T_116;
    .scope S_0x5568246e93d0;
T_117 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568247044f0_0;
    %assign/vec4 v0x556824704590_0, 0;
    %load/vec4 v0x556824704380_0;
    %assign/vec4 v0x556824703740_0, 0;
    %load/vec4 v0x5568247040d0_0;
    %assign/vec4 v0x5568247035b0_0, 0;
    %load/vec4 v0x556824703e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 63, 0, 7;
    %assign/vec4 v0x5568247044f0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x556824704380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x5568247044f0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_117.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5568247044f0_0, 0;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x5568247044f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5568247044f0_0, 0;
T_117.5 ;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x5568247044f0_0;
    %assign/vec4 v0x5568247044f0_0, 0;
T_117.3 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x5568246e8360;
T_118 ;
    %wait E_0x5568245e58a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246e90b0_0, 0, 32;
T_118.0 ;
    %load/vec4 v0x5568246e90b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_118.1, 5;
    %load/vec4 v0x5568246e8b50_0;
    %load/vec4 v0x5568246e90b0_0;
    %addi 1, 0, 32;
    %muli 10, 0, 32;
    %subi 1, 0, 32;
    %part/s 1;
    %replicate 6;
    %load/vec4 v0x5568246e8b50_0;
    %load/vec4 v0x5568246e90b0_0;
    %pad/s 33;
    %muli 10, 0, 33;
    %addi 6, 0, 33;
    %part/s 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e90b0_0;
    %muli 10, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e8f10_0, 4, 5;
    %load/vec4 v0x5568246e90b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568246e90b0_0, 0, 32;
    %jmp T_118.0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x5568246e8530;
T_119 ;
    %wait E_0x5568245e58a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246e9190_0, 0, 32;
T_119.0 ;
    %load/vec4 v0x5568246e9190_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_119.1, 5;
    %load/vec4 v0x5568246e8b50_0;
    %load/vec4 v0x5568246e9190_0;
    %pad/s 33;
    %muli 10, 0, 33;
    %pushi/vec4 4294967293, 0, 32;
    %concati/vec4 1, 0, 1;
    %sub;
    %pad/s 35;
    %subi 5, 0, 35;
    %part/s 6;
    %concati/vec4 0, 0, 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e9190_0;
    %pad/s 33;
    %muli 22, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e8de0_0, 4, 5;
    %load/vec4 v0x5568246e9190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568246e9190_0, 0, 32;
    %jmp T_119.0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x5568246e7cc0;
T_120 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5568246e8f10_0, 0, 10;
    %end;
    .thread T_120;
    .scope S_0x5568246e7cc0;
T_121 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5568246e8de0_0, 0, 22;
    %end;
    .thread T_121;
    .scope S_0x5568246e7cc0;
T_122 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246e9270_0, 0, 1;
    %end;
    .thread T_122;
    .scope S_0x5568246e7cc0;
T_123 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246e8c30_0;
    %assign/vec4 v0x5568246e9270_0, 0;
    %jmp T_123;
    .thread T_123;
    .scope S_0x5568246e6ba0;
T_124 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568246e6d70_0, 0, 2;
    %end;
    .thread T_124;
    .scope S_0x5568246e6ba0;
T_125 ;
    %wait E_0x5568245e58a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246e79a0_0, 0, 32;
T_125.0 ;
    %load/vec4 v0x5568246e79a0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_125.1, 5;
    %load/vec4 v0x5568246e7410_0;
    %load/vec4 v0x5568246e79a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %inv;
    %load/vec4 v0x5568246e7410_0;
    %load/vec4 v0x5568246e79a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 6, 0, 35;
    %part/s 7;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 15, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e79a0_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e77d0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e79a0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e6d70_0, 4, 5;
    %jmp T_125.3;
T_125.2 ;
    %load/vec4 v0x5568246e7410_0;
    %load/vec4 v0x5568246e79a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x5568246e7410_0;
    %load/vec4 v0x5568246e79a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 6, 0, 35;
    %part/s 7;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %pushi/vec4 16, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e79a0_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e77d0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e79a0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e6d70_0, 4, 5;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x5568246e7410_0;
    %load/vec4 v0x5568246e79a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x5568246e7410_0;
    %load/vec4 v0x5568246e79a0_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %addi 22, 0, 34;
    %part/s 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e79a0_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e77d0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e79a0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e6d70_0, 4, 5;
T_125.5 ;
T_125.3 ;
    %load/vec4 v0x5568246e79a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568246e79a0_0, 0, 32;
    %jmp T_125.0;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x5568246e6e70;
T_126 ;
    %wait E_0x5568245e58a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568246e7a80_0, 0, 32;
T_126.0 ;
    %load/vec4 v0x5568246e7a80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_126.1, 5;
    %load/vec4 v0x5568246e7410_0;
    %load/vec4 v0x5568246e7a80_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %pushi/vec4 4294967290, 0, 32;
    %concati/vec4 3, 0, 2;
    %sub;
    %pad/s 36;
    %subi 10, 0, 36;
    %part/s 11;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5568246e7a80_0;
    %pad/s 33;
    %muli 11, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5568246e76a0_0, 4, 5;
    %load/vec4 v0x5568246e7a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568246e7a80_0, 0, 32;
    %jmp T_126.0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x5568246e6660;
T_127 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5568246e77d0_0, 0, 5;
    %end;
    .thread T_127;
    .scope S_0x5568246e6660;
T_128 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5568246e76a0_0, 0, 11;
    %end;
    .thread T_128;
    .scope S_0x5568246e6660;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246e7b60_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_0x5568246e6660;
T_130 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246e74f0_0;
    %assign/vec4 v0x5568246e7b60_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x556824690590;
T_131 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x5568246cba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568246d2230_0, 0;
    %load/vec4 v0x5568246d22d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568246d1f60_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x5568246d22d0_0;
    %parti/s 2, 14, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x5568246d1f60_0, 0;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x5568246d22d0_0;
    %parti/s 8, 7, 4;
    %assign/vec4 v0x5568246d1f60_0, 0;
T_131.5 ;
T_131.3 ;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x5568246d1f60_0;
    %assign/vec4 v0x5568246d1f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568246d2230_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x5568246ccd30;
T_132 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568246d1f60_0, 0, 8;
    %end;
    .thread T_132;
    .scope S_0x5568246ccd30;
T_133 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568246d2230_0, 0, 1;
    %end;
    .thread T_133;
    .scope S_0x556824694670;
T_134 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5568247049f0_0, 0, 33;
    %end;
    .thread T_134;
    .scope S_0x556824694670;
T_135 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556824704b30_0, 0, 1;
    %end;
    .thread T_135;
    .scope S_0x556824694670;
T_136 ;
    %wait E_0x5568245e58a0;
    %load/vec4 v0x556824705310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x556824704cc0_0;
    %pad/s 33;
    %load/vec4 v0x556824705200_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x5568247049f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556824704b30_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x5568247048f0_0;
    %assign/vec4 v0x5568247049f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556824704b30_0, 0;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "parallel_perceptron.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/activation.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/relu/relu.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/signed_cast/signed_cast.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_macc/parallel_macc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/accumulator/acc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/adder_tree/adder_tree.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_mult/parallel_mult.v";
