$date
	Sun Oct 23 08:52:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#163033
b1101 !
1"
#163034
b1101 &
b1101 %
1$
#163035
0"
#163038
b101000 &
b101000 %
#163042
b10100 &
b10100 %
#163046
b1010 &
b1010 %
#163050
b101 &
b101 %
#163054
b10000 &
b10000 %
#163058
b1000 &
b1000 %
#163062
b100 &
b100 %
#163066
b10 &
b10 %
#163070
b1 &
1#
b1 %
#163074
b0 &
b0 %
0#
0$
#1099602
b10100 &
b10100 %
1$
b10100 !
1"
#1099603
0"
#1099606
b1010 &
b1010 %
#1099610
b101 &
b101 %
#1099614
b10000 &
b10000 %
#1099618
b1000 &
b1000 %
#1099622
b100 &
b100 %
#1099626
b10 &
b10 %
#1099630
b1 &
1#
b1 %
#1099634
b0 &
b0 %
0#
0$
#2181633
b11000 !
1"
#2181634
b11000 &
b11000 %
1$
#2181635
0"
#2181638
b1100 &
b1100 %
#2181642
b110 &
b110 %
#2181646
b11 &
b11 %
#2181650
b1010 &
b1010 %
#2181654
b101 &
b101 %
#2181658
b10000 &
b10000 %
#2181662
b1000 &
b1000 %
#2181666
b100 &
b100 %
#2181670
b10 &
b10 %
#2181674
b1 &
b1 %
1#
#2181678
b0 &
0#
b0 %
0$
#4500012
