implementations:
  - interface: { name: LUT, parameters: { num_inputs: 4 } }
    modules:
      - module_name: LUT4
        filepath: ../verilator_xilinx/LUT4.v
        racket_import_filepath: ../modules_for_importing/xilinx_ultrascale_plus/LUT4.v
        # Ports list omitted because it's the same as the interface.
        parameters: [{ name: INIT, value: INIT }]
        ports:
          [
            { name: I0, direction: input, bitwidth: 1, value: I0 },
            { name: I1, direction: input, bitwidth: 1, value: I1 },
            { name: I2, direction: input, bitwidth: 1, value: I2 },
            { name: I3, direction: input, bitwidth: 1, value: I3 },
            { name: O, direction: output, bitwidth: 1, value: O },
          ]
    internal_data: { INIT: 16 }
