// Seed: 3003216661
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5
);
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    output tri id_8,
    input uwire id_9
);
  supply1 id_11 = id_0;
  module_0(
      id_2, id_7, id_1, id_8, id_8, id_1
  );
  always id_8 = 1;
  assign id_11 = 1;
endmodule
