Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 21:19:05 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.866     -533.685                    203                 4029        0.039        0.000                      0                 4029        4.500        0.000                       0                  1343  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.866     -533.685                    203                 4029        0.039        0.000                      0                 4029        4.500        0.000                       0                  1343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          203  Failing Endpoints,  Worst Slack       -8.866ns,  Total Violation     -533.685ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.866ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 9.656ns (51.220%)  route 9.196ns (48.780%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.981     6.844    dropControl/failHole4/FSM_sequential_game_state[3]_i_7[5]
    SLICE_X63Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  dropControl/failHole4/address_fb12_i_39/O
                         net (fo=1, routed)           0.263     7.231    dropControl/failHole4/address_fb12_i_39_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.355 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.888     8.244    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I3_O)        0.124     8.368 r  dropControl/failHole4/address_fb12_i_24__0/O
                         net (fo=9, routed)           0.483     8.851    dropControl/failHole4/fix_y[3]
    SLICE_X64Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.975 r  dropControl/failHole4/address_fb12_i_14__0/O
                         net (fo=9, routed)           1.184    10.159    dropControl/failHole1/DI[3]
    SLICE_X36Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.544 r  dropControl/failHole1/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.544    dropControl/failHole1/conflict3_carry_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.658 r  dropControl/failHole1/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.658    dropControl/failHole1/conflict3_carry__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.897 r  dropControl/failHole1/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.450    12.347    dropControl/failHole1/conflict3_carry__1_n_5
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    16.561 r  dropControl/failHole1/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.617    dropControl/failHole1/conflict2__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.135 r  dropControl/failHole1/conflict2__1/P[0]
                         net (fo=2, routed)           1.191    19.326    dropControl/failHole1/conflict2__1_n_105
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124    19.450 r  dropControl/failHole1/conflict2_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.450    dropControl/failHole1/conflict2_carry_i_3__1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.000 r  dropControl/failHole1/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.009    20.009    dropControl/failHole1/conflict2_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.231 r  dropControl/failHole1/conflict2_carry__0/O[0]
                         net (fo=1, routed)           1.002    21.233    dropControl/failHole1/conflict2_carry__0_n_7
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.299    21.532 r  dropControl/failHole1/conflict1_carry__4_i_4__1/O
                         net (fo=1, routed)           0.000    21.532    dropControl/failHole1/conflict1_carry__4_i_4__1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.140 f  dropControl/failHole1/conflict1_carry__4/O[3]
                         net (fo=1, routed)           1.223    23.363    dropControl/failHole1/conflict1_carry__4_n_4
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.307    23.670 r  dropControl/failHole1/conflict_i_2__0/O
                         net (fo=1, routed)           0.466    24.136    dropControl/failHole1/conflict_i_2__0_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.260 r  dropControl/failHole1/conflict_i_1/O
                         net (fo=1, routed)           0.000    24.260    dropControl/failHole1/conflict_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dropControl/failHole1/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.661    15.083    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  dropControl/failHole1/conflict_reg/C
                         clock pessimism              0.267    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.079    15.394    dropControl/failHole1/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                         -24.260    
  -------------------------------------------------------------------
                         slack                                 -8.866    

Slack (VIOLATED) :        -8.741ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.688ns  (logic 9.786ns (52.366%)  route 8.902ns (47.634%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          1.248     7.112    dropControl/failHole1/address_fb12_i_36[1]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.236 r  dropControl/failHole1/address_fb1_reg_i_41/O
                         net (fo=1, routed)           0.622     7.858    dropControl/failHole4/address_fb1_reg_i_20__1_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  dropControl/failHole4/address_fb1_reg_i_29__0/O
                         net (fo=1, routed)           0.404     8.386    dropControl/failHole4/address_fb1_reg_i_29__0_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.510 r  dropControl/failHole4/address_fb1_reg_i_20__1/O
                         net (fo=9, routed)           0.619     9.129    dropControl/failHole4/fix_x[6]
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.253 r  dropControl/failHole4/address_fb1_reg_i_11__1/O
                         net (fo=9, routed)           1.008    10.261    dropControl/failHole3/conflict2__4_2[2]
    SLICE_X68Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.659 r  dropControl/failHole3/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.659    dropControl/failHole3/conflict3__27_carry__0_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 r  dropControl/failHole3/conflict3__27_carry__1/O[2]
                         net (fo=58, routed)          1.436    12.334    dropControl/failHole3/conflict3__27_carry__1_n_5
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.548 r  dropControl/failHole3/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.550    dropControl/failHole3/conflict2__3_n_106
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.068 r  dropControl/failHole3/conflict2__4/P[1]
                         net (fo=2, routed)           0.906    18.974    dropControl/failHole3/conflict2__4_n_104
    SLICE_X78Y12         LUT2 (Prop_lut2_I0_O)        0.124    19.098 r  dropControl/failHole3/conflict2__44_carry_i_2__2/O
                         net (fo=1, routed)           0.000    19.098    dropControl/failHole3/conflict2__44_carry_i_2__2_n_0
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.478 r  dropControl/failHole3/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    19.478    dropControl/failHole3/conflict2__44_carry_n_0
    SLICE_X78Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.595 r  dropControl/failHole3/conflict2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.595    dropControl/failHole3/conflict2__44_carry__0_n_0
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.918 r  dropControl/failHole3/conflict2__44_carry__1/O[1]
                         net (fo=2, routed)           0.752    20.670    dropControl/failHole3/conflict2__44_carry__1_n_6
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.306    20.976 r  dropControl/failHole3/conflict1_carry__5_i_3__3/O
                         net (fo=1, routed)           0.000    20.976    dropControl/failHole3/conflict1_carry__5_i_3__3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.526 r  dropControl/failHole3/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.526    dropControl/failHole3/conflict1_carry__5_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.765 f  dropControl/failHole3/conflict1_carry__6/O[2]
                         net (fo=1, routed)           0.839    22.604    dropControl/failHole3/conflict1_carry__6_n_5
    SLICE_X75Y14         LUT6 (Prop_lut6_I1_O)        0.302    22.906 r  dropControl/failHole3/conflict_i_3__3/O
                         net (fo=1, routed)           1.066    23.971    dropControl/failHole3/conflict_i_3__3_n_0
    SLICE_X71Y32         LUT5 (Prop_lut5_I1_O)        0.124    24.095 r  dropControl/failHole3/conflict_i_1/O
                         net (fo=1, routed)           0.000    24.095    dropControl/failHole3/conflict_i_1_n_0
    SLICE_X71Y32         FDRE                                         r  dropControl/failHole3/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.669    15.091    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X71Y32         FDRE                                         r  dropControl/failHole3/conflict_reg/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X71Y32         FDRE (Setup_fdre_C_D)        0.031    15.354    dropControl/failHole3/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -24.095    
  -------------------------------------------------------------------
                         slack                                 -8.741    

Slack (VIOLATED) :        -8.557ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.503ns  (logic 9.868ns (53.331%)  route 8.635ns (46.669%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.981     6.844    dropControl/failHole4/FSM_sequential_game_state[3]_i_7[5]
    SLICE_X63Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  dropControl/failHole4/address_fb12_i_39/O
                         net (fo=1, routed)           0.263     7.231    dropControl/failHole4/address_fb12_i_39_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.355 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.888     8.244    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I3_O)        0.124     8.368 r  dropControl/failHole4/address_fb12_i_24__0/O
                         net (fo=9, routed)           0.483     8.851    dropControl/failHole4/fix_y[3]
    SLICE_X64Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.975 r  dropControl/failHole4/address_fb12_i_14__0/O
                         net (fo=9, routed)           0.873     9.848    dropControl/failHole4/DI[3]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.233 r  dropControl/failHole4/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.233    dropControl/failHole4/conflict3_carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  dropControl/failHole4/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.347    dropControl/failHole4/conflict3_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.586 r  dropControl/failHole4/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.384    11.970    dropControl/failHole4/conflict3_carry__1_n_5
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    16.184 r  dropControl/failHole4/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.186    dropControl/failHole4/conflict2__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.704 r  dropControl/failHole4/conflict2__1/P[0]
                         net (fo=2, routed)           1.040    18.744    dropControl/failHole4/conflict2__1_n_105
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.868 r  dropControl/failHole4/conflict2_carry_i_3__4/O
                         net (fo=1, routed)           0.000    18.868    dropControl/failHole4/conflict2_carry_i_3__4_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.401 r  dropControl/failHole4/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.401    dropControl/failHole4/conflict2_carry_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.620 r  dropControl/failHole4/conflict2_carry__0/O[0]
                         net (fo=1, routed)           1.249    20.869    dropControl/failHole4/conflict2_carry__0_n_7
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.295    21.164 r  dropControl/failHole4/conflict1_carry__4_i_4__4/O
                         net (fo=1, routed)           0.000    21.164    dropControl/failHole4/conflict1_carry__4_i_4__4_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.696 r  dropControl/failHole4/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.696    dropControl/failHole4/conflict1_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.009 f  dropControl/failHole4/conflict1_carry__5/O[3]
                         net (fo=1, routed)           0.814    22.823    dropControl/failHole4/conflict1_carry__5_n_4
    SLICE_X61Y32         LUT6 (Prop_lut6_I2_O)        0.306    23.129 r  dropControl/failHole4/conflict_i_3__4/O
                         net (fo=1, routed)           0.658    23.787    dropControl/failHole4/conflict_i_3__4_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.911 r  dropControl/failHole4/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.911    dropControl/failHole4/conflict_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  dropControl/failHole4/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.668    15.090    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  dropControl/failHole4/conflict_reg/C
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)        0.032    15.354    dropControl/failHole4/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -23.911    
  -------------------------------------------------------------------
                         slack                                 -8.557    

Slack (VIOLATED) :        -8.552ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.497ns  (logic 9.863ns (53.321%)  route 8.634ns (46.679%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.981     6.844    dropControl/failHole4/FSM_sequential_game_state[3]_i_7[5]
    SLICE_X63Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  dropControl/failHole4/address_fb12_i_39/O
                         net (fo=1, routed)           0.263     7.231    dropControl/failHole4/address_fb12_i_39_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.355 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.888     8.244    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I3_O)        0.124     8.368 r  dropControl/failHole4/address_fb12_i_24__0/O
                         net (fo=9, routed)           0.483     8.851    dropControl/failHole4/fix_y[3]
    SLICE_X64Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.975 r  dropControl/failHole4/address_fb12_i_14__0/O
                         net (fo=9, routed)           0.784     9.758    dropControl/winHole/DI[3]
    SLICE_X64Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  dropControl/winHole/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.009    10.152    dropControl/winHole/conflict3_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  dropControl/winHole/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.266    dropControl/winHole/conflict3_carry__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.600 r  dropControl/winHole/conflict3_carry__1/O[1]
                         net (fo=4, routed)           1.506    12.106    dropControl/winHole/conflict3_carry__1_n_6
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    16.321 r  dropControl/winHole/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.323    dropControl/winHole/conflict2__0_n_106
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.841 r  dropControl/winHole/conflict2__1/P[0]
                         net (fo=2, routed)           1.330    19.171    dropControl/winHole/conflict2__1_n_105
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    19.295 r  dropControl/winHole/conflict2_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.295    dropControl/winHole/conflict2_carry_i_3__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.828 r  dropControl/winHole/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.828    dropControl/winHole/conflict2_carry_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.143 r  dropControl/winHole/conflict2_carry__0/O[3]
                         net (fo=1, routed)           0.583    20.726    dropControl/winHole/conflict2_carry__0_n_4
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.307    21.033 r  dropControl/winHole/conflict1_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000    21.033    dropControl/winHole/conflict1_carry__4_i_1__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.434 r  dropControl/winHole/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.434    dropControl/winHole/conflict1_carry__4_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.673 f  dropControl/winHole/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.954    22.627    dropControl/winHole/conflict1_carry__5_n_5
    SLICE_X63Y19         LUT6 (Prop_lut6_I2_O)        0.302    22.929 r  dropControl/winHole/conflict_i_4__0/O
                         net (fo=1, routed)           0.852    23.781    dropControl/winHole/conflict_i_4__0_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.905 r  dropControl/winHole/conflict_i_2/O
                         net (fo=1, routed)           0.000    23.905    dropControl/winHole/conflict_i_2_n_0
    SLICE_X63Y32         FDRE                                         r  dropControl/winHole/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.668    15.090    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  dropControl/winHole/conflict_reg/C
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)        0.031    15.353    dropControl/winHole/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -23.905    
  -------------------------------------------------------------------
                         slack                                 -8.552    

Slack (VIOLATED) :        -8.498ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.467ns  (logic 9.738ns (52.733%)  route 8.729ns (47.267%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          1.248     7.112    dropControl/failHole1/address_fb12_i_36[1]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.236 r  dropControl/failHole1/address_fb1_reg_i_41/O
                         net (fo=1, routed)           0.622     7.858    dropControl/failHole4/address_fb1_reg_i_20__1_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  dropControl/failHole4/address_fb1_reg_i_29__0/O
                         net (fo=1, routed)           0.404     8.386    dropControl/failHole4/address_fb1_reg_i_29__0_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.510 r  dropControl/failHole4/address_fb1_reg_i_20__1/O
                         net (fo=9, routed)           0.619     9.129    dropControl/failHole4/fix_x[6]
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.253 r  dropControl/failHole4/address_fb1_reg_i_11__1/O
                         net (fo=9, routed)           0.740     9.994    dropControl/failHole5/conflict2__4_2[2]
    SLICE_X61Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.392 r  dropControl/failHole5/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.392    dropControl/failHole5/conflict3__27_carry__0_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.631 r  dropControl/failHole5/conflict3__27_carry__1/O[2]
                         net (fo=58, routed)          1.339    11.970    dropControl/failHole5/conflict3__27_carry__1_n_5
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.184 r  dropControl/failHole5/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.186    dropControl/failHole5/conflict2__3_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.704 r  dropControl/failHole5/conflict2__4/P[2]
                         net (fo=2, routed)           1.037    18.740    dropControl/failHole5/conflict2__4_n_103
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    18.864 r  dropControl/failHole5/conflict2__44_carry_i_1__4/O
                         net (fo=1, routed)           0.000    18.864    dropControl/failHole5/conflict2__44_carry_i_1__4_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.240 r  dropControl/failHole5/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    19.240    dropControl/failHole5/conflict2__44_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.357 r  dropControl/failHole5/conflict2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.357    dropControl/failHole5/conflict2__44_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.680 r  dropControl/failHole5/conflict2__44_carry__1/O[1]
                         net (fo=2, routed)           0.874    20.555    dropControl/failHole5/conflict2__44_carry__1_n_6
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.306    20.861 r  dropControl/failHole5/conflict1_carry__5_i_3__5/O
                         net (fo=1, routed)           0.000    20.861    dropControl/failHole5/conflict1_carry__5_i_3__5_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.394 r  dropControl/failHole5/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.394    dropControl/failHole5/conflict1_carry__5_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.613 f  dropControl/failHole5/conflict1_carry__6/O[0]
                         net (fo=1, routed)           1.171    22.784    dropControl/failHole5/conflict1_carry__6_n_7
    SLICE_X62Y47         LUT6 (Prop_lut6_I3_O)        0.295    23.079 r  dropControl/failHole5/conflict_i_3__5/O
                         net (fo=1, routed)           0.671    23.750    dropControl/failHole5/conflict_i_3__5_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    23.874 r  dropControl/failHole5/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.874    dropControl/failHole5/conflict_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  dropControl/failHole5/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.674    15.096    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  dropControl/failHole5/conflict_reg/C
                         clock pessimism              0.284    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.031    15.376    dropControl/failHole5/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -23.874    
  -------------------------------------------------------------------
                         slack                                 -8.498    

Slack (VIOLATED) :        -8.466ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole7/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 9.807ns (53.117%)  route 8.656ns (46.883%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          1.248     7.112    dropControl/failHole1/address_fb12_i_36[1]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.236 r  dropControl/failHole1/address_fb1_reg_i_41/O
                         net (fo=1, routed)           0.622     7.858    dropControl/failHole4/address_fb1_reg_i_20__1_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  dropControl/failHole4/address_fb1_reg_i_29__0/O
                         net (fo=1, routed)           0.404     8.386    dropControl/failHole4/address_fb1_reg_i_29__0_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.510 r  dropControl/failHole4/address_fb1_reg_i_20__1/O
                         net (fo=9, routed)           0.619     9.129    dropControl/failHole4/fix_x[6]
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.253 r  dropControl/failHole4/address_fb1_reg_i_11__1/O
                         net (fo=9, routed)           0.601     9.854    dropControl/failHole7/conflict2__4_2[2]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.258 r  dropControl/failHole7/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    dropControl/failHole7/conflict3__27_carry__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.497 r  dropControl/failHole7/conflict3__27_carry__1/O[2]
                         net (fo=58, routed)          1.456    11.953    dropControl/failHole7/conflict3__27_carry__1_n_5
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213    16.166 r  dropControl/failHole7/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.168    dropControl/failHole7/conflict2__3_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.686 r  dropControl/failHole7/conflict2__4/P[0]
                         net (fo=2, routed)           1.183    18.869    dropControl/failHole7/conflict2__4_n_105
    SLICE_X60Y49         LUT2 (Prop_lut2_I0_O)        0.124    18.993 r  dropControl/failHole7/conflict2__44_carry_i_3__6/O
                         net (fo=1, routed)           0.000    18.993    dropControl/failHole7/conflict2__44_carry_i_3__6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  dropControl/failHole7/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.001    19.527    dropControl/failHole7/conflict2__44_carry_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.850 r  dropControl/failHole7/conflict2__44_carry__0/O[1]
                         net (fo=2, routed)           0.996    20.846    dropControl/failHole7/conflict2__44_carry__0_n_6
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.306    21.152 r  dropControl/failHole7/conflict1_carry__4_i_3__7/O
                         net (fo=1, routed)           0.000    21.152    dropControl/failHole7/conflict1_carry__4_i_3__7_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.702 r  dropControl/failHole7/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.702    dropControl/failHole7/conflict1_carry__4_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.924 f  dropControl/failHole7/conflict1_carry__5/O[0]
                         net (fo=1, routed)           0.949    22.873    dropControl/failHole7/conflict1_carry__5_n_7
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.299    23.172 r  dropControl/failHole7/conflict_i_2__6/O
                         net (fo=1, routed)           0.574    23.747    dropControl/failHole7/conflict_i_2__6_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    23.871 r  dropControl/failHole7/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.871    dropControl/failHole7/conflict_i_1_n_0
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.676    15.098    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
                         clock pessimism              0.309    15.408    
                         clock uncertainty           -0.035    15.372    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)        0.032    15.404    dropControl/failHole7/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -23.871    
  -------------------------------------------------------------------
                         slack                                 -8.466    

Slack (VIOLATED) :        -8.138ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole6/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.085ns  (logic 9.960ns (55.074%)  route 8.125ns (44.926%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.981     6.844    dropControl/failHole4/FSM_sequential_game_state[3]_i_7[5]
    SLICE_X63Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  dropControl/failHole4/address_fb12_i_39/O
                         net (fo=1, routed)           0.263     7.231    dropControl/failHole4/address_fb12_i_39_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.355 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.782     8.137    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.261 r  dropControl/failHole4/address_fb12_i_25__0/O
                         net (fo=9, routed)           0.363     8.624    dropControl/failHole4/fix_y[2]
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.748 r  dropControl/failHole4/address_fb12_i_15__0/O
                         net (fo=9, routed)           1.017     9.765    dropControl/failHole6/DI[2]
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.163 r  dropControl/failHole6/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.009    10.172    dropControl/failHole6/conflict3_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.286 r  dropControl/failHole6/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.286    dropControl/failHole6/conflict3_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.525 r  dropControl/failHole6/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.374    11.899    dropControl/failHole6/conflict3_carry__1_n_5
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214    16.113 r  dropControl/failHole6/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.115    dropControl/failHole6/conflict2__0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.633 r  dropControl/failHole6/conflict2__1/P[2]
                         net (fo=2, routed)           0.997    18.630    dropControl/failHole6/conflict2__1_n_103
    SLICE_X78Y26         LUT2 (Prop_lut2_I0_O)        0.124    18.754 r  dropControl/failHole6/conflict2_carry_i_1__6/O
                         net (fo=1, routed)           0.000    18.754    dropControl/failHole6/conflict2_carry_i_1__6_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.130 r  dropControl/failHole6/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.130    dropControl/failHole6/conflict2_carry_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.453 r  dropControl/failHole6/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.666    20.119    dropControl/failHole6/conflict2_carry__0_n_6
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.306    20.425 r  dropControl/failHole6/conflict1_carry__4_i_3__6/O
                         net (fo=1, routed)           0.000    20.425    dropControl/failHole6/conflict1_carry__4_i_3__6_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  dropControl/failHole6/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.958    dropControl/failHole6/conflict1_carry__4_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  dropControl/failHole6/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.075    dropControl/failHole6/conflict1_carry__5_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.390 f  dropControl/failHole6/conflict1_carry__6/O[3]
                         net (fo=1, routed)           0.807    22.196    dropControl/failHole6/conflict1_carry__6_n_4
    SLICE_X76Y37         LUT6 (Prop_lut6_I4_O)        0.307    22.503 r  dropControl/failHole6/conflict_i_3__6/O
                         net (fo=1, routed)           0.865    23.369    dropControl/failHole6/conflict_i_3__6_n_0
    SLICE_X63Y35         LUT5 (Prop_lut5_I1_O)        0.124    23.493 r  dropControl/failHole6/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.493    dropControl/failHole6/conflict_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  dropControl/failHole6/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.671    15.093    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  dropControl/failHole6/conflict_reg/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.029    15.354    dropControl/failHole6/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                 -8.138    

Slack (VIOLATED) :        -7.706ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.665ns  (logic 9.452ns (53.508%)  route 8.213ns (46.492%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.805     5.408    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          1.248     7.112    dropControl/failHole1/address_fb12_i_36[1]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.236 r  dropControl/failHole1/address_fb1_reg_i_41/O
                         net (fo=1, routed)           0.622     7.858    dropControl/failHole4/address_fb1_reg_i_20__1_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  dropControl/failHole4/address_fb1_reg_i_29__0/O
                         net (fo=1, routed)           0.404     8.386    dropControl/failHole4/address_fb1_reg_i_29__0_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.510 r  dropControl/failHole4/address_fb1_reg_i_20__1/O
                         net (fo=9, routed)           0.619     9.129    dropControl/failHole4/fix_x[6]
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.253 r  dropControl/failHole4/address_fb1_reg_i_11__1/O
                         net (fo=9, routed)           0.707     9.960    dropControl/failHole2/conflict2__4_2[2]
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.358 r  dropControl/failHole2/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.358    dropControl/failHole2/conflict3__27_carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.692 r  dropControl/failHole2/conflict3__27_carry__1/O[1]
                         net (fo=4, routed)           0.931    11.624    dropControl/failHole2/conflict3__27_carry__1_n_6
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.839 r  dropControl/failHole2/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.841    dropControl/failHole2/conflict2__3_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.359 r  dropControl/failHole2/conflict2__4/P[1]
                         net (fo=2, routed)           0.937    18.296    dropControl/failHole2/conflict2__4_n_104
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    18.420 r  dropControl/failHole2/conflict2__44_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.420    dropControl/failHole2/conflict2__44_carry_i_2__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.800 r  dropControl/failHole2/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    18.800    dropControl/failHole2/conflict2__44_carry_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.123 r  dropControl/failHole2/conflict2__44_carry__0/O[1]
                         net (fo=2, routed)           0.819    19.942    dropControl/failHole2/conflict2__44_carry__0_n_6
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.778    20.720 f  dropControl/failHole2/conflict1_carry__4/O[3]
                         net (fo=1, routed)           1.453    22.173    dropControl/failHole2/conflict1_carry__4_n_4
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.306    22.479 r  dropControl/failHole2/conflict_i_2__1/O
                         net (fo=1, routed)           0.469    22.948    dropControl/failHole2/conflict_i_2__1_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.072 r  dropControl/failHole2/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.072    dropControl/failHole2/conflict_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  dropControl/failHole2/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.666    15.088    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  dropControl/failHole2/conflict_reg/C
                         clock pessimism              0.284    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.029    15.366    dropControl/failHole2/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -23.072    
  -------------------------------------------------------------------
                         slack                                 -7.706    

Slack (VIOLATED) :        -6.002ns  (required time - arrival time)
  Source:                 getAllPos/y_succeeded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/genDecide/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.745ns  (logic 9.545ns (60.623%)  route 6.200ns (39.377%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.800     5.403    getAllPos/CLK_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  getAllPos/y_succeeded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  getAllPos/y_succeeded_reg[2]/Q
                         net (fo=1, routed)           0.936     6.857    getAllPos/genDecide/conflict2__1_0[2]
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  getAllPos/genDecide/conflict3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.981    getAllPos/genDecide/conflict3_carry_i_2_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.361 r  getAllPos/genDecide/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.361    getAllPos/genDecide/conflict3_carry_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  getAllPos/genDecide/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.478    getAllPos/genDecide/conflict3_carry__0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.697 r  getAllPos/genDecide/conflict3_carry__1/O[0]
                         net (fo=66, routed)          1.861     9.558    getAllPos/genDecide/conflict3_carry__1_n_7
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.765 r  getAllPos/genDecide/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.767    getAllPos/genDecide/conflict2__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.285 r  getAllPos/genDecide/conflict2__1/P[1]
                         net (fo=2, routed)           1.009    16.293    getAllPos/genDecide/conflict2__1_n_104
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.417 r  getAllPos/genDecide/conflict2_carry_i_2/O
                         net (fo=1, routed)           0.000    16.417    getAllPos/genDecide/conflict2_carry_i_2_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.797 r  getAllPos/genDecide/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    16.797    getAllPos/genDecide/conflict2_carry_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.120 r  getAllPos/genDecide/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.734    17.854    getAllPos/genDecide/conflict2_carry__0_n_6
    SLICE_X57Y72         LUT2 (Prop_lut2_I1_O)        0.306    18.160 r  getAllPos/genDecide/conflict1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.160    getAllPos/genDecide/conflict1_carry__4_i_3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.710 r  getAllPos/genDecide/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.710    getAllPos/genDecide/conflict1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.824 r  getAllPos/genDecide/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.824    getAllPos/genDecide/conflict1_carry__5_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.063 f  getAllPos/genDecide/conflict1_carry__6/O[2]
                         net (fo=1, routed)           1.036    20.099    getAllPos/genDecide/conflict1_carry__6_n_5
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.302    20.401 r  getAllPos/genDecide/conflict_i_3/O
                         net (fo=1, routed)           0.622    21.024    getAllPos/genDecide/conflict_i_3_n_0
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.148 r  getAllPos/genDecide/conflict_i_1/O
                         net (fo=1, routed)           0.000    21.148    getAllPos/genDecide/conflict_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  getAllPos/genDecide/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.494    14.917    getAllPos/genDecide/CLK_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  getAllPos/genDecide/conflict_reg/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)        0.077    15.145    getAllPos/genDecide/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -21.148    
  -------------------------------------------------------------------
                         slack                                 -6.002    

Slack (VIOLATED) :        -3.914ns  (required time - arrival time)
  Source:                 FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawSelect/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.309ns  (logic 6.162ns (50.060%)  route 6.147ns (49.940%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.790     5.393    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  FSM_sequential_game_state_reg[2]/Q
                         net (fo=104, routed)         4.040     9.951    drawScreen/drawLayers/drawSelect/address_fb12_1[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124    10.075 r  drawScreen/drawLayers/drawSelect/LED_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           1.043    11.118    drawScreen/drawLayers/drawSelect/FSM_sequential_game_state_reg[3]_rep
    SLICE_X32Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.242 r  drawScreen/drawLayers/drawSelect/address_fb12_i_10__1/O
                         net (fo=1, routed)           1.062    12.304    drawScreen/drawLayers/drawSelect/address_fb12_i_10__1_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[0])
                                                      5.396    17.700 r  drawScreen/drawLayers/drawSelect/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    17.702    drawScreen/drawLayers/drawSelect/address_fb12_n_153
    DSP48_X0Y24          DSP48E1                                      r  drawScreen/drawLayers/drawSelect/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.614    15.036    drawScreen/drawLayers/drawSelect/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  drawScreen/drawLayers/drawSelect/address_fb1_reg/CLK
                         clock pessimism              0.187    15.223    
                         clock uncertainty           -0.035    15.188    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.788    drawScreen/drawLayers/drawSelect/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                 -3.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.220%)  route 0.248ns (63.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.627     1.547    getAccel/getXY/U0/SYSCLK
    SLICE_X51Y35         FDRE                                         r  getAccel/getXY/U0/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  getAccel/getXY/U0/ACCEL_X_reg[11]/Q
                         net (fo=1, routed)           0.248     1.936    getAccel/accel_y_wire[11]
    SLICE_X54Y35         FDRE                                         r  getAccel/accel_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.899     2.064    getAccel/CLK_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  getAccel/accel_y_reg[11]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.087     1.897    getAccel/accel_y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBackground/address_fb2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.126ns (34.955%)  route 0.234ns (65.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.665     1.585    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.711 r  drawScreen/drawLayers/drawBackground/address_fb1_reg/P[1]
                         net (fo=1, routed)           0.234     1.945    drawScreen/drawLayers/drawBackground/address_fb1_reg_n_104
    SLICE_X15Y49         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_fb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.917     2.082    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_fb2_reg[1]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.070     1.901    drawScreen/drawLayers/drawBackground/address_fb2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 newGameClr/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newGamePulse/r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.174%)  route 0.250ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.566     1.485    newGameClr/CLK_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  newGameClr/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  newGameClr/cnt_reg[3]/Q
                         net (fo=3, routed)           0.250     1.883    newGamePulse/Q[0]
    SLICE_X58Y49         FDRE                                         r  newGamePulse/r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.908     2.073    newGamePulse/CLK_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  newGamePulse/r1_reg/C
                         clock pessimism             -0.250     1.822    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.005     1.827    newGamePulse/r1_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBackground/address_fb2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.126ns (32.773%)  route 0.258ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.665     1.585    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.711 r  drawScreen/drawLayers/drawBackground/address_fb1_reg/P[2]
                         net (fo=1, routed)           0.258     1.969    drawScreen/drawLayers/drawBackground/address_fb1_reg_n_103
    SLICE_X16Y49         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_fb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.917     2.082    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X16Y49         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_fb2_reg[2]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.070     1.901    drawScreen/drawLayers/drawBackground/address_fb2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 okBTNClr/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            okBTNPulse/r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.911%)  route 0.264ns (64.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.566     1.485    okBTNClr/CLK_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  okBTNClr/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  okBTNClr/cnt_reg[3]/Q
                         net (fo=3, routed)           0.264     1.897    okBTNPulse/Q[0]
    SLICE_X56Y49         FDRE                                         r  okBTNPulse/r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.906     2.071    okBTNPulse/CLK_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  okBTNPulse/r1_reg/C
                         clock pessimism             -0.250     1.820    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.005     1.825    okBTNPulse/r1_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBackground/address_fb2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.126ns (33.491%)  route 0.250ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.665     1.585    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.711 r  drawScreen/drawLayers/drawBackground/address_fb1_reg/P[6]
                         net (fo=1, routed)           0.250     1.961    drawScreen/drawLayers/drawBackground/address_fb1_reg_n_99
    SLICE_X12Y49         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_fb2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.917     2.082    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_fb2_reg[6]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.052     1.883    drawScreen/drawLayers/drawBackground/address_fb2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/FSM_sequential_StC_Spi_SendRec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/FSM_sequential_StC_Spi_SendRec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.131%)  route 0.266ns (58.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.630     1.550    getAccel/getXY/U0/SYSCLK
    SLICE_X52Y43         FDRE                                         r  getAccel/getXY/U0/FSM_sequential_StC_Spi_SendRec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  getAccel/getXY/U0/FSM_sequential_StC_Spi_SendRec_reg[2]/Q
                         net (fo=9, routed)           0.266     1.957    getAccel/getXY/U0/SPI_Interface/StC_Spi_SendRec[2]
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  getAccel/getXY/U0/SPI_Interface/FSM_sequential_StC_Spi_SendRec[0]_i_1/O
                         net (fo=1, routed)           0.000     2.002    getAccel/getXY/U0/SPI_Interface_n_1
    SLICE_X51Y44         FDRE                                         r  getAccel/getXY/U0/FSM_sequential_StC_Spi_SendRec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.905     2.070    getAccel/getXY/U0/SYSCLK
    SLICE_X51Y44         FDRE                                         r  getAccel/getXY/U0/FSM_sequential_StC_Spi_SendRec_reg[0]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.091     1.907    getAccel/getXY/U0/FSM_sequential_StC_Spi_SendRec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/ACCEL_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.250ns (48.468%)  route 0.266ns (51.532%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.627     1.547    getAccel/getXY/U0/SYSCLK
    SLICE_X51Y36         FDRE                                         r  getAccel/getXY/U0/ACCEL_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.688 f  getAccel/getXY/U0/ACCEL_Y_reg[7]/Q
                         net (fo=1, routed)           0.266     1.954    getAccel/accel_x_wire[7]
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.999 r  getAccel/accel_x[7]_i_3/O
                         net (fo=1, routed)           0.000     1.999    getAccel/accel_x[7]_i_3_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.063 r  getAccel/accel_x_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    getAccel/accel_x0[7]
    SLICE_X54Y36         FDRE                                         r  getAccel/accel_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.899     2.064    getAccel/CLK_IBUF_BUFG
    SLICE_X54Y36         FDRE                                         r  getAccel/accel_x_reg[7]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X54Y36         FDRE (Hold_fdre_C_D)         0.134     1.944    getAccel/accel_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 upBTNClr/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upBTNPulse/r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.012%)  route 0.260ns (66.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.633     1.553    upBTNClr/CLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  upBTNClr/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.128     1.681 r  upBTNClr/cnt_reg[3]/Q
                         net (fo=2, routed)           0.260     1.941    upBTNPulse/Q[0]
    SLICE_X54Y46         FDRE                                         r  upBTNPulse/r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.904     2.069    upBTNPulse/CLK_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  upBTNPulse/r1_reg/C
                         clock pessimism             -0.254     1.815    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.006     1.821    upBTNPulse/r1_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 moveTheBall/pos_y/next_pos_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/bl_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.185ns (37.628%)  route 0.307ns (62.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.625     1.545    moveTheBall/pos_y/CLK_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  moveTheBall/pos_y/next_pos_reg[17]/Q
                         net (fo=3, routed)           0.307     1.993    moveTheBall/pos_y/next_pos_y[9]
    SLICE_X51Y33         LUT4 (Prop_lut4_I0_O)        0.044     2.037 r  moveTheBall/pos_y/bl_y_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.037    moveTheBall/pos_y_n_0
    SLICE_X51Y33         FDRE                                         r  moveTheBall/bl_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     2.063    moveTheBall/CLK_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  moveTheBall/bl_y_reg_reg[9]/C
                         clock pessimism             -0.254     1.809    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.107     1.916    moveTheBall/bl_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y20   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13  drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y65  getAllPos/o_rand_list_reg[0]_psdsp/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y58   drawScreen/datain_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y29  getAllPos/o_rand_list_reg[117]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30  getAllPos/o_rand_list_reg[124]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30  getAllPos/o_rand_list_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30  getAllPos/o_rand_list_reg[127]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64  getAllPos/o_rand_list_reg[12]_psdsp/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y26  getAllPos/o_rand_list_reg[131]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y26  getAllPos/o_rand_list_reg[132]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y65  getAllPos/o_rand_list_reg[14]_psdsp/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X57Y38  FSM_sequential_game_state_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y38  FSM_sequential_game_state_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y38  FSM_sequential_game_state_reg[2]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y43  drawScreen/drawLayers/drawWinhole/address_fb2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y43  drawScreen/drawLayers/drawWinhole/address_fb2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y43  drawScreen/drawLayers/drawWinhole/address_fb2_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y42  drawScreen/drawLayers/drawWinhole/address_fb2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y42  drawScreen/drawLayers/drawFailhole/address_fb2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y42  drawScreen/drawLayers/drawFailhole/address_fb2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y42  drawScreen/drawLayers/drawFailhole/address_fb2_reg[2]/C



