<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
The file contains the information about all compile points from mapper to be displayed as part of the summary report.
*******************************************************************************************-->
<report_table display_priority="4" name="Compile Points Summary">
<row>
<data>Name</data>
<data>Status</data>
<data>Reason</data>
<data>Real Time</data>
<data>CPU Time</data>
</row>
<row>
<data>
<value>poly_mul</value>
<report_link name="Report">
<data>E:\MPFS_Projects\Dilithium_HW\synthesis\poly_mul\poly_mul.srr</data>
</report_link>
</data>
<data>Unchanged</data>
<data>-</data>
<data>0h:00m:28s</data>
<data>0h:00m:28s</data>
</row>
<row>
<data>
<value>Core_Poly_Z3</value>
<report_link name="Report">
<data>E:\MPFS_Projects\Dilithium_HW\synthesis\Core_Poly_Z3\Core_Poly_Z3.srr</data>
</report_link>
</data>
<data>Unchanged</data>
<data>-</data>
<data>0h:00m:40s</data>
<data>0h:00m:40s</data>
</row>
<row>
<data>
<value>caxi4interconnect_SlaveConvertor_Z13</value>
<report_link name="Report">
<data>E:\MPFS_Projects\Dilithium_HW\synthesis\caxi4interconnect_SlaveConvertor_Z13\caxi4interconnect_SlaveConvertor_Z13.srr</data>
</report_link>
</data>
<data>Unchanged</data>
<data>-</data>
<data>0h:00m:35s</data>
<data>0h:00m:34s</data>
</row>
<row>
<data>
<value>MPFS_ICICLE_KIT_BASE_DESIGN</value>
<report_link name="Report">
<data>E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGN.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>Interface of Compile Point changed</data>
<data>0h:00m:16s</data>
<data>0h:00m:16s</data>
</row>
</report_table>
