
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.066929                       # Number of seconds simulated
sim_ticks                                 66928676150                       # Number of ticks simulated
final_tick                                66928676150                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 262944                       # Simulator instruction rate (inst/s)
host_op_rate                                   311768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              238984507                       # Simulator tick rate (ticks/s)
host_mem_usage                                1196532                       # Number of bytes of host memory used
host_seconds                                   280.05                       # Real time elapsed on the host
sim_insts                                    73638501                       # Number of instructions simulated
sim_ops                                      87312026                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          329280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           31680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             360960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       329280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        329280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4919864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             473340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5393204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4919864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4919864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4919864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            473340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5394160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5641                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4432                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 183456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  177536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  164800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  361024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               283648                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5548                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3695                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                62                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   66928656158                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 11282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 8864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    147.237934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.961602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.941054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           132      5.59%      5.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1015     42.97%     48.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          466     19.73%     68.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          291     12.32%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          167      7.07%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          136      5.76%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           65      2.75%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           34      1.44%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           56      2.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2362                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.833910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.250167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.867779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            265     91.70%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            15      5.19%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      1.04%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.35%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.04%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.820069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.730616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.882525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               99     34.26%     34.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.38%     35.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              124     42.91%     78.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30     10.38%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      4.50%     93.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      2.42%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.69%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      1.04%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      1.38%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.35%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.35%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           289                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    339860524                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               454520524                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   28665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     59271.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.13                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                79267.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         2.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4181                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    6644361.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4225095                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             2222169.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6740832                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4815720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             28919280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         23293960.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         2774563.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    22183788.900000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    4848520.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     202915677.375000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           302939607.075002                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              4.526305                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          66319031487                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     50415833                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     158135000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  63561050052                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1346792705                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     401093830                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1411188730                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                14089507                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8131564                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            124571                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8022269                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7898478                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.456908                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2041678                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              42938                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           48928                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              30393                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18535                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          868                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                  6022                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         80346551                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             249628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       75672820                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14089507                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9970549                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      79797582                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  261588                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           380                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1319                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  75796377                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2794                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           80180114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.120347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.340503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   404070      0.50%      0.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 69722577     86.96%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10053467     12.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             80180114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.175359                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.941830                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6222554                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12509208                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  55484121                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5835717                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 128514                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              7802105                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2417                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               88351187                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                305771                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 128514                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10458871                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  165122                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         631346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  57079477                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              11716784                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               87933166                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                196605                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2258                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    352                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               11382019                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 155667                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            90665555                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             402199005                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        101413736                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              90085858                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   579696                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              33554                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          33551                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6062220                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             17290341                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13660874                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              8360                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              198                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   87653451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               60918                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  87626112                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             68060                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          402342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       660820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      80180114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.092866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.815387                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23276850     29.03%     29.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26180416     32.65%     61.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30722848     38.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        80180114                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1941542     90.13%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                212574      9.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              56548733     64.53%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               198434      0.23%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17286143     19.73%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13592771     15.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               87626112                       # Type of FU issued
system.cpu.iq.rate                           1.090602                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2154121                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024583                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          257654482                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          88116885                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     87447923                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               89780197                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7232                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        26273                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        76889                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 128514                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28643                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                130887                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            87714369                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              17290341                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13660874                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              33550                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                123681                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         117706                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5067                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               122773                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              87458020                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17269637                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168092                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30854844                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13674958                       # Number of branches executed
system.cpu.iew.exec_stores                   13585207                       # Number of stores executed
system.cpu.iew.exec_rate                     1.088510                       # Inst execution rate
system.cpu.iew.wb_sent                       87456057                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      87447939                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38461699                       # num instructions producing a value
system.cpu.iew.wb_consumers                  54640311                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.088384                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.703907                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          248437                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           60754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            122302                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     80023210                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.091084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.877265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     27480220     34.34%     34.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17773954     22.21%     56.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     34769036     43.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     80023210                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             73638501                       # Number of instructions committed
system.cpu.commit.committedOps               87312026                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30848053                       # Number of memory references committed
system.cpu.commit.loads                      17264068                       # Number of loads committed
system.cpu.commit.membars                       27368                       # Number of memory barriers committed
system.cpu.commit.branches                   13656476                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  77527129                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1920580                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56271552     64.45%     64.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          192421      0.22%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17264068     19.77%     84.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13583969     15.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          87312026                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34769036                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    132736364                       # The number of ROB reads
system.cpu.rob.rob_writes                   175277837                       # The number of ROB writes
system.cpu.timesIdled                            2168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          166437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    73638501                       # Number of Instructions Simulated
system.cpu.committedOps                      87312026                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.091094                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.091094                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.916511                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.916511                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                100548287                       # number of integer regfile reads
system.cpu.int_regfile_writes                52622444                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 314256729                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 35703396                       # number of cc regfile writes
system.cpu.misc_regfile_reads                31078205                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 109457                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 8                       # number of replacements
system.cpu.dcache.tags.tagsinuse           456.175784                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30836394                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          62295.745455                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   456.175784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.445484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.445484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.475586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123349835                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123349835                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     17228364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17228364                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     13553304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13553304                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        27362                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        27362                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        27364                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        27364                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      30781668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30781668                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     30781668                       # number of overall hits
system.cpu.dcache.overall_hits::total        30781668                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           489                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          450                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          939                       # number of overall misses
system.cpu.dcache.overall_misses::total           939                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     41020995                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41020995                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     35523411                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35523411                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       252399                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       252399                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     76544406                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     76544406                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     76544406                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     76544406                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17228853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17228853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     13553754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13553754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        27364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        27364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        27364                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        27364                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     30782607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30782607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     30782607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30782607                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000033                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000073                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000073                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83887.515337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83887.515337                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78940.913333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78940.913333                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 126199.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 126199.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81516.939297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81516.939297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81516.939297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81516.939297                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          288                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          288                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          444                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          333                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     28497731                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28497731                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     14189728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14189728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     42687459                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     42687459                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     42687459                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     42687459                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85578.771772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85578.771772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87590.913580                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87590.913580                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86237.290909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86237.290909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86237.290909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86237.290909                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4655                       # number of replacements
system.cpu.icache.tags.tagsinuse           480.387135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            75790594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5145                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14730.922060                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   480.387135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.938256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.938256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         151597887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        151597887                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     75790594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        75790594                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      75790594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         75790594                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     75790594                       # number of overall hits
system.cpu.icache.overall_hits::total        75790594                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5777                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5777                       # number of overall misses
system.cpu.icache.overall_misses::total          5777                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    397680115                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    397680115                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    397680115                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    397680115                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    397680115                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    397680115                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     75796371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     75796371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     75796371                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     75796371                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     75796371                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     75796371                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68838.517397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68838.517397                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68838.517397                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68838.517397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68838.517397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68838.517397                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        33614                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               518                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.891892                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4655                       # number of writebacks
system.cpu.icache.writebacks::total              4655                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          631                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          631                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          631                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          631                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          631                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          631                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5146                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5146                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5146                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5146                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5146                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    348158655                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    348158655                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    348158655                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    348158655                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    348158655                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    348158655                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67656.170812                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67656.170812                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67656.170812                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67656.170812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67656.170812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67656.170812                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         10304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          231                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  66928676150                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5478                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4662                       # Transaction distribution
system.membus.trans_dist::ReadExReq               162                       # Transaction distribution
system.membus.trans_dist::ReadExResp              162                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           333                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        14946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       627200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  659392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5641                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.051764                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.221570                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5349     94.82%     94.82% # Request fanout histogram
system.membus.snoop_fanout::1                     292      5.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5641                       # Request fanout histogram
system.membus.reqLayer0.occupancy            34231416                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26767615                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2708106                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
