Warning (10268): Verilog HDL information at converter.v(60): Always Construct contains both blocking and non-blocking assignments
