
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126321                       # Number of seconds simulated
sim_ticks                                126321127996                       # Number of ticks simulated
final_tick                               1267956463627                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121188                       # Simulator instruction rate (inst/s)
host_op_rate                                   155177                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3273006                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939324                       # Number of bytes of host memory used
host_seconds                                 38594.83                       # Real time elapsed on the host
sim_insts                                  4677213469                       # Number of instructions simulated
sim_ops                                    5989030166                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1577728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       424576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       398720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       851840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3260416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1502720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1502720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3317                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3115                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6655                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25472                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11740                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11740                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12489819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3361085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3156400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6743448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25810536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11896031                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11896031                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11896031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12489819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3361085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3156400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6743448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37706566                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151646013                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22314777                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19556047                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741127                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11043804                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10771875                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552336                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54046                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117650951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124014587                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22314777                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12324211                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25236020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5697839                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2042460                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13409228                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148875963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123639943     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270802      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327298      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947339      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567792      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860935      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843852      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663059      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10754943      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148875963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147150                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.817790                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116738148                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3147692                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25023516                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25247                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3941352                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399641                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139990777                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3941352                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117206980                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1526111                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       791400                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24568505                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       841608                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139005794                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89227                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506384                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184617446                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630715946                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630715946                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35721235                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19857                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2675954                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23137487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81251                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999910                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137389356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129044321                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103659                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22835662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49072163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148875963                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866791                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478035                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95163842     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21883786     14.70%     78.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10974753      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7201938      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509633      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883345      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742369      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434632      0.29%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81665      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148875963                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323143     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137424     25.39%     85.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80663     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101883116     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082057      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21609687     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459540      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129044321                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.850958                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541230                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004194                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407609490                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160245192                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126122921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129585551                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241092                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4207416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138807                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3941352                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1042584                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51745                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137409214                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49822                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23137487                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492162                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876960                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127658077                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21275661                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386240                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25735029                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19662868                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459368                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.841816                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126235528                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126122921                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72849444                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173009958                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.831693                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421071                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23798541                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745889                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144934611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783882                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659905                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102726866     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16389084     11.31%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836217      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646988      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013782      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067504      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457798      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901305      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895067      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144934611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895067                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280449674                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278761702                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2770050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.516460                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.516460                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659430                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659430                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590518439                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165706991                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146783481                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151646013                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25449774                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20637097                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2171974                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10132947                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9768376                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2732861                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99865                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111018639                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             139244289                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25449774                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12501237                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30626659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7091701                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2776636                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12970131                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1703372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149313971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118687312     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2147162      1.44%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3945504      2.64%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3577568      2.40%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2295599      1.54%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1850142      1.24%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1082158      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1132592      0.76%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14595934      9.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149313971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167824                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.918219                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109894028                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4253118                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30229829                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51353                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4885642                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4401271                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6380                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168405569                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50554                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4885642                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110786008                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1158672                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1832760                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29368831                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1282056                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     166528127                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        243976                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       553107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    235540190                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    775485979                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    775485979                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186311328                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49228838                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36688                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18344                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4602026                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15776235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7830658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        89067                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1757695                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         163383614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151743602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169677                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28769054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63327389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    149313971                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.561106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85769699     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26140192     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13739233      9.20%     84.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7966444      5.34%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8803966      5.90%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3263792      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2899805      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       554762      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       176078      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149313971                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         605400     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125868     14.29%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149542     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127781800     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2146971      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18344      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14003743      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7792744      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151743602                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000644                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             880810                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005805                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    453851660                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    192189583                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148422142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152624412                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       293431                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3630746                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       136772                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4885642                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         748021                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115057                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    163420303                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15776235                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7830658                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18344                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1206717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1215881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2422598                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149254407                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13450345                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2489193                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21242679                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21232571                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7792334                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.984229                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148558076                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148422142                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86582980                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243250335                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978741                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355942                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108507625                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133604651                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29816117                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36688                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2193112                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144428329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.925058                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694825                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89469209     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25460556     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12646617      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4299576      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5301223      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1855279      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1307042      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1082022      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3006805      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144428329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108507625                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133604651                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19839375                       # Number of memory references committed
system.switch_cpus1.commit.loads             12145489                       # Number of loads committed
system.switch_cpus1.commit.membars              18344                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19284612                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120367334                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2755647                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3006805                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           304842292                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          331727391                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2332042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108507625                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133604651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108507625                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.397561                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.397561                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715532                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715532                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672055791                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207735439                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156988730                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36688                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151646013                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25519736                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20906846                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2166482                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10482791                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10099127                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2614355                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99942                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113386765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137042810                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25519736                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12713482                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29689428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6464158                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3744545                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13263201                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1692613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    151099649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.109506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121410221     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2395600      1.59%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4075300      2.70%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2362922      1.56%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1855897      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1631312      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1001255      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2513759      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13853383      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    151099649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168285                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903702                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112670960                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5011227                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29061056                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77912                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4278482                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4180978                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          434                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165138148                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2415                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4278482                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113240531                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         652420                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3384075                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28550644                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       993486                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164015810                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101330                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       574509                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    231545634                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    763061442                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    763061442                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185608953                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45936649                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36892                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18475                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2889929                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15220383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7799986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82370                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1825653                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158646248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149031215                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        94235                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23439011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51858252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    151099649                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986311                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546822                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90265730     59.74%     59.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23336588     15.44%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12625659      8.36%     83.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9324821      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9084915      6.01%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3369382      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2557071      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       344014      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       191469      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    151099649                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         133908     28.31%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176507     37.32%     65.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162530     34.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125771033     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2021751      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18417      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13448988      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7771026      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149031215                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982757                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             472950                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449729263                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182122534                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145861887                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149504165                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       306960                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3144059                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126395                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4278482                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         435627                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58865                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158683139                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       826222                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15220383                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7799986                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18475                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1249564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1146596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2396160                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146713652                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13114392                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2317562                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20885097                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20759391                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7770705                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967475                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145862019                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145861887                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86242793                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        238792836                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961858                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361162                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107944649                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133053574                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25629818                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2184528                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    146821167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906229                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714938                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93027676     63.36%     63.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25914260     17.65%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10138696      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5340605      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4537616      3.09%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2190151      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1023738      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1590940      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3057485      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    146821167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107944649                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133053574                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19749913                       # Number of memory references committed
system.switch_cpus2.commit.loads             12076324                       # Number of loads committed
system.switch_cpus2.commit.membars              18416                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19298492                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119783048                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2749515                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3057485                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           302447074                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          321647143                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 546364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107944649                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133053574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107944649                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404850                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404850                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711820                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711820                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       659846995                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203608607                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154253189                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36832                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151646013                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23493241                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19369598                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2090110                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9542309                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9006114                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2460732                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92380                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    114294761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129073699                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23493241                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11466846                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26969549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6207904                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3442782                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13259323                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1729070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148790023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.064991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.485308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121820474     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1403445      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1989879      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2598477      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2918974      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2173829      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1256008      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1831250      1.23%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12797687      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148790023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154922                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.851151                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       113032850                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5126877                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26485374                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        62221                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4082700                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3750103                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155714729                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4082700                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113819723                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1118953                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2599647                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25763496                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1405503                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154683967                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          814                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        283168                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       581186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          637                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    215696676                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    722659817                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    722659817                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176124595                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39572044                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40695                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23502                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4247575                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14689115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7634324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       126541                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1664880                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150360938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140631269                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27040                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21763659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51445399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6283                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148790023                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.945166                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505582                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89292231     60.01%     60.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23959353     16.10%     76.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13268456      8.92%     85.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8563831      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7864231      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3133949      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1901761      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       543412      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       262799      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148790023                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67560     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98857     33.32%     56.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       130266     43.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118065780     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2149908      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17193      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12822194      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7576194      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140631269                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.927365                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             296683                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    430376280                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172165630                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137959861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140927952                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       343255                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3066697                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       185338                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4082700                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         855282                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114905                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150401609                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1436753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14689115                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7634324                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23477                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1227331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1183081                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2410412                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138744842                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12647841                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1886423                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20222637                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19439035                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7574796                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.914926                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137960163                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137959861                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80815041                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        219555475                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.909749                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103149938                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126774853                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23636336                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2124288                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144707323                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.876078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.683251                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93319487     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24707098     17.07%     81.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9704418      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4993017      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4357791      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2092903      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1811514      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       853655      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2867440      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144707323                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103149938                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126774853                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19071403                       # Number of memory references committed
system.switch_cpus3.commit.loads             11622418                       # Number of loads committed
system.switch_cpus3.commit.membars              17194                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18183165                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114269564                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2586750                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2867440                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           292251072                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          304905141                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2855990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103149938                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126774853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103149938                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.470151                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.470151                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.680202                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.680202                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       625183862                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      191406719                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145885775                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34388                       # number of misc regfile writes
system.l20.replacements                         12340                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252271                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28724                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.782586                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          828.656824                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.926562                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6022.345048                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9520.071566                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050577                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000789                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367575                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581059                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37189                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11498                       # number of Writeback hits
system.l20.Writeback_hits::total                11498                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37189                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37189                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37189                       # number of overall hits
system.l20.overall_hits::total                  37189                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12326                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12340                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12326                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12340                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12326                       # number of overall misses
system.l20.overall_misses::total                12340                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3826154                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3688115028                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3691941182                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3826154                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3688115028                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3691941182                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3826154                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3688115028                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3691941182                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49515                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49529                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11498                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11498                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49515                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49529                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49515                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49529                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248935                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.249147                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248935                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249147                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248935                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249147                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 299214.264806                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 299184.860778                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 299214.264806                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 299184.860778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 299214.264806                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 299184.860778                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2010                       # number of writebacks
system.l20.writebacks::total                     2010                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12326                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12340                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12326                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12340                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12326                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12340                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2900554715                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2903485743                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2900554715                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2903485743                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2900554715                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2903485743                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248935                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.249147                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248935                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249147                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248935                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249147                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 235320.032046                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 235290.578849                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 235320.032046                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 235290.578849                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 235320.032046                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 235290.578849                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3331                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          464995                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19715                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.585848                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1021.739385                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997224                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1638.846822                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13709.416569                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062362                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.100027                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.836756                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38848                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38848                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11588                       # number of Writeback hits
system.l21.Writeback_hits::total                11588                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38848                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38848                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38848                       # number of overall hits
system.l21.overall_hits::total                  38848                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3317                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3331                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3317                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3331                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3317                       # number of overall misses
system.l21.overall_misses::total                 3331                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4446519                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1158692388                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1163138907                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4446519                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1158692388                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1163138907                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4446519                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1158692388                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1163138907                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42165                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42179                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11588                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11588                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42165                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42179                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42165                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42179                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.078667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.078973                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.078667                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.078973                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.078667                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.078973                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 317608.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 349319.381369                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 349186.102372                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 317608.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 349319.381369                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 349186.102372                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 317608.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 349319.381369                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 349186.102372                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2723                       # number of writebacks
system.l21.writebacks::total                     2723                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3317                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3331                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3317                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3331                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3317                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3331                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3547894                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    946617183                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    950165077                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3547894                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    946617183                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    950165077                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3547894                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    946617183                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    950165077                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.078667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.078973                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.078667                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.078973                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.078667                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.078973                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       253421                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 285383.534218                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 285249.197538                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       253421                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 285383.534218                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 285249.197538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       253421                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 285383.534218                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 285249.197538                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3134                       # number of replacements
system.l22.tagsinuse                     16383.890396                       # Cycle average of tags in use
system.l22.total_refs                          391703                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19518                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.068808                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1289.305834                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.069507                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1488.692647                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             9.340633                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13579.481774                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.078693                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001042                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.090863                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000570                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.828826                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        32666                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  32666                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10752                       # number of Writeback hits
system.l22.Writeback_hits::total                10752                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        32667                       # number of demand (read+write) hits
system.l22.demand_hits::total                   32667                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        32667                       # number of overall hits
system.l22.overall_hits::total                  32667                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3095                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3114                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3115                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3134                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3115                       # number of overall misses
system.l22.overall_misses::total                 3134                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      5493756                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    937907702                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      943401458                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6077183                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6077183                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      5493756                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    943984885                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       949478641                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      5493756                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    943984885                       # number of overall miss cycles
system.l22.overall_miss_latency::total      949478641                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35761                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35780                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10752                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10752                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           21                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               21                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35782                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35801                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35782                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35801                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.086547                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.087032                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.952381                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.952381                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.087055                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.087539                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.087055                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.087539                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 289145.052632                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 303039.645234                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 302954.867694                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 303859.150000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 303859.150000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 289145.052632                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 303044.906902                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 302960.638481                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 289145.052632                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 303044.906902                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 302960.638481                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2309                       # number of writebacks
system.l22.writebacks::total                     2309                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3095                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3114                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3115                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3134                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3115                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3134                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4280602                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    740142525                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    744423127                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4796362                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4796362                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4280602                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    744938887                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    749219489                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4280602                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    744938887                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    749219489                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.086547                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.087032                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.952381                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.087055                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.087539                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.087055                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.087539                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 225294.842105                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 239141.365105                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 239056.880861                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 239818.100000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 239818.100000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 225294.842105                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 239145.710112                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 239061.738673                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 225294.842105                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 239145.710112                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 239061.738673                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6667                       # number of replacements
system.l23.tagsinuse                     16383.980327                       # Cycle average of tags in use
system.l23.total_refs                          699554                       # Total number of references to valid blocks.
system.l23.sampled_refs                         23051                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.348098                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1947.316029                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.791820                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3273.104641                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11151.767837                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.118855                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000720                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.199774                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.680650                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47247                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47247                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27526                       # number of Writeback hits
system.l23.Writeback_hits::total                27526                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47247                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47247                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47247                       # number of overall hits
system.l23.overall_hits::total                  47247                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6651                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6663                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6655                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6667                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6655                       # number of overall misses
system.l23.overall_misses::total                 6667                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4160538                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2205418625                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2209579163                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1297173                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1297173                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4160538                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2206715798                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2210876336                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4160538                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2206715798                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2210876336                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53898                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53910                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27526                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27526                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53902                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53914                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53902                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53914                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.123400                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.123595                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.123465                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.123660                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.123465                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.123660                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 346711.500000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 331592.035032                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 331619.265046                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 324293.250000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 324293.250000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 346711.500000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 331587.648084                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 331614.869657                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 346711.500000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 331587.648084                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 331614.869657                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4698                       # number of writebacks
system.l23.writebacks::total                     4698                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6651                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6663                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6655                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6667                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6655                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6667                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394938                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1780295073                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1783690011                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1041630                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1041630                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394938                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1781336703                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1784731641                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394938                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1781336703                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1784731641                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.123400                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.123595                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.123465                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.123660                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.123465                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.123660                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 282911.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 267673.293189                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 267700.737055                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 260407.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 260407.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 282911.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 267668.926071                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 267696.361332                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 282911.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 267668.926071                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 267696.361332                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977904                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441325                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.168207                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977904                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409211                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409211                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409211                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409211                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409211                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409211                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4902742                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4902742                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4902742                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4902742                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4902742                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4902742                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409228                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409228                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409228                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409228                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 288396.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 288396.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 288396.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3942354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3942354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3942354                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 281596.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49515                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245032195                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49771                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.192120                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.226602                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.773398                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825104                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174896                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19249430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19249430                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23582922                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23582922                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23582922                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23582922                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182046                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182046                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182046                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182046                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182046                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182046                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28141555326                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28141555326                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28141555326                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28141555326                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28141555326                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28141555326                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19431476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19431476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23764968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23764968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23764968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23764968                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009369                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009369                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007660                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007660                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007660                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007660                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 154584.859464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 154584.859464                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 154584.859464                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 154584.859464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 154584.859464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 154584.859464                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11498                       # number of writebacks
system.cpu0.dcache.writebacks::total            11498                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       132531                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       132531                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       132531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       132531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       132531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       132531                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49515                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49515                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6213035311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6213035311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6213035311                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6213035311                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6213035311                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6213035311                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125477.841280                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 125477.841280                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 125477.841280                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 125477.841280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 125477.841280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 125477.841280                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997217                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097609800                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370647.516199                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997217                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12970116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12970116                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12970116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12970116                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12970116                       # number of overall hits
system.cpu1.icache.overall_hits::total       12970116                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5091780                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5091780                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5091780                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5091780                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5091780                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5091780                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12970131                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12970131                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12970131                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12970131                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12970131                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12970131                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       339452                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       339452                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       339452                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       339452                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       339452                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       339452                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4562719                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4562719                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4562719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4562719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4562719                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4562719                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 325908.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 325908.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 325908.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 325908.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 325908.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 325908.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42165                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182368723                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42421                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4299.019896                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.655462                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.344538                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908810                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091190                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10117814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10117814                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7657779                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7657779                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18344                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18344                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17775593                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17775593                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17775593                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17775593                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127698                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127698                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127698                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127698                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14851572734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14851572734                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14851572734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14851572734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14851572734                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14851572734                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10245512                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10245512                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7657779                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7657779                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18344                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18344                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17903291                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17903291                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17903291                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17903291                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012464                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116302.312754                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116302.312754                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116302.312754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116302.312754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116302.312754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116302.312754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11588                       # number of writebacks
system.cpu1.dcache.writebacks::total            11588                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85533                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85533                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85533                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85533                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42165                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42165                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42165                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42165                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42165                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42165                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3714601451                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3714601451                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3714601451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3714601451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3714601451                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3714601451                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88096.797130                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88096.797130                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88096.797130                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88096.797130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88096.797130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88096.797130                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.069497                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101204467                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2368181.649462                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.069497                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027355                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742099                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13263180                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13263180                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13263180                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13263180                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13263180                       # number of overall hits
system.cpu2.icache.overall_hits::total       13263180                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6342327                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6342327                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6342327                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6342327                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6342327                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6342327                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13263201                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13263201                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13263201                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13263201                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13263201                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13263201                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 302015.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 302015.571429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 302015.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 302015.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 302015.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 302015.571429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5651456                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5651456                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5651456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5651456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5651456                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5651456                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 297445.052632                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 297445.052632                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 297445.052632                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 297445.052632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 297445.052632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 297445.052632                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35782                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177041140                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36038                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4912.623897                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.177800                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.822200                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903038                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096962                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9782289                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9782289                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7636314                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7636314                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18452                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18452                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18416                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18416                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17418603                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17418603                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17418603                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17418603                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91484                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91484                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        91654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        91654                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91654                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8714313479                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8714313479                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     52377182                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     52377182                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8766690661                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8766690661                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8766690661                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8766690661                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9873773                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9873773                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7636484                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7636484                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18416                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18416                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17510257                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17510257                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17510257                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17510257                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009265                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009265                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005234                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95255.055299                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95255.055299                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 308101.070588                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 308101.070588                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95649.842462                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95649.842462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95649.842462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95649.842462                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       751300                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       375650                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10752                       # number of writebacks
system.cpu2.dcache.writebacks::total            10752                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55723                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55723                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          149                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          149                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55872                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55872                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35761                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35761                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35782                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35782                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35782                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35782                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3095325364                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3095325364                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6320702                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6320702                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3101646066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3101646066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3101646066                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3101646066                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86555.895081                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86555.895081                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 300985.809524                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 300985.809524                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86681.741267                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86681.741267                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86681.741267                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86681.741267                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997333                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098312503                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218813.137374                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997333                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13259308                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13259308                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13259308                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13259308                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13259308                       # number of overall hits
system.cpu3.icache.overall_hits::total       13259308                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5353289                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5353289                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5353289                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5353289                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5353289                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5353289                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13259323                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13259323                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13259323                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13259323                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13259323                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13259323                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 356885.933333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 356885.933333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 356885.933333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 356885.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 356885.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 356885.933333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4260138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4260138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4260138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4260138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4260138                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4260138                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 355011.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 355011.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53902                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185946055                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54158                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3433.399590                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.725711                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.274289                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912991                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087009                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9419317                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9419317                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7410177                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7410177                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18188                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18188                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17194                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16829494                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16829494                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16829494                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16829494                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155606                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155606                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3430                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3430                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       159036                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        159036                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       159036                       # number of overall misses
system.cpu3.dcache.overall_misses::total       159036                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18382662360                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18382662360                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    865670199                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    865670199                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19248332559                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19248332559                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19248332559                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19248332559                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9574923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9574923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7413607                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7413607                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17194                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17194                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16988530                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16988530                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16988530                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16988530                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016251                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016251                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000463                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000463                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009361                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009361                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009361                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009361                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 118135.948228                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118135.948228                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 252381.982216                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 252381.982216                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 121031.292028                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121031.292028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 121031.292028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121031.292028                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2479411                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 190723.923077                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27526                       # number of writebacks
system.cpu3.dcache.writebacks::total            27526                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101708                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101708                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3426                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3426                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105134                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105134                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53898                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53898                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53902                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53902                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53902                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53902                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5351340194                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5351340194                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1330373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1330373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5352670567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5352670567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5352670567                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5352670567                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 99286.433523                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99286.433523                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 332593.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 332593.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 99303.746930                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99303.746930                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 99303.746930                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99303.746930                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
