

================================================================
== Vitis HLS Report for 'CNN'
================================================================
* Date:           Mon Jan 29 21:01:23 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        line_buffer_code_C
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.503 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min  | max |   Type  |
    +---------+---------+----------+----------+-------+-----+---------+
    |    32347|        ?| 0.215 ms |         ?|  32347|    ?|   none  |
    +---------+---------+----------+----------+-------+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-------+-----+---------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min    |    max   |  min  | max |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-------+-----+---------+
        |grp_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_fu_552       |convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s       |     1922|        ?| 12.801 us |         ?|   1922|    ?|   none  |
        |grp_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_fu_589  |convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s  |    10242|        ?| 68.212 us |         ?|  10242|    ?|   none  |
        |grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_608  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s  |    10242|        ?| 68.212 us |         ?|  10242|    ?|   none  |
        |grp_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_fu_627       |convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s       |     3202|        ?| 21.325 us |         ?|   3202|    ?|   none  |
        |grp_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_fu_646       |convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s       |     2882|        ?| 19.194 us |         ?|   2882|    ?|   none  |
        |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_665  |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s  |     1921|        ?| 12.794 us |         ?|   1921|    ?|   none  |
        |grp_convolution_double_double_double_double_28_28_16_1_28_28_3_3_1_0_s_fu_684  |convolution_double_double_double_double_28_28_16_1_28_28_3_3_1_0_s  |     1793|        ?| 11.941 us |         ?|   1793|    ?|   none  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-------+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |       32|        ?|   2 ~ ?  |          -|          -|     16|    no    |
        | + Loop 1.1      |        2|        ?|   2 ~ ?  |          -|          -| 1 ~ ? |    no    |
        |  ++ Loop 1.1.1  |        1|        ?|         2|          1|          1| 1 ~ ? |    yes   |
        |- Loop 2         |       16|        ?|   2 ~ ?  |          -|          -|      8|    no    |
        | + Loop 2.1      |        2|        ?|   2 ~ ?  |          -|          -| 1 ~ ? |    no    |
        |  ++ Loop 2.1.1  |        1|        ?|         2|          1|          1| 1 ~ ? |    yes   |
        |- Loop 3         |       16|        ?|   2 ~ ?  |          -|          -|      8|    no    |
        | + Loop 3.1      |        2|        ?|   2 ~ ?  |          -|          -| 1 ~ ? |    no    |
        |  ++ Loop 3.1.1  |        1|        ?|         2|          1|          1| 1 ~ ? |    yes   |
        |- Loop 4         |       16|        ?|   2 ~ ?  |          -|          -|      8|    no    |
        | + Loop 4.1      |        2|        ?|   2 ~ ?  |          -|          -| 1 ~ ? |    no    |
        |  ++ Loop 4.1.1  |        1|        ?|         1|          1|          1| 1 ~ ? |    yes   |
        |- Loop 5         |       16|        ?|   2 ~ ?  |          -|          -|      8|    no    |
        | + Loop 5.1      |        2|        ?|   2 ~ ?  |          -|          -| 1 ~ ? |    no    |
        |  ++ Loop 5.1.1  |        1|        ?|         1|          1|          1| 1 ~ ? |    yes   |
        |- Loop 6         |       28|        ?|   2 ~ ?  |          -|          -|     14|    no    |
        | + Loop 6.1      |        2|        ?|   2 ~ ?  |          -|          -| 1 ~ ? |    no    |
        |  ++ Loop 6.1.1  |        1|        ?|         1|          1|          1| 1 ~ ? |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 6
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 2, States = { 20 21 }
  Pipeline-3 : II = 1, D = 1, States = { 27 }
  Pipeline-4 : II = 1, D = 1, States = { 33 }
  Pipeline-5 : II = 1, D = 1, States = { 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 8 6 4 
6 --> 8 7 
7 --> 6 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 16 12 
12 --> 15 13 11 
13 --> 15 14 
14 --> 13 
15 --> 12 
16 --> 17 
17 --> 18 
18 --> 23 19 
19 --> 22 20 18 
20 --> 22 21 
21 --> 20 
22 --> 19 
23 --> 24 
24 --> 25 
25 --> 29 26 
26 --> 28 27 25 
27 --> 28 27 
28 --> 26 
29 --> 30 
30 --> 31 
31 --> 35 32 
32 --> 34 33 31 
33 --> 34 33 
34 --> 32 
35 --> 36 
36 --> 37 
37 --> 41 38 
38 --> 40 39 37 
39 --> 40 39 
40 --> 38 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%max_val = alloca i32"   --->   Operation 42 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%padding_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %padding"   --->   Operation 43 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i32 %padding_read"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%image_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %image_r" [model.cpp:23]   --->   Operation 45 'read' 'image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.52ns)   --->   "%call_ln23 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_read, i64 %output_conv1, i31 %empty, i64 %line_buffer_1_2, i64 %line_buffer_0_2, i64 %line_buffer_2_2, i64 %bias_conv1, i64 %kernel_conv1" [model.cpp:23]   --->   Operation 46 'call' 'call_ln23' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 47 [1/2] (2.42ns)   --->   "%call_ln23 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_read, i64 %output_conv1, i31 %empty, i64 %line_buffer_1_2, i64 %line_buffer_0_2, i64 %line_buffer_2_2, i64 %bias_conv1, i64 %kernel_conv1" [model.cpp:23]   --->   Operation 47 'call' 'call_ln23' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%hight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hight"   --->   Operation 48 'read' 'hight_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 49 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 50 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %padding"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padding, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hight"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hight, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %image_r"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv1"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling1"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv2"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling2"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv3, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv3"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling3, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling3"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv4, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv4"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_upsampling1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_upsampling1"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv5, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv5"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_upsampling2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_upsampling2"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv6, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv6"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_upsampling3, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_upsampling3"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv7, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv7"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln116 = icmp_sgt  i32 %hight_read, i32" [./CNN.h:116]   --->   Operation 85 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.85ns)   --->   "%cmp27_i = icmp_sgt  i32 %width_read, i32"   --->   Operation 86 'icmp' 'cmp27_i' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%output_conv1_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv1, void %call_ln23" [./CNN.h:120]   --->   Operation 87 'read' 'output_conv1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln120 = bitcast i64 %output_conv1_read" [./CNN.h:120]   --->   Operation 88 'bitcast' 'bitcast_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i64 %output_conv1_read" [./CNN.h:127]   --->   Operation 89 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.98ns)   --->   "%icmp_ln127_1 = icmp_eq  i52 %trunc_ln127, i52" [./CNN.h:127]   --->   Operation 90 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.60ns)   --->   "%br_ln115 = br void %._crit_edge15.i" [./CNN.h:115]   --->   Operation 91 'br' 'br_ln115' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 1.52>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%num_channel = phi i5, void, i5 %add_ln115, void %._crit_edge15.i.backedge" [./CNN.h:115]   --->   Operation 92 'phi' 'num_channel' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.63ns)   --->   "%icmp_ln115 = icmp_eq  i5 %num_channel, i5" [./CNN.h:115]   --->   Operation 93 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 94 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.34ns)   --->   "%add_ln115 = add i5 %num_channel, i5" [./CNN.h:115]   --->   Operation 95 'add' 'add_ln115' <Predicate = true> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %.split57, void %_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit" [./CNN.h:115]   --->   Operation 96 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %._crit_edge15.i.backedge, void %.lr.ph14.i.preheader" [./CNN.h:116]   --->   Operation 97 'br' 'br_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.60ns)   --->   "%br_ln116 = br void %.lr.ph14.i" [./CNN.h:116]   --->   Operation 98 'br' 'br_ln116' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.60>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32"   --->   Operation 99 'alloca' 'max_val_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%output_pooling1_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_pooling1" [model.cpp:25]   --->   Operation 100 'read' 'output_pooling1_read' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.52ns)   --->   "%call_ln25 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %output_pooling1_read, i64 %output_conv2, i31 %empty, i64 %bias_conv2, i64 %line_buffer_1_4, i64 %line_buffer_0_4, i64 %line_buffer_2_4, i64 %kernel_conv2" [model.cpp:25]   --->   Operation 101 'call' 'call_ln25' <Predicate = (icmp_ln115)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln116, void %.lr.ph14.i.backedge, i31, void %.lr.ph14.i.preheader" [./CNN.h:116]   --->   Operation 102 'phi' 'i' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %i" [./CNN.h:116]   --->   Operation 103 'zext' 'zext_ln116' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.85ns)   --->   "%icmp_ln116_1 = icmp_eq  i32 %zext_ln116, i32 %hight_read" [./CNN.h:116]   --->   Operation 104 'icmp' 'icmp_ln116_1' <Predicate = (icmp_ln116)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 105 'speclooptripcount' 'empty_101' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.66ns)   --->   "%add_ln116 = add i31 %i, i31" [./CNN.h:116]   --->   Operation 106 'add' 'add_ln116' <Predicate = (icmp_ln116)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116_1, void %.split55, void %._crit_edge15.i.backedge.loopexit" [./CNN.h:116]   --->   Operation 107 'br' 'br_ln116' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %cmp27_i, void %.lr.ph14.i.backedge, void %.lr.ph.i" [./CNN.h:117]   --->   Operation 108 'br' 'br_ln117' <Predicate = (icmp_ln116 & !icmp_ln116_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %add_ln116" [./CNN.h:116]   --->   Operation 109 'zext' 'p_cast' <Predicate = (icmp_ln116 & !icmp_ln116_1 & cmp27_i)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.85ns)   --->   "%cmp17_i = icmp_slt  i32 %p_cast, i32 %hight_read" [./CNN.h:116]   --->   Operation 110 'icmp' 'cmp17_i' <Predicate = (icmp_ln116 & !icmp_ln116_1 & cmp27_i)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.60ns)   --->   "%br_ln117 = br void" [./CNN.h:117]   --->   Operation 111 'br' 'br_ln117' <Predicate = (icmp_ln116 & !icmp_ln116_1 & cmp27_i)> <Delay = 0.60>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15.i.backedge"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln116 & icmp_ln116_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15.i"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln116_1) | (!icmp_ln116)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln117, void %._crit_edge, i31, void %.lr.ph.i" [./CNN.h:117]   --->   Operation 114 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [./CNN.h:117]   --->   Operation 115 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln117 = icmp_eq  i32 %j_cast, i32 %width_read" [./CNN.h:117]   --->   Operation 117 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 118 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.66ns)   --->   "%add_ln117 = add i31 %j, i31" [./CNN.h:117]   --->   Operation 119 'add' 'add_ln117' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split47.0, void %.lr.ph14.i.backedge.loopexit" [./CNN.h:117]   --->   Operation 120 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %cmp17_i, void %._crit_edge, void" [./CNN.h:123]   --->   Operation 121 'br' 'br_ln123' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i31 %add_ln117" [./CNN.h:123]   --->   Operation 122 'zext' 'zext_ln123' <Predicate = (!icmp_ln117 & cmp17_i)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.85ns)   --->   "%icmp_ln123 = icmp_slt  i32 %zext_ln123, i32 %width_read" [./CNN.h:123]   --->   Operation 123 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln117 & cmp17_i)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %._crit_edge, void %.split51.preheader.0" [./CNN.h:123]   --->   Operation 124 'br' 'br_ln123' <Predicate = (!icmp_ln117 & cmp17_i)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%max_val_load = load i64 %max_val" [./CNN.h:127]   --->   Operation 125 'load' 'max_val_load' <Predicate = (!icmp_ln117 & cmp17_i & icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %output_conv1_read, i32, i32" [./CNN.h:127]   --->   Operation 126 'partselect' 'tmp' <Predicate = (!icmp_ln117 & cmp17_i & icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.61ns)   --->   "%icmp_ln127 = icmp_ne  i11 %tmp, i11" [./CNN.h:127]   --->   Operation 127 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln117 & cmp17_i & icmp_ln123)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [2/2] (2.01ns)   --->   "%tmp_3 = fcmp_ogt  i64 %bitcast_ln120, i64 %max_val_load" [./CNN.h:127]   --->   Operation 128 'dcmp' 'tmp_3' <Predicate = (!icmp_ln117 & cmp17_i & icmp_ln123)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln120 = store i64 %bitcast_ln120, i64 %max_val, i64 %max_val_load" [./CNN.h:120]   --->   Operation 129 'store' 'store_ln120' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.54>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i64 %max_val_load" [./CNN.h:127]   --->   Operation 131 'bitcast' 'bitcast_ln127' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln127, i32, i32" [./CNN.h:127]   --->   Operation 132 'partselect' 'tmp_s' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln127_3 = trunc i64 %bitcast_ln127" [./CNN.h:127]   --->   Operation 133 'trunc' 'trunc_ln127_3' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_1)   --->   "%or_ln127 = or i1 %icmp_ln127_1, i1 %icmp_ln127" [./CNN.h:127]   --->   Operation 134 'or' 'or_ln127' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.61ns)   --->   "%icmp_ln127_2 = icmp_ne  i11 %tmp_s, i11" [./CNN.h:127]   --->   Operation 135 'icmp' 'icmp_ln127_2' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.98ns)   --->   "%icmp_ln127_3 = icmp_eq  i52 %trunc_ln127_3, i52" [./CNN.h:127]   --->   Operation 136 'icmp' 'icmp_ln127_3' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_1)   --->   "%or_ln127_1 = or i1 %icmp_ln127_3, i1 %icmp_ln127_2" [./CNN.h:127]   --->   Operation 137 'or' 'or_ln127_1' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_1)   --->   "%and_ln127 = and i1 %or_ln127, i1 %or_ln127_1" [./CNN.h:127]   --->   Operation 138 'and' 'and_ln127' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/2] (2.01ns)   --->   "%tmp_3 = fcmp_ogt  i64 %bitcast_ln120, i64 %max_val_load" [./CNN.h:127]   --->   Operation 139 'dcmp' 'tmp_3' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln127_1 = and i1 %and_ln127, i1 %tmp_3" [./CNN.h:127]   --->   Operation 140 'and' 'and_ln127_1' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln127 = select i1 %and_ln127_1, i64 %bitcast_ln120, i64 %max_val_load" [./CNN.h:127]   --->   Operation 141 'select' 'select_ln127' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i64 %select_ln127" [./CNN.h:131]   --->   Operation 142 'bitcast' 'bitcast_ln131' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_pooling1, i64 %bitcast_ln131" [./CNN.h:131]   --->   Operation 143 'write' 'write_ln131' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln132 = br void %._crit_edge" [./CNN.h:132]   --->   Operation 144 'br' 'br_ln132' <Predicate = (cmp17_i & icmp_ln123)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14.i.backedge"   --->   Operation 145 'br' 'br_ln0' <Predicate = (cmp27_i)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14.i"   --->   Operation 146 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.42>
ST_9 : Operation 147 [1/2] (2.42ns)   --->   "%call_ln25 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %output_pooling1_read, i64 %output_conv2, i31 %empty, i64 %bias_conv2, i64 %line_buffer_1_4, i64 %line_buffer_0_4, i64 %line_buffer_2_4, i64 %kernel_conv2" [model.cpp:25]   --->   Operation 147 'call' 'call_ln25' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.98>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%output_conv2_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv2, void %call_ln25" [./CNN.h:120]   --->   Operation 148 'read' 'output_conv2_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln120_1 = bitcast i64 %output_conv2_read" [./CNN.h:120]   --->   Operation 149 'bitcast' 'bitcast_ln120_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i64 %output_conv2_read" [./CNN.h:127]   --->   Operation 150 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.98ns)   --->   "%icmp_ln127_5 = icmp_eq  i52 %trunc_ln127_1, i52" [./CNN.h:127]   --->   Operation 151 'icmp' 'icmp_ln127_5' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.60ns)   --->   "%br_ln115 = br void %._crit_edge15.i59" [./CNN.h:115]   --->   Operation 152 'br' 'br_ln115' <Predicate = true> <Delay = 0.60>

State 11 <SV = 6> <Delay = 1.52>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%num_channel_1 = phi i4, void %_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit, i4 %add_ln115_1, void %._crit_edge15.i59.backedge" [./CNN.h:115]   --->   Operation 153 'phi' 'num_channel_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.65ns)   --->   "%icmp_ln115_1 = icmp_eq  i4 %num_channel_1, i4" [./CNN.h:115]   --->   Operation 154 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 155 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.33ns)   --->   "%add_ln115_1 = add i4 %num_channel_1, i4" [./CNN.h:115]   --->   Operation 156 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_1, void %.split45, void %_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit" [./CNN.h:115]   --->   Operation 157 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %._crit_edge15.i59.backedge, void %.lr.ph14.i11.preheader" [./CNN.h:116]   --->   Operation 158 'br' 'br_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.60ns)   --->   "%br_ln116 = br void %.lr.ph14.i11" [./CNN.h:116]   --->   Operation 159 'br' 'br_ln116' <Predicate = (icmp_ln116 & !icmp_ln115_1)> <Delay = 0.60>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%max_val_2 = alloca i32"   --->   Operation 160 'alloca' 'max_val_2' <Predicate = (icmp_ln115_1)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%output_pooling2_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_pooling2" [model.cpp:27]   --->   Operation 161 'read' 'output_pooling2_read' <Predicate = (icmp_ln115_1)> <Delay = 0.00>
ST_11 : Operation 162 [2/2] (1.52ns)   --->   "%call_ln27 = call void @convolution<double, double, double, double, 7, 7, 8, 8, 7, 7, 3, 3, 1, 1>, i64 %output_pooling2_read, i64 %output_conv3, i31 %empty, i64 %bias_conv3, i64 %line_buffer_1_5, i64 %line_buffer_0_5, i64 %line_buffer_2_5, i64 %kernel_conv3" [model.cpp:27]   --->   Operation 162 'call' 'call_ln27' <Predicate = (icmp_ln115_1)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 1.52>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln116_1, void %.lr.ph14.i11.backedge, i31, void %.lr.ph14.i11.preheader" [./CNN.h:116]   --->   Operation 163 'phi' 'i_1' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i31 %i_1" [./CNN.h:116]   --->   Operation 164 'zext' 'zext_ln116_1' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.85ns)   --->   "%icmp_ln116_2 = icmp_eq  i32 %zext_ln116_1, i32 %hight_read" [./CNN.h:116]   --->   Operation 165 'icmp' 'icmp_ln116_2' <Predicate = (icmp_ln116)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 166 'speclooptripcount' 'empty_104' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.66ns)   --->   "%add_ln116_1 = add i31 %i_1, i31" [./CNN.h:116]   --->   Operation 167 'add' 'add_ln116_1' <Predicate = (icmp_ln116)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116_2, void %.split43, void %._crit_edge15.i59.backedge.loopexit" [./CNN.h:116]   --->   Operation 168 'br' 'br_ln116' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %cmp27_i, void %.lr.ph14.i11.backedge, void %.lr.ph.i20" [./CNN.h:117]   --->   Operation 169 'br' 'br_ln117' <Predicate = (icmp_ln116 & !icmp_ln116_2)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%p_cast1 = zext i31 %add_ln116_1" [./CNN.h:116]   --->   Operation 170 'zext' 'p_cast1' <Predicate = (icmp_ln116 & cmp27_i & !icmp_ln116_2)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.85ns)   --->   "%cmp17_i17 = icmp_slt  i32 %p_cast1, i32 %hight_read" [./CNN.h:116]   --->   Operation 171 'icmp' 'cmp17_i17' <Predicate = (icmp_ln116 & cmp27_i & !icmp_ln116_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.60ns)   --->   "%br_ln117 = br void" [./CNN.h:117]   --->   Operation 172 'br' 'br_ln117' <Predicate = (icmp_ln116 & cmp27_i & !icmp_ln116_2)> <Delay = 0.60>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15.i59.backedge"   --->   Operation 173 'br' 'br_ln0' <Predicate = (icmp_ln116 & icmp_ln116_2)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15.i59"   --->   Operation 174 'br' 'br_ln0' <Predicate = (icmp_ln116_2) | (!icmp_ln116)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.01>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln117_1, void %._crit_edge2, i31, void %.lr.ph.i20" [./CNN.h:117]   --->   Operation 175 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [./CNN.h:117]   --->   Operation 176 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.85ns)   --->   "%icmp_ln117_1 = icmp_eq  i32 %j_1_cast, i32 %width_read" [./CNN.h:117]   --->   Operation 178 'icmp' 'icmp_ln117_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 179 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.66ns)   --->   "%add_ln117_1 = add i31 %j_1, i31" [./CNN.h:117]   --->   Operation 180 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_1, void %.split35.0, void %.lr.ph14.i11.backedge.loopexit" [./CNN.h:117]   --->   Operation 181 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %cmp17_i17, void %._crit_edge2, void" [./CNN.h:123]   --->   Operation 182 'br' 'br_ln123' <Predicate = (!icmp_ln117_1)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i31 %add_ln117_1" [./CNN.h:123]   --->   Operation 183 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln117_1 & cmp17_i17)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.85ns)   --->   "%icmp_ln123_1 = icmp_slt  i32 %zext_ln123_1, i32 %width_read" [./CNN.h:123]   --->   Operation 184 'icmp' 'icmp_ln123_1' <Predicate = (!icmp_ln117_1 & cmp17_i17)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123_1, void %._crit_edge2, void %.split39.preheader.0" [./CNN.h:123]   --->   Operation 185 'br' 'br_ln123' <Predicate = (!icmp_ln117_1 & cmp17_i17)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%max_val_1_load = load i64 %max_val_1" [./CNN.h:127]   --->   Operation 186 'load' 'max_val_1_load' <Predicate = (!icmp_ln117_1 & cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %output_conv2_read, i32, i32" [./CNN.h:127]   --->   Operation 187 'partselect' 'tmp_4' <Predicate = (!icmp_ln117_1 & cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.61ns)   --->   "%icmp_ln127_4 = icmp_ne  i11 %tmp_4, i11" [./CNN.h:127]   --->   Operation 188 'icmp' 'icmp_ln127_4' <Predicate = (!icmp_ln117_1 & cmp17_i17 & icmp_ln123_1)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [2/2] (2.01ns)   --->   "%tmp_6 = fcmp_ogt  i64 %bitcast_ln120_1, i64 %max_val_1_load" [./CNN.h:127]   --->   Operation 189 'dcmp' 'tmp_6' <Predicate = (!icmp_ln117_1 & cmp17_i17 & icmp_ln123_1)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln120 = store i64 %bitcast_ln120_1, i64 %max_val_1, i64 %max_val_1_load" [./CNN.h:120]   --->   Operation 190 'store' 'store_ln120' <Predicate = (!icmp_ln117_1)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln117_1)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.54>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i64 %max_val_1_load" [./CNN.h:127]   --->   Operation 192 'bitcast' 'bitcast_ln127_1' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln127_1, i32, i32" [./CNN.h:127]   --->   Operation 193 'partselect' 'tmp_5' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln127_4 = trunc i64 %bitcast_ln127_1" [./CNN.h:127]   --->   Operation 194 'trunc' 'trunc_ln127_4' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_3)   --->   "%or_ln127_2 = or i1 %icmp_ln127_5, i1 %icmp_ln127_4" [./CNN.h:127]   --->   Operation 195 'or' 'or_ln127_2' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.61ns)   --->   "%icmp_ln127_6 = icmp_ne  i11 %tmp_5, i11" [./CNN.h:127]   --->   Operation 196 'icmp' 'icmp_ln127_6' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.98ns)   --->   "%icmp_ln127_7 = icmp_eq  i52 %trunc_ln127_4, i52" [./CNN.h:127]   --->   Operation 197 'icmp' 'icmp_ln127_7' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_3)   --->   "%or_ln127_3 = or i1 %icmp_ln127_7, i1 %icmp_ln127_6" [./CNN.h:127]   --->   Operation 198 'or' 'or_ln127_3' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_3)   --->   "%and_ln127_2 = and i1 %or_ln127_2, i1 %or_ln127_3" [./CNN.h:127]   --->   Operation 199 'and' 'and_ln127_2' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/2] (2.01ns)   --->   "%tmp_6 = fcmp_ogt  i64 %bitcast_ln120_1, i64 %max_val_1_load" [./CNN.h:127]   --->   Operation 200 'dcmp' 'tmp_6' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln127_3 = and i1 %and_ln127_2, i1 %tmp_6" [./CNN.h:127]   --->   Operation 201 'and' 'and_ln127_3' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln127_1 = select i1 %and_ln127_3, i64 %bitcast_ln120_1, i64 %max_val_1_load" [./CNN.h:127]   --->   Operation 202 'select' 'select_ln127_1' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i64 %select_ln127_1" [./CNN.h:131]   --->   Operation 203 'bitcast' 'bitcast_ln131_1' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_pooling2, i64 %bitcast_ln131_1" [./CNN.h:131]   --->   Operation 204 'write' 'write_ln131' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln132 = br void %._crit_edge2" [./CNN.h:132]   --->   Operation 205 'br' 'br_ln132' <Predicate = (cmp17_i17 & icmp_ln123_1)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14.i11.backedge"   --->   Operation 206 'br' 'br_ln0' <Predicate = (cmp27_i)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14.i11"   --->   Operation 207 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 2.42>
ST_16 : Operation 208 [1/2] (2.42ns)   --->   "%call_ln27 = call void @convolution<double, double, double, double, 7, 7, 8, 8, 7, 7, 3, 3, 1, 1>, i64 %output_pooling2_read, i64 %output_conv3, i31 %empty, i64 %bias_conv3, i64 %line_buffer_1_5, i64 %line_buffer_0_5, i64 %line_buffer_2_5, i64 %kernel_conv3" [model.cpp:27]   --->   Operation 208 'call' 'call_ln27' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 0.98>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%output_conv3_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv3, void %call_ln27" [./CNN.h:120]   --->   Operation 209 'read' 'output_conv3_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln120_2 = bitcast i64 %output_conv3_read" [./CNN.h:120]   --->   Operation 210 'bitcast' 'bitcast_ln120_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln127_2 = trunc i64 %output_conv3_read" [./CNN.h:127]   --->   Operation 211 'trunc' 'trunc_ln127_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.98ns)   --->   "%icmp_ln127_9 = icmp_eq  i52 %trunc_ln127_2, i52" [./CNN.h:127]   --->   Operation 212 'icmp' 'icmp_ln127_9' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.60ns)   --->   "%br_ln115 = br void %._crit_edge15.i134" [./CNN.h:115]   --->   Operation 213 'br' 'br_ln115' <Predicate = true> <Delay = 0.60>

State 18 <SV = 9> <Delay = 1.52>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%num_channel_2 = phi i4, void %_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit, i4 %add_ln115_2, void %._crit_edge15.i134.backedge" [./CNN.h:115]   --->   Operation 214 'phi' 'num_channel_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.65ns)   --->   "%icmp_ln115_2 = icmp_eq  i4 %num_channel_2, i4" [./CNN.h:115]   --->   Operation 215 'icmp' 'icmp_ln115_2' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 216 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.33ns)   --->   "%add_ln115_2 = add i4 %num_channel_2, i4" [./CNN.h:115]   --->   Operation 217 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_2, void %.split33, void %_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit" [./CNN.h:115]   --->   Operation 218 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %._crit_edge15.i134.backedge, void %.lr.ph14.i86.preheader" [./CNN.h:116]   --->   Operation 219 'br' 'br_ln116' <Predicate = (!icmp_ln115_2)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.60ns)   --->   "%br_ln116 = br void %.lr.ph14.i86" [./CNN.h:116]   --->   Operation 220 'br' 'br_ln116' <Predicate = (icmp_ln116 & !icmp_ln115_2)> <Delay = 0.60>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%output_pooling3_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_pooling3" [model.cpp:29]   --->   Operation 221 'read' 'output_pooling3_read' <Predicate = (icmp_ln115_2)> <Delay = 0.00>
ST_18 : Operation 222 [2/2] (1.52ns)   --->   "%call_ln29 = call void @convolution<double, double, double, double, 4, 4, 8, 8, 4, 4, 3, 3, 1, 1>, i64 %output_pooling3_read, i64 %output_conv4, i31 %empty, i64 %bias_conv4, i64 %line_buffer_1_10_0, i64 %line_buffer_1_10_1, i64 %line_buffer_1_10_2, i64 %line_buffer_1_10_3, i64 %line_buffer_2_10_0, i64 %line_buffer_2_10_1, i64 %line_buffer_2_10_2, i64 %line_buffer_2_10_3, i64 %line_buffer_0_10_0, i64 %line_buffer_0_10_1, i64 %line_buffer_0_10_2, i64 %line_buffer_0_10_3, i64 %kernel_conv4" [model.cpp:29]   --->   Operation 222 'call' 'call_ln29' <Predicate = (icmp_ln115_2)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 1.52>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln116_2, void %.lr.ph14.i86.backedge, i31, void %.lr.ph14.i86.preheader" [./CNN.h:116]   --->   Operation 223 'phi' 'i_2' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i31 %i_2" [./CNN.h:116]   --->   Operation 224 'zext' 'zext_ln116_2' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.85ns)   --->   "%icmp_ln116_3 = icmp_eq  i32 %zext_ln116_2, i32 %hight_read" [./CNN.h:116]   --->   Operation 225 'icmp' 'icmp_ln116_3' <Predicate = (icmp_ln116)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 226 'speclooptripcount' 'empty_107' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.66ns)   --->   "%add_ln116_2 = add i31 %i_2, i31" [./CNN.h:116]   --->   Operation 227 'add' 'add_ln116_2' <Predicate = (icmp_ln116)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116_3, void %.split31, void %._crit_edge15.i134.backedge.loopexit" [./CNN.h:116]   --->   Operation 228 'br' 'br_ln116' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %cmp27_i, void %.lr.ph14.i86.backedge, void %.lr.ph.i95" [./CNN.h:117]   --->   Operation 229 'br' 'br_ln117' <Predicate = (icmp_ln116 & !icmp_ln116_3)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%p_cast2 = zext i31 %add_ln116_2" [./CNN.h:116]   --->   Operation 230 'zext' 'p_cast2' <Predicate = (icmp_ln116 & cmp27_i & !icmp_ln116_3)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.85ns)   --->   "%cmp17_i92 = icmp_slt  i32 %p_cast2, i32 %hight_read" [./CNN.h:116]   --->   Operation 231 'icmp' 'cmp17_i92' <Predicate = (icmp_ln116 & cmp27_i & !icmp_ln116_3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.60ns)   --->   "%br_ln117 = br void" [./CNN.h:117]   --->   Operation 232 'br' 'br_ln117' <Predicate = (icmp_ln116 & cmp27_i & !icmp_ln116_3)> <Delay = 0.60>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15.i134.backedge"   --->   Operation 233 'br' 'br_ln0' <Predicate = (icmp_ln116 & icmp_ln116_3)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15.i134"   --->   Operation 234 'br' 'br_ln0' <Predicate = (icmp_ln116_3) | (!icmp_ln116)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 2.01>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%j_2 = phi i31 %add_ln117_2, void %._crit_edge4, i31, void %.lr.ph.i95" [./CNN.h:117]   --->   Operation 235 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%j_2_cast = zext i31 %j_2" [./CNN.h:117]   --->   Operation 236 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 237 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.85ns)   --->   "%icmp_ln117_2 = icmp_eq  i32 %j_2_cast, i32 %width_read" [./CNN.h:117]   --->   Operation 238 'icmp' 'icmp_ln117_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 239 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.66ns)   --->   "%add_ln117_2 = add i31 %j_2, i31" [./CNN.h:117]   --->   Operation 240 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_2, void %.split23.0, void %.lr.ph14.i86.backedge.loopexit" [./CNN.h:117]   --->   Operation 241 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %cmp17_i92, void %._crit_edge4, void" [./CNN.h:123]   --->   Operation 242 'br' 'br_ln123' <Predicate = (!icmp_ln117_2)> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i31 %add_ln117_2" [./CNN.h:123]   --->   Operation 243 'zext' 'zext_ln123_2' <Predicate = (!icmp_ln117_2 & cmp17_i92)> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.85ns)   --->   "%icmp_ln123_2 = icmp_slt  i32 %zext_ln123_2, i32 %width_read" [./CNN.h:123]   --->   Operation 244 'icmp' 'icmp_ln123_2' <Predicate = (!icmp_ln117_2 & cmp17_i92)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123_2, void %._crit_edge4, void %.split27.preheader.0" [./CNN.h:123]   --->   Operation 245 'br' 'br_ln123' <Predicate = (!icmp_ln117_2 & cmp17_i92)> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%max_val_2_load = load i64 %max_val_2" [./CNN.h:127]   --->   Operation 246 'load' 'max_val_2_load' <Predicate = (!icmp_ln117_2 & cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %output_conv3_read, i32, i32" [./CNN.h:127]   --->   Operation 247 'partselect' 'tmp_7' <Predicate = (!icmp_ln117_2 & cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.61ns)   --->   "%icmp_ln127_8 = icmp_ne  i11 %tmp_7, i11" [./CNN.h:127]   --->   Operation 248 'icmp' 'icmp_ln127_8' <Predicate = (!icmp_ln117_2 & cmp17_i92 & icmp_ln123_2)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [2/2] (2.01ns)   --->   "%tmp_9 = fcmp_ogt  i64 %bitcast_ln120_2, i64 %max_val_2_load" [./CNN.h:127]   --->   Operation 249 'dcmp' 'tmp_9' <Predicate = (!icmp_ln117_2 & cmp17_i92 & icmp_ln123_2)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln120 = store i64 %bitcast_ln120_2, i64 %max_val_2, i64 %max_val_2_load" [./CNN.h:120]   --->   Operation 250 'store' 'store_ln120' <Predicate = (!icmp_ln117_2)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 251 'br' 'br_ln0' <Predicate = (!icmp_ln117_2)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 2.54>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i64 %max_val_2_load" [./CNN.h:127]   --->   Operation 252 'bitcast' 'bitcast_ln127_2' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln127_2, i32, i32" [./CNN.h:127]   --->   Operation 253 'partselect' 'tmp_8' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln127_5 = trunc i64 %bitcast_ln127_2" [./CNN.h:127]   --->   Operation 254 'trunc' 'trunc_ln127_5' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_5)   --->   "%or_ln127_4 = or i1 %icmp_ln127_9, i1 %icmp_ln127_8" [./CNN.h:127]   --->   Operation 255 'or' 'or_ln127_4' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 256 [1/1] (0.61ns)   --->   "%icmp_ln127_10 = icmp_ne  i11 %tmp_8, i11" [./CNN.h:127]   --->   Operation 256 'icmp' 'icmp_ln127_10' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [1/1] (0.98ns)   --->   "%icmp_ln127_11 = icmp_eq  i52 %trunc_ln127_5, i52" [./CNN.h:127]   --->   Operation 257 'icmp' 'icmp_ln127_11' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_5)   --->   "%or_ln127_5 = or i1 %icmp_ln127_11, i1 %icmp_ln127_10" [./CNN.h:127]   --->   Operation 258 'or' 'or_ln127_5' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_5)   --->   "%and_ln127_4 = and i1 %or_ln127_4, i1 %or_ln127_5" [./CNN.h:127]   --->   Operation 259 'and' 'and_ln127_4' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [1/2] (2.01ns)   --->   "%tmp_9 = fcmp_ogt  i64 %bitcast_ln120_2, i64 %max_val_2_load" [./CNN.h:127]   --->   Operation 260 'dcmp' 'tmp_9' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 261 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln127_5 = and i1 %and_ln127_4, i1 %tmp_9" [./CNN.h:127]   --->   Operation 261 'and' 'and_ln127_5' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln127_2 = select i1 %and_ln127_5, i64 %bitcast_ln120_2, i64 %max_val_2_load" [./CNN.h:127]   --->   Operation 262 'select' 'select_ln127_2' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln131_2 = bitcast i64 %select_ln127_2" [./CNN.h:131]   --->   Operation 263 'bitcast' 'bitcast_ln131_2' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_pooling3, i64 %bitcast_ln131_2" [./CNN.h:131]   --->   Operation 264 'write' 'write_ln131' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln132 = br void %._crit_edge4" [./CNN.h:132]   --->   Operation 265 'br' 'br_ln132' <Predicate = (cmp17_i92 & icmp_ln123_2)> <Delay = 0.00>

State 22 <SV = 12> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14.i86.backedge"   --->   Operation 266 'br' 'br_ln0' <Predicate = (cmp27_i)> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14.i86"   --->   Operation 267 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 10> <Delay = 2.42>
ST_23 : Operation 268 [1/2] (2.42ns)   --->   "%call_ln29 = call void @convolution<double, double, double, double, 4, 4, 8, 8, 4, 4, 3, 3, 1, 1>, i64 %output_pooling3_read, i64 %output_conv4, i31 %empty, i64 %bias_conv4, i64 %line_buffer_1_10_0, i64 %line_buffer_1_10_1, i64 %line_buffer_1_10_2, i64 %line_buffer_1_10_3, i64 %line_buffer_2_10_0, i64 %line_buffer_2_10_1, i64 %line_buffer_2_10_2, i64 %line_buffer_2_10_3, i64 %line_buffer_0_10_0, i64 %line_buffer_0_10_1, i64 %line_buffer_0_10_2, i64 %line_buffer_0_10_3, i64 %kernel_conv4" [model.cpp:29]   --->   Operation 268 'call' 'call_ln29' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 11> <Delay = 0.85>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln149 = shl i32 %hight_read, i32" [./CNN.h:149]   --->   Operation 269 'shl' 'shl_ln149' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.85ns)   --->   "%icmp_ln149 = icmp_sgt  i32 %shl_ln149, i32" [./CNN.h:149]   --->   Operation 270 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%empty_109 = shl i32 %width_read, i32"   --->   Operation 271 'shl' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.85ns)   --->   "%cmp31_i199 = icmp_sgt  i32 %empty_109, i32"   --->   Operation 272 'icmp' 'cmp31_i199' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%output_conv4_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv4, void %call_ln29" [./CNN.h:153]   --->   Operation 273 'read' 'output_conv4_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 274 [1/1] (0.60ns)   --->   "%br_ln148 = br void" [./CNN.h:148]   --->   Operation 274 'br' 'br_ln148' <Predicate = true> <Delay = 0.60>

State 25 <SV = 12> <Delay = 1.52>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%num_channel_3 = phi i4 %add_ln148, void %._crit_edge7.i254, i4, void %_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit" [./CNN.h:148]   --->   Operation 275 'phi' 'num_channel_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.65ns)   --->   "%icmp_ln148 = icmp_eq  i4 %num_channel_3, i4" [./CNN.h:148]   --->   Operation 276 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%empty_110 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 277 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.33ns)   --->   "%add_ln148 = add i4 %num_channel_3, i4" [./CNN.h:148]   --->   Operation 278 'add' 'add_ln148' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %.split21, void %_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit" [./CNN.h:148]   --->   Operation 279 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %._crit_edge7.i254, void %.lr.ph6.i205.preheader" [./CNN.h:149]   --->   Operation 280 'br' 'br_ln149' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.60ns)   --->   "%br_ln149 = br void %.lr.ph6.i205" [./CNN.h:149]   --->   Operation 281 'br' 'br_ln149' <Predicate = (!icmp_ln148 & icmp_ln149)> <Delay = 0.60>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%output_upsampling1_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_upsampling1" [model.cpp:31]   --->   Operation 282 'read' 'output_upsampling1_read' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_25 : Operation 283 [2/2] (1.52ns)   --->   "%call_ln31 = call void @convolution<double, double, double, double, 8, 8, 8, 8, 8, 8, 3, 3, 1, 1>, i64 %output_upsampling1_read, i64 %output_conv5, i31 %empty, i64 %bias_conv5, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2, i64 %kernel_conv5" [model.cpp:31]   --->   Operation 283 'call' 'call_ln31' <Predicate = (icmp_ln148)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 13> <Delay = 0.98>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln149, void %._crit_edge.i250, i31, void %.lr.ph6.i205.preheader" [./CNN.h:149]   --->   Operation 284 'phi' 'i_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i31 %i_3" [./CNN.h:149]   --->   Operation 285 'zext' 'zext_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.85ns)   --->   "%icmp_ln149_1 = icmp_eq  i32 %zext_ln149, i32 %shl_ln149" [./CNN.h:149]   --->   Operation 286 'icmp' 'icmp_ln149_1' <Predicate = (icmp_ln149)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 287 'speclooptripcount' 'empty_111' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.66ns)   --->   "%add_ln149 = add i31 %i_3, i31" [./CNN.h:149]   --->   Operation 288 'add' 'add_ln149' <Predicate = (icmp_ln149)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149_1, void %.split19, void %._crit_edge7.i254.loopexit" [./CNN.h:149]   --->   Operation 289 'br' 'br_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %cmp31_i199, void %._crit_edge.i250, void %.lr.ph.i219" [./CNN.h:150]   --->   Operation 290 'br' 'br_ln150' <Predicate = (icmp_ln149 & !icmp_ln149_1)> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%empty_112 = trunc i31 %i_3" [./CNN.h:149]   --->   Operation 291 'trunc' 'empty_112' <Predicate = (icmp_ln149 & !icmp_ln149_1 & cmp31_i199)> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.60ns)   --->   "%br_ln150 = br void" [./CNN.h:150]   --->   Operation 292 'br' 'br_ln150' <Predicate = (icmp_ln149 & !icmp_ln149_1 & cmp31_i199)> <Delay = 0.60>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge7.i254"   --->   Operation 293 'br' 'br_ln0' <Predicate = (icmp_ln149 & icmp_ln149_1)> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 294 'br' 'br_ln0' <Predicate = (icmp_ln149_1) | (!icmp_ln149)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 0.85>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%j_3 = phi i31 %add_ln150, void %.split17._crit_edge, i31, void %.lr.ph.i219" [./CNN.h:150]   --->   Operation 295 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%j_3_cast = zext i31 %j_3" [./CNN.h:150]   --->   Operation 296 'zext' 'j_3_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 297 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (0.85ns)   --->   "%icmp_ln150 = icmp_eq  i32 %j_3_cast, i32 %empty_109" [./CNN.h:150]   --->   Operation 298 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 299 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.66ns)   --->   "%add_ln150 = add i31 %j_3, i31" [./CNN.h:150]   --->   Operation 300 'add' 'add_ln150' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %.split17, void %._crit_edge.i250.loopexit" [./CNN.h:150]   --->   Operation 301 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %empty_112, void, void %.split17._crit_edge" [./CNN.h:151]   --->   Operation 302 'br' 'br_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%empty_114 = trunc i31 %j_3" [./CNN.h:150]   --->   Operation 303 'trunc' 'empty_114' <Predicate = (!icmp_ln150 & !empty_112)> <Delay = 0.00>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %empty_114, void, void %.split17._crit_edge" [./CNN.h:152]   --->   Operation 304 'br' 'br_ln152' <Predicate = (!icmp_ln150 & !empty_112)> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_upsampling1, i64 %output_conv4_read" [./CNN.h:154]   --->   Operation 305 'write' 'write_ln154' <Predicate = (!icmp_ln150 & !empty_112 & !empty_114)> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln155 = br void %.split17._crit_edge" [./CNN.h:155]   --->   Operation 306 'br' 'br_ln155' <Predicate = (!icmp_ln150 & !empty_112 & !empty_114)> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 307 'br' 'br_ln0' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i250"   --->   Operation 308 'br' 'br_ln0' <Predicate = (cmp31_i199)> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.i205"   --->   Operation 309 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 13> <Delay = 2.42>
ST_29 : Operation 310 [1/2] (2.42ns)   --->   "%call_ln31 = call void @convolution<double, double, double, double, 8, 8, 8, 8, 8, 8, 3, 3, 1, 1>, i64 %output_upsampling1_read, i64 %output_conv5, i31 %empty, i64 %bias_conv5, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2, i64 %kernel_conv5" [model.cpp:31]   --->   Operation 310 'call' 'call_ln31' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 14> <Delay = 0.60>
ST_30 : Operation 311 [1/1] (0.00ns)   --->   "%output_conv5_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv5, void %call_ln31" [./CNN.h:153]   --->   Operation 311 'read' 'output_conv5_read' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 312 [1/1] (0.60ns)   --->   "%br_ln148 = br void" [./CNN.h:148]   --->   Operation 312 'br' 'br_ln148' <Predicate = true> <Delay = 0.60>

State 31 <SV = 15> <Delay = 1.52>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%num_channel_4 = phi i4 %add_ln148_1, void %._crit_edge7.i194, i4, void %_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit" [./CNN.h:148]   --->   Operation 313 'phi' 'num_channel_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (0.65ns)   --->   "%icmp_ln148_1 = icmp_eq  i4 %num_channel_4, i4" [./CNN.h:148]   --->   Operation 314 'icmp' 'icmp_ln148_1' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 315 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 316 [1/1] (0.33ns)   --->   "%add_ln148_1 = add i4 %num_channel_4, i4" [./CNN.h:148]   --->   Operation 316 'add' 'add_ln148_1' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148_1, void %.split15, void %_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit" [./CNN.h:148]   --->   Operation 317 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %._crit_edge7.i194, void %.lr.ph6.i145.preheader" [./CNN.h:149]   --->   Operation 318 'br' 'br_ln149' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_31 : Operation 319 [1/1] (0.60ns)   --->   "%br_ln149 = br void %.lr.ph6.i145" [./CNN.h:149]   --->   Operation 319 'br' 'br_ln149' <Predicate = (icmp_ln149 & !icmp_ln148_1)> <Delay = 0.60>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%output_upsampling2_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_upsampling2" [model.cpp:33]   --->   Operation 320 'read' 'output_upsampling2_read' <Predicate = (icmp_ln148_1)> <Delay = 0.00>
ST_31 : Operation 321 [2/2] (1.52ns)   --->   "%call_ln33 = call void @convolution<double, double, double, double, 16, 16, 8, 16, 14, 14, 3, 3, 1, 0>, i64 %output_upsampling2_read, i64 %output_conv6, i31 %empty, i64 %bias_conv6, i64 %line_buffer_1_3, i64 %line_buffer_0_3, i64 %line_buffer_2_3, i64 %kernel_conv6" [model.cpp:33]   --->   Operation 321 'call' 'call_ln33' <Predicate = (icmp_ln148_1)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 16> <Delay = 0.98>
ST_32 : Operation 322 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln149_1, void %._crit_edge.i190, i31, void %.lr.ph6.i145.preheader" [./CNN.h:149]   --->   Operation 322 'phi' 'i_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i31 %i_4" [./CNN.h:149]   --->   Operation 323 'zext' 'zext_ln149_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_32 : Operation 324 [1/1] (0.85ns)   --->   "%icmp_ln149_2 = icmp_eq  i32 %zext_ln149_1, i32 %shl_ln149" [./CNN.h:149]   --->   Operation 324 'icmp' 'icmp_ln149_2' <Predicate = (icmp_ln149)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 325 'speclooptripcount' 'empty_116' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (0.66ns)   --->   "%add_ln149_1 = add i31 %i_4, i31" [./CNN.h:149]   --->   Operation 326 'add' 'add_ln149_1' <Predicate = (icmp_ln149)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149_2, void %.split13, void %._crit_edge7.i194.loopexit" [./CNN.h:149]   --->   Operation 327 'br' 'br_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %cmp31_i199, void %._crit_edge.i190, void %.lr.ph.i159" [./CNN.h:150]   --->   Operation 328 'br' 'br_ln150' <Predicate = (icmp_ln149 & !icmp_ln149_2)> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%empty_117 = trunc i31 %i_4" [./CNN.h:149]   --->   Operation 329 'trunc' 'empty_117' <Predicate = (icmp_ln149 & cmp31_i199 & !icmp_ln149_2)> <Delay = 0.00>
ST_32 : Operation 330 [1/1] (0.60ns)   --->   "%br_ln150 = br void" [./CNN.h:150]   --->   Operation 330 'br' 'br_ln150' <Predicate = (icmp_ln149 & cmp31_i199 & !icmp_ln149_2)> <Delay = 0.60>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge7.i194"   --->   Operation 331 'br' 'br_ln0' <Predicate = (icmp_ln149 & icmp_ln149_2)> <Delay = 0.00>
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 332 'br' 'br_ln0' <Predicate = (icmp_ln149_2) | (!icmp_ln149)> <Delay = 0.00>

State 33 <SV = 17> <Delay = 0.85>
ST_33 : Operation 333 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln150_1, void %.split11._crit_edge, i31, void %.lr.ph.i159" [./CNN.h:150]   --->   Operation 333 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 334 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [./CNN.h:150]   --->   Operation 334 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 335 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 335 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 336 [1/1] (0.85ns)   --->   "%icmp_ln150_1 = icmp_eq  i32 %j_4_cast, i32 %empty_109" [./CNN.h:150]   --->   Operation 336 'icmp' 'icmp_ln150_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 337 [1/1] (0.00ns)   --->   "%empty_118 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 337 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 338 [1/1] (0.66ns)   --->   "%add_ln150_1 = add i31 %j_4, i31" [./CNN.h:150]   --->   Operation 338 'add' 'add_ln150_1' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150_1, void %.split11, void %._crit_edge.i190.loopexit" [./CNN.h:150]   --->   Operation 339 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %empty_117, void, void %.split11._crit_edge" [./CNN.h:151]   --->   Operation 340 'br' 'br_ln151' <Predicate = (!icmp_ln150_1)> <Delay = 0.00>
ST_33 : Operation 341 [1/1] (0.00ns)   --->   "%empty_119 = trunc i31 %j_4" [./CNN.h:150]   --->   Operation 341 'trunc' 'empty_119' <Predicate = (!icmp_ln150_1 & !empty_117)> <Delay = 0.00>
ST_33 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %empty_119, void, void %.split11._crit_edge" [./CNN.h:152]   --->   Operation 342 'br' 'br_ln152' <Predicate = (!icmp_ln150_1 & !empty_117)> <Delay = 0.00>
ST_33 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_upsampling2, i64 %output_conv5_read" [./CNN.h:154]   --->   Operation 343 'write' 'write_ln154' <Predicate = (!icmp_ln150_1 & !empty_117 & !empty_119)> <Delay = 0.00>
ST_33 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln155 = br void %.split11._crit_edge" [./CNN.h:155]   --->   Operation 344 'br' 'br_ln155' <Predicate = (!icmp_ln150_1 & !empty_117 & !empty_119)> <Delay = 0.00>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!icmp_ln150_1)> <Delay = 0.00>

State 34 <SV = 18> <Delay = 0.00>
ST_34 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i190"   --->   Operation 346 'br' 'br_ln0' <Predicate = (cmp31_i199)> <Delay = 0.00>
ST_34 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.i145"   --->   Operation 347 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 16> <Delay = 2.42>
ST_35 : Operation 348 [1/2] (2.42ns)   --->   "%call_ln33 = call void @convolution<double, double, double, double, 16, 16, 8, 16, 14, 14, 3, 3, 1, 0>, i64 %output_upsampling2_read, i64 %output_conv6, i31 %empty, i64 %bias_conv6, i64 %line_buffer_1_3, i64 %line_buffer_0_3, i64 %line_buffer_2_3, i64 %kernel_conv6" [model.cpp:33]   --->   Operation 348 'call' 'call_ln33' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 0.60>
ST_36 : Operation 349 [1/1] (0.00ns)   --->   "%output_conv6_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv6, void %call_ln33" [./CNN.h:153]   --->   Operation 349 'read' 'output_conv6_read' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 350 [1/1] (0.60ns)   --->   "%br_ln148 = br void" [./CNN.h:148]   --->   Operation 350 'br' 'br_ln148' <Predicate = true> <Delay = 0.60>

State 37 <SV = 18> <Delay = 1.52>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "%num_channel_5 = phi i4 %add_ln148_2, void %._crit_edge7.i, i4, void %_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit" [./CNN.h:148]   --->   Operation 351 'phi' 'num_channel_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 352 [1/1] (0.65ns)   --->   "%icmp_ln148_2 = icmp_eq  i4 %num_channel_5, i4" [./CNN.h:148]   --->   Operation 352 'icmp' 'icmp_ln148_2' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 353 [1/1] (0.00ns)   --->   "%empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 353 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 354 [1/1] (0.33ns)   --->   "%add_ln148_2 = add i4 %num_channel_5, i4" [./CNN.h:148]   --->   Operation 354 'add' 'add_ln148_2' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148_2, void %.split9, void %_ZL10upsamplingIddLi14ELi14ELi16ELi28ELi28ELi2ELi2EEviiPT_PT0_.exit" [./CNN.h:148]   --->   Operation 355 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %._crit_edge7.i, void %.lr.ph6.i.preheader" [./CNN.h:149]   --->   Operation 356 'br' 'br_ln149' <Predicate = (!icmp_ln148_2)> <Delay = 0.00>
ST_37 : Operation 357 [1/1] (0.60ns)   --->   "%br_ln149 = br void %.lr.ph6.i" [./CNN.h:149]   --->   Operation 357 'br' 'br_ln149' <Predicate = (icmp_ln149 & !icmp_ln148_2)> <Delay = 0.60>
ST_37 : Operation 358 [1/1] (0.00ns)   --->   "%output_upsampling3_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_upsampling3" [model.cpp:35]   --->   Operation 358 'read' 'output_upsampling3_read' <Predicate = (icmp_ln148_2)> <Delay = 0.00>
ST_37 : Operation 359 [2/2] (1.52ns)   --->   "%call_ln35 = call void @convolution<double, double, double, double, 28, 28, 16, 1, 28, 28, 3, 3, 1, 0>, i64 %output_upsampling3_read, i64 %output_conv7, i31 %empty, i64 %line_buffer_1_1, i64 %line_buffer_0_1, i64 %line_buffer_2_1, i64 %kernel_conv7" [model.cpp:35]   --->   Operation 359 'call' 'call_ln35' <Predicate = (icmp_ln148_2)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 19> <Delay = 0.98>
ST_38 : Operation 360 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln149_2, void %._crit_edge.i74, i31, void %.lr.ph6.i.preheader" [./CNN.h:149]   --->   Operation 360 'phi' 'i_5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_38 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln149_2 = zext i31 %i_5" [./CNN.h:149]   --->   Operation 361 'zext' 'zext_ln149_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_38 : Operation 362 [1/1] (0.85ns)   --->   "%icmp_ln149_3 = icmp_eq  i32 %zext_ln149_2, i32 %shl_ln149" [./CNN.h:149]   --->   Operation 362 'icmp' 'icmp_ln149_3' <Predicate = (icmp_ln149)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%empty_121 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 363 'speclooptripcount' 'empty_121' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.66ns)   --->   "%add_ln149_2 = add i31 %i_5, i31" [./CNN.h:149]   --->   Operation 364 'add' 'add_ln149_2' <Predicate = (icmp_ln149)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149_3, void %.split7, void %._crit_edge7.i.loopexit" [./CNN.h:149]   --->   Operation 365 'br' 'br_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %cmp31_i199, void %._crit_edge.i74, void %.lr.ph.i63" [./CNN.h:150]   --->   Operation 366 'br' 'br_ln150' <Predicate = (icmp_ln149 & !icmp_ln149_3)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%empty_122 = trunc i31 %i_5" [./CNN.h:149]   --->   Operation 367 'trunc' 'empty_122' <Predicate = (icmp_ln149 & cmp31_i199 & !icmp_ln149_3)> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (0.60ns)   --->   "%br_ln150 = br void" [./CNN.h:150]   --->   Operation 368 'br' 'br_ln150' <Predicate = (icmp_ln149 & cmp31_i199 & !icmp_ln149_3)> <Delay = 0.60>
ST_38 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge7.i"   --->   Operation 369 'br' 'br_ln0' <Predicate = (icmp_ln149 & icmp_ln149_3)> <Delay = 0.00>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 370 'br' 'br_ln0' <Predicate = (icmp_ln149_3) | (!icmp_ln149)> <Delay = 0.00>

State 39 <SV = 20> <Delay = 0.85>
ST_39 : Operation 371 [1/1] (0.00ns)   --->   "%j_5 = phi i31 %add_ln150_2, void %.split._crit_edge, i31, void %.lr.ph.i63" [./CNN.h:150]   --->   Operation 371 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 372 [1/1] (0.00ns)   --->   "%j_5_cast = zext i31 %j_5" [./CNN.h:150]   --->   Operation 372 'zext' 'j_5_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 373 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 373 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 374 [1/1] (0.85ns)   --->   "%icmp_ln150_2 = icmp_eq  i32 %j_5_cast, i32 %empty_109" [./CNN.h:150]   --->   Operation 374 'icmp' 'icmp_ln150_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 375 [1/1] (0.00ns)   --->   "%empty_123 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 375 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 376 [1/1] (0.66ns)   --->   "%add_ln150_2 = add i31 %j_5, i31" [./CNN.h:150]   --->   Operation 376 'add' 'add_ln150_2' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150_2, void %.split, void %._crit_edge.i74.loopexit" [./CNN.h:150]   --->   Operation 377 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %empty_122, void, void %.split._crit_edge" [./CNN.h:151]   --->   Operation 378 'br' 'br_ln151' <Predicate = (!icmp_ln150_2)> <Delay = 0.00>
ST_39 : Operation 379 [1/1] (0.00ns)   --->   "%empty_124 = trunc i31 %j_5" [./CNN.h:150]   --->   Operation 379 'trunc' 'empty_124' <Predicate = (!icmp_ln150_2 & !empty_122)> <Delay = 0.00>
ST_39 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %empty_124, void, void %.split._crit_edge" [./CNN.h:152]   --->   Operation 380 'br' 'br_ln152' <Predicate = (!icmp_ln150_2 & !empty_122)> <Delay = 0.00>
ST_39 : Operation 381 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_upsampling3, i64 %output_conv6_read" [./CNN.h:154]   --->   Operation 381 'write' 'write_ln154' <Predicate = (!icmp_ln150_2 & !empty_122 & !empty_124)> <Delay = 0.00>
ST_39 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln155 = br void %.split._crit_edge" [./CNN.h:155]   --->   Operation 382 'br' 'br_ln155' <Predicate = (!icmp_ln150_2 & !empty_122 & !empty_124)> <Delay = 0.00>
ST_39 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 383 'br' 'br_ln0' <Predicate = (!icmp_ln150_2)> <Delay = 0.00>

State 40 <SV = 21> <Delay = 0.00>
ST_40 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i74"   --->   Operation 384 'br' 'br_ln0' <Predicate = (cmp31_i199)> <Delay = 0.00>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.i"   --->   Operation 385 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 41 <SV = 19> <Delay = 2.42>
ST_41 : Operation 386 [1/2] (2.42ns)   --->   "%call_ln35 = call void @convolution<double, double, double, double, 28, 28, 16, 1, 28, 28, 3, 3, 1, 0>, i64 %output_upsampling3_read, i64 %output_conv7, i31 %empty, i64 %line_buffer_1_1, i64 %line_buffer_0_1, i64 %line_buffer_2_1, i64 %kernel_conv7" [model.cpp:35]   --->   Operation 386 'call' 'call_ln35' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 387 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [model.cpp:36]   --->   Operation 387 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_conv1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_pooling1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_conv2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_pooling2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_conv3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_pooling3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_conv4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_upsampling1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_conv5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_upsampling2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_conv6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_upsampling3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_conv7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ line_buffer_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ line_buffer_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ bias_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ bias_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ line_buffer_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ bias_conv3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ line_buffer_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_conv3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ bias_conv4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_1_10_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_1_10_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_1_10_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_1_10_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_2_10_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_2_10_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_2_10_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_2_10_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_0_10_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_0_10_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_0_10_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_0_10_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_conv4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ bias_conv5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ line_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_conv5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ bias_conv6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ line_buffer_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_conv6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ line_buffer_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ line_buffer_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_conv7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val                 (alloca           ) [ 001111111000000000000000000000000000000000]
padding_read            (read             ) [ 000000000000000000000000000000000000000000]
empty                   (trunc            ) [ 001111111111111111111111111111111111111111]
image_read              (read             ) [ 001000000000000000000000000000000000000000]
call_ln23               (call             ) [ 000000000000000000000000000000000000000000]
hight_read              (read             ) [ 000011111111111111111111100000000000000000]
width_read              (read             ) [ 000011111111111111111111100000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000]
icmp_ln116              (icmp             ) [ 000011111111111111111110000000000000000000]
cmp27_i                 (icmp             ) [ 000011111111111111111110000000000000000000]
output_conv1_read       (read             ) [ 000011111000000000000000000000000000000000]
bitcast_ln120           (bitcast          ) [ 000011111000000000000000000000000000000000]
trunc_ln127             (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln127_1            (icmp             ) [ 000011111000000000000000000000000000000000]
br_ln115                (br               ) [ 000111111000000000000000000000000000000000]
num_channel             (phi              ) [ 000010000000000000000000000000000000000000]
icmp_ln115              (icmp             ) [ 000011111000000000000000000000000000000000]
empty_100               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln115               (add              ) [ 000111111000000000000000000000000000000000]
br_ln115                (br               ) [ 000000000000000000000000000000000000000000]
br_ln116                (br               ) [ 000000000000000000000000000000000000000000]
br_ln116                (br               ) [ 000011111000000000000000000000000000000000]
max_val_1               (alloca           ) [ 000000000111111100000000000000000000000000]
output_pooling1_read    (read             ) [ 000000000100000000000000000000000000000000]
i                       (phi              ) [ 000001000000000000000000000000000000000000]
zext_ln116              (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln116_1            (icmp             ) [ 000011111000000000000000000000000000000000]
empty_101               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln116               (add              ) [ 000011111000000000000000000000000000000000]
br_ln116                (br               ) [ 000000000000000000000000000000000000000000]
br_ln117                (br               ) [ 000000000000000000000000000000000000000000]
p_cast                  (zext             ) [ 000000000000000000000000000000000000000000]
cmp17_i                 (icmp             ) [ 000000110000000000000000000000000000000000]
br_ln117                (br               ) [ 000011111000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000111111000000000000000000000000000000000]
j                       (phi              ) [ 000000110000000000000000000000000000000000]
j_cast                  (zext             ) [ 000000000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln117              (icmp             ) [ 000011111000000000000000000000000000000000]
empty_102               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln117               (add              ) [ 000011111000000000000000000000000000000000]
br_ln117                (br               ) [ 000000000000000000000000000000000000000000]
br_ln123                (br               ) [ 000000000000000000000000000000000000000000]
zext_ln123              (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln123              (icmp             ) [ 000011111000000000000000000000000000000000]
br_ln123                (br               ) [ 000000000000000000000000000000000000000000]
max_val_load            (load             ) [ 000000110000000000000000000000000000000000]
tmp                     (partselect       ) [ 000000000000000000000000000000000000000000]
icmp_ln127              (icmp             ) [ 000000110000000000000000000000000000000000]
store_ln120             (store            ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000011111000000000000000000000000000000000]
bitcast_ln127           (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_s                   (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln127_3           (trunc            ) [ 000000000000000000000000000000000000000000]
or_ln127                (or               ) [ 000000000000000000000000000000000000000000]
icmp_ln127_2            (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln127_3            (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln127_1              (or               ) [ 000000000000000000000000000000000000000000]
and_ln127               (and              ) [ 000000000000000000000000000000000000000000]
tmp_3                   (dcmp             ) [ 000000000000000000000000000000000000000000]
and_ln127_1             (and              ) [ 000000000000000000000000000000000000000000]
select_ln127            (select           ) [ 000000000000000000000000000000000000000000]
bitcast_ln131           (bitcast          ) [ 000000000000000000000000000000000000000000]
write_ln131             (write            ) [ 000000000000000000000000000000000000000000]
br_ln132                (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000011111000000000000000000000000000000000]
call_ln25               (call             ) [ 000000000000000000000000000000000000000000]
output_conv2_read       (read             ) [ 000000000001111100000000000000000000000000]
bitcast_ln120_1         (bitcast          ) [ 000000000001111100000000000000000000000000]
trunc_ln127_1           (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln127_5            (icmp             ) [ 000000000001111100000000000000000000000000]
br_ln115                (br               ) [ 000000000011111100000000000000000000000000]
num_channel_1           (phi              ) [ 000000000001000000000000000000000000000000]
icmp_ln115_1            (icmp             ) [ 000000000001111100000000000000000000000000]
empty_103               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln115_1             (add              ) [ 000000000011111100000000000000000000000000]
br_ln115                (br               ) [ 000000000000000000000000000000000000000000]
br_ln116                (br               ) [ 000000000000000000000000000000000000000000]
br_ln116                (br               ) [ 000000000001111100000000000000000000000000]
max_val_2               (alloca           ) [ 000000000000000011111110000000000000000000]
output_pooling2_read    (read             ) [ 000000000000000010000000000000000000000000]
i_1                     (phi              ) [ 000000000000100000000000000000000000000000]
zext_ln116_1            (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln116_2            (icmp             ) [ 000000000001111100000000000000000000000000]
empty_104               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln116_1             (add              ) [ 000000000001111100000000000000000000000000]
br_ln116                (br               ) [ 000000000000000000000000000000000000000000]
br_ln117                (br               ) [ 000000000000000000000000000000000000000000]
p_cast1                 (zext             ) [ 000000000000000000000000000000000000000000]
cmp17_i17               (icmp             ) [ 000000000000011000000000000000000000000000]
br_ln117                (br               ) [ 000000000001111100000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000011111100000000000000000000000000]
j_1                     (phi              ) [ 000000000000011000000000000000000000000000]
j_1_cast                (zext             ) [ 000000000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln117_1            (icmp             ) [ 000000000001111100000000000000000000000000]
empty_105               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln117_1             (add              ) [ 000000000001111100000000000000000000000000]
br_ln117                (br               ) [ 000000000000000000000000000000000000000000]
br_ln123                (br               ) [ 000000000000000000000000000000000000000000]
zext_ln123_1            (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln123_1            (icmp             ) [ 000000000001111100000000000000000000000000]
br_ln123                (br               ) [ 000000000000000000000000000000000000000000]
max_val_1_load          (load             ) [ 000000000000011000000000000000000000000000]
tmp_4                   (partselect       ) [ 000000000000000000000000000000000000000000]
icmp_ln127_4            (icmp             ) [ 000000000000011000000000000000000000000000]
store_ln120             (store            ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000001111100000000000000000000000000]
bitcast_ln127_1         (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_5                   (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln127_4           (trunc            ) [ 000000000000000000000000000000000000000000]
or_ln127_2              (or               ) [ 000000000000000000000000000000000000000000]
icmp_ln127_6            (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln127_7            (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln127_3              (or               ) [ 000000000000000000000000000000000000000000]
and_ln127_2             (and              ) [ 000000000000000000000000000000000000000000]
tmp_6                   (dcmp             ) [ 000000000000000000000000000000000000000000]
and_ln127_3             (and              ) [ 000000000000000000000000000000000000000000]
select_ln127_1          (select           ) [ 000000000000000000000000000000000000000000]
bitcast_ln131_1         (bitcast          ) [ 000000000000000000000000000000000000000000]
write_ln131             (write            ) [ 000000000000000000000000000000000000000000]
br_ln132                (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000001111100000000000000000000000000]
call_ln27               (call             ) [ 000000000000000000000000000000000000000000]
output_conv3_read       (read             ) [ 000000000000000000111110000000000000000000]
bitcast_ln120_2         (bitcast          ) [ 000000000000000000111110000000000000000000]
trunc_ln127_2           (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln127_9            (icmp             ) [ 000000000000000000111110000000000000000000]
br_ln115                (br               ) [ 000000000000000001111110000000000000000000]
num_channel_2           (phi              ) [ 000000000000000000100000000000000000000000]
icmp_ln115_2            (icmp             ) [ 000000000000000000111110000000000000000000]
empty_106               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln115_2             (add              ) [ 000000000000000001111110000000000000000000]
br_ln115                (br               ) [ 000000000000000000000000000000000000000000]
br_ln116                (br               ) [ 000000000000000000000000000000000000000000]
br_ln116                (br               ) [ 000000000000000000111110000000000000000000]
output_pooling3_read    (read             ) [ 000000000000000000000001000000000000000000]
i_2                     (phi              ) [ 000000000000000000010000000000000000000000]
zext_ln116_2            (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln116_3            (icmp             ) [ 000000000000000000111110000000000000000000]
empty_107               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln116_2             (add              ) [ 000000000000000000111110000000000000000000]
br_ln116                (br               ) [ 000000000000000000000000000000000000000000]
br_ln117                (br               ) [ 000000000000000000000000000000000000000000]
p_cast2                 (zext             ) [ 000000000000000000000000000000000000000000]
cmp17_i92               (icmp             ) [ 000000000000000000001100000000000000000000]
br_ln117                (br               ) [ 000000000000000000111110000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000001111110000000000000000000]
j_2                     (phi              ) [ 000000000000000000001100000000000000000000]
j_2_cast                (zext             ) [ 000000000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln117_2            (icmp             ) [ 000000000000000000111110000000000000000000]
empty_108               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln117_2             (add              ) [ 000000000000000000111110000000000000000000]
br_ln117                (br               ) [ 000000000000000000000000000000000000000000]
br_ln123                (br               ) [ 000000000000000000000000000000000000000000]
zext_ln123_2            (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln123_2            (icmp             ) [ 000000000000000000111110000000000000000000]
br_ln123                (br               ) [ 000000000000000000000000000000000000000000]
max_val_2_load          (load             ) [ 000000000000000000001100000000000000000000]
tmp_7                   (partselect       ) [ 000000000000000000000000000000000000000000]
icmp_ln127_8            (icmp             ) [ 000000000000000000001100000000000000000000]
store_ln120             (store            ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000111110000000000000000000]
bitcast_ln127_2         (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_8                   (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln127_5           (trunc            ) [ 000000000000000000000000000000000000000000]
or_ln127_4              (or               ) [ 000000000000000000000000000000000000000000]
icmp_ln127_10           (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln127_11           (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln127_5              (or               ) [ 000000000000000000000000000000000000000000]
and_ln127_4             (and              ) [ 000000000000000000000000000000000000000000]
tmp_9                   (dcmp             ) [ 000000000000000000000000000000000000000000]
and_ln127_5             (and              ) [ 000000000000000000000000000000000000000000]
select_ln127_2          (select           ) [ 000000000000000000000000000000000000000000]
bitcast_ln131_2         (bitcast          ) [ 000000000000000000000000000000000000000000]
write_ln131             (write            ) [ 000000000000000000000000000000000000000000]
br_ln132                (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000111110000000000000000000]
call_ln29               (call             ) [ 000000000000000000000000000000000000000000]
shl_ln149               (shl              ) [ 000000000000000000000000011111111111111110]
icmp_ln149              (icmp             ) [ 000000000000000000000000011111111111111110]
empty_109               (shl              ) [ 000000000000000000000000011111111111111110]
cmp31_i199              (icmp             ) [ 000000000000000000000000011111111111111110]
output_conv4_read       (read             ) [ 000000000000000000000000011110000000000000]
br_ln148                (br               ) [ 000000000000000000000000111110000000000000]
num_channel_3           (phi              ) [ 000000000000000000000000010000000000000000]
icmp_ln148              (icmp             ) [ 000000000000000000000000011110000000000000]
empty_110               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln148               (add              ) [ 000000000000000000000000111110000000000000]
br_ln148                (br               ) [ 000000000000000000000000000000000000000000]
br_ln149                (br               ) [ 000000000000000000000000000000000000000000]
br_ln149                (br               ) [ 000000000000000000000000011110000000000000]
output_upsampling1_read (read             ) [ 000000000000000000000000000001000000000000]
i_3                     (phi              ) [ 000000000000000000000000001000000000000000]
zext_ln149              (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln149_1            (icmp             ) [ 000000000000000000000000011110000000000000]
empty_111               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln149               (add              ) [ 000000000000000000000000011110000000000000]
br_ln149                (br               ) [ 000000000000000000000000000000000000000000]
br_ln150                (br               ) [ 000000000000000000000000000000000000000000]
empty_112               (trunc            ) [ 000000000000000000000000000100000000000000]
br_ln150                (br               ) [ 000000000000000000000000011110000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000111110000000000000]
j_3                     (phi              ) [ 000000000000000000000000000100000000000000]
j_3_cast                (zext             ) [ 000000000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln150              (icmp             ) [ 000000000000000000000000011110000000000000]
empty_113               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln150               (add              ) [ 000000000000000000000000011110000000000000]
br_ln150                (br               ) [ 000000000000000000000000000000000000000000]
br_ln151                (br               ) [ 000000000000000000000000000000000000000000]
empty_114               (trunc            ) [ 000000000000000000000000011110000000000000]
br_ln152                (br               ) [ 000000000000000000000000000000000000000000]
write_ln154             (write            ) [ 000000000000000000000000000000000000000000]
br_ln155                (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000011110000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000011110000000000000]
call_ln31               (call             ) [ 000000000000000000000000000000000000000000]
output_conv5_read       (read             ) [ 000000000000000000000000000000011110000000]
br_ln148                (br               ) [ 000000000000000000000000000000111110000000]
num_channel_4           (phi              ) [ 000000000000000000000000000000010000000000]
icmp_ln148_1            (icmp             ) [ 000000000000000000000000000000011110000000]
empty_115               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln148_1             (add              ) [ 000000000000000000000000000000111110000000]
br_ln148                (br               ) [ 000000000000000000000000000000000000000000]
br_ln149                (br               ) [ 000000000000000000000000000000000000000000]
br_ln149                (br               ) [ 000000000000000000000000000000011110000000]
output_upsampling2_read (read             ) [ 000000000000000000000000000000000001000000]
i_4                     (phi              ) [ 000000000000000000000000000000001000000000]
zext_ln149_1            (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln149_2            (icmp             ) [ 000000000000000000000000000000011110000000]
empty_116               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln149_1             (add              ) [ 000000000000000000000000000000011110000000]
br_ln149                (br               ) [ 000000000000000000000000000000000000000000]
br_ln150                (br               ) [ 000000000000000000000000000000000000000000]
empty_117               (trunc            ) [ 000000000000000000000000000000000100000000]
br_ln150                (br               ) [ 000000000000000000000000000000011110000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000111110000000]
j_4                     (phi              ) [ 000000000000000000000000000000000100000000]
j_4_cast                (zext             ) [ 000000000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln150_1            (icmp             ) [ 000000000000000000000000000000011110000000]
empty_118               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln150_1             (add              ) [ 000000000000000000000000000000011110000000]
br_ln150                (br               ) [ 000000000000000000000000000000000000000000]
br_ln151                (br               ) [ 000000000000000000000000000000000000000000]
empty_119               (trunc            ) [ 000000000000000000000000000000011110000000]
br_ln152                (br               ) [ 000000000000000000000000000000000000000000]
write_ln154             (write            ) [ 000000000000000000000000000000000000000000]
br_ln155                (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000011110000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000011110000000]
call_ln33               (call             ) [ 000000000000000000000000000000000000000000]
output_conv6_read       (read             ) [ 000000000000000000000000000000000000011110]
br_ln148                (br               ) [ 000000000000000000000000000000000000111110]
num_channel_5           (phi              ) [ 000000000000000000000000000000000000010000]
icmp_ln148_2            (icmp             ) [ 000000000000000000000000000000000000011110]
empty_120               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln148_2             (add              ) [ 000000000000000000000000000000000000111110]
br_ln148                (br               ) [ 000000000000000000000000000000000000000000]
br_ln149                (br               ) [ 000000000000000000000000000000000000000000]
br_ln149                (br               ) [ 000000000000000000000000000000000000011110]
output_upsampling3_read (read             ) [ 000000000000000000000000000000000000000001]
i_5                     (phi              ) [ 000000000000000000000000000000000000001000]
zext_ln149_2            (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln149_3            (icmp             ) [ 000000000000000000000000000000000000011110]
empty_121               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln149_2             (add              ) [ 000000000000000000000000000000000000011110]
br_ln149                (br               ) [ 000000000000000000000000000000000000000000]
br_ln150                (br               ) [ 000000000000000000000000000000000000000000]
empty_122               (trunc            ) [ 000000000000000000000000000000000000000100]
br_ln150                (br               ) [ 000000000000000000000000000000000000011110]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000111110]
j_5                     (phi              ) [ 000000000000000000000000000000000000000100]
j_5_cast                (zext             ) [ 000000000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln150_2            (icmp             ) [ 000000000000000000000000000000000000011110]
empty_123               (speclooptripcount) [ 000000000000000000000000000000000000000000]
add_ln150_2             (add              ) [ 000000000000000000000000000000000000011110]
br_ln150                (br               ) [ 000000000000000000000000000000000000000000]
br_ln151                (br               ) [ 000000000000000000000000000000000000000000]
empty_124               (trunc            ) [ 000000000000000000000000000000000000011110]
br_ln152                (br               ) [ 000000000000000000000000000000000000000000]
write_ln154             (write            ) [ 000000000000000000000000000000000000000000]
br_ln155                (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000011110]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000011110]
call_ln35               (call             ) [ 000000000000000000000000000000000000000000]
ret_ln36                (ret              ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="padding">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_conv1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_pooling1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pooling1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_conv2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_pooling2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pooling2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_conv3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_pooling3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pooling3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_conv4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_upsampling1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_upsampling1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_conv5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_upsampling2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_upsampling2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_conv6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_upsampling3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_upsampling3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_conv7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_1_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_0_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="line_buffer_2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="bias_conv1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_conv1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="bias_conv2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_1_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_4"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="line_buffer_0_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_2_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_conv2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv2"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bias_conv3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_1_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_5"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_0_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_2_5">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_conv3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv3"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="bias_conv4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="line_buffer_1_10_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_10_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_1_10_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_10_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="line_buffer_1_10_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_10_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="line_buffer_1_10_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_10_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="line_buffer_2_10_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_10_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="line_buffer_2_10_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_10_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_2_10_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_10_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="line_buffer_2_10_3">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_10_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="line_buffer_0_10_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_10_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="line_buffer_0_10_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_10_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="line_buffer_0_10_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_10_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="line_buffer_0_10_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_10_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_conv4">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv4"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="bias_conv5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="line_buffer_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="line_buffer_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="line_buffer_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_conv5">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv5"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="bias_conv6">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="line_buffer_1_3">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_3"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="line_buffer_0_3">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="line_buffer_2_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="kernel_conv6">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv6"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="line_buffer_1_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="line_buffer_0_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="line_buffer_2_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_conv7">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv7"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 7, 7, 8, 8, 7, 7, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 4, 4, 8, 8, 4, 4, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 8, 8, 8, 8, 8, 8, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 16, 16, 8, 16, 14, 14, 3, 3, 1, 0>"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 28, 28, 16, 1, 28, 28, 3, 3, 1, 0>"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="max_val_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="max_val_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="max_val_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_2/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="padding_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="image_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="hight_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hight_read/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="width_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="output_conv1_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_conv1_read/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="output_pooling1_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pooling1_read/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln131_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="0" index="2" bw="64" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="output_conv2_read_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_conv2_read/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="output_pooling2_read_read_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pooling2_read/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="write_ln131_write_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="64" slack="0"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="output_conv3_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_conv3_read/17 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_pooling3_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pooling3_read/18 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_ln131_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="64" slack="0"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/21 "/>
</bind>
</comp>

<comp id="297" class="1004" name="output_conv4_read_read_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_conv4_read/24 "/>
</bind>
</comp>

<comp id="303" class="1004" name="output_upsampling1_read_read_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_upsampling1_read/25 "/>
</bind>
</comp>

<comp id="309" class="1004" name="write_ln154_write_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="64" slack="3"/>
<pin id="313" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln154/27 "/>
</bind>
</comp>

<comp id="316" class="1004" name="output_conv5_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_conv5_read/30 "/>
</bind>
</comp>

<comp id="322" class="1004" name="output_upsampling2_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_upsampling2_read/31 "/>
</bind>
</comp>

<comp id="328" class="1004" name="write_ln154_write_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="64" slack="3"/>
<pin id="332" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln154/33 "/>
</bind>
</comp>

<comp id="335" class="1004" name="output_conv6_read_read_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_conv6_read/36 "/>
</bind>
</comp>

<comp id="341" class="1004" name="output_upsampling3_read_read_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_upsampling3_read/37 "/>
</bind>
</comp>

<comp id="347" class="1004" name="write_ln154_write_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="64" slack="3"/>
<pin id="351" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln154/39 "/>
</bind>
</comp>

<comp id="354" class="1005" name="num_channel_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="num_channel (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="num_channel_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_channel/4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="1"/>
<pin id="367" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="376" class="1005" name="j_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="1"/>
<pin id="378" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="j_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="387" class="1005" name="num_channel_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="1"/>
<pin id="389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="num_channel_1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="num_channel_1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_channel_1/11 "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="1"/>
<pin id="400" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="i_1_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="31" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="409" class="1005" name="j_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="1"/>
<pin id="411" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="j_1_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="420" class="1005" name="num_channel_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="num_channel_2 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="num_channel_2_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_channel_2/18 "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="1"/>
<pin id="433" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_2_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/19 "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="1"/>
<pin id="444" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_2_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/20 "/>
</bind>
</comp>

<comp id="453" class="1005" name="num_channel_3_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="1"/>
<pin id="455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="num_channel_3 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="num_channel_3_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_channel_3/25 "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="1"/>
<pin id="466" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_3_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/26 "/>
</bind>
</comp>

<comp id="475" class="1005" name="j_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="1"/>
<pin id="477" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="j_3_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="31" slack="0"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/27 "/>
</bind>
</comp>

<comp id="486" class="1005" name="num_channel_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="num_channel_4 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="num_channel_4_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="1" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_channel_4/31 "/>
</bind>
</comp>

<comp id="497" class="1005" name="i_4_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="1"/>
<pin id="499" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="i_4_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="31" slack="0"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="1" slack="1"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/32 "/>
</bind>
</comp>

<comp id="508" class="1005" name="j_4_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="1"/>
<pin id="510" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="j_4_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="31" slack="0"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/33 "/>
</bind>
</comp>

<comp id="519" class="1005" name="num_channel_5_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="num_channel_5 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="num_channel_5_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="1" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_channel_5/37 "/>
</bind>
</comp>

<comp id="530" class="1005" name="i_5_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="31" slack="1"/>
<pin id="532" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="i_5_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="31" slack="0"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="1" slack="1"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/38 "/>
</bind>
</comp>

<comp id="541" class="1005" name="j_5_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="31" slack="1"/>
<pin id="543" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_5 (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="j_5_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="1" slack="1"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_5/39 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="0" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="0" index="2" bw="64" slack="0"/>
<pin id="556" dir="0" index="3" bw="31" slack="9"/>
<pin id="557" dir="0" index="4" bw="64" slack="0"/>
<pin id="558" dir="0" index="5" bw="64" slack="0"/>
<pin id="559" dir="0" index="6" bw="64" slack="0"/>
<pin id="560" dir="0" index="7" bw="64" slack="0"/>
<pin id="561" dir="0" index="8" bw="64" slack="0"/>
<pin id="562" dir="0" index="9" bw="64" slack="0"/>
<pin id="563" dir="0" index="10" bw="64" slack="0"/>
<pin id="564" dir="0" index="11" bw="64" slack="0"/>
<pin id="565" dir="0" index="12" bw="64" slack="0"/>
<pin id="566" dir="0" index="13" bw="64" slack="0"/>
<pin id="567" dir="0" index="14" bw="64" slack="0"/>
<pin id="568" dir="0" index="15" bw="64" slack="0"/>
<pin id="569" dir="0" index="16" bw="64" slack="0"/>
<pin id="570" dir="0" index="17" bw="64" slack="0"/>
<pin id="571" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/18 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="0" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="0" index="2" bw="64" slack="0"/>
<pin id="593" dir="0" index="3" bw="31" slack="15"/>
<pin id="594" dir="0" index="4" bw="64" slack="0"/>
<pin id="595" dir="0" index="5" bw="64" slack="0"/>
<pin id="596" dir="0" index="6" bw="64" slack="0"/>
<pin id="597" dir="0" index="7" bw="64" slack="0"/>
<pin id="598" dir="0" index="8" bw="64" slack="0"/>
<pin id="599" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/31 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="0" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="0" index="2" bw="64" slack="0"/>
<pin id="612" dir="0" index="3" bw="31" slack="3"/>
<pin id="613" dir="0" index="4" bw="64" slack="0"/>
<pin id="614" dir="0" index="5" bw="64" slack="0"/>
<pin id="615" dir="0" index="6" bw="64" slack="0"/>
<pin id="616" dir="0" index="7" bw="64" slack="0"/>
<pin id="617" dir="0" index="8" bw="64" slack="0"/>
<pin id="618" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="0" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="0"/>
<pin id="630" dir="0" index="2" bw="64" slack="0"/>
<pin id="631" dir="0" index="3" bw="31" slack="12"/>
<pin id="632" dir="0" index="4" bw="64" slack="0"/>
<pin id="633" dir="0" index="5" bw="64" slack="0"/>
<pin id="634" dir="0" index="6" bw="64" slack="0"/>
<pin id="635" dir="0" index="7" bw="64" slack="0"/>
<pin id="636" dir="0" index="8" bw="64" slack="0"/>
<pin id="637" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/25 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="0" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="0" index="2" bw="64" slack="0"/>
<pin id="650" dir="0" index="3" bw="31" slack="6"/>
<pin id="651" dir="0" index="4" bw="64" slack="0"/>
<pin id="652" dir="0" index="5" bw="64" slack="0"/>
<pin id="653" dir="0" index="6" bw="64" slack="0"/>
<pin id="654" dir="0" index="7" bw="64" slack="0"/>
<pin id="655" dir="0" index="8" bw="64" slack="0"/>
<pin id="656" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="0" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="64" slack="0"/>
<pin id="669" dir="0" index="3" bw="31" slack="0"/>
<pin id="670" dir="0" index="4" bw="64" slack="0"/>
<pin id="671" dir="0" index="5" bw="64" slack="0"/>
<pin id="672" dir="0" index="6" bw="64" slack="0"/>
<pin id="673" dir="0" index="7" bw="64" slack="0"/>
<pin id="674" dir="0" index="8" bw="64" slack="0"/>
<pin id="675" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_convolution_double_double_double_double_28_28_16_1_28_28_3_3_1_0_s_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="0" slack="0"/>
<pin id="686" dir="0" index="1" bw="64" slack="0"/>
<pin id="687" dir="0" index="2" bw="64" slack="0"/>
<pin id="688" dir="0" index="3" bw="31" slack="18"/>
<pin id="689" dir="0" index="4" bw="64" slack="0"/>
<pin id="690" dir="0" index="5" bw="64" slack="0"/>
<pin id="691" dir="0" index="6" bw="64" slack="0"/>
<pin id="692" dir="0" index="7" bw="64" slack="0"/>
<pin id="693" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/37 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="3"/>
<pin id="703" dir="0" index="1" bw="64" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/6 tmp_6/13 tmp_9/20 "/>
</bind>
</comp>

<comp id="705" class="1004" name="empty_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln116_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="cmp27_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp27_i/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="bitcast_ln120_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln120/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="trunc_ln127_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="0"/>
<pin id="728" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln127_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="52" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_1/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln115_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="0"/>
<pin id="738" dir="0" index="1" bw="5" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln115_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln116_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="31" slack="0"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln116_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="31" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="2"/>
<pin id="755" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116_1/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln116_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="31" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="31" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="cmp17_i_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="31" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="2"/>
<pin id="770" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_i/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="j_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="31" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="icmp_ln117_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="31" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="3"/>
<pin id="779" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln117_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="31" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln123_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="31" slack="0"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln123_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="31" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="3"/>
<pin id="794" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="max_val_load_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="5"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="0"/>
<pin id="802" dir="0" index="1" bw="64" slack="3"/>
<pin id="803" dir="0" index="2" bw="7" slack="0"/>
<pin id="804" dir="0" index="3" bw="7" slack="0"/>
<pin id="805" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="icmp_ln127_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/6 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln120_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="64" slack="3"/>
<pin id="817" dir="0" index="1" bw="64" slack="5"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="bitcast_ln127_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="1"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_s_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="11" slack="0"/>
<pin id="824" dir="0" index="1" bw="64" slack="0"/>
<pin id="825" dir="0" index="2" bw="7" slack="0"/>
<pin id="826" dir="0" index="3" bw="7" slack="0"/>
<pin id="827" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln127_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="0"/>
<pin id="834" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_3/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="or_ln127_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="4"/>
<pin id="838" dir="0" index="1" bw="1" slack="1"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln127_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="11" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_2/7 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln127_3_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="52" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_3/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="or_ln127_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127_1/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="and_ln127_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127/7 "/>
</bind>
</comp>

<comp id="864" class="1004" name="and_ln127_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127_1/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln127_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="64" slack="4"/>
<pin id="873" dir="0" index="2" bw="64" slack="1"/>
<pin id="874" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="bitcast_ln131_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="bitcast_ln120_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln120_1/10 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln127_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="0"/>
<pin id="887" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_1/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="icmp_ln127_5_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="52" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_5/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln115_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="4" slack="0"/>
<pin id="897" dir="0" index="1" bw="4" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln115_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln116_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="31" slack="0"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/12 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln116_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="31" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="5"/>
<pin id="914" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116_2/12 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln116_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="31" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/12 "/>
</bind>
</comp>

<comp id="922" class="1004" name="p_cast1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="31" slack="0"/>
<pin id="924" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="cmp17_i17_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="31" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="5"/>
<pin id="929" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_i17/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="j_1_cast_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="31" slack="0"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/13 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln117_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="31" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="6"/>
<pin id="938" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_1/13 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln117_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/13 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln123_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="31" slack="0"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/13 "/>
</bind>
</comp>

<comp id="950" class="1004" name="icmp_ln123_1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="31" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="6"/>
<pin id="953" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_1/13 "/>
</bind>
</comp>

<comp id="955" class="1004" name="max_val_1_load_load_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="5"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_load/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_4_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="11" slack="0"/>
<pin id="961" dir="0" index="1" bw="64" slack="3"/>
<pin id="962" dir="0" index="2" bw="7" slack="0"/>
<pin id="963" dir="0" index="3" bw="7" slack="0"/>
<pin id="964" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="icmp_ln127_4_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="11" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_4/13 "/>
</bind>
</comp>

<comp id="974" class="1004" name="store_ln120_store_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="64" slack="3"/>
<pin id="976" dir="0" index="1" bw="64" slack="5"/>
<pin id="977" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/13 "/>
</bind>
</comp>

<comp id="978" class="1004" name="bitcast_ln127_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="1"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_1/14 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_5_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="0"/>
<pin id="983" dir="0" index="1" bw="64" slack="0"/>
<pin id="984" dir="0" index="2" bw="7" slack="0"/>
<pin id="985" dir="0" index="3" bw="7" slack="0"/>
<pin id="986" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="991" class="1004" name="trunc_ln127_4_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="0"/>
<pin id="993" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_4/14 "/>
</bind>
</comp>

<comp id="995" class="1004" name="or_ln127_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="4"/>
<pin id="997" dir="0" index="1" bw="1" slack="1"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127_2/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln127_6_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="11" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_6/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="icmp_ln127_7_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="52" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_7/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="or_ln127_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127_3/14 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="and_ln127_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127_2/14 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="and_ln127_3_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127_3/14 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln127_1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="64" slack="4"/>
<pin id="1032" dir="0" index="2" bw="64" slack="1"/>
<pin id="1033" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127_1/14 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="bitcast_ln131_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="0"/>
<pin id="1037" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_1/14 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="bitcast_ln120_2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="0"/>
<pin id="1042" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln120_2/17 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="trunc_ln127_2_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="64" slack="0"/>
<pin id="1046" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_2/17 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="icmp_ln127_9_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="52" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_9/17 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="icmp_ln115_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="4" slack="0"/>
<pin id="1056" dir="0" index="1" bw="4" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_2/18 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="add_ln115_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/18 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln116_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="31" slack="0"/>
<pin id="1068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/19 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="icmp_ln116_3_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="31" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="8"/>
<pin id="1073" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116_3/19 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="add_ln116_2_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="31" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/19 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="p_cast2_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="31" slack="0"/>
<pin id="1083" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/19 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="cmp17_i92_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="31" slack="0"/>
<pin id="1087" dir="0" index="1" bw="32" slack="8"/>
<pin id="1088" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_i92/19 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="j_2_cast_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="31" slack="0"/>
<pin id="1092" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/20 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="icmp_ln117_2_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="31" slack="0"/>
<pin id="1096" dir="0" index="1" bw="32" slack="9"/>
<pin id="1097" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_2/20 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="add_ln117_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="31" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_2/20 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln123_2_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="31" slack="0"/>
<pin id="1107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_2/20 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln123_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="31" slack="0"/>
<pin id="1111" dir="0" index="1" bw="32" slack="9"/>
<pin id="1112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_2/20 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="max_val_2_load_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="64" slack="5"/>
<pin id="1116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_2_load/20 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_7_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="0"/>
<pin id="1120" dir="0" index="1" bw="64" slack="3"/>
<pin id="1121" dir="0" index="2" bw="7" slack="0"/>
<pin id="1122" dir="0" index="3" bw="7" slack="0"/>
<pin id="1123" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="icmp_ln127_8_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="11" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_8/20 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="store_ln120_store_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="64" slack="3"/>
<pin id="1135" dir="0" index="1" bw="64" slack="5"/>
<pin id="1136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/20 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="bitcast_ln127_2_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="1"/>
<pin id="1139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_2/21 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_8_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="11" slack="0"/>
<pin id="1142" dir="0" index="1" bw="64" slack="0"/>
<pin id="1143" dir="0" index="2" bw="7" slack="0"/>
<pin id="1144" dir="0" index="3" bw="7" slack="0"/>
<pin id="1145" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/21 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="trunc_ln127_5_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="64" slack="0"/>
<pin id="1152" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_5/21 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="or_ln127_4_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="4"/>
<pin id="1156" dir="0" index="1" bw="1" slack="1"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127_4/21 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="icmp_ln127_10_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="11" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_10/21 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="icmp_ln127_11_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="52" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_11/21 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="or_ln127_5_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127_5/21 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="and_ln127_4_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127_4/21 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="and_ln127_5_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="0"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127_5/21 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="select_ln127_2_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="64" slack="4"/>
<pin id="1191" dir="0" index="2" bw="64" slack="1"/>
<pin id="1192" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127_2/21 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="bitcast_ln131_2_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="64" slack="0"/>
<pin id="1196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_2/21 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="shl_ln149_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="9"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln149/24 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="icmp_ln149_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="0"/>
<pin id="1206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/24 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="empty_109_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="9"/>
<pin id="1212" dir="0" index="1" bw="1" slack="0"/>
<pin id="1213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_109/24 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="cmp31_i199_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp31_i199/24 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="icmp_ln148_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="4" slack="0"/>
<pin id="1223" dir="0" index="1" bw="4" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/25 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="add_ln148_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="4" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/25 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="zext_ln149_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="31" slack="0"/>
<pin id="1235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/26 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="icmp_ln149_1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="31" slack="0"/>
<pin id="1239" dir="0" index="1" bw="32" slack="2"/>
<pin id="1240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149_1/26 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="add_ln149_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="31" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/26 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="empty_112_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="31" slack="0"/>
<pin id="1250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_112/26 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="j_3_cast_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="31" slack="0"/>
<pin id="1254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast/27 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="icmp_ln150_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="31" slack="0"/>
<pin id="1258" dir="0" index="1" bw="32" slack="3"/>
<pin id="1259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/27 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="add_ln150_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="31" slack="0"/>
<pin id="1263" dir="0" index="1" bw="1" slack="0"/>
<pin id="1264" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/27 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="empty_114_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="31" slack="0"/>
<pin id="1269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_114/27 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="icmp_ln148_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="0"/>
<pin id="1273" dir="0" index="1" bw="4" slack="0"/>
<pin id="1274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148_1/31 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="add_ln148_1_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="4" slack="0"/>
<pin id="1279" dir="0" index="1" bw="1" slack="0"/>
<pin id="1280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_1/31 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="zext_ln149_1_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="31" slack="0"/>
<pin id="1285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149_1/32 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="icmp_ln149_2_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="31" slack="0"/>
<pin id="1289" dir="0" index="1" bw="32" slack="5"/>
<pin id="1290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149_2/32 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="add_ln149_1_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="31" slack="0"/>
<pin id="1294" dir="0" index="1" bw="1" slack="0"/>
<pin id="1295" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_1/32 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="empty_117_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="31" slack="0"/>
<pin id="1300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_117/32 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="j_4_cast_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="31" slack="0"/>
<pin id="1304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/33 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="icmp_ln150_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="31" slack="0"/>
<pin id="1308" dir="0" index="1" bw="32" slack="6"/>
<pin id="1309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150_1/33 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="add_ln150_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="31" slack="0"/>
<pin id="1313" dir="0" index="1" bw="1" slack="0"/>
<pin id="1314" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_1/33 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="empty_119_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="31" slack="0"/>
<pin id="1319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_119/33 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="icmp_ln148_2_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="4" slack="0"/>
<pin id="1323" dir="0" index="1" bw="2" slack="0"/>
<pin id="1324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148_2/37 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="add_ln148_2_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="4" slack="0"/>
<pin id="1329" dir="0" index="1" bw="1" slack="0"/>
<pin id="1330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_2/37 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="zext_ln149_2_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="31" slack="0"/>
<pin id="1335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149_2/38 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="icmp_ln149_3_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="31" slack="0"/>
<pin id="1339" dir="0" index="1" bw="32" slack="8"/>
<pin id="1340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149_3/38 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="add_ln149_2_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="31" slack="0"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_2/38 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="empty_122_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="31" slack="0"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_122/38 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="j_5_cast_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="31" slack="0"/>
<pin id="1354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_5_cast/39 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="icmp_ln150_2_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="31" slack="0"/>
<pin id="1358" dir="0" index="1" bw="32" slack="9"/>
<pin id="1359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150_2/39 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="add_ln150_2_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="31" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_2/39 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="empty_124_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="31" slack="0"/>
<pin id="1369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_124/39 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="max_val_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="64" slack="5"/>
<pin id="1373" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="1377" class="1005" name="empty_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="31" slack="1"/>
<pin id="1379" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1388" class="1005" name="image_read_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="64" slack="1"/>
<pin id="1390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="image_read "/>
</bind>
</comp>

<comp id="1393" class="1005" name="hight_read_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="2"/>
<pin id="1395" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="hight_read "/>
</bind>
</comp>

<comp id="1404" class="1005" name="width_read_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="3"/>
<pin id="1406" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="1415" class="1005" name="icmp_ln116_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="cmp27_i_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="2"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp27_i "/>
</bind>
</comp>

<comp id="1423" class="1005" name="output_conv1_read_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="64" slack="3"/>
<pin id="1425" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_conv1_read "/>
</bind>
</comp>

<comp id="1428" class="1005" name="bitcast_ln120_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="3"/>
<pin id="1430" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bitcast_ln120 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="icmp_ln127_1_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="4"/>
<pin id="1437" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln127_1 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="add_ln115_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="5" slack="0"/>
<pin id="1445" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="max_val_1_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="64" slack="5"/>
<pin id="1450" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="output_pooling1_read_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="64" slack="1"/>
<pin id="1456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_pooling1_read "/>
</bind>
</comp>

<comp id="1459" class="1005" name="icmp_ln116_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="1"/>
<pin id="1461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116_1 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="add_ln116_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="31" slack="0"/>
<pin id="1465" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="cmp17_i_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="1" slack="1"/>
<pin id="1470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp17_i "/>
</bind>
</comp>

<comp id="1472" class="1005" name="icmp_ln117_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="1"/>
<pin id="1474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="add_ln117_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="31" slack="0"/>
<pin id="1478" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="icmp_ln123_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="1"/>
<pin id="1483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="max_val_load_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="64" slack="1"/>
<pin id="1487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_val_load "/>
</bind>
</comp>

<comp id="1492" class="1005" name="icmp_ln127_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="1"/>
<pin id="1494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="output_conv2_read_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="64" slack="3"/>
<pin id="1499" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_conv2_read "/>
</bind>
</comp>

<comp id="1502" class="1005" name="bitcast_ln120_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="64" slack="3"/>
<pin id="1504" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bitcast_ln120_1 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="icmp_ln127_5_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="4"/>
<pin id="1511" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln127_5 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="add_ln115_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="4" slack="0"/>
<pin id="1519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="max_val_2_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="64" slack="5"/>
<pin id="1524" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="max_val_2 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="output_pooling2_read_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="64" slack="1"/>
<pin id="1530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_pooling2_read "/>
</bind>
</comp>

<comp id="1533" class="1005" name="icmp_ln116_2_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="1"/>
<pin id="1535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116_2 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="add_ln116_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="31" slack="0"/>
<pin id="1539" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln116_1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="cmp17_i17_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp17_i17 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="icmp_ln117_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="1"/>
<pin id="1548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117_1 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="add_ln117_1_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="31" slack="0"/>
<pin id="1552" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117_1 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="icmp_ln123_1_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="1"/>
<pin id="1557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123_1 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="max_val_1_load_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="64" slack="1"/>
<pin id="1561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1_load "/>
</bind>
</comp>

<comp id="1566" class="1005" name="icmp_ln127_4_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="1"/>
<pin id="1568" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln127_4 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="output_conv3_read_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="64" slack="3"/>
<pin id="1573" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_conv3_read "/>
</bind>
</comp>

<comp id="1576" class="1005" name="bitcast_ln120_2_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="64" slack="3"/>
<pin id="1578" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bitcast_ln120_2 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="icmp_ln127_9_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="4"/>
<pin id="1585" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln127_9 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="add_ln115_2_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="4" slack="0"/>
<pin id="1593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115_2 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="output_pooling3_read_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="64" slack="1"/>
<pin id="1598" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_pooling3_read "/>
</bind>
</comp>

<comp id="1601" class="1005" name="icmp_ln116_3_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="1"/>
<pin id="1603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116_3 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="add_ln116_2_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="31" slack="0"/>
<pin id="1607" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln116_2 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="cmp17_i92_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="1"/>
<pin id="1612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp17_i92 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="icmp_ln117_2_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="1" slack="1"/>
<pin id="1616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117_2 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="add_ln117_2_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="31" slack="0"/>
<pin id="1620" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117_2 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="icmp_ln123_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="1" slack="1"/>
<pin id="1625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123_2 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="max_val_2_load_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="64" slack="1"/>
<pin id="1629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_val_2_load "/>
</bind>
</comp>

<comp id="1634" class="1005" name="icmp_ln127_8_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="1"/>
<pin id="1636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln127_8 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="shl_ln149_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="32" slack="2"/>
<pin id="1641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln149 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="icmp_ln149_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="1" slack="1"/>
<pin id="1648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln149 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="empty_109_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="3"/>
<pin id="1652" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_109 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="cmp31_i199_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="2"/>
<pin id="1659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp31_i199 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="output_conv4_read_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="64" slack="3"/>
<pin id="1663" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_conv4_read "/>
</bind>
</comp>

<comp id="1669" class="1005" name="add_ln148_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="4" slack="0"/>
<pin id="1671" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln148 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="output_upsampling1_read_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="64" slack="1"/>
<pin id="1676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_upsampling1_read "/>
</bind>
</comp>

<comp id="1679" class="1005" name="icmp_ln149_1_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="1"/>
<pin id="1681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln149_1 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="add_ln149_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="31" slack="0"/>
<pin id="1685" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln149 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="empty_112_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="1"/>
<pin id="1690" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_112 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="add_ln150_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="31" slack="0"/>
<pin id="1697" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln150 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="output_conv5_read_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="64" slack="3"/>
<pin id="1705" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_conv5_read "/>
</bind>
</comp>

<comp id="1711" class="1005" name="add_ln148_1_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="4" slack="0"/>
<pin id="1713" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln148_1 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="output_upsampling2_read_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="64" slack="1"/>
<pin id="1718" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_upsampling2_read "/>
</bind>
</comp>

<comp id="1721" class="1005" name="icmp_ln149_2_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="1" slack="1"/>
<pin id="1723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln149_2 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="add_ln149_1_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="31" slack="0"/>
<pin id="1727" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln149_1 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="empty_117_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="1"/>
<pin id="1732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_117 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="add_ln150_1_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="31" slack="0"/>
<pin id="1739" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln150_1 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="output_conv6_read_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="64" slack="3"/>
<pin id="1747" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_conv6_read "/>
</bind>
</comp>

<comp id="1753" class="1005" name="add_ln148_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="4" slack="0"/>
<pin id="1755" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln148_2 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="output_upsampling3_read_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="64" slack="1"/>
<pin id="1760" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_upsampling3_read "/>
</bind>
</comp>

<comp id="1763" class="1005" name="icmp_ln149_3_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="1"/>
<pin id="1765" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln149_3 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="add_ln149_2_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="31" slack="0"/>
<pin id="1769" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln149_2 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="empty_122_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="1"/>
<pin id="1774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_122 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="add_ln150_2_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="31" slack="0"/>
<pin id="1781" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln150_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="207"><net_src comp="120" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="120" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="120" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="122" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="124" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="122" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="122" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="124" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="124" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="180" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="124" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="124" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="180" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="124" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="124" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="180" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="124" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="124" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="180" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="22" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="124" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="124" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="180" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="124" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="28" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="124" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="180" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="144" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="156" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="156" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="182" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="156" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="412"><net_src comp="156" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="182" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="156" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="156" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="182" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="156" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="156" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="182" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="156" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="156" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="182" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="156" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="544"><net_src comp="156" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="572"><net_src comp="192" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="573"><net_src comp="284" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="574"><net_src comp="20" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="575"><net_src comp="64" pin="0"/><net_sink comp="552" pin=4"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="552" pin=5"/></net>

<net id="577"><net_src comp="68" pin="0"/><net_sink comp="552" pin=6"/></net>

<net id="578"><net_src comp="70" pin="0"/><net_sink comp="552" pin=7"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="552" pin=8"/></net>

<net id="580"><net_src comp="74" pin="0"/><net_sink comp="552" pin=9"/></net>

<net id="581"><net_src comp="76" pin="0"/><net_sink comp="552" pin=10"/></net>

<net id="582"><net_src comp="78" pin="0"/><net_sink comp="552" pin=11"/></net>

<net id="583"><net_src comp="80" pin="0"/><net_sink comp="552" pin=12"/></net>

<net id="584"><net_src comp="82" pin="0"/><net_sink comp="552" pin=13"/></net>

<net id="585"><net_src comp="84" pin="0"/><net_sink comp="552" pin=14"/></net>

<net id="586"><net_src comp="86" pin="0"/><net_sink comp="552" pin=15"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="552" pin=16"/></net>

<net id="588"><net_src comp="90" pin="0"/><net_sink comp="552" pin=17"/></net>

<net id="600"><net_src comp="196" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="601"><net_src comp="322" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="602"><net_src comp="28" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="603"><net_src comp="102" pin="0"/><net_sink comp="589" pin=4"/></net>

<net id="604"><net_src comp="104" pin="0"/><net_sink comp="589" pin=5"/></net>

<net id="605"><net_src comp="106" pin="0"/><net_sink comp="589" pin=6"/></net>

<net id="606"><net_src comp="108" pin="0"/><net_sink comp="589" pin=7"/></net>

<net id="607"><net_src comp="110" pin="0"/><net_sink comp="589" pin=8"/></net>

<net id="619"><net_src comp="154" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="620"><net_src comp="246" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="621"><net_src comp="12" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="608" pin=4"/></net>

<net id="623"><net_src comp="46" pin="0"/><net_sink comp="608" pin=5"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="608" pin=6"/></net>

<net id="625"><net_src comp="50" pin="0"/><net_sink comp="608" pin=7"/></net>

<net id="626"><net_src comp="52" pin="0"/><net_sink comp="608" pin=8"/></net>

<net id="638"><net_src comp="194" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="639"><net_src comp="303" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="640"><net_src comp="24" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="641"><net_src comp="92" pin="0"/><net_sink comp="627" pin=4"/></net>

<net id="642"><net_src comp="94" pin="0"/><net_sink comp="627" pin=5"/></net>

<net id="643"><net_src comp="96" pin="0"/><net_sink comp="627" pin=6"/></net>

<net id="644"><net_src comp="98" pin="0"/><net_sink comp="627" pin=7"/></net>

<net id="645"><net_src comp="100" pin="0"/><net_sink comp="627" pin=8"/></net>

<net id="657"><net_src comp="190" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="658"><net_src comp="265" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="659"><net_src comp="16" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="660"><net_src comp="54" pin="0"/><net_sink comp="646" pin=4"/></net>

<net id="661"><net_src comp="56" pin="0"/><net_sink comp="646" pin=5"/></net>

<net id="662"><net_src comp="58" pin="0"/><net_sink comp="646" pin=6"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="646" pin=7"/></net>

<net id="664"><net_src comp="62" pin="0"/><net_sink comp="646" pin=8"/></net>

<net id="676"><net_src comp="126" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="677"><net_src comp="222" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="678"><net_src comp="8" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="679"><net_src comp="34" pin="0"/><net_sink comp="665" pin=4"/></net>

<net id="680"><net_src comp="36" pin="0"/><net_sink comp="665" pin=5"/></net>

<net id="681"><net_src comp="38" pin="0"/><net_sink comp="665" pin=6"/></net>

<net id="682"><net_src comp="40" pin="0"/><net_sink comp="665" pin=7"/></net>

<net id="683"><net_src comp="42" pin="0"/><net_sink comp="665" pin=8"/></net>

<net id="694"><net_src comp="202" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="695"><net_src comp="341" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="32" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="112" pin="0"/><net_sink comp="684" pin=4"/></net>

<net id="698"><net_src comp="114" pin="0"/><net_sink comp="684" pin=5"/></net>

<net id="699"><net_src comp="116" pin="0"/><net_sink comp="684" pin=6"/></net>

<net id="700"><net_src comp="118" pin="0"/><net_sink comp="684" pin=7"/></net>

<net id="708"><net_src comp="216" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="665" pin=3"/></net>

<net id="714"><net_src comp="228" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="138" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="234" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="138" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="240" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="240" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="142" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="358" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="146" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="358" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="152" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="369" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="369" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="164" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="380" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="380" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="164" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="796" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="806"><net_src comp="172" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="174" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="808"><net_src comp="176" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="813"><net_src comp="800" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="178" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="828"><net_src comp="172" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="819" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="174" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="176" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="835"><net_src comp="819" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="844"><net_src comp="822" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="178" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="832" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="142" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="840" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="836" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="852" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="701" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="870" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="884"><net_src comp="259" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="259" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="142" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="391" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="184" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="391" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="188" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="402" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="402" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="164" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="916" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="413" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="413" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="164" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="955" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="965"><net_src comp="172" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="174" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="967"><net_src comp="176" pin="0"/><net_sink comp="959" pin=3"/></net>

<net id="972"><net_src comp="959" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="178" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="987"><net_src comp="172" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="978" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="989"><net_src comp="174" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="990"><net_src comp="176" pin="0"/><net_sink comp="981" pin=3"/></net>

<net id="994"><net_src comp="978" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1003"><net_src comp="981" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="178" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="991" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="142" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="999" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="995" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="701" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="1029" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1043"><net_src comp="278" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="278" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="142" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="424" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="184" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="424" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="188" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="435" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1079"><net_src comp="435" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="164" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="446" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="446" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="164" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1114" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1124"><net_src comp="172" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="174" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1126"><net_src comp="176" pin="0"/><net_sink comp="1118" pin=3"/></net>

<net id="1131"><net_src comp="1118" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="178" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1146"><net_src comp="172" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="1137" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1148"><net_src comp="174" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1149"><net_src comp="176" pin="0"/><net_sink comp="1140" pin=3"/></net>

<net id="1153"><net_src comp="1137" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1162"><net_src comp="1140" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="178" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="1150" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="142" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1158" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1154" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="1176" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="701" pin="2"/><net_sink comp="1182" pin=1"/></net>

<net id="1193"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1197"><net_src comp="1188" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1203"><net_src comp="120" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1208"><net_src comp="1199" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="138" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="120" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1219"><net_src comp="1210" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="138" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="457" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="184" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="457" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="188" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1236"><net_src comp="468" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1241"><net_src comp="1233" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="468" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="164" pin="0"/><net_sink comp="1242" pin=1"/></net>

<net id="1251"><net_src comp="468" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1255"><net_src comp="479" pin="4"/><net_sink comp="1252" pin=0"/></net>

<net id="1260"><net_src comp="1252" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1265"><net_src comp="479" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="164" pin="0"/><net_sink comp="1261" pin=1"/></net>

<net id="1270"><net_src comp="479" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1275"><net_src comp="490" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="184" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="490" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="188" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1286"><net_src comp="501" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1291"><net_src comp="1283" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1296"><net_src comp="501" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="164" pin="0"/><net_sink comp="1292" pin=1"/></net>

<net id="1301"><net_src comp="501" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="512" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1310"><net_src comp="1302" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1315"><net_src comp="512" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="164" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1320"><net_src comp="512" pin="4"/><net_sink comp="1317" pin=0"/></net>

<net id="1325"><net_src comp="523" pin="4"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="198" pin="0"/><net_sink comp="1321" pin=1"/></net>

<net id="1331"><net_src comp="523" pin="4"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="188" pin="0"/><net_sink comp="1327" pin=1"/></net>

<net id="1336"><net_src comp="534" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1341"><net_src comp="1333" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1346"><net_src comp="534" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="164" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1351"><net_src comp="534" pin="4"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="545" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1360"><net_src comp="1352" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1365"><net_src comp="545" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="164" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1370"><net_src comp="545" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="204" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1380"><net_src comp="705" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="665" pin=3"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="608" pin=3"/></net>

<net id="1383"><net_src comp="1377" pin="1"/><net_sink comp="646" pin=3"/></net>

<net id="1384"><net_src comp="1377" pin="1"/><net_sink comp="552" pin=3"/></net>

<net id="1385"><net_src comp="1377" pin="1"/><net_sink comp="627" pin=3"/></net>

<net id="1386"><net_src comp="1377" pin="1"/><net_sink comp="589" pin=3"/></net>

<net id="1387"><net_src comp="1377" pin="1"/><net_sink comp="684" pin=3"/></net>

<net id="1391"><net_src comp="222" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1396"><net_src comp="228" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1399"><net_src comp="1393" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1400"><net_src comp="1393" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1401"><net_src comp="1393" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1402"><net_src comp="1393" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1403"><net_src comp="1393" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1407"><net_src comp="234" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1411"><net_src comp="1404" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1412"><net_src comp="1404" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1413"><net_src comp="1404" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1414"><net_src comp="1404" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1418"><net_src comp="710" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1422"><net_src comp="716" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="240" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1431"><net_src comp="722" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1434"><net_src comp="1428" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1438"><net_src comp="730" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1446"><net_src comp="742" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1451"><net_src comp="208" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1457"><net_src comp="246" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1462"><net_src comp="752" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1466"><net_src comp="757" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1471"><net_src comp="767" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1475"><net_src comp="776" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="781" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1484"><net_src comp="791" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1488"><net_src comp="796" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1491"><net_src comp="1485" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="1495"><net_src comp="809" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1500"><net_src comp="259" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1505"><net_src comp="881" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1508"><net_src comp="1502" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1512"><net_src comp="889" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1520"><net_src comp="901" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1525"><net_src comp="212" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1531"><net_src comp="265" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1536"><net_src comp="911" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1540"><net_src comp="916" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1545"><net_src comp="926" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1549"><net_src comp="935" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1553"><net_src comp="940" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1558"><net_src comp="950" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1562"><net_src comp="955" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1565"><net_src comp="1559" pin="1"/><net_sink comp="1029" pin=2"/></net>

<net id="1569"><net_src comp="968" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1574"><net_src comp="278" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1579"><net_src comp="1040" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1581"><net_src comp="1576" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1582"><net_src comp="1576" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1586"><net_src comp="1048" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1594"><net_src comp="1060" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1599"><net_src comp="284" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1604"><net_src comp="1070" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1608"><net_src comp="1075" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1613"><net_src comp="1085" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1617"><net_src comp="1094" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="1099" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1626"><net_src comp="1109" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1630"><net_src comp="1114" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="1188" pin=2"/></net>

<net id="1637"><net_src comp="1127" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1642"><net_src comp="1199" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1644"><net_src comp="1639" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1645"><net_src comp="1639" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1649"><net_src comp="1204" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1653"><net_src comp="1210" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1656"><net_src comp="1650" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1660"><net_src comp="1215" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1664"><net_src comp="297" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1672"><net_src comp="1227" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1677"><net_src comp="303" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1682"><net_src comp="1237" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1686"><net_src comp="1242" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1691"><net_src comp="1248" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1698"><net_src comp="1261" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1706"><net_src comp="316" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1714"><net_src comp="1277" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1719"><net_src comp="322" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1724"><net_src comp="1287" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1728"><net_src comp="1292" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1733"><net_src comp="1298" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1740"><net_src comp="1311" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1748"><net_src comp="335" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1756"><net_src comp="1327" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1761"><net_src comp="341" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1766"><net_src comp="1337" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1770"><net_src comp="1342" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1775"><net_src comp="1348" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1782"><net_src comp="1361" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="545" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_conv1 | {1 2 }
	Port: output_pooling1 | {7 }
	Port: output_conv2 | {4 9 }
	Port: output_pooling2 | {14 }
	Port: output_conv3 | {11 16 }
	Port: output_pooling3 | {21 }
	Port: output_conv4 | {18 23 }
	Port: output_upsampling1 | {27 }
	Port: output_conv5 | {25 29 }
	Port: output_upsampling2 | {33 }
	Port: output_conv6 | {31 35 }
	Port: output_upsampling3 | {39 }
	Port: output_conv7 | {37 41 }
	Port: line_buffer_1_2 | {1 2 }
	Port: line_buffer_0_2 | {1 2 }
	Port: line_buffer_2_2 | {1 2 }
	Port: line_buffer_1_4 | {4 9 }
	Port: line_buffer_0_4 | {4 9 }
	Port: line_buffer_2_4 | {4 9 }
	Port: line_buffer_1_5 | {11 16 }
	Port: line_buffer_0_5 | {11 16 }
	Port: line_buffer_2_5 | {11 16 }
	Port: line_buffer_1_10_0 | {18 23 }
	Port: line_buffer_1_10_1 | {18 23 }
	Port: line_buffer_1_10_2 | {18 23 }
	Port: line_buffer_1_10_3 | {18 23 }
	Port: line_buffer_2_10_0 | {18 23 }
	Port: line_buffer_2_10_1 | {18 23 }
	Port: line_buffer_2_10_2 | {18 23 }
	Port: line_buffer_2_10_3 | {18 23 }
	Port: line_buffer_0_10_0 | {18 23 }
	Port: line_buffer_0_10_1 | {18 23 }
	Port: line_buffer_0_10_2 | {18 23 }
	Port: line_buffer_0_10_3 | {18 23 }
	Port: line_buffer_1 | {25 29 }
	Port: line_buffer_0 | {25 29 }
	Port: line_buffer_2 | {25 29 }
	Port: line_buffer_1_3 | {31 35 }
	Port: line_buffer_0_3 | {31 35 }
	Port: line_buffer_2_3 | {31 35 }
	Port: line_buffer_1_1 | {37 41 }
	Port: line_buffer_0_1 | {37 41 }
	Port: line_buffer_2_1 | {37 41 }
 - Input state : 
	Port: CNN : padding | {1 }
	Port: CNN : width | {3 }
	Port: CNN : hight | {3 }
	Port: CNN : image_r | {1 }
	Port: CNN : output_conv1 | {3 }
	Port: CNN : output_pooling1 | {4 }
	Port: CNN : output_conv2 | {10 }
	Port: CNN : output_pooling2 | {11 }
	Port: CNN : output_conv3 | {17 }
	Port: CNN : output_pooling3 | {18 }
	Port: CNN : output_conv4 | {24 }
	Port: CNN : output_upsampling1 | {25 }
	Port: CNN : output_conv5 | {30 }
	Port: CNN : output_upsampling2 | {31 }
	Port: CNN : output_conv6 | {36 }
	Port: CNN : output_upsampling3 | {37 }
	Port: CNN : line_buffer_1_2 | {1 2 }
	Port: CNN : line_buffer_0_2 | {1 2 }
	Port: CNN : line_buffer_2_2 | {1 2 }
	Port: CNN : bias_conv1 | {1 2 }
	Port: CNN : kernel_conv1 | {1 2 }
	Port: CNN : bias_conv2 | {4 9 }
	Port: CNN : line_buffer_1_4 | {4 9 }
	Port: CNN : line_buffer_0_4 | {4 9 }
	Port: CNN : line_buffer_2_4 | {4 9 }
	Port: CNN : kernel_conv2 | {4 9 }
	Port: CNN : bias_conv3 | {11 16 }
	Port: CNN : line_buffer_1_5 | {11 16 }
	Port: CNN : line_buffer_0_5 | {11 16 }
	Port: CNN : line_buffer_2_5 | {11 16 }
	Port: CNN : kernel_conv3 | {11 16 }
	Port: CNN : bias_conv4 | {18 23 }
	Port: CNN : line_buffer_1_10_0 | {18 23 }
	Port: CNN : line_buffer_1_10_1 | {18 23 }
	Port: CNN : line_buffer_1_10_2 | {18 23 }
	Port: CNN : line_buffer_1_10_3 | {18 23 }
	Port: CNN : line_buffer_2_10_0 | {18 23 }
	Port: CNN : line_buffer_2_10_1 | {18 23 }
	Port: CNN : line_buffer_2_10_2 | {18 23 }
	Port: CNN : line_buffer_2_10_3 | {18 23 }
	Port: CNN : line_buffer_0_10_0 | {18 23 }
	Port: CNN : line_buffer_0_10_1 | {18 23 }
	Port: CNN : line_buffer_0_10_2 | {18 23 }
	Port: CNN : line_buffer_0_10_3 | {18 23 }
	Port: CNN : kernel_conv4 | {18 23 }
	Port: CNN : bias_conv5 | {25 29 }
	Port: CNN : line_buffer_1 | {25 29 }
	Port: CNN : line_buffer_0 | {25 29 }
	Port: CNN : line_buffer_2 | {25 29 }
	Port: CNN : kernel_conv5 | {25 29 }
	Port: CNN : bias_conv6 | {31 35 }
	Port: CNN : line_buffer_1_3 | {31 35 }
	Port: CNN : line_buffer_0_3 | {31 35 }
	Port: CNN : line_buffer_2_3 | {31 35 }
	Port: CNN : kernel_conv6 | {31 35 }
	Port: CNN : line_buffer_1_1 | {37 41 }
	Port: CNN : line_buffer_0_1 | {37 41 }
	Port: CNN : line_buffer_2_1 | {37 41 }
	Port: CNN : kernel_conv7 | {37 41 }
  - Chain level:
	State 1
		call_ln23 : 1
	State 2
	State 3
		icmp_ln127_1 : 1
	State 4
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
	State 5
		zext_ln116 : 1
		icmp_ln116_1 : 2
		add_ln116 : 1
		br_ln116 : 3
		p_cast : 2
		cmp17_i : 3
	State 6
		j_cast : 1
		icmp_ln117 : 2
		add_ln117 : 1
		br_ln117 : 3
		zext_ln123 : 2
		icmp_ln123 : 3
		br_ln123 : 4
		icmp_ln127 : 1
		tmp_3 : 1
	State 7
		tmp_s : 1
		trunc_ln127_3 : 1
		icmp_ln127_2 : 2
		icmp_ln127_3 : 2
		or_ln127_1 : 3
		and_ln127 : 3
		and_ln127_1 : 3
		select_ln127 : 3
		bitcast_ln131 : 4
		write_ln131 : 5
	State 8
	State 9
	State 10
		icmp_ln127_5 : 1
	State 11
		icmp_ln115_1 : 1
		add_ln115_1 : 1
		br_ln115 : 2
	State 12
		zext_ln116_1 : 1
		icmp_ln116_2 : 2
		add_ln116_1 : 1
		br_ln116 : 3
		p_cast1 : 2
		cmp17_i17 : 3
	State 13
		j_1_cast : 1
		icmp_ln117_1 : 2
		add_ln117_1 : 1
		br_ln117 : 3
		zext_ln123_1 : 2
		icmp_ln123_1 : 3
		br_ln123 : 4
		icmp_ln127_4 : 1
		tmp_6 : 1
	State 14
		tmp_5 : 1
		trunc_ln127_4 : 1
		icmp_ln127_6 : 2
		icmp_ln127_7 : 2
		or_ln127_3 : 3
		and_ln127_2 : 3
		and_ln127_3 : 3
		select_ln127_1 : 3
		bitcast_ln131_1 : 4
		write_ln131 : 5
	State 15
	State 16
	State 17
		icmp_ln127_9 : 1
	State 18
		icmp_ln115_2 : 1
		add_ln115_2 : 1
		br_ln115 : 2
	State 19
		zext_ln116_2 : 1
		icmp_ln116_3 : 2
		add_ln116_2 : 1
		br_ln116 : 3
		p_cast2 : 2
		cmp17_i92 : 3
	State 20
		j_2_cast : 1
		icmp_ln117_2 : 2
		add_ln117_2 : 1
		br_ln117 : 3
		zext_ln123_2 : 2
		icmp_ln123_2 : 3
		br_ln123 : 4
		icmp_ln127_8 : 1
		tmp_9 : 1
	State 21
		tmp_8 : 1
		trunc_ln127_5 : 1
		icmp_ln127_10 : 2
		icmp_ln127_11 : 2
		or_ln127_5 : 3
		and_ln127_4 : 3
		and_ln127_5 : 3
		select_ln127_2 : 3
		bitcast_ln131_2 : 4
		write_ln131 : 5
	State 22
	State 23
	State 24
	State 25
		icmp_ln148 : 1
		add_ln148 : 1
		br_ln148 : 2
	State 26
		zext_ln149 : 1
		icmp_ln149_1 : 2
		add_ln149 : 1
		br_ln149 : 3
		empty_112 : 1
	State 27
		j_3_cast : 1
		icmp_ln150 : 2
		add_ln150 : 1
		br_ln150 : 3
		empty_114 : 1
		br_ln152 : 2
	State 28
	State 29
	State 30
	State 31
		icmp_ln148_1 : 1
		add_ln148_1 : 1
		br_ln148 : 2
	State 32
		zext_ln149_1 : 1
		icmp_ln149_2 : 2
		add_ln149_1 : 1
		br_ln149 : 3
		empty_117 : 1
	State 33
		j_4_cast : 1
		icmp_ln150_1 : 2
		add_ln150_1 : 1
		br_ln150 : 3
		empty_119 : 1
		br_ln152 : 2
	State 34
	State 35
	State 36
	State 37
		icmp_ln148_2 : 1
		add_ln148_2 : 1
		br_ln148 : 2
	State 38
		zext_ln149_2 : 1
		icmp_ln149_3 : 2
		add_ln149_2 : 1
		br_ln149 : 3
		empty_122 : 1
	State 39
		j_5_cast : 1
		icmp_ln150_2 : 2
		add_ln150_2 : 1
		br_ln150 : 3
		empty_124 : 1
		br_ln152 : 2
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_fu_552   |   102   |  7.8675 |  10486  |   9249  |
|          | grp_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_fu_589 |   102   |  11.571 |  10231  |   9176  |
|          | grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_608 |   102   |  11.571 |  10224  |   9111  |
|   call   |    grp_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_fu_627   |   102   |  11.571 |  10199  |   9083  |
|          |    grp_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_fu_646   |   102   |  11.571 |  10197  |   9081  |
|          | grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_665 |   102   |  9.7335 |  10101  |   8832  |
|          | grp_convolution_double_double_double_double_28_28_16_1_28_28_3_3_1_0_s_fu_684 |   102   |  9.1305 |  10033  |   8823  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               icmp_ln116_fu_710                               |    0    |    0    |    0    |    20   |
|          |                                 cmp27_i_fu_716                                |    0    |    0    |    0    |    20   |
|          |                              icmp_ln127_1_fu_730                              |    0    |    0    |    0    |    29   |
|          |                               icmp_ln115_fu_736                               |    0    |    0    |    0    |    11   |
|          |                              icmp_ln116_1_fu_752                              |    0    |    0    |    0    |    20   |
|          |                                 cmp17_i_fu_767                                |    0    |    0    |    0    |    20   |
|          |                               icmp_ln117_fu_776                               |    0    |    0    |    0    |    20   |
|          |                               icmp_ln123_fu_791                               |    0    |    0    |    0    |    20   |
|          |                               icmp_ln127_fu_809                               |    0    |    0    |    0    |    13   |
|          |                              icmp_ln127_2_fu_840                              |    0    |    0    |    0    |    13   |
|          |                              icmp_ln127_3_fu_846                              |    0    |    0    |    0    |    29   |
|          |                              icmp_ln127_5_fu_889                              |    0    |    0    |    0    |    29   |
|          |                              icmp_ln115_1_fu_895                              |    0    |    0    |    0    |    9    |
|          |                              icmp_ln116_2_fu_911                              |    0    |    0    |    0    |    20   |
|          |                                cmp17_i17_fu_926                               |    0    |    0    |    0    |    20   |
|          |                              icmp_ln117_1_fu_935                              |    0    |    0    |    0    |    20   |
|          |                              icmp_ln123_1_fu_950                              |    0    |    0    |    0    |    20   |
|          |                              icmp_ln127_4_fu_968                              |    0    |    0    |    0    |    13   |
|          |                              icmp_ln127_6_fu_999                              |    0    |    0    |    0    |    13   |
|   icmp   |                              icmp_ln127_7_fu_1005                             |    0    |    0    |    0    |    29   |
|          |                              icmp_ln127_9_fu_1048                             |    0    |    0    |    0    |    29   |
|          |                              icmp_ln115_2_fu_1054                             |    0    |    0    |    0    |    9    |
|          |                              icmp_ln116_3_fu_1070                             |    0    |    0    |    0    |    20   |
|          |                               cmp17_i92_fu_1085                               |    0    |    0    |    0    |    20   |
|          |                              icmp_ln117_2_fu_1094                             |    0    |    0    |    0    |    20   |
|          |                              icmp_ln123_2_fu_1109                             |    0    |    0    |    0    |    20   |
|          |                              icmp_ln127_8_fu_1127                             |    0    |    0    |    0    |    13   |
|          |                             icmp_ln127_10_fu_1158                             |    0    |    0    |    0    |    13   |
|          |                             icmp_ln127_11_fu_1164                             |    0    |    0    |    0    |    29   |
|          |                               icmp_ln149_fu_1204                              |    0    |    0    |    0    |    20   |
|          |                               cmp31_i199_fu_1215                              |    0    |    0    |    0    |    20   |
|          |                               icmp_ln148_fu_1221                              |    0    |    0    |    0    |    9    |
|          |                              icmp_ln149_1_fu_1237                             |    0    |    0    |    0    |    20   |
|          |                               icmp_ln150_fu_1256                              |    0    |    0    |    0    |    20   |
|          |                              icmp_ln148_1_fu_1271                             |    0    |    0    |    0    |    9    |
|          |                              icmp_ln149_2_fu_1287                             |    0    |    0    |    0    |    20   |
|          |                              icmp_ln150_1_fu_1306                             |    0    |    0    |    0    |    20   |
|          |                              icmp_ln148_2_fu_1321                             |    0    |    0    |    0    |    9    |
|          |                              icmp_ln149_3_fu_1337                             |    0    |    0    |    0    |    20   |
|          |                              icmp_ln150_2_fu_1356                             |    0    |    0    |    0    |    20   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                add_ln115_fu_742                               |    0    |    0    |    0    |    6    |
|          |                                add_ln116_fu_757                               |    0    |    0    |    0    |    31   |
|          |                                add_ln117_fu_781                               |    0    |    0    |    0    |    31   |
|          |                               add_ln115_1_fu_901                              |    0    |    0    |    0    |    6    |
|          |                               add_ln116_1_fu_916                              |    0    |    0    |    0    |    31   |
|          |                               add_ln117_1_fu_940                              |    0    |    0    |    0    |    31   |
|          |                              add_ln115_2_fu_1060                              |    0    |    0    |    0    |    6    |
|          |                              add_ln116_2_fu_1075                              |    0    |    0    |    0    |    31   |
|    add   |                              add_ln117_2_fu_1099                              |    0    |    0    |    0    |    31   |
|          |                               add_ln148_fu_1227                               |    0    |    0    |    0    |    6    |
|          |                               add_ln149_fu_1242                               |    0    |    0    |    0    |    31   |
|          |                               add_ln150_fu_1261                               |    0    |    0    |    0    |    31   |
|          |                              add_ln148_1_fu_1277                              |    0    |    0    |    0    |    6    |
|          |                              add_ln149_1_fu_1292                              |    0    |    0    |    0    |    31   |
|          |                              add_ln150_1_fu_1311                              |    0    |    0    |    0    |    31   |
|          |                              add_ln148_2_fu_1327                              |    0    |    0    |    0    |    6    |
|          |                              add_ln149_2_fu_1342                              |    0    |    0    |    0    |    31   |
|          |                              add_ln150_2_fu_1361                              |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              select_ln127_fu_870                              |    0    |    0    |    0    |    63   |
|  select  |                             select_ln127_1_fu_1029                            |    0    |    0    |    0    |    63   |
|          |                             select_ln127_2_fu_1188                            |    0    |    0    |    0    |    63   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                or_ln127_fu_836                                |    0    |    0    |    0    |    2    |
|          |                               or_ln127_1_fu_852                               |    0    |    0    |    0    |    2    |
|    or    |                               or_ln127_2_fu_995                               |    0    |    0    |    0    |    2    |
|          |                               or_ln127_3_fu_1011                              |    0    |    0    |    0    |    2    |
|          |                               or_ln127_4_fu_1154                              |    0    |    0    |    0    |    2    |
|          |                               or_ln127_5_fu_1170                              |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                and_ln127_fu_858                               |    0    |    0    |    0    |    2    |
|          |                               and_ln127_1_fu_864                              |    0    |    0    |    0    |    2    |
|    and   |                              and_ln127_2_fu_1017                              |    0    |    0    |    0    |    2    |
|          |                              and_ln127_3_fu_1023                              |    0    |    0    |    0    |    2    |
|          |                              and_ln127_4_fu_1176                              |    0    |    0    |    0    |    2    |
|          |                              and_ln127_5_fu_1182                              |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            padding_read_read_fu_216                           |    0    |    0    |    0    |    0    |
|          |                             image_read_read_fu_222                            |    0    |    0    |    0    |    0    |
|          |                             hight_read_read_fu_228                            |    0    |    0    |    0    |    0    |
|          |                             width_read_read_fu_234                            |    0    |    0    |    0    |    0    |
|          |                         output_conv1_read_read_fu_240                         |    0    |    0    |    0    |    0    |
|          |                        output_pooling1_read_read_fu_246                       |    0    |    0    |    0    |    0    |
|          |                         output_conv2_read_read_fu_259                         |    0    |    0    |    0    |    0    |
|   read   |                        output_pooling2_read_read_fu_265                       |    0    |    0    |    0    |    0    |
|          |                         output_conv3_read_read_fu_278                         |    0    |    0    |    0    |    0    |
|          |                        output_pooling3_read_read_fu_284                       |    0    |    0    |    0    |    0    |
|          |                         output_conv4_read_read_fu_297                         |    0    |    0    |    0    |    0    |
|          |                      output_upsampling1_read_read_fu_303                      |    0    |    0    |    0    |    0    |
|          |                         output_conv5_read_read_fu_316                         |    0    |    0    |    0    |    0    |
|          |                      output_upsampling2_read_read_fu_322                      |    0    |    0    |    0    |    0    |
|          |                         output_conv6_read_read_fu_335                         |    0    |    0    |    0    |    0    |
|          |                      output_upsampling3_read_read_fu_341                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            write_ln131_write_fu_252                           |    0    |    0    |    0    |    0    |
|          |                            write_ln131_write_fu_271                           |    0    |    0    |    0    |    0    |
|   write  |                            write_ln131_write_fu_290                           |    0    |    0    |    0    |    0    |
|          |                            write_ln154_write_fu_309                           |    0    |    0    |    0    |    0    |
|          |                            write_ln154_write_fu_328                           |    0    |    0    |    0    |    0    |
|          |                            write_ln154_write_fu_347                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dcmp   |                                   grp_fu_701                                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  empty_fu_705                                 |    0    |    0    |    0    |    0    |
|          |                               trunc_ln127_fu_726                              |    0    |    0    |    0    |    0    |
|          |                              trunc_ln127_3_fu_832                             |    0    |    0    |    0    |    0    |
|          |                              trunc_ln127_1_fu_885                             |    0    |    0    |    0    |    0    |
|          |                              trunc_ln127_4_fu_991                             |    0    |    0    |    0    |    0    |
|          |                             trunc_ln127_2_fu_1044                             |    0    |    0    |    0    |    0    |
|   trunc  |                             trunc_ln127_5_fu_1150                             |    0    |    0    |    0    |    0    |
|          |                               empty_112_fu_1248                               |    0    |    0    |    0    |    0    |
|          |                               empty_114_fu_1267                               |    0    |    0    |    0    |    0    |
|          |                               empty_117_fu_1298                               |    0    |    0    |    0    |    0    |
|          |                               empty_119_fu_1317                               |    0    |    0    |    0    |    0    |
|          |                               empty_122_fu_1348                               |    0    |    0    |    0    |    0    |
|          |                               empty_124_fu_1367                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               zext_ln116_fu_748                               |    0    |    0    |    0    |    0    |
|          |                                 p_cast_fu_763                                 |    0    |    0    |    0    |    0    |
|          |                                 j_cast_fu_772                                 |    0    |    0    |    0    |    0    |
|          |                               zext_ln123_fu_787                               |    0    |    0    |    0    |    0    |
|          |                              zext_ln116_1_fu_907                              |    0    |    0    |    0    |    0    |
|          |                                 p_cast1_fu_922                                |    0    |    0    |    0    |    0    |
|          |                                j_1_cast_fu_931                                |    0    |    0    |    0    |    0    |
|          |                              zext_ln123_1_fu_946                              |    0    |    0    |    0    |    0    |
|   zext   |                              zext_ln116_2_fu_1066                             |    0    |    0    |    0    |    0    |
|          |                                p_cast2_fu_1081                                |    0    |    0    |    0    |    0    |
|          |                                j_2_cast_fu_1090                               |    0    |    0    |    0    |    0    |
|          |                              zext_ln123_2_fu_1105                             |    0    |    0    |    0    |    0    |
|          |                               zext_ln149_fu_1233                              |    0    |    0    |    0    |    0    |
|          |                                j_3_cast_fu_1252                               |    0    |    0    |    0    |    0    |
|          |                              zext_ln149_1_fu_1283                             |    0    |    0    |    0    |    0    |
|          |                                j_4_cast_fu_1302                               |    0    |    0    |    0    |    0    |
|          |                              zext_ln149_2_fu_1333                             |    0    |    0    |    0    |    0    |
|          |                                j_5_cast_fu_1352                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   tmp_fu_800                                  |    0    |    0    |    0    |    0    |
|          |                                  tmp_s_fu_822                                 |    0    |    0    |    0    |    0    |
|partselect|                                  tmp_4_fu_959                                 |    0    |    0    |    0    |    0    |
|          |                                  tmp_5_fu_981                                 |    0    |    0    |    0    |    0    |
|          |                                 tmp_7_fu_1118                                 |    0    |    0    |    0    |    0    |
|          |                                 tmp_8_fu_1140                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                               shl_ln149_fu_1199                               |    0    |    0    |    0    |    0    |
|          |                               empty_109_fu_1210                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |   714   | 73.0155 |  71471  |  64724  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   bias_conv1  |    2   |    0   |    0   |
|   bias_conv2  |    0   |   64   |    8   |
|   bias_conv3  |    0   |   64   |    8   |
|   bias_conv4  |    0   |   64   |    8   |
|   bias_conv5  |    0   |   64   |    8   |
|   bias_conv6  |    2   |    0   |    0   |
|  kernel_conv1 |   20   |    0   |    0   |
|  kernel_conv2 |   40   |    0   |    0   |
|  kernel_conv3 |   20   |    0   |    0   |
|  kernel_conv4 |   20   |    0   |    0   |
|  kernel_conv5 |   20   |    0   |    0   |
|  kernel_conv6 |   40   |    0   |    0   |
|  kernel_conv7 |   20   |    0   |    0   |
| line_buffer_0 |    0   |   128  |    8   |
|line_buffer_0_1|    4   |    0   |    0   |
|line_buffer_0_2|    4   |    0   |    0   |
|line_buffer_0_3|    4   |    0   |    0   |
|line_buffer_0_4|    0   |   128  |   14   |
|line_buffer_0_5|    0   |   128  |    7   |
| line_buffer_1 |    0   |   128  |    8   |
|line_buffer_1_1|    4   |    0   |    0   |
|line_buffer_1_2|    4   |    0   |    0   |
|line_buffer_1_3|    4   |    0   |    0   |
|line_buffer_1_4|    0   |   128  |   14   |
|line_buffer_1_5|    0   |   128  |    7   |
| line_buffer_2 |    0   |   128  |    8   |
|line_buffer_2_1|    4   |    0   |    0   |
|line_buffer_2_2|    4   |    0   |    0   |
|line_buffer_2_3|    4   |    0   |    0   |
|line_buffer_2_4|    0   |   128  |   14   |
|line_buffer_2_5|    0   |   128  |    7   |
+---------------+--------+--------+--------+
|     Total     |   220  |  1408  |   119  |
+---------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln115_1_reg_1517      |    4   |
|      add_ln115_2_reg_1591      |    4   |
|       add_ln115_reg_1443       |    5   |
|      add_ln116_1_reg_1537      |   31   |
|      add_ln116_2_reg_1605      |   31   |
|       add_ln116_reg_1463       |   31   |
|      add_ln117_1_reg_1550      |   31   |
|      add_ln117_2_reg_1618      |   31   |
|       add_ln117_reg_1476       |   31   |
|      add_ln148_1_reg_1711      |    4   |
|      add_ln148_2_reg_1753      |    4   |
|       add_ln148_reg_1669       |    4   |
|      add_ln149_1_reg_1725      |   31   |
|      add_ln149_2_reg_1767      |   31   |
|       add_ln149_reg_1683       |   31   |
|      add_ln150_1_reg_1737      |   31   |
|      add_ln150_2_reg_1779      |   31   |
|       add_ln150_reg_1695       |   31   |
|    bitcast_ln120_1_reg_1502    |   64   |
|    bitcast_ln120_2_reg_1576    |   64   |
|     bitcast_ln120_reg_1428     |   64   |
|       cmp17_i17_reg_1542       |    1   |
|       cmp17_i92_reg_1610       |    1   |
|        cmp17_i_reg_1468        |    1   |
|        cmp27_i_reg_1419        |    1   |
|       cmp31_i199_reg_1657      |    1   |
|       empty_109_reg_1650       |   32   |
|       empty_112_reg_1688       |    1   |
|       empty_117_reg_1730       |    1   |
|       empty_122_reg_1772       |    1   |
|         empty_reg_1377         |   31   |
|       hight_read_reg_1393      |   32   |
|           i_1_reg_398          |   31   |
|           i_2_reg_431          |   31   |
|           i_3_reg_464          |   31   |
|           i_4_reg_497          |   31   |
|           i_5_reg_530          |   31   |
|            i_reg_365           |   31   |
|      icmp_ln116_1_reg_1459     |    1   |
|      icmp_ln116_2_reg_1533     |    1   |
|      icmp_ln116_3_reg_1601     |    1   |
|       icmp_ln116_reg_1415      |    1   |
|      icmp_ln117_1_reg_1546     |    1   |
|      icmp_ln117_2_reg_1614     |    1   |
|       icmp_ln117_reg_1472      |    1   |
|      icmp_ln123_1_reg_1555     |    1   |
|      icmp_ln123_2_reg_1623     |    1   |
|       icmp_ln123_reg_1481      |    1   |
|      icmp_ln127_1_reg_1435     |    1   |
|      icmp_ln127_4_reg_1566     |    1   |
|      icmp_ln127_5_reg_1509     |    1   |
|      icmp_ln127_8_reg_1634     |    1   |
|      icmp_ln127_9_reg_1583     |    1   |
|       icmp_ln127_reg_1492      |    1   |
|      icmp_ln149_1_reg_1679     |    1   |
|      icmp_ln149_2_reg_1721     |    1   |
|      icmp_ln149_3_reg_1763     |    1   |
|       icmp_ln149_reg_1646      |    1   |
|       image_read_reg_1388      |   64   |
|           j_1_reg_409          |   31   |
|           j_2_reg_442          |   31   |
|           j_3_reg_475          |   31   |
|           j_4_reg_508          |   31   |
|           j_5_reg_541          |   31   |
|            j_reg_376           |   31   |
|     max_val_1_load_reg_1559    |   64   |
|       max_val_1_reg_1448       |   64   |
|     max_val_2_load_reg_1627    |   64   |
|       max_val_2_reg_1522       |   64   |
|      max_val_load_reg_1485     |   64   |
|        max_val_reg_1371        |   64   |
|      num_channel_1_reg_387     |    4   |
|      num_channel_2_reg_420     |    4   |
|      num_channel_3_reg_453     |    4   |
|      num_channel_4_reg_486     |    4   |
|      num_channel_5_reg_519     |    4   |
|       num_channel_reg_354      |    5   |
|   output_conv1_read_reg_1423   |   64   |
|   output_conv2_read_reg_1497   |   64   |
|   output_conv3_read_reg_1571   |   64   |
|   output_conv4_read_reg_1661   |   64   |
|   output_conv5_read_reg_1703   |   64   |
|   output_conv6_read_reg_1745   |   64   |
|  output_pooling1_read_reg_1454 |   64   |
|  output_pooling2_read_reg_1528 |   64   |
|  output_pooling3_read_reg_1596 |   64   |
|output_upsampling1_read_reg_1674|   64   |
|output_upsampling2_read_reg_1716|   64   |
|output_upsampling3_read_reg_1758|   64   |
|       shl_ln149_reg_1639       |   32   |
|       width_read_reg_1404      |   32   |
+--------------------------------+--------+
|              Total             |  2389  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|    grp_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_fu_552   |  p1  |   2  |  64  |   128  ||    9    |
| grp_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_fu_589 |  p1  |   2  |  64  |   128  ||    9    |
| grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_608 |  p1  |   2  |  64  |   128  ||    9    |
|    grp_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_fu_627   |  p1  |   2  |  64  |   128  ||    9    |
|    grp_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_fu_646   |  p1  |   2  |  64  |   128  ||    9    |
| grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_665 |  p1  |   2  |  64  |   128  ||    9    |
| grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_665 |  p3  |   2  |  31  |   62   ||    9    |
| grp_convolution_double_double_double_double_28_28_16_1_28_28_3_3_1_0_s_fu_684 |  p1  |   2  |  64  |   128  ||    9    |
|                                   grp_fu_701                                  |  p0  |   3  |  64  |   192  ||    15   |
|                                   grp_fu_701                                  |  p1  |   6  |  64  |   384  ||    33   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                     |      |      |      |  1534  || 6.10125 ||   120   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   714  |   73   |  71471 |  64724 |
|   Memory  |   220  |    -   |    -   |  1408  |   119  |
|Multiplexer|    -   |    -   |    6   |    -   |   120  |
|  Register |    -   |    -   |    -   |  2389  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   220  |   714  |   79   |  75268 |  64963 |
+-----------+--------+--------+--------+--------+--------+
