============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 19 2025  06:07:21 pm
  Module:                 lock
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (6963 ps) Late External Delay Assertion at pin ready
          Group: clk
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) clk
       Endpoint: (R) ready
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2500                  
       Uncertainty:-     100                  
     Required Time:=    7400                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    6963                  

Exceptions/Constraints:
  output_delay             2500            lock_const.sdc_1_line_9 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CP -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  state_reg[0]/Q  -       CP->Q  F     dfcrb1         5 21.1    73   231     231    (-,-) 
  g372/ZN         -       A1->ZN R     nr02d1         4 17.2   180   103     334    (-,-) 
  g364/ZN         -       B2->ZN R     oaim31d1       1  5.0    70   103     437    (-,-) 
  ready           <<<     -      R     (port)         -    -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------

