Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 23 08:06:37 2016
| Host         : TK_LAPTOP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file hdmi_vga_vision_wrapper_control_sets_placed.rpt
| Design       : hdmi_vga_vision_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    88 |
| Minimum Number of register sites lost to control set restrictions |   311 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             517 |          150 |
| No           | No                    | Yes                    |              28 |           13 |
| No           | Yes                   | No                     |             104 |           28 |
| Yes          | No                    | No                     |             226 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             638 |          169 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                         Enable Signal                                                                         |                                            Set/Reset Signal                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                   |                1 |              1 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                    |                1 |              2 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]                                       |                1 |              2 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                  |                1 |              2 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                               | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_de_mux_reg[0]                                    |                1 |              3 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                         | hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SR[0]                |                1 |              4 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sel                                                                     | hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SR[0]                |                1 |              4 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                               | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_13_out                                   |                1 |              4 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                     |                                                                                                        |                2 |              5 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                  |                                                                                                        |                2 |              5 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                  |                                                                                                        |                2 |              5 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                           | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                  |                1 |              5 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     |                                                                                                        |                2 |              6 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                         |                2 |              7 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                         |                2 |              7 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                         |                2 |              7 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]                 |                2 |              8 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]                 |                3 |              8 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/COUPLER_INST/E[0]                                                                                                    | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                        |                2 |              8 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                 |                                                                                                        |                1 |              8 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                        |                2 |              8 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                 |                5 |              9 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      |                                                                                                        |                2 |             10 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                    | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/SR[0]                              |                2 |             10 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[4][0] |                                                                                                        |                3 |             10 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                    | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/SR[0]                              |                2 |             10 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                     |                                                                                                        |                3 |             10 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                    | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/SR[0]                              |                3 |             10 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[4][0]  |                                                                                                        |                2 |             10 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pC0_reg[0]                        |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_2__0_n_0                                                                            | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                   |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start                                                                                       | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt                                                                                 | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                                      |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt                                                                                 | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                              |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt                                                                                 | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                              |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                     | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                   |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last[10]_i_1_n_0                                   | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[10]_i_1_n_0 |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_reg_n_0                                                                       | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[10]_i_1_n_0        |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                             |                                                                                                        |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                             | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                 |                                                                                                        |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                 | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                 |                                                                                                        |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                 | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                               |                                                                                                        |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                               | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[10]_i_2_n_0                                                                        | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                        |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                       | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[10]_i_1_n_0    |                4 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                            |                                                                                                        |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                           | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[10]_i_1_n_0        |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                |                                                                                                        |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                   |                                                                                                        |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                           | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[10]_i_2_n_0                 |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_d                                                                                           | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[10]_i_1_n_0          |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                      | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[10]_i_1_n_0        |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                       | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0          |                2 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start                                                                                         | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start                                                                                         | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal                                                                                            | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start                                                                                    | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                3 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[10]_i_1_n_0                                                                               | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                4 |             11 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                 |                4 |             12 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                               | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                5 |             12 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                            | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                             |                4 |             13 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                |                                                                                                        |                4 |             14 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                     | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int                                 |                5 |             15 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                               | hdmi_vga_vision_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                   |                3 |             16 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                       | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_de_mux_reg[0]                                    |                4 |             16 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/SR[0]                              |                4 |             21 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[10]_i_2_n_0                                                                        |                                                                                                        |                6 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                    | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                6 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                            | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                6 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                7 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start                                                                                        | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                5 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start[10]_i_1_n_0                                                                            | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                8 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start                                                                                      | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                         |                7 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                              |                                                                                                        |                3 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                |                                                                                                        |                5 |             22 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                       | hdmi_vga_vision_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                         |                6 |             24 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]          |                6 |             24 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                             | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]          |                6 |             24 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                             | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]          |                6 |             24 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                    | hdmi_vga_vision_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                         |                8 |             32 |
|  hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                               |                                                                                                        |               18 |             40 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_vision_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                   |                                                                                                        |                6 |             48 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                               |                                                                                                        |               41 |            165 |
|  hdmi_vga_vision_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                               |                                                                                                        |               91 |            312 |
+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+


