Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 14 09:55:59 2023
| Host         : lgy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   397 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           19 |
| No           | No                    | Yes                    |              45 |           19 |
| No           | Yes                   | No                     |              49 |           24 |
| Yes          | No                    | No                     |             105 |           41 |
| Yes          | No                    | Yes                    |              15 |            5 |
| Yes          | Yes                   | No                     |             640 |          391 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                                                                                      Enable Signal                                                                                      |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_121  | capture/address_reg[14]_psbram_and_n_1                                                                                   |                1 |              1 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_120  | capture/address_reg[14]_psbram_and_n                                                                                     |                1 |              1 |         1.00 |
|  clk/inst/clk_out2                     |                                                                                                                                                                                         | vga/vga_vsync0                                                                                                           |                1 |              1 |         1.00 |
|  clk/inst/clk_out2                     |                                                                                                                                                                                         | vga/vga_hsync0                                                                                                           |                1 |              1 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_122 | capture/address_reg[15]_psbram_and_n                                                                                     |                1 |              1 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_76   | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_and_n    |                2 |              2 |         1.00 |
|  sys_clock_IBUF                        | diap1/scan_led_disp_1/an[2]_i_1_n_0                                                                                                                                                     |                                                                                                                          |                1 |              3 |         3.00 |
|  clk/inst/clk_out2                     | vga/vCounter_0                                                                                                                                                                          |                                                                                                                          |                2 |              4 |         2.00 |
|  clk/inst/clk_out2                     |                                                                                                                                                                                         | i_IBUF                                                                                                                   |                4 |              5 |         1.25 |
|  clk/inst/clk_out2                     |                                                                                                                                                                                         |                                                                                                                          |                4 |              5 |         1.25 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | configs/u1/cyc_count[5]_i_1_n_0                                                                                                                                                         | power/camera_rstn_reg_reg_0                                                                                              |                2 |              6 |         3.00 |
|  clk/inst/clk_out2                     | vga/vCounter_0                                                                                                                                                                          | vga/vCounter[9]_i_1_n_0                                                                                                  |                3 |              6 |         2.00 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 |                                                                                                                                                                                         | power/camera_rstn_reg_reg_0                                                                                              |                4 |              8 |         2.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87   | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n   |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n   |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n_1 |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_84  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n_2 |                4 |              9 |         2.25 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_90  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n_3 |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_91  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n   |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_89  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n_3 |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_85  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n_1 |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_86   | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n_3 |                9 |              9 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_110 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n_3 |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_111 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n_1 |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_109 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n   |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n_3  |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_118 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n    |                9 |              9 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_77  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n_1  |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_80  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n_2 |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_81  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n_3 |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_79  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5_psbram_and_n_1  |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_78  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5_psbram_and_n    |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_82  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n   |                9 |              9 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_83   | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n_1 |                9 |              9 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_94  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n_1 |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_96  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n_1 |                4 |              9 |         2.25 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_95  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_93  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n_2 |                9 |              9 |         1.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_97  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n   |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_100 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n_3 |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n_2 |                4 |              9 |         2.25 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_101 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n_2 |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_75  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n_2  |                8 |              9 |         1.12 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_103 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n_1 |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_104 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n_2 |                3 |              9 |         3.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_105 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n_1 |                6 |              9 |         1.50 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_102 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n_3 |                7 |              9 |         1.29 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98  | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n   |                3 |              9 |         3.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_107 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n   |                7 |              9 |         1.29 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | configs/i2c_data[21]_i_1_n_0                                                                                                                                                            | configs/i2c_data[22]_i_1_n_0                                                                                             |                9 |              9 |         1.00 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | configs/reg_index_rep[0]_i_1_n_0                                                                                                                                                        | power/camera_rstn_reg_reg_0                                                                                              |                3 |              9 |         3.00 |
|  clk/inst/clk_out1                     | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108 | bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n_3 |                6 |              9 |         1.50 |
|  clk/inst/clk_out2                     |                                                                                                                                                                                         | vga/hCounter[9]_i_1_n_0                                                                                                  |                4 |             10 |         2.50 |
|  clk/inst/clk_out2                     |                                                                                                                                                                                         | power/camera_rstn_reg_reg_0                                                                                              |                4 |             12 |         3.00 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | configs/i2c_data[21]_i_1_n_0                                                                                                                                                            |                                                                                                                          |                8 |             13 |         1.62 |
|  clk/inst/clk_out1                     |                                                                                                                                                                                         |                                                                                                                          |               15 |             16 |         1.07 |
|  clk/inst/clk_out2                     | power/cnt1[0]_i_1_n_0                                                                                                                                                                   | power/rst_n_not                                                                                                          |                4 |             16 |         4.00 |
|  clk/inst/clk_out2                     | power/cnt2[0]_i_1_n_0                                                                                                                                                                   | power/pwdn_OBUF                                                                                                          |                4 |             16 |         4.00 |
|  clk/inst/clk_out2                     |                                                                                                                                                                                         | vga/vga_green[3]_i_1_n_0                                                                                                 |               13 |             17 |         1.31 |
|  pclk_IBUF_BUFG                        | capture/p_1_in                                                                                                                                                                          | vsync_IBUF                                                                                                               |                5 |             19 |         3.80 |
|  clk/inst/clk_out2                     | vga/middle_count[19]_i_2_n_0                                                                                                                                                            | vga/middle_count[19]_i_1_n_0                                                                                             |                6 |             20 |         3.33 |
|  clk/inst/clk_out2                     | vga/left_count[19]_i_2_n_0                                                                                                                                                              | vga/left_count[19]_i_1_n_0                                                                                               |                6 |             20 |         3.33 |
|  sys_clock_IBUF                        |                                                                                                                                                                                         | i_IBUF                                                                                                                   |                7 |             20 |         2.86 |
|  clk/inst/clk_out2                     | vga/right_count[19]_i_2_n_0                                                                                                                                                             | vga/right_count[19]_i_1_n_0                                                                                              |                6 |             20 |         3.33 |
|  pclk_IBUF_BUFG                        |                                                                                                                                                                                         | vsync_IBUF                                                                                                               |                5 |             20 |         4.00 |
|  pclk_IBUF_BUFG                        | capture/d_latch[11]_i_1_n_0                                                                                                                                                             |                                                                                                                          |                9 |             25 |         2.78 |
|  clk/inst/clk_out2                     | vga/vCounter[9]_i_1_n_0                                                                                                                                                                 |                                                                                                                          |               21 |             60 |         2.86 |
|  clk/inst/clk_out2                     | vga/address[0]_i_2_n_0                                                                                                                                                                  | vga/clear                                                                                                                |               84 |            167 |         1.99 |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


