###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =        82365   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =       117233   # Number of read requests issued
num_writes_done                =        56369   # Number of read requests issued
num_cycles                     =      4605527   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            3   # Number of epochs
num_read_cmds                  =       117233   # Number of READ/READP commands
num_act_cmds                   =        61517   # Number of ACT commands
num_write_row_hits             =        29835   # Number of write row buffer hits
num_pre_cmds                   =        61513   # Number of PRE commands
num_write_cmds                 =        56361   # Number of WRITE/WRITEP commands
num_ondemand_pres              =        54168   # Number of ondemend PRE commands
num_ref_cmds                   =          885   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =       231830   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       228163   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =      4373697   # Cyles of rank active rank.0
rank_active_cycles.1           =      4377364   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        98821   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27712   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16608   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6299   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5815   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2696   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1641   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1229   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1145   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          828   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10808   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        73018   # Read request latency (cycles)
read_latency[40-59]            =         9693   # Read request latency (cycles)
read_latency[60-79]            =        11973   # Read request latency (cycles)
read_latency[80-99]            =         3583   # Read request latency (cycles)
read_latency[100-119]          =         3958   # Read request latency (cycles)
read_latency[120-139]          =         5642   # Read request latency (cycles)
read_latency[140-159]          =         6063   # Read request latency (cycles)
read_latency[160-179]          =          802   # Read request latency (cycles)
read_latency[180-199]          =          293   # Read request latency (cycles)
read_latency[200-]             =         2208   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =         1448   # Write cmd latency (cycles)
write_latency[80-99]           =         7454   # Write cmd latency (cycles)
write_latency[100-119]         =         3413   # Write cmd latency (cycles)
write_latency[120-139]         =         5178   # Write cmd latency (cycles)
write_latency[140-159]         =         9767   # Write cmd latency (cycles)
write_latency[160-179]         =         4015   # Write cmd latency (cycles)
write_latency[180-199]         =         2832   # Write cmd latency (cycles)
write_latency[200-]            =        22254   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.65847e+09   # Refresh energy
write_energy                   =  3.07325e+08   # Write energy
act_energy                     =  5.00798e+08   # Activation energy
read_energy                    =   7.2028e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  3.44297e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.44586e+09   # Active standby energy rank.1
pre_stb_energy.0               =   1.5579e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.53326e+08   # Precharge standby energy rank.1
average_interarrival           =       26.528   # Average request interarrival latency (cycles)
average_read_latency           =      56.6645   # Average read request latency (cycles)
average_power                  =      2254.86   # Average power (mW)
average_bandwidth              =      3.21658   # Average bandwidth
total_energy                   =  1.03848e+10   # Total energy (pJ)
