digraph "CFG for '_Z13computeMomentPiS_Pdi' function" {
	label="CFG for '_Z13computeMomentPiS_Pdi' function";

	Node0x537a430 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %13, 517\l  %23 = icmp slt i32 %21, 517\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %335\l|{<s0>T|<s1>F}}"];
	Node0x537a430:s0 -> Node0x537df00;
	Node0x537a430:s1 -> Node0x537df90;
	Node0x537df00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%25:\l25:                                               \l  %26 = add i32 %13, %3\l  %27 = add i32 %21, %3\l  %28 = add i32 %27, -2\l  %29 = add i32 %26, -2\l  %30 = srem i32 %29, %3\l  %31 = mul nsw i32 %30, %3\l  %32 = srem i32 %28, %3\l  %33 = getelementptr inbounds double, double addrspace(1)* %2, i64 -12\l  %34 = load double, double addrspace(1)* %33, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = add nsw i32 %31, %32\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %36\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !11, !amdgpu.noclobber\l... !5\l  %39 = sitofp i32 %38 to double\l  %40 = fmul contract double %34, %39\l  %41 = fadd contract double %40, 0.000000e+00\l  %42 = fptrunc double %41 to float\l  %43 = add i32 %27, -1\l  %44 = srem i32 %43, %3\l  %45 = getelementptr inbounds double, double addrspace(1)* %2, i64 -11\l  %46 = load double, double addrspace(1)* %45, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %47 = add nsw i32 %31, %44\l  %48 = sext i32 %47 to i64\l  %49 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %48\l  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !11, !amdgpu.noclobber\l... !5\l  %51 = sitofp i32 %50 to double\l  %52 = fmul contract double %46, %51\l  %53 = fpext float %42 to double\l  %54 = fadd contract double %52, %53\l  %55 = fptrunc double %54 to float\l  %56 = srem i32 %27, %3\l  %57 = getelementptr inbounds double, double addrspace(1)* %2, i64 -10\l  %58 = load double, double addrspace(1)* %57, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %59 = add nsw i32 %31, %56\l  %60 = sext i32 %59 to i64\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %60\l  %62 = load i32, i32 addrspace(1)* %61, align 4, !tbaa !11, !amdgpu.noclobber\l... !5\l  %63 = sitofp i32 %62 to double\l  %64 = fmul contract double %58, %63\l  %65 = fpext float %55 to double\l  %66 = fadd contract double %64, %65\l  %67 = fptrunc double %66 to float\l  %68 = add i32 %27, 1\l  %69 = srem i32 %68, %3\l  %70 = getelementptr inbounds double, double addrspace(1)* %2, i64 -9\l  %71 = load double, double addrspace(1)* %70, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %72 = add nsw i32 %31, %69\l  %73 = sext i32 %72 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %73\l  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !11, !amdgpu.noclobber\l... !5\l  %76 = sitofp i32 %75 to double\l  %77 = fmul contract double %71, %76\l  %78 = fpext float %67 to double\l  %79 = fadd contract double %77, %78\l  %80 = fptrunc double %79 to float\l  %81 = add i32 %27, 2\l  %82 = srem i32 %81, %3\l  %83 = getelementptr inbounds double, double addrspace(1)* %2, i64 -8\l  %84 = load double, double addrspace(1)* %83, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %85 = add nsw i32 %31, %82\l  %86 = sext i32 %85 to i64\l  %87 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %86\l  %88 = load i32, i32 addrspace(1)* %87, align 4, !tbaa !11, !amdgpu.noclobber\l... !5\l  %89 = sitofp i32 %88 to double\l  %90 = fmul contract double %84, %89\l  %91 = fpext float %80 to double\l  %92 = fadd contract double %90, %91\l  %93 = fptrunc double %92 to float\l  %94 = add i32 %26, -1\l  %95 = srem i32 %94, %3\l  %96 = mul nsw i32 %95, %3\l  %97 = getelementptr inbounds double, double addrspace(1)* %2, i64 -7\l  %98 = load double, double addrspace(1)* %97, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %99 = add nsw i32 %96, %32\l  %100 = sext i32 %99 to i64\l  %101 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %100\l  %102 = load i32, i32 addrspace(1)* %101, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %103 = sitofp i32 %102 to double\l  %104 = fmul contract double %98, %103\l  %105 = fpext float %93 to double\l  %106 = fadd contract double %104, %105\l  %107 = fptrunc double %106 to float\l  %108 = getelementptr inbounds double, double addrspace(1)* %2, i64 -6\l  %109 = load double, double addrspace(1)* %108, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %110 = add nsw i32 %96, %44\l  %111 = sext i32 %110 to i64\l  %112 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %111\l  %113 = load i32, i32 addrspace(1)* %112, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %114 = sitofp i32 %113 to double\l  %115 = fmul contract double %109, %114\l  %116 = fpext float %107 to double\l  %117 = fadd contract double %115, %116\l  %118 = fptrunc double %117 to float\l  %119 = getelementptr inbounds double, double addrspace(1)* %2, i64 -5\l  %120 = load double, double addrspace(1)* %119, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %121 = add nsw i32 %96, %56\l  %122 = sext i32 %121 to i64\l  %123 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %122\l  %124 = load i32, i32 addrspace(1)* %123, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %125 = sitofp i32 %124 to double\l  %126 = fmul contract double %120, %125\l  %127 = fpext float %118 to double\l  %128 = fadd contract double %126, %127\l  %129 = fptrunc double %128 to float\l  %130 = getelementptr inbounds double, double addrspace(1)* %2, i64 -4\l  %131 = load double, double addrspace(1)* %130, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %132 = add nsw i32 %96, %69\l  %133 = sext i32 %132 to i64\l  %134 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %133\l  %135 = load i32, i32 addrspace(1)* %134, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %136 = sitofp i32 %135 to double\l  %137 = fmul contract double %131, %136\l  %138 = fpext float %129 to double\l  %139 = fadd contract double %137, %138\l  %140 = fptrunc double %139 to float\l  %141 = getelementptr inbounds double, double addrspace(1)* %2, i64 -3\l  %142 = load double, double addrspace(1)* %141, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %143 = add nsw i32 %96, %82\l  %144 = sext i32 %143 to i64\l  %145 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %144\l  %146 = load i32, i32 addrspace(1)* %145, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %147 = sitofp i32 %146 to double\l  %148 = fmul contract double %142, %147\l  %149 = fpext float %140 to double\l  %150 = fadd contract double %148, %149\l  %151 = fptrunc double %150 to float\l  %152 = srem i32 %26, %3\l  %153 = mul nsw i32 %152, %3\l  %154 = getelementptr inbounds double, double addrspace(1)* %2, i64 -2\l  %155 = load double, double addrspace(1)* %154, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %156 = add nsw i32 %153, %32\l  %157 = sext i32 %156 to i64\l  %158 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %157\l  %159 = load i32, i32 addrspace(1)* %158, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %160 = sitofp i32 %159 to double\l  %161 = fmul contract double %155, %160\l  %162 = fpext float %151 to double\l  %163 = fadd contract double %161, %162\l  %164 = fptrunc double %163 to float\l  %165 = getelementptr inbounds double, double addrspace(1)* %2, i64 -1\l  %166 = load double, double addrspace(1)* %165, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %167 = add nsw i32 %153, %44\l  %168 = sext i32 %167 to i64\l  %169 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %168\l  %170 = load i32, i32 addrspace(1)* %169, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %171 = sitofp i32 %170 to double\l  %172 = fmul contract double %166, %171\l  %173 = fpext float %164 to double\l  %174 = fadd contract double %172, %173\l  %175 = fptrunc double %174 to float\l  %176 = load double, double addrspace(1)* %2, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %177 = add nsw i32 %153, %56\l  %178 = sext i32 %177 to i64\l  %179 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %178\l  %180 = load i32, i32 addrspace(1)* %179, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %181 = sitofp i32 %180 to double\l  %182 = fmul contract double %176, %181\l  %183 = fpext float %175 to double\l  %184 = fadd contract double %182, %183\l  %185 = fptrunc double %184 to float\l  %186 = getelementptr inbounds double, double addrspace(1)* %2, i64 1\l  %187 = load double, double addrspace(1)* %186, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %188 = add nsw i32 %153, %69\l  %189 = sext i32 %188 to i64\l  %190 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %189\l  %191 = load i32, i32 addrspace(1)* %190, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %192 = sitofp i32 %191 to double\l  %193 = fmul contract double %187, %192\l  %194 = fpext float %185 to double\l  %195 = fadd contract double %193, %194\l  %196 = fptrunc double %195 to float\l  %197 = getelementptr inbounds double, double addrspace(1)* %2, i64 2\l  %198 = load double, double addrspace(1)* %197, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %199 = add nsw i32 %153, %82\l  %200 = sext i32 %199 to i64\l  %201 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %200\l  %202 = load i32, i32 addrspace(1)* %201, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %203 = sitofp i32 %202 to double\l  %204 = fmul contract double %198, %203\l  %205 = fpext float %196 to double\l  %206 = fadd contract double %204, %205\l  %207 = fptrunc double %206 to float\l  %208 = add i32 %26, 1\l  %209 = srem i32 %208, %3\l  %210 = mul nsw i32 %209, %3\l  %211 = getelementptr inbounds double, double addrspace(1)* %2, i64 3\l  %212 = load double, double addrspace(1)* %211, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %213 = add nsw i32 %210, %32\l  %214 = sext i32 %213 to i64\l  %215 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %214\l  %216 = load i32, i32 addrspace(1)* %215, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %217 = sitofp i32 %216 to double\l  %218 = fmul contract double %212, %217\l  %219 = fpext float %207 to double\l  %220 = fadd contract double %218, %219\l  %221 = fptrunc double %220 to float\l  %222 = getelementptr inbounds double, double addrspace(1)* %2, i64 4\l  %223 = load double, double addrspace(1)* %222, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %224 = add nsw i32 %210, %44\l  %225 = sext i32 %224 to i64\l  %226 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %225\l  %227 = load i32, i32 addrspace(1)* %226, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %228 = sitofp i32 %227 to double\l  %229 = fmul contract double %223, %228\l  %230 = fpext float %221 to double\l  %231 = fadd contract double %229, %230\l  %232 = fptrunc double %231 to float\l  %233 = getelementptr inbounds double, double addrspace(1)* %2, i64 5\l  %234 = load double, double addrspace(1)* %233, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %235 = add nsw i32 %210, %56\l  %236 = sext i32 %235 to i64\l  %237 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %236\l  %238 = load i32, i32 addrspace(1)* %237, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %239 = sitofp i32 %238 to double\l  %240 = fmul contract double %234, %239\l  %241 = fpext float %232 to double\l  %242 = fadd contract double %240, %241\l  %243 = fptrunc double %242 to float\l  %244 = getelementptr inbounds double, double addrspace(1)* %2, i64 6\l  %245 = load double, double addrspace(1)* %244, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %246 = add nsw i32 %210, %69\l  %247 = sext i32 %246 to i64\l  %248 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %247\l  %249 = load i32, i32 addrspace(1)* %248, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %250 = sitofp i32 %249 to double\l  %251 = fmul contract double %245, %250\l  %252 = fpext float %243 to double\l  %253 = fadd contract double %251, %252\l  %254 = fptrunc double %253 to float\l  %255 = getelementptr inbounds double, double addrspace(1)* %2, i64 7\l  %256 = load double, double addrspace(1)* %255, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %257 = add nsw i32 %210, %82\l  %258 = sext i32 %257 to i64\l  %259 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %258\l  %260 = load i32, i32 addrspace(1)* %259, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %261 = sitofp i32 %260 to double\l  %262 = fmul contract double %256, %261\l  %263 = fpext float %254 to double\l  %264 = fadd contract double %262, %263\l  %265 = fptrunc double %264 to float\l  %266 = add i32 %26, 2\l  %267 = srem i32 %266, %3\l  %268 = mul nsw i32 %267, %3\l  %269 = getelementptr inbounds double, double addrspace(1)* %2, i64 8\l  %270 = load double, double addrspace(1)* %269, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %271 = add nsw i32 %268, %32\l  %272 = sext i32 %271 to i64\l  %273 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %272\l  %274 = load i32, i32 addrspace(1)* %273, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %275 = sitofp i32 %274 to double\l  %276 = fmul contract double %270, %275\l  %277 = fpext float %265 to double\l  %278 = fadd contract double %276, %277\l  %279 = fptrunc double %278 to float\l  %280 = getelementptr inbounds double, double addrspace(1)* %2, i64 9\l  %281 = load double, double addrspace(1)* %280, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %282 = add nsw i32 %268, %44\l  %283 = sext i32 %282 to i64\l  %284 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %283\l  %285 = load i32, i32 addrspace(1)* %284, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %286 = sitofp i32 %285 to double\l  %287 = fmul contract double %281, %286\l  %288 = fpext float %279 to double\l  %289 = fadd contract double %287, %288\l  %290 = fptrunc double %289 to float\l  %291 = getelementptr inbounds double, double addrspace(1)* %2, i64 10\l  %292 = load double, double addrspace(1)* %291, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %293 = add nsw i32 %268, %56\l  %294 = sext i32 %293 to i64\l  %295 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %294\l  %296 = load i32, i32 addrspace(1)* %295, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %297 = sitofp i32 %296 to double\l  %298 = fmul contract double %292, %297\l  %299 = fpext float %290 to double\l  %300 = fadd contract double %298, %299\l  %301 = fptrunc double %300 to float\l  %302 = getelementptr inbounds double, double addrspace(1)* %2, i64 11\l  %303 = load double, double addrspace(1)* %302, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %304 = add nsw i32 %268, %69\l  %305 = sext i32 %304 to i64\l  %306 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %305\l  %307 = load i32, i32 addrspace(1)* %306, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %308 = sitofp i32 %307 to double\l  %309 = fmul contract double %303, %308\l  %310 = fpext float %301 to double\l  %311 = fadd contract double %309, %310\l  %312 = fptrunc double %311 to float\l  %313 = getelementptr inbounds double, double addrspace(1)* %2, i64 12\l  %314 = load double, double addrspace(1)* %313, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %315 = add nsw i32 %268, %82\l  %316 = sext i32 %315 to i64\l  %317 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %316\l  %318 = load i32, i32 addrspace(1)* %317, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %319 = sitofp i32 %318 to double\l  %320 = fmul contract double %314, %319\l  %321 = fpext float %312 to double\l  %322 = fadd contract double %320, %321\l  %323 = fptrunc double %322 to float\l  %324 = mul nsw i32 %13, %3\l  %325 = add nsw i32 %324, %21\l  %326 = sext i32 %325 to i64\l  %327 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %326\l  %328 = load i32, i32 addrspace(1)* %327, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %329 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %326\l  store i32 %328, i32 addrspace(1)* %329, align 4, !tbaa !11\l  %330 = fcmp contract olt float %323, 0xBEB0C6F7A0000000\l  br i1 %330, label %333, label %331\l|{<s0>T|<s1>F}}"];
	Node0x537df00:s0 -> Node0x538c7a0;
	Node0x537df00:s1 -> Node0x538c830;
	Node0x538c830 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%331:\l331:                                              \l  %332 = fcmp contract ogt float %323, 0x3EB0C6F7A0000000\l  br i1 %332, label %333, label %335\l|{<s0>T|<s1>F}}"];
	Node0x538c830:s0 -> Node0x538c7a0;
	Node0x538c830:s1 -> Node0x537df90;
	Node0x538c7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%333:\l333:                                              \l  %334 = phi i32 [ -1, %25 ], [ 1, %331 ]\l  store i32 %334, i32 addrspace(1)* %329, align 4, !tbaa !11\l  br label %335\l}"];
	Node0x538c7a0 -> Node0x537df90;
	Node0x537df90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%335:\l335:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
