

================================================================
== Vivado HLS Report for 'peaks'
================================================================
* Date:           Mon May 08 18:49:12 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        peaks
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.36|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  220|  220|  221|  221|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Local_Maxima  |  213|  213|        20|          2|          1|    98|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 1
  Pipeline-0: II = 2, D = 20, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	25  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	5  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: signals_0_addr_4 [1/1] 0.00ns
:7  %signals_0_addr_4 = getelementptr [34 x i32]* %signals_0, i64 0, i64 0

ST_1: signals_0_load_4 [2/2] 2.71ns
:9  %signals_0_load_4 = load i32* %signals_0_addr_4, align 4

ST_1: signals_1_addr [1/1] 0.00ns
:10  %signals_1_addr = getelementptr [33 x i32]* %signals_1, i64 0, i64 0

ST_1: signals_1_load [2/2] 2.71ns
:11  %signals_1_load = load i32* %signals_1_addr, align 4


 <State 2>: 2.71ns
ST_2: signals_0_load_4 [1/2] 2.71ns
:9  %signals_0_load_4 = load i32* %signals_0_addr_4, align 4

ST_2: signals_1_load [1/2] 2.71ns
:11  %signals_1_load = load i32* %signals_1_addr, align 4


 <State 3>: 4.09ns
ST_3: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([33 x i32]* %signals_2), !map !7

ST_3: stg_35 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([33 x i32]* %signals_1), !map !13

ST_3: stg_36 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([34 x i32]* %signals_0), !map !19

ST_3: stg_37 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %amplitude) nounwind, !map !25

ST_3: stg_38 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %locations) nounwind, !map !31

ST_3: locations_addr [1/1] 0.00ns
:5  %locations_addr = getelementptr [50 x i32]* %locations, i64 0, i64 0

ST_3: amplitude_addr [1/1] 0.00ns
:6  %amplitude_addr = getelementptr [50 x i32]* %amplitude, i64 0, i64 0

ST_3: stg_41 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @peaks_str) nounwind

ST_3: tmp [1/1] 2.52ns
:12  %tmp = icmp sgt i32 %signals_0_load_4, %signals_1_load

ST_3: stg_43 [1/1] 1.57ns
:13  br i1 %tmp, label %1, label %.preheader.preheader

ST_3: stg_44 [1/1] 2.71ns
:0  store i32 0, i32* %locations_addr, align 4

ST_3: stg_45 [1/1] 2.71ns
:1  store i32 %signals_0_load_4, i32* %amplitude_addr, align 4

ST_3: stg_46 [1/1] 1.57ns
:2  br label %.preheader.preheader


 <State 4>: 1.57ns
ST_4: peak_1_ph [1/1] 0.00ns
.preheader.preheader:0  %peak_1_ph = phi i1 [ true, %1 ], [ false, %0 ]

ST_4: peak_1 [1/1] 0.00ns
.preheader.preheader:1  %peak_1 = alloca i32

ST_4: peak_1_ph_cast [1/1] 0.00ns
.preheader.preheader:2  %peak_1_ph_cast = zext i1 %peak_1_ph to i32

ST_4: stg_50 [1/1] 1.57ns
.preheader.preheader:3  store i32 %peak_1_ph_cast, i32* %peak_1

ST_4: stg_51 [1/1] 1.57ns
.preheader.preheader:4  br label %.preheader


 <State 5>: 3.01ns
ST_5: i [1/1] 0.00ns
.preheader:0  %i = phi i7 [ %i_1, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_5: i_cast [1/1] 0.00ns
.preheader:1  %i_cast = zext i7 %i to i32

ST_5: exitcond [1/1] 1.97ns
.preheader:2  %exitcond = icmp eq i7 %i, -29

ST_5: stg_55 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %3, label %_ifconv

ST_5: tmp_2 [1/1] 1.72ns
_ifconv:4  %tmp_2 = add i7 -1, %i

ST_5: arrayNo1 [11/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3


 <State 6>: 3.01ns
ST_6: arrayNo [11/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_6: arrayNo1 [10/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3

ST_6: i_1 [1/1] 1.72ns
._crit_edge:1  %i_1 = add i7 %i, 1


 <State 7>: 3.01ns
ST_7: arrayNo [10/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_7: arrayNo1 [9/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3


 <State 8>: 3.01ns
ST_8: arrayNo [9/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_8: arrayNo1 [8/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3


 <State 9>: 3.01ns
ST_9: arrayNo [8/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_9: arrayNo1 [7/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3


 <State 10>: 3.01ns
ST_10: arrayNo [7/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_10: arrayNo1 [6/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3


 <State 11>: 3.01ns
ST_11: arrayNo [6/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_11: arrayNo1 [5/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3


 <State 12>: 3.89ns
ST_12: arrayNo [5/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_12: zext2_cast [1/1] 0.00ns
_ifconv:7  %zext2_cast = zext i7 %tmp_2 to i16

ST_12: mul3 [3/3] 3.89ns
_ifconv:8  %mul3 = mul i16 171, %zext2_cast

ST_12: arrayNo1 [4/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3


 <State 13>: 3.89ns
ST_13: arrayNo [4/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_13: mul3 [2/3] 3.89ns
_ifconv:8  %mul3 = mul i16 171, %zext2_cast

ST_13: arrayNo1 [3/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3

ST_13: zext_cast [1/1] 0.00ns
_ifconv:23  %zext_cast = zext i7 %i to i16

ST_13: mul [3/3] 3.89ns
_ifconv:24  %mul = mul i16 171, %zext_cast


 <State 14>: 3.89ns
ST_14: arrayNo [3/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_14: mul3 [1/3] 3.89ns
_ifconv:8  %mul3 = mul i16 171, %zext2_cast

ST_14: tmp_4 [1/1] 0.00ns
_ifconv:9  %tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %mul3, i32 9, i32 15)

ST_14: arrayNo1 [2/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3

ST_14: mul [2/3] 3.89ns
_ifconv:24  %mul = mul i16 171, %zext_cast


 <State 15>: 3.89ns
ST_15: arrayNo [2/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_15: newIndex2 [1/1] 0.00ns
_ifconv:10  %newIndex2 = zext i7 %tmp_4 to i64

ST_15: signals_0_addr_1 [1/1] 0.00ns
_ifconv:11  %signals_0_addr_1 = getelementptr [34 x i32]* %signals_0, i64 0, i64 %newIndex2

ST_15: signals_1_addr_1 [1/1] 0.00ns
_ifconv:12  %signals_1_addr_1 = getelementptr [33 x i32]* %signals_1, i64 0, i64 %newIndex2

ST_15: signals_2_addr_1 [1/1] 0.00ns
_ifconv:13  %signals_2_addr_1 = getelementptr [33 x i32]* %signals_2, i64 0, i64 %newIndex2

ST_15: signals_2_load_1 [2/2] 2.71ns
_ifconv:14  %signals_2_load_1 = load i32* %signals_2_addr_1, align 4

ST_15: signals_0_load_1 [2/2] 2.71ns
_ifconv:15  %signals_0_load_1 = load i32* %signals_0_addr_1, align 4

ST_15: signals_1_load_1 [2/2] 2.71ns
_ifconv:16  %signals_1_load_1 = load i32* %signals_1_addr_1, align 4

ST_15: arrayNo1 [1/11] 3.01ns
_ifconv:21  %arrayNo1 = urem i7 %i, 3

ST_15: tmp_12 [1/1] 0.00ns
_ifconv:22  %tmp_12 = trunc i7 %arrayNo1 to i3

ST_15: mul [1/3] 3.89ns
_ifconv:24  %mul = mul i16 171, %zext_cast

ST_15: tmp_8 [1/1] 0.00ns
_ifconv:25  %tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %mul, i32 9, i32 15)


 <State 16>: 3.01ns
ST_16: arrayNo [1/11] 3.01ns
_ifconv:5  %arrayNo = urem i7 %tmp_2, 3

ST_16: tmp_11 [1/1] 0.00ns
_ifconv:6  %tmp_11 = trunc i7 %arrayNo to i3

ST_16: signals_2_load_1 [1/2] 2.71ns
_ifconv:14  %signals_2_load_1 = load i32* %signals_2_addr_1, align 4

ST_16: signals_0_load_1 [1/2] 2.71ns
_ifconv:15  %signals_0_load_1 = load i32* %signals_0_addr_1, align 4

ST_16: signals_1_load_1 [1/2] 2.71ns
_ifconv:16  %signals_1_load_1 = load i32* %signals_1_addr_1, align 4

ST_16: newIndex4 [1/1] 0.00ns
_ifconv:26  %newIndex4 = zext i7 %tmp_8 to i64

ST_16: signals_0_addr_2 [1/1] 0.00ns
_ifconv:27  %signals_0_addr_2 = getelementptr [34 x i32]* %signals_0, i64 0, i64 %newIndex4

ST_16: signals_1_addr_2 [1/1] 0.00ns
_ifconv:28  %signals_1_addr_2 = getelementptr [33 x i32]* %signals_1, i64 0, i64 %newIndex4

ST_16: signals_2_addr_2 [1/1] 0.00ns
_ifconv:29  %signals_2_addr_2 = getelementptr [33 x i32]* %signals_2, i64 0, i64 %newIndex4

ST_16: signals_2_load_2 [2/2] 2.71ns
_ifconv:30  %signals_2_load_2 = load i32* %signals_2_addr_2, align 4

ST_16: signals_0_load_2 [2/2] 2.71ns
_ifconv:31  %signals_0_load_2 = load i32* %signals_0_addr_2, align 4

ST_16: signals_1_load_2 [2/2] 2.71ns
_ifconv:32  %signals_1_load_2 = load i32* %signals_1_addr_2, align 4

ST_16: sel_tmp4 [1/1] 1.62ns
_ifconv:33  %sel_tmp4 = icmp eq i3 %tmp_12, 0

ST_16: sel_tmp6 [1/1] 1.62ns
_ifconv:35  %sel_tmp6 = icmp eq i3 %tmp_12, 1


 <State 17>: 4.36ns
ST_17: sel_tmp [1/1] 1.62ns
_ifconv:17  %sel_tmp = icmp eq i3 %tmp_11, 0

ST_17: sel_tmp1 [1/1] 1.37ns
_ifconv:18  %sel_tmp1 = select i1 %sel_tmp, i32 %signals_0_load_1, i32 %signals_2_load_1

ST_17: sel_tmp2 [1/1] 1.62ns
_ifconv:19  %sel_tmp2 = icmp eq i3 %tmp_11, 1

ST_17: signals_load_5_phi [1/1] 1.37ns
_ifconv:20  %signals_load_5_phi = select i1 %sel_tmp2, i32 %signals_1_load_1, i32 %sel_tmp1

ST_17: signals_2_load_2 [1/2] 2.71ns
_ifconv:30  %signals_2_load_2 = load i32* %signals_2_addr_2, align 4

ST_17: signals_0_load_2 [1/2] 2.71ns
_ifconv:31  %signals_0_load_2 = load i32* %signals_0_addr_2, align 4

ST_17: signals_1_load_2 [1/2] 2.71ns
_ifconv:32  %signals_1_load_2 = load i32* %signals_1_addr_2, align 4

ST_17: sel_tmp5 [1/1] 1.37ns
_ifconv:34  %sel_tmp5 = select i1 %sel_tmp4, i32 %signals_0_load_2, i32 %signals_2_load_2


 <State 18>: 3.89ns
ST_18: signals_load_6_phi [1/1] 1.37ns
_ifconv:36  %signals_load_6_phi = select i1 %sel_tmp6, i32 %signals_1_load_2, i32 %sel_tmp5

ST_18: tmp_5 [1/1] 2.52ns
_ifconv:37  %tmp_5 = icmp slt i32 %signals_load_5_phi, %signals_load_6_phi

ST_18: stg_121 [1/1] 0.00ns
_ifconv:38  br i1 %tmp_5, label %_ifconv8, label %._crit_edge

ST_18: tmp_7 [1/1] 1.72ns
_ifconv8:0  %tmp_7 = add i7 %i, 1


 <State 19>: 3.89ns
ST_19: zext6_cast [1/1] 0.00ns
_ifconv8:1  %zext6_cast = zext i7 %tmp_7 to i16

ST_19: mul7 [3/3] 3.89ns
_ifconv8:2  %mul7 = mul i16 %zext6_cast, 171


 <State 20>: 3.89ns
ST_20: mul7 [2/3] 3.89ns
_ifconv8:2  %mul7 = mul i16 %zext6_cast, 171


 <State 21>: 3.89ns
ST_21: mul7 [1/3] 3.89ns
_ifconv8:2  %mul7 = mul i16 %zext6_cast, 171

ST_21: tmp_10 [1/1] 0.00ns
_ifconv8:3  %tmp_10 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %mul7, i32 9, i32 15)


 <State 22>: 2.71ns
ST_22: newIndex9 [1/1] 0.00ns
_ifconv8:4  %newIndex9 = zext i7 %tmp_10 to i64

ST_22: signals_1_addr_3 [1/1] 0.00ns
_ifconv8:5  %signals_1_addr_3 = getelementptr [33 x i32]* %signals_1, i64 0, i64 %newIndex9

ST_22: signals_2_addr_3 [1/1] 0.00ns
_ifconv8:6  %signals_2_addr_3 = getelementptr [33 x i32]* %signals_2, i64 0, i64 %newIndex9

ST_22: signals_0_addr_3 [1/1] 0.00ns
_ifconv8:7  %signals_0_addr_3 = getelementptr [34 x i32]* %signals_0, i64 0, i64 %newIndex9

ST_22: signals_0_load_3 [2/2] 2.71ns
_ifconv8:8  %signals_0_load_3 = load i32* %signals_0_addr_3, align 4

ST_22: signals_1_load_3 [2/2] 2.71ns
_ifconv8:9  %signals_1_load_3 = load i32* %signals_1_addr_3, align 4

ST_22: signals_2_load_3 [2/2] 2.71ns
_ifconv8:10  %signals_2_load_3 = load i32* %signals_2_addr_3, align 4


 <State 23>: 4.08ns
ST_23: signals_0_load_3 [1/2] 2.71ns
_ifconv8:8  %signals_0_load_3 = load i32* %signals_0_addr_3, align 4

ST_23: signals_1_load_3 [1/2] 2.71ns
_ifconv8:9  %signals_1_load_3 = load i32* %signals_1_addr_3, align 4

ST_23: signals_2_load_3 [1/2] 2.71ns
_ifconv8:10  %signals_2_load_3 = load i32* %signals_2_addr_3, align 4

ST_23: sel_tmp3 [1/1] 1.37ns
_ifconv8:11  %sel_tmp3 = select i1 %sel_tmp4, i32 %signals_1_load_3, i32 %signals_0_load_3


 <State 24>: 4.01ns
ST_24: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98, i64 98, i64 98) nounwind

ST_24: stg_140 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_24: tmp_3 [1/1] 0.00ns
_ifconv:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind

ST_24: stg_142 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: signals_load_8_phi [1/1] 1.37ns
_ifconv8:12  %signals_load_8_phi = select i1 %sel_tmp6, i32 %signals_2_load_3, i32 %sel_tmp3

ST_24: tmp_9 [1/1] 2.52ns
_ifconv8:13  %tmp_9 = icmp sgt i32 %signals_load_6_phi, %signals_load_8_phi

ST_24: stg_145 [1/1] 0.00ns
_ifconv8:14  br i1 %tmp_9, label %2, label %._crit_edge

ST_24: peak_1_load [1/1] 0.00ns
:0  %peak_1_load = load i32* %peak_1

ST_24: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %peak_1_load to i64

ST_24: locations_addr_2 [1/1] 0.00ns
:2  %locations_addr_2 = getelementptr [50 x i32]* %locations, i64 0, i64 %tmp_s

ST_24: stg_149 [1/1] 2.71ns
:3  store i32 %i_cast, i32* %locations_addr_2, align 4

ST_24: amplitude_addr_2 [1/1] 0.00ns
:4  %amplitude_addr_2 = getelementptr [50 x i32]* %amplitude, i64 0, i64 %tmp_s

ST_24: stg_151 [1/1] 2.71ns
:5  store i32 %signals_load_6_phi, i32* %amplitude_addr_2, align 4

ST_24: peak [1/1] 2.44ns
:6  %peak = add nsw i32 %peak_1_load, 1

ST_24: stg_153 [1/1] 1.57ns
:7  store i32 %peak, i32* %peak_1

ST_24: stg_154 [1/1] 0.00ns
:8  br label %._crit_edge

ST_24: empty_5 [1/1] 0.00ns
._crit_edge:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind

ST_24: stg_156 [1/1] 0.00ns
._crit_edge:2  br label %.preheader


 <State 25>: 2.71ns
ST_25: signals_2_addr [1/1] 0.00ns
:0  %signals_2_addr = getelementptr [33 x i32]* %signals_2, i64 0, i64 32

ST_25: signals_2_load [2/2] 2.71ns
:1  %signals_2_load = load i32* %signals_2_addr, align 4

ST_25: signals_0_addr [1/1] 0.00ns
:2  %signals_0_addr = getelementptr [34 x i32]* %signals_0, i64 0, i64 33

ST_25: signals_0_load [2/2] 2.71ns
:3  %signals_0_load = load i32* %signals_0_addr, align 4


 <State 26>: 2.71ns
ST_26: signals_2_load [1/2] 2.71ns
:1  %signals_2_load = load i32* %signals_2_addr, align 4

ST_26: signals_0_load [1/2] 2.71ns
:3  %signals_0_load = load i32* %signals_0_addr, align 4


 <State 27>: 2.71ns
ST_27: tmp_1 [1/1] 2.52ns
:4  %tmp_1 = icmp slt i32 %signals_2_load, %signals_0_load

ST_27: stg_164 [1/1] 0.00ns
:5  br i1 %tmp_1, label %4, label %._crit_edge2

ST_27: peak_1_load_1 [1/1] 0.00ns
:0  %peak_1_load_1 = load i32* %peak_1

ST_27: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = sext i32 %peak_1_load_1 to i64

ST_27: locations_addr_1 [1/1] 0.00ns
:2  %locations_addr_1 = getelementptr [50 x i32]* %locations, i64 0, i64 %tmp_6

ST_27: stg_168 [1/1] 2.71ns
:3  store i32 99, i32* %locations_addr_1, align 4

ST_27: amplitude_addr_1 [1/1] 0.00ns
:4  %amplitude_addr_1 = getelementptr [50 x i32]* %amplitude, i64 0, i64 %tmp_6

ST_27: stg_170 [1/1] 2.71ns
:5  store i32 %signals_0_load, i32* %amplitude_addr_1, align 4

ST_27: stg_171 [1/1] 0.00ns
:6  br label %._crit_edge2

ST_27: stg_172 [1/1] 0.00ns
._crit_edge2:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
