vhdl work "PRIMOS_PARES.vhd"
verilog work "t2.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
