/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C */
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B1_UDB11_A0
.set I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B1_UDB11_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B1_UDB11_D0
.set I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B1_UDB11_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B1_UDB11_F0
.set I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B1_UDB11_F1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set I2C_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set I2C_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set I2C_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set I2C_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set I2C_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set I2C_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set I2C_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set I2C_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set I2C_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set I2C_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_bI2C_UDB_StsReg__0__POS, 0
.set I2C_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_bI2C_UDB_StsReg__1__POS, 1
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set I2C_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_bI2C_UDB_StsReg__2__POS, 2
.set I2C_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_bI2C_UDB_StsReg__3__POS, 3
.set I2C_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_bI2C_UDB_StsReg__4__POS, 4
.set I2C_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_bI2C_UDB_StsReg__5__POS, 5
.set I2C_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_bI2C_UDB_StsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x02
.set I2C_I2C_IRQ__INTC_NUMBER, 1
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set I2C_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set I2C_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set I2C_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_IntClock__INDEX, 0x00
.set I2C_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_IntClock__PM_ACT_MSK, 0x01
.set I2C_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_IntClock__PM_STBY_MSK, 0x01

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT5_PC0
.set SCL__0__PORT, 5
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT5_AG
.set SCL__AMUX, CYREG_PRT5_AMUX
.set SCL__BIE, CYREG_PRT5_BIE
.set SCL__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SCL__BYP, CYREG_PRT5_BYP
.set SCL__CTL, CYREG_PRT5_CTL
.set SCL__DM0, CYREG_PRT5_DM0
.set SCL__DM1, CYREG_PRT5_DM1
.set SCL__DM2, CYREG_PRT5_DM2
.set SCL__DR, CYREG_PRT5_DR
.set SCL__INP_DIS, CYREG_PRT5_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SCL__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SCL__LCD_EN, CYREG_PRT5_LCD_EN
.set SCL__MASK, 0x01
.set SCL__PORT, 5
.set SCL__PRT, CYREG_PRT5_PRT
.set SCL__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SCL__PS, CYREG_PRT5_PS
.set SCL__SHIFT, 0
.set SCL__SLW, CYREG_PRT5_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT5_PC1
.set SDA__0__PORT, 5
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT5_AG
.set SDA__AMUX, CYREG_PRT5_AMUX
.set SDA__BIE, CYREG_PRT5_BIE
.set SDA__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SDA__BYP, CYREG_PRT5_BYP
.set SDA__CTL, CYREG_PRT5_CTL
.set SDA__DM0, CYREG_PRT5_DM0
.set SDA__DM1, CYREG_PRT5_DM1
.set SDA__DM2, CYREG_PRT5_DM2
.set SDA__DR, CYREG_PRT5_DR
.set SDA__INP_DIS, CYREG_PRT5_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SDA__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SDA__LCD_EN, CYREG_PRT5_LCD_EN
.set SDA__MASK, 0x02
.set SDA__PORT, 5
.set SDA__PRT, CYREG_PRT5_PRT
.set SDA__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SDA__PS, CYREG_PRT5_PS
.set SDA__SHIFT, 1
.set SDA__SLW, CYREG_PRT5_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT2_PC0
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT2_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT2_PC1
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT2_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* TIA_PD */
.set TIA_PD_SC__BST, CYREG_SC0_BST
.set TIA_PD_SC__CLK, CYREG_SC0_CLK
.set TIA_PD_SC__CMPINV, CYREG_SC_CMPINV
.set TIA_PD_SC__CMPINV_MASK, 0x01
.set TIA_PD_SC__CPTR, CYREG_SC_CPTR
.set TIA_PD_SC__CPTR_MASK, 0x01
.set TIA_PD_SC__CR0, CYREG_SC0_CR0
.set TIA_PD_SC__CR1, CYREG_SC0_CR1
.set TIA_PD_SC__CR2, CYREG_SC0_CR2
.set TIA_PD_SC__MSK, CYREG_SC_MSK
.set TIA_PD_SC__MSK_MASK, 0x01
.set TIA_PD_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_PD_SC__PM_ACT_MSK, 0x01
.set TIA_PD_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_PD_SC__PM_STBY_MSK, 0x01
.set TIA_PD_SC__SR, CYREG_SC_SR
.set TIA_PD_SC__SR_MASK, 0x01
.set TIA_PD_SC__SW0, CYREG_SC0_SW0
.set TIA_PD_SC__SW10, CYREG_SC0_SW10
.set TIA_PD_SC__SW2, CYREG_SC0_SW2
.set TIA_PD_SC__SW3, CYREG_SC0_SW3
.set TIA_PD_SC__SW4, CYREG_SC0_SW4
.set TIA_PD_SC__SW6, CYREG_SC0_SW6
.set TIA_PD_SC__SW7, CYREG_SC0_SW7
.set TIA_PD_SC__SW8, CYREG_SC0_SW8
.set TIA_PD_SC__WRK1, CYREG_SC_WRK1
.set TIA_PD_SC__WRK1_MASK, 0x01

/* PinPD_A */
.set PinPD_A__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set PinPD_A__0__MASK, 0x40
.set PinPD_A__0__PC, CYREG_PRT4_PC6
.set PinPD_A__0__PORT, 4
.set PinPD_A__0__SHIFT, 6
.set PinPD_A__AG, CYREG_PRT4_AG
.set PinPD_A__AMUX, CYREG_PRT4_AMUX
.set PinPD_A__BIE, CYREG_PRT4_BIE
.set PinPD_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PinPD_A__BYP, CYREG_PRT4_BYP
.set PinPD_A__CTL, CYREG_PRT4_CTL
.set PinPD_A__DM0, CYREG_PRT4_DM0
.set PinPD_A__DM1, CYREG_PRT4_DM1
.set PinPD_A__DM2, CYREG_PRT4_DM2
.set PinPD_A__DR, CYREG_PRT4_DR
.set PinPD_A__INP_DIS, CYREG_PRT4_INP_DIS
.set PinPD_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PinPD_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PinPD_A__LCD_EN, CYREG_PRT4_LCD_EN
.set PinPD_A__MASK, 0x40
.set PinPD_A__PORT, 4
.set PinPD_A__PRT, CYREG_PRT4_PRT
.set PinPD_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PinPD_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PinPD_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PinPD_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PinPD_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PinPD_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PinPD_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PinPD_A__PS, CYREG_PRT4_PS
.set PinPD_A__SHIFT, 6
.set PinPD_A__SLW, CYREG_PRT4_SLW

/* PinPD_K */
.set PinPD_K__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set PinPD_K__0__MASK, 0x80
.set PinPD_K__0__PC, CYREG_PRT4_PC7
.set PinPD_K__0__PORT, 4
.set PinPD_K__0__SHIFT, 7
.set PinPD_K__AG, CYREG_PRT4_AG
.set PinPD_K__AMUX, CYREG_PRT4_AMUX
.set PinPD_K__BIE, CYREG_PRT4_BIE
.set PinPD_K__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PinPD_K__BYP, CYREG_PRT4_BYP
.set PinPD_K__CTL, CYREG_PRT4_CTL
.set PinPD_K__DM0, CYREG_PRT4_DM0
.set PinPD_K__DM1, CYREG_PRT4_DM1
.set PinPD_K__DM2, CYREG_PRT4_DM2
.set PinPD_K__DR, CYREG_PRT4_DR
.set PinPD_K__INP_DIS, CYREG_PRT4_INP_DIS
.set PinPD_K__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PinPD_K__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PinPD_K__LCD_EN, CYREG_PRT4_LCD_EN
.set PinPD_K__MASK, 0x80
.set PinPD_K__PORT, 4
.set PinPD_K__PRT, CYREG_PRT4_PRT
.set PinPD_K__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PinPD_K__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PinPD_K__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PinPD_K__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PinPD_K__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PinPD_K__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PinPD_K__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PinPD_K__PS, CYREG_PRT4_PS
.set PinPD_K__SHIFT, 7
.set PinPD_K__SLW, CYREG_PRT4_SLW

/* ADC_SAR_PD */
.set ADC_SAR_PD_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_PD_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_PD_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_PD_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_PD_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_PD_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_PD_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_PD_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_PD_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_PD_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_PD_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_PD_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_PD_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_PD_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_PD_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_PD_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_PD_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_PD_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_PD_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_PD_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_SAR_PD_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_PD_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_PD_IRQ__INTC_MASK, 0x01
.set ADC_SAR_PD_IRQ__INTC_NUMBER, 0
.set ADC_SAR_PD_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_PD_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_PD_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_PD_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_PD_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_PD_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_PD_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_PD_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_PD_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_PD_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_PD_theACLK__INDEX, 0x00
.set ADC_SAR_PD_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_PD_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_PD_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_PD_theACLK__PM_STBY_MSK, 0x01

/* Pin_TIA_OUT */
.set Pin_TIA_OUT__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Pin_TIA_OUT__0__MASK, 0x01
.set Pin_TIA_OUT__0__PC, CYREG_PRT4_PC0
.set Pin_TIA_OUT__0__PORT, 4
.set Pin_TIA_OUT__0__SHIFT, 0
.set Pin_TIA_OUT__AG, CYREG_PRT4_AG
.set Pin_TIA_OUT__AMUX, CYREG_PRT4_AMUX
.set Pin_TIA_OUT__BIE, CYREG_PRT4_BIE
.set Pin_TIA_OUT__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_TIA_OUT__BYP, CYREG_PRT4_BYP
.set Pin_TIA_OUT__CTL, CYREG_PRT4_CTL
.set Pin_TIA_OUT__DM0, CYREG_PRT4_DM0
.set Pin_TIA_OUT__DM1, CYREG_PRT4_DM1
.set Pin_TIA_OUT__DM2, CYREG_PRT4_DM2
.set Pin_TIA_OUT__DR, CYREG_PRT4_DR
.set Pin_TIA_OUT__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_TIA_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_TIA_OUT__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_TIA_OUT__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_TIA_OUT__MASK, 0x01
.set Pin_TIA_OUT__PORT, 4
.set Pin_TIA_OUT__PRT, CYREG_PRT4_PRT
.set Pin_TIA_OUT__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_TIA_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_TIA_OUT__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_TIA_OUT__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_TIA_OUT__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_TIA_OUT__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_TIA_OUT__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_TIA_OUT__PS, CYREG_PRT4_PS
.set Pin_TIA_OUT__SHIFT, 0
.set Pin_TIA_OUT__SLW, CYREG_PRT4_SLW

/* Pin_USR_LED */
.set Pin_USR_LED__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set Pin_USR_LED__0__MASK, 0x80
.set Pin_USR_LED__0__PC, CYREG_PRT6_PC7
.set Pin_USR_LED__0__PORT, 6
.set Pin_USR_LED__0__SHIFT, 7
.set Pin_USR_LED__AG, CYREG_PRT6_AG
.set Pin_USR_LED__AMUX, CYREG_PRT6_AMUX
.set Pin_USR_LED__BIE, CYREG_PRT6_BIE
.set Pin_USR_LED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_USR_LED__BYP, CYREG_PRT6_BYP
.set Pin_USR_LED__CTL, CYREG_PRT6_CTL
.set Pin_USR_LED__DM0, CYREG_PRT6_DM0
.set Pin_USR_LED__DM1, CYREG_PRT6_DM1
.set Pin_USR_LED__DM2, CYREG_PRT6_DM2
.set Pin_USR_LED__DR, CYREG_PRT6_DR
.set Pin_USR_LED__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_USR_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_USR_LED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_USR_LED__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_USR_LED__MASK, 0x80
.set Pin_USR_LED__PORT, 6
.set Pin_USR_LED__PRT, CYREG_PRT6_PRT
.set Pin_USR_LED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_USR_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_USR_LED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_USR_LED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_USR_LED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_USR_LED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_USR_LED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_USR_LED__PS, CYREG_PRT6_PS
.set Pin_USR_LED__SHIFT, 7
.set Pin_USR_LED__SLW, CYREG_PRT6_SLW

/* Pin_USR_SW1 */
.set Pin_USR_SW1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Pin_USR_SW1__0__MASK, 0x04
.set Pin_USR_SW1__0__PC, CYREG_PRT1_PC2
.set Pin_USR_SW1__0__PORT, 1
.set Pin_USR_SW1__0__SHIFT, 2
.set Pin_USR_SW1__AG, CYREG_PRT1_AG
.set Pin_USR_SW1__AMUX, CYREG_PRT1_AMUX
.set Pin_USR_SW1__BIE, CYREG_PRT1_BIE
.set Pin_USR_SW1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_USR_SW1__BYP, CYREG_PRT1_BYP
.set Pin_USR_SW1__CTL, CYREG_PRT1_CTL
.set Pin_USR_SW1__DM0, CYREG_PRT1_DM0
.set Pin_USR_SW1__DM1, CYREG_PRT1_DM1
.set Pin_USR_SW1__DM2, CYREG_PRT1_DM2
.set Pin_USR_SW1__DR, CYREG_PRT1_DR
.set Pin_USR_SW1__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_USR_SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_USR_SW1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_USR_SW1__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_USR_SW1__MASK, 0x04
.set Pin_USR_SW1__PORT, 1
.set Pin_USR_SW1__PRT, CYREG_PRT1_PRT
.set Pin_USR_SW1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_USR_SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_USR_SW1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_USR_SW1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_USR_SW1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_USR_SW1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_USR_SW1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_USR_SW1__PS, CYREG_PRT1_PS
.set Pin_USR_SW1__SHIFT, 2
.set Pin_USR_SW1__SLW, CYREG_PRT1_SLW

/* isr_UART_RX */
.set isr_UART_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART_RX__INTC_MASK, 0x04
.set isr_UART_RX__INTC_NUMBER, 2
.set isr_UART_RX__INTC_PRIOR_NUM, 7
.set isr_UART_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_UART_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_USR_SW1 */
.set isr_USR_SW1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_USR_SW1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_USR_SW1__INTC_MASK, 0x08
.set isr_USR_SW1__INTC_NUMBER, 3
.set isr_USR_SW1__INTC_PRIOR_NUM, 7
.set isr_USR_SW1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_USR_SW1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_USR_SW1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
