TimeQuest Timing Analyzer report for lab11
Tue Jun  6 11:34:10 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'
 12. Slow Model Setup: 'KEY[0]'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'KEY[0]'
 16. Slow Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'
 17. Slow Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'
 18. Slow Model Minimum Pulse Width: 'KEY[0]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'
 30. Fast Model Setup: 'KEY[0]'
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'KEY[0]'
 34. Fast Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'
 35. Fast Model Minimum Pulse Width: 'KEY[0]'
 36. Fast Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab11                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; CLOCK_50                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                    ;
; freqdiv:CLOCKDIVISOR|tmpclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freqdiv:CLOCKDIVISOR|tmpclk } ;
; KEY[0]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] }                      ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+-----------------------------------------------------------------+
; Slow Model Fmax Summary                                         ;
+----------+-----------------+-----------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                  ; Note ;
+----------+-----------------+-----------------------------+------+
; 70.1 MHz ; 70.1 MHz        ; KEY[0]                      ;      ;
; 78.3 MHz ; 78.3 MHz        ; freqdiv:CLOCKDIVISOR|tmpclk ;      ;
+----------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow Model Setup Summary                              ;
+-----------------------------+---------+---------------+
; Clock                       ; Slack   ; End Point TNS ;
+-----------------------------+---------+---------------+
; freqdiv:CLOCKDIVISOR|tmpclk ; -20.850 ; -10186.769    ;
; KEY[0]                      ; -13.266 ; -4577.246     ;
; CLOCK_50                    ; 2.116   ; 0.000         ;
+-----------------------------+---------+---------------+


+------------------------------------------------------+
; Slow Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -1.864 ; -1.864        ;
; KEY[0]                      ; -0.049 ; -0.147        ;
; freqdiv:CLOCKDIVISOR|tmpclk ; 0.445  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; freqdiv:CLOCKDIVISOR|tmpclk ; -2.064 ; -2762.894     ;
; KEY[0]                      ; -2.064 ; -820.181      ;
; CLOCK_50                    ; -1.631 ; -2.853        ;
+-----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -20.850 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.178     ; 20.132     ;
; -20.836 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.182     ; 20.114     ;
; -20.532 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.256     ; 19.736     ;
; -20.518 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.260     ; 19.718     ;
; -20.489 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.178     ; 19.771     ;
; -20.475 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.182     ; 19.753     ;
; -20.385 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.197     ; 19.648     ;
; -20.380 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.137     ; 19.703     ;
; -20.366 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.141     ; 19.685     ;
; -20.362 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.188     ; 19.634     ;
; -20.321 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.168     ; 19.613     ;
; -20.264 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.256     ; 19.468     ;
; -20.262 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.256     ; 19.466     ;
; -20.250 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.260     ; 19.450     ;
; -20.248 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.260     ; 19.448     ;
; -20.182 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.137     ; 19.505     ;
; -20.168 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.141     ; 19.487     ;
; -20.109 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.179     ; 19.390     ;
; -20.067 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.275     ; 19.252     ;
; -20.063 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.178     ; 19.345     ;
; -20.062 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.189     ; 19.333     ;
; -20.062 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[13] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.250     ; 19.272     ;
; -20.049 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.182     ; 19.327     ;
; -20.048 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.183     ; 19.325     ;
; -20.048 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[13] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.254     ; 19.254     ;
; -20.044 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.266     ; 19.238     ;
; -20.024 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.197     ; 19.287     ;
; -20.011 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.137     ; 19.334     ;
; -20.003 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.246     ; 19.217     ;
; -20.001 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.188     ; 19.273     ;
; -20.000 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.175     ; 19.285     ;
; -19.997 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.141     ; 19.316     ;
; -19.981 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.173     ; 19.268     ;
; -19.960 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.168     ; 19.252     ;
; -19.958 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.307     ; 19.111     ;
; -19.944 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.311     ; 19.093     ;
; -19.934 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.429     ; 18.965     ;
; -19.920 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.433     ; 18.947     ;
; -19.915 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.156     ; 19.219     ;
; -19.907 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.429     ; 18.938     ;
; -19.893 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.433     ; 18.920     ;
; -19.892 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.147     ; 19.205     ;
; -19.868 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.120     ; 19.208     ;
; -19.865 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.171     ; 19.154     ;
; -19.854 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.124     ; 19.190     ;
; -19.851 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.127     ; 19.184     ;
; -19.827 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.176     ; 19.111     ;
; -19.825 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[7]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.137     ; 19.148     ;
; -19.811 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[7]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.141     ; 19.130     ;
; -19.799 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.275     ; 18.984     ;
; -19.797 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.275     ; 18.982     ;
; -19.791 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.257     ; 18.994     ;
; -19.776 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.266     ; 18.970     ;
; -19.774 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.266     ; 18.968     ;
; -19.748 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.179     ; 19.029     ;
; -19.744 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.267     ; 18.937     ;
; -19.735 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.246     ; 18.949     ;
; -19.733 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.246     ; 18.947     ;
; -19.730 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.261     ; 18.929     ;
; -19.722 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.429     ; 18.753     ;
; -19.718 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.137     ; 19.041     ;
; -19.717 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.156     ; 19.021     ;
; -19.708 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.433     ; 18.735     ;
; -19.706 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.429     ; 18.737     ;
; -19.704 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.141     ; 19.023     ;
; -19.701 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[6]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.120     ; 19.041     ;
; -19.701 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.189     ; 18.972     ;
; -19.694 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.147     ; 19.007     ;
; -19.692 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.433     ; 18.719     ;
; -19.687 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[6]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.124     ; 19.023     ;
; -19.687 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.183     ; 18.964     ;
; -19.687 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.250     ; 18.897     ;
; -19.682 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.253     ; 18.889     ;
; -19.681 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[12] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.223     ; 18.918     ;
; -19.673 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.254     ; 18.879     ;
; -19.671 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.120     ; 19.011     ;
; -19.669 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.307     ; 18.822     ;
; -19.667 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[12] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.227     ; 18.900     ;
; -19.663 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.251     ; 18.872     ;
; -19.657 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.124     ; 18.993     ;
; -19.655 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.311     ; 18.804     ;
; -19.653 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.127     ; 18.986     ;
; -19.642 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.120     ; 18.982     ;
; -19.639 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.138     ; 18.961     ;
; -19.639 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.175     ; 18.924     ;
; -19.628 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.124     ; 18.964     ;
; -19.620 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.173     ; 18.907     ;
; -19.601 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.174     ; 18.887     ;
; -19.600 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.172     ; 18.888     ;
; -19.598 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.197     ; 18.861     ;
; -19.597 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[13] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.269     ; 18.788     ;
; -19.592 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.148     ; 18.904     ;
; -19.579 ; processor:m1ps|reg:IR|dataout[19]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.178     ; 18.861     ;
; -19.578 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.162     ; 18.876     ;
; -19.578 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.142     ; 18.896     ;
; -19.575 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.188     ; 18.847     ;
; -19.574 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[13] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.260     ; 18.774     ;
; -19.565 ; processor:m1ps|reg:IR|dataout[19]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.182     ; 18.843     ;
; -19.564 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.166     ; 18.858     ;
; -19.547 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.249     ; 18.758     ;
+---------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[0]'                                                                                                                                                                   ;
+---------+------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                            ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.266 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.063     ; 14.241     ;
; -13.266 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 14.240     ;
; -13.231 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.042     ; 14.227     ;
; -13.127 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.046      ; 14.211     ;
; -13.126 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.069      ; 14.233     ;
; -13.113 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.089      ; 14.240     ;
; -13.106 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 14.232     ;
; -13.106 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.063     ; 14.081     ;
; -13.084 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.067      ; 14.189     ;
; -13.076 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.129      ; 14.243     ;
; -13.075 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.061      ; 14.174     ;
; -13.054 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.121      ; 14.213     ;
; -13.047 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.190      ; 14.275     ;
; -13.041 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.105      ; 14.184     ;
; -12.992 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.043      ; 14.073     ;
; -12.977 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.067      ; 14.082     ;
; -12.972 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.082      ; 14.092     ;
; -12.959 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.078      ; 14.075     ;
; -12.948 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.141     ; 13.845     ;
; -12.948 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.142     ; 13.844     ;
; -12.947 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.188      ; 14.173     ;
; -12.927 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.061      ; 14.026     ;
; -12.913 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.120     ; 13.831     ;
; -12.906 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.105      ; 14.049     ;
; -12.905 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.063     ; 13.880     ;
; -12.905 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 13.879     ;
; -12.891 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.190      ; 14.119     ;
; -12.883 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.078      ; 13.999     ;
; -12.870 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.042     ; 13.866     ;
; -12.860 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.986     ;
; -12.843 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.188      ; 14.069     ;
; -12.834 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.042     ; 13.830     ;
; -12.828 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.070      ; 13.936     ;
; -12.826 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.061      ; 13.925     ;
; -12.809 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.032     ; 13.815     ;
; -12.808 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 13.837     ;
; -12.803 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 13.800     ;
; -12.796 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 13.812     ;
; -12.796 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 13.811     ;
; -12.795 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.011      ; 13.844     ;
; -12.788 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.010      ; 13.836     ;
; -12.788 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.141     ; 13.685     ;
; -12.786 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.063     ; 13.761     ;
; -12.766 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.046      ; 13.850     ;
; -12.766 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 13.793     ;
; -12.765 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.069      ; 13.872     ;
; -12.761 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 13.798     ;
; -12.758 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.051      ; 13.847     ;
; -12.757 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 13.778     ;
; -12.752 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.089      ; 13.879     ;
; -12.745 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.871     ;
; -12.745 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.063     ; 13.720     ;
; -12.740 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.866     ;
; -12.738 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.864     ;
; -12.736 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.043      ; 13.817     ;
; -12.735 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.078      ; 13.851     ;
; -12.733 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.859     ;
; -12.730 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.045      ; 13.813     ;
; -12.729 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.112      ; 13.879     ;
; -12.725 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.174      ; 13.937     ;
; -12.724 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.850     ;
; -12.723 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.067      ; 13.828     ;
; -12.723 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.027      ; 13.788     ;
; -12.715 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.129      ; 13.882     ;
; -12.714 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.061      ; 13.813     ;
; -12.711 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.121      ; 13.870     ;
; -12.705 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[17] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.043      ; 13.786     ;
; -12.693 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.121      ; 13.852     ;
; -12.692 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.067      ; 13.797     ;
; -12.686 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.190      ; 13.914     ;
; -12.683 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[22] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 13.708     ;
; -12.682 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.061      ; 13.781     ;
; -12.680 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.105      ; 13.823     ;
; -12.680 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.141     ; 13.577     ;
; -12.680 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.142     ; 13.576     ;
; -12.678 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.141     ; 13.575     ;
; -12.678 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.142     ; 13.574     ;
; -12.674 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.035     ; 13.677     ;
; -12.666 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.190      ; 13.894     ;
; -12.665 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.050      ; 13.753     ;
; -12.660 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.159      ; 13.857     ;
; -12.659 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 13.686     ;
; -12.658 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.784     ;
; -12.657 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.129      ; 13.824     ;
; -12.657 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.087      ; 13.782     ;
; -12.656 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.110      ; 13.804     ;
; -12.654 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 13.696     ;
; -12.651 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[21] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.089      ; 13.778     ;
; -12.647 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.773     ;
; -12.645 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.120     ; 13.563     ;
; -12.643 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.120     ; 13.561     ;
; -12.643 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.130      ; 13.811     ;
; -12.641 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 13.679     ;
; -12.636 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.129      ; 13.803     ;
; -12.636 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 13.652     ;
; -12.631 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 13.611     ;
; -12.631 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.043      ; 13.712     ;
; -12.629 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.110      ; 13.777     ;
; -12.627 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.105      ; 13.770     ;
; -12.622 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.069      ; 13.729     ;
+---------+------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; 2.116 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.500        ; 2.032      ; 0.731      ;
; 2.616 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 1.000        ; 2.032      ; 0.731      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.864 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.000        ; 2.032      ; 0.731      ;
; -1.364 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; -0.500       ; 2.032      ; 0.731      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[0]'                                                                                                                                                         ;
+--------+---------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.049 ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[30]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.142      ; 1.379      ;
; -0.049 ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[29]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.142      ; 1.379      ;
; -0.049 ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[31]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.142      ; 1.379      ;
; 0.607  ; processor:m1ps|UC:inst2|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.362      ; 1.255      ;
; 0.629  ; processor:m1ps|PC:inst13|DATA_OUT[31]       ; processor:m1ps|PC:inst13|DATA_OUT[31]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.915      ;
; 0.767  ; processor:m1ps|UC:inst2|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.491      ; 1.544      ;
; 0.773  ; processor:m1ps|UC:inst2|current_state.FETCH ; processor:m1ps|UC:inst2|IR_Ld                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.059      ;
; 0.784  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|UC:inst2|current_state.EX             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.070      ;
; 0.966  ; processor:m1ps|UC:inst2|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.491      ; 1.743      ;
; 0.968  ; processor:m1ps|PC:inst13|DATA_OUT[16]       ; processor:m1ps|PC:inst13|DATA_OUT[16]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.254      ;
; 0.975  ; processor:m1ps|PC:inst13|DATA_OUT[1]        ; processor:m1ps|PC:inst13|DATA_OUT[1]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; processor:m1ps|PC:inst13|DATA_OUT[17]       ; processor:m1ps|PC:inst13|DATA_OUT[17]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; processor:m1ps|PC:inst13|DATA_OUT[2]        ; processor:m1ps|PC:inst13|DATA_OUT[2]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; processor:m1ps|PC:inst13|DATA_OUT[9]        ; processor:m1ps|PC:inst13|DATA_OUT[9]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; processor:m1ps|PC:inst13|DATA_OUT[18]       ; processor:m1ps|PC:inst13|DATA_OUT[18]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; processor:m1ps|PC:inst13|DATA_OUT[25]       ; processor:m1ps|PC:inst13|DATA_OUT[25]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[4]        ; processor:m1ps|PC:inst13|DATA_OUT[4]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[7]        ; processor:m1ps|PC:inst13|DATA_OUT[7]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[11]       ; processor:m1ps|PC:inst13|DATA_OUT[11]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[13]       ; processor:m1ps|PC:inst13|DATA_OUT[13]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[14]       ; processor:m1ps|PC:inst13|DATA_OUT[14]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[15]       ; processor:m1ps|PC:inst13|DATA_OUT[15]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[20]       ; processor:m1ps|PC:inst13|DATA_OUT[20]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[23]       ; processor:m1ps|PC:inst13|DATA_OUT[23]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[27]       ; processor:m1ps|PC:inst13|DATA_OUT[27]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[29]       ; processor:m1ps|PC:inst13|DATA_OUT[29]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; processor:m1ps|PC:inst13|DATA_OUT[30]       ; processor:m1ps|PC:inst13|DATA_OUT[30]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 1.015  ; processor:m1ps|PC:inst13|DATA_OUT[8]        ; processor:m1ps|PC:inst13|DATA_OUT[8]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; processor:m1ps|PC:inst13|DATA_OUT[24]       ; processor:m1ps|PC:inst13|DATA_OUT[24]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[3]        ; processor:m1ps|PC:inst13|DATA_OUT[3]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[5]        ; processor:m1ps|PC:inst13|DATA_OUT[5]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[6]        ; processor:m1ps|PC:inst13|DATA_OUT[6]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[10]       ; processor:m1ps|PC:inst13|DATA_OUT[10]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[12]       ; processor:m1ps|PC:inst13|DATA_OUT[12]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[19]       ; processor:m1ps|PC:inst13|DATA_OUT[19]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[21]       ; processor:m1ps|PC:inst13|DATA_OUT[21]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[22]       ; processor:m1ps|PC:inst13|DATA_OUT[22]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[26]       ; processor:m1ps|PC:inst13|DATA_OUT[26]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; processor:m1ps|PC:inst13|DATA_OUT[28]       ; processor:m1ps|PC:inst13|DATA_OUT[28]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.033  ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|PC_Ld_En                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.319      ;
; 1.034  ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|Reg_Wr                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.320      ;
; 1.037  ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|DM_Wr                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.323      ;
; 1.038  ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|current_state.FETCH          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.324      ;
; 1.038  ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|IO_2_Reg                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.324      ;
; 1.044  ; processor:m1ps|UC:inst2|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.491      ; 1.821      ;
; 1.118  ; processor:m1ps|UC:inst2|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[21] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.419      ; 1.823      ;
; 1.241  ; processor:m1ps|PC:inst13|DATA_OUT[0]        ; processor:m1ps|PC:inst13|DATA_OUT[0]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.527      ;
; 1.243  ; processor:m1ps|UC:inst2|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.491      ; 2.020      ;
; 1.285  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[16]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.543      ;
; 1.285  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[26]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.543      ;
; 1.286  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[23]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.544      ;
; 1.294  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[11]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.552      ;
; 1.295  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[21]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.553      ;
; 1.295  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[22]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.553      ;
; 1.296  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[19]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.554      ;
; 1.297  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[0]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.555      ;
; 1.298  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[2]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.556      ;
; 1.300  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[12]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.558      ;
; 1.300  ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[13]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.558      ;
; 1.318  ; processor:m1ps|Memory:I-Memory|Add[2]       ; processor:m1ps|reg:IR|dataout[17]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.576      ;
; 1.343  ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|Reg_2_IO                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.307      ; 2.936      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[3]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[0]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[2]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[21]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[23]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[22]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[19]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[16]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[17]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[12]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[26]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[11]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.353  ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[13]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.221      ; 2.860      ;
; 1.400  ; processor:m1ps|PC:inst13|DATA_OUT[16]       ; processor:m1ps|PC:inst13|DATA_OUT[17]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.686      ;
; 1.407  ; processor:m1ps|PC:inst13|DATA_OUT[1]        ; processor:m1ps|PC:inst13|DATA_OUT[2]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.693      ;
; 1.407  ; processor:m1ps|PC:inst13|DATA_OUT[17]       ; processor:m1ps|PC:inst13|DATA_OUT[18]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; processor:m1ps|PC:inst13|DATA_OUT[2]        ; processor:m1ps|PC:inst13|DATA_OUT[3]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; processor:m1ps|PC:inst13|DATA_OUT[9]        ; processor:m1ps|PC:inst13|DATA_OUT[10]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; processor:m1ps|PC:inst13|DATA_OUT[18]       ; processor:m1ps|PC:inst13|DATA_OUT[19]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; processor:m1ps|PC:inst13|DATA_OUT[25]       ; processor:m1ps|PC:inst13|DATA_OUT[26]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[30]       ; processor:m1ps|PC:inst13|DATA_OUT[31]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[13]       ; processor:m1ps|PC:inst13|DATA_OUT[14]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[14]       ; processor:m1ps|PC:inst13|DATA_OUT[15]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[29]       ; processor:m1ps|PC:inst13|DATA_OUT[30]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[4]        ; processor:m1ps|PC:inst13|DATA_OUT[5]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[11]       ; processor:m1ps|PC:inst13|DATA_OUT[12]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[20]       ; processor:m1ps|PC:inst13|DATA_OUT[21]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; processor:m1ps|PC:inst13|DATA_OUT[27]       ; processor:m1ps|PC:inst13|DATA_OUT[28]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.424  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[16]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.682      ;
; 1.425  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[26]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.683      ;
; 1.426  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[23]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.684      ;
; 1.429  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[17]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.687      ;
; 1.430  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[21]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.688      ;
; 1.432  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[22]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.690      ;
; 1.434  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[19]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.692      ;
; 1.435  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[12]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.693      ;
; 1.435  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[13]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.693      ;
; 1.436  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[11]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.694      ;
; 1.438  ; processor:m1ps|Memory:I-Memory|Add[0]       ; processor:m1ps|reg:IR|dataout[2]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.028     ; 1.696      ;
+--------+---------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[3]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[3]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                     ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_HS|q[0]                        ; VGA_HS~reg0                                                                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.898      ;
; 0.617 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[1]                         ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[1]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.905      ;
; 0.621 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[2]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.908      ;
; 0.625 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.914      ;
; 0.631 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.917      ;
; 0.761 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_VS|q[0]                        ; VGA_VS~reg0                                                                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.047      ;
; 0.761 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[1]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[1]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.047      ;
; 0.774 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.061      ;
; 0.783 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.069      ;
; 0.785 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.071      ;
; 0.787 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.073      ;
; 0.793 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.079      ;
; 0.846 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.131      ;
; 0.869 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.155      ;
; 0.968 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.254      ;
; 0.975 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.262      ;
; 0.979 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.265      ;
; 0.983 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.269      ;
; 0.985 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.271      ;
; 0.990 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.276      ;
; 0.993 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.279      ;
; 0.993 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[3]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[3]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.279      ;
; 0.994 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.280      ;
; 1.002 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[3]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.288      ;
; 1.008 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|data_rtl_0_bypass[29]      ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[8]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.294      ;
; 1.010 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|data_rtl_0_bypass[29]      ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[9]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.296      ;
; 1.015 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.301      ;
; 1.024 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.310      ;
; 1.027 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.313      ;
; 1.027 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.313      ;
; 1.030 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.316      ;
; 1.034 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[1]                         ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_X|q[1]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.320      ;
; 1.061 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.347      ;
; 1.128 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.415      ;
; 1.144 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.429      ;
; 1.151 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.002      ; 1.439      ;
; 1.154 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.441      ;
; 1.180 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.006      ; 1.472      ;
; 1.181 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.006      ; 1.473      ;
; 1.194 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.500      ;
; 1.258 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.006      ; 1.550      ;
; 1.268 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.554      ;
; 1.268 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|data_rtl_0_bypass[26]      ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[5]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.002     ; 1.552      ;
; 1.269 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.555      ;
; 1.270 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.556      ;
; 1.270 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.556      ;
; 1.310 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.597      ;
; 1.315 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[9]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.002      ; 1.603      ;
; 1.333 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 1.624      ;
; 1.348 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[3]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.634      ;
; 1.351 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.006      ; 1.643      ;
; 1.352 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0]                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.639      ;
; 1.359 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.006      ; 1.651      ;
; 1.362 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg11 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.727      ;
; 1.365 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg10 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.730      ;
; 1.366 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg8  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.731      ;
; 1.373 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_we_reg        ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.085      ; 1.708      ;
; 1.374 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.006      ; 1.666      ;
; 1.378 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.665      ;
; 1.397 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[2]                         ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_X|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.019     ; 1.664      ;
; 1.400 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.686      ;
; 1.402 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[1]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[1]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.018     ; 1.670      ;
; 1.405 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg9  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.770      ;
; 1.411 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.697      ;
; 1.414 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.700      ;
; 1.415 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.701      ;
; 1.416 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.702      ;
; 1.430 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.716      ;
; 1.445 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.731      ;
; 1.456 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.742      ;
; 1.457 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.743      ;
; 1.460 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.746      ;
; 1.460 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.746      ;
; 1.495 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.781      ;
; 1.509 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.795      ;
; 1.510 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.796      ;
; 1.518 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.804      ;
; 1.534 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[3]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.820      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; KEY[0]                      ; 4.490  ; 4.490  ; Fall       ; KEY[0]                      ;
;  KEY[3]   ; KEY[0]                      ; 4.490  ; 4.490  ; Fall       ; KEY[0]                      ;
; SW[*]     ; KEY[0]                      ; 3.428  ; 3.428  ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 3.070  ; 3.070  ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; 3.428  ; 3.428  ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 2.658  ; 2.658  ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 2.826  ; 2.826  ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; 2.488  ; 2.488  ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 2.141  ; 2.141  ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 2.906  ; 2.906  ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; 3.207  ; 3.207  ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 2.148  ; 2.148  ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 6.416  ; 6.416  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; 6.416  ; 6.416  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 11.195 ; 11.195 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 5.278  ; 5.278  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.807  ; 7.807  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 11.195 ; 11.195 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.541  ; 9.541  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.479  ; 9.479  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 8.110  ; 8.110  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.895  ; 9.895  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.833  ; 9.833  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.591  ; 9.591  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 8.009  ; 8.009  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; KEY[0]                      ; -4.242 ; -4.242 ; Fall       ; KEY[0]                      ;
;  KEY[3]   ; KEY[0]                      ; -4.242 ; -4.242 ; Fall       ; KEY[0]                      ;
; SW[*]     ; KEY[0]                      ; -0.200 ; -0.200 ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; -0.774 ; -0.774 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; -1.916 ; -1.916 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; -0.774 ; -0.774 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; -1.162 ; -1.162 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; -0.721 ; -0.721 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; -0.200 ; -0.200 ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; -1.268 ; -1.268 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; -0.903 ; -0.903 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; -0.648 ; -0.648 ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -5.536 ; -5.536 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; -5.536 ; -5.536 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.827 ; -0.827 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.827 ; -0.827 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.653 ; -3.653 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -4.546 ; -4.546 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.890 ; -2.890 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.412 ; -3.412 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.778 ; -3.778 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.826 ; -2.826 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.646 ; -3.646 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.887 ; -3.887 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.993 ; -2.993 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 16.813 ; 16.813 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 16.475 ; 16.475 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 16.460 ; 16.460 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 16.435 ; 16.435 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 16.453 ; 16.453 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 16.481 ; 16.481 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 16.813 ; 16.813 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 16.486 ; 16.486 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 16.604 ; 16.604 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 16.547 ; 16.547 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 16.565 ; 16.565 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 16.490 ; 16.490 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 16.604 ; 16.604 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 16.204 ; 16.204 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 16.188 ; 16.188 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 16.461 ; 16.461 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 18.983 ; 18.983 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 18.809 ; 18.809 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 18.861 ; 18.861 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 18.983 ; 18.983 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 16.985 ; 16.985 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 17.862 ; 17.862 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 18.311 ; 18.311 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 18.660 ; 18.660 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.902  ; 7.902  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.605  ; 7.605  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.902  ; 7.902  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.933  ; 7.933  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.932  ; 7.932  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 12.475 ; 12.475 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 12.540 ; 12.540 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 12.529 ; 12.529 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 12.475 ; 12.475 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 12.521 ; 12.521 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 12.554 ; 12.554 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 12.876 ; 12.876 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 12.558 ; 12.558 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 11.014 ; 11.014 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 11.363 ; 11.363 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 11.346 ; 11.346 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 11.266 ; 11.266 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 11.379 ; 11.379 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 11.019 ; 11.019 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 11.014 ; 11.014 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 11.248 ; 11.248 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 10.673 ; 10.673 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 12.497 ; 12.497 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 12.550 ; 12.550 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 12.704 ; 12.704 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 10.673 ; 10.673 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 11.546 ; 11.546 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 11.998 ; 11.998 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 12.345 ; 12.345 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.605  ; 7.605  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.605  ; 7.605  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.902  ; 7.902  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.933  ; 7.933  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.932  ; 7.932  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------+
; Fast Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; freqdiv:CLOCKDIVISOR|tmpclk ; -7.279 ; -3322.910     ;
; KEY[0]                      ; -4.490 ; -1481.037     ;
; CLOCK_50                    ; 1.343  ; 0.000         ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -0.963 ; -0.963        ;
; KEY[0]                      ; 0.101  ; 0.000         ;
; freqdiv:CLOCKDIVISOR|tmpclk ; 0.215  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[0]                      ; -2.000 ; -717.222      ;
; freqdiv:CLOCKDIVISOR|tmpclk ; -1.627 ; -2201.904     ;
; CLOCK_50                    ; -1.380 ; -2.380        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -7.279 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.187     ; 7.591      ;
; -7.274 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.192     ; 7.581      ;
; -7.181 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.220     ; 7.460      ;
; -7.176 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.225     ; 7.450      ;
; -7.165 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.187     ; 7.477      ;
; -7.160 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.192     ; 7.467      ;
; -7.101 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.179     ; 7.421      ;
; -7.097 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.203     ; 7.393      ;
; -7.088 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.197     ; 7.390      ;
; -7.084 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.149     ; 7.434      ;
; -7.079 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.154     ; 7.424      ;
; -7.061 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.220     ; 7.340      ;
; -7.056 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.225     ; 7.330      ;
; -7.020 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.149     ; 7.370      ;
; -7.015 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.154     ; 7.360      ;
; -7.014 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.187     ; 7.326      ;
; -7.009 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.192     ; 7.316      ;
; -7.003 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.212     ; 7.290      ;
; -6.999 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.236     ; 7.262      ;
; -6.990 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.230     ; 7.259      ;
; -6.987 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.179     ; 7.307      ;
; -6.985 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.249     ; 7.235      ;
; -6.983 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.203     ; 7.279      ;
; -6.980 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.254     ; 7.225      ;
; -6.977 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.197     ; 7.279      ;
; -6.977 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.220     ; 7.256      ;
; -6.974 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.188     ; 7.285      ;
; -6.974 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.197     ; 7.276      ;
; -6.972 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.225     ; 7.246      ;
; -6.966 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.192     ; 7.273      ;
; -6.961 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.257     ; 7.203      ;
; -6.956 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.262     ; 7.193      ;
; -6.942 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.257     ; 7.184      ;
; -6.940 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.184     ; 7.255      ;
; -6.937 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.262     ; 7.174      ;
; -6.932 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.149     ; 7.282      ;
; -6.930 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.183     ; 7.246      ;
; -6.927 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.154     ; 7.272      ;
; -6.924 ; processor:m1ps|reg:IR|dataout[19]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.187     ; 7.236      ;
; -6.921 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[13] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.205     ; 7.215      ;
; -6.919 ; processor:m1ps|reg:IR|dataout[19]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.192     ; 7.226      ;
; -6.916 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[13] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.210     ; 7.205      ;
; -6.906 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.141     ; 7.264      ;
; -6.902 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.165     ; 7.236      ;
; -6.896 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.181     ; 7.214      ;
; -6.893 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.159     ; 7.233      ;
; -6.885 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.257     ; 7.127      ;
; -6.883 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.212     ; 7.170      ;
; -6.880 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.262     ; 7.117      ;
; -6.879 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.230     ; 7.148      ;
; -6.879 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.236     ; 7.142      ;
; -6.876 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.221     ; 7.154      ;
; -6.870 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.230     ; 7.139      ;
; -6.868 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.225     ; 7.142      ;
; -6.867 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.185     ; 7.181      ;
; -6.863 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.132     ; 7.230      ;
; -6.863 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.197     ; 7.165      ;
; -6.860 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.188     ; 7.171      ;
; -6.858 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.137     ; 7.220      ;
; -6.852 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.192     ; 7.159      ;
; -6.842 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.257     ; 7.084      ;
; -6.842 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.141     ; 7.200      ;
; -6.842 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.217     ; 7.124      ;
; -6.838 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.165     ; 7.172      ;
; -6.837 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.262     ; 7.074      ;
; -6.836 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.179     ; 7.156      ;
; -6.835 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.249     ; 7.085      ;
; -6.832 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.216     ; 7.115      ;
; -6.832 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.203     ; 7.128      ;
; -6.831 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.149     ; 7.181      ;
; -6.830 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.254     ; 7.075      ;
; -6.829 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.159     ; 7.169      ;
; -6.826 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.154     ; 7.171      ;
; -6.826 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.184     ; 7.141      ;
; -6.823 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.197     ; 7.125      ;
; -6.816 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.132     ; 7.183      ;
; -6.816 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.183     ; 7.132      ;
; -6.811 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.137     ; 7.173      ;
; -6.808 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[7]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.149     ; 7.158      ;
; -6.807 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.241     ; 7.065      ;
; -6.803 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.265     ; 7.037      ;
; -6.803 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[7]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.154     ; 7.148      ;
; -6.799 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.212     ; 7.086      ;
; -6.798 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.214     ; 7.083      ;
; -6.795 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.236     ; 7.058      ;
; -6.794 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.259     ; 7.034      ;
; -6.790 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[6]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.132     ; 7.157      ;
; -6.788 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.257     ; 7.030      ;
; -6.786 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[10] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.230     ; 7.055      ;
; -6.785 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[6]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.137     ; 7.147      ;
; -6.784 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.205     ; 7.078      ;
; -6.783 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.249     ; 7.033      ;
; -6.783 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.262     ; 7.020      ;
; -6.782 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.159     ; 7.122      ;
; -6.782 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.181     ; 7.100      ;
; -6.779 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.273     ; 7.005      ;
; -6.779 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.150     ; 7.128      ;
; -6.779 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.210     ; 7.068      ;
; -6.771 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.154     ; 7.116      ;
; -6.770 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.267     ; 7.002      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[0]'                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.490 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 5.463      ;
; -4.487 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 5.461      ;
; -4.476 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.038     ; 5.470      ;
; -4.446 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 5.420      ;
; -4.435 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 5.453      ;
; -4.427 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.456      ;
; -4.420 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 5.456      ;
; -4.405 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.021      ; 5.458      ;
; -4.404 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.028      ; 5.464      ;
; -4.404 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.018      ; 5.454      ;
; -4.403 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.020      ; 5.455      ;
; -4.392 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.092     ; 5.332      ;
; -4.389 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 5.330      ;
; -4.378 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 5.339      ;
; -4.376 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 5.349      ;
; -4.373 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 5.347      ;
; -4.371 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.060      ; 5.463      ;
; -4.370 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.061      ; 5.463      ;
; -4.362 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.038     ; 5.356      ;
; -4.356 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 5.370      ;
; -4.353 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.382      ;
; -4.349 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.018      ; 5.399      ;
; -4.348 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 5.289      ;
; -4.338 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.091      ; 5.461      ;
; -4.337 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.047     ; 5.322      ;
; -4.334 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.021      ; 5.387      ;
; -4.333 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.087      ; 5.452      ;
; -4.332 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 5.306      ;
; -4.330 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.033      ; 5.395      ;
; -4.329 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.036     ; 5.325      ;
; -4.322 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.029     ; 5.325      ;
; -4.321 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 5.339      ;
; -4.320 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.025      ; 5.377      ;
; -4.320 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.024      ; 5.376      ;
; -4.316 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 5.290      ;
; -4.314 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.343      ;
; -4.313 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.342      ;
; -4.308 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.031      ; 5.371      ;
; -4.307 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 5.327      ;
; -4.306 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 5.342      ;
; -4.306 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 5.333      ;
; -4.306 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 5.323      ;
; -4.305 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 5.324      ;
; -4.295 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 5.306      ;
; -4.292 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 5.304      ;
; -4.291 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.021      ; 5.344      ;
; -4.290 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.028      ; 5.350      ;
; -4.290 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.018      ; 5.340      ;
; -4.289 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.020      ; 5.341      ;
; -4.288 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.091      ; 5.411      ;
; -4.283 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.033      ; 5.348      ;
; -4.282 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.024      ; 5.338      ;
; -4.281 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 5.313      ;
; -4.279 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.024      ; 5.335      ;
; -4.273 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.027      ; 5.332      ;
; -4.272 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.038     ; 5.266      ;
; -4.272 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.028      ; 5.332      ;
; -4.272 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.092     ; 5.212      ;
; -4.269 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 5.210      ;
; -4.266 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.038     ; 5.260      ;
; -4.263 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.020      ; 5.315      ;
; -4.260 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.087      ; 5.379      ;
; -4.258 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 5.239      ;
; -4.258 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 5.219      ;
; -4.257 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.060      ; 5.349      ;
; -4.256 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.285      ;
; -4.256 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.061      ; 5.349      ;
; -4.255 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.036     ; 5.251      ;
; -4.251 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 5.287      ;
; -4.251 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 5.263      ;
; -4.251 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 5.268      ;
; -4.248 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[22] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 5.280      ;
; -4.242 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 5.256      ;
; -4.241 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.060      ; 5.333      ;
; -4.240 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.024      ; 5.296      ;
; -4.240 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.058      ; 5.330      ;
; -4.239 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 5.272      ;
; -4.239 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.268      ;
; -4.236 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 5.256      ;
; -4.235 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.018      ; 5.285      ;
; -4.235 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.054      ; 5.321      ;
; -4.232 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.021      ; 5.285      ;
; -4.232 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.035      ; 5.299      ;
; -4.232 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 5.264      ;
; -4.231 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.033      ; 5.296      ;
; -4.231 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 5.242      ;
; -4.230 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.018      ; 5.280      ;
; -4.229 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[17] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 5.261      ;
; -4.228 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.020      ; 5.280      ;
; -4.228 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 5.240      ;
; -4.228 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[4] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 5.169      ;
; -4.226 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.091      ; 5.349      ;
; -4.225 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.020      ; 5.277      ;
; -4.225 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.042      ; 5.299      ;
; -4.225 ; processor:m1ps|reg:IR|dataout[13]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 5.198      ;
; -4.224 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.091      ; 5.347      ;
; -4.222 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 5.246      ;
; -4.222 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 5.245      ;
; -4.222 ; processor:m1ps|reg:IR|dataout[13]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 5.196      ;
; -4.221 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 5.257      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; 1.343 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.500        ; 1.037      ; 0.367      ;
; 1.843 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 1.000        ; 1.037      ; 0.367      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.963 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.000        ; 1.037      ; 0.367      ;
; -0.463 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; -0.500       ; 1.037      ; 0.367      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[0]'                                                                                                                                                        ;
+-------+---------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.101 ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[30]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.416      ; 0.669      ;
; 0.101 ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[29]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.416      ; 0.669      ;
; 0.101 ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|reg:IR|dataout[31]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.416      ; 0.669      ;
; 0.229 ; processor:m1ps|UC:inst2|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.144      ; 0.525      ;
; 0.243 ; processor:m1ps|PC:inst13|DATA_OUT[31]       ; processor:m1ps|PC:inst13|DATA_OUT[31]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.250 ; processor:m1ps|UC:inst2|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.206      ; 0.608      ;
; 0.291 ; processor:m1ps|UC:inst2|current_state.FETCH ; processor:m1ps|UC:inst2|IR_Ld                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.443      ;
; 0.319 ; processor:m1ps|UC:inst2|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.206      ; 0.677      ;
; 0.337 ; processor:m1ps|UC:inst2|IR_Ld               ; processor:m1ps|UC:inst2|current_state.EX             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.489      ;
; 0.355 ; processor:m1ps|PC:inst13|DATA_OUT[16]       ; processor:m1ps|PC:inst13|DATA_OUT[16]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; processor:m1ps|PC:inst13|DATA_OUT[1]        ; processor:m1ps|PC:inst13|DATA_OUT[1]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; processor:m1ps|PC:inst13|DATA_OUT[17]       ; processor:m1ps|PC:inst13|DATA_OUT[17]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[2]        ; processor:m1ps|PC:inst13|DATA_OUT[2]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[9]        ; processor:m1ps|PC:inst13|DATA_OUT[9]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[11]       ; processor:m1ps|PC:inst13|DATA_OUT[11]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[18]       ; processor:m1ps|PC:inst13|DATA_OUT[18]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[25]       ; processor:m1ps|PC:inst13|DATA_OUT[25]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[27]       ; processor:m1ps|PC:inst13|DATA_OUT[27]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|UC:inst2|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.202      ; 0.714      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[4]        ; processor:m1ps|PC:inst13|DATA_OUT[4]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[7]        ; processor:m1ps|PC:inst13|DATA_OUT[7]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[13]       ; processor:m1ps|PC:inst13|DATA_OUT[13]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[14]       ; processor:m1ps|PC:inst13|DATA_OUT[14]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[15]       ; processor:m1ps|PC:inst13|DATA_OUT[15]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[20]       ; processor:m1ps|PC:inst13|DATA_OUT[20]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[23]       ; processor:m1ps|PC:inst13|DATA_OUT[23]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[29]       ; processor:m1ps|PC:inst13|DATA_OUT[29]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[30]       ; processor:m1ps|PC:inst13|DATA_OUT[30]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[3]        ; processor:m1ps|PC:inst13|DATA_OUT[3]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[8]        ; processor:m1ps|PC:inst13|DATA_OUT[8]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[10]       ; processor:m1ps|PC:inst13|DATA_OUT[10]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[19]       ; processor:m1ps|PC:inst13|DATA_OUT[19]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[24]       ; processor:m1ps|PC:inst13|DATA_OUT[24]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[26]       ; processor:m1ps|PC:inst13|DATA_OUT[26]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[5]        ; processor:m1ps|PC:inst13|DATA_OUT[5]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[6]        ; processor:m1ps|PC:inst13|DATA_OUT[6]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[12]       ; processor:m1ps|PC:inst13|DATA_OUT[12]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[21]       ; processor:m1ps|PC:inst13|DATA_OUT[21]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[22]       ; processor:m1ps|PC:inst13|DATA_OUT[22]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[28]       ; processor:m1ps|PC:inst13|DATA_OUT[28]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.398 ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|current_state.FETCH          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.550      ;
; 0.402 ; processor:m1ps|UC:inst2|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[21] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.186      ; 0.740      ;
; 0.420 ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|PC_Ld_En                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.572      ;
; 0.420 ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|Reg_Wr                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.572      ;
; 0.425 ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|DM_Wr                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.577      ;
; 0.425 ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|IO_2_Reg                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.577      ;
; 0.429 ; processor:m1ps|UC:inst2|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.202      ; 0.783      ;
; 0.449 ; processor:m1ps|PC:inst13|DATA_OUT[0]        ; processor:m1ps|PC:inst13|DATA_OUT[0]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.601      ;
; 0.488 ; processor:m1ps|UC:inst2|current_state.EX    ; processor:m1ps|UC:inst2|Reg_2_IO                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.565      ; 1.205      ;
; 0.491 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[23]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.649      ;
; 0.491 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[16]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.649      ;
; 0.491 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[26]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.649      ;
; 0.493 ; processor:m1ps|PC:inst13|DATA_OUT[16]       ; processor:m1ps|PC:inst13|DATA_OUT[17]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[21]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.654      ;
; 0.496 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[22]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.654      ;
; 0.497 ; processor:m1ps|PC:inst13|DATA_OUT[1]        ; processor:m1ps|PC:inst13|DATA_OUT[2]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; processor:m1ps|PC:inst13|DATA_OUT[17]       ; processor:m1ps|PC:inst13|DATA_OUT[18]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[2]        ; processor:m1ps|PC:inst13|DATA_OUT[3]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[9]        ; processor:m1ps|PC:inst13|DATA_OUT[10]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[18]       ; processor:m1ps|PC:inst13|DATA_OUT[19]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[25]       ; processor:m1ps|PC:inst13|DATA_OUT[26]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[11]       ; processor:m1ps|PC:inst13|DATA_OUT[12]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[27]       ; processor:m1ps|PC:inst13|DATA_OUT[28]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[11]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.656      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[30]       ; processor:m1ps|PC:inst13|DATA_OUT[31]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[13]       ; processor:m1ps|PC:inst13|DATA_OUT[14]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[14]       ; processor:m1ps|PC:inst13|DATA_OUT[15]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[29]       ; processor:m1ps|PC:inst13|DATA_OUT[30]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[4]        ; processor:m1ps|PC:inst13|DATA_OUT[5]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[20]       ; processor:m1ps|PC:inst13|DATA_OUT[21]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[19]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.657      ;
; 0.499 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[12]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.657      ;
; 0.500 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[13]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.658      ;
; 0.501 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[0]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.659      ;
; 0.501 ; processor:m1ps|Memory:I-Memory|Add[1]       ; processor:m1ps|reg:IR|dataout[2]                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.659      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[8]        ; processor:m1ps|PC:inst13|DATA_OUT[9]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[10]       ; processor:m1ps|PC:inst13|DATA_OUT[11]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[24]       ; processor:m1ps|PC:inst13|DATA_OUT[25]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[26]       ; processor:m1ps|PC:inst13|DATA_OUT[27]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[3]        ; processor:m1ps|PC:inst13|DATA_OUT[4]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[19]       ; processor:m1ps|PC:inst13|DATA_OUT[20]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[6]        ; processor:m1ps|PC:inst13|DATA_OUT[7]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[12]       ; processor:m1ps|PC:inst13|DATA_OUT[13]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[22]       ; processor:m1ps|PC:inst13|DATA_OUT[23]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[28]       ; processor:m1ps|PC:inst13|DATA_OUT[29]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[5]        ; processor:m1ps|PC:inst13|DATA_OUT[6]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[21]       ; processor:m1ps|PC:inst13|DATA_OUT[22]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|Memory:I-Memory|Add[2]       ; processor:m1ps|reg:IR|dataout[17]                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 0.670      ;
; 0.528 ; processor:m1ps|PC:inst13|DATA_OUT[16]       ; processor:m1ps|PC:inst13|DATA_OUT[18]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; processor:m1ps|PC:inst13|DATA_OUT[1]        ; processor:m1ps|PC:inst13|DATA_OUT[3]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; processor:m1ps|PC:inst13|DATA_OUT[17]       ; processor:m1ps|PC:inst13|DATA_OUT[19]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[9]        ; processor:m1ps|PC:inst13|DATA_OUT[11]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[25]       ; processor:m1ps|PC:inst13|DATA_OUT[27]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[2]        ; processor:m1ps|PC:inst13|DATA_OUT[4]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[18]       ; processor:m1ps|PC:inst13|DATA_OUT[20]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[11]       ; processor:m1ps|PC:inst13|DATA_OUT[13]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[27]       ; processor:m1ps|PC:inst13|DATA_OUT[29]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; processor:m1ps|PC:inst13|DATA_OUT[29]       ; processor:m1ps|PC:inst13|DATA_OUT[31]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; processor:m1ps|PC:inst13|DATA_OUT[13]       ; processor:m1ps|PC:inst13|DATA_OUT[15]                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; processor:m1ps|PC:inst13|DATA_OUT[4]        ; processor:m1ps|PC:inst13|DATA_OUT[6]                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.686      ;
+-------+---------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[3]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[3]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                     ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_HS|q[0]                        ; VGA_HS~reg0                                                                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[1]                         ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[1]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[2]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.397      ;
; 0.262 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.414      ;
; 0.320 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 0.471      ;
; 0.323 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_VS|q[0]                        ; VGA_VS~reg0                                                                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[1]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[1]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.479      ;
; 0.331 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.483      ;
; 0.335 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.488      ;
; 0.338 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.490      ;
; 0.344 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.496      ;
; 0.356 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.508      ;
; 0.360 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.523      ;
; 0.378 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.531      ;
; 0.395 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.547      ;
; 0.405 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.557      ;
; 0.406 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.558      ;
; 0.407 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.559      ;
; 0.408 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[3]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[3]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.560      ;
; 0.411 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[3]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.563      ;
; 0.416 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|data_rtl_0_bypass[29]      ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[8]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|data_rtl_0_bypass[29]      ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[9]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.569      ;
; 0.427 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 0.578      ;
; 0.433 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.002      ; 0.587      ;
; 0.434 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[1]                         ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_X|q[1]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.586      ;
; 0.435 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 0.588      ;
; 0.438 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.590      ;
; 0.443 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 0.596      ;
; 0.447 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.599      ;
; 0.465 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 0.622      ;
; 0.466 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 0.623      ;
; 0.472 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.624      ;
; 0.472 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.625      ;
; 0.489 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 0.646      ;
; 0.494 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.646      ;
; 0.499 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0]                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 0.653      ;
; 0.504 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg11 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.071      ; 0.713      ;
; 0.505 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg10 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.071      ; 0.714      ;
; 0.506 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg8  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.071      ; 0.717      ;
; 0.509 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|data_rtl_0_bypass[26]      ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[5]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 0.662      ;
; 0.511 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.663      ;
; 0.516 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_we_reg        ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.072      ; 0.726      ;
; 0.517 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 0.670      ;
; 0.517 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.670      ;
; 0.531 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~portb_address_reg9  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.071      ; 0.740      ;
; 0.533 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 0.690      ;
; 0.534 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[9]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.002      ; 0.688      ;
; 0.540 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 0.695      ;
; 0.546 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 0.703      ;
; 0.546 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.698      ;
; 0.550 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[3]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 0.711      ;
; 0.554 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.708      ;
; 0.558 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.005      ; 0.717      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY[*]    ; KEY[0]                      ; 2.518 ; 2.518 ; Fall       ; KEY[0]                      ;
;  KEY[3]   ; KEY[0]                      ; 2.518 ; 2.518 ; Fall       ; KEY[0]                      ;
; SW[*]     ; KEY[0]                      ; 1.228 ; 1.228 ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 1.023 ; 1.023 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; 1.228 ; 1.228 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 0.815 ; 0.815 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 0.949 ; 0.949 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; 0.919 ; 0.919 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 0.762 ; 0.762 ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 0.966 ; 0.966 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; 1.063 ; 1.063 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 0.647 ; 0.647 ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.018 ; 3.018 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.018 ; 3.018 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.728 ; 3.728 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 1.716 ; 1.716 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.408 ; 2.408 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.728 ; 3.728 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.045 ; 3.045 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.099 ; 3.099 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.721 ; 2.721 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.194 ; 3.194 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.181 ; 3.181 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.055 ; 3.055 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.508 ; 2.508 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; KEY[0]                      ; -2.398 ; -2.398 ; Fall       ; KEY[0]                      ;
;  KEY[3]   ; KEY[0]                      ; -2.398 ; -2.398 ; Fall       ; KEY[0]                      ;
; SW[*]     ; KEY[0]                      ; 0.158  ; 0.158  ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; -0.058 ; -0.058 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; -0.570 ; -0.570 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; -0.048 ; -0.048 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; -0.232 ; -0.232 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; -0.157 ; -0.157 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 0.158  ; 0.158  ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; -0.266 ; -0.266 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; -0.066 ; -0.066 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 0.009  ; 0.009  ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.630 ; -2.630 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.630 ; -2.630 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.102  ; 0.102  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.102  ; 0.102  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.937 ; -0.937 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.394 ; -1.394 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.601 ; -0.601 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.880 ; -0.880 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.142 ; -1.142 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.671 ; -0.671 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.981 ; -0.981 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.033 ; -1.033 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.695 ; -0.695 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 7.376 ; 7.376 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 7.246 ; 7.246 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 7.220 ; 7.220 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 7.209 ; 7.209 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 7.224 ; 7.224 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 7.244 ; 7.244 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 7.376 ; 7.376 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 7.256 ; 7.256 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 7.281 ; 7.281 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 7.256 ; 7.256 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 7.245 ; 7.245 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 7.239 ; 7.239 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 7.281 ; 7.281 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 7.134 ; 7.134 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 7.121 ; 7.121 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 7.206 ; 7.206 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 8.378 ; 8.378 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 8.132 ; 8.132 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 8.176 ; 8.176 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 8.378 ; 8.378 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 7.450 ; 7.450 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 7.781 ; 7.781 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 7.918 ; 7.918 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 8.030 ; 8.030 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.083 ; 4.083 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.968 ; 3.968 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.083 ; 4.083 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.099 ; 4.099 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.089 ; 4.089 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 5.529 ; 5.529 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 5.567 ; 5.567 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 5.543 ; 5.543 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 5.529 ; 5.529 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 5.543 ; 5.543 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 5.570 ; 5.570 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 5.691 ; 5.691 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 5.577 ; 5.577 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 5.042 ; 5.042 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 5.176 ; 5.176 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 5.159 ; 5.159 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 5.143 ; 5.143 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 5.191 ; 5.191 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 5.045 ; 5.045 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 5.042 ; 5.042 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 5.129 ; 5.129 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 4.898 ; 4.898 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 5.570 ; 5.570 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 5.621 ; 5.621 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 5.826 ; 5.826 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 4.898 ; 4.898 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 5.218 ; 5.218 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 5.359 ; 5.359 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 5.476 ; 5.476 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.968 ; 3.968 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.968 ; 3.968 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.083 ; 4.083 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.099 ; 4.099 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.089 ; 4.089 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+------------------------------+------------+--------+----------+---------+---------------------+
; Clock                        ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack             ; -20.850    ; -1.864 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50                    ; 1.343      ; -1.864 ; N/A      ; N/A     ; -1.631              ;
;  KEY[0]                      ; -13.266    ; -0.049 ; N/A      ; N/A     ; -2.064              ;
;  freqdiv:CLOCKDIVISOR|tmpclk ; -20.850    ; 0.215  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS              ; -14764.015 ; -2.011 ; 0.0      ; 0.0     ; -3585.928           ;
;  CLOCK_50                    ; 0.000      ; -1.864 ; N/A      ; N/A     ; -2.853              ;
;  KEY[0]                      ; -4577.246  ; -0.147 ; N/A      ; N/A     ; -820.181            ;
;  freqdiv:CLOCKDIVISOR|tmpclk ; -10186.769 ; 0.000  ; N/A      ; N/A     ; -2762.894           ;
+------------------------------+------------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; KEY[0]                      ; 4.490  ; 4.490  ; Fall       ; KEY[0]                      ;
;  KEY[3]   ; KEY[0]                      ; 4.490  ; 4.490  ; Fall       ; KEY[0]                      ;
; SW[*]     ; KEY[0]                      ; 3.428  ; 3.428  ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 3.070  ; 3.070  ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; 3.428  ; 3.428  ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 2.658  ; 2.658  ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 2.826  ; 2.826  ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; 2.488  ; 2.488  ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 2.141  ; 2.141  ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 2.906  ; 2.906  ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; 3.207  ; 3.207  ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 2.148  ; 2.148  ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 6.416  ; 6.416  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; 6.416  ; 6.416  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 11.195 ; 11.195 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 5.278  ; 5.278  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.807  ; 7.807  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 11.195 ; 11.195 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.541  ; 9.541  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.479  ; 9.479  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 8.110  ; 8.110  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.895  ; 9.895  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.833  ; 9.833  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.591  ; 9.591  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 8.009  ; 8.009  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; KEY[0]                      ; -2.398 ; -2.398 ; Fall       ; KEY[0]                      ;
;  KEY[3]   ; KEY[0]                      ; -2.398 ; -2.398 ; Fall       ; KEY[0]                      ;
; SW[*]     ; KEY[0]                      ; 0.158  ; 0.158  ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; -0.058 ; -0.058 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; -0.570 ; -0.570 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; -0.048 ; -0.048 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; -0.232 ; -0.232 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; -0.157 ; -0.157 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 0.158  ; 0.158  ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; -0.266 ; -0.266 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; -0.066 ; -0.066 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 0.009  ; 0.009  ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.630 ; -2.630 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.630 ; -2.630 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.102  ; 0.102  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.102  ; 0.102  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.937 ; -0.937 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.394 ; -1.394 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.601 ; -0.601 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.880 ; -0.880 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.142 ; -1.142 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.671 ; -0.671 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.981 ; -0.981 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.033 ; -1.033 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.695 ; -0.695 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 16.813 ; 16.813 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 16.475 ; 16.475 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 16.460 ; 16.460 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 16.435 ; 16.435 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 16.453 ; 16.453 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 16.481 ; 16.481 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 16.813 ; 16.813 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 16.486 ; 16.486 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 16.604 ; 16.604 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 16.547 ; 16.547 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 16.565 ; 16.565 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 16.490 ; 16.490 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 16.604 ; 16.604 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 16.204 ; 16.204 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 16.188 ; 16.188 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 16.461 ; 16.461 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 18.983 ; 18.983 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 18.809 ; 18.809 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 18.861 ; 18.861 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 18.983 ; 18.983 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 16.985 ; 16.985 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 17.862 ; 17.862 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 18.311 ; 18.311 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 18.660 ; 18.660 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.902  ; 7.902  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.605  ; 7.605  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.902  ; 7.902  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.933  ; 7.933  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.932  ; 7.932  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 5.529 ; 5.529 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 5.567 ; 5.567 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 5.543 ; 5.543 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 5.529 ; 5.529 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 5.543 ; 5.543 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 5.570 ; 5.570 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 5.691 ; 5.691 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 5.577 ; 5.577 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 5.042 ; 5.042 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 5.176 ; 5.176 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 5.159 ; 5.159 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 5.143 ; 5.143 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 5.191 ; 5.191 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 5.045 ; 5.045 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 5.042 ; 5.042 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 5.129 ; 5.129 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 4.898 ; 4.898 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 5.570 ; 5.570 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 5.621 ; 5.621 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 5.826 ; 5.826 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 4.898 ; 4.898 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 5.218 ; 5.218 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 5.359 ; 5.359 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 5.476 ; 5.476 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.968 ; 3.968 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.968 ; 3.968 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.083 ; 4.083 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.099 ; 4.099 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.089 ; 4.089 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50                    ; 0        ; 0        ; 1        ; 1        ;
; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 155907   ; 0        ; 0        ; 0        ;
; KEY[0]                      ; freqdiv:CLOCKDIVISOR|tmpclk ; 668      ; 4426082  ; 0        ; 0        ;
; KEY[0]                      ; KEY[0]                      ; 528      ; 206      ; 4        ; 1656715  ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50                    ; 0        ; 0        ; 1        ; 1        ;
; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 155907   ; 0        ; 0        ; 0        ;
; KEY[0]                      ; freqdiv:CLOCKDIVISOR|tmpclk ; 668      ; 4426082  ; 0        ; 0        ;
; KEY[0]                      ; KEY[0]                      ; 528      ; 206      ; 4        ; 1656715  ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 1366  ; 1366 ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 676   ; 676  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun  6 11:34:08 2017
Info: Command: quartus_sta lab11 -c lab11
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name freqdiv:CLOCKDIVISOR|tmpclk freqdiv:CLOCKDIVISOR|tmpclk
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.850
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.850    -10186.769 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):   -13.266     -4577.246 KEY[0] 
    Info (332119):     2.116         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.864        -1.864 CLOCK_50 
    Info (332119):    -0.049        -0.147 KEY[0] 
    Info (332119):     0.445         0.000 freqdiv:CLOCKDIVISOR|tmpclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2762.894 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):    -2.064      -820.181 KEY[0] 
    Info (332119):    -1.631        -2.853 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.279
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.279     -3322.910 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):    -4.490     -1481.037 KEY[0] 
    Info (332119):     1.343         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.963        -0.963 CLOCK_50 
    Info (332119):     0.101         0.000 KEY[0] 
    Info (332119):     0.215         0.000 freqdiv:CLOCKDIVISOR|tmpclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -717.222 KEY[0] 
    Info (332119):    -1.627     -2201.904 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):    -1.380        -2.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Tue Jun  6 11:34:10 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


