
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'ntt_flat.v10': elapsed time 9.35 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp" (CRD-1)
ntt_flat.v10
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp" (CRD-1)
# Info: Branching solution 'ntt_flat.v10' at state 'new' (PRJ-2)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'ntt_flat.v10' (SOL-8)
go libraries
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp /home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 8.72 seconds, memory usage 1642352kB, peak memory usage 1642352kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp /home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp (CIN-69)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp" (CRD-979)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: ambiguous "?" operation: second operand of type "DATA_TYPE_SIGNED" can be converted to third operand type "ac_int<33, true>", and vice versa (CRD-979)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp /home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 7.29 seconds, memory usage 1642352kB, peak memory usage 1642352kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go compile
# Error: go analyze: Failed analyze
# Warning: last line of file ends without a newline (CRD-1)
# Error: go analyze: Failed analyze
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
Moving session transcript to file "/home/jd4691/research/NTT_CPU/ntt_flat/catapult.log"
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go compile
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
solution file add ./src/utils.cpp
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution file add ./src/ntt.cpp
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.07 seconds, memory usage 1314776kB, peak memory usage 1314776kB (SOL-9)
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp /home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp (CIN-69)
go compile
c++11

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 70, Real ops = 35, Vars = 26 (SOL-21)
# Info: Completed transformation 'compile' on solution 'ntt_flat.v10': elapsed time 4.08 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
Inlining routine 'modulo_add' (CIN-14)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/ntt_flat/Catapult/ntt_flat.v10/CDesignChecker/design_checker.sh'
Design 'ntt_flat' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/ntt_flat/core/INNER_LOOP' iterated at most 2048 times. (LOOP-2)
Loop '/ntt_flat/core/STAGE_LOOP' iterated at most 12 times. (LOOP-2)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'ntt_flat.v10' (SOL-8)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Synthesizing routine 'ntt_flat' (CIN-13)
Found top design routine 'ntt_flat' specified by directive (CIN-52)
Inlining routine 'operator<=<20, false>' (CIN-14)
Inlining routine 'ntt_flat' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Optimizing block '/ntt_flat' ... (CIN-4)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 70, Real ops = 35, Vars = 26 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'ntt_flat.v10': elapsed time 0.41 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
# Info: Starting transformation 'libraries' on solution 'ntt_flat.v10' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 70, Real ops = 35, Vars = 26 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'ntt_flat.v10': elapsed time 0.10 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'ntt_flat.v10' (SOL-8)
go allocate

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 80, Real ops = 35, Vars = 31 (SOL-21)
# Info: Completed transformation 'loops' on solution 'ntt_flat.v10': elapsed time 0.03 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
Loop '/ntt_flat/core/INNER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'ntt_flat.v10' (SOL-8)
Loop '/ntt_flat/core/main' is left rolled. (LOOP-4)
Loop '/ntt_flat/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 1866, Real ops = 35, Vars = 285 (SOL-21)
# Info: Completed transformation 'memories' on solution 'ntt_flat.v10': elapsed time 2.70 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
Memory Resource '/ntt_flat/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/ntt_flat/vec:rsc' split into 128 x 1 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'ntt_flat.v10' (SOL-8)
Memory Resource '/ntt_flat/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(11)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(10)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(13)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(12)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(9)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(8)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(19)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(18)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(21)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(20)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(15)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(14)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(17)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(16)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(27)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(26)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(29)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(28)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(23)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(22)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(25)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(24)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(35)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(34)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(37)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(36)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(31)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(30)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(33)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(32)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(43)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(42)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(45)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(44)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(39)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(38)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(41)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(40)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(51)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(50)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(53)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(52)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(47)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(46)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(49)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(48)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(59)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(58)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(61)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(60)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(55)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(54)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(57)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(56)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(67)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(66)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(69)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(68)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(63)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(62)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(65)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(64)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(75)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(74)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(77)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(76)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(71)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(70)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(73)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(72)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(83)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(82)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(85)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(84)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(79)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(78)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(81)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(80)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(91)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(90)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(93)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(92)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(87)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(86)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(89)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(88)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(99)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(98)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(101)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(100)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(95)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(94)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(97)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(96)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(107)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(106)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(109)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(108)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(103)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(102)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(105)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(104)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(115)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(114)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(117)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(116)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(111)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(110)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(113)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(112)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(123)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(122)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(125)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(124)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(119)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(118)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(121)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(120)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 4096 x 32). (MEM-4)
Memory Resource '/ntt_flat/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 4096 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(127)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc(126)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
I/O-Port Resource '/ntt_flat/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/ntt_flat/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 1866, Real ops = 35, Vars = 285 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'ntt_flat.v10': elapsed time 0.33 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'ntt_flat.v10' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 4448, Real ops = 548, Vars = 551 (SOL-21)
# Info: Completed transformation 'architect' on solution 'ntt_flat.v10': elapsed time 10.86 seconds, memory usage 1970152kB, peak memory usage 1970152kB (SOL-9)
Design 'ntt_flat' contains '548' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'ntt_flat.v10' (SOL-8)
