Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5254e012488b42d5b3c3fd02f3950d4b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_integer_multiplier_tb_behav xil_defaultlib.unsigned_integer_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'A' [C:/Users/Phat Le/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/unsigned_integer_multiplier.v:30]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'A' [C:/Users/Phat Le/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/unsigned_integer_multiplier.v:31]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'A' [C:/Users/Phat Le/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/unsigned_integer_multiplier.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'A' [C:/Users/Phat Le/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/unsigned_integer_multiplier.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
