# Power-Efficient-32-bit-ALU-Design-using-Clock-Gating-in-Verilog