// Seed: 230327720
`timescale 1ps / 1ps
module module_0;
  reg id_1;
  reg id_2;
  reg id_3;
  reg id_4;
  type_14(
      id_1, id_3, 1
  );
  logic id_5 = 1;
  initial begin
    id_2 <= 1;
    id_4 <= id_3;
  end
  logic id_6;
  assign id_1 = id_0;
  logic id_7;
  logic id_8, id_9;
  always @(posedge !id_3 or posedge 1) id_2 <= 1;
endmodule
