NAME : DIYA OMPRAKASH GONDANE REG NO. : 20194177
GROUP :A2
OBJECTIVE : Design and Implement 4-bit Increment and Decrement using 4-bit
binary adder 7483 IC.
SIMULATION ENVIRONMENT USED : PROTEUS SOFTWARE
COMPONENTS USED : 7483 IC, XOR gates, LOGIC TOGGLES, LOGIC PROBES.
RESULTS :
Snapshots of Circuits: