// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_mhsa_kernel_mhsa_Pipeline_Q_LOAD (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_udiv,
        out_q_rope_address0,
        out_q_rope_ce0,
        out_q_rope_q0,
        out_q_rope_1_address0,
        out_q_rope_1_ce0,
        out_q_rope_1_q0,
        out_q_rope_2_address0,
        out_q_rope_2_ce0,
        out_q_rope_2_q0,
        out_q_rope_3_address0,
        out_q_rope_3_ce0,
        out_q_rope_3_q0,
        out_q_rope_4_address0,
        out_q_rope_4_ce0,
        out_q_rope_4_q0,
        out_q_rope_5_address0,
        out_q_rope_5_ce0,
        out_q_rope_5_q0,
        out_q_rope_6_address0,
        out_q_rope_6_ce0,
        out_q_rope_6_q0,
        out_q_rope_7_address0,
        out_q_rope_7_ce0,
        out_q_rope_7_q0,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld,
        p_out20,
        p_out20_ap_vld,
        p_out21,
        p_out21_ap_vld,
        p_out22,
        p_out22_ap_vld,
        p_out23,
        p_out23_ap_vld,
        p_out24,
        p_out24_ap_vld,
        p_out25,
        p_out25_ap_vld,
        p_out26,
        p_out26_ap_vld,
        p_out27,
        p_out27_ap_vld,
        p_out28,
        p_out28_ap_vld,
        p_out29,
        p_out29_ap_vld,
        p_out30,
        p_out30_ap_vld,
        p_out31,
        p_out31_ap_vld,
        p_out32,
        p_out32_ap_vld,
        p_out33,
        p_out33_ap_vld,
        p_out34,
        p_out34_ap_vld,
        p_out35,
        p_out35_ap_vld,
        p_out36,
        p_out36_ap_vld,
        p_out37,
        p_out37_ap_vld,
        p_out38,
        p_out38_ap_vld,
        p_out39,
        p_out39_ap_vld,
        p_out40,
        p_out40_ap_vld,
        p_out41,
        p_out41_ap_vld,
        p_out42,
        p_out42_ap_vld,
        p_out43,
        p_out43_ap_vld,
        p_out44,
        p_out44_ap_vld,
        p_out45,
        p_out45_ap_vld,
        p_out46,
        p_out46_ap_vld,
        p_out47,
        p_out47_ap_vld,
        p_out48,
        p_out48_ap_vld,
        p_out49,
        p_out49_ap_vld,
        p_out50,
        p_out50_ap_vld,
        p_out51,
        p_out51_ap_vld,
        p_out52,
        p_out52_ap_vld,
        p_out53,
        p_out53_ap_vld,
        p_out54,
        p_out54_ap_vld,
        p_out55,
        p_out55_ap_vld,
        p_out56,
        p_out56_ap_vld,
        p_out57,
        p_out57_ap_vld,
        p_out58,
        p_out58_ap_vld,
        p_out59,
        p_out59_ap_vld,
        p_out60,
        p_out60_ap_vld,
        p_out61,
        p_out61_ap_vld,
        p_out62,
        p_out62_ap_vld,
        p_out63,
        p_out63_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] p_udiv;
output  [6:0] out_q_rope_address0;
output   out_q_rope_ce0;
input  [31:0] out_q_rope_q0;
output  [6:0] out_q_rope_1_address0;
output   out_q_rope_1_ce0;
input  [31:0] out_q_rope_1_q0;
output  [6:0] out_q_rope_2_address0;
output   out_q_rope_2_ce0;
input  [31:0] out_q_rope_2_q0;
output  [6:0] out_q_rope_3_address0;
output   out_q_rope_3_ce0;
input  [31:0] out_q_rope_3_q0;
output  [6:0] out_q_rope_4_address0;
output   out_q_rope_4_ce0;
input  [31:0] out_q_rope_4_q0;
output  [6:0] out_q_rope_5_address0;
output   out_q_rope_5_ce0;
input  [31:0] out_q_rope_5_q0;
output  [6:0] out_q_rope_6_address0;
output   out_q_rope_6_ce0;
input  [31:0] out_q_rope_6_q0;
output  [6:0] out_q_rope_7_address0;
output   out_q_rope_7_ce0;
input  [31:0] out_q_rope_7_q0;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] p_out1;
output   p_out1_ap_vld;
output  [31:0] p_out2;
output   p_out2_ap_vld;
output  [31:0] p_out3;
output   p_out3_ap_vld;
output  [31:0] p_out4;
output   p_out4_ap_vld;
output  [31:0] p_out5;
output   p_out5_ap_vld;
output  [31:0] p_out6;
output   p_out6_ap_vld;
output  [31:0] p_out7;
output   p_out7_ap_vld;
output  [31:0] p_out8;
output   p_out8_ap_vld;
output  [31:0] p_out9;
output   p_out9_ap_vld;
output  [31:0] p_out10;
output   p_out10_ap_vld;
output  [31:0] p_out11;
output   p_out11_ap_vld;
output  [31:0] p_out12;
output   p_out12_ap_vld;
output  [31:0] p_out13;
output   p_out13_ap_vld;
output  [31:0] p_out14;
output   p_out14_ap_vld;
output  [31:0] p_out15;
output   p_out15_ap_vld;
output  [31:0] p_out16;
output   p_out16_ap_vld;
output  [31:0] p_out17;
output   p_out17_ap_vld;
output  [31:0] p_out18;
output   p_out18_ap_vld;
output  [31:0] p_out19;
output   p_out19_ap_vld;
output  [31:0] p_out20;
output   p_out20_ap_vld;
output  [31:0] p_out21;
output   p_out21_ap_vld;
output  [31:0] p_out22;
output   p_out22_ap_vld;
output  [31:0] p_out23;
output   p_out23_ap_vld;
output  [31:0] p_out24;
output   p_out24_ap_vld;
output  [31:0] p_out25;
output   p_out25_ap_vld;
output  [31:0] p_out26;
output   p_out26_ap_vld;
output  [31:0] p_out27;
output   p_out27_ap_vld;
output  [31:0] p_out28;
output   p_out28_ap_vld;
output  [31:0] p_out29;
output   p_out29_ap_vld;
output  [31:0] p_out30;
output   p_out30_ap_vld;
output  [31:0] p_out31;
output   p_out31_ap_vld;
output  [31:0] p_out32;
output   p_out32_ap_vld;
output  [31:0] p_out33;
output   p_out33_ap_vld;
output  [31:0] p_out34;
output   p_out34_ap_vld;
output  [31:0] p_out35;
output   p_out35_ap_vld;
output  [31:0] p_out36;
output   p_out36_ap_vld;
output  [31:0] p_out37;
output   p_out37_ap_vld;
output  [31:0] p_out38;
output   p_out38_ap_vld;
output  [31:0] p_out39;
output   p_out39_ap_vld;
output  [31:0] p_out40;
output   p_out40_ap_vld;
output  [31:0] p_out41;
output   p_out41_ap_vld;
output  [31:0] p_out42;
output   p_out42_ap_vld;
output  [31:0] p_out43;
output   p_out43_ap_vld;
output  [31:0] p_out44;
output   p_out44_ap_vld;
output  [31:0] p_out45;
output   p_out45_ap_vld;
output  [31:0] p_out46;
output   p_out46_ap_vld;
output  [31:0] p_out47;
output   p_out47_ap_vld;
output  [31:0] p_out48;
output   p_out48_ap_vld;
output  [31:0] p_out49;
output   p_out49_ap_vld;
output  [31:0] p_out50;
output   p_out50_ap_vld;
output  [31:0] p_out51;
output   p_out51_ap_vld;
output  [31:0] p_out52;
output   p_out52_ap_vld;
output  [31:0] p_out53;
output   p_out53_ap_vld;
output  [31:0] p_out54;
output   p_out54_ap_vld;
output  [31:0] p_out55;
output   p_out55_ap_vld;
output  [31:0] p_out56;
output   p_out56_ap_vld;
output  [31:0] p_out57;
output   p_out57_ap_vld;
output  [31:0] p_out58;
output   p_out58_ap_vld;
output  [31:0] p_out59;
output   p_out59_ap_vld;
output  [31:0] p_out60;
output   p_out60_ap_vld;
output  [31:0] p_out61;
output   p_out61_ap_vld;
output  [31:0] p_out62;
output   p_out62_ap_vld;
output  [31:0] p_out63;
output   p_out63_ap_vld;

reg ap_idle;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;
reg p_out20_ap_vld;
reg p_out21_ap_vld;
reg p_out22_ap_vld;
reg p_out23_ap_vld;
reg p_out24_ap_vld;
reg p_out25_ap_vld;
reg p_out26_ap_vld;
reg p_out27_ap_vld;
reg p_out28_ap_vld;
reg p_out29_ap_vld;
reg p_out30_ap_vld;
reg p_out31_ap_vld;
reg p_out32_ap_vld;
reg p_out33_ap_vld;
reg p_out34_ap_vld;
reg p_out35_ap_vld;
reg p_out36_ap_vld;
reg p_out37_ap_vld;
reg p_out38_ap_vld;
reg p_out39_ap_vld;
reg p_out40_ap_vld;
reg p_out41_ap_vld;
reg p_out42_ap_vld;
reg p_out43_ap_vld;
reg p_out44_ap_vld;
reg p_out45_ap_vld;
reg p_out46_ap_vld;
reg p_out47_ap_vld;
reg p_out48_ap_vld;
reg p_out49_ap_vld;
reg p_out50_ap_vld;
reg p_out51_ap_vld;
reg p_out52_ap_vld;
reg p_out53_ap_vld;
reg p_out54_ap_vld;
reg p_out55_ap_vld;
reg p_out56_ap_vld;
reg p_out57_ap_vld;
reg p_out58_ap_vld;
reg p_out59_ap_vld;
reg p_out60_ap_vld;
reg p_out61_ap_vld;
reg p_out62_ap_vld;
reg p_out63_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln115_fu_1158_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] trunc_ln115_fu_1164_p1;
reg   [5:0] trunc_ln115_reg_2380;
wire    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln115_1_fu_1168_p1;
reg   [2:0] trunc_ln115_1_reg_2384;
wire   [63:0] zext_ln117_fu_1192_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_326;
wire   [6:0] add_ln115_fu_1152_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_1;
reg   [31:0] empty_fu_330;
wire   [31:0] q_head_local_fu_1371_p19;
reg   [31:0] empty_172_fu_334;
reg   [31:0] empty_173_fu_338;
reg   [31:0] empty_174_fu_342;
reg   [31:0] empty_175_fu_346;
reg   [31:0] empty_176_fu_350;
reg   [31:0] empty_177_fu_354;
reg   [31:0] empty_178_fu_358;
reg   [31:0] empty_179_fu_362;
reg   [31:0] empty_180_fu_366;
reg   [31:0] empty_181_fu_370;
reg   [31:0] empty_182_fu_374;
reg   [31:0] empty_183_fu_378;
reg   [31:0] empty_184_fu_382;
reg   [31:0] empty_185_fu_386;
reg   [31:0] empty_186_fu_390;
reg   [31:0] empty_187_fu_394;
reg   [31:0] empty_188_fu_398;
reg   [31:0] empty_189_fu_402;
reg   [31:0] empty_190_fu_406;
reg   [31:0] empty_191_fu_410;
reg   [31:0] empty_192_fu_414;
reg   [31:0] empty_193_fu_418;
reg   [31:0] empty_194_fu_422;
reg   [31:0] empty_195_fu_426;
reg   [31:0] empty_196_fu_430;
reg   [31:0] empty_197_fu_434;
reg   [31:0] empty_198_fu_438;
reg   [31:0] empty_199_fu_442;
reg   [31:0] empty_200_fu_446;
reg   [31:0] empty_201_fu_450;
reg   [31:0] empty_202_fu_454;
reg   [31:0] empty_203_fu_458;
reg   [31:0] empty_204_fu_462;
reg   [31:0] empty_205_fu_466;
reg   [31:0] empty_206_fu_470;
reg   [31:0] empty_207_fu_474;
reg   [31:0] empty_208_fu_478;
reg   [31:0] empty_209_fu_482;
reg   [31:0] empty_210_fu_486;
reg   [31:0] empty_211_fu_490;
reg   [31:0] empty_212_fu_494;
reg   [31:0] empty_213_fu_498;
reg   [31:0] empty_214_fu_502;
reg   [31:0] empty_215_fu_506;
reg   [31:0] empty_216_fu_510;
reg   [31:0] empty_217_fu_514;
reg   [31:0] empty_218_fu_518;
reg   [31:0] empty_219_fu_522;
reg   [31:0] empty_220_fu_526;
reg   [31:0] empty_221_fu_530;
reg   [31:0] empty_222_fu_534;
reg   [31:0] empty_223_fu_538;
reg   [31:0] empty_224_fu_542;
reg   [31:0] empty_225_fu_546;
reg   [31:0] empty_226_fu_550;
reg   [31:0] empty_227_fu_554;
reg   [31:0] empty_228_fu_558;
reg   [31:0] empty_229_fu_562;
reg   [31:0] empty_230_fu_566;
reg   [31:0] empty_231_fu_570;
reg   [31:0] empty_232_fu_574;
reg   [31:0] empty_233_fu_578;
reg   [31:0] empty_234_fu_582;
wire    ap_block_pp0_stage0_01001;
reg    out_q_rope_ce0_local;
reg    out_q_rope_1_ce0_local;
reg    out_q_rope_2_ce0_local;
reg    out_q_rope_3_ce0_local;
reg    out_q_rope_4_ce0_local;
reg    out_q_rope_5_ce0_local;
reg    out_q_rope_6_ce0_local;
reg    out_q_rope_7_ce0_local;
wire   [3:0] lshr_ln5_fu_1172_p4;
wire   [6:0] zext_ln117_1_fu_1182_p1;
wire   [6:0] add_ln117_fu_1186_p2;
wire   [31:0] q_head_local_fu_1371_p17;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] q_head_local_fu_1371_p1;
wire   [2:0] q_head_local_fu_1371_p3;
wire   [2:0] q_head_local_fu_1371_p5;
wire   [2:0] q_head_local_fu_1371_p7;
wire  signed [2:0] q_head_local_fu_1371_p9;
wire  signed [2:0] q_head_local_fu_1371_p11;
wire  signed [2:0] q_head_local_fu_1371_p13;
wire  signed [2:0] q_head_local_fu_1371_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 j_fu_326 = 7'd0;
#0 empty_fu_330 = 32'd0;
#0 empty_172_fu_334 = 32'd0;
#0 empty_173_fu_338 = 32'd0;
#0 empty_174_fu_342 = 32'd0;
#0 empty_175_fu_346 = 32'd0;
#0 empty_176_fu_350 = 32'd0;
#0 empty_177_fu_354 = 32'd0;
#0 empty_178_fu_358 = 32'd0;
#0 empty_179_fu_362 = 32'd0;
#0 empty_180_fu_366 = 32'd0;
#0 empty_181_fu_370 = 32'd0;
#0 empty_182_fu_374 = 32'd0;
#0 empty_183_fu_378 = 32'd0;
#0 empty_184_fu_382 = 32'd0;
#0 empty_185_fu_386 = 32'd0;
#0 empty_186_fu_390 = 32'd0;
#0 empty_187_fu_394 = 32'd0;
#0 empty_188_fu_398 = 32'd0;
#0 empty_189_fu_402 = 32'd0;
#0 empty_190_fu_406 = 32'd0;
#0 empty_191_fu_410 = 32'd0;
#0 empty_192_fu_414 = 32'd0;
#0 empty_193_fu_418 = 32'd0;
#0 empty_194_fu_422 = 32'd0;
#0 empty_195_fu_426 = 32'd0;
#0 empty_196_fu_430 = 32'd0;
#0 empty_197_fu_434 = 32'd0;
#0 empty_198_fu_438 = 32'd0;
#0 empty_199_fu_442 = 32'd0;
#0 empty_200_fu_446 = 32'd0;
#0 empty_201_fu_450 = 32'd0;
#0 empty_202_fu_454 = 32'd0;
#0 empty_203_fu_458 = 32'd0;
#0 empty_204_fu_462 = 32'd0;
#0 empty_205_fu_466 = 32'd0;
#0 empty_206_fu_470 = 32'd0;
#0 empty_207_fu_474 = 32'd0;
#0 empty_208_fu_478 = 32'd0;
#0 empty_209_fu_482 = 32'd0;
#0 empty_210_fu_486 = 32'd0;
#0 empty_211_fu_490 = 32'd0;
#0 empty_212_fu_494 = 32'd0;
#0 empty_213_fu_498 = 32'd0;
#0 empty_214_fu_502 = 32'd0;
#0 empty_215_fu_506 = 32'd0;
#0 empty_216_fu_510 = 32'd0;
#0 empty_217_fu_514 = 32'd0;
#0 empty_218_fu_518 = 32'd0;
#0 empty_219_fu_522 = 32'd0;
#0 empty_220_fu_526 = 32'd0;
#0 empty_221_fu_530 = 32'd0;
#0 empty_222_fu_534 = 32'd0;
#0 empty_223_fu_538 = 32'd0;
#0 empty_224_fu_542 = 32'd0;
#0 empty_225_fu_546 = 32'd0;
#0 empty_226_fu_550 = 32'd0;
#0 empty_227_fu_554 = 32'd0;
#0 empty_228_fu_558 = 32'd0;
#0 empty_229_fu_562 = 32'd0;
#0 empty_230_fu_566 = 32'd0;
#0 empty_231_fu_570 = 32'd0;
#0 empty_232_fu_574 = 32'd0;
#0 empty_233_fu_578 = 32'd0;
#0 empty_234_fu_582 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) kernel_mhsa_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U241(
    .din0(out_q_rope_q0),
    .din1(out_q_rope_1_q0),
    .din2(out_q_rope_2_q0),
    .din3(out_q_rope_3_q0),
    .din4(out_q_rope_4_q0),
    .din5(out_q_rope_5_q0),
    .din6(out_q_rope_6_q0),
    .din7(out_q_rope_7_q0),
    .def(q_head_local_fu_1371_p17),
    .sel(trunc_ln115_1_reg_2384),
    .dout(q_head_local_fu_1371_p19)
);

kernel_mhsa_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln115_fu_1158_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_326 <= add_ln115_fu_1152_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_326 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_172_fu_334 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_173_fu_338 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_174_fu_342 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_175_fu_346 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_176_fu_350 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_177_fu_354 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd7) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_178_fu_358 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_179_fu_362 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_180_fu_366 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_181_fu_370 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd11) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_182_fu_374 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd12) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_183_fu_378 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd13) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_184_fu_382 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd14) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_185_fu_386 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd15) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_186_fu_390 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd16) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_187_fu_394 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_188_fu_398 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_189_fu_402 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_190_fu_406 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd20) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_191_fu_410 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd21) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_192_fu_414 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_193_fu_418 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd23) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_194_fu_422 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd24) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_195_fu_426 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd25) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_196_fu_430 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_197_fu_434 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd27) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_198_fu_438 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd28) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_199_fu_442 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd29) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_200_fu_446 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd30) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_201_fu_450 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd31) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_202_fu_454 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd32) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_203_fu_458 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd33) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_204_fu_462 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_205_fu_466 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd35) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_206_fu_470 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd36) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_207_fu_474 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd37) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_208_fu_478 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_209_fu_482 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd39) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_210_fu_486 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd40) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_211_fu_490 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_212_fu_494 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_213_fu_498 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd43) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_214_fu_502 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd44) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_215_fu_506 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd45) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_216_fu_510 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd46) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_217_fu_514 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd47) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_218_fu_518 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd48) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_219_fu_522 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd49) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_220_fu_526 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd50) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_221_fu_530 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd51) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_222_fu_534 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd52) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_223_fu_538 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd53) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_224_fu_542 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd54) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_225_fu_546 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_226_fu_550 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd56) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_227_fu_554 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd57) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_228_fu_558 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd58) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_229_fu_562 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd59) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_230_fu_566 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd60) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_231_fu_570 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd61) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_232_fu_574 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd62) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_233_fu_578 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd63) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_234_fu_582 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln115_reg_2380 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_fu_330 <= q_head_local_fu_1371_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln115_1_reg_2384 <= trunc_ln115_1_fu_1168_p1;
        trunc_ln115_reg_2380 <= trunc_ln115_fu_1164_p1;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_326;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_1_ce0_local = 1'b1;
    end else begin
        out_q_rope_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_2_ce0_local = 1'b1;
    end else begin
        out_q_rope_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_3_ce0_local = 1'b1;
    end else begin
        out_q_rope_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_4_ce0_local = 1'b1;
    end else begin
        out_q_rope_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_5_ce0_local = 1'b1;
    end else begin
        out_q_rope_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_6_ce0_local = 1'b1;
    end else begin
        out_q_rope_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_7_ce0_local = 1'b1;
    end else begin
        out_q_rope_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_1158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_q_rope_ce0_local = 1'b1;
    end else begin
        out_q_rope_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out20_ap_vld = 1'b1;
    end else begin
        p_out20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out21_ap_vld = 1'b1;
    end else begin
        p_out21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out22_ap_vld = 1'b1;
    end else begin
        p_out22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out23_ap_vld = 1'b1;
    end else begin
        p_out23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out24_ap_vld = 1'b1;
    end else begin
        p_out24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out25_ap_vld = 1'b1;
    end else begin
        p_out25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out26_ap_vld = 1'b1;
    end else begin
        p_out26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out27_ap_vld = 1'b1;
    end else begin
        p_out27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out28_ap_vld = 1'b1;
    end else begin
        p_out28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out29_ap_vld = 1'b1;
    end else begin
        p_out29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out30_ap_vld = 1'b1;
    end else begin
        p_out30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out31_ap_vld = 1'b1;
    end else begin
        p_out31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out32_ap_vld = 1'b1;
    end else begin
        p_out32_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out33_ap_vld = 1'b1;
    end else begin
        p_out33_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out34_ap_vld = 1'b1;
    end else begin
        p_out34_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out35_ap_vld = 1'b1;
    end else begin
        p_out35_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out36_ap_vld = 1'b1;
    end else begin
        p_out36_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out37_ap_vld = 1'b1;
    end else begin
        p_out37_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out38_ap_vld = 1'b1;
    end else begin
        p_out38_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out39_ap_vld = 1'b1;
    end else begin
        p_out39_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out40_ap_vld = 1'b1;
    end else begin
        p_out40_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out41_ap_vld = 1'b1;
    end else begin
        p_out41_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out42_ap_vld = 1'b1;
    end else begin
        p_out42_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out43_ap_vld = 1'b1;
    end else begin
        p_out43_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out44_ap_vld = 1'b1;
    end else begin
        p_out44_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out45_ap_vld = 1'b1;
    end else begin
        p_out45_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out46_ap_vld = 1'b1;
    end else begin
        p_out46_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out47_ap_vld = 1'b1;
    end else begin
        p_out47_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out48_ap_vld = 1'b1;
    end else begin
        p_out48_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out49_ap_vld = 1'b1;
    end else begin
        p_out49_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out50_ap_vld = 1'b1;
    end else begin
        p_out50_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out51_ap_vld = 1'b1;
    end else begin
        p_out51_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out52_ap_vld = 1'b1;
    end else begin
        p_out52_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out53_ap_vld = 1'b1;
    end else begin
        p_out53_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out54_ap_vld = 1'b1;
    end else begin
        p_out54_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out55_ap_vld = 1'b1;
    end else begin
        p_out55_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out56_ap_vld = 1'b1;
    end else begin
        p_out56_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out57_ap_vld = 1'b1;
    end else begin
        p_out57_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out58_ap_vld = 1'b1;
    end else begin
        p_out58_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out59_ap_vld = 1'b1;
    end else begin
        p_out59_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out60_ap_vld = 1'b1;
    end else begin
        p_out60_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out61_ap_vld = 1'b1;
    end else begin
        p_out61_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out62_ap_vld = 1'b1;
    end else begin
        p_out62_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out63_ap_vld = 1'b1;
    end else begin
        p_out63_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln115_fu_1158_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln115_fu_1152_p2 = (ap_sig_allocacmp_j_1 + 7'd1);

assign add_ln117_fu_1186_p2 = (zext_ln117_1_fu_1182_p1 + p_udiv);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln115_fu_1158_p2 = ((ap_sig_allocacmp_j_1 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln5_fu_1172_p4 = {{ap_sig_allocacmp_j_1[6:3]}};

assign out_q_rope_1_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_1_ce0 = out_q_rope_1_ce0_local;

assign out_q_rope_2_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_2_ce0 = out_q_rope_2_ce0_local;

assign out_q_rope_3_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_3_ce0 = out_q_rope_3_ce0_local;

assign out_q_rope_4_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_4_ce0 = out_q_rope_4_ce0_local;

assign out_q_rope_5_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_5_ce0 = out_q_rope_5_ce0_local;

assign out_q_rope_6_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_6_ce0 = out_q_rope_6_ce0_local;

assign out_q_rope_7_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_7_ce0 = out_q_rope_7_ce0_local;

assign out_q_rope_address0 = zext_ln117_fu_1192_p1;

assign out_q_rope_ce0 = out_q_rope_ce0_local;

assign p_out = empty_234_fu_582;

assign p_out1 = empty_233_fu_578;

assign p_out10 = empty_224_fu_542;

assign p_out11 = empty_223_fu_538;

assign p_out12 = empty_222_fu_534;

assign p_out13 = empty_221_fu_530;

assign p_out14 = empty_220_fu_526;

assign p_out15 = empty_219_fu_522;

assign p_out16 = empty_218_fu_518;

assign p_out17 = empty_217_fu_514;

assign p_out18 = empty_216_fu_510;

assign p_out19 = empty_215_fu_506;

assign p_out2 = empty_232_fu_574;

assign p_out20 = empty_214_fu_502;

assign p_out21 = empty_213_fu_498;

assign p_out22 = empty_212_fu_494;

assign p_out23 = empty_211_fu_490;

assign p_out24 = empty_210_fu_486;

assign p_out25 = empty_209_fu_482;

assign p_out26 = empty_208_fu_478;

assign p_out27 = empty_207_fu_474;

assign p_out28 = empty_206_fu_470;

assign p_out29 = empty_205_fu_466;

assign p_out3 = empty_231_fu_570;

assign p_out30 = empty_204_fu_462;

assign p_out31 = empty_203_fu_458;

assign p_out32 = empty_202_fu_454;

assign p_out33 = empty_201_fu_450;

assign p_out34 = empty_200_fu_446;

assign p_out35 = empty_199_fu_442;

assign p_out36 = empty_198_fu_438;

assign p_out37 = empty_197_fu_434;

assign p_out38 = empty_196_fu_430;

assign p_out39 = empty_195_fu_426;

assign p_out4 = empty_230_fu_566;

assign p_out40 = empty_194_fu_422;

assign p_out41 = empty_193_fu_418;

assign p_out42 = empty_192_fu_414;

assign p_out43 = empty_191_fu_410;

assign p_out44 = empty_190_fu_406;

assign p_out45 = empty_189_fu_402;

assign p_out46 = empty_188_fu_398;

assign p_out47 = empty_187_fu_394;

assign p_out48 = empty_186_fu_390;

assign p_out49 = empty_185_fu_386;

assign p_out5 = empty_229_fu_562;

assign p_out50 = empty_184_fu_382;

assign p_out51 = empty_183_fu_378;

assign p_out52 = empty_182_fu_374;

assign p_out53 = empty_181_fu_370;

assign p_out54 = empty_180_fu_366;

assign p_out55 = empty_179_fu_362;

assign p_out56 = empty_178_fu_358;

assign p_out57 = empty_177_fu_354;

assign p_out58 = empty_176_fu_350;

assign p_out59 = empty_175_fu_346;

assign p_out6 = empty_228_fu_558;

assign p_out60 = empty_174_fu_342;

assign p_out61 = empty_173_fu_338;

assign p_out62 = empty_172_fu_334;

assign p_out63 = empty_fu_330;

assign p_out7 = empty_227_fu_554;

assign p_out8 = empty_226_fu_550;

assign p_out9 = empty_225_fu_546;

assign q_head_local_fu_1371_p17 = 'bx;

assign trunc_ln115_1_fu_1168_p1 = ap_sig_allocacmp_j_1[2:0];

assign trunc_ln115_fu_1164_p1 = ap_sig_allocacmp_j_1[5:0];

assign zext_ln117_1_fu_1182_p1 = lshr_ln5_fu_1172_p4;

assign zext_ln117_fu_1192_p1 = add_ln117_fu_1186_p2;

endmodule //kernel_mhsa_kernel_mhsa_Pipeline_Q_LOAD
