# Codec Power Evaluation
Verilog implemented of three different codec units and the evaluation of their power consumption using Design Compiler on TSMC 180nm technology.
