INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/Uart_project/Uart_project.srcs/sim_1/new/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
