<stg><name>mem_streaming_Pipeline_VITIS_LOOP_25_1</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:1 %sext_ln25_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln25

]]></Node>
<StgValue><ssdm name="sext_ln25_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:2 %sext_ln25_cast = sext i59 %sext_ln25_read

]]></Node>
<StgValue><ssdm name="sext_ln25_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln25 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_28_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i:0 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
VITIS_LOOP_28_2.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_28_2.i:2 %icmp_ln25 = icmp_eq  i3 %i_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_28_2.i:3 %add_ln25 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i:4 %br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_28_2.i.split, void %_Z9send_dataP7ap_uintILi160EEP8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
VITIS_LOOP_28_2.i.split:4 %shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:5 %zext_ln30 = zext i4 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:6 %data_buf_addr = getelementptr i16 %data_buf, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:7 %data_buf_load = load i4 %data_buf_addr

]]></Node>
<StgValue><ssdm name="data_buf_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:10 %data_buf_1_addr = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:11 %data_buf_1_load = load i4 %data_buf_1_addr

]]></Node>
<StgValue><ssdm name="data_buf_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:13 %data_buf_2_addr = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:14 %data_buf_2_load = load i4 %data_buf_2_addr

]]></Node>
<StgValue><ssdm name="data_buf_2_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:16 %data_buf_3_addr = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:17 %data_buf_3_load = load i4 %data_buf_3_addr

]]></Node>
<StgValue><ssdm name="data_buf_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:19 %data_buf_4_addr = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_4_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:20 %data_buf_4_load = load i4 %data_buf_4_addr

]]></Node>
<StgValue><ssdm name="data_buf_4_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:22 %or_ln30 = or i4 %shl_ln1, i4 1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:23 %zext_ln30_2 = zext i4 %or_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:24 %data_buf_addr_2 = getelementptr i16 %data_buf, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:25 %data_buf_load_1 = load i4 %data_buf_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:27 %data_buf_1_addr_2 = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_1_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:28 %data_buf_1_load_1 = load i4 %data_buf_1_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_1_load_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:30 %data_buf_2_addr_2 = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_2_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:31 %data_buf_2_load_1 = load i4 %data_buf_2_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_2_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:33 %data_buf_3_addr_2 = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_3_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:34 %data_buf_3_load_1 = load i4 %data_buf_3_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_3_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:36 %data_buf_4_addr_2 = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_4_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:37 %data_buf_4_load_1 = load i4 %data_buf_4_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_4_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:41 %store_ln25 = store i3 %add_ln25, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:7 %data_buf_load = load i4 %data_buf_addr

]]></Node>
<StgValue><ssdm name="data_buf_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:8 %data = partselect i16 @llvm.part.select.i16, i16 %data_buf_load, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:11 %data_buf_1_load = load i4 %data_buf_1_addr

]]></Node>
<StgValue><ssdm name="data_buf_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:14 %data_buf_2_load = load i4 %data_buf_2_addr

]]></Node>
<StgValue><ssdm name="data_buf_2_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:17 %data_buf_3_load = load i4 %data_buf_3_addr

]]></Node>
<StgValue><ssdm name="data_buf_3_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:20 %data_buf_4_load = load i4 %data_buf_4_addr

]]></Node>
<StgValue><ssdm name="data_buf_4_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:25 %data_buf_load_1 = load i4 %data_buf_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:28 %data_buf_1_load_1 = load i4 %data_buf_1_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_1_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:31 %data_buf_2_load_1 = load i4 %data_buf_2_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:34 %data_buf_3_load_1 = load i4 %data_buf_3_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_3_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:37 %data_buf_4_load_1 = load i4 %data_buf_4_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_4_load_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
_Z9send_dataP7ap_uintILi160EEP8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:0 %out_r_addr = getelementptr i256 %out_r, i64 %sext_ln25_cast

]]></Node>
<StgValue><ssdm name="out_r_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:1 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:2 %speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln25"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:3 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="160" op_0_bw="16">
<![CDATA[
VITIS_LOOP_28_2.i.split:9 %zext_ln30_1 = zext i16 %data

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:12 %data_1 = partset i160 @llvm.part.set.i160.i16, i160 %zext_ln30_1, i16 %data_buf_1_load, i32 31, i32 16

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:15 %data_2 = partset i160 @llvm.part.set.i160.i16, i160 %data_1, i16 %data_buf_2_load, i32 47, i32 32

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:18 %data_3 = partset i160 @llvm.part.set.i160.i16, i160 %data_2, i16 %data_buf_3_load, i32 63, i32 48

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:21 %data_4 = partset i160 @llvm.part.set.i160.i16, i160 %data_3, i16 %data_buf_4_load, i32 79, i32 64

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:26 %data_5 = partset i160 @llvm.part.set.i160.i16, i160 %data_4, i16 %data_buf_load_1, i32 95, i32 80

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:29 %data_6 = partset i160 @llvm.part.set.i160.i16, i160 %data_5, i16 %data_buf_1_load_1, i32 111, i32 96

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:32 %data_7 = partset i160 @llvm.part.set.i160.i16, i160 %data_6, i16 %data_buf_2_load_1, i32 127, i32 112

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:35 %data_8 = partset i160 @llvm.part.set.i160.i16, i160 %data_7, i16 %data_buf_3_load_1, i32 143, i32 128

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:38 %data_9 = partset i160 @llvm.part.set.i160.i16, i160 %data_8, i16 %data_buf_4_load_1, i32 159, i32 144

]]></Node>
<StgValue><ssdm name="data_9"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="160">
<![CDATA[
VITIS_LOOP_28_2.i.split:39 %zext_ln32 = zext i160 %data_9

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:40 %write_ln32 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %out_r_addr, i256 %zext_ln32, i32 1048575

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:42 %br_ln25 = br void %VITIS_LOOP_28_2.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
