Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Thu Sep 15 12:47:02 2016
| Host         : RavishM-T440p running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file design_1_wrapper_clock_utilization_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   10 |        32 |         0 |
| BUFH  |    7 |        48 |         0 |
| BUFIO |    0 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    0 |         2 |         0 |
| BUFR  |    0 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                        |                                                             |   Num Loads  |       |               |           |
+-------+------------------------------------------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                                              | Net Name                                                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/clkf_buf                                     | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |    1 |     1 |    no |         1.735 |     0.087 |
|     2 | design_1_i/clk_wiz_0/inst/clkout1_buf                                  | design_1_i/clk_wiz_0/inst/clk_out1                          |   32 |     8 |    no |         1.796 |     0.123 |
|     3 | design_1_i/clk_wiz_0/inst/clkout2_buf                                  | design_1_i/clk_wiz_0/inst/clk_out2                          |   32 |     8 |    no |         1.789 |     0.124 |
|     4 | design_1_i/clk_wiz_0/inst/clkout3_buf                                  | design_1_i/clk_wiz_0/inst/clk_out3                          |   32 |     8 |    no |         1.794 |     0.123 |
|     5 | design_1_i/clk_wiz_0/inst/clkout4_buf                                  | design_1_i/clk_wiz_0/inst/clk_out4                          |   32 |     8 |    no |         1.829 |     0.116 |
|     6 | design_1_i/clk_wiz_0/inst/clkout5_buf                                  | design_1_i/clk_wiz_0/inst/clk_out5                          |   32 |     8 |    no |         1.794 |     0.109 |
|     7 | design_1_i/clk_wiz_0/inst/clkout6_buf                                  | design_1_i/clk_wiz_0/inst/clk_out6                          |   32 |     8 |    no |         1.834 |     0.116 |
|     8 | design_1_i/clk_wiz_0/inst/clkout7_buf                                  | design_1_i/clk_wiz_0/inst/clk_out7                          |   32 |     8 |    no |         1.789 |     0.109 |
|     9 | design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG | design_1_i/processing_system7_0/inst/FCLK_CLK0              |  291 |   114 |    no |         1.888 |     0.274 |
|    10 | design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG | design_1_i/processing_system7_0/inst/FCLK_CLK1              |  601 |   281 |    no |         1.841 |     0.178 |
+-------+------------------------------------------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+------------------------------------------+----------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                          |                                                                |   Num Loads  |       |               |           |
+-------+------------------------------------------+----------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFH Cell                                | Net Name                                                       | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------+----------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/clkout1_buf_en | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk |    8 |     1 |    no |         0.954 |     0.065 |
|     2 | design_1_i/clk_wiz_0/inst/clkout2_buf_en | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk |    8 |     1 |    no |         1.003 |     0.072 |
|     3 | design_1_i/clk_wiz_0/inst/clkout3_buf_en | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk |    8 |     1 |    no |         0.955 |     0.065 |
|     4 | design_1_i/clk_wiz_0/inst/clkout4_buf_en | design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk |    8 |     1 |    no |         0.995 |     0.072 |
|     5 | design_1_i/clk_wiz_0/inst/clkout5_buf_en | design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk |    8 |     1 |    no |         0.995 |     0.072 |
|     6 | design_1_i/clk_wiz_0/inst/clkout6_buf_en | design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk |    8 |     1 |    no |         0.955 |     0.065 |
|     7 | design_1_i/clk_wiz_0/inst/clkout7_buf_en | design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk |    8 |     1 |    no |         0.954 |     0.065 |
+-------+------------------------------------------+----------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+-----------------------------------------+---------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                         |                                                         |   Num Loads  |       |               |           |
+-------+-----------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                               | Net Name                                                | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |    1 |     1 |    no |         1.760 |     0.088 |
|     2 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |    2 |     2 |    no |         1.760 |     0.518 |
|     3 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |    2 |     2 |    no |         1.760 |     0.518 |
|     4 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0 |    2 |     2 |    no |         1.760 |     0.518 |
|     5 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0 |    2 |     2 |    no |         1.760 |     0.518 |
|     6 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0 |    2 |     2 |    no |         1.760 |     0.518 |
|     7 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0 |    2 |     2 |    no |         1.760 |     0.518 |
|     8 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0 |    2 |     2 |    no |         1.760 |     0.518 |
+-------+-----------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    4 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  363 |  8800 |    8 |  1600 |    0 |    20 |    2 |    10 |    0 |    20 |
| X1Y0              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  288 |  8800 |    0 |  1400 |    0 |    40 |    2 |    20 |    0 |    20 |
| X0Y1              |   11 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  404 |  8800 |    5 |  1600 |    0 |    20 |    2 |    10 |    0 |    20 |
| X1Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  127 |  8800 |    0 |  1400 |    0 |    40 |    2 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                 Clock Net Name                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  20 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out3             |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  24 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out1             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 | 103 |     8 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 216 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                 Clock Net Name                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 |   0 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  12 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2             |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out4             |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out5             |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out6             |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out7             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 116 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                         Clock Net Name                         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------+
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out1                             |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  12 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out3                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 162 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK1                 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 | 166 |     5 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                        Clock Net Name                       |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 |   0 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0              |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  20 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2                          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 107 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK1              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells design_1_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells design_1_i/clk_wiz_0/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells design_1_i/clk_wiz_0/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y19 [get_cells design_1_i/clk_wiz_0/inst/clkout4_buf]
set_property LOC BUFGCTRL_X0Y20 [get_cells design_1_i/clk_wiz_0/inst/clkout5_buf]
set_property LOC BUFGCTRL_X0Y21 [get_cells design_1_i/clk_wiz_0/inst/clkout6_buf]
set_property LOC BUFGCTRL_X0Y22 [get_cells design_1_i/clk_wiz_0/inst/clkout7_buf]
set_property LOC BUFGCTRL_X0Y23 [get_cells design_1_i/clk_wiz_0/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y1 [get_cells design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y1 [get_cells design_1_i/clk_wiz_0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X0Y12 [get_cells design_1_i/clk_wiz_0/inst/clkout1_buf_en]
set_property LOC BUFHCE_X0Y13 [get_cells design_1_i/clk_wiz_0/inst/clkout2_buf_en]
set_property LOC BUFHCE_X0Y14 [get_cells design_1_i/clk_wiz_0/inst/clkout3_buf_en]
set_property LOC BUFHCE_X0Y15 [get_cells design_1_i/clk_wiz_0/inst/clkout4_buf_en]
set_property LOC BUFHCE_X0Y16 [get_cells design_1_i/clk_wiz_0/inst/clkout5_buf_en]
set_property LOC BUFHCE_X0Y17 [get_cells design_1_i/clk_wiz_0/inst/clkout6_buf_en]
set_property LOC BUFHCE_X0Y18 [get_cells design_1_i/clk_wiz_0/inst/clkout7_buf_en]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk_in1]

# Clock net "design_1_i/clk_wiz_0/inst/clk_out1" driven by instance "design_1_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk" driven by instance "design_1_i/clk_wiz_0/inst/clkout1_buf_en" located at site "BUFHCE_X0Y12"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out2" driven by instance "design_1_i/clk_wiz_0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk" driven by instance "design_1_i/clk_wiz_0/inst/clkout2_buf_en" located at site "BUFHCE_X0Y13"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out3" driven by instance "design_1_i/clk_wiz_0/inst/clkout3_buf" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out3
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out3"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk" driven by instance "design_1_i/clk_wiz_0/inst/clkout3_buf_en" located at site "BUFHCE_X0Y14"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out4" driven by instance "design_1_i/clk_wiz_0/inst/clkout4_buf" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out4
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out4"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out4] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk" driven by instance "design_1_i/clk_wiz_0/inst/clkout4_buf_en" located at site "BUFHCE_X0Y15"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out5" driven by instance "design_1_i/clk_wiz_0/inst/clkout5_buf" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out5
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out5] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out5"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out5] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk" driven by instance "design_1_i/clk_wiz_0/inst/clkout5_buf_en" located at site "BUFHCE_X0Y16"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out6" driven by instance "design_1_i/clk_wiz_0/inst/clkout6_buf" located at site "BUFGCTRL_X0Y21"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out6
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out6] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out6"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out6] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk" driven by instance "design_1_i/clk_wiz_0/inst/clkout6_buf_en" located at site "BUFHCE_X0Y17"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out7" driven by instance "design_1_i/clk_wiz_0/inst/clkout7_buf" located at site "BUFGCTRL_X0Y22"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out7
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out7] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out7"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out7] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk" driven by instance "design_1_i/clk_wiz_0/inst/clkout7_buf_en" located at site "BUFHCE_X0Y18"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "design_1_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/processing_system7_0/inst/FCLK_CLK1" driven by instance "design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK1
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/processing_system7_0/inst/FCLK_CLK1"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
