$comment
	File created using the following command:
		vcd file Multiplexers.msim.vcd -direction
$end
$date
	Tue Nov 20 16:10:36 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Multiplexers_vlg_vec_tst $end
$var reg 1 ! i00 $end
$var reg 1 " i01 $end
$var reg 1 # i02 $end
$var reg 1 $ i03 $end
$var reg 1 % i10 $end
$var reg 1 & i11 $end
$var reg 1 ' i12 $end
$var reg 1 ( i13 $end
$var reg 1 ) i20 $end
$var reg 1 * i21 $end
$var reg 1 + i22 $end
$var reg 1 , i23 $end
$var reg 1 - i30 $end
$var reg 1 . i31 $end
$var reg 1 / i32 $end
$var reg 1 0 i33 $end
$var reg 1 1 i40 $end
$var reg 1 2 i41 $end
$var reg 1 3 i42 $end
$var reg 1 4 i43 $end
$var reg 1 5 i50 $end
$var reg 1 6 i51 $end
$var reg 1 7 i52 $end
$var reg 1 8 i53 $end
$var reg 1 9 i60 $end
$var reg 1 : i61 $end
$var reg 1 ; i62 $end
$var reg 1 < i63 $end
$var reg 1 = i70 $end
$var reg 1 > i71 $end
$var reg 1 ? i72 $end
$var reg 1 @ i73 $end
$var reg 1 A s0 $end
$var reg 1 B s1 $end
$var reg 1 C s2 $end
$var wire 1 D y1 $end
$var wire 1 E y2 $end
$var wire 1 F y3 $end
$var wire 1 G y4 $end

$scope module i1 $end
$var wire 1 H gnd $end
$var wire 1 I vcc $end
$var wire 1 J unknown $end
$var tri1 1 K devclrn $end
$var tri1 1 L devpor $end
$var tri1 1 M devoe $end
$var wire 1 N y1~output_o $end
$var wire 1 O y2~output_o $end
$var wire 1 P y3~output_o $end
$var wire 1 Q y4~output_o $end
$var wire 1 R i50~input_o $end
$var wire 1 S s0~input_o $end
$var wire 1 T i60~input_o $end
$var wire 1 U s1~input_o $end
$var wire 1 V i40~input_o $end
$var wire 1 W inst4|22~0_combout $end
$var wire 1 X i70~input_o $end
$var wire 1 Y inst4|22~1_combout $end
$var wire 1 Z i20~input_o $end
$var wire 1 [ i10~input_o $end
$var wire 1 \ i00~input_o $end
$var wire 1 ] inst4|22~2_combout $end
$var wire 1 ^ i30~input_o $end
$var wire 1 _ inst4|22~3_combout $end
$var wire 1 ` s2~input_o $end
$var wire 1 a inst4|22~4_combout $end
$var wire 1 b i51~input_o $end
$var wire 1 c i61~input_o $end
$var wire 1 d i41~input_o $end
$var wire 1 e inst4|23~0_combout $end
$var wire 1 f i71~input_o $end
$var wire 1 g inst4|23~1_combout $end
$var wire 1 h i21~input_o $end
$var wire 1 i i11~input_o $end
$var wire 1 j i01~input_o $end
$var wire 1 k inst4|23~2_combout $end
$var wire 1 l i31~input_o $end
$var wire 1 m inst4|23~3_combout $end
$var wire 1 n inst4|23~4_combout $end
$var wire 1 o i52~input_o $end
$var wire 1 p i62~input_o $end
$var wire 1 q i42~input_o $end
$var wire 1 r inst4|24~0_combout $end
$var wire 1 s i72~input_o $end
$var wire 1 t inst4|24~1_combout $end
$var wire 1 u i22~input_o $end
$var wire 1 v i12~input_o $end
$var wire 1 w i02~input_o $end
$var wire 1 x inst4|24~2_combout $end
$var wire 1 y i32~input_o $end
$var wire 1 z inst4|24~3_combout $end
$var wire 1 { inst4|24~4_combout $end
$var wire 1 | i53~input_o $end
$var wire 1 } i63~input_o $end
$var wire 1 ~ i43~input_o $end
$var wire 1 !! inst4|25~0_combout $end
$var wire 1 "! i73~input_o $end
$var wire 1 #! inst4|25~1_combout $end
$var wire 1 $! i23~input_o $end
$var wire 1 %! i13~input_o $end
$var wire 1 &! i03~input_o $end
$var wire 1 '! inst4|25~2_combout $end
$var wire 1 (! i33~input_o $end
$var wire 1 )! inst4|25~3_combout $end
$var wire 1 *! inst4|25~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
xJ
1K
1L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
$end
#10000
1!
1"
1#
1$
1%
1\
1j
1w
1&!
1[
1]
1k
1x
1'!
1_
1m
1z
1)!
1a
1n
1{
1*!
1Q
1P
1O
1N
1D
1E
1F
1G
#1000000
