## HLS SP synthesis script
## Generated for stage extract
## Vivado mode is Non-project

# Reporting settings
puts "-- Requested 4 fractional digits for design 'axi_add' timing"
puts "-- Requested 4 fractional digits for design 'axi_add' capacitance"
puts "-- Characterization mode: p2p "

puts "-- Synthesis Timing report: '/home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v3/vivado_v/timing_summary_synth.rpt' "
puts "-- Synthesis Utilization report: '/home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v3/vivado_v/utilization_synth.rpt' "

# Environment variable settings
global env
set CATAPULT_HOME "/opt/mentorgraphics/Catapult_10.5c/Mgc_home"
## Set the variable for file path prefixing 
set RTL_TOOL_SCRIPT_DIR /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v3/vivado_v
set RTL_TOOL_SCRIPT_DIR [file dirname [file normalize [info script] ] ]
puts "-- RTL_TOOL_SCRIPT_DIR is set to '$RTL_TOOL_SCRIPT_DIR' "
# Vivado Non-Project mode script starts here
puts "==========================================="
puts "Catapult driving Vivado in Non-Project mode"
puts "==========================================="
set outputDir /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v3/vivado_v
set outputDir $RTL_TOOL_SCRIPT_DIR
#file mkdir $outputDir
#
# STEP#1: setup design sources and constraints
#
create_project -force tcl_v
   read_verilog $CATAPULT_HOME/pkgs/siflibs/ccs_sync_in_wait_v1.v
   read_verilog $CATAPULT_HOME/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v
   read_verilog $CATAPULT_HOME/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v
   read_verilog $CATAPULT_HOME/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v
   read_verilog $CATAPULT_HOME/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v
   read_verilog $CATAPULT_HOME/pkgs/siflibs/ccs_sync_out_wait_v1.v
   read_verilog $CATAPULT_HOME/pkgs/siflibs/mgc_io_sync_v2.v
   read_verilog ../rtl.v
# set up XPM libraries for XPM-related IP like the Catapult Xilinx_FIFO
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
read_xdc $outputDir/rtl.v.xv.sdc
set_property part xcku115-flvb2104-2-e [current_project]
#
# STEP#2: run synthesis, report utilization and timing estimates, write checkpoint design
#
synth_design   -top axi_add -part xcku115-flvb2104-2-e -mode out_of_context  -include_dirs ""
write_checkpoint -force $outputDir/post_synth
set viv_report_dir /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v3/vivado_v
report_utilization -file $viv_report_dir/utilization_synth.rpt
report_timing_summary -path_type summary -file $viv_report_dir/timing_summary_synth.rpt
report_timing -nworst 1 -from [all_inputs] -to [all_outputs] -file $viv_report_dir/timing_summary_synth.rpt -append
if { [llength [all_clocks] ] > 0 } {
  report_timing -nworst 1 -from [all_inputs] -to [all_clocks] -file $viv_report_dir/timing_summary_synth.rpt -append
  report_timing -nworst 1 -from [all_clocks] -to [all_clocks] -file $viv_report_dir/timing_summary_synth.rpt -append
  report_timing -nworst 1 -from [all_clocks] -to [all_outputs] -file $viv_report_dir/timing_summary_synth.rpt -append
}
if { ([info exists env(Xilinx_RUN_PNR)] && $env(Xilinx_RUN_PNR) ) || 
     ([info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) ) } {
  opt_design
  place_design
  read_xdc /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v3/vivado_v/rtl.v.xv.signoff.sdc
  phys_opt_design
  write_checkpoint -force $outputDir/post_place
  route_design
  write_checkpoint -force $outputDir/post_route
  write_verilog -force $outputDir/axi_add_impl_netlist.v -sdf_anno false
  write_xdc -no_fixed_only -force $outputDir/axi_add_impl.xdc
  if { [info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) } {
    write_bitstream -force $outputDir/axi_add.bit
  }
set viv_report_dir /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v3/vivado_v
report_utilization -file $viv_report_dir/utilization_placed.rpt
report_timing_summary -path_type summary -file $viv_report_dir/timing_summary_routed.rpt
report_timing -nworst 1 -from [all_inputs] -to [all_outputs] -file $viv_report_dir/timing_summary_routed.rpt -append
if { [llength [all_clocks] ] > 0 } {
  report_timing -nworst 1 -from [all_inputs] -to [all_clocks] -file $viv_report_dir/timing_summary_routed.rpt -append
  report_timing -nworst 1 -from [all_clocks] -to [all_clocks] -file $viv_report_dir/timing_summary_routed.rpt -append
  report_timing -nworst 1 -from [all_clocks] -to [all_outputs] -file $viv_report_dir/timing_summary_routed.rpt -append
}
}
