<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `src/main.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>main.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../rust_emulator/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="kw">extern</span> <span class="kw">crate</span> <span class="ident">ncurses</span>;

<span class="kw">use</span> <span class="ident">std</span>::<span class="ident">fs</span>;
<span class="kw">use</span> <span class="ident">std</span>::<span class="ident">env</span>;
<span class="kw">use</span> <span class="ident">num_derive</span>::<span class="ident">FromPrimitive</span>;
<span class="kw">use</span> <span class="ident">num_traits</span>::<span class="ident">FromPrimitive</span>;
<span class="kw">use</span> <span class="ident">std</span>::<span class="ident">convert</span>::<span class="ident">TryInto</span>;
<span class="kw">use</span> <span class="ident">std</span>::<span class="ident">collections</span>::<span class="ident">VecDeque</span>;
<span class="kw">use</span> <span class="ident">ncurses</span>::<span class="kw-2">*</span>;

<span class="kw">type</span> <span class="ident">RawProcessorOperand</span> <span class="op">=</span> <span class="ident">u32</span>;
<span class="kw">const</span> <span class="ident">OPERATION_SIZE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span>; <span class="comment">// bytes</span>
<span class="kw">const</span> <span class="ident">OPERAND_SIZE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">4</span>; <span class="comment">// bytes</span>
<span class="kw">const</span> <span class="ident">INSTRUCTION_SIZE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="ident">OPERATION_SIZE</span> <span class="op">+</span> <span class="ident">OPERAND_SIZE</span> <span class="op">+</span> <span class="ident">OPERAND_SIZE</span>; <span class="comment">// bytes</span>

<span class="kw">const</span> <span class="ident">NUM_REGISTERS</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">10</span>; <span class="comment">// registers</span>
<span class="kw">const</span> <span class="ident">TOTAL_RAM_SIZE_BYTES</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">8_000_000</span>; <span class="comment">// bytes</span>
<span class="kw">const</span> <span class="ident">GPU_TEXT_DISPLAY_ROWS</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">67</span>; <span class="comment">// rows of text</span>
<span class="kw">const</span> <span class="ident">GPU_TEXT_DISPLAY_COLUMNS</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">240</span>; <span class="comment">// columns of text</span>
<span class="kw">const</span> <span class="ident">GPU_TEXT_BUFFER_LENGTH</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="ident">GPU_TEXT_DISPLAY_ROWS</span> <span class="op">*</span> <span class="ident">GPU_TEXT_DISPLAY_COLUMNS</span>; <span class="comment">// characters of text</span>
<span class="kw">const</span> <span class="ident">INTERRUPT_VALUE_PORT</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="ident">GPU_TEXT_BUFFER_LENGTH</span>;

<span class="kw">const</span> <span class="ident">NUM_INTERRUPTS</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">8</span>; <span class="comment">// interrupts</span>
<span class="kw">const</span> <span class="ident">INTERRUPT_TYPE_KEY</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">0</span>;

<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">enum</span> <span class="ident">Register</span> {
    <span class="ident">IP</span> <span class="op">=</span> <span class="number">0</span>,
    <span class="ident">A</span> <span class="op">=</span> <span class="number">1</span>,
    <span class="ident">B</span> <span class="op">=</span> <span class="number">2</span>,
    <span class="ident">C</span> <span class="op">=</span> <span class="number">3</span>,
    <span class="ident">D</span> <span class="op">=</span> <span class="number">4</span>,
    <span class="ident">E</span> <span class="op">=</span> <span class="number">5</span>,
    <span class="ident">F</span> <span class="op">=</span> <span class="number">6</span>,
    <span class="ident">G</span> <span class="op">=</span> <span class="number">7</span>,
    <span class="ident">IE</span> <span class="op">=</span> <span class="number">8</span>,
    <span class="ident">IR</span> <span class="op">=</span> <span class="number">9</span>
}

<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">FromPrimitive</span>)]</span>
<span class="kw">enum</span> <span class="ident">Operation</span> {
	<span class="ident">NOP</span> <span class="op">=</span> <span class="number">0</span>,
	<span class="ident">LOAD</span> <span class="op">=</span> <span class="number">1</span>,
	<span class="ident">STORE</span> <span class="op">=</span> <span class="number">2</span>,
	<span class="ident">ADD</span> <span class="op">=</span> <span class="number">3</span>,
	<span class="ident">SUB</span> <span class="op">=</span> <span class="number">4</span>,
	<span class="ident">OUT</span> <span class="op">=</span> <span class="number">5</span>,
	<span class="ident">IN</span> <span class="op">=</span> <span class="number">6</span>,
	<span class="ident">MOV</span> <span class="op">=</span> <span class="number">7</span>,
	<span class="ident">CMP</span> <span class="op">=</span> <span class="number">8</span>,
	<span class="ident">JMPL</span> <span class="op">=</span> <span class="number">9</span>,
	<span class="ident">JMPE</span> <span class="op">=</span> <span class="number">10</span>,
	<span class="ident">JMPG</span> <span class="op">=</span> <span class="number">11</span>,
	<span class="ident">RST</span> <span class="op">=</span> <span class="number">12</span>,
	<span class="ident">HALT</span> <span class="op">=</span> <span class="number">13</span>,
    <span class="ident">ISR</span> <span class="op">=</span> <span class="number">14</span>,
    <span class="ident">INT</span> <span class="op">=</span> <span class="number">15</span>,
    <span class="ident">ENDINT</span> <span class="op">=</span> <span class="number">16</span>,
    <span class="ident">RLOAD</span> <span class="op">=</span> <span class="number">17</span>,
    <span class="ident">RSTORE</span> <span class="op">=</span> <span class="number">18</span>,
    <span class="ident">CLOAD</span> <span class="op">=</span> <span class="number">19</span>,
    <span class="ident">MULT</span> <span class="op">=</span> <span class="number">20</span>,
    <span class="ident">DIV</span> <span class="op">=</span> <span class="number">21</span>,
    <span class="ident">OR</span> <span class="op">=</span> <span class="number">22</span>,
    <span class="ident">AND</span> <span class="op">=</span> <span class="number">23</span>,
    <span class="ident">XOR</span> <span class="op">=</span> <span class="number">24</span>,
    <span class="ident">NOT</span> <span class="op">=</span> <span class="number">25</span>
}

<span class="kw">fn</span> <span class="ident">main</span>() {
    <span class="comment">// Set up NCurses to emulate the GPU output and keyboard input.</span>
    <span class="ident">initscr</span>();
    <span class="ident">cbreak</span>();
    <span class="ident">noecho</span>();
    <span class="ident">curs_set</span>(<span class="ident">CURSOR_VISIBILITY</span>::<span class="ident">CURSOR_INVISIBLE</span>);
    <span class="ident">resizeterm</span>(<span class="ident">GPU_TEXT_DISPLAY_ROWS</span> <span class="kw">as</span> <span class="ident">i32</span>, <span class="ident">GPU_TEXT_DISPLAY_COLUMNS</span> <span class="kw">as</span> <span class="ident">i32</span>);

    <span class="comment">// Read in binary file.</span>
    <span class="kw">let</span> <span class="ident">args</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">String</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">env</span>::<span class="ident">args</span>().<span class="ident">collect</span>();
    <span class="kw">let</span> <span class="ident">raw_binary_file_path</span> <span class="op">=</span> <span class="ident">args</span>.<span class="ident">get</span>(<span class="number">1</span>).<span class="ident">expect</span>(<span class="string">&quot;No binary file provided!&quot;</span>);
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">raw_binary</span>: <span class="ident">Vec</span>::<span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">fs</span>::<span class="ident">read</span>(<span class="ident">raw_binary_file_path</span>).<span class="ident">unwrap</span>();
    <span class="ident">raw_binary</span>.<span class="ident">resize</span>(<span class="ident">TOTAL_RAM_SIZE_BYTES</span>, <span class="number">0_u8</span>);

    <span class="comment">// Define registers.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">registers</span>: <span class="ident">Vec</span>::<span class="op">&lt;</span><span class="ident">RawProcessorOperand</span><span class="op">&gt;</span> <span class="op">=</span> <span class="macro">vec</span><span class="macro">!</span>[<span class="number">0</span>; <span class="ident">NUM_REGISTERS</span>];

    <span class="comment">// Define shadow registers (used to store the registers&#39; values from before an ISR triggered</span>
    <span class="comment">// so that the program can return to that state.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">shadow_registers</span>: <span class="ident">Vec</span>::<span class="op">&lt;</span><span class="ident">RawProcessorOperand</span><span class="op">&gt;</span> <span class="op">=</span> <span class="macro">vec</span><span class="macro">!</span>[<span class="number">0</span>; <span class="ident">NUM_REGISTERS</span>];

    <span class="comment">// Allocate memory to emulate the text buffer of the GPU.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">gpu_text_buffer</span>: <span class="ident">Vec</span>::<span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="macro">vec</span><span class="macro">!</span>[<span class="string">&#39; &#39;</span> <span class="kw">as</span> <span class="ident">u8</span>; <span class="ident">GPU_TEXT_BUFFER_LENGTH</span>];
   
    <span class="comment">// Create an array to emulate the Interrupt Vector Table (IVT) that sets which Interrupt</span>
    <span class="comment">// Service Routines are called by each interrupt.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">interrupt_vector_table</span>: <span class="ident">Vec</span>::<span class="op">&lt;</span><span class="ident">RawProcessorOperand</span><span class="op">&gt;</span> <span class="op">=</span> <span class="macro">vec</span><span class="macro">!</span>[<span class="number">0</span>; <span class="ident">NUM_INTERRUPTS</span>];

    <span class="comment">// Create FIFOs to emulate the interrupt FIFO and the interrupt value FIFO of the CPU.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">interrupt_fifo</span> <span class="op">=</span> <span class="ident">VecDeque</span>::<span class="op">&lt;</span><span class="ident">RawProcessorOperand</span><span class="op">&gt;</span>::<span class="ident">new</span>();
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">interrupt_value_fifo</span> <span class="op">=</span> <span class="ident">VecDeque</span>::<span class="op">&lt;</span><span class="ident">RawProcessorOperand</span><span class="op">&gt;</span>::<span class="ident">new</span>();
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">interrupt_value_fifo_data_out</span>: <span class="ident">RawProcessorOperand</span> <span class="op">=</span> <span class="number">0</span>; <span class="comment">// Emulates the register in the CPU that stores the data read out of the interrupt-value FIFO. Used by the IN instruction to get the value of an interrupt (like the scancode of a keypress).</span>

    <span class="comment">// Read the first OPERAND_SIZE bytes of the binary, which contain the length of the .data:</span>
    <span class="comment">// section of the binary (which is also the offset to the start of the .code: section).</span>
    <span class="kw">let</span> <span class="ident">start_of_code_section_offset</span>: <span class="ident">RawProcessorOperand</span> <span class="op">=</span> <span class="ident">RawProcessorOperand</span>::<span class="ident">from_le_bytes</span>(<span class="ident">raw_binary</span>[<span class="number">0</span>..<span class="ident">OPERAND_SIZE</span>].<span class="ident">try_into</span>().<span class="ident">expect</span>(<span class="string">&quot;ERROR: Emulator&#39;s OPERAND_SIZE must match the number of bytes in the RawProcessorOperand type.&quot;</span>)) <span class="op">+</span> (<span class="ident">OPERAND_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>); <span class="comment">// We add OPERAND_SIZE to the offset to compensate for the first OPERAND_SIZE bytes of the file being used to store the length of the .data: section.</span>

    <span class="comment">// Start code execution.</span>
    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">start_of_code_section_offset</span>;
    <span class="kw">loop</span> {
        <span class="kw">let</span> <span class="ident">register_ip</span> <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span>;
        <span class="comment">// Fetch operation and operands.</span>
        <span class="kw">let</span> <span class="ident">operation</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="ident">raw_binary</span>[<span class="ident">register_ip</span>];
        <span class="kw">let</span> <span class="ident">operand1_bytes</span>: [<span class="ident">u8</span>; <span class="ident">OPERAND_SIZE</span>] <span class="op">=</span> <span class="ident">raw_binary</span>[<span class="ident">register_ip</span> <span class="op">+</span> <span class="ident">OPERATION_SIZE</span> .. <span class="ident">register_ip</span> <span class="op">+</span> <span class="ident">OPERATION_SIZE</span> <span class="op">+</span> <span class="ident">OPERAND_SIZE</span>].<span class="ident">try_into</span>().<span class="ident">expect</span>(<span class="string">&quot;ERROR: Emulator&#39;s OPERAND_SIZE must match the number of bytes in the RawProcessorOperand type.&quot;</span>);
        <span class="kw">let</span> <span class="ident">operand1</span>: <span class="ident">RawProcessorOperand</span> <span class="op">=</span> <span class="ident">RawProcessorOperand</span>::<span class="ident">from_le_bytes</span>(<span class="ident">operand1_bytes</span>);
        <span class="kw">let</span> <span class="ident">operand2_bytes</span>: [<span class="ident">u8</span>; <span class="ident">OPERAND_SIZE</span>] <span class="op">=</span> <span class="ident">raw_binary</span>[<span class="ident">register_ip</span> <span class="op">+</span> <span class="ident">OPERATION_SIZE</span> <span class="op">+</span> <span class="ident">OPERAND_SIZE</span> .. <span class="ident">register_ip</span> <span class="op">+</span> <span class="ident">OPERATION_SIZE</span> <span class="op">+</span> <span class="ident">OPERAND_SIZE</span> <span class="op">+</span> <span class="ident">OPERAND_SIZE</span>].<span class="ident">try_into</span>().<span class="ident">expect</span>(<span class="string">&quot;ERROR: Emulator&#39;s OPERAND_SIZE must match the number of bytes in the RawProcessorOperand type.&quot;</span>);
        <span class="kw">let</span> <span class="ident">operand2</span>: <span class="ident">RawProcessorOperand</span> <span class="op">=</span> <span class="ident">RawProcessorOperand</span>::<span class="ident">from_le_bytes</span>(<span class="ident">operand2_bytes</span>);
        <span class="comment">// Execute operation.</span>
        <span class="kw">match</span> <span class="ident">FromPrimitive</span>::<span class="ident">from_u8</span>(<span class="ident">operation</span>) {
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">NOP</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;NOP&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">LOAD</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;LOAD&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">RawProcessorOperand</span>::<span class="ident">from_le_bytes</span>(<span class="ident">raw_binary</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span> .. ((<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">+</span> <span class="ident">OPERAND_SIZE</span>)].<span class="ident">try_into</span>().<span class="ident">expect</span>(<span class="string">&quot;ERROR: Emulator&#39;s OPERAND_SIZE must match the number of bytes in the RawProcessorOperand type.&quot;</span>));
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">STORE</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;STORE&quot;);</span>
                <span class="ident">raw_binary</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span> .. ((<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">+</span> <span class="ident">OPERAND_SIZE</span>)].<span class="ident">copy_from_slice</span>(<span class="kw-2">&amp;</span><span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>].<span class="ident">to_le_bytes</span>());
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">ADD</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;ADD&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">SUB</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;SUB&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">-</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">OUT</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;OUT&quot;);</span>
                <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">&lt;</span> <span class="ident">GPU_TEXT_BUFFER_LENGTH</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span> {
                    <span class="kw">let</span> <span class="ident">address</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span>;
                    <span class="kw">let</span> <span class="ident">character</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>].<span class="ident">to_le_bytes</span>()[<span class="number">0</span>];
                    <span class="ident">gpu_text_buffer</span>[<span class="ident">address</span>] <span class="op">=</span> <span class="ident">character</span>;
                    <span class="ident">mvaddch</span>((<span class="ident">address</span> <span class="op">/</span> <span class="ident">GPU_TEXT_DISPLAY_COLUMNS</span>) <span class="kw">as</span> <span class="ident">i32</span>, (<span class="ident">address</span> <span class="op">%</span> <span class="ident">GPU_TEXT_DISPLAY_COLUMNS</span>) <span class="kw">as</span> <span class="ident">i32</span>, <span class="ident">character</span>.<span class="ident">into</span>());
                    <span class="ident">refresh</span>();
                }
                <span class="kw">else</span> <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span><span class="op">=</span> <span class="ident">INTERRUPT_VALUE_PORT</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span> {
                    <span class="macro">println</span><span class="macro">!</span>(<span class="string">&quot;ERROR: CPU cannot write to interrupt value port.&quot;</span>);
                }
                <span class="kw">else</span> {
                    <span class="macro">println</span><span class="macro">!</span>(<span class="string">&quot;ERROR: Invalid OUT instruction.&quot;</span>);
                }
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">IN</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;IN&quot;);</span>
                <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">&lt;</span> <span class="ident">GPU_TEXT_BUFFER_LENGTH</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span> {
                    <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">gpu_text_buffer</span>[<span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span>].<span class="ident">into</span>();
                }
                <span class="kw">else</span> <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span><span class="op">=</span> <span class="ident">INTERRUPT_VALUE_PORT</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span> {
                    <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">interrupt_value_fifo_data_out</span>;
                }
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">MOV</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;MOV&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">CMP</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;CMP&quot;);</span>
                <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">&lt;</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="number">0</span>;
                }
                <span class="kw">else</span> <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span><span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="number">1</span>;
                }
                <span class="kw">else</span> {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="number">2</span>;
                }
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">JMPL</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;JMPL&quot;);</span>
                <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">start_of_code_section_offset</span> <span class="op">+</span> <span class="ident">operand1</span>;
                }
                <span class="kw">else</span> {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
                }
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">JMPE</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;JMPE&quot;);</span>
                <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span><span class="op">=</span> <span class="number">1</span> {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">start_of_code_section_offset</span> <span class="op">+</span> <span class="ident">operand1</span>;
                }
                <span class="kw">else</span> {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
                }
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">JMPG</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;JMPG&quot;);</span>
                <span class="kw">if</span> <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span><span class="op">=</span> <span class="number">2</span> {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">start_of_code_section_offset</span> <span class="op">+</span> <span class="ident">operand1</span>;
                }
                <span class="kw">else</span> {
                    <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
                }
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">RST</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;RST&quot;);</span>
                <span class="ident">registers</span>.<span class="ident">resize</span>(<span class="number">0</span>, <span class="number">0</span>);
                <span class="ident">registers</span>.<span class="ident">resize</span>(<span class="ident">NUM_REGISTERS</span> <span class="kw">as</span> <span class="ident">usize</span>, <span class="number">0</span>);
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">HALT</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="ident">std</span>::<span class="ident">thread</span>::<span class="ident">sleep</span>(<span class="ident">std</span>::<span class="ident">time</span>::<span class="ident">Duration</span>::<span class="ident">from_millis</span>(<span class="number">10</span> <span class="op">*</span> <span class="number">1000</span>));
                <span class="ident">endwin</span>();
                <span class="comment">//println!(&quot;HALT&quot;);</span>
                <span class="kw">break</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">ISR</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;ISR&quot;);</span>
                <span class="ident">interrupt_vector_table</span>[<span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">INT</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;INT&quot;);</span>
                <span class="ident">interrupt_fifo</span>.<span class="ident">push_front</span>(<span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>]);
                <span class="ident">interrupt_value_fifo</span>.<span class="ident">push_front</span>(<span class="number">0</span>);
<span class="comment">//                registers[Register::IP as usize] += INSTRUCTION_SIZE as RawProcessorOperand;</span>
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">ENDINT</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;ENDINT&quot;);</span>
                <span class="ident">registers</span>.<span class="ident">copy_from_slice</span>(<span class="kw-2">&amp;</span><span class="ident">shadow_registers</span>);
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">RLOAD</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;RLOAD&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">RawProcessorOperand</span>::<span class="ident">from_le_bytes</span>(<span class="ident">raw_binary</span>[<span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span> .. ((<span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">+</span> <span class="ident">OPERAND_SIZE</span>)].<span class="ident">try_into</span>().<span class="ident">expect</span>(<span class="string">&quot;ERROR: Emulator&#39;s OPERAND_SIZE must match the number of bytes in the RawProcessorOperand type.&quot;</span>));
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">RSTORE</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;RSTORE&quot;);</span>
                <span class="ident">raw_binary</span>[<span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span> .. ((<span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">+</span> <span class="ident">OPERAND_SIZE</span>)].<span class="ident">copy_from_slice</span>(<span class="kw-2">&amp;</span><span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>].<span class="ident">to_le_bytes</span>());
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">CLOAD</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;CLOAD&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">operand1</span>;
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">MULT</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;MULT&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">*</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">DIV</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;DIV&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">/</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">B</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">%</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">OR</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;OR&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">|</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">AND</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;AND&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">&amp;</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">XOR</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;XOR&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">A</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">^</span> <span class="ident">registers</span>[<span class="ident">operand2</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">Some</span>(<span class="ident">Operation</span>::<span class="ident">NOT</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;NOT&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="op">!</span><span class="ident">registers</span>[<span class="ident">operand1</span> <span class="kw">as</span> <span class="ident">usize</span>];
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
            <span class="prelude-val">None</span> <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">//println!(&quot;ERROR: Invalid instruction.&quot;);</span>
                <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span><span class="op">=</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            }
        }
        <span class="comment">// Handle interrupts.</span>
        <span class="kw">if</span> <span class="ident">interrupt_fifo</span>.<span class="ident">len</span>() <span class="op">&gt;</span> <span class="number">0</span> {
            <span class="kw">let</span> <span class="ident">interrupt_number</span>: <span class="ident">RawProcessorOperand</span> <span class="op">=</span> <span class="ident">interrupt_fifo</span>.<span class="ident">pop_back</span>().<span class="ident">unwrap</span>();
            <span class="ident">shadow_registers</span>.<span class="ident">copy_from_slice</span>(<span class="kw-2">&amp;</span><span class="ident">registers</span>);
            <span class="ident">shadow_registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">+</span> <span class="ident">INSTRUCTION_SIZE</span> <span class="kw">as</span> <span class="ident">RawProcessorOperand</span>;
            <span class="ident">registers</span>[<span class="ident">Register</span>::<span class="ident">IP</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">start_of_code_section_offset</span> <span class="op">+</span> <span class="ident">interrupt_vector_table</span>[<span class="ident">interrupt_number</span> <span class="kw">as</span> <span class="ident">usize</span>];
        }
        <span class="comment">// Add keyboard interrupts.</span>
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "rust_emulator";</script><script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script><script defer src="../../search-index.js"></script></body></html>