// Seed: 3309737605
module module_0;
  logic id_1;
  ;
  logic [1 : -1] id_2[1 'h0 : 1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6[1>=1] = -1'b0;
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12;
  if (-1) logic id_13;
  ;
endmodule
