// Seed: 688842430
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output tri0 id_2,
    input tri id_3,
    output wand id_4
);
  parameter id_6 = 1;
  assign module_1.id_5 = 0;
  parameter id_7 = id_6;
endmodule
module module_0 #(
    parameter id_2 = 32'd26
) (
    input wor id_0,
    input supply0 id_1,
    input wire _id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    output tri id_8,
    output supply1 id_9,
    output uwire id_10,
    output wand id_11,
    input supply0 id_12,
    input wand id_13,
    output wire id_14,
    input wand id_15,
    input tri id_16,
    input wor id_17,
    input tri0 module_1,
    input supply0 id_19
);
  assign id_14 = id_11++ ? 1 : !id_3;
  parameter id_21 = 1;
  nand primCall (id_4, id_17, id_7, id_5, id_6, id_15, id_13, id_12, id_21, id_16, id_19);
  module_0 modCall_1 (
      id_4,
      id_19,
      id_8,
      id_5,
      id_4
  );
  logic [1 'd0 : id_2  ==  id_2] id_22 = -1;
endmodule
