
Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004e96  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00004e96  00004f2a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000027  00800072  00800072  00004f3c  2**0
                  ALLOC
  3 .stab         0000531c  00000000  00000000  00004f3c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000027c0  00000000  00000000  0000a258  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000ca18  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000cb58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000e911  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000f7fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000105ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0001070c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00010999  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00011167  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 67 0e 	jmp	0x1cce	; 0x1cce <__vector_1>
       8:	0c 94 94 0e 	jmp	0x1d28	; 0x1d28 <__vector_2>
       c:	0c 94 c1 0e 	jmp	0x1d82	; 0x1d82 <__vector_3>
      10:	0c 94 62 10 	jmp	0x20c4	; 0x20c4 <__vector_4>
      14:	0c 94 8f 10 	jmp	0x211e	; 0x211e <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 db 0f 	jmp	0x1fb6	; 0x1fb6 <__vector_7>
      20:	0c 94 35 10 	jmp	0x206a	; 0x206a <__vector_8>
      24:	0c 94 08 10 	jmp	0x2010	; 0x2010 <__vector_9>
      28:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__vector_10>
      2c:	0c 94 ae 0f 	jmp	0x1f5c	; 0x1f5c <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 a3 05 	jmp	0xb46	; 0xb46 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e9       	ldi	r30, 0x96	; 150
      68:	fe e4       	ldi	r31, 0x4E	; 78
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 39       	cpi	r26, 0x99	; 153
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <main>
      8a:	0c 94 49 27 	jmp	0x4e92	; 0x4e92 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 12 27 	jmp	0x4e24	; 0x4e24 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	aa e6       	ldi	r26, 0x6A	; 106
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2e 27 	jmp	0x4e5c	; 0x4e5c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1e 27 	jmp	0x4e3c	; 0x4e3c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 3a 27 	jmp	0x4e74	; 0x4e74 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1e 27 	jmp	0x4e3c	; 0x4e3c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 3a 27 	jmp	0x4e74	; 0x4e74 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 12 27 	jmp	0x4e24	; 0x4e24 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8a e6       	ldi	r24, 0x6A	; 106
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2e 27 	jmp	0x4e5c	; 0x4e5c <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1e 27 	jmp	0x4e3c	; 0x4e3c <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 3a 27 	jmp	0x4e74	; 0x4e74 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 1e 27 	jmp	0x4e3c	; 0x4e3c <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 3a 27 	jmp	0x4e74	; 0x4e74 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 1e 27 	jmp	0x4e3c	; 0x4e3c <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 3a 27 	jmp	0x4e74	; 0x4e74 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 22 27 	jmp	0x4e44	; 0x4e44 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 3e 27 	jmp	0x4e7c	; 0x4e7c <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <__vector_16>:
#include "Adc_cfg.h"
#include "GlobalInterrupt.h"

void (*Adc_Callback) (u16 res);

ISR(VECTOR_ADC) {
     b46:	1f 92       	push	r1
     b48:	0f 92       	push	r0
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	0f 92       	push	r0
     b4e:	11 24       	eor	r1, r1
     b50:	2f 93       	push	r18
     b52:	3f 93       	push	r19
     b54:	4f 93       	push	r20
     b56:	5f 93       	push	r21
     b58:	6f 93       	push	r22
     b5a:	7f 93       	push	r23
     b5c:	8f 93       	push	r24
     b5e:	9f 93       	push	r25
     b60:	af 93       	push	r26
     b62:	bf 93       	push	r27
     b64:	ef 93       	push	r30
     b66:	ff 93       	push	r31
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
    Adc_Callback((ADC_DATA_REGISTER & 0b0000001111111111));
     b70:	20 91 74 00 	lds	r18, 0x0074
     b74:	30 91 75 00 	lds	r19, 0x0075
     b78:	e4 e2       	ldi	r30, 0x24	; 36
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	80 81       	ld	r24, Z
     b7e:	91 81       	ldd	r25, Z+1	; 0x01
     b80:	93 70       	andi	r25, 0x03	; 3
     b82:	f9 01       	movw	r30, r18
     b84:	09 95       	icall
}
     b86:	cf 91       	pop	r28
     b88:	df 91       	pop	r29
     b8a:	ff 91       	pop	r31
     b8c:	ef 91       	pop	r30
     b8e:	bf 91       	pop	r27
     b90:	af 91       	pop	r26
     b92:	9f 91       	pop	r25
     b94:	8f 91       	pop	r24
     b96:	7f 91       	pop	r23
     b98:	6f 91       	pop	r22
     b9a:	5f 91       	pop	r21
     b9c:	4f 91       	pop	r20
     b9e:	3f 91       	pop	r19
     ba0:	2f 91       	pop	r18
     ba2:	0f 90       	pop	r0
     ba4:	0f be       	out	0x3f, r0	; 63
     ba6:	0f 90       	pop	r0
     ba8:	1f 90       	pop	r1
     baa:	18 95       	reti

00000bac <Adc_Init>:

void Adc_Init(void) {
     bac:	df 93       	push	r29
     bae:	cf 93       	push	r28
     bb0:	cd b7       	in	r28, 0x3d	; 61
     bb2:	de b7       	in	r29, 0x3e	; 62
    /*Reference Selection Bits*/
#if (ADC_REF_SELECTION == ADC_REF_AREF)
    CLR_BIT(ADMUX, ADMUX_REFS1);
     bb4:	a7 e2       	ldi	r26, 0x27	; 39
     bb6:	b0 e0       	ldi	r27, 0x00	; 0
     bb8:	e7 e2       	ldi	r30, 0x27	; 39
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	8f 77       	andi	r24, 0x7F	; 127
     bc0:	8c 93       	st	X, r24
    CLR_BIT(ADMUX, ADMUX_REFS0);
     bc2:	a7 e2       	ldi	r26, 0x27	; 39
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	e7 e2       	ldi	r30, 0x27	; 39
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	8f 7b       	andi	r24, 0xBF	; 191
     bce:	8c 93       	st	X, r24
#else
    #error "Error Ref Selection Choise"
#endif

    /* No Left Adjust */
    CLR_BIT(ADMUX, ADMUX_ADLAR);
     bd0:	a7 e2       	ldi	r26, 0x27	; 39
     bd2:	b0 e0       	ldi	r27, 0x00	; 0
     bd4:	e7 e2       	ldi	r30, 0x27	; 39
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	80 81       	ld	r24, Z
     bda:	8f 7d       	andi	r24, 0xDF	; 223
     bdc:	8c 93       	st	X, r24

    /* ADC Enable */
    SET_BIT(ADCSRA, ADCSRA_ADEN);
     bde:	a6 e2       	ldi	r26, 0x26	; 38
     be0:	b0 e0       	ldi	r27, 0x00	; 0
     be2:	e6 e2       	ldi	r30, 0x26	; 38
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	80 81       	ld	r24, Z
     be8:	80 68       	ori	r24, 0x80	; 128
     bea:	8c 93       	st	X, r24

    /* ADC Interrupt Enable */
#if (ADC_INT_STATE == ADC_INT_DISABLE)
    CLR_BIT(ADCSRA, ADCSRA_ADIE);
#elif (ADC_INT_STATE == ADC_INT_ENABLE)
    SET_BIT(ADCSRA, ADCSRA_ADIE);
     bec:	a6 e2       	ldi	r26, 0x26	; 38
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	e6 e2       	ldi	r30, 0x26	; 38
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	88 60       	ori	r24, 0x08	; 8
     bf8:	8c 93       	st	X, r24
    GlobalInterrupt_Enable();
     bfa:	0e 94 65 0f 	call	0x1eca	; 0x1eca <GlobalInterrupt_Enable>
#endif

    /* ADC Prescaler Select */

#if (ADC_PRESCALER == 128)
    SET_BIT(ADCSRA, ADCSRA_ADPS0);
     bfe:	a6 e2       	ldi	r26, 0x26	; 38
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	e6 e2       	ldi	r30, 0x26	; 38
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	81 60       	ori	r24, 0x01	; 1
     c0a:	8c 93       	st	X, r24
    SET_BIT(ADCSRA, ADCSRA_ADPS1);
     c0c:	a6 e2       	ldi	r26, 0x26	; 38
     c0e:	b0 e0       	ldi	r27, 0x00	; 0
     c10:	e6 e2       	ldi	r30, 0x26	; 38
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	80 81       	ld	r24, Z
     c16:	82 60       	ori	r24, 0x02	; 2
     c18:	8c 93       	st	X, r24
    SET_BIT(ADCSRA, ADCSRA_ADPS2);
     c1a:	a6 e2       	ldi	r26, 0x26	; 38
     c1c:	b0 e0       	ldi	r27, 0x00	; 0
     c1e:	e6 e2       	ldi	r30, 0x26	; 38
     c20:	f0 e0       	ldi	r31, 0x00	; 0
     c22:	80 81       	ld	r24, Z
     c24:	84 60       	ori	r24, 0x04	; 4
     c26:	8c 93       	st	X, r24
    CLR_BIT(ADCSRA, ADCSRA_ADPS2);
    // TODO
#else
    #error "Error Prescaler Choise"
#endif
}
     c28:	cf 91       	pop	r28
     c2a:	df 91       	pop	r29
     c2c:	08 95       	ret

00000c2e <Adc_StartConversion>:

void Adc_StartConversion(Adc_ChannelType channel) {
     c2e:	df 93       	push	r29
     c30:	cf 93       	push	r28
     c32:	0f 92       	push	r0
     c34:	cd b7       	in	r28, 0x3d	; 61
     c36:	de b7       	in	r29, 0x3e	; 62
     c38:	89 83       	std	Y+1, r24	; 0x01
    ADMUX &= 0b11100000;
     c3a:	a7 e2       	ldi	r26, 0x27	; 39
     c3c:	b0 e0       	ldi	r27, 0x00	; 0
     c3e:	e7 e2       	ldi	r30, 0x27	; 39
     c40:	f0 e0       	ldi	r31, 0x00	; 0
     c42:	80 81       	ld	r24, Z
     c44:	80 7e       	andi	r24, 0xE0	; 224
     c46:	8c 93       	st	X, r24
    ADMUX |= channel;
     c48:	a7 e2       	ldi	r26, 0x27	; 39
     c4a:	b0 e0       	ldi	r27, 0x00	; 0
     c4c:	e7 e2       	ldi	r30, 0x27	; 39
     c4e:	f0 e0       	ldi	r31, 0x00	; 0
     c50:	90 81       	ld	r25, Z
     c52:	89 81       	ldd	r24, Y+1	; 0x01
     c54:	89 2b       	or	r24, r25
     c56:	8c 93       	st	X, r24
    SET_BIT(ADCSRA, ADCSRA_ADSC);
     c58:	a6 e2       	ldi	r26, 0x26	; 38
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	e6 e2       	ldi	r30, 0x26	; 38
     c5e:	f0 e0       	ldi	r31, 0x00	; 0
     c60:	80 81       	ld	r24, Z
     c62:	80 64       	ori	r24, 0x40	; 64
     c64:	8c 93       	st	X, r24
}
     c66:	0f 90       	pop	r0
     c68:	cf 91       	pop	r28
     c6a:	df 91       	pop	r29
     c6c:	08 95       	ret

00000c6e <Adc_Enable>:

void Adc_Enable(void) {
     c6e:	df 93       	push	r29
     c70:	cf 93       	push	r28
     c72:	cd b7       	in	r28, 0x3d	; 61
     c74:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(ADCSRA, ADCSRA_ADEN);
     c76:	a6 e2       	ldi	r26, 0x26	; 38
     c78:	b0 e0       	ldi	r27, 0x00	; 0
     c7a:	e6 e2       	ldi	r30, 0x26	; 38
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	80 68       	ori	r24, 0x80	; 128
     c82:	8c 93       	st	X, r24
    // TODO
}
     c84:	cf 91       	pop	r28
     c86:	df 91       	pop	r29
     c88:	08 95       	ret

00000c8a <Adc_Disable>:

void Adc_Disable(void) {
     c8a:	df 93       	push	r29
     c8c:	cf 93       	push	r28
     c8e:	cd b7       	in	r28, 0x3d	; 61
     c90:	de b7       	in	r29, 0x3e	; 62
    CLR_BIT(ADCSRA, ADCSRA_ADEN);
     c92:	a6 e2       	ldi	r26, 0x26	; 38
     c94:	b0 e0       	ldi	r27, 0x00	; 0
     c96:	e6 e2       	ldi	r30, 0x26	; 38
     c98:	f0 e0       	ldi	r31, 0x00	; 0
     c9a:	80 81       	ld	r24, Z
     c9c:	8f 77       	andi	r24, 0x7F	; 127
     c9e:	8c 93       	st	X, r24
    // TODO
}
     ca0:	cf 91       	pop	r28
     ca2:	df 91       	pop	r29
     ca4:	08 95       	ret

00000ca6 <Adc_GetResult>:


Adc_ConversionStateType Adc_GetResult(u16* result) {
     ca6:	df 93       	push	r29
     ca8:	cf 93       	push	r28
     caa:	00 d0       	rcall	.+0      	; 0xcac <Adc_GetResult+0x6>
     cac:	0f 92       	push	r0
     cae:	cd b7       	in	r28, 0x3d	; 61
     cb0:	de b7       	in	r29, 0x3e	; 62
     cb2:	9b 83       	std	Y+3, r25	; 0x03
     cb4:	8a 83       	std	Y+2, r24	; 0x02
    Adc_ConversionStateType flag = ADC_CONVERSION_NOT_COMPLETE;
     cb6:	19 82       	std	Y+1, r1	; 0x01
    if (GET_BIT(ADCSRA, ADCSRA_ADIF) == 1) {
     cb8:	e6 e2       	ldi	r30, 0x26	; 38
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	82 95       	swap	r24
     cc0:	8f 70       	andi	r24, 0x0F	; 15
     cc2:	88 2f       	mov	r24, r24
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	81 70       	andi	r24, 0x01	; 1
     cc8:	90 70       	andi	r25, 0x00	; 0
     cca:	88 23       	and	r24, r24
     ccc:	91 f0       	breq	.+36     	; 0xcf2 <Adc_GetResult+0x4c>
        SET_BIT(ADCSRA, ADCSRA_ADIF);
     cce:	a6 e2       	ldi	r26, 0x26	; 38
     cd0:	b0 e0       	ldi	r27, 0x00	; 0
     cd2:	e6 e2       	ldi	r30, 0x26	; 38
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	80 61       	ori	r24, 0x10	; 16
     cda:	8c 93       	st	X, r24
        *result = ADC_DATA_REGISTER & 0b0000001111111111;
     cdc:	e4 e2       	ldi	r30, 0x24	; 36
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	91 81       	ldd	r25, Z+1	; 0x01
     ce4:	93 70       	andi	r25, 0x03	; 3
     ce6:	ea 81       	ldd	r30, Y+2	; 0x02
     ce8:	fb 81       	ldd	r31, Y+3	; 0x03
     cea:	91 83       	std	Z+1, r25	; 0x01
     cec:	80 83       	st	Z, r24
        flag = ADC_CONVERSION_COMPLETE;
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	89 83       	std	Y+1, r24	; 0x01
    }
    return flag;
     cf2:	89 81       	ldd	r24, Y+1	; 0x01
}
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
     cf8:	0f 90       	pop	r0
     cfa:	cf 91       	pop	r28
     cfc:	df 91       	pop	r29
     cfe:	08 95       	ret

00000d00 <Adc_GetResultPolling>:

u16 Adc_GetResultPolling(void) {
     d00:	df 93       	push	r29
     d02:	cf 93       	push	r28
     d04:	cd b7       	in	r28, 0x3d	; 61
     d06:	de b7       	in	r29, 0x3e	; 62
    while (GET_BIT(ADCSRA, ADCSRA_ADIF) == 0);
     d08:	e6 e2       	ldi	r30, 0x26	; 38
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	82 95       	swap	r24
     d10:	8f 70       	andi	r24, 0x0F	; 15
     d12:	88 2f       	mov	r24, r24
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	81 70       	andi	r24, 0x01	; 1
     d18:	90 70       	andi	r25, 0x00	; 0
     d1a:	00 97       	sbiw	r24, 0x00	; 0
     d1c:	a9 f3       	breq	.-22     	; 0xd08 <Adc_GetResultPolling+0x8>
    return (ADC_DATA_REGISTER & 0b0000001111111111);
     d1e:	e4 e2       	ldi	r30, 0x24	; 36
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	91 81       	ldd	r25, Z+1	; 0x01
     d26:	93 70       	andi	r25, 0x03	; 3
}
     d28:	cf 91       	pop	r28
     d2a:	df 91       	pop	r29
     d2c:	08 95       	ret

00000d2e <Adc_SetCallback>:


void Adc_SetCallback (void (*callback) (u16 res)) {
     d2e:	df 93       	push	r29
     d30:	cf 93       	push	r28
     d32:	00 d0       	rcall	.+0      	; 0xd34 <Adc_SetCallback+0x6>
     d34:	cd b7       	in	r28, 0x3d	; 61
     d36:	de b7       	in	r29, 0x3e	; 62
     d38:	9a 83       	std	Y+2, r25	; 0x02
     d3a:	89 83       	std	Y+1, r24	; 0x01
    Adc_Callback = callback;
     d3c:	89 81       	ldd	r24, Y+1	; 0x01
     d3e:	9a 81       	ldd	r25, Y+2	; 0x02
     d40:	90 93 75 00 	sts	0x0075, r25
     d44:	80 93 74 00 	sts	0x0074, r24
}
     d48:	0f 90       	pop	r0
     d4a:	0f 90       	pop	r0
     d4c:	cf 91       	pop	r28
     d4e:	df 91       	pop	r29
     d50:	08 95       	ret

00000d52 <Calculator_Run>:
#include "LCD.h"
#include "Calculator.h"

//u8 Calculator_GetRealNumber (Keypad_ButtonType button);

void Calculator_Run(void) {
     d52:	df 93       	push	r29
     d54:	cf 93       	push	r28
     d56:	cd b7       	in	r28, 0x3d	; 61
     d58:	de b7       	in	r29, 0x3e	; 62
     d5a:	2d 97       	sbiw	r28, 0x0d	; 13
     d5c:	0f b6       	in	r0, 0x3f	; 63
     d5e:	f8 94       	cli
     d60:	de bf       	out	0x3e, r29	; 62
     d62:	0f be       	out	0x3f, r0	; 63
     d64:	cd bf       	out	0x3d, r28	; 61
    s8 num1=0, num2=0, operation=0, result=0;
     d66:	19 86       	std	Y+9, r1	; 0x09
     d68:	18 86       	std	Y+8, r1	; 0x08
     d6a:	1f 82       	std	Y+7, r1	; 0x07
     d6c:	1e 82       	std	Y+6, r1	; 0x06
    u8 num1_flag=0, num2_flag=0, operation_flag=0, result_flag=0;
     d6e:	1d 82       	std	Y+5, r1	; 0x05
     d70:	1c 82       	std	Y+4, r1	; 0x04
     d72:	1b 82       	std	Y+3, r1	; 0x03
     d74:	1a 82       	std	Y+2, r1	; 0x02
    Keypad_ButtonType pressed_button;
    while (1)
    {
        /* Wait for user input */
        do {
            pressed_button = Keypad_GetPressedButton();
     d76:	0e 94 5b 1c 	call	0x38b6	; 0x38b6 <Keypad_GetPressedButton>
     d7a:	89 83       	std	Y+1, r24	; 0x01
        }
        while (pressed_button == KEYPAD_BUTTON_INVALID);
     d7c:	89 81       	ldd	r24, Y+1	; 0x01
     d7e:	80 31       	cpi	r24, 0x10	; 16
     d80:	d1 f3       	breq	.-12     	; 0xd76 <Calculator_Run+0x24>

        if (pressed_button == CALCULATOR_BUTTON_CLR) {
     d82:	89 81       	ldd	r24, Y+1	; 0x01
     d84:	88 23       	and	r24, r24
     d86:	39 f4       	brne	.+14     	; 0xd96 <Calculator_Run+0x44>
            num1_flag = 0;
     d88:	1d 82       	std	Y+5, r1	; 0x05
            num2_flag = 0;
     d8a:	1c 82       	std	Y+4, r1	; 0x04
            operation_flag = 0;
     d8c:	1b 82       	std	Y+3, r1	; 0x03
            result_flag = 0;
     d8e:	1a 82       	std	Y+2, r1	; 0x02
            LCD_Clear();
     d90:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <LCD_Clear>
     d94:	f0 cf       	rjmp	.-32     	; 0xd76 <Calculator_Run+0x24>
            continue;
        }
        if (num1_flag == 0) {
     d96:	8d 81       	ldd	r24, Y+5	; 0x05
     d98:	88 23       	and	r24, r24
     d9a:	81 f4       	brne	.+32     	; 0xdbc <Calculator_Run+0x6a>
            num1_flag = 1;
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	8d 83       	std	Y+5, r24	; 0x05
            num1 = Calculator_GetRealNumber(pressed_button);
     da0:	89 81       	ldd	r24, Y+1	; 0x01
     da2:	0e 94 7b 07 	call	0xef6	; 0xef6 <Calculator_GetRealNumber>
     da6:	89 87       	std	Y+9, r24	; 0x09
            LCD_DisplayNumber(num1);
     da8:	89 85       	ldd	r24, Y+9	; 0x09
     daa:	88 2f       	mov	r24, r24
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	a0 e0       	ldi	r26, 0x00	; 0
     db0:	b0 e0       	ldi	r27, 0x00	; 0
     db2:	bc 01       	movw	r22, r24
     db4:	cd 01       	movw	r24, r26
     db6:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <LCD_DisplayNumber>
     dba:	dd cf       	rjmp	.-70     	; 0xd76 <Calculator_Run+0x24>
        }
        else if (operation_flag == 0) {
     dbc:	8b 81       	ldd	r24, Y+3	; 0x03
     dbe:	88 23       	and	r24, r24
     dc0:	89 f5       	brne	.+98     	; 0xe24 <Calculator_Run+0xd2>
            operation_flag = 1;
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	8b 83       	std	Y+3, r24	; 0x03
            switch (pressed_button)
     dc6:	89 81       	ldd	r24, Y+1	; 0x01
     dc8:	28 2f       	mov	r18, r24
     dca:	30 e0       	ldi	r19, 0x00	; 0
     dcc:	3d 87       	std	Y+13, r19	; 0x0d
     dce:	2c 87       	std	Y+12, r18	; 0x0c
     dd0:	8c 85       	ldd	r24, Y+12	; 0x0c
     dd2:	9d 85       	ldd	r25, Y+13	; 0x0d
     dd4:	87 30       	cpi	r24, 0x07	; 7
     dd6:	91 05       	cpc	r25, r1
     dd8:	c9 f0       	breq	.+50     	; 0xe0c <Calculator_Run+0xba>
     dda:	2c 85       	ldd	r18, Y+12	; 0x0c
     ddc:	3d 85       	ldd	r19, Y+13	; 0x0d
     dde:	28 30       	cpi	r18, 0x08	; 8
     de0:	31 05       	cpc	r19, r1
     de2:	34 f4       	brge	.+12     	; 0xdf0 <Calculator_Run+0x9e>
     de4:	8c 85       	ldd	r24, Y+12	; 0x0c
     de6:	9d 85       	ldd	r25, Y+13	; 0x0d
     de8:	83 30       	cpi	r24, 0x03	; 3
     dea:	91 05       	cpc	r25, r1
     dec:	61 f0       	breq	.+24     	; 0xe06 <Calculator_Run+0xb4>
     dee:	16 c0       	rjmp	.+44     	; 0xe1c <Calculator_Run+0xca>
     df0:	2c 85       	ldd	r18, Y+12	; 0x0c
     df2:	3d 85       	ldd	r19, Y+13	; 0x0d
     df4:	2b 30       	cpi	r18, 0x0B	; 11
     df6:	31 05       	cpc	r19, r1
     df8:	61 f0       	breq	.+24     	; 0xe12 <Calculator_Run+0xc0>
     dfa:	8c 85       	ldd	r24, Y+12	; 0x0c
     dfc:	9d 85       	ldd	r25, Y+13	; 0x0d
     dfe:	8f 30       	cpi	r24, 0x0F	; 15
     e00:	91 05       	cpc	r25, r1
     e02:	51 f0       	breq	.+20     	; 0xe18 <Calculator_Run+0xc6>
     e04:	0b c0       	rjmp	.+22     	; 0xe1c <Calculator_Run+0xca>
            {
            case CALCULATOR_BUTTON_PLUS:
                operation = '+';
     e06:	8b e2       	ldi	r24, 0x2B	; 43
     e08:	8f 83       	std	Y+7, r24	; 0x07
     e0a:	08 c0       	rjmp	.+16     	; 0xe1c <Calculator_Run+0xca>
                break;
            case CALCULATOR_BUTTON_MINUS:
                operation = '-';
     e0c:	8d e2       	ldi	r24, 0x2D	; 45
     e0e:	8f 83       	std	Y+7, r24	; 0x07
     e10:	05 c0       	rjmp	.+10     	; 0xe1c <Calculator_Run+0xca>
                break;
            case CALCULATOR_BUTTON_MUL:
                operation = '*';
     e12:	8a e2       	ldi	r24, 0x2A	; 42
     e14:	8f 83       	std	Y+7, r24	; 0x07
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <Calculator_Run+0xca>
                break;
            case CALCULATOR_BUTTON_DIV:
                operation = '/';
     e18:	8f e2       	ldi	r24, 0x2F	; 47
     e1a:	8f 83       	std	Y+7, r24	; 0x07
                break;
            default:
                break;
            }
            LCD_DisplayCharacter(operation);
     e1c:	8f 81       	ldd	r24, Y+7	; 0x07
     e1e:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <LCD_DisplayCharacter>
     e22:	a9 cf       	rjmp	.-174    	; 0xd76 <Calculator_Run+0x24>
        }
        else if (num2_flag == 0) {
     e24:	8c 81       	ldd	r24, Y+4	; 0x04
     e26:	88 23       	and	r24, r24
     e28:	81 f4       	brne	.+32     	; 0xe4a <Calculator_Run+0xf8>
            num2_flag = 1;
     e2a:	81 e0       	ldi	r24, 0x01	; 1
     e2c:	8c 83       	std	Y+4, r24	; 0x04
            num2 = Calculator_GetRealNumber(pressed_button);
     e2e:	89 81       	ldd	r24, Y+1	; 0x01
     e30:	0e 94 7b 07 	call	0xef6	; 0xef6 <Calculator_GetRealNumber>
     e34:	88 87       	std	Y+8, r24	; 0x08
            LCD_DisplayNumber(num2);
     e36:	88 85       	ldd	r24, Y+8	; 0x08
     e38:	88 2f       	mov	r24, r24
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	a0 e0       	ldi	r26, 0x00	; 0
     e3e:	b0 e0       	ldi	r27, 0x00	; 0
     e40:	bc 01       	movw	r22, r24
     e42:	cd 01       	movw	r24, r26
     e44:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <LCD_DisplayNumber>
     e48:	96 cf       	rjmp	.-212    	; 0xd76 <Calculator_Run+0x24>
        }
        else if (result_flag == 0) {
     e4a:	8a 81       	ldd	r24, Y+2	; 0x02
     e4c:	88 23       	and	r24, r24
     e4e:	09 f0       	breq	.+2      	; 0xe52 <Calculator_Run+0x100>
     e50:	92 cf       	rjmp	.-220    	; 0xd76 <Calculator_Run+0x24>
            if (pressed_button == CALCULATOR_BUTTON_EQUAL) {
     e52:	89 81       	ldd	r24, Y+1	; 0x01
     e54:	82 30       	cpi	r24, 0x02	; 2
     e56:	09 f0       	breq	.+2      	; 0xe5a <Calculator_Run+0x108>
     e58:	8e cf       	rjmp	.-228    	; 0xd76 <Calculator_Run+0x24>
                result_flag = 1;
     e5a:	81 e0       	ldi	r24, 0x01	; 1
     e5c:	8a 83       	std	Y+2, r24	; 0x02
                switch (operation)
     e5e:	8f 81       	ldd	r24, Y+7	; 0x07
     e60:	28 2f       	mov	r18, r24
     e62:	30 e0       	ldi	r19, 0x00	; 0
     e64:	3b 87       	std	Y+11, r19	; 0x0b
     e66:	2a 87       	std	Y+10, r18	; 0x0a
     e68:	8a 85       	ldd	r24, Y+10	; 0x0a
     e6a:	9b 85       	ldd	r25, Y+11	; 0x0b
     e6c:	8b 32       	cpi	r24, 0x2B	; 43
     e6e:	91 05       	cpc	r25, r1
     e70:	b1 f0       	breq	.+44     	; 0xe9e <Calculator_Run+0x14c>
     e72:	2a 85       	ldd	r18, Y+10	; 0x0a
     e74:	3b 85       	ldd	r19, Y+11	; 0x0b
     e76:	2c 32       	cpi	r18, 0x2C	; 44
     e78:	31 05       	cpc	r19, r1
     e7a:	34 f4       	brge	.+12     	; 0xe88 <Calculator_Run+0x136>
     e7c:	8a 85       	ldd	r24, Y+10	; 0x0a
     e7e:	9b 85       	ldd	r25, Y+11	; 0x0b
     e80:	8a 32       	cpi	r24, 0x2A	; 42
     e82:	91 05       	cpc	r25, r1
     e84:	b1 f0       	breq	.+44     	; 0xeb2 <Calculator_Run+0x160>
     e86:	22 c0       	rjmp	.+68     	; 0xecc <Calculator_Run+0x17a>
     e88:	2a 85       	ldd	r18, Y+10	; 0x0a
     e8a:	3b 85       	ldd	r19, Y+11	; 0x0b
     e8c:	2d 32       	cpi	r18, 0x2D	; 45
     e8e:	31 05       	cpc	r19, r1
     e90:	59 f0       	breq	.+22     	; 0xea8 <Calculator_Run+0x156>
     e92:	8a 85       	ldd	r24, Y+10	; 0x0a
     e94:	9b 85       	ldd	r25, Y+11	; 0x0b
     e96:	8f 32       	cpi	r24, 0x2F	; 47
     e98:	91 05       	cpc	r25, r1
     e9a:	91 f0       	breq	.+36     	; 0xec0 <Calculator_Run+0x16e>
     e9c:	17 c0       	rjmp	.+46     	; 0xecc <Calculator_Run+0x17a>
                {
                case '+':
                    result = num1 + num2;
     e9e:	89 85       	ldd	r24, Y+9	; 0x09
     ea0:	98 85       	ldd	r25, Y+8	; 0x08
     ea2:	89 0f       	add	r24, r25
     ea4:	8e 83       	std	Y+6, r24	; 0x06
     ea6:	12 c0       	rjmp	.+36     	; 0xecc <Calculator_Run+0x17a>
                    break;
                case '-':
                    result = num1 - num2;
     ea8:	89 85       	ldd	r24, Y+9	; 0x09
     eaa:	98 85       	ldd	r25, Y+8	; 0x08
     eac:	89 1b       	sub	r24, r25
     eae:	8e 83       	std	Y+6, r24	; 0x06
     eb0:	0d c0       	rjmp	.+26     	; 0xecc <Calculator_Run+0x17a>
                    break;
                case '*':
                    result = num1 * num2;
     eb2:	89 85       	ldd	r24, Y+9	; 0x09
     eb4:	98 85       	ldd	r25, Y+8	; 0x08
     eb6:	89 9f       	mul	r24, r25
     eb8:	80 2d       	mov	r24, r0
     eba:	11 24       	eor	r1, r1
     ebc:	8e 83       	std	Y+6, r24	; 0x06
     ebe:	06 c0       	rjmp	.+12     	; 0xecc <Calculator_Run+0x17a>
                    break;
                case '/':
                    result = num1 / num2;
     ec0:	89 85       	ldd	r24, Y+9	; 0x09
     ec2:	98 85       	ldd	r25, Y+8	; 0x08
     ec4:	69 2f       	mov	r22, r25
     ec6:	0e 94 b5 26 	call	0x4d6a	; 0x4d6a <__udivmodqi4>
     eca:	8e 83       	std	Y+6, r24	; 0x06
                    break;
                default:
                    break;
                }
                LCD_DisplayCharacter('=');
     ecc:	8d e3       	ldi	r24, 0x3D	; 61
     ece:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <LCD_DisplayCharacter>
                LCD_SetCursorPosition(1,0);
     ed2:	81 e0       	ldi	r24, 0x01	; 1
     ed4:	60 e0       	ldi	r22, 0x00	; 0
     ed6:	0e 94 60 1d 	call	0x3ac0	; 0x3ac0 <LCD_SetCursorPosition>
                LCD_DisplayString((u8*)"Result = ");
     eda:	80 e6       	ldi	r24, 0x60	; 96
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	0e 94 37 1d 	call	0x3a6e	; 0x3a6e <LCD_DisplayString>
                LCD_DisplayNumber(result);
     ee2:	8e 81       	ldd	r24, Y+6	; 0x06
     ee4:	88 2f       	mov	r24, r24
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	a0 e0       	ldi	r26, 0x00	; 0
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	bc 01       	movw	r22, r24
     eee:	cd 01       	movw	r24, r26
     ef0:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <LCD_DisplayNumber>
     ef4:	40 cf       	rjmp	.-384    	; 0xd76 <Calculator_Run+0x24>

00000ef6 <Calculator_GetRealNumber>:
            }
        }
    }
}

 u8 Calculator_GetRealNumber (Keypad_ButtonType button) {
     ef6:	df 93       	push	r29
     ef8:	cf 93       	push	r28
     efa:	00 d0       	rcall	.+0      	; 0xefc <Calculator_GetRealNumber+0x6>
     efc:	00 d0       	rcall	.+0      	; 0xefe <Calculator_GetRealNumber+0x8>
     efe:	cd b7       	in	r28, 0x3d	; 61
     f00:	de b7       	in	r29, 0x3e	; 62
     f02:	8a 83       	std	Y+2, r24	; 0x02
    u8 num = 0;
     f04:	19 82       	std	Y+1, r1	; 0x01
    switch (button)
     f06:	8a 81       	ldd	r24, Y+2	; 0x02
     f08:	28 2f       	mov	r18, r24
     f0a:	30 e0       	ldi	r19, 0x00	; 0
     f0c:	3c 83       	std	Y+4, r19	; 0x04
     f0e:	2b 83       	std	Y+3, r18	; 0x03
     f10:	8b 81       	ldd	r24, Y+3	; 0x03
     f12:	9c 81       	ldd	r25, Y+4	; 0x04
     f14:	88 30       	cpi	r24, 0x08	; 8
     f16:	91 05       	cpc	r25, r1
     f18:	09 f4       	brne	.+2      	; 0xf1c <Calculator_GetRealNumber+0x26>
     f1a:	4b c0       	rjmp	.+150    	; 0xfb2 <Calculator_GetRealNumber+0xbc>
     f1c:	2b 81       	ldd	r18, Y+3	; 0x03
     f1e:	3c 81       	ldd	r19, Y+4	; 0x04
     f20:	29 30       	cpi	r18, 0x09	; 9
     f22:	31 05       	cpc	r19, r1
     f24:	dc f4       	brge	.+54     	; 0xf5c <Calculator_GetRealNumber+0x66>
     f26:	8b 81       	ldd	r24, Y+3	; 0x03
     f28:	9c 81       	ldd	r25, Y+4	; 0x04
     f2a:	84 30       	cpi	r24, 0x04	; 4
     f2c:	91 05       	cpc	r25, r1
     f2e:	c1 f1       	breq	.+112    	; 0xfa0 <Calculator_GetRealNumber+0xaa>
     f30:	2b 81       	ldd	r18, Y+3	; 0x03
     f32:	3c 81       	ldd	r19, Y+4	; 0x04
     f34:	25 30       	cpi	r18, 0x05	; 5
     f36:	31 05       	cpc	r19, r1
     f38:	34 f4       	brge	.+12     	; 0xf46 <Calculator_GetRealNumber+0x50>
     f3a:	8b 81       	ldd	r24, Y+3	; 0x03
     f3c:	9c 81       	ldd	r25, Y+4	; 0x04
     f3e:	81 30       	cpi	r24, 0x01	; 1
     f40:	91 05       	cpc	r25, r1
     f42:	61 f1       	breq	.+88     	; 0xf9c <Calculator_GetRealNumber+0xa6>
     f44:	47 c0       	rjmp	.+142    	; 0xfd4 <Calculator_GetRealNumber+0xde>
     f46:	2b 81       	ldd	r18, Y+3	; 0x03
     f48:	3c 81       	ldd	r19, Y+4	; 0x04
     f4a:	25 30       	cpi	r18, 0x05	; 5
     f4c:	31 05       	cpc	r19, r1
     f4e:	59 f1       	breq	.+86     	; 0xfa6 <Calculator_GetRealNumber+0xb0>
     f50:	8b 81       	ldd	r24, Y+3	; 0x03
     f52:	9c 81       	ldd	r25, Y+4	; 0x04
     f54:	86 30       	cpi	r24, 0x06	; 6
     f56:	91 05       	cpc	r25, r1
     f58:	49 f1       	breq	.+82     	; 0xfac <Calculator_GetRealNumber+0xb6>
     f5a:	3c c0       	rjmp	.+120    	; 0xfd4 <Calculator_GetRealNumber+0xde>
     f5c:	2b 81       	ldd	r18, Y+3	; 0x03
     f5e:	3c 81       	ldd	r19, Y+4	; 0x04
     f60:	2c 30       	cpi	r18, 0x0C	; 12
     f62:	31 05       	cpc	r19, r1
     f64:	79 f1       	breq	.+94     	; 0xfc4 <Calculator_GetRealNumber+0xce>
     f66:	8b 81       	ldd	r24, Y+3	; 0x03
     f68:	9c 81       	ldd	r25, Y+4	; 0x04
     f6a:	8d 30       	cpi	r24, 0x0D	; 13
     f6c:	91 05       	cpc	r25, r1
     f6e:	5c f4       	brge	.+22     	; 0xf86 <Calculator_GetRealNumber+0x90>
     f70:	2b 81       	ldd	r18, Y+3	; 0x03
     f72:	3c 81       	ldd	r19, Y+4	; 0x04
     f74:	29 30       	cpi	r18, 0x09	; 9
     f76:	31 05       	cpc	r19, r1
     f78:	f9 f0       	breq	.+62     	; 0xfb8 <Calculator_GetRealNumber+0xc2>
     f7a:	8b 81       	ldd	r24, Y+3	; 0x03
     f7c:	9c 81       	ldd	r25, Y+4	; 0x04
     f7e:	8a 30       	cpi	r24, 0x0A	; 10
     f80:	91 05       	cpc	r25, r1
     f82:	e9 f0       	breq	.+58     	; 0xfbe <Calculator_GetRealNumber+0xc8>
     f84:	27 c0       	rjmp	.+78     	; 0xfd4 <Calculator_GetRealNumber+0xde>
     f86:	2b 81       	ldd	r18, Y+3	; 0x03
     f88:	3c 81       	ldd	r19, Y+4	; 0x04
     f8a:	2d 30       	cpi	r18, 0x0D	; 13
     f8c:	31 05       	cpc	r19, r1
     f8e:	e9 f0       	breq	.+58     	; 0xfca <Calculator_GetRealNumber+0xd4>
     f90:	8b 81       	ldd	r24, Y+3	; 0x03
     f92:	9c 81       	ldd	r25, Y+4	; 0x04
     f94:	8e 30       	cpi	r24, 0x0E	; 14
     f96:	91 05       	cpc	r25, r1
     f98:	d9 f0       	breq	.+54     	; 0xfd0 <Calculator_GetRealNumber+0xda>
     f9a:	1c c0       	rjmp	.+56     	; 0xfd4 <Calculator_GetRealNumber+0xde>
    {
    case CALCULATOR_BUTTON_NUM0:
        num = 0;
     f9c:	19 82       	std	Y+1, r1	; 0x01
     f9e:	1a c0       	rjmp	.+52     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM1:
        num = 1;
     fa0:	81 e0       	ldi	r24, 0x01	; 1
     fa2:	89 83       	std	Y+1, r24	; 0x01
     fa4:	17 c0       	rjmp	.+46     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM2:
        num = 2;
     fa6:	82 e0       	ldi	r24, 0x02	; 2
     fa8:	89 83       	std	Y+1, r24	; 0x01
     faa:	14 c0       	rjmp	.+40     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM3:
        num = 3;
     fac:	83 e0       	ldi	r24, 0x03	; 3
     fae:	89 83       	std	Y+1, r24	; 0x01
     fb0:	11 c0       	rjmp	.+34     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM4:
        num = 4;
     fb2:	84 e0       	ldi	r24, 0x04	; 4
     fb4:	89 83       	std	Y+1, r24	; 0x01
     fb6:	0e c0       	rjmp	.+28     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM5:
        num = 5;
     fb8:	85 e0       	ldi	r24, 0x05	; 5
     fba:	89 83       	std	Y+1, r24	; 0x01
     fbc:	0b c0       	rjmp	.+22     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM6:
        num = 6;
     fbe:	86 e0       	ldi	r24, 0x06	; 6
     fc0:	89 83       	std	Y+1, r24	; 0x01
     fc2:	08 c0       	rjmp	.+16     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM7:
        num = 7;
     fc4:	87 e0       	ldi	r24, 0x07	; 7
     fc6:	89 83       	std	Y+1, r24	; 0x01
     fc8:	05 c0       	rjmp	.+10     	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM8:
        num = 8;
     fca:	88 e0       	ldi	r24, 0x08	; 8
     fcc:	89 83       	std	Y+1, r24	; 0x01
     fce:	02 c0       	rjmp	.+4      	; 0xfd4 <Calculator_GetRealNumber+0xde>
        break;
    case CALCULATOR_BUTTON_NUM9:
        num = 9;
     fd0:	89 e0       	ldi	r24, 0x09	; 9
     fd2:	89 83       	std	Y+1, r24	; 0x01
        break;
    default:
        break;
    }
    return num;
     fd4:	89 81       	ldd	r24, Y+1	; 0x01
}
     fd6:	0f 90       	pop	r0
     fd8:	0f 90       	pop	r0
     fda:	0f 90       	pop	r0
     fdc:	0f 90       	pop	r0
     fde:	cf 91       	pop	r28
     fe0:	df 91       	pop	r29
     fe2:	08 95       	ret

00000fe4 <DIO_FlipPinLevel>:
#include "std_types.h"
#include "macros.h"
#include "DIO.h"

void DIO_FlipPinLevel(DIO_PortType port, DIO_PinType pin) {
     fe4:	df 93       	push	r29
     fe6:	cf 93       	push	r28
     fe8:	00 d0       	rcall	.+0      	; 0xfea <DIO_FlipPinLevel+0x6>
     fea:	00 d0       	rcall	.+0      	; 0xfec <DIO_FlipPinLevel+0x8>
     fec:	cd b7       	in	r28, 0x3d	; 61
     fee:	de b7       	in	r29, 0x3e	; 62
     ff0:	89 83       	std	Y+1, r24	; 0x01
     ff2:	6a 83       	std	Y+2, r22	; 0x02
    switch (port)
     ff4:	89 81       	ldd	r24, Y+1	; 0x01
     ff6:	28 2f       	mov	r18, r24
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	3c 83       	std	Y+4, r19	; 0x04
     ffc:	2b 83       	std	Y+3, r18	; 0x03
     ffe:	8b 81       	ldd	r24, Y+3	; 0x03
    1000:	9c 81       	ldd	r25, Y+4	; 0x04
    1002:	81 30       	cpi	r24, 0x01	; 1
    1004:	91 05       	cpc	r25, r1
    1006:	49 f1       	breq	.+82     	; 0x105a <DIO_FlipPinLevel+0x76>
    1008:	2b 81       	ldd	r18, Y+3	; 0x03
    100a:	3c 81       	ldd	r19, Y+4	; 0x04
    100c:	22 30       	cpi	r18, 0x02	; 2
    100e:	31 05       	cpc	r19, r1
    1010:	2c f4       	brge	.+10     	; 0x101c <DIO_FlipPinLevel+0x38>
    1012:	8b 81       	ldd	r24, Y+3	; 0x03
    1014:	9c 81       	ldd	r25, Y+4	; 0x04
    1016:	00 97       	sbiw	r24, 0x00	; 0
    1018:	61 f0       	breq	.+24     	; 0x1032 <DIO_FlipPinLevel+0x4e>
    101a:	5a c0       	rjmp	.+180    	; 0x10d0 <DIO_FlipPinLevel+0xec>
    101c:	2b 81       	ldd	r18, Y+3	; 0x03
    101e:	3c 81       	ldd	r19, Y+4	; 0x04
    1020:	22 30       	cpi	r18, 0x02	; 2
    1022:	31 05       	cpc	r19, r1
    1024:	71 f1       	breq	.+92     	; 0x1082 <DIO_FlipPinLevel+0x9e>
    1026:	8b 81       	ldd	r24, Y+3	; 0x03
    1028:	9c 81       	ldd	r25, Y+4	; 0x04
    102a:	83 30       	cpi	r24, 0x03	; 3
    102c:	91 05       	cpc	r25, r1
    102e:	e9 f1       	breq	.+122    	; 0x10aa <DIO_FlipPinLevel+0xc6>
    1030:	4f c0       	rjmp	.+158    	; 0x10d0 <DIO_FlipPinLevel+0xec>
    {
    case DIO_PORTA:
        TOG_BIT(PORTA, pin);
    1032:	ab e3       	ldi	r26, 0x3B	; 59
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	eb e3       	ldi	r30, 0x3B	; 59
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	48 2f       	mov	r20, r24
    103e:	8a 81       	ldd	r24, Y+2	; 0x02
    1040:	28 2f       	mov	r18, r24
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	02 2e       	mov	r0, r18
    104a:	02 c0       	rjmp	.+4      	; 0x1050 <DIO_FlipPinLevel+0x6c>
    104c:	88 0f       	add	r24, r24
    104e:	99 1f       	adc	r25, r25
    1050:	0a 94       	dec	r0
    1052:	e2 f7       	brpl	.-8      	; 0x104c <DIO_FlipPinLevel+0x68>
    1054:	84 27       	eor	r24, r20
    1056:	8c 93       	st	X, r24
    1058:	3b c0       	rjmp	.+118    	; 0x10d0 <DIO_FlipPinLevel+0xec>
        break;
    case DIO_PORTB:
        TOG_BIT(PORTB, pin);
    105a:	a8 e3       	ldi	r26, 0x38	; 56
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	e8 e3       	ldi	r30, 0x38	; 56
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	48 2f       	mov	r20, r24
    1066:	8a 81       	ldd	r24, Y+2	; 0x02
    1068:	28 2f       	mov	r18, r24
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	02 2e       	mov	r0, r18
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <DIO_FlipPinLevel+0x94>
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	0a 94       	dec	r0
    107a:	e2 f7       	brpl	.-8      	; 0x1074 <DIO_FlipPinLevel+0x90>
    107c:	84 27       	eor	r24, r20
    107e:	8c 93       	st	X, r24
    1080:	27 c0       	rjmp	.+78     	; 0x10d0 <DIO_FlipPinLevel+0xec>
        break;
    case DIO_PORTC:
        TOG_BIT(PORTC, pin);
    1082:	a5 e3       	ldi	r26, 0x35	; 53
    1084:	b0 e0       	ldi	r27, 0x00	; 0
    1086:	e5 e3       	ldi	r30, 0x35	; 53
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	80 81       	ld	r24, Z
    108c:	48 2f       	mov	r20, r24
    108e:	8a 81       	ldd	r24, Y+2	; 0x02
    1090:	28 2f       	mov	r18, r24
    1092:	30 e0       	ldi	r19, 0x00	; 0
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	02 2e       	mov	r0, r18
    109a:	02 c0       	rjmp	.+4      	; 0x10a0 <DIO_FlipPinLevel+0xbc>
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	0a 94       	dec	r0
    10a2:	e2 f7       	brpl	.-8      	; 0x109c <DIO_FlipPinLevel+0xb8>
    10a4:	84 27       	eor	r24, r20
    10a6:	8c 93       	st	X, r24
    10a8:	13 c0       	rjmp	.+38     	; 0x10d0 <DIO_FlipPinLevel+0xec>
        break;
    case DIO_PORTD:
        TOG_BIT(PORTD, pin);
    10aa:	a2 e3       	ldi	r26, 0x32	; 50
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	e2 e3       	ldi	r30, 0x32	; 50
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	48 2f       	mov	r20, r24
    10b6:	8a 81       	ldd	r24, Y+2	; 0x02
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	02 2e       	mov	r0, r18
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <DIO_FlipPinLevel+0xe4>
    10c4:	88 0f       	add	r24, r24
    10c6:	99 1f       	adc	r25, r25
    10c8:	0a 94       	dec	r0
    10ca:	e2 f7       	brpl	.-8      	; 0x10c4 <DIO_FlipPinLevel+0xe0>
    10cc:	84 27       	eor	r24, r20
    10ce:	8c 93       	st	X, r24
        break;
    default:
        break;
    }
}
    10d0:	0f 90       	pop	r0
    10d2:	0f 90       	pop	r0
    10d4:	0f 90       	pop	r0
    10d6:	0f 90       	pop	r0
    10d8:	cf 91       	pop	r28
    10da:	df 91       	pop	r29
    10dc:	08 95       	ret

000010de <DIO_SetPinMode>:
void DIO_SetPinMode(DIO_PortType port, DIO_PinType pin, DIO_ModeType mode) {
    10de:	df 93       	push	r29
    10e0:	cf 93       	push	r28
    10e2:	cd b7       	in	r28, 0x3d	; 61
    10e4:	de b7       	in	r29, 0x3e	; 62
    10e6:	29 97       	sbiw	r28, 0x09	; 9
    10e8:	0f b6       	in	r0, 0x3f	; 63
    10ea:	f8 94       	cli
    10ec:	de bf       	out	0x3e, r29	; 62
    10ee:	0f be       	out	0x3f, r0	; 63
    10f0:	cd bf       	out	0x3d, r28	; 61
    10f2:	89 83       	std	Y+1, r24	; 0x01
    10f4:	6a 83       	std	Y+2, r22	; 0x02
    10f6:	4b 83       	std	Y+3, r20	; 0x03
    if (mode == DIO_INPUT_FLOATING)
    10f8:	8b 81       	ldd	r24, Y+3	; 0x03
    10fa:	88 23       	and	r24, r24
    10fc:	09 f0       	breq	.+2      	; 0x1100 <DIO_SetPinMode+0x22>
    10fe:	c2 c0       	rjmp	.+388    	; 0x1284 <DIO_SetPinMode+0x1a6>
    {
        switch (port)
    1100:	89 81       	ldd	r24, Y+1	; 0x01
    1102:	28 2f       	mov	r18, r24
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	39 87       	std	Y+9, r19	; 0x09
    1108:	28 87       	std	Y+8, r18	; 0x08
    110a:	88 85       	ldd	r24, Y+8	; 0x08
    110c:	99 85       	ldd	r25, Y+9	; 0x09
    110e:	81 30       	cpi	r24, 0x01	; 1
    1110:	91 05       	cpc	r25, r1
    1112:	09 f4       	brne	.+2      	; 0x1116 <DIO_SetPinMode+0x38>
    1114:	3f c0       	rjmp	.+126    	; 0x1194 <DIO_SetPinMode+0xb6>
    1116:	28 85       	ldd	r18, Y+8	; 0x08
    1118:	39 85       	ldd	r19, Y+9	; 0x09
    111a:	22 30       	cpi	r18, 0x02	; 2
    111c:	31 05       	cpc	r19, r1
    111e:	2c f4       	brge	.+10     	; 0x112a <DIO_SetPinMode+0x4c>
    1120:	88 85       	ldd	r24, Y+8	; 0x08
    1122:	99 85       	ldd	r25, Y+9	; 0x09
    1124:	00 97       	sbiw	r24, 0x00	; 0
    1126:	71 f0       	breq	.+28     	; 0x1144 <DIO_SetPinMode+0x66>
    1128:	e1 c1       	rjmp	.+962    	; 0x14ec <DIO_SetPinMode+0x40e>
    112a:	28 85       	ldd	r18, Y+8	; 0x08
    112c:	39 85       	ldd	r19, Y+9	; 0x09
    112e:	22 30       	cpi	r18, 0x02	; 2
    1130:	31 05       	cpc	r19, r1
    1132:	09 f4       	brne	.+2      	; 0x1136 <DIO_SetPinMode+0x58>
    1134:	57 c0       	rjmp	.+174    	; 0x11e4 <DIO_SetPinMode+0x106>
    1136:	88 85       	ldd	r24, Y+8	; 0x08
    1138:	99 85       	ldd	r25, Y+9	; 0x09
    113a:	83 30       	cpi	r24, 0x03	; 3
    113c:	91 05       	cpc	r25, r1
    113e:	09 f4       	brne	.+2      	; 0x1142 <DIO_SetPinMode+0x64>
    1140:	79 c0       	rjmp	.+242    	; 0x1234 <DIO_SetPinMode+0x156>
    1142:	d4 c1       	rjmp	.+936    	; 0x14ec <DIO_SetPinMode+0x40e>
        {
        case DIO_PORTA:
            CLR_BIT(DDRA, pin);
    1144:	aa e3       	ldi	r26, 0x3A	; 58
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	ea e3       	ldi	r30, 0x3A	; 58
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	48 2f       	mov	r20, r24
    1150:	8a 81       	ldd	r24, Y+2	; 0x02
    1152:	28 2f       	mov	r18, r24
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	81 e0       	ldi	r24, 0x01	; 1
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	02 c0       	rjmp	.+4      	; 0x1160 <DIO_SetPinMode+0x82>
    115c:	88 0f       	add	r24, r24
    115e:	99 1f       	adc	r25, r25
    1160:	2a 95       	dec	r18
    1162:	e2 f7       	brpl	.-8      	; 0x115c <DIO_SetPinMode+0x7e>
    1164:	80 95       	com	r24
    1166:	84 23       	and	r24, r20
    1168:	8c 93       	st	X, r24
            CLR_BIT(PORTA, pin);
    116a:	ab e3       	ldi	r26, 0x3B	; 59
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	eb e3       	ldi	r30, 0x3B	; 59
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	48 2f       	mov	r20, r24
    1176:	8a 81       	ldd	r24, Y+2	; 0x02
    1178:	28 2f       	mov	r18, r24
    117a:	30 e0       	ldi	r19, 0x00	; 0
    117c:	81 e0       	ldi	r24, 0x01	; 1
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	02 2e       	mov	r0, r18
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <DIO_SetPinMode+0xaa>
    1184:	88 0f       	add	r24, r24
    1186:	99 1f       	adc	r25, r25
    1188:	0a 94       	dec	r0
    118a:	e2 f7       	brpl	.-8      	; 0x1184 <DIO_SetPinMode+0xa6>
    118c:	80 95       	com	r24
    118e:	84 23       	and	r24, r20
    1190:	8c 93       	st	X, r24
    1192:	ac c1       	rjmp	.+856    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTB:
            CLR_BIT(DDRB, pin);
    1194:	a7 e3       	ldi	r26, 0x37	; 55
    1196:	b0 e0       	ldi	r27, 0x00	; 0
    1198:	e7 e3       	ldi	r30, 0x37	; 55
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	80 81       	ld	r24, Z
    119e:	48 2f       	mov	r20, r24
    11a0:	8a 81       	ldd	r24, Y+2	; 0x02
    11a2:	28 2f       	mov	r18, r24
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	02 c0       	rjmp	.+4      	; 0x11b0 <DIO_SetPinMode+0xd2>
    11ac:	88 0f       	add	r24, r24
    11ae:	99 1f       	adc	r25, r25
    11b0:	2a 95       	dec	r18
    11b2:	e2 f7       	brpl	.-8      	; 0x11ac <DIO_SetPinMode+0xce>
    11b4:	80 95       	com	r24
    11b6:	84 23       	and	r24, r20
    11b8:	8c 93       	st	X, r24
            CLR_BIT(PORTB, pin);
    11ba:	a8 e3       	ldi	r26, 0x38	; 56
    11bc:	b0 e0       	ldi	r27, 0x00	; 0
    11be:	e8 e3       	ldi	r30, 0x38	; 56
    11c0:	f0 e0       	ldi	r31, 0x00	; 0
    11c2:	80 81       	ld	r24, Z
    11c4:	48 2f       	mov	r20, r24
    11c6:	8a 81       	ldd	r24, Y+2	; 0x02
    11c8:	28 2f       	mov	r18, r24
    11ca:	30 e0       	ldi	r19, 0x00	; 0
    11cc:	81 e0       	ldi	r24, 0x01	; 1
    11ce:	90 e0       	ldi	r25, 0x00	; 0
    11d0:	02 2e       	mov	r0, r18
    11d2:	02 c0       	rjmp	.+4      	; 0x11d8 <DIO_SetPinMode+0xfa>
    11d4:	88 0f       	add	r24, r24
    11d6:	99 1f       	adc	r25, r25
    11d8:	0a 94       	dec	r0
    11da:	e2 f7       	brpl	.-8      	; 0x11d4 <DIO_SetPinMode+0xf6>
    11dc:	80 95       	com	r24
    11de:	84 23       	and	r24, r20
    11e0:	8c 93       	st	X, r24
    11e2:	84 c1       	rjmp	.+776    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTC:
            CLR_BIT(DDRC, pin);
    11e4:	a4 e3       	ldi	r26, 0x34	; 52
    11e6:	b0 e0       	ldi	r27, 0x00	; 0
    11e8:	e4 e3       	ldi	r30, 0x34	; 52
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	48 2f       	mov	r20, r24
    11f0:	8a 81       	ldd	r24, Y+2	; 0x02
    11f2:	28 2f       	mov	r18, r24
    11f4:	30 e0       	ldi	r19, 0x00	; 0
    11f6:	81 e0       	ldi	r24, 0x01	; 1
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	02 c0       	rjmp	.+4      	; 0x1200 <DIO_SetPinMode+0x122>
    11fc:	88 0f       	add	r24, r24
    11fe:	99 1f       	adc	r25, r25
    1200:	2a 95       	dec	r18
    1202:	e2 f7       	brpl	.-8      	; 0x11fc <DIO_SetPinMode+0x11e>
    1204:	80 95       	com	r24
    1206:	84 23       	and	r24, r20
    1208:	8c 93       	st	X, r24
            CLR_BIT(PORTC, pin);
    120a:	a5 e3       	ldi	r26, 0x35	; 53
    120c:	b0 e0       	ldi	r27, 0x00	; 0
    120e:	e5 e3       	ldi	r30, 0x35	; 53
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	80 81       	ld	r24, Z
    1214:	48 2f       	mov	r20, r24
    1216:	8a 81       	ldd	r24, Y+2	; 0x02
    1218:	28 2f       	mov	r18, r24
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	81 e0       	ldi	r24, 0x01	; 1
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	02 2e       	mov	r0, r18
    1222:	02 c0       	rjmp	.+4      	; 0x1228 <DIO_SetPinMode+0x14a>
    1224:	88 0f       	add	r24, r24
    1226:	99 1f       	adc	r25, r25
    1228:	0a 94       	dec	r0
    122a:	e2 f7       	brpl	.-8      	; 0x1224 <DIO_SetPinMode+0x146>
    122c:	80 95       	com	r24
    122e:	84 23       	and	r24, r20
    1230:	8c 93       	st	X, r24
    1232:	5c c1       	rjmp	.+696    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTD:
            CLR_BIT(DDRD, pin);
    1234:	a1 e3       	ldi	r26, 0x31	; 49
    1236:	b0 e0       	ldi	r27, 0x00	; 0
    1238:	e1 e3       	ldi	r30, 0x31	; 49
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	80 81       	ld	r24, Z
    123e:	48 2f       	mov	r20, r24
    1240:	8a 81       	ldd	r24, Y+2	; 0x02
    1242:	28 2f       	mov	r18, r24
    1244:	30 e0       	ldi	r19, 0x00	; 0
    1246:	81 e0       	ldi	r24, 0x01	; 1
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	02 c0       	rjmp	.+4      	; 0x1250 <DIO_SetPinMode+0x172>
    124c:	88 0f       	add	r24, r24
    124e:	99 1f       	adc	r25, r25
    1250:	2a 95       	dec	r18
    1252:	e2 f7       	brpl	.-8      	; 0x124c <DIO_SetPinMode+0x16e>
    1254:	80 95       	com	r24
    1256:	84 23       	and	r24, r20
    1258:	8c 93       	st	X, r24
            CLR_BIT(PORTD, pin);
    125a:	a2 e3       	ldi	r26, 0x32	; 50
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	e2 e3       	ldi	r30, 0x32	; 50
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	48 2f       	mov	r20, r24
    1266:	8a 81       	ldd	r24, Y+2	; 0x02
    1268:	28 2f       	mov	r18, r24
    126a:	30 e0       	ldi	r19, 0x00	; 0
    126c:	81 e0       	ldi	r24, 0x01	; 1
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	02 2e       	mov	r0, r18
    1272:	02 c0       	rjmp	.+4      	; 0x1278 <DIO_SetPinMode+0x19a>
    1274:	88 0f       	add	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	0a 94       	dec	r0
    127a:	e2 f7       	brpl	.-8      	; 0x1274 <DIO_SetPinMode+0x196>
    127c:	80 95       	com	r24
    127e:	84 23       	and	r24, r20
    1280:	8c 93       	st	X, r24
    1282:	34 c1       	rjmp	.+616    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        default:
            break;
        }
    }
    else if (mode == DIO_INPUT_PULLUP)
    1284:	8b 81       	ldd	r24, Y+3	; 0x03
    1286:	81 30       	cpi	r24, 0x01	; 1
    1288:	09 f0       	breq	.+2      	; 0x128c <DIO_SetPinMode+0x1ae>
    128a:	be c0       	rjmp	.+380    	; 0x1408 <DIO_SetPinMode+0x32a>
    {
        switch (port)
    128c:	89 81       	ldd	r24, Y+1	; 0x01
    128e:	28 2f       	mov	r18, r24
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	3f 83       	std	Y+7, r19	; 0x07
    1294:	2e 83       	std	Y+6, r18	; 0x06
    1296:	8e 81       	ldd	r24, Y+6	; 0x06
    1298:	9f 81       	ldd	r25, Y+7	; 0x07
    129a:	81 30       	cpi	r24, 0x01	; 1
    129c:	91 05       	cpc	r25, r1
    129e:	09 f4       	brne	.+2      	; 0x12a2 <DIO_SetPinMode+0x1c4>
    12a0:	3e c0       	rjmp	.+124    	; 0x131e <DIO_SetPinMode+0x240>
    12a2:	2e 81       	ldd	r18, Y+6	; 0x06
    12a4:	3f 81       	ldd	r19, Y+7	; 0x07
    12a6:	22 30       	cpi	r18, 0x02	; 2
    12a8:	31 05       	cpc	r19, r1
    12aa:	2c f4       	brge	.+10     	; 0x12b6 <DIO_SetPinMode+0x1d8>
    12ac:	8e 81       	ldd	r24, Y+6	; 0x06
    12ae:	9f 81       	ldd	r25, Y+7	; 0x07
    12b0:	00 97       	sbiw	r24, 0x00	; 0
    12b2:	71 f0       	breq	.+28     	; 0x12d0 <DIO_SetPinMode+0x1f2>
    12b4:	1b c1       	rjmp	.+566    	; 0x14ec <DIO_SetPinMode+0x40e>
    12b6:	2e 81       	ldd	r18, Y+6	; 0x06
    12b8:	3f 81       	ldd	r19, Y+7	; 0x07
    12ba:	22 30       	cpi	r18, 0x02	; 2
    12bc:	31 05       	cpc	r19, r1
    12be:	09 f4       	brne	.+2      	; 0x12c2 <DIO_SetPinMode+0x1e4>
    12c0:	55 c0       	rjmp	.+170    	; 0x136c <DIO_SetPinMode+0x28e>
    12c2:	8e 81       	ldd	r24, Y+6	; 0x06
    12c4:	9f 81       	ldd	r25, Y+7	; 0x07
    12c6:	83 30       	cpi	r24, 0x03	; 3
    12c8:	91 05       	cpc	r25, r1
    12ca:	09 f4       	brne	.+2      	; 0x12ce <DIO_SetPinMode+0x1f0>
    12cc:	76 c0       	rjmp	.+236    	; 0x13ba <DIO_SetPinMode+0x2dc>
    12ce:	0e c1       	rjmp	.+540    	; 0x14ec <DIO_SetPinMode+0x40e>
        {
        case DIO_PORTA:
            CLR_BIT(DDRA, pin);
    12d0:	aa e3       	ldi	r26, 0x3A	; 58
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	ea e3       	ldi	r30, 0x3A	; 58
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	48 2f       	mov	r20, r24
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	28 2f       	mov	r18, r24
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	81 e0       	ldi	r24, 0x01	; 1
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	02 c0       	rjmp	.+4      	; 0x12ec <DIO_SetPinMode+0x20e>
    12e8:	88 0f       	add	r24, r24
    12ea:	99 1f       	adc	r25, r25
    12ec:	2a 95       	dec	r18
    12ee:	e2 f7       	brpl	.-8      	; 0x12e8 <DIO_SetPinMode+0x20a>
    12f0:	80 95       	com	r24
    12f2:	84 23       	and	r24, r20
    12f4:	8c 93       	st	X, r24
            SET_BIT(PORTA, pin);
    12f6:	ab e3       	ldi	r26, 0x3B	; 59
    12f8:	b0 e0       	ldi	r27, 0x00	; 0
    12fa:	eb e3       	ldi	r30, 0x3B	; 59
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	80 81       	ld	r24, Z
    1300:	48 2f       	mov	r20, r24
    1302:	8a 81       	ldd	r24, Y+2	; 0x02
    1304:	28 2f       	mov	r18, r24
    1306:	30 e0       	ldi	r19, 0x00	; 0
    1308:	81 e0       	ldi	r24, 0x01	; 1
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	02 2e       	mov	r0, r18
    130e:	02 c0       	rjmp	.+4      	; 0x1314 <DIO_SetPinMode+0x236>
    1310:	88 0f       	add	r24, r24
    1312:	99 1f       	adc	r25, r25
    1314:	0a 94       	dec	r0
    1316:	e2 f7       	brpl	.-8      	; 0x1310 <DIO_SetPinMode+0x232>
    1318:	84 2b       	or	r24, r20
    131a:	8c 93       	st	X, r24
    131c:	e7 c0       	rjmp	.+462    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTB:
            CLR_BIT(DDRB, pin);
    131e:	a7 e3       	ldi	r26, 0x37	; 55
    1320:	b0 e0       	ldi	r27, 0x00	; 0
    1322:	e7 e3       	ldi	r30, 0x37	; 55
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	48 2f       	mov	r20, r24
    132a:	8a 81       	ldd	r24, Y+2	; 0x02
    132c:	28 2f       	mov	r18, r24
    132e:	30 e0       	ldi	r19, 0x00	; 0
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	02 c0       	rjmp	.+4      	; 0x133a <DIO_SetPinMode+0x25c>
    1336:	88 0f       	add	r24, r24
    1338:	99 1f       	adc	r25, r25
    133a:	2a 95       	dec	r18
    133c:	e2 f7       	brpl	.-8      	; 0x1336 <DIO_SetPinMode+0x258>
    133e:	80 95       	com	r24
    1340:	84 23       	and	r24, r20
    1342:	8c 93       	st	X, r24
            SET_BIT(PORTB, pin);
    1344:	a8 e3       	ldi	r26, 0x38	; 56
    1346:	b0 e0       	ldi	r27, 0x00	; 0
    1348:	e8 e3       	ldi	r30, 0x38	; 56
    134a:	f0 e0       	ldi	r31, 0x00	; 0
    134c:	80 81       	ld	r24, Z
    134e:	48 2f       	mov	r20, r24
    1350:	8a 81       	ldd	r24, Y+2	; 0x02
    1352:	28 2f       	mov	r18, r24
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	81 e0       	ldi	r24, 0x01	; 1
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	02 2e       	mov	r0, r18
    135c:	02 c0       	rjmp	.+4      	; 0x1362 <DIO_SetPinMode+0x284>
    135e:	88 0f       	add	r24, r24
    1360:	99 1f       	adc	r25, r25
    1362:	0a 94       	dec	r0
    1364:	e2 f7       	brpl	.-8      	; 0x135e <DIO_SetPinMode+0x280>
    1366:	84 2b       	or	r24, r20
    1368:	8c 93       	st	X, r24
    136a:	c0 c0       	rjmp	.+384    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTC:
            CLR_BIT(DDRC, pin);
    136c:	a4 e3       	ldi	r26, 0x34	; 52
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	e4 e3       	ldi	r30, 0x34	; 52
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	48 2f       	mov	r20, r24
    1378:	8a 81       	ldd	r24, Y+2	; 0x02
    137a:	28 2f       	mov	r18, r24
    137c:	30 e0       	ldi	r19, 0x00	; 0
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	02 c0       	rjmp	.+4      	; 0x1388 <DIO_SetPinMode+0x2aa>
    1384:	88 0f       	add	r24, r24
    1386:	99 1f       	adc	r25, r25
    1388:	2a 95       	dec	r18
    138a:	e2 f7       	brpl	.-8      	; 0x1384 <DIO_SetPinMode+0x2a6>
    138c:	80 95       	com	r24
    138e:	84 23       	and	r24, r20
    1390:	8c 93       	st	X, r24
            SET_BIT(PORTC, pin);
    1392:	a5 e3       	ldi	r26, 0x35	; 53
    1394:	b0 e0       	ldi	r27, 0x00	; 0
    1396:	e5 e3       	ldi	r30, 0x35	; 53
    1398:	f0 e0       	ldi	r31, 0x00	; 0
    139a:	80 81       	ld	r24, Z
    139c:	48 2f       	mov	r20, r24
    139e:	8a 81       	ldd	r24, Y+2	; 0x02
    13a0:	28 2f       	mov	r18, r24
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	81 e0       	ldi	r24, 0x01	; 1
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	02 2e       	mov	r0, r18
    13aa:	02 c0       	rjmp	.+4      	; 0x13b0 <DIO_SetPinMode+0x2d2>
    13ac:	88 0f       	add	r24, r24
    13ae:	99 1f       	adc	r25, r25
    13b0:	0a 94       	dec	r0
    13b2:	e2 f7       	brpl	.-8      	; 0x13ac <DIO_SetPinMode+0x2ce>
    13b4:	84 2b       	or	r24, r20
    13b6:	8c 93       	st	X, r24
    13b8:	99 c0       	rjmp	.+306    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTD:
            CLR_BIT(DDRD, pin);
    13ba:	a1 e3       	ldi	r26, 0x31	; 49
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	e1 e3       	ldi	r30, 0x31	; 49
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	48 2f       	mov	r20, r24
    13c6:	8a 81       	ldd	r24, Y+2	; 0x02
    13c8:	28 2f       	mov	r18, r24
    13ca:	30 e0       	ldi	r19, 0x00	; 0
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	02 c0       	rjmp	.+4      	; 0x13d6 <DIO_SetPinMode+0x2f8>
    13d2:	88 0f       	add	r24, r24
    13d4:	99 1f       	adc	r25, r25
    13d6:	2a 95       	dec	r18
    13d8:	e2 f7       	brpl	.-8      	; 0x13d2 <DIO_SetPinMode+0x2f4>
    13da:	80 95       	com	r24
    13dc:	84 23       	and	r24, r20
    13de:	8c 93       	st	X, r24
            SET_BIT(PORTD, pin);
    13e0:	a2 e3       	ldi	r26, 0x32	; 50
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	e2 e3       	ldi	r30, 0x32	; 50
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	48 2f       	mov	r20, r24
    13ec:	8a 81       	ldd	r24, Y+2	; 0x02
    13ee:	28 2f       	mov	r18, r24
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	81 e0       	ldi	r24, 0x01	; 1
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	02 2e       	mov	r0, r18
    13f8:	02 c0       	rjmp	.+4      	; 0x13fe <DIO_SetPinMode+0x320>
    13fa:	88 0f       	add	r24, r24
    13fc:	99 1f       	adc	r25, r25
    13fe:	0a 94       	dec	r0
    1400:	e2 f7       	brpl	.-8      	; 0x13fa <DIO_SetPinMode+0x31c>
    1402:	84 2b       	or	r24, r20
    1404:	8c 93       	st	X, r24
    1406:	72 c0       	rjmp	.+228    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        default:
            break;
        }
    }
    else if (mode == DIO_OUTPUT)
    1408:	8b 81       	ldd	r24, Y+3	; 0x03
    140a:	82 30       	cpi	r24, 0x02	; 2
    140c:	09 f0       	breq	.+2      	; 0x1410 <DIO_SetPinMode+0x332>
    140e:	6e c0       	rjmp	.+220    	; 0x14ec <DIO_SetPinMode+0x40e>
    {
        switch (port)
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	28 2f       	mov	r18, r24
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	3d 83       	std	Y+5, r19	; 0x05
    1418:	2c 83       	std	Y+4, r18	; 0x04
    141a:	8c 81       	ldd	r24, Y+4	; 0x04
    141c:	9d 81       	ldd	r25, Y+5	; 0x05
    141e:	81 30       	cpi	r24, 0x01	; 1
    1420:	91 05       	cpc	r25, r1
    1422:	49 f1       	breq	.+82     	; 0x1476 <DIO_SetPinMode+0x398>
    1424:	2c 81       	ldd	r18, Y+4	; 0x04
    1426:	3d 81       	ldd	r19, Y+5	; 0x05
    1428:	22 30       	cpi	r18, 0x02	; 2
    142a:	31 05       	cpc	r19, r1
    142c:	2c f4       	brge	.+10     	; 0x1438 <DIO_SetPinMode+0x35a>
    142e:	8c 81       	ldd	r24, Y+4	; 0x04
    1430:	9d 81       	ldd	r25, Y+5	; 0x05
    1432:	00 97       	sbiw	r24, 0x00	; 0
    1434:	61 f0       	breq	.+24     	; 0x144e <DIO_SetPinMode+0x370>
    1436:	5a c0       	rjmp	.+180    	; 0x14ec <DIO_SetPinMode+0x40e>
    1438:	2c 81       	ldd	r18, Y+4	; 0x04
    143a:	3d 81       	ldd	r19, Y+5	; 0x05
    143c:	22 30       	cpi	r18, 0x02	; 2
    143e:	31 05       	cpc	r19, r1
    1440:	71 f1       	breq	.+92     	; 0x149e <DIO_SetPinMode+0x3c0>
    1442:	8c 81       	ldd	r24, Y+4	; 0x04
    1444:	9d 81       	ldd	r25, Y+5	; 0x05
    1446:	83 30       	cpi	r24, 0x03	; 3
    1448:	91 05       	cpc	r25, r1
    144a:	e9 f1       	breq	.+122    	; 0x14c6 <DIO_SetPinMode+0x3e8>
    144c:	4f c0       	rjmp	.+158    	; 0x14ec <DIO_SetPinMode+0x40e>
        {
        case DIO_PORTA:
            SET_BIT(DDRA, pin);
    144e:	aa e3       	ldi	r26, 0x3A	; 58
    1450:	b0 e0       	ldi	r27, 0x00	; 0
    1452:	ea e3       	ldi	r30, 0x3A	; 58
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	80 81       	ld	r24, Z
    1458:	48 2f       	mov	r20, r24
    145a:	8a 81       	ldd	r24, Y+2	; 0x02
    145c:	28 2f       	mov	r18, r24
    145e:	30 e0       	ldi	r19, 0x00	; 0
    1460:	81 e0       	ldi	r24, 0x01	; 1
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	02 2e       	mov	r0, r18
    1466:	02 c0       	rjmp	.+4      	; 0x146c <DIO_SetPinMode+0x38e>
    1468:	88 0f       	add	r24, r24
    146a:	99 1f       	adc	r25, r25
    146c:	0a 94       	dec	r0
    146e:	e2 f7       	brpl	.-8      	; 0x1468 <DIO_SetPinMode+0x38a>
    1470:	84 2b       	or	r24, r20
    1472:	8c 93       	st	X, r24
    1474:	3b c0       	rjmp	.+118    	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTB:
            SET_BIT(DDRB, pin);
    1476:	a7 e3       	ldi	r26, 0x37	; 55
    1478:	b0 e0       	ldi	r27, 0x00	; 0
    147a:	e7 e3       	ldi	r30, 0x37	; 55
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	80 81       	ld	r24, Z
    1480:	48 2f       	mov	r20, r24
    1482:	8a 81       	ldd	r24, Y+2	; 0x02
    1484:	28 2f       	mov	r18, r24
    1486:	30 e0       	ldi	r19, 0x00	; 0
    1488:	81 e0       	ldi	r24, 0x01	; 1
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	02 2e       	mov	r0, r18
    148e:	02 c0       	rjmp	.+4      	; 0x1494 <DIO_SetPinMode+0x3b6>
    1490:	88 0f       	add	r24, r24
    1492:	99 1f       	adc	r25, r25
    1494:	0a 94       	dec	r0
    1496:	e2 f7       	brpl	.-8      	; 0x1490 <DIO_SetPinMode+0x3b2>
    1498:	84 2b       	or	r24, r20
    149a:	8c 93       	st	X, r24
    149c:	27 c0       	rjmp	.+78     	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTC:
            SET_BIT(DDRC, pin);
    149e:	a4 e3       	ldi	r26, 0x34	; 52
    14a0:	b0 e0       	ldi	r27, 0x00	; 0
    14a2:	e4 e3       	ldi	r30, 0x34	; 52
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	80 81       	ld	r24, Z
    14a8:	48 2f       	mov	r20, r24
    14aa:	8a 81       	ldd	r24, Y+2	; 0x02
    14ac:	28 2f       	mov	r18, r24
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	81 e0       	ldi	r24, 0x01	; 1
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	02 2e       	mov	r0, r18
    14b6:	02 c0       	rjmp	.+4      	; 0x14bc <DIO_SetPinMode+0x3de>
    14b8:	88 0f       	add	r24, r24
    14ba:	99 1f       	adc	r25, r25
    14bc:	0a 94       	dec	r0
    14be:	e2 f7       	brpl	.-8      	; 0x14b8 <DIO_SetPinMode+0x3da>
    14c0:	84 2b       	or	r24, r20
    14c2:	8c 93       	st	X, r24
    14c4:	13 c0       	rjmp	.+38     	; 0x14ec <DIO_SetPinMode+0x40e>
            break;
        case DIO_PORTD:
            SET_BIT(DDRD, pin);
    14c6:	a1 e3       	ldi	r26, 0x31	; 49
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	e1 e3       	ldi	r30, 0x31	; 49
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	48 2f       	mov	r20, r24
    14d2:	8a 81       	ldd	r24, Y+2	; 0x02
    14d4:	28 2f       	mov	r18, r24
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	81 e0       	ldi	r24, 0x01	; 1
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	02 2e       	mov	r0, r18
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <DIO_SetPinMode+0x406>
    14e0:	88 0f       	add	r24, r24
    14e2:	99 1f       	adc	r25, r25
    14e4:	0a 94       	dec	r0
    14e6:	e2 f7       	brpl	.-8      	; 0x14e0 <DIO_SetPinMode+0x402>
    14e8:	84 2b       	or	r24, r20
    14ea:	8c 93       	st	X, r24
        default:
            break;
        }

    }
}
    14ec:	29 96       	adiw	r28, 0x09	; 9
    14ee:	0f b6       	in	r0, 0x3f	; 63
    14f0:	f8 94       	cli
    14f2:	de bf       	out	0x3e, r29	; 62
    14f4:	0f be       	out	0x3f, r0	; 63
    14f6:	cd bf       	out	0x3d, r28	; 61
    14f8:	cf 91       	pop	r28
    14fa:	df 91       	pop	r29
    14fc:	08 95       	ret

000014fe <DIO_SetPortMode>:

void DIO_SetPortMode(DIO_PortType port, DIO_ModeType mode) {
    14fe:	df 93       	push	r29
    1500:	cf 93       	push	r28
    1502:	cd b7       	in	r28, 0x3d	; 61
    1504:	de b7       	in	r29, 0x3e	; 62
    1506:	2a 97       	sbiw	r28, 0x0a	; 10
    1508:	0f b6       	in	r0, 0x3f	; 63
    150a:	f8 94       	cli
    150c:	de bf       	out	0x3e, r29	; 62
    150e:	0f be       	out	0x3f, r0	; 63
    1510:	cd bf       	out	0x3d, r28	; 61
    1512:	89 83       	std	Y+1, r24	; 0x01
    1514:	6a 83       	std	Y+2, r22	; 0x02
    if (mode == DIO_INPUT_FLOATING)
    1516:	8a 81       	ldd	r24, Y+2	; 0x02
    1518:	88 23       	and	r24, r24
    151a:	d9 f5       	brne	.+118    	; 0x1592 <DIO_SetPortMode+0x94>
    {
        switch (port)
    151c:	89 81       	ldd	r24, Y+1	; 0x01
    151e:	28 2f       	mov	r18, r24
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	3a 87       	std	Y+10, r19	; 0x0a
    1524:	29 87       	std	Y+9, r18	; 0x09
    1526:	89 85       	ldd	r24, Y+9	; 0x09
    1528:	9a 85       	ldd	r25, Y+10	; 0x0a
    152a:	81 30       	cpi	r24, 0x01	; 1
    152c:	91 05       	cpc	r25, r1
    152e:	e1 f0       	breq	.+56     	; 0x1568 <DIO_SetPortMode+0x6a>
    1530:	29 85       	ldd	r18, Y+9	; 0x09
    1532:	3a 85       	ldd	r19, Y+10	; 0x0a
    1534:	22 30       	cpi	r18, 0x02	; 2
    1536:	31 05       	cpc	r19, r1
    1538:	2c f4       	brge	.+10     	; 0x1544 <DIO_SetPortMode+0x46>
    153a:	89 85       	ldd	r24, Y+9	; 0x09
    153c:	9a 85       	ldd	r25, Y+10	; 0x0a
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	61 f0       	breq	.+24     	; 0x155a <DIO_SetPortMode+0x5c>
    1542:	d2 c0       	rjmp	.+420    	; 0x16e8 <DIO_SetPortMode+0x1ea>
    1544:	29 85       	ldd	r18, Y+9	; 0x09
    1546:	3a 85       	ldd	r19, Y+10	; 0x0a
    1548:	22 30       	cpi	r18, 0x02	; 2
    154a:	31 05       	cpc	r19, r1
    154c:	a1 f0       	breq	.+40     	; 0x1576 <DIO_SetPortMode+0x78>
    154e:	89 85       	ldd	r24, Y+9	; 0x09
    1550:	9a 85       	ldd	r25, Y+10	; 0x0a
    1552:	83 30       	cpi	r24, 0x03	; 3
    1554:	91 05       	cpc	r25, r1
    1556:	b1 f0       	breq	.+44     	; 0x1584 <DIO_SetPortMode+0x86>
    1558:	c7 c0       	rjmp	.+398    	; 0x16e8 <DIO_SetPortMode+0x1ea>
        {
        case DIO_PORTA:
            DDRA = 0x00;
    155a:	ea e3       	ldi	r30, 0x3A	; 58
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	10 82       	st	Z, r1
            PORTA = 0x00;
    1560:	eb e3       	ldi	r30, 0x3B	; 59
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	10 82       	st	Z, r1
    1566:	c0 c0       	rjmp	.+384    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTB:
            DDRB = 0x00;
    1568:	e7 e3       	ldi	r30, 0x37	; 55
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	10 82       	st	Z, r1
            PORTB = 0x00;
    156e:	e8 e3       	ldi	r30, 0x38	; 56
    1570:	f0 e0       	ldi	r31, 0x00	; 0
    1572:	10 82       	st	Z, r1
    1574:	b9 c0       	rjmp	.+370    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTC:
            DDRC = 0x00;
    1576:	e4 e3       	ldi	r30, 0x34	; 52
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	10 82       	st	Z, r1
            PORTC = 0x00;
    157c:	e5 e3       	ldi	r30, 0x35	; 53
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	10 82       	st	Z, r1
    1582:	b2 c0       	rjmp	.+356    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTD:
            DDRD = 0x00;
    1584:	e1 e3       	ldi	r30, 0x31	; 49
    1586:	f0 e0       	ldi	r31, 0x00	; 0
    1588:	10 82       	st	Z, r1
            PORTD = 0x00;
    158a:	e2 e3       	ldi	r30, 0x32	; 50
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	10 82       	st	Z, r1
    1590:	ab c0       	rjmp	.+342    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        default:
            break;
        }
    }
    else if (mode == DIO_INPUT_PULLUP)
    1592:	8a 81       	ldd	r24, Y+2	; 0x02
    1594:	81 30       	cpi	r24, 0x01	; 1
    1596:	09 f0       	breq	.+2      	; 0x159a <DIO_SetPortMode+0x9c>
    1598:	3f c0       	rjmp	.+126    	; 0x1618 <DIO_SetPortMode+0x11a>
    {
        switch (port)
    159a:	89 81       	ldd	r24, Y+1	; 0x01
    159c:	28 2f       	mov	r18, r24
    159e:	30 e0       	ldi	r19, 0x00	; 0
    15a0:	38 87       	std	Y+8, r19	; 0x08
    15a2:	2f 83       	std	Y+7, r18	; 0x07
    15a4:	8f 81       	ldd	r24, Y+7	; 0x07
    15a6:	98 85       	ldd	r25, Y+8	; 0x08
    15a8:	81 30       	cpi	r24, 0x01	; 1
    15aa:	91 05       	cpc	r25, r1
    15ac:	e9 f0       	breq	.+58     	; 0x15e8 <DIO_SetPortMode+0xea>
    15ae:	2f 81       	ldd	r18, Y+7	; 0x07
    15b0:	38 85       	ldd	r19, Y+8	; 0x08
    15b2:	22 30       	cpi	r18, 0x02	; 2
    15b4:	31 05       	cpc	r19, r1
    15b6:	2c f4       	brge	.+10     	; 0x15c2 <DIO_SetPortMode+0xc4>
    15b8:	8f 81       	ldd	r24, Y+7	; 0x07
    15ba:	98 85       	ldd	r25, Y+8	; 0x08
    15bc:	00 97       	sbiw	r24, 0x00	; 0
    15be:	61 f0       	breq	.+24     	; 0x15d8 <DIO_SetPortMode+0xda>
    15c0:	93 c0       	rjmp	.+294    	; 0x16e8 <DIO_SetPortMode+0x1ea>
    15c2:	2f 81       	ldd	r18, Y+7	; 0x07
    15c4:	38 85       	ldd	r19, Y+8	; 0x08
    15c6:	22 30       	cpi	r18, 0x02	; 2
    15c8:	31 05       	cpc	r19, r1
    15ca:	b1 f0       	breq	.+44     	; 0x15f8 <DIO_SetPortMode+0xfa>
    15cc:	8f 81       	ldd	r24, Y+7	; 0x07
    15ce:	98 85       	ldd	r25, Y+8	; 0x08
    15d0:	83 30       	cpi	r24, 0x03	; 3
    15d2:	91 05       	cpc	r25, r1
    15d4:	c9 f0       	breq	.+50     	; 0x1608 <DIO_SetPortMode+0x10a>
    15d6:	88 c0       	rjmp	.+272    	; 0x16e8 <DIO_SetPortMode+0x1ea>
        {
        case DIO_PORTA:
            DDRA = 0x00;
    15d8:	ea e3       	ldi	r30, 0x3A	; 58
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	10 82       	st	Z, r1
            PORTA = 0xFF;
    15de:	eb e3       	ldi	r30, 0x3B	; 59
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	8f ef       	ldi	r24, 0xFF	; 255
    15e4:	80 83       	st	Z, r24
    15e6:	80 c0       	rjmp	.+256    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTB:
            DDRB = 0x00;
    15e8:	e7 e3       	ldi	r30, 0x37	; 55
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	10 82       	st	Z, r1
            PORTB = 0xFF;
    15ee:	e8 e3       	ldi	r30, 0x38	; 56
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	8f ef       	ldi	r24, 0xFF	; 255
    15f4:	80 83       	st	Z, r24
    15f6:	78 c0       	rjmp	.+240    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTC:
            DDRC = 0x00;
    15f8:	e4 e3       	ldi	r30, 0x34	; 52
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	10 82       	st	Z, r1
            PORTC = 0xFF;
    15fe:	e5 e3       	ldi	r30, 0x35	; 53
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	8f ef       	ldi	r24, 0xFF	; 255
    1604:	80 83       	st	Z, r24
    1606:	70 c0       	rjmp	.+224    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTD:
            DDRD = 0x00;
    1608:	e1 e3       	ldi	r30, 0x31	; 49
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	10 82       	st	Z, r1
            PORTD = 0xFF;
    160e:	e2 e3       	ldi	r30, 0x32	; 50
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	8f ef       	ldi	r24, 0xFF	; 255
    1614:	80 83       	st	Z, r24
    1616:	68 c0       	rjmp	.+208    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        default:
            break;
        }
    }
    else if (mode == DIO_OUTPUT)
    1618:	8a 81       	ldd	r24, Y+2	; 0x02
    161a:	82 30       	cpi	r24, 0x02	; 2
    161c:	99 f5       	brne	.+102    	; 0x1684 <DIO_SetPortMode+0x186>
    {
        switch (port)
    161e:	89 81       	ldd	r24, Y+1	; 0x01
    1620:	28 2f       	mov	r18, r24
    1622:	30 e0       	ldi	r19, 0x00	; 0
    1624:	3e 83       	std	Y+6, r19	; 0x06
    1626:	2d 83       	std	Y+5, r18	; 0x05
    1628:	8d 81       	ldd	r24, Y+5	; 0x05
    162a:	9e 81       	ldd	r25, Y+6	; 0x06
    162c:	81 30       	cpi	r24, 0x01	; 1
    162e:	91 05       	cpc	r25, r1
    1630:	d1 f0       	breq	.+52     	; 0x1666 <DIO_SetPortMode+0x168>
    1632:	2d 81       	ldd	r18, Y+5	; 0x05
    1634:	3e 81       	ldd	r19, Y+6	; 0x06
    1636:	22 30       	cpi	r18, 0x02	; 2
    1638:	31 05       	cpc	r19, r1
    163a:	2c f4       	brge	.+10     	; 0x1646 <DIO_SetPortMode+0x148>
    163c:	8d 81       	ldd	r24, Y+5	; 0x05
    163e:	9e 81       	ldd	r25, Y+6	; 0x06
    1640:	00 97       	sbiw	r24, 0x00	; 0
    1642:	61 f0       	breq	.+24     	; 0x165c <DIO_SetPortMode+0x15e>
    1644:	51 c0       	rjmp	.+162    	; 0x16e8 <DIO_SetPortMode+0x1ea>
    1646:	2d 81       	ldd	r18, Y+5	; 0x05
    1648:	3e 81       	ldd	r19, Y+6	; 0x06
    164a:	22 30       	cpi	r18, 0x02	; 2
    164c:	31 05       	cpc	r19, r1
    164e:	81 f0       	breq	.+32     	; 0x1670 <DIO_SetPortMode+0x172>
    1650:	8d 81       	ldd	r24, Y+5	; 0x05
    1652:	9e 81       	ldd	r25, Y+6	; 0x06
    1654:	83 30       	cpi	r24, 0x03	; 3
    1656:	91 05       	cpc	r25, r1
    1658:	81 f0       	breq	.+32     	; 0x167a <DIO_SetPortMode+0x17c>
    165a:	46 c0       	rjmp	.+140    	; 0x16e8 <DIO_SetPortMode+0x1ea>
        {
        case DIO_PORTA:
            DDRA = 0xFF;
    165c:	ea e3       	ldi	r30, 0x3A	; 58
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	8f ef       	ldi	r24, 0xFF	; 255
    1662:	80 83       	st	Z, r24
    1664:	41 c0       	rjmp	.+130    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTB:
            DDRB = 0xFF;
    1666:	e7 e3       	ldi	r30, 0x37	; 55
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	8f ef       	ldi	r24, 0xFF	; 255
    166c:	80 83       	st	Z, r24
    166e:	3c c0       	rjmp	.+120    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTC:
            DDRC = 0xFF;
    1670:	e4 e3       	ldi	r30, 0x34	; 52
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	8f ef       	ldi	r24, 0xFF	; 255
    1676:	80 83       	st	Z, r24
    1678:	37 c0       	rjmp	.+110    	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTD:
            DDRD = 0xFF;
    167a:	e1 e3       	ldi	r30, 0x31	; 49
    167c:	f0 e0       	ldi	r31, 0x00	; 0
    167e:	8f ef       	ldi	r24, 0xFF	; 255
    1680:	80 83       	st	Z, r24
    1682:	32 c0       	rjmp	.+100    	; 0x16e8 <DIO_SetPortMode+0x1ea>
        }

    }
    else
    {
        switch (port)
    1684:	89 81       	ldd	r24, Y+1	; 0x01
    1686:	28 2f       	mov	r18, r24
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	3c 83       	std	Y+4, r19	; 0x04
    168c:	2b 83       	std	Y+3, r18	; 0x03
    168e:	8b 81       	ldd	r24, Y+3	; 0x03
    1690:	9c 81       	ldd	r25, Y+4	; 0x04
    1692:	81 30       	cpi	r24, 0x01	; 1
    1694:	91 05       	cpc	r25, r1
    1696:	d1 f0       	breq	.+52     	; 0x16cc <DIO_SetPortMode+0x1ce>
    1698:	2b 81       	ldd	r18, Y+3	; 0x03
    169a:	3c 81       	ldd	r19, Y+4	; 0x04
    169c:	22 30       	cpi	r18, 0x02	; 2
    169e:	31 05       	cpc	r19, r1
    16a0:	2c f4       	brge	.+10     	; 0x16ac <DIO_SetPortMode+0x1ae>
    16a2:	8b 81       	ldd	r24, Y+3	; 0x03
    16a4:	9c 81       	ldd	r25, Y+4	; 0x04
    16a6:	00 97       	sbiw	r24, 0x00	; 0
    16a8:	61 f0       	breq	.+24     	; 0x16c2 <DIO_SetPortMode+0x1c4>
    16aa:	1e c0       	rjmp	.+60     	; 0x16e8 <DIO_SetPortMode+0x1ea>
    16ac:	2b 81       	ldd	r18, Y+3	; 0x03
    16ae:	3c 81       	ldd	r19, Y+4	; 0x04
    16b0:	22 30       	cpi	r18, 0x02	; 2
    16b2:	31 05       	cpc	r19, r1
    16b4:	81 f0       	breq	.+32     	; 0x16d6 <DIO_SetPortMode+0x1d8>
    16b6:	8b 81       	ldd	r24, Y+3	; 0x03
    16b8:	9c 81       	ldd	r25, Y+4	; 0x04
    16ba:	83 30       	cpi	r24, 0x03	; 3
    16bc:	91 05       	cpc	r25, r1
    16be:	81 f0       	breq	.+32     	; 0x16e0 <DIO_SetPortMode+0x1e2>
    16c0:	13 c0       	rjmp	.+38     	; 0x16e8 <DIO_SetPortMode+0x1ea>
        {
        case DIO_PORTA:
            DDRA = mode;
    16c2:	ea e3       	ldi	r30, 0x3A	; 58
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	8a 81       	ldd	r24, Y+2	; 0x02
    16c8:	80 83       	st	Z, r24
    16ca:	0e c0       	rjmp	.+28     	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTB:
            DDRB = mode;
    16cc:	e7 e3       	ldi	r30, 0x37	; 55
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	8a 81       	ldd	r24, Y+2	; 0x02
    16d2:	80 83       	st	Z, r24
    16d4:	09 c0       	rjmp	.+18     	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTC:
            DDRC = mode;
    16d6:	e4 e3       	ldi	r30, 0x34	; 52
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	8a 81       	ldd	r24, Y+2	; 0x02
    16dc:	80 83       	st	Z, r24
    16de:	04 c0       	rjmp	.+8      	; 0x16e8 <DIO_SetPortMode+0x1ea>
            break;
        case DIO_PORTD:
            DDRD = mode;
    16e0:	e1 e3       	ldi	r30, 0x31	; 49
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	8a 81       	ldd	r24, Y+2	; 0x02
    16e6:	80 83       	st	Z, r24
        default:
            break;
        }

    }
}
    16e8:	2a 96       	adiw	r28, 0x0a	; 10
    16ea:	0f b6       	in	r0, 0x3f	; 63
    16ec:	f8 94       	cli
    16ee:	de bf       	out	0x3e, r29	; 62
    16f0:	0f be       	out	0x3f, r0	; 63
    16f2:	cd bf       	out	0x3d, r28	; 61
    16f4:	cf 91       	pop	r28
    16f6:	df 91       	pop	r29
    16f8:	08 95       	ret

000016fa <DIO_SetPinLevel>:


void DIO_SetPinLevel(DIO_PortType port, DIO_PinType pin, DIO_LevelType level) {
    16fa:	df 93       	push	r29
    16fc:	cf 93       	push	r28
    16fe:	cd b7       	in	r28, 0x3d	; 61
    1700:	de b7       	in	r29, 0x3e	; 62
    1702:	27 97       	sbiw	r28, 0x07	; 7
    1704:	0f b6       	in	r0, 0x3f	; 63
    1706:	f8 94       	cli
    1708:	de bf       	out	0x3e, r29	; 62
    170a:	0f be       	out	0x3f, r0	; 63
    170c:	cd bf       	out	0x3d, r28	; 61
    170e:	89 83       	std	Y+1, r24	; 0x01
    1710:	6a 83       	std	Y+2, r22	; 0x02
    1712:	4b 83       	std	Y+3, r20	; 0x03
    if (level == DIO_HIGH)
    1714:	8b 81       	ldd	r24, Y+3	; 0x03
    1716:	81 30       	cpi	r24, 0x01	; 1
    1718:	09 f0       	breq	.+2      	; 0x171c <DIO_SetPinLevel+0x22>
    171a:	6f c0       	rjmp	.+222    	; 0x17fa <DIO_SetPinLevel+0x100>
    {
        switch (port)
    171c:	89 81       	ldd	r24, Y+1	; 0x01
    171e:	28 2f       	mov	r18, r24
    1720:	30 e0       	ldi	r19, 0x00	; 0
    1722:	3f 83       	std	Y+7, r19	; 0x07
    1724:	2e 83       	std	Y+6, r18	; 0x06
    1726:	8e 81       	ldd	r24, Y+6	; 0x06
    1728:	9f 81       	ldd	r25, Y+7	; 0x07
    172a:	81 30       	cpi	r24, 0x01	; 1
    172c:	91 05       	cpc	r25, r1
    172e:	49 f1       	breq	.+82     	; 0x1782 <DIO_SetPinLevel+0x88>
    1730:	2e 81       	ldd	r18, Y+6	; 0x06
    1732:	3f 81       	ldd	r19, Y+7	; 0x07
    1734:	22 30       	cpi	r18, 0x02	; 2
    1736:	31 05       	cpc	r19, r1
    1738:	2c f4       	brge	.+10     	; 0x1744 <DIO_SetPinLevel+0x4a>
    173a:	8e 81       	ldd	r24, Y+6	; 0x06
    173c:	9f 81       	ldd	r25, Y+7	; 0x07
    173e:	00 97       	sbiw	r24, 0x00	; 0
    1740:	61 f0       	breq	.+24     	; 0x175a <DIO_SetPinLevel+0x60>
    1742:	d2 c0       	rjmp	.+420    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
    1744:	2e 81       	ldd	r18, Y+6	; 0x06
    1746:	3f 81       	ldd	r19, Y+7	; 0x07
    1748:	22 30       	cpi	r18, 0x02	; 2
    174a:	31 05       	cpc	r19, r1
    174c:	71 f1       	breq	.+92     	; 0x17aa <DIO_SetPinLevel+0xb0>
    174e:	8e 81       	ldd	r24, Y+6	; 0x06
    1750:	9f 81       	ldd	r25, Y+7	; 0x07
    1752:	83 30       	cpi	r24, 0x03	; 3
    1754:	91 05       	cpc	r25, r1
    1756:	e9 f1       	breq	.+122    	; 0x17d2 <DIO_SetPinLevel+0xd8>
    1758:	c7 c0       	rjmp	.+398    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
        {
        case DIO_PORTA:
            SET_BIT(PORTA, pin);
    175a:	ab e3       	ldi	r26, 0x3B	; 59
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	eb e3       	ldi	r30, 0x3B	; 59
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	80 81       	ld	r24, Z
    1764:	48 2f       	mov	r20, r24
    1766:	8a 81       	ldd	r24, Y+2	; 0x02
    1768:	28 2f       	mov	r18, r24
    176a:	30 e0       	ldi	r19, 0x00	; 0
    176c:	81 e0       	ldi	r24, 0x01	; 1
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	02 2e       	mov	r0, r18
    1772:	02 c0       	rjmp	.+4      	; 0x1778 <DIO_SetPinLevel+0x7e>
    1774:	88 0f       	add	r24, r24
    1776:	99 1f       	adc	r25, r25
    1778:	0a 94       	dec	r0
    177a:	e2 f7       	brpl	.-8      	; 0x1774 <DIO_SetPinLevel+0x7a>
    177c:	84 2b       	or	r24, r20
    177e:	8c 93       	st	X, r24
    1780:	b3 c0       	rjmp	.+358    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
            break;
        case DIO_PORTB:
            SET_BIT(PORTB, pin);
    1782:	a8 e3       	ldi	r26, 0x38	; 56
    1784:	b0 e0       	ldi	r27, 0x00	; 0
    1786:	e8 e3       	ldi	r30, 0x38	; 56
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	48 2f       	mov	r20, r24
    178e:	8a 81       	ldd	r24, Y+2	; 0x02
    1790:	28 2f       	mov	r18, r24
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	90 e0       	ldi	r25, 0x00	; 0
    1798:	02 2e       	mov	r0, r18
    179a:	02 c0       	rjmp	.+4      	; 0x17a0 <DIO_SetPinLevel+0xa6>
    179c:	88 0f       	add	r24, r24
    179e:	99 1f       	adc	r25, r25
    17a0:	0a 94       	dec	r0
    17a2:	e2 f7       	brpl	.-8      	; 0x179c <DIO_SetPinLevel+0xa2>
    17a4:	84 2b       	or	r24, r20
    17a6:	8c 93       	st	X, r24
    17a8:	9f c0       	rjmp	.+318    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
            break;
        case DIO_PORTC:
            SET_BIT(PORTC, pin);
    17aa:	a5 e3       	ldi	r26, 0x35	; 53
    17ac:	b0 e0       	ldi	r27, 0x00	; 0
    17ae:	e5 e3       	ldi	r30, 0x35	; 53
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	80 81       	ld	r24, Z
    17b4:	48 2f       	mov	r20, r24
    17b6:	8a 81       	ldd	r24, Y+2	; 0x02
    17b8:	28 2f       	mov	r18, r24
    17ba:	30 e0       	ldi	r19, 0x00	; 0
    17bc:	81 e0       	ldi	r24, 0x01	; 1
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	02 2e       	mov	r0, r18
    17c2:	02 c0       	rjmp	.+4      	; 0x17c8 <DIO_SetPinLevel+0xce>
    17c4:	88 0f       	add	r24, r24
    17c6:	99 1f       	adc	r25, r25
    17c8:	0a 94       	dec	r0
    17ca:	e2 f7       	brpl	.-8      	; 0x17c4 <DIO_SetPinLevel+0xca>
    17cc:	84 2b       	or	r24, r20
    17ce:	8c 93       	st	X, r24
    17d0:	8b c0       	rjmp	.+278    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
            break;
        case DIO_PORTD:
            SET_BIT(PORTD, pin);
    17d2:	a2 e3       	ldi	r26, 0x32	; 50
    17d4:	b0 e0       	ldi	r27, 0x00	; 0
    17d6:	e2 e3       	ldi	r30, 0x32	; 50
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	48 2f       	mov	r20, r24
    17de:	8a 81       	ldd	r24, Y+2	; 0x02
    17e0:	28 2f       	mov	r18, r24
    17e2:	30 e0       	ldi	r19, 0x00	; 0
    17e4:	81 e0       	ldi	r24, 0x01	; 1
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	02 2e       	mov	r0, r18
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <DIO_SetPinLevel+0xf6>
    17ec:	88 0f       	add	r24, r24
    17ee:	99 1f       	adc	r25, r25
    17f0:	0a 94       	dec	r0
    17f2:	e2 f7       	brpl	.-8      	; 0x17ec <DIO_SetPinLevel+0xf2>
    17f4:	84 2b       	or	r24, r20
    17f6:	8c 93       	st	X, r24
    17f8:	77 c0       	rjmp	.+238    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
            break;
        default:
            break;
        }
    }
    else if (level == DIO_LOW)
    17fa:	8b 81       	ldd	r24, Y+3	; 0x03
    17fc:	88 23       	and	r24, r24
    17fe:	09 f0       	breq	.+2      	; 0x1802 <DIO_SetPinLevel+0x108>
    1800:	73 c0       	rjmp	.+230    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
    {
        switch (port)
    1802:	89 81       	ldd	r24, Y+1	; 0x01
    1804:	28 2f       	mov	r18, r24
    1806:	30 e0       	ldi	r19, 0x00	; 0
    1808:	3d 83       	std	Y+5, r19	; 0x05
    180a:	2c 83       	std	Y+4, r18	; 0x04
    180c:	8c 81       	ldd	r24, Y+4	; 0x04
    180e:	9d 81       	ldd	r25, Y+5	; 0x05
    1810:	81 30       	cpi	r24, 0x01	; 1
    1812:	91 05       	cpc	r25, r1
    1814:	59 f1       	breq	.+86     	; 0x186c <DIO_SetPinLevel+0x172>
    1816:	2c 81       	ldd	r18, Y+4	; 0x04
    1818:	3d 81       	ldd	r19, Y+5	; 0x05
    181a:	22 30       	cpi	r18, 0x02	; 2
    181c:	31 05       	cpc	r19, r1
    181e:	2c f4       	brge	.+10     	; 0x182a <DIO_SetPinLevel+0x130>
    1820:	8c 81       	ldd	r24, Y+4	; 0x04
    1822:	9d 81       	ldd	r25, Y+5	; 0x05
    1824:	00 97       	sbiw	r24, 0x00	; 0
    1826:	69 f0       	breq	.+26     	; 0x1842 <DIO_SetPinLevel+0x148>
    1828:	5f c0       	rjmp	.+190    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
    182a:	2c 81       	ldd	r18, Y+4	; 0x04
    182c:	3d 81       	ldd	r19, Y+5	; 0x05
    182e:	22 30       	cpi	r18, 0x02	; 2
    1830:	31 05       	cpc	r19, r1
    1832:	89 f1       	breq	.+98     	; 0x1896 <DIO_SetPinLevel+0x19c>
    1834:	8c 81       	ldd	r24, Y+4	; 0x04
    1836:	9d 81       	ldd	r25, Y+5	; 0x05
    1838:	83 30       	cpi	r24, 0x03	; 3
    183a:	91 05       	cpc	r25, r1
    183c:	09 f4       	brne	.+2      	; 0x1840 <DIO_SetPinLevel+0x146>
    183e:	40 c0       	rjmp	.+128    	; 0x18c0 <DIO_SetPinLevel+0x1c6>
    1840:	53 c0       	rjmp	.+166    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
        {
        case DIO_PORTA:
            CLR_BIT(PORTA, pin);
    1842:	ab e3       	ldi	r26, 0x3B	; 59
    1844:	b0 e0       	ldi	r27, 0x00	; 0
    1846:	eb e3       	ldi	r30, 0x3B	; 59
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	80 81       	ld	r24, Z
    184c:	48 2f       	mov	r20, r24
    184e:	8a 81       	ldd	r24, Y+2	; 0x02
    1850:	28 2f       	mov	r18, r24
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	81 e0       	ldi	r24, 0x01	; 1
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	02 2e       	mov	r0, r18
    185a:	02 c0       	rjmp	.+4      	; 0x1860 <DIO_SetPinLevel+0x166>
    185c:	88 0f       	add	r24, r24
    185e:	99 1f       	adc	r25, r25
    1860:	0a 94       	dec	r0
    1862:	e2 f7       	brpl	.-8      	; 0x185c <DIO_SetPinLevel+0x162>
    1864:	80 95       	com	r24
    1866:	84 23       	and	r24, r20
    1868:	8c 93       	st	X, r24
    186a:	3e c0       	rjmp	.+124    	; 0x18e8 <DIO_SetPinLevel+0x1ee>
            break;
        case DIO_PORTB:
            CLR_BIT(PORTB, pin);
    186c:	a8 e3       	ldi	r26, 0x38	; 56
    186e:	b0 e0       	ldi	r27, 0x00	; 0
    1870:	e8 e3       	ldi	r30, 0x38	; 56
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	80 81       	ld	r24, Z
    1876:	48 2f       	mov	r20, r24
    1878:	8a 81       	ldd	r24, Y+2	; 0x02
    187a:	28 2f       	mov	r18, r24
    187c:	30 e0       	ldi	r19, 0x00	; 0
    187e:	81 e0       	ldi	r24, 0x01	; 1
    1880:	90 e0       	ldi	r25, 0x00	; 0
    1882:	02 2e       	mov	r0, r18
    1884:	02 c0       	rjmp	.+4      	; 0x188a <DIO_SetPinLevel+0x190>
    1886:	88 0f       	add	r24, r24
    1888:	99 1f       	adc	r25, r25
    188a:	0a 94       	dec	r0
    188c:	e2 f7       	brpl	.-8      	; 0x1886 <DIO_SetPinLevel+0x18c>
    188e:	80 95       	com	r24
    1890:	84 23       	and	r24, r20
    1892:	8c 93       	st	X, r24
    1894:	29 c0       	rjmp	.+82     	; 0x18e8 <DIO_SetPinLevel+0x1ee>
            break;
        case DIO_PORTC:
            CLR_BIT(PORTC, pin);
    1896:	a5 e3       	ldi	r26, 0x35	; 53
    1898:	b0 e0       	ldi	r27, 0x00	; 0
    189a:	e5 e3       	ldi	r30, 0x35	; 53
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
    18a0:	48 2f       	mov	r20, r24
    18a2:	8a 81       	ldd	r24, Y+2	; 0x02
    18a4:	28 2f       	mov	r18, r24
    18a6:	30 e0       	ldi	r19, 0x00	; 0
    18a8:	81 e0       	ldi	r24, 0x01	; 1
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	02 2e       	mov	r0, r18
    18ae:	02 c0       	rjmp	.+4      	; 0x18b4 <DIO_SetPinLevel+0x1ba>
    18b0:	88 0f       	add	r24, r24
    18b2:	99 1f       	adc	r25, r25
    18b4:	0a 94       	dec	r0
    18b6:	e2 f7       	brpl	.-8      	; 0x18b0 <DIO_SetPinLevel+0x1b6>
    18b8:	80 95       	com	r24
    18ba:	84 23       	and	r24, r20
    18bc:	8c 93       	st	X, r24
    18be:	14 c0       	rjmp	.+40     	; 0x18e8 <DIO_SetPinLevel+0x1ee>
            break;
        case DIO_PORTD:
            CLR_BIT(PORTD, pin);
    18c0:	a2 e3       	ldi	r26, 0x32	; 50
    18c2:	b0 e0       	ldi	r27, 0x00	; 0
    18c4:	e2 e3       	ldi	r30, 0x32	; 50
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	80 81       	ld	r24, Z
    18ca:	48 2f       	mov	r20, r24
    18cc:	8a 81       	ldd	r24, Y+2	; 0x02
    18ce:	28 2f       	mov	r18, r24
    18d0:	30 e0       	ldi	r19, 0x00	; 0
    18d2:	81 e0       	ldi	r24, 0x01	; 1
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	02 2e       	mov	r0, r18
    18d8:	02 c0       	rjmp	.+4      	; 0x18de <DIO_SetPinLevel+0x1e4>
    18da:	88 0f       	add	r24, r24
    18dc:	99 1f       	adc	r25, r25
    18de:	0a 94       	dec	r0
    18e0:	e2 f7       	brpl	.-8      	; 0x18da <DIO_SetPinLevel+0x1e0>
    18e2:	80 95       	com	r24
    18e4:	84 23       	and	r24, r20
    18e6:	8c 93       	st	X, r24
            break;
        default:
            break;
        }
    }
}
    18e8:	27 96       	adiw	r28, 0x07	; 7
    18ea:	0f b6       	in	r0, 0x3f	; 63
    18ec:	f8 94       	cli
    18ee:	de bf       	out	0x3e, r29	; 62
    18f0:	0f be       	out	0x3f, r0	; 63
    18f2:	cd bf       	out	0x3d, r28	; 61
    18f4:	cf 91       	pop	r28
    18f6:	df 91       	pop	r29
    18f8:	08 95       	ret

000018fa <DIO_SetPortLevel>:

void DIO_SetPortLevel (DIO_PortType port, DIO_LevelType level) {
    18fa:	df 93       	push	r29
    18fc:	cf 93       	push	r28
    18fe:	cd b7       	in	r28, 0x3d	; 61
    1900:	de b7       	in	r29, 0x3e	; 62
    1902:	28 97       	sbiw	r28, 0x08	; 8
    1904:	0f b6       	in	r0, 0x3f	; 63
    1906:	f8 94       	cli
    1908:	de bf       	out	0x3e, r29	; 62
    190a:	0f be       	out	0x3f, r0	; 63
    190c:	cd bf       	out	0x3d, r28	; 61
    190e:	89 83       	std	Y+1, r24	; 0x01
    1910:	6a 83       	std	Y+2, r22	; 0x02
    if (level == DIO_HIGH) {
    1912:	8a 81       	ldd	r24, Y+2	; 0x02
    1914:	81 30       	cpi	r24, 0x01	; 1
    1916:	99 f5       	brne	.+102    	; 0x197e <DIO_SetPortLevel+0x84>
        switch (port)
    1918:	89 81       	ldd	r24, Y+1	; 0x01
    191a:	28 2f       	mov	r18, r24
    191c:	30 e0       	ldi	r19, 0x00	; 0
    191e:	38 87       	std	Y+8, r19	; 0x08
    1920:	2f 83       	std	Y+7, r18	; 0x07
    1922:	8f 81       	ldd	r24, Y+7	; 0x07
    1924:	98 85       	ldd	r25, Y+8	; 0x08
    1926:	81 30       	cpi	r24, 0x01	; 1
    1928:	91 05       	cpc	r25, r1
    192a:	d1 f0       	breq	.+52     	; 0x1960 <DIO_SetPortLevel+0x66>
    192c:	2f 81       	ldd	r18, Y+7	; 0x07
    192e:	38 85       	ldd	r19, Y+8	; 0x08
    1930:	22 30       	cpi	r18, 0x02	; 2
    1932:	31 05       	cpc	r19, r1
    1934:	2c f4       	brge	.+10     	; 0x1940 <DIO_SetPortLevel+0x46>
    1936:	8f 81       	ldd	r24, Y+7	; 0x07
    1938:	98 85       	ldd	r25, Y+8	; 0x08
    193a:	00 97       	sbiw	r24, 0x00	; 0
    193c:	61 f0       	breq	.+24     	; 0x1956 <DIO_SetPortLevel+0x5c>
    193e:	83 c0       	rjmp	.+262    	; 0x1a46 <DIO_SetPortLevel+0x14c>
    1940:	2f 81       	ldd	r18, Y+7	; 0x07
    1942:	38 85       	ldd	r19, Y+8	; 0x08
    1944:	22 30       	cpi	r18, 0x02	; 2
    1946:	31 05       	cpc	r19, r1
    1948:	81 f0       	breq	.+32     	; 0x196a <DIO_SetPortLevel+0x70>
    194a:	8f 81       	ldd	r24, Y+7	; 0x07
    194c:	98 85       	ldd	r25, Y+8	; 0x08
    194e:	83 30       	cpi	r24, 0x03	; 3
    1950:	91 05       	cpc	r25, r1
    1952:	81 f0       	breq	.+32     	; 0x1974 <DIO_SetPortLevel+0x7a>
    1954:	78 c0       	rjmp	.+240    	; 0x1a46 <DIO_SetPortLevel+0x14c>
        {
        case DIO_PORTA:
            PORTA = 0xFF;
    1956:	eb e3       	ldi	r30, 0x3B	; 59
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	8f ef       	ldi	r24, 0xFF	; 255
    195c:	80 83       	st	Z, r24
    195e:	73 c0       	rjmp	.+230    	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTB:
            PORTB = 0xFF;
    1960:	e8 e3       	ldi	r30, 0x38	; 56
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	8f ef       	ldi	r24, 0xFF	; 255
    1966:	80 83       	st	Z, r24
    1968:	6e c0       	rjmp	.+220    	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTC:
            PORTC = 0xFF;
    196a:	e5 e3       	ldi	r30, 0x35	; 53
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	8f ef       	ldi	r24, 0xFF	; 255
    1970:	80 83       	st	Z, r24
    1972:	69 c0       	rjmp	.+210    	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTD:
            PORTD = 0xFF;
    1974:	e2 e3       	ldi	r30, 0x32	; 50
    1976:	f0 e0       	ldi	r31, 0x00	; 0
    1978:	8f ef       	ldi	r24, 0xFF	; 255
    197a:	80 83       	st	Z, r24
    197c:	64 c0       	rjmp	.+200    	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        default:
            break;
        }
    }
    else if (level == DIO_LOW) {
    197e:	8a 81       	ldd	r24, Y+2	; 0x02
    1980:	88 23       	and	r24, r24
    1982:	79 f5       	brne	.+94     	; 0x19e2 <DIO_SetPortLevel+0xe8>
        switch (port)
    1984:	89 81       	ldd	r24, Y+1	; 0x01
    1986:	28 2f       	mov	r18, r24
    1988:	30 e0       	ldi	r19, 0x00	; 0
    198a:	3e 83       	std	Y+6, r19	; 0x06
    198c:	2d 83       	std	Y+5, r18	; 0x05
    198e:	8d 81       	ldd	r24, Y+5	; 0x05
    1990:	9e 81       	ldd	r25, Y+6	; 0x06
    1992:	81 30       	cpi	r24, 0x01	; 1
    1994:	91 05       	cpc	r25, r1
    1996:	c9 f0       	breq	.+50     	; 0x19ca <DIO_SetPortLevel+0xd0>
    1998:	2d 81       	ldd	r18, Y+5	; 0x05
    199a:	3e 81       	ldd	r19, Y+6	; 0x06
    199c:	22 30       	cpi	r18, 0x02	; 2
    199e:	31 05       	cpc	r19, r1
    19a0:	2c f4       	brge	.+10     	; 0x19ac <DIO_SetPortLevel+0xb2>
    19a2:	8d 81       	ldd	r24, Y+5	; 0x05
    19a4:	9e 81       	ldd	r25, Y+6	; 0x06
    19a6:	00 97       	sbiw	r24, 0x00	; 0
    19a8:	61 f0       	breq	.+24     	; 0x19c2 <DIO_SetPortLevel+0xc8>
    19aa:	4d c0       	rjmp	.+154    	; 0x1a46 <DIO_SetPortLevel+0x14c>
    19ac:	2d 81       	ldd	r18, Y+5	; 0x05
    19ae:	3e 81       	ldd	r19, Y+6	; 0x06
    19b0:	22 30       	cpi	r18, 0x02	; 2
    19b2:	31 05       	cpc	r19, r1
    19b4:	71 f0       	breq	.+28     	; 0x19d2 <DIO_SetPortLevel+0xd8>
    19b6:	8d 81       	ldd	r24, Y+5	; 0x05
    19b8:	9e 81       	ldd	r25, Y+6	; 0x06
    19ba:	83 30       	cpi	r24, 0x03	; 3
    19bc:	91 05       	cpc	r25, r1
    19be:	69 f0       	breq	.+26     	; 0x19da <DIO_SetPortLevel+0xe0>
    19c0:	42 c0       	rjmp	.+132    	; 0x1a46 <DIO_SetPortLevel+0x14c>
        {
        case DIO_PORTA:
            PORTA = 0x00;
    19c2:	eb e3       	ldi	r30, 0x3B	; 59
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	10 82       	st	Z, r1
    19c8:	3e c0       	rjmp	.+124    	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTB:
            PORTB = 0x00;
    19ca:	e8 e3       	ldi	r30, 0x38	; 56
    19cc:	f0 e0       	ldi	r31, 0x00	; 0
    19ce:	10 82       	st	Z, r1
    19d0:	3a c0       	rjmp	.+116    	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTC:
            PORTC = 0x00;
    19d2:	e5 e3       	ldi	r30, 0x35	; 53
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	10 82       	st	Z, r1
    19d8:	36 c0       	rjmp	.+108    	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTD:
            PORTD = 0x00;
    19da:	e2 e3       	ldi	r30, 0x32	; 50
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	10 82       	st	Z, r1
    19e0:	32 c0       	rjmp	.+100    	; 0x1a46 <DIO_SetPortLevel+0x14c>
        default:
            break;
        }
    }
    else {
        switch (port)
    19e2:	89 81       	ldd	r24, Y+1	; 0x01
    19e4:	28 2f       	mov	r18, r24
    19e6:	30 e0       	ldi	r19, 0x00	; 0
    19e8:	3c 83       	std	Y+4, r19	; 0x04
    19ea:	2b 83       	std	Y+3, r18	; 0x03
    19ec:	8b 81       	ldd	r24, Y+3	; 0x03
    19ee:	9c 81       	ldd	r25, Y+4	; 0x04
    19f0:	81 30       	cpi	r24, 0x01	; 1
    19f2:	91 05       	cpc	r25, r1
    19f4:	d1 f0       	breq	.+52     	; 0x1a2a <DIO_SetPortLevel+0x130>
    19f6:	2b 81       	ldd	r18, Y+3	; 0x03
    19f8:	3c 81       	ldd	r19, Y+4	; 0x04
    19fa:	22 30       	cpi	r18, 0x02	; 2
    19fc:	31 05       	cpc	r19, r1
    19fe:	2c f4       	brge	.+10     	; 0x1a0a <DIO_SetPortLevel+0x110>
    1a00:	8b 81       	ldd	r24, Y+3	; 0x03
    1a02:	9c 81       	ldd	r25, Y+4	; 0x04
    1a04:	00 97       	sbiw	r24, 0x00	; 0
    1a06:	61 f0       	breq	.+24     	; 0x1a20 <DIO_SetPortLevel+0x126>
    1a08:	1e c0       	rjmp	.+60     	; 0x1a46 <DIO_SetPortLevel+0x14c>
    1a0a:	2b 81       	ldd	r18, Y+3	; 0x03
    1a0c:	3c 81       	ldd	r19, Y+4	; 0x04
    1a0e:	22 30       	cpi	r18, 0x02	; 2
    1a10:	31 05       	cpc	r19, r1
    1a12:	81 f0       	breq	.+32     	; 0x1a34 <DIO_SetPortLevel+0x13a>
    1a14:	8b 81       	ldd	r24, Y+3	; 0x03
    1a16:	9c 81       	ldd	r25, Y+4	; 0x04
    1a18:	83 30       	cpi	r24, 0x03	; 3
    1a1a:	91 05       	cpc	r25, r1
    1a1c:	81 f0       	breq	.+32     	; 0x1a3e <DIO_SetPortLevel+0x144>
    1a1e:	13 c0       	rjmp	.+38     	; 0x1a46 <DIO_SetPortLevel+0x14c>
        {
        case DIO_PORTA:
            PORTA = level;
    1a20:	eb e3       	ldi	r30, 0x3B	; 59
    1a22:	f0 e0       	ldi	r31, 0x00	; 0
    1a24:	8a 81       	ldd	r24, Y+2	; 0x02
    1a26:	80 83       	st	Z, r24
    1a28:	0e c0       	rjmp	.+28     	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTB:
            PORTB = level;
    1a2a:	e8 e3       	ldi	r30, 0x38	; 56
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a30:	80 83       	st	Z, r24
    1a32:	09 c0       	rjmp	.+18     	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTC:
            PORTC = level;
    1a34:	e5 e3       	ldi	r30, 0x35	; 53
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3a:	80 83       	st	Z, r24
    1a3c:	04 c0       	rjmp	.+8      	; 0x1a46 <DIO_SetPortLevel+0x14c>
            break;
        case DIO_PORTD:
            PORTD = level;
    1a3e:	e2 e3       	ldi	r30, 0x32	; 50
    1a40:	f0 e0       	ldi	r31, 0x00	; 0
    1a42:	8a 81       	ldd	r24, Y+2	; 0x02
    1a44:	80 83       	st	Z, r24
        default:
            break;
        }

    }
}
    1a46:	28 96       	adiw	r28, 0x08	; 8
    1a48:	0f b6       	in	r0, 0x3f	; 63
    1a4a:	f8 94       	cli
    1a4c:	de bf       	out	0x3e, r29	; 62
    1a4e:	0f be       	out	0x3f, r0	; 63
    1a50:	cd bf       	out	0x3d, r28	; 61
    1a52:	cf 91       	pop	r28
    1a54:	df 91       	pop	r29
    1a56:	08 95       	ret

00001a58 <DIO_ReadPinLevel>:



DIO_LevelType DIO_ReadPinLevel(DIO_PortType port, DIO_PinType pin) {
    1a58:	df 93       	push	r29
    1a5a:	cf 93       	push	r28
    1a5c:	00 d0       	rcall	.+0      	; 0x1a5e <DIO_ReadPinLevel+0x6>
    1a5e:	00 d0       	rcall	.+0      	; 0x1a60 <DIO_ReadPinLevel+0x8>
    1a60:	0f 92       	push	r0
    1a62:	cd b7       	in	r28, 0x3d	; 61
    1a64:	de b7       	in	r29, 0x3e	; 62
    1a66:	8a 83       	std	Y+2, r24	; 0x02
    1a68:	6b 83       	std	Y+3, r22	; 0x03
    DIO_LevelType result = DIO_LOW;
    1a6a:	19 82       	std	Y+1, r1	; 0x01
    switch (port)
    1a6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6e:	28 2f       	mov	r18, r24
    1a70:	30 e0       	ldi	r19, 0x00	; 0
    1a72:	3d 83       	std	Y+5, r19	; 0x05
    1a74:	2c 83       	std	Y+4, r18	; 0x04
    1a76:	4c 81       	ldd	r20, Y+4	; 0x04
    1a78:	5d 81       	ldd	r21, Y+5	; 0x05
    1a7a:	41 30       	cpi	r20, 0x01	; 1
    1a7c:	51 05       	cpc	r21, r1
    1a7e:	41 f1       	breq	.+80     	; 0x1ad0 <DIO_ReadPinLevel+0x78>
    1a80:	8c 81       	ldd	r24, Y+4	; 0x04
    1a82:	9d 81       	ldd	r25, Y+5	; 0x05
    1a84:	82 30       	cpi	r24, 0x02	; 2
    1a86:	91 05       	cpc	r25, r1
    1a88:	34 f4       	brge	.+12     	; 0x1a96 <DIO_ReadPinLevel+0x3e>
    1a8a:	2c 81       	ldd	r18, Y+4	; 0x04
    1a8c:	3d 81       	ldd	r19, Y+5	; 0x05
    1a8e:	21 15       	cp	r18, r1
    1a90:	31 05       	cpc	r19, r1
    1a92:	61 f0       	breq	.+24     	; 0x1aac <DIO_ReadPinLevel+0x54>
    1a94:	52 c0       	rjmp	.+164    	; 0x1b3a <DIO_ReadPinLevel+0xe2>
    1a96:	4c 81       	ldd	r20, Y+4	; 0x04
    1a98:	5d 81       	ldd	r21, Y+5	; 0x05
    1a9a:	42 30       	cpi	r20, 0x02	; 2
    1a9c:	51 05       	cpc	r21, r1
    1a9e:	51 f1       	breq	.+84     	; 0x1af4 <DIO_ReadPinLevel+0x9c>
    1aa0:	8c 81       	ldd	r24, Y+4	; 0x04
    1aa2:	9d 81       	ldd	r25, Y+5	; 0x05
    1aa4:	83 30       	cpi	r24, 0x03	; 3
    1aa6:	91 05       	cpc	r25, r1
    1aa8:	b9 f1       	breq	.+110    	; 0x1b18 <DIO_ReadPinLevel+0xc0>
    1aaa:	47 c0       	rjmp	.+142    	; 0x1b3a <DIO_ReadPinLevel+0xe2>
    {
    case DIO_PORTA:
        result = GET_BIT(PINA, pin);
    1aac:	e9 e3       	ldi	r30, 0x39	; 57
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	80 81       	ld	r24, Z
    1ab2:	28 2f       	mov	r18, r24
    1ab4:	30 e0       	ldi	r19, 0x00	; 0
    1ab6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab8:	88 2f       	mov	r24, r24
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	a9 01       	movw	r20, r18
    1abe:	02 c0       	rjmp	.+4      	; 0x1ac4 <DIO_ReadPinLevel+0x6c>
    1ac0:	55 95       	asr	r21
    1ac2:	47 95       	ror	r20
    1ac4:	8a 95       	dec	r24
    1ac6:	e2 f7       	brpl	.-8      	; 0x1ac0 <DIO_ReadPinLevel+0x68>
    1ac8:	ca 01       	movw	r24, r20
    1aca:	81 70       	andi	r24, 0x01	; 1
    1acc:	89 83       	std	Y+1, r24	; 0x01
    1ace:	35 c0       	rjmp	.+106    	; 0x1b3a <DIO_ReadPinLevel+0xe2>
        break;
    case DIO_PORTB:
        result = GET_BIT(PINB, pin);
    1ad0:	e6 e3       	ldi	r30, 0x36	; 54
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	28 2f       	mov	r18, r24
    1ad8:	30 e0       	ldi	r19, 0x00	; 0
    1ada:	8b 81       	ldd	r24, Y+3	; 0x03
    1adc:	88 2f       	mov	r24, r24
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	a9 01       	movw	r20, r18
    1ae2:	02 c0       	rjmp	.+4      	; 0x1ae8 <DIO_ReadPinLevel+0x90>
    1ae4:	55 95       	asr	r21
    1ae6:	47 95       	ror	r20
    1ae8:	8a 95       	dec	r24
    1aea:	e2 f7       	brpl	.-8      	; 0x1ae4 <DIO_ReadPinLevel+0x8c>
    1aec:	ca 01       	movw	r24, r20
    1aee:	81 70       	andi	r24, 0x01	; 1
    1af0:	89 83       	std	Y+1, r24	; 0x01
    1af2:	23 c0       	rjmp	.+70     	; 0x1b3a <DIO_ReadPinLevel+0xe2>
        break;
    case DIO_PORTC:
        result = GET_BIT(PINC, pin);
    1af4:	e3 e3       	ldi	r30, 0x33	; 51
    1af6:	f0 e0       	ldi	r31, 0x00	; 0
    1af8:	80 81       	ld	r24, Z
    1afa:	28 2f       	mov	r18, r24
    1afc:	30 e0       	ldi	r19, 0x00	; 0
    1afe:	8b 81       	ldd	r24, Y+3	; 0x03
    1b00:	88 2f       	mov	r24, r24
    1b02:	90 e0       	ldi	r25, 0x00	; 0
    1b04:	a9 01       	movw	r20, r18
    1b06:	02 c0       	rjmp	.+4      	; 0x1b0c <DIO_ReadPinLevel+0xb4>
    1b08:	55 95       	asr	r21
    1b0a:	47 95       	ror	r20
    1b0c:	8a 95       	dec	r24
    1b0e:	e2 f7       	brpl	.-8      	; 0x1b08 <DIO_ReadPinLevel+0xb0>
    1b10:	ca 01       	movw	r24, r20
    1b12:	81 70       	andi	r24, 0x01	; 1
    1b14:	89 83       	std	Y+1, r24	; 0x01
    1b16:	11 c0       	rjmp	.+34     	; 0x1b3a <DIO_ReadPinLevel+0xe2>
        break;
    case DIO_PORTD:
        result = GET_BIT(PIND, pin);
    1b18:	e0 e3       	ldi	r30, 0x30	; 48
    1b1a:	f0 e0       	ldi	r31, 0x00	; 0
    1b1c:	80 81       	ld	r24, Z
    1b1e:	28 2f       	mov	r18, r24
    1b20:	30 e0       	ldi	r19, 0x00	; 0
    1b22:	8b 81       	ldd	r24, Y+3	; 0x03
    1b24:	88 2f       	mov	r24, r24
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	a9 01       	movw	r20, r18
    1b2a:	02 c0       	rjmp	.+4      	; 0x1b30 <DIO_ReadPinLevel+0xd8>
    1b2c:	55 95       	asr	r21
    1b2e:	47 95       	ror	r20
    1b30:	8a 95       	dec	r24
    1b32:	e2 f7       	brpl	.-8      	; 0x1b2c <DIO_ReadPinLevel+0xd4>
    1b34:	ca 01       	movw	r24, r20
    1b36:	81 70       	andi	r24, 0x01	; 1
    1b38:	89 83       	std	Y+1, r24	; 0x01
        break;
    default:
        break;
    }
    return result;
    1b3a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b3c:	0f 90       	pop	r0
    1b3e:	0f 90       	pop	r0
    1b40:	0f 90       	pop	r0
    1b42:	0f 90       	pop	r0
    1b44:	0f 90       	pop	r0
    1b46:	cf 91       	pop	r28
    1b48:	df 91       	pop	r29
    1b4a:	08 95       	ret

00001b4c <DIO_ReadPortLevel>:

DIO_LevelType DIO_ReadPortLevel (DIO_PortType port) {
    1b4c:	df 93       	push	r29
    1b4e:	cf 93       	push	r28
    1b50:	00 d0       	rcall	.+0      	; 0x1b52 <DIO_ReadPortLevel+0x6>
    1b52:	00 d0       	rcall	.+0      	; 0x1b54 <DIO_ReadPortLevel+0x8>
    1b54:	cd b7       	in	r28, 0x3d	; 61
    1b56:	de b7       	in	r29, 0x3e	; 62
    1b58:	8a 83       	std	Y+2, r24	; 0x02
    u8 result = 0x00;
    1b5a:	19 82       	std	Y+1, r1	; 0x01
    switch (port)
    1b5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b5e:	28 2f       	mov	r18, r24
    1b60:	30 e0       	ldi	r19, 0x00	; 0
    1b62:	3c 83       	std	Y+4, r19	; 0x04
    1b64:	2b 83       	std	Y+3, r18	; 0x03
    1b66:	8b 81       	ldd	r24, Y+3	; 0x03
    1b68:	9c 81       	ldd	r25, Y+4	; 0x04
    1b6a:	81 30       	cpi	r24, 0x01	; 1
    1b6c:	91 05       	cpc	r25, r1
    1b6e:	49 f1       	breq	.+82     	; 0x1bc2 <DIO_ReadPortLevel+0x76>
    1b70:	2b 81       	ldd	r18, Y+3	; 0x03
    1b72:	3c 81       	ldd	r19, Y+4	; 0x04
    1b74:	22 30       	cpi	r18, 0x02	; 2
    1b76:	31 05       	cpc	r19, r1
    1b78:	2c f4       	brge	.+10     	; 0x1b84 <DIO_ReadPortLevel+0x38>
    1b7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b7e:	00 97       	sbiw	r24, 0x00	; 0
    1b80:	61 f0       	breq	.+24     	; 0x1b9a <DIO_ReadPortLevel+0x4e>
    1b82:	5a c0       	rjmp	.+180    	; 0x1c38 <DIO_ReadPortLevel+0xec>
    1b84:	2b 81       	ldd	r18, Y+3	; 0x03
    1b86:	3c 81       	ldd	r19, Y+4	; 0x04
    1b88:	22 30       	cpi	r18, 0x02	; 2
    1b8a:	31 05       	cpc	r19, r1
    1b8c:	71 f1       	breq	.+92     	; 0x1bea <DIO_ReadPortLevel+0x9e>
    1b8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b90:	9c 81       	ldd	r25, Y+4	; 0x04
    1b92:	83 30       	cpi	r24, 0x03	; 3
    1b94:	91 05       	cpc	r25, r1
    1b96:	e9 f1       	breq	.+122    	; 0x1c12 <DIO_ReadPortLevel+0xc6>
    1b98:	4f c0       	rjmp	.+158    	; 0x1c38 <DIO_ReadPortLevel+0xec>
    {
    case DIO_PORTA:
        if (PINA == 0xFF) {
    1b9a:	e9 e3       	ldi	r30, 0x39	; 57
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	80 81       	ld	r24, Z
    1ba0:	8f 3f       	cpi	r24, 0xFF	; 255
    1ba2:	19 f4       	brne	.+6      	; 0x1baa <DIO_ReadPortLevel+0x5e>
            result = DIO_HIGH;
    1ba4:	81 e0       	ldi	r24, 0x01	; 1
    1ba6:	89 83       	std	Y+1, r24	; 0x01
    1ba8:	47 c0       	rjmp	.+142    	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else if (PINA == 0x00) {
    1baa:	e9 e3       	ldi	r30, 0x39	; 57
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	88 23       	and	r24, r24
    1bb2:	11 f4       	brne	.+4      	; 0x1bb8 <DIO_ReadPortLevel+0x6c>
            result = DIO_LOW;
    1bb4:	19 82       	std	Y+1, r1	; 0x01
    1bb6:	40 c0       	rjmp	.+128    	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else {
            result = PINA;
    1bb8:	e9 e3       	ldi	r30, 0x39	; 57
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	89 83       	std	Y+1, r24	; 0x01
    1bc0:	3b c0       	rjmp	.+118    	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        break;
    case DIO_PORTB:
        if (PINB == 0xFF) {
    1bc2:	e6 e3       	ldi	r30, 0x36	; 54
    1bc4:	f0 e0       	ldi	r31, 0x00	; 0
    1bc6:	80 81       	ld	r24, Z
    1bc8:	8f 3f       	cpi	r24, 0xFF	; 255
    1bca:	19 f4       	brne	.+6      	; 0x1bd2 <DIO_ReadPortLevel+0x86>
            result = DIO_HIGH;
    1bcc:	81 e0       	ldi	r24, 0x01	; 1
    1bce:	89 83       	std	Y+1, r24	; 0x01
    1bd0:	33 c0       	rjmp	.+102    	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else if (PINB == 0x00) {
    1bd2:	e6 e3       	ldi	r30, 0x36	; 54
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	88 23       	and	r24, r24
    1bda:	11 f4       	brne	.+4      	; 0x1be0 <DIO_ReadPortLevel+0x94>
            result = DIO_LOW;
    1bdc:	19 82       	std	Y+1, r1	; 0x01
    1bde:	2c c0       	rjmp	.+88     	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else {
            result = PINB;
    1be0:	e6 e3       	ldi	r30, 0x36	; 54
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	80 81       	ld	r24, Z
    1be6:	89 83       	std	Y+1, r24	; 0x01
    1be8:	27 c0       	rjmp	.+78     	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        break;
    case DIO_PORTC:
        if (PINC == 0xFF) {
    1bea:	e3 e3       	ldi	r30, 0x33	; 51
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	8f 3f       	cpi	r24, 0xFF	; 255
    1bf2:	19 f4       	brne	.+6      	; 0x1bfa <DIO_ReadPortLevel+0xae>
            result = DIO_HIGH;
    1bf4:	81 e0       	ldi	r24, 0x01	; 1
    1bf6:	89 83       	std	Y+1, r24	; 0x01
    1bf8:	1f c0       	rjmp	.+62     	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else if (PINC == 0x00) {
    1bfa:	e3 e3       	ldi	r30, 0x33	; 51
    1bfc:	f0 e0       	ldi	r31, 0x00	; 0
    1bfe:	80 81       	ld	r24, Z
    1c00:	88 23       	and	r24, r24
    1c02:	11 f4       	brne	.+4      	; 0x1c08 <DIO_ReadPortLevel+0xbc>
            result = DIO_LOW;
    1c04:	19 82       	std	Y+1, r1	; 0x01
    1c06:	18 c0       	rjmp	.+48     	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else {
            result = PINC;
    1c08:	e3 e3       	ldi	r30, 0x33	; 51
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	89 83       	std	Y+1, r24	; 0x01
    1c10:	13 c0       	rjmp	.+38     	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        break;
    case DIO_PORTD:
        if (PIND == 0xFF) {
    1c12:	e0 e3       	ldi	r30, 0x30	; 48
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	8f 3f       	cpi	r24, 0xFF	; 255
    1c1a:	19 f4       	brne	.+6      	; 0x1c22 <DIO_ReadPortLevel+0xd6>
            result = DIO_HIGH;
    1c1c:	81 e0       	ldi	r24, 0x01	; 1
    1c1e:	89 83       	std	Y+1, r24	; 0x01
    1c20:	0b c0       	rjmp	.+22     	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else if (PIND == 0x00) {
    1c22:	e0 e3       	ldi	r30, 0x30	; 48
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	80 81       	ld	r24, Z
    1c28:	88 23       	and	r24, r24
    1c2a:	11 f4       	brne	.+4      	; 0x1c30 <DIO_ReadPortLevel+0xe4>
            result = DIO_LOW;
    1c2c:	19 82       	std	Y+1, r1	; 0x01
    1c2e:	04 c0       	rjmp	.+8      	; 0x1c38 <DIO_ReadPortLevel+0xec>
        }
        else {
            result = PIND;
    1c30:	e0 e3       	ldi	r30, 0x30	; 48
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	89 83       	std	Y+1, r24	; 0x01
        }
        break;
    default:
        break;
    }
    return result;
    1c38:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c3a:	0f 90       	pop	r0
    1c3c:	0f 90       	pop	r0
    1c3e:	0f 90       	pop	r0
    1c40:	0f 90       	pop	r0
    1c42:	cf 91       	pop	r28
    1c44:	df 91       	pop	r29
    1c46:	08 95       	ret

00001c48 <EEPROM_Init>:
#include "I2C.h"
#include "EEPROM.h"
//#include "EEPROM_cfg.h"

void EEPROM_Init(void)
{
    1c48:	df 93       	push	r29
    1c4a:	cf 93       	push	r28
    1c4c:	cd b7       	in	r28, 0x3d	; 61
    1c4e:	de b7       	in	r29, 0x3e	; 62
	I2C_InitMaster();
    1c50:	0e 94 5e 1a 	call	0x34bc	; 0x34bc <I2C_InitMaster>
}
    1c54:	cf 91       	pop	r28
    1c56:	df 91       	pop	r29
    1c58:	08 95       	ret

00001c5a <EEPROM_Write_Byte>:

/*Send byte to EEPROM*/
void EEPROM_Write_Byte(u8 AddressSlave ,u8 AddressLocation,u8 Data)
{
    1c5a:	df 93       	push	r29
    1c5c:	cf 93       	push	r28
    1c5e:	00 d0       	rcall	.+0      	; 0x1c60 <EEPROM_Write_Byte+0x6>
    1c60:	0f 92       	push	r0
    1c62:	cd b7       	in	r28, 0x3d	; 61
    1c64:	de b7       	in	r29, 0x3e	; 62
    1c66:	89 83       	std	Y+1, r24	; 0x01
    1c68:	6a 83       	std	Y+2, r22	; 0x02
    1c6a:	4b 83       	std	Y+3, r20	; 0x03
	I2C_SendStartCondition();
    1c6c:	0e 94 70 1a 	call	0x34e0	; 0x34e0 <I2C_SendStartCondition>
	//write the device address and so we need to get A2 A1 A0 address bits and R/W=0 (write)
	I2C_MasterWriteDataByte(AddressSlave);
    1c70:	89 81       	ldd	r24, Y+1	; 0x01
    1c72:	0e 94 8b 1a 	call	0x3516	; 0x3516 <I2C_MasterWriteDataByte>

	//send the required location address
	I2C_MasterWriteDataByte(AddressLocation);
    1c76:	8a 81       	ldd	r24, Y+2	; 0x02
    1c78:	0e 94 8b 1a 	call	0x3516	; 0x3516 <I2C_MasterWriteDataByte>

	//write byte to eeprom
	I2C_MasterWriteDataByte(Data);
    1c7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c7e:	0e 94 8b 1a 	call	0x3516	; 0x3516 <I2C_MasterWriteDataByte>

	I2C_SendStopCondition();
    1c82:	0e 94 80 1a 	call	0x3500	; 0x3500 <I2C_SendStopCondition>
}
    1c86:	0f 90       	pop	r0
    1c88:	0f 90       	pop	r0
    1c8a:	0f 90       	pop	r0
    1c8c:	cf 91       	pop	r28
    1c8e:	df 91       	pop	r29
    1c90:	08 95       	ret

00001c92 <EEPROM_Read_Byte>:

u8 EEPROM_Read_Byte(u8 AddressSlave ,u8 AddressLocation)
{
    1c92:	df 93       	push	r29
    1c94:	cf 93       	push	r28
    1c96:	00 d0       	rcall	.+0      	; 0x1c98 <EEPROM_Read_Byte+0x6>
    1c98:	cd b7       	in	r28, 0x3d	; 61
    1c9a:	de b7       	in	r29, 0x3e	; 62
    1c9c:	89 83       	std	Y+1, r24	; 0x01
    1c9e:	6a 83       	std	Y+2, r22	; 0x02

	I2C_SendStartCondition();
    1ca0:	0e 94 70 1a 	call	0x34e0	; 0x34e0 <I2C_SendStartCondition>

	//write the device address and so we need to get A2 A1 A0 address bits and R/W=0 (write)
	I2C_MasterWriteDataByte(AddressSlave);
    1ca4:	89 81       	ldd	r24, Y+1	; 0x01
    1ca6:	0e 94 8b 1a 	call	0x3516	; 0x3516 <I2C_MasterWriteDataByte>

	//send the required location address
	I2C_MasterWriteDataByte(AddressLocation);
    1caa:	8a 81       	ldd	r24, Y+2	; 0x02
    1cac:	0e 94 8b 1a 	call	0x3516	; 0x3516 <I2C_MasterWriteDataByte>

	//send a repeated start
	I2C_SendStartCondition();
    1cb0:	0e 94 70 1a 	call	0x34e0	; 0x34e0 <I2C_SendStartCondition>

	//write the device address and so we need to get A2 A1 A0 address bits and R/W=1 (Read)
	SET_BIT(AddressSlave,0);
    1cb4:	89 81       	ldd	r24, Y+1	; 0x01
    1cb6:	81 60       	ori	r24, 0x01	; 1
    1cb8:	89 83       	std	Y+1, r24	; 0x01
	I2C_MasterWriteDataByte(AddressSlave);
    1cba:	89 81       	ldd	r24, Y+1	; 0x01
    1cbc:	0e 94 8b 1a 	call	0x3516	; 0x3516 <I2C_MasterWriteDataByte>

	return I2C_MasterReadDataByteWith_NACK();
    1cc0:	0e 94 b5 1a 	call	0x356a	; 0x356a <I2C_MasterReadDataByteWith_NACK>

	I2C_SendStopCondition();
}
    1cc4:	0f 90       	pop	r0
    1cc6:	0f 90       	pop	r0
    1cc8:	cf 91       	pop	r28
    1cca:	df 91       	pop	r29
    1ccc:	08 95       	ret

00001cce <__vector_1>:
void (*ExtInterrupt_INT0Callback) (void);
void (*ExtInterrupt_INT1Callback) (void);
void (*ExtInterrupt_INT2Callback) (void);

void __vector_1 (void) __attribute__ ((signal));
void __vector_1 (void) {
    1cce:	1f 92       	push	r1
    1cd0:	0f 92       	push	r0
    1cd2:	0f b6       	in	r0, 0x3f	; 63
    1cd4:	0f 92       	push	r0
    1cd6:	11 24       	eor	r1, r1
    1cd8:	2f 93       	push	r18
    1cda:	3f 93       	push	r19
    1cdc:	4f 93       	push	r20
    1cde:	5f 93       	push	r21
    1ce0:	6f 93       	push	r22
    1ce2:	7f 93       	push	r23
    1ce4:	8f 93       	push	r24
    1ce6:	9f 93       	push	r25
    1ce8:	af 93       	push	r26
    1cea:	bf 93       	push	r27
    1cec:	ef 93       	push	r30
    1cee:	ff 93       	push	r31
    1cf0:	df 93       	push	r29
    1cf2:	cf 93       	push	r28
    1cf4:	cd b7       	in	r28, 0x3d	; 61
    1cf6:	de b7       	in	r29, 0x3e	; 62
	ExtInterrupt_INT0Callback();
    1cf8:	e0 91 78 00 	lds	r30, 0x0078
    1cfc:	f0 91 79 00 	lds	r31, 0x0079
    1d00:	09 95       	icall
}
    1d02:	cf 91       	pop	r28
    1d04:	df 91       	pop	r29
    1d06:	ff 91       	pop	r31
    1d08:	ef 91       	pop	r30
    1d0a:	bf 91       	pop	r27
    1d0c:	af 91       	pop	r26
    1d0e:	9f 91       	pop	r25
    1d10:	8f 91       	pop	r24
    1d12:	7f 91       	pop	r23
    1d14:	6f 91       	pop	r22
    1d16:	5f 91       	pop	r21
    1d18:	4f 91       	pop	r20
    1d1a:	3f 91       	pop	r19
    1d1c:	2f 91       	pop	r18
    1d1e:	0f 90       	pop	r0
    1d20:	0f be       	out	0x3f, r0	; 63
    1d22:	0f 90       	pop	r0
    1d24:	1f 90       	pop	r1
    1d26:	18 95       	reti

00001d28 <__vector_2>:
void __vector_2 (void) __attribute__ ((signal));
void __vector_2 (void) {
    1d28:	1f 92       	push	r1
    1d2a:	0f 92       	push	r0
    1d2c:	0f b6       	in	r0, 0x3f	; 63
    1d2e:	0f 92       	push	r0
    1d30:	11 24       	eor	r1, r1
    1d32:	2f 93       	push	r18
    1d34:	3f 93       	push	r19
    1d36:	4f 93       	push	r20
    1d38:	5f 93       	push	r21
    1d3a:	6f 93       	push	r22
    1d3c:	7f 93       	push	r23
    1d3e:	8f 93       	push	r24
    1d40:	9f 93       	push	r25
    1d42:	af 93       	push	r26
    1d44:	bf 93       	push	r27
    1d46:	ef 93       	push	r30
    1d48:	ff 93       	push	r31
    1d4a:	df 93       	push	r29
    1d4c:	cf 93       	push	r28
    1d4e:	cd b7       	in	r28, 0x3d	; 61
    1d50:	de b7       	in	r29, 0x3e	; 62
	ExtInterrupt_INT1Callback();
    1d52:	e0 91 76 00 	lds	r30, 0x0076
    1d56:	f0 91 77 00 	lds	r31, 0x0077
    1d5a:	09 95       	icall
}
    1d5c:	cf 91       	pop	r28
    1d5e:	df 91       	pop	r29
    1d60:	ff 91       	pop	r31
    1d62:	ef 91       	pop	r30
    1d64:	bf 91       	pop	r27
    1d66:	af 91       	pop	r26
    1d68:	9f 91       	pop	r25
    1d6a:	8f 91       	pop	r24
    1d6c:	7f 91       	pop	r23
    1d6e:	6f 91       	pop	r22
    1d70:	5f 91       	pop	r21
    1d72:	4f 91       	pop	r20
    1d74:	3f 91       	pop	r19
    1d76:	2f 91       	pop	r18
    1d78:	0f 90       	pop	r0
    1d7a:	0f be       	out	0x3f, r0	; 63
    1d7c:	0f 90       	pop	r0
    1d7e:	1f 90       	pop	r1
    1d80:	18 95       	reti

00001d82 <__vector_3>:
void __vector_3 (void) __attribute__ ((signal));
void __vector_3 (void) {
    1d82:	1f 92       	push	r1
    1d84:	0f 92       	push	r0
    1d86:	0f b6       	in	r0, 0x3f	; 63
    1d88:	0f 92       	push	r0
    1d8a:	11 24       	eor	r1, r1
    1d8c:	2f 93       	push	r18
    1d8e:	3f 93       	push	r19
    1d90:	4f 93       	push	r20
    1d92:	5f 93       	push	r21
    1d94:	6f 93       	push	r22
    1d96:	7f 93       	push	r23
    1d98:	8f 93       	push	r24
    1d9a:	9f 93       	push	r25
    1d9c:	af 93       	push	r26
    1d9e:	bf 93       	push	r27
    1da0:	ef 93       	push	r30
    1da2:	ff 93       	push	r31
    1da4:	df 93       	push	r29
    1da6:	cf 93       	push	r28
    1da8:	cd b7       	in	r28, 0x3d	; 61
    1daa:	de b7       	in	r29, 0x3e	; 62
	ExtInterrupt_INT2Callback();
    1dac:	e0 91 7a 00 	lds	r30, 0x007A
    1db0:	f0 91 7b 00 	lds	r31, 0x007B
    1db4:	09 95       	icall
}
    1db6:	cf 91       	pop	r28
    1db8:	df 91       	pop	r29
    1dba:	ff 91       	pop	r31
    1dbc:	ef 91       	pop	r30
    1dbe:	bf 91       	pop	r27
    1dc0:	af 91       	pop	r26
    1dc2:	9f 91       	pop	r25
    1dc4:	8f 91       	pop	r24
    1dc6:	7f 91       	pop	r23
    1dc8:	6f 91       	pop	r22
    1dca:	5f 91       	pop	r21
    1dcc:	4f 91       	pop	r20
    1dce:	3f 91       	pop	r19
    1dd0:	2f 91       	pop	r18
    1dd2:	0f 90       	pop	r0
    1dd4:	0f be       	out	0x3f, r0	; 63
    1dd6:	0f 90       	pop	r0
    1dd8:	1f 90       	pop	r1
    1dda:	18 95       	reti

00001ddc <ExtInterrupt_Init>:
//void __vector_1 (void) __attribute__ ((signal));
//void __vector_1 (void) {
//	// TODO
//}

void ExtInterrupt_Init(void) {
    1ddc:	df 93       	push	r29
    1dde:	cf 93       	push	r28
    1de0:	cd b7       	in	r28, 0x3d	; 61
    1de2:	de b7       	in	r29, 0x3e	; 62

    /*************************** Interrupt 0 Init ***************************/
#ifdef EXT_INTERRUPT_INT0
    /* Interrupt Enable */
#if EXT_INTERRUPT_INT0_INT_ENABLE == EXT_INTERRUPT_ENABLE
    SET_BIT(GICR, GICR_INT0); // External Interrupt Request 0 Enable
    1de4:	ab e5       	ldi	r26, 0x5B	; 91
    1de6:	b0 e0       	ldi	r27, 0x00	; 0
    1de8:	eb e5       	ldi	r30, 0x5B	; 91
    1dea:	f0 e0       	ldi	r31, 0x00	; 0
    1dec:	80 81       	ld	r24, Z
    1dee:	80 64       	ori	r24, 0x40	; 64
    1df0:	8c 93       	st	X, r24
    GlobalInterrupt_Enable(); // Global Interrupt Enable
    1df2:	0e 94 65 0f 	call	0x1eca	; 0x1eca <GlobalInterrupt_Enable>
    SET_BIT(MCUCR, MCUCR_ISC00);
    SET_BIT(MCUCR, MCUCR_ISC01);
    // TODO
#elif EXT_INTERRUPT_INT0_SENSE == EXT_INTERRUPT_ON_CHANGE
    /* Any logical change on INT0 generates an interrupt request. */
    SET_BIT(MCUCR, MCUCR_ISC00);
    1df6:	a5 e5       	ldi	r26, 0x55	; 85
    1df8:	b0 e0       	ldi	r27, 0x00	; 0
    1dfa:	e5 e5       	ldi	r30, 0x55	; 85
    1dfc:	f0 e0       	ldi	r31, 0x00	; 0
    1dfe:	80 81       	ld	r24, Z
    1e00:	81 60       	ori	r24, 0x01	; 1
    1e02:	8c 93       	st	X, r24
    CLR_BIT(MCUCR, MCUCR_ISC01);
    1e04:	a5 e5       	ldi	r26, 0x55	; 85
    1e06:	b0 e0       	ldi	r27, 0x00	; 0
    1e08:	e5 e5       	ldi	r30, 0x55	; 85
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	80 81       	ld	r24, Z
    1e0e:	8d 7f       	andi	r24, 0xFD	; 253
    1e10:	8c 93       	st	X, r24
    /*************************** Interrupt 1 Init ***************************/

#ifdef EXT_INTERRUPT_INT1
    /* Interrupt Enable */
#if EXT_INTERRUPT_INT1_INT_ENABLE == EXT_INTERRUPT_ENABLE
    SET_BIT(GICR, GICR_INT1); // External Interrupt Request 1 Enable
    1e12:	ab e5       	ldi	r26, 0x5B	; 91
    1e14:	b0 e0       	ldi	r27, 0x00	; 0
    1e16:	eb e5       	ldi	r30, 0x5B	; 91
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	80 81       	ld	r24, Z
    1e1c:	80 68       	ori	r24, 0x80	; 128
    1e1e:	8c 93       	st	X, r24
#elif EXT_INTERRUPT_INT1_SENSE == EXT_INTERRUPT_RISING_EDGE
    SET_BIT(MCUCR, MCUCR_ISC10);
    SET_BIT(MCUCR, MCUCR_ISC11);
    // TODO
#elif EXT_INTERRUPT_INT1_SENSE == EXT_INTERRUPT_ON_CHANGE
    SET_BIT(MCUCR, MCUCR_ISC10);
    1e20:	a5 e5       	ldi	r26, 0x55	; 85
    1e22:	b0 e0       	ldi	r27, 0x00	; 0
    1e24:	e5 e5       	ldi	r30, 0x55	; 85
    1e26:	f0 e0       	ldi	r31, 0x00	; 0
    1e28:	80 81       	ld	r24, Z
    1e2a:	84 60       	ori	r24, 0x04	; 4
    1e2c:	8c 93       	st	X, r24
    CLR_BIT(MCUCR, MCUCR_ISC11);
    1e2e:	a5 e5       	ldi	r26, 0x55	; 85
    1e30:	b0 e0       	ldi	r27, 0x00	; 0
    1e32:	e5 e5       	ldi	r30, 0x55	; 85
    1e34:	f0 e0       	ldi	r31, 0x00	; 0
    1e36:	80 81       	ld	r24, Z
    1e38:	87 7f       	andi	r24, 0xF7	; 247
    1e3a:	8c 93       	st	X, r24

    /*************************** Interrupt 2 Init ***************************/
#ifdef EXT_INTERRUPT_INT2
    /* Interrupt Enable */
#if EXT_INTERRUPT_INT2_INT_ENABLE == EXT_INTERRUPT_ENABLE
    SET_BIT(GICR, GICR_INT2); // External Interrupt Request 1 Enable
    1e3c:	ab e5       	ldi	r26, 0x5B	; 91
    1e3e:	b0 e0       	ldi	r27, 0x00	; 0
    1e40:	eb e5       	ldi	r30, 0x5B	; 91
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	80 81       	ld	r24, Z
    1e46:	80 62       	ori	r24, 0x20	; 32
    1e48:	8c 93       	st	X, r24
    // TODO
#endif

    /* Sense Control */
#if EXT_INTERRUPT_INT2_SENSE == EXT_INTERRUPT_FALLING_EDGE
    CLR_BIT(MCUCR, MCUCSR_ISC2);
    1e4a:	a5 e5       	ldi	r26, 0x55	; 85
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	e5 e5       	ldi	r30, 0x55	; 85
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	80 81       	ld	r24, Z
    1e54:	8f 7b       	andi	r24, 0xBF	; 191
    1e56:	8c 93       	st	X, r24
#endif
#endif



}
    1e58:	cf 91       	pop	r28
    1e5a:	df 91       	pop	r29
    1e5c:	08 95       	ret

00001e5e <ExtInterrupt_SetINT0Callback>:

void ExtInterrupt_SetINT0Callback (void (*callback) (void)) {
    1e5e:	df 93       	push	r29
    1e60:	cf 93       	push	r28
    1e62:	00 d0       	rcall	.+0      	; 0x1e64 <ExtInterrupt_SetINT0Callback+0x6>
    1e64:	cd b7       	in	r28, 0x3d	; 61
    1e66:	de b7       	in	r29, 0x3e	; 62
    1e68:	9a 83       	std	Y+2, r25	; 0x02
    1e6a:	89 83       	std	Y+1, r24	; 0x01
    ExtInterrupt_INT0Callback = callback;
    1e6c:	89 81       	ldd	r24, Y+1	; 0x01
    1e6e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e70:	90 93 79 00 	sts	0x0079, r25
    1e74:	80 93 78 00 	sts	0x0078, r24
}
    1e78:	0f 90       	pop	r0
    1e7a:	0f 90       	pop	r0
    1e7c:	cf 91       	pop	r28
    1e7e:	df 91       	pop	r29
    1e80:	08 95       	ret

00001e82 <ExtInterrupt_SetINT1Callback>:

void ExtInterrupt_SetINT1Callback (void (*callback) (void)) {
    1e82:	df 93       	push	r29
    1e84:	cf 93       	push	r28
    1e86:	00 d0       	rcall	.+0      	; 0x1e88 <ExtInterrupt_SetINT1Callback+0x6>
    1e88:	cd b7       	in	r28, 0x3d	; 61
    1e8a:	de b7       	in	r29, 0x3e	; 62
    1e8c:	9a 83       	std	Y+2, r25	; 0x02
    1e8e:	89 83       	std	Y+1, r24	; 0x01
    ExtInterrupt_INT1Callback = callback;
    1e90:	89 81       	ldd	r24, Y+1	; 0x01
    1e92:	9a 81       	ldd	r25, Y+2	; 0x02
    1e94:	90 93 77 00 	sts	0x0077, r25
    1e98:	80 93 76 00 	sts	0x0076, r24
   // TODO
}
    1e9c:	0f 90       	pop	r0
    1e9e:	0f 90       	pop	r0
    1ea0:	cf 91       	pop	r28
    1ea2:	df 91       	pop	r29
    1ea4:	08 95       	ret

00001ea6 <ExtInterrupt_SetINT2Callback>:

void ExtInterrupt_SetINT2Callback (void (*callback) (void)) {
    1ea6:	df 93       	push	r29
    1ea8:	cf 93       	push	r28
    1eaa:	00 d0       	rcall	.+0      	; 0x1eac <ExtInterrupt_SetINT2Callback+0x6>
    1eac:	cd b7       	in	r28, 0x3d	; 61
    1eae:	de b7       	in	r29, 0x3e	; 62
    1eb0:	9a 83       	std	Y+2, r25	; 0x02
    1eb2:	89 83       	std	Y+1, r24	; 0x01
    ExtInterrupt_INT2Callback = callback;
    1eb4:	89 81       	ldd	r24, Y+1	; 0x01
    1eb6:	9a 81       	ldd	r25, Y+2	; 0x02
    1eb8:	90 93 7b 00 	sts	0x007B, r25
    1ebc:	80 93 7a 00 	sts	0x007A, r24
   // TODO
}
    1ec0:	0f 90       	pop	r0
    1ec2:	0f 90       	pop	r0
    1ec4:	cf 91       	pop	r28
    1ec6:	df 91       	pop	r29
    1ec8:	08 95       	ret

00001eca <GlobalInterrupt_Enable>:
#include "std_types.h"
#include "macros.h"
#include "Registers.h"
#include "GlobalInterrupt.h"

void GlobalInterrupt_Enable(void) {
    1eca:	df 93       	push	r29
    1ecc:	cf 93       	push	r28
    1ece:	cd b7       	in	r28, 0x3d	; 61
    1ed0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG, SREG_I);
    1ed2:	af e5       	ldi	r26, 0x5F	; 95
    1ed4:	b0 e0       	ldi	r27, 0x00	; 0
    1ed6:	ef e5       	ldi	r30, 0x5F	; 95
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	80 81       	ld	r24, Z
    1edc:	80 68       	ori	r24, 0x80	; 128
    1ede:	8c 93       	st	X, r24
}
    1ee0:	cf 91       	pop	r28
    1ee2:	df 91       	pop	r29
    1ee4:	08 95       	ret

00001ee6 <GlobalInterrupt_Disable>:

void GlobalInterrupt_Disable(void) {
    1ee6:	df 93       	push	r29
    1ee8:	cf 93       	push	r28
    1eea:	cd b7       	in	r28, 0x3d	; 61
    1eec:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG, SREG_I);
    1eee:	af e5       	ldi	r26, 0x5F	; 95
    1ef0:	b0 e0       	ldi	r27, 0x00	; 0
    1ef2:	ef e5       	ldi	r30, 0x5F	; 95
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	80 81       	ld	r24, Z
    1ef8:	8f 77       	andi	r24, 0x7F	; 127
    1efa:	8c 93       	st	X, r24
}
    1efc:	cf 91       	pop	r28
    1efe:	df 91       	pop	r29
    1f00:	08 95       	ret

00001f02 <__vector_10>:
void (*Gpt_Timer2_Callback_Ctc)(void);
void (*Gpt_Timer2_Callback_Normal)(void);

/************ ISR ************/
ISR(VECTOR_TIMER0_CTC)
{
    1f02:	1f 92       	push	r1
    1f04:	0f 92       	push	r0
    1f06:	0f b6       	in	r0, 0x3f	; 63
    1f08:	0f 92       	push	r0
    1f0a:	11 24       	eor	r1, r1
    1f0c:	2f 93       	push	r18
    1f0e:	3f 93       	push	r19
    1f10:	4f 93       	push	r20
    1f12:	5f 93       	push	r21
    1f14:	6f 93       	push	r22
    1f16:	7f 93       	push	r23
    1f18:	8f 93       	push	r24
    1f1a:	9f 93       	push	r25
    1f1c:	af 93       	push	r26
    1f1e:	bf 93       	push	r27
    1f20:	ef 93       	push	r30
    1f22:	ff 93       	push	r31
    1f24:	df 93       	push	r29
    1f26:	cf 93       	push	r28
    1f28:	cd b7       	in	r28, 0x3d	; 61
    1f2a:	de b7       	in	r29, 0x3e	; 62
    Gpt_Timer0_Callback_Ctc();
    1f2c:	e0 91 7c 00 	lds	r30, 0x007C
    1f30:	f0 91 7d 00 	lds	r31, 0x007D
    1f34:	09 95       	icall
}
    1f36:	cf 91       	pop	r28
    1f38:	df 91       	pop	r29
    1f3a:	ff 91       	pop	r31
    1f3c:	ef 91       	pop	r30
    1f3e:	bf 91       	pop	r27
    1f40:	af 91       	pop	r26
    1f42:	9f 91       	pop	r25
    1f44:	8f 91       	pop	r24
    1f46:	7f 91       	pop	r23
    1f48:	6f 91       	pop	r22
    1f4a:	5f 91       	pop	r21
    1f4c:	4f 91       	pop	r20
    1f4e:	3f 91       	pop	r19
    1f50:	2f 91       	pop	r18
    1f52:	0f 90       	pop	r0
    1f54:	0f be       	out	0x3f, r0	; 63
    1f56:	0f 90       	pop	r0
    1f58:	1f 90       	pop	r1
    1f5a:	18 95       	reti

00001f5c <__vector_11>:
ISR(VECTOR_TIMER0_NORM)
{
    1f5c:	1f 92       	push	r1
    1f5e:	0f 92       	push	r0
    1f60:	0f b6       	in	r0, 0x3f	; 63
    1f62:	0f 92       	push	r0
    1f64:	11 24       	eor	r1, r1
    1f66:	2f 93       	push	r18
    1f68:	3f 93       	push	r19
    1f6a:	4f 93       	push	r20
    1f6c:	5f 93       	push	r21
    1f6e:	6f 93       	push	r22
    1f70:	7f 93       	push	r23
    1f72:	8f 93       	push	r24
    1f74:	9f 93       	push	r25
    1f76:	af 93       	push	r26
    1f78:	bf 93       	push	r27
    1f7a:	ef 93       	push	r30
    1f7c:	ff 93       	push	r31
    1f7e:	df 93       	push	r29
    1f80:	cf 93       	push	r28
    1f82:	cd b7       	in	r28, 0x3d	; 61
    1f84:	de b7       	in	r29, 0x3e	; 62
    Gpt_Timer0_Callback_Normal();
    1f86:	e0 91 86 00 	lds	r30, 0x0086
    1f8a:	f0 91 87 00 	lds	r31, 0x0087
    1f8e:	09 95       	icall
}
    1f90:	cf 91       	pop	r28
    1f92:	df 91       	pop	r29
    1f94:	ff 91       	pop	r31
    1f96:	ef 91       	pop	r30
    1f98:	bf 91       	pop	r27
    1f9a:	af 91       	pop	r26
    1f9c:	9f 91       	pop	r25
    1f9e:	8f 91       	pop	r24
    1fa0:	7f 91       	pop	r23
    1fa2:	6f 91       	pop	r22
    1fa4:	5f 91       	pop	r21
    1fa6:	4f 91       	pop	r20
    1fa8:	3f 91       	pop	r19
    1faa:	2f 91       	pop	r18
    1fac:	0f 90       	pop	r0
    1fae:	0f be       	out	0x3f, r0	; 63
    1fb0:	0f 90       	pop	r0
    1fb2:	1f 90       	pop	r1
    1fb4:	18 95       	reti

00001fb6 <__vector_7>:

ISR(VECTOR_TIMER1A_CTC)
{
    1fb6:	1f 92       	push	r1
    1fb8:	0f 92       	push	r0
    1fba:	0f b6       	in	r0, 0x3f	; 63
    1fbc:	0f 92       	push	r0
    1fbe:	11 24       	eor	r1, r1
    1fc0:	2f 93       	push	r18
    1fc2:	3f 93       	push	r19
    1fc4:	4f 93       	push	r20
    1fc6:	5f 93       	push	r21
    1fc8:	6f 93       	push	r22
    1fca:	7f 93       	push	r23
    1fcc:	8f 93       	push	r24
    1fce:	9f 93       	push	r25
    1fd0:	af 93       	push	r26
    1fd2:	bf 93       	push	r27
    1fd4:	ef 93       	push	r30
    1fd6:	ff 93       	push	r31
    1fd8:	df 93       	push	r29
    1fda:	cf 93       	push	r28
    1fdc:	cd b7       	in	r28, 0x3d	; 61
    1fde:	de b7       	in	r29, 0x3e	; 62
    Gpt_Timer1A_Callback_Ctc();
    1fe0:	e0 91 84 00 	lds	r30, 0x0084
    1fe4:	f0 91 85 00 	lds	r31, 0x0085
    1fe8:	09 95       	icall
}
    1fea:	cf 91       	pop	r28
    1fec:	df 91       	pop	r29
    1fee:	ff 91       	pop	r31
    1ff0:	ef 91       	pop	r30
    1ff2:	bf 91       	pop	r27
    1ff4:	af 91       	pop	r26
    1ff6:	9f 91       	pop	r25
    1ff8:	8f 91       	pop	r24
    1ffa:	7f 91       	pop	r23
    1ffc:	6f 91       	pop	r22
    1ffe:	5f 91       	pop	r21
    2000:	4f 91       	pop	r20
    2002:	3f 91       	pop	r19
    2004:	2f 91       	pop	r18
    2006:	0f 90       	pop	r0
    2008:	0f be       	out	0x3f, r0	; 63
    200a:	0f 90       	pop	r0
    200c:	1f 90       	pop	r1
    200e:	18 95       	reti

00002010 <__vector_9>:
ISR(VECTOR_TIMER1_NORM)
{
    2010:	1f 92       	push	r1
    2012:	0f 92       	push	r0
    2014:	0f b6       	in	r0, 0x3f	; 63
    2016:	0f 92       	push	r0
    2018:	11 24       	eor	r1, r1
    201a:	2f 93       	push	r18
    201c:	3f 93       	push	r19
    201e:	4f 93       	push	r20
    2020:	5f 93       	push	r21
    2022:	6f 93       	push	r22
    2024:	7f 93       	push	r23
    2026:	8f 93       	push	r24
    2028:	9f 93       	push	r25
    202a:	af 93       	push	r26
    202c:	bf 93       	push	r27
    202e:	ef 93       	push	r30
    2030:	ff 93       	push	r31
    2032:	df 93       	push	r29
    2034:	cf 93       	push	r28
    2036:	cd b7       	in	r28, 0x3d	; 61
    2038:	de b7       	in	r29, 0x3e	; 62
    Gpt_Timer1_Callback_Normal();
    203a:	e0 91 88 00 	lds	r30, 0x0088
    203e:	f0 91 89 00 	lds	r31, 0x0089
    2042:	09 95       	icall
}
    2044:	cf 91       	pop	r28
    2046:	df 91       	pop	r29
    2048:	ff 91       	pop	r31
    204a:	ef 91       	pop	r30
    204c:	bf 91       	pop	r27
    204e:	af 91       	pop	r26
    2050:	9f 91       	pop	r25
    2052:	8f 91       	pop	r24
    2054:	7f 91       	pop	r23
    2056:	6f 91       	pop	r22
    2058:	5f 91       	pop	r21
    205a:	4f 91       	pop	r20
    205c:	3f 91       	pop	r19
    205e:	2f 91       	pop	r18
    2060:	0f 90       	pop	r0
    2062:	0f be       	out	0x3f, r0	; 63
    2064:	0f 90       	pop	r0
    2066:	1f 90       	pop	r1
    2068:	18 95       	reti

0000206a <__vector_8>:

ISR(VECTOR_TIMER1B_CTC)
{
    206a:	1f 92       	push	r1
    206c:	0f 92       	push	r0
    206e:	0f b6       	in	r0, 0x3f	; 63
    2070:	0f 92       	push	r0
    2072:	11 24       	eor	r1, r1
    2074:	2f 93       	push	r18
    2076:	3f 93       	push	r19
    2078:	4f 93       	push	r20
    207a:	5f 93       	push	r21
    207c:	6f 93       	push	r22
    207e:	7f 93       	push	r23
    2080:	8f 93       	push	r24
    2082:	9f 93       	push	r25
    2084:	af 93       	push	r26
    2086:	bf 93       	push	r27
    2088:	ef 93       	push	r30
    208a:	ff 93       	push	r31
    208c:	df 93       	push	r29
    208e:	cf 93       	push	r28
    2090:	cd b7       	in	r28, 0x3d	; 61
    2092:	de b7       	in	r29, 0x3e	; 62
    Gpt_Timer1B_Callback_Ctc();
    2094:	e0 91 80 00 	lds	r30, 0x0080
    2098:	f0 91 81 00 	lds	r31, 0x0081
    209c:	09 95       	icall
}
    209e:	cf 91       	pop	r28
    20a0:	df 91       	pop	r29
    20a2:	ff 91       	pop	r31
    20a4:	ef 91       	pop	r30
    20a6:	bf 91       	pop	r27
    20a8:	af 91       	pop	r26
    20aa:	9f 91       	pop	r25
    20ac:	8f 91       	pop	r24
    20ae:	7f 91       	pop	r23
    20b0:	6f 91       	pop	r22
    20b2:	5f 91       	pop	r21
    20b4:	4f 91       	pop	r20
    20b6:	3f 91       	pop	r19
    20b8:	2f 91       	pop	r18
    20ba:	0f 90       	pop	r0
    20bc:	0f be       	out	0x3f, r0	; 63
    20be:	0f 90       	pop	r0
    20c0:	1f 90       	pop	r1
    20c2:	18 95       	reti

000020c4 <__vector_4>:


ISR(VECTOR_TIMER2_CTC)
{
    20c4:	1f 92       	push	r1
    20c6:	0f 92       	push	r0
    20c8:	0f b6       	in	r0, 0x3f	; 63
    20ca:	0f 92       	push	r0
    20cc:	11 24       	eor	r1, r1
    20ce:	2f 93       	push	r18
    20d0:	3f 93       	push	r19
    20d2:	4f 93       	push	r20
    20d4:	5f 93       	push	r21
    20d6:	6f 93       	push	r22
    20d8:	7f 93       	push	r23
    20da:	8f 93       	push	r24
    20dc:	9f 93       	push	r25
    20de:	af 93       	push	r26
    20e0:	bf 93       	push	r27
    20e2:	ef 93       	push	r30
    20e4:	ff 93       	push	r31
    20e6:	df 93       	push	r29
    20e8:	cf 93       	push	r28
    20ea:	cd b7       	in	r28, 0x3d	; 61
    20ec:	de b7       	in	r29, 0x3e	; 62
    Gpt_Timer2_Callback_Ctc();
    20ee:	e0 91 7e 00 	lds	r30, 0x007E
    20f2:	f0 91 7f 00 	lds	r31, 0x007F
    20f6:	09 95       	icall
}
    20f8:	cf 91       	pop	r28
    20fa:	df 91       	pop	r29
    20fc:	ff 91       	pop	r31
    20fe:	ef 91       	pop	r30
    2100:	bf 91       	pop	r27
    2102:	af 91       	pop	r26
    2104:	9f 91       	pop	r25
    2106:	8f 91       	pop	r24
    2108:	7f 91       	pop	r23
    210a:	6f 91       	pop	r22
    210c:	5f 91       	pop	r21
    210e:	4f 91       	pop	r20
    2110:	3f 91       	pop	r19
    2112:	2f 91       	pop	r18
    2114:	0f 90       	pop	r0
    2116:	0f be       	out	0x3f, r0	; 63
    2118:	0f 90       	pop	r0
    211a:	1f 90       	pop	r1
    211c:	18 95       	reti

0000211e <__vector_5>:
ISR(VECTOR_TIMER2_NORM)
{
    211e:	1f 92       	push	r1
    2120:	0f 92       	push	r0
    2122:	0f b6       	in	r0, 0x3f	; 63
    2124:	0f 92       	push	r0
    2126:	11 24       	eor	r1, r1
    2128:	2f 93       	push	r18
    212a:	3f 93       	push	r19
    212c:	4f 93       	push	r20
    212e:	5f 93       	push	r21
    2130:	6f 93       	push	r22
    2132:	7f 93       	push	r23
    2134:	8f 93       	push	r24
    2136:	9f 93       	push	r25
    2138:	af 93       	push	r26
    213a:	bf 93       	push	r27
    213c:	ef 93       	push	r30
    213e:	ff 93       	push	r31
    2140:	df 93       	push	r29
    2142:	cf 93       	push	r28
    2144:	cd b7       	in	r28, 0x3d	; 61
    2146:	de b7       	in	r29, 0x3e	; 62
    Gpt_Timer2_Callback_Normal();
    2148:	e0 91 82 00 	lds	r30, 0x0082
    214c:	f0 91 83 00 	lds	r31, 0x0083
    2150:	09 95       	icall
}
    2152:	cf 91       	pop	r28
    2154:	df 91       	pop	r29
    2156:	ff 91       	pop	r31
    2158:	ef 91       	pop	r30
    215a:	bf 91       	pop	r27
    215c:	af 91       	pop	r26
    215e:	9f 91       	pop	r25
    2160:	8f 91       	pop	r24
    2162:	7f 91       	pop	r23
    2164:	6f 91       	pop	r22
    2166:	5f 91       	pop	r21
    2168:	4f 91       	pop	r20
    216a:	3f 91       	pop	r19
    216c:	2f 91       	pop	r18
    216e:	0f 90       	pop	r0
    2170:	0f be       	out	0x3f, r0	; 63
    2172:	0f 90       	pop	r0
    2174:	1f 90       	pop	r1
    2176:	18 95       	reti

00002178 <Gpt_Init>:



Gpt_ReturnType Gpt_Init(Gpt_ConfigType *config)
{
    2178:	df 93       	push	r29
    217a:	cf 93       	push	r28
    217c:	cd b7       	in	r28, 0x3d	; 61
    217e:	de b7       	in	r29, 0x3e	; 62
    2180:	65 97       	sbiw	r28, 0x15	; 21
    2182:	0f b6       	in	r0, 0x3f	; 63
    2184:	f8 94       	cli
    2186:	de bf       	out	0x3e, r29	; 62
    2188:	0f be       	out	0x3f, r0	; 63
    218a:	cd bf       	out	0x3d, r28	; 61
    218c:	9b 83       	std	Y+3, r25	; 0x03
    218e:	8a 83       	std	Y+2, r24	; 0x02
    Gpt_ReturnType returnValue = GPT_OK;
    2190:	81 e0       	ldi	r24, 0x01	; 1
    2192:	89 83       	std	Y+1, r24	; 0x01

    switch (config->channel)
    2194:	ea 81       	ldd	r30, Y+2	; 0x02
    2196:	fb 81       	ldd	r31, Y+3	; 0x03
    2198:	80 81       	ld	r24, Z
    219a:	28 2f       	mov	r18, r24
    219c:	30 e0       	ldi	r19, 0x00	; 0
    219e:	3d 8b       	std	Y+21, r19	; 0x15
    21a0:	2c 8b       	std	Y+20, r18	; 0x14
    21a2:	8c 89       	ldd	r24, Y+20	; 0x14
    21a4:	9d 89       	ldd	r25, Y+21	; 0x15
    21a6:	81 30       	cpi	r24, 0x01	; 1
    21a8:	91 05       	cpc	r25, r1
    21aa:	09 f4       	brne	.+2      	; 0x21ae <Gpt_Init+0x36>
    21ac:	ba c1       	rjmp	.+884    	; 0x2522 <Gpt_Init+0x3aa>
    21ae:	2c 89       	ldd	r18, Y+20	; 0x14
    21b0:	3d 89       	ldd	r19, Y+21	; 0x15
    21b2:	22 30       	cpi	r18, 0x02	; 2
    21b4:	31 05       	cpc	r19, r1
    21b6:	2c f4       	brge	.+10     	; 0x21c2 <Gpt_Init+0x4a>
    21b8:	8c 89       	ldd	r24, Y+20	; 0x14
    21ba:	9d 89       	ldd	r25, Y+21	; 0x15
    21bc:	00 97       	sbiw	r24, 0x00	; 0
    21be:	71 f0       	breq	.+28     	; 0x21dc <Gpt_Init+0x64>
    21c0:	74 c6       	rjmp	.+3304   	; 0x2eaa <Gpt_Init+0xd32>
    21c2:	2c 89       	ldd	r18, Y+20	; 0x14
    21c4:	3d 89       	ldd	r19, Y+21	; 0x15
    21c6:	22 30       	cpi	r18, 0x02	; 2
    21c8:	31 05       	cpc	r19, r1
    21ca:	09 f4       	brne	.+2      	; 0x21ce <Gpt_Init+0x56>
    21cc:	63 c3       	rjmp	.+1734   	; 0x2894 <Gpt_Init+0x71c>
    21ce:	8c 89       	ldd	r24, Y+20	; 0x14
    21d0:	9d 89       	ldd	r25, Y+21	; 0x15
    21d2:	83 30       	cpi	r24, 0x03	; 3
    21d4:	91 05       	cpc	r25, r1
    21d6:	09 f4       	brne	.+2      	; 0x21da <Gpt_Init+0x62>
    21d8:	f4 c4       	rjmp	.+2536   	; 0x2bc2 <Gpt_Init+0xa4a>
    21da:	67 c6       	rjmp	.+3278   	; 0x2eaa <Gpt_Init+0xd32>
    {

    case GPT_CHANNEL_TIMER0:
        /*Waveform Generation Mode*/
        if (config->mode == GPT_MODE_NORMAL)
    21dc:	ea 81       	ldd	r30, Y+2	; 0x02
    21de:	fb 81       	ldd	r31, Y+3	; 0x03
    21e0:	81 81       	ldd	r24, Z+1	; 0x01
    21e2:	88 23       	and	r24, r24
    21e4:	79 f4       	brne	.+30     	; 0x2204 <Gpt_Init+0x8c>
        {
            CLR_BIT(TCCR0, TCCR0_WGM00);
    21e6:	a3 e5       	ldi	r26, 0x53	; 83
    21e8:	b0 e0       	ldi	r27, 0x00	; 0
    21ea:	e3 e5       	ldi	r30, 0x53	; 83
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	80 81       	ld	r24, Z
    21f0:	8f 7b       	andi	r24, 0xBF	; 191
    21f2:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_WGM01);
    21f4:	a3 e5       	ldi	r26, 0x53	; 83
    21f6:	b0 e0       	ldi	r27, 0x00	; 0
    21f8:	e3 e5       	ldi	r30, 0x53	; 83
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	80 81       	ld	r24, Z
    21fe:	87 7f       	andi	r24, 0xF7	; 247
    2200:	8c 93       	st	X, r24
    2202:	3d c0       	rjmp	.+122    	; 0x227e <Gpt_Init+0x106>
        }
        else if (config->mode == GPT_MODE_CTC)
    2204:	ea 81       	ldd	r30, Y+2	; 0x02
    2206:	fb 81       	ldd	r31, Y+3	; 0x03
    2208:	81 81       	ldd	r24, Z+1	; 0x01
    220a:	81 30       	cpi	r24, 0x01	; 1
    220c:	79 f4       	brne	.+30     	; 0x222c <Gpt_Init+0xb4>
        {
            CLR_BIT(TCCR0, TCCR0_WGM00);
    220e:	a3 e5       	ldi	r26, 0x53	; 83
    2210:	b0 e0       	ldi	r27, 0x00	; 0
    2212:	e3 e5       	ldi	r30, 0x53	; 83
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	8f 7b       	andi	r24, 0xBF	; 191
    221a:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_WGM01);
    221c:	a3 e5       	ldi	r26, 0x53	; 83
    221e:	b0 e0       	ldi	r27, 0x00	; 0
    2220:	e3 e5       	ldi	r30, 0x53	; 83
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	80 81       	ld	r24, Z
    2226:	88 60       	ori	r24, 0x08	; 8
    2228:	8c 93       	st	X, r24
    222a:	29 c0       	rjmp	.+82     	; 0x227e <Gpt_Init+0x106>
        }
        else if (config->mode == SPT_MODE_Fast_PWM)
    222c:	ea 81       	ldd	r30, Y+2	; 0x02
    222e:	fb 81       	ldd	r31, Y+3	; 0x03
    2230:	81 81       	ldd	r24, Z+1	; 0x01
    2232:	83 30       	cpi	r24, 0x03	; 3
    2234:	79 f4       	brne	.+30     	; 0x2254 <Gpt_Init+0xdc>
        {
            SET_BIT(TCCR0, TCCR0_WGM00);
    2236:	a3 e5       	ldi	r26, 0x53	; 83
    2238:	b0 e0       	ldi	r27, 0x00	; 0
    223a:	e3 e5       	ldi	r30, 0x53	; 83
    223c:	f0 e0       	ldi	r31, 0x00	; 0
    223e:	80 81       	ld	r24, Z
    2240:	80 64       	ori	r24, 0x40	; 64
    2242:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_WGM01);
    2244:	a3 e5       	ldi	r26, 0x53	; 83
    2246:	b0 e0       	ldi	r27, 0x00	; 0
    2248:	e3 e5       	ldi	r30, 0x53	; 83
    224a:	f0 e0       	ldi	r31, 0x00	; 0
    224c:	80 81       	ld	r24, Z
    224e:	87 7f       	andi	r24, 0xF7	; 247
    2250:	8c 93       	st	X, r24
    2252:	15 c0       	rjmp	.+42     	; 0x227e <Gpt_Init+0x106>
        }
        else if (config->mode == SPT_MODE_Fast_PWM)
    2254:	ea 81       	ldd	r30, Y+2	; 0x02
    2256:	fb 81       	ldd	r31, Y+3	; 0x03
    2258:	81 81       	ldd	r24, Z+1	; 0x01
    225a:	83 30       	cpi	r24, 0x03	; 3
    225c:	79 f4       	brne	.+30     	; 0x227c <Gpt_Init+0x104>
        {
            SET_BIT(TCCR0, TCCR0_WGM00);
    225e:	a3 e5       	ldi	r26, 0x53	; 83
    2260:	b0 e0       	ldi	r27, 0x00	; 0
    2262:	e3 e5       	ldi	r30, 0x53	; 83
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	80 81       	ld	r24, Z
    2268:	80 64       	ori	r24, 0x40	; 64
    226a:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_WGM01);
    226c:	a3 e5       	ldi	r26, 0x53	; 83
    226e:	b0 e0       	ldi	r27, 0x00	; 0
    2270:	e3 e5       	ldi	r30, 0x53	; 83
    2272:	f0 e0       	ldi	r31, 0x00	; 0
    2274:	80 81       	ld	r24, Z
    2276:	88 60       	ori	r24, 0x08	; 8
    2278:	8c 93       	st	X, r24
    227a:	01 c0       	rjmp	.+2      	; 0x227e <Gpt_Init+0x106>
        }
        else
        {
            returnValue = GPT_ERROR;
    227c:	19 82       	std	Y+1, r1	; 0x01
        }

        /*Compare Match Output Mode*/
        switch (config->output)
    227e:	ea 81       	ldd	r30, Y+2	; 0x02
    2280:	fb 81       	ldd	r31, Y+3	; 0x03
    2282:	82 81       	ldd	r24, Z+2	; 0x02
    2284:	28 2f       	mov	r18, r24
    2286:	30 e0       	ldi	r19, 0x00	; 0
    2288:	3b 8b       	std	Y+19, r19	; 0x13
    228a:	2a 8b       	std	Y+18, r18	; 0x12
    228c:	8a 89       	ldd	r24, Y+18	; 0x12
    228e:	9b 89       	ldd	r25, Y+19	; 0x13
    2290:	81 30       	cpi	r24, 0x01	; 1
    2292:	91 05       	cpc	r25, r1
    2294:	21 f1       	breq	.+72     	; 0x22de <Gpt_Init+0x166>
    2296:	2a 89       	ldd	r18, Y+18	; 0x12
    2298:	3b 89       	ldd	r19, Y+19	; 0x13
    229a:	22 30       	cpi	r18, 0x02	; 2
    229c:	31 05       	cpc	r19, r1
    229e:	2c f4       	brge	.+10     	; 0x22aa <Gpt_Init+0x132>
    22a0:	8a 89       	ldd	r24, Y+18	; 0x12
    22a2:	9b 89       	ldd	r25, Y+19	; 0x13
    22a4:	00 97       	sbiw	r24, 0x00	; 0
    22a6:	61 f0       	breq	.+24     	; 0x22c0 <Gpt_Init+0x148>
    22a8:	47 c0       	rjmp	.+142    	; 0x2338 <Gpt_Init+0x1c0>
    22aa:	2a 89       	ldd	r18, Y+18	; 0x12
    22ac:	3b 89       	ldd	r19, Y+19	; 0x13
    22ae:	22 30       	cpi	r18, 0x02	; 2
    22b0:	31 05       	cpc	r19, r1
    22b2:	21 f1       	breq	.+72     	; 0x22fc <Gpt_Init+0x184>
    22b4:	8a 89       	ldd	r24, Y+18	; 0x12
    22b6:	9b 89       	ldd	r25, Y+19	; 0x13
    22b8:	83 30       	cpi	r24, 0x03	; 3
    22ba:	91 05       	cpc	r25, r1
    22bc:	71 f1       	breq	.+92     	; 0x231a <Gpt_Init+0x1a2>
    22be:	3c c0       	rjmp	.+120    	; 0x2338 <Gpt_Init+0x1c0>
        {
        case GPT_OUTPUT_NORMAL:
            CLR_BIT(TCCR0, TCCR0_COM00);
    22c0:	a3 e5       	ldi	r26, 0x53	; 83
    22c2:	b0 e0       	ldi	r27, 0x00	; 0
    22c4:	e3 e5       	ldi	r30, 0x53	; 83
    22c6:	f0 e0       	ldi	r31, 0x00	; 0
    22c8:	80 81       	ld	r24, Z
    22ca:	8f 7e       	andi	r24, 0xEF	; 239
    22cc:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_COM01);
    22ce:	a3 e5       	ldi	r26, 0x53	; 83
    22d0:	b0 e0       	ldi	r27, 0x00	; 0
    22d2:	e3 e5       	ldi	r30, 0x53	; 83
    22d4:	f0 e0       	ldi	r31, 0x00	; 0
    22d6:	80 81       	ld	r24, Z
    22d8:	8f 7d       	andi	r24, 0xDF	; 223
    22da:	8c 93       	st	X, r24
    22dc:	2e c0       	rjmp	.+92     	; 0x233a <Gpt_Init+0x1c2>
            break;
        case GPT_OUTPUT_TOGGLE:
            SET_BIT(TCCR0, TCCR0_COM00);
    22de:	a3 e5       	ldi	r26, 0x53	; 83
    22e0:	b0 e0       	ldi	r27, 0x00	; 0
    22e2:	e3 e5       	ldi	r30, 0x53	; 83
    22e4:	f0 e0       	ldi	r31, 0x00	; 0
    22e6:	80 81       	ld	r24, Z
    22e8:	80 61       	ori	r24, 0x10	; 16
    22ea:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_COM01);
    22ec:	a3 e5       	ldi	r26, 0x53	; 83
    22ee:	b0 e0       	ldi	r27, 0x00	; 0
    22f0:	e3 e5       	ldi	r30, 0x53	; 83
    22f2:	f0 e0       	ldi	r31, 0x00	; 0
    22f4:	80 81       	ld	r24, Z
    22f6:	8f 7d       	andi	r24, 0xDF	; 223
    22f8:	8c 93       	st	X, r24
    22fa:	1f c0       	rjmp	.+62     	; 0x233a <Gpt_Init+0x1c2>
            // TODO
            break;
        case GPT_OUTPUT_SET:
            SET_BIT(TCCR0, TCCR0_COM00);
    22fc:	a3 e5       	ldi	r26, 0x53	; 83
    22fe:	b0 e0       	ldi	r27, 0x00	; 0
    2300:	e3 e5       	ldi	r30, 0x53	; 83
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	80 81       	ld	r24, Z
    2306:	80 61       	ori	r24, 0x10	; 16
    2308:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_COM01);
    230a:	a3 e5       	ldi	r26, 0x53	; 83
    230c:	b0 e0       	ldi	r27, 0x00	; 0
    230e:	e3 e5       	ldi	r30, 0x53	; 83
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	80 62       	ori	r24, 0x20	; 32
    2316:	8c 93       	st	X, r24
    2318:	10 c0       	rjmp	.+32     	; 0x233a <Gpt_Init+0x1c2>
            // TODO
            break;
        case GPT_OUTPUT_CLEAR:
            CLR_BIT(TCCR0, TCCR0_COM00);
    231a:	a3 e5       	ldi	r26, 0x53	; 83
    231c:	b0 e0       	ldi	r27, 0x00	; 0
    231e:	e3 e5       	ldi	r30, 0x53	; 83
    2320:	f0 e0       	ldi	r31, 0x00	; 0
    2322:	80 81       	ld	r24, Z
    2324:	8f 7e       	andi	r24, 0xEF	; 239
    2326:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_COM01);
    2328:	a3 e5       	ldi	r26, 0x53	; 83
    232a:	b0 e0       	ldi	r27, 0x00	; 0
    232c:	e3 e5       	ldi	r30, 0x53	; 83
    232e:	f0 e0       	ldi	r31, 0x00	; 0
    2330:	80 81       	ld	r24, Z
    2332:	80 62       	ori	r24, 0x20	; 32
    2334:	8c 93       	st	X, r24
    2336:	01 c0       	rjmp	.+2      	; 0x233a <Gpt_Init+0x1c2>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    2338:	19 82       	std	Y+1, r1	; 0x01
            break;
        }

        /*Clock Select*/
        switch (config->prescaler)
    233a:	ea 81       	ldd	r30, Y+2	; 0x02
    233c:	fb 81       	ldd	r31, Y+3	; 0x03
    233e:	83 81       	ldd	r24, Z+3	; 0x03
    2340:	28 2f       	mov	r18, r24
    2342:	30 e0       	ldi	r19, 0x00	; 0
    2344:	39 8b       	std	Y+17, r19	; 0x11
    2346:	28 8b       	std	Y+16, r18	; 0x10
    2348:	88 89       	ldd	r24, Y+16	; 0x10
    234a:	99 89       	ldd	r25, Y+17	; 0x11
    234c:	84 30       	cpi	r24, 0x04	; 4
    234e:	91 05       	cpc	r25, r1
    2350:	09 f4       	brne	.+2      	; 0x2354 <Gpt_Init+0x1dc>
    2352:	77 c0       	rjmp	.+238    	; 0x2442 <Gpt_Init+0x2ca>
    2354:	28 89       	ldd	r18, Y+16	; 0x10
    2356:	39 89       	ldd	r19, Y+17	; 0x11
    2358:	25 30       	cpi	r18, 0x05	; 5
    235a:	31 05       	cpc	r19, r1
    235c:	8c f4       	brge	.+34     	; 0x2380 <Gpt_Init+0x208>
    235e:	88 89       	ldd	r24, Y+16	; 0x10
    2360:	99 89       	ldd	r25, Y+17	; 0x11
    2362:	81 30       	cpi	r24, 0x01	; 1
    2364:	91 05       	cpc	r25, r1
    2366:	09 f4       	brne	.+2      	; 0x236a <Gpt_Init+0x1f2>
    2368:	40 c0       	rjmp	.+128    	; 0x23ea <Gpt_Init+0x272>
    236a:	28 89       	ldd	r18, Y+16	; 0x10
    236c:	39 89       	ldd	r19, Y+17	; 0x11
    236e:	22 30       	cpi	r18, 0x02	; 2
    2370:	31 05       	cpc	r19, r1
    2372:	09 f4       	brne	.+2      	; 0x2376 <Gpt_Init+0x1fe>
    2374:	50 c0       	rjmp	.+160    	; 0x2416 <Gpt_Init+0x29e>
    2376:	88 89       	ldd	r24, Y+16	; 0x10
    2378:	99 89       	ldd	r25, Y+17	; 0x11
    237a:	00 97       	sbiw	r24, 0x00	; 0
    237c:	01 f1       	breq	.+64     	; 0x23be <Gpt_Init+0x246>
    237e:	cf c0       	rjmp	.+414    	; 0x251e <Gpt_Init+0x3a6>
    2380:	28 89       	ldd	r18, Y+16	; 0x10
    2382:	39 89       	ldd	r19, Y+17	; 0x11
    2384:	27 30       	cpi	r18, 0x07	; 7
    2386:	31 05       	cpc	r19, r1
    2388:	09 f4       	brne	.+2      	; 0x238c <Gpt_Init+0x214>
    238a:	87 c0       	rjmp	.+270    	; 0x249a <Gpt_Init+0x322>
    238c:	88 89       	ldd	r24, Y+16	; 0x10
    238e:	99 89       	ldd	r25, Y+17	; 0x11
    2390:	88 30       	cpi	r24, 0x08	; 8
    2392:	91 05       	cpc	r25, r1
    2394:	3c f4       	brge	.+14     	; 0x23a4 <Gpt_Init+0x22c>
    2396:	28 89       	ldd	r18, Y+16	; 0x10
    2398:	39 89       	ldd	r19, Y+17	; 0x11
    239a:	26 30       	cpi	r18, 0x06	; 6
    239c:	31 05       	cpc	r19, r1
    239e:	09 f4       	brne	.+2      	; 0x23a2 <Gpt_Init+0x22a>
    23a0:	66 c0       	rjmp	.+204    	; 0x246e <Gpt_Init+0x2f6>
    23a2:	bd c0       	rjmp	.+378    	; 0x251e <Gpt_Init+0x3a6>
    23a4:	88 89       	ldd	r24, Y+16	; 0x10
    23a6:	99 89       	ldd	r25, Y+17	; 0x11
    23a8:	88 30       	cpi	r24, 0x08	; 8
    23aa:	91 05       	cpc	r25, r1
    23ac:	09 f4       	brne	.+2      	; 0x23b0 <Gpt_Init+0x238>
    23ae:	8b c0       	rjmp	.+278    	; 0x24c6 <Gpt_Init+0x34e>
    23b0:	28 89       	ldd	r18, Y+16	; 0x10
    23b2:	39 89       	ldd	r19, Y+17	; 0x11
    23b4:	29 30       	cpi	r18, 0x09	; 9
    23b6:	31 05       	cpc	r19, r1
    23b8:	09 f4       	brne	.+2      	; 0x23bc <Gpt_Init+0x244>
    23ba:	9b c0       	rjmp	.+310    	; 0x24f2 <Gpt_Init+0x37a>
    23bc:	b0 c0       	rjmp	.+352    	; 0x251e <Gpt_Init+0x3a6>
        {
        case GPT_PRESCALER_0:
            CLR_BIT(TCCR0, TCCR0_CS00);
    23be:	a3 e5       	ldi	r26, 0x53	; 83
    23c0:	b0 e0       	ldi	r27, 0x00	; 0
    23c2:	e3 e5       	ldi	r30, 0x53	; 83
    23c4:	f0 e0       	ldi	r31, 0x00	; 0
    23c6:	80 81       	ld	r24, Z
    23c8:	8e 7f       	andi	r24, 0xFE	; 254
    23ca:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    23cc:	a3 e5       	ldi	r26, 0x53	; 83
    23ce:	b0 e0       	ldi	r27, 0x00	; 0
    23d0:	e3 e5       	ldi	r30, 0x53	; 83
    23d2:	f0 e0       	ldi	r31, 0x00	; 0
    23d4:	80 81       	ld	r24, Z
    23d6:	8d 7f       	andi	r24, 0xFD	; 253
    23d8:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    23da:	a3 e5       	ldi	r26, 0x53	; 83
    23dc:	b0 e0       	ldi	r27, 0x00	; 0
    23de:	e3 e5       	ldi	r30, 0x53	; 83
    23e0:	f0 e0       	ldi	r31, 0x00	; 0
    23e2:	80 81       	ld	r24, Z
    23e4:	8b 7f       	andi	r24, 0xFB	; 251
    23e6:	8c 93       	st	X, r24
    23e8:	61 c5       	rjmp	.+2754   	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_1:
            SET_BIT(TCCR0, TCCR0_CS00);
    23ea:	a3 e5       	ldi	r26, 0x53	; 83
    23ec:	b0 e0       	ldi	r27, 0x00	; 0
    23ee:	e3 e5       	ldi	r30, 0x53	; 83
    23f0:	f0 e0       	ldi	r31, 0x00	; 0
    23f2:	80 81       	ld	r24, Z
    23f4:	81 60       	ori	r24, 0x01	; 1
    23f6:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    23f8:	a3 e5       	ldi	r26, 0x53	; 83
    23fa:	b0 e0       	ldi	r27, 0x00	; 0
    23fc:	e3 e5       	ldi	r30, 0x53	; 83
    23fe:	f0 e0       	ldi	r31, 0x00	; 0
    2400:	80 81       	ld	r24, Z
    2402:	8d 7f       	andi	r24, 0xFD	; 253
    2404:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2406:	a3 e5       	ldi	r26, 0x53	; 83
    2408:	b0 e0       	ldi	r27, 0x00	; 0
    240a:	e3 e5       	ldi	r30, 0x53	; 83
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	80 81       	ld	r24, Z
    2410:	8b 7f       	andi	r24, 0xFB	; 251
    2412:	8c 93       	st	X, r24
    2414:	4b c5       	rjmp	.+2710   	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_8:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2416:	a3 e5       	ldi	r26, 0x53	; 83
    2418:	b0 e0       	ldi	r27, 0x00	; 0
    241a:	e3 e5       	ldi	r30, 0x53	; 83
    241c:	f0 e0       	ldi	r31, 0x00	; 0
    241e:	80 81       	ld	r24, Z
    2420:	8e 7f       	andi	r24, 0xFE	; 254
    2422:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2424:	a3 e5       	ldi	r26, 0x53	; 83
    2426:	b0 e0       	ldi	r27, 0x00	; 0
    2428:	e3 e5       	ldi	r30, 0x53	; 83
    242a:	f0 e0       	ldi	r31, 0x00	; 0
    242c:	80 81       	ld	r24, Z
    242e:	82 60       	ori	r24, 0x02	; 2
    2430:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2432:	a3 e5       	ldi	r26, 0x53	; 83
    2434:	b0 e0       	ldi	r27, 0x00	; 0
    2436:	e3 e5       	ldi	r30, 0x53	; 83
    2438:	f0 e0       	ldi	r31, 0x00	; 0
    243a:	80 81       	ld	r24, Z
    243c:	8b 7f       	andi	r24, 0xFB	; 251
    243e:	8c 93       	st	X, r24
    2440:	35 c5       	rjmp	.+2666   	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_64:
            SET_BIT(TCCR0, TCCR0_CS00);
    2442:	a3 e5       	ldi	r26, 0x53	; 83
    2444:	b0 e0       	ldi	r27, 0x00	; 0
    2446:	e3 e5       	ldi	r30, 0x53	; 83
    2448:	f0 e0       	ldi	r31, 0x00	; 0
    244a:	80 81       	ld	r24, Z
    244c:	81 60       	ori	r24, 0x01	; 1
    244e:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2450:	a3 e5       	ldi	r26, 0x53	; 83
    2452:	b0 e0       	ldi	r27, 0x00	; 0
    2454:	e3 e5       	ldi	r30, 0x53	; 83
    2456:	f0 e0       	ldi	r31, 0x00	; 0
    2458:	80 81       	ld	r24, Z
    245a:	82 60       	ori	r24, 0x02	; 2
    245c:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    245e:	a3 e5       	ldi	r26, 0x53	; 83
    2460:	b0 e0       	ldi	r27, 0x00	; 0
    2462:	e3 e5       	ldi	r30, 0x53	; 83
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	80 81       	ld	r24, Z
    2468:	8b 7f       	andi	r24, 0xFB	; 251
    246a:	8c 93       	st	X, r24
    246c:	1f c5       	rjmp	.+2622   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_256:
            CLR_BIT(TCCR0, TCCR0_CS00);
    246e:	a3 e5       	ldi	r26, 0x53	; 83
    2470:	b0 e0       	ldi	r27, 0x00	; 0
    2472:	e3 e5       	ldi	r30, 0x53	; 83
    2474:	f0 e0       	ldi	r31, 0x00	; 0
    2476:	80 81       	ld	r24, Z
    2478:	8e 7f       	andi	r24, 0xFE	; 254
    247a:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    247c:	a3 e5       	ldi	r26, 0x53	; 83
    247e:	b0 e0       	ldi	r27, 0x00	; 0
    2480:	e3 e5       	ldi	r30, 0x53	; 83
    2482:	f0 e0       	ldi	r31, 0x00	; 0
    2484:	80 81       	ld	r24, Z
    2486:	8d 7f       	andi	r24, 0xFD	; 253
    2488:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    248a:	a3 e5       	ldi	r26, 0x53	; 83
    248c:	b0 e0       	ldi	r27, 0x00	; 0
    248e:	e3 e5       	ldi	r30, 0x53	; 83
    2490:	f0 e0       	ldi	r31, 0x00	; 0
    2492:	80 81       	ld	r24, Z
    2494:	84 60       	ori	r24, 0x04	; 4
    2496:	8c 93       	st	X, r24
    2498:	09 c5       	rjmp	.+2578   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_1024:
            SET_BIT(TCCR0, TCCR0_CS00);
    249a:	a3 e5       	ldi	r26, 0x53	; 83
    249c:	b0 e0       	ldi	r27, 0x00	; 0
    249e:	e3 e5       	ldi	r30, 0x53	; 83
    24a0:	f0 e0       	ldi	r31, 0x00	; 0
    24a2:	80 81       	ld	r24, Z
    24a4:	81 60       	ori	r24, 0x01	; 1
    24a6:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    24a8:	a3 e5       	ldi	r26, 0x53	; 83
    24aa:	b0 e0       	ldi	r27, 0x00	; 0
    24ac:	e3 e5       	ldi	r30, 0x53	; 83
    24ae:	f0 e0       	ldi	r31, 0x00	; 0
    24b0:	80 81       	ld	r24, Z
    24b2:	8d 7f       	andi	r24, 0xFD	; 253
    24b4:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    24b6:	a3 e5       	ldi	r26, 0x53	; 83
    24b8:	b0 e0       	ldi	r27, 0x00	; 0
    24ba:	e3 e5       	ldi	r30, 0x53	; 83
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	80 81       	ld	r24, Z
    24c0:	84 60       	ori	r24, 0x04	; 4
    24c2:	8c 93       	st	X, r24
    24c4:	f3 c4       	rjmp	.+2534   	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_EXT_FALLING:
            CLR_BIT(TCCR0, TCCR0_CS00);
    24c6:	a3 e5       	ldi	r26, 0x53	; 83
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e3 e5       	ldi	r30, 0x53	; 83
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	80 81       	ld	r24, Z
    24d0:	8e 7f       	andi	r24, 0xFE	; 254
    24d2:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    24d4:	a3 e5       	ldi	r26, 0x53	; 83
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	e3 e5       	ldi	r30, 0x53	; 83
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	80 81       	ld	r24, Z
    24de:	82 60       	ori	r24, 0x02	; 2
    24e0:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    24e2:	a3 e5       	ldi	r26, 0x53	; 83
    24e4:	b0 e0       	ldi	r27, 0x00	; 0
    24e6:	e3 e5       	ldi	r30, 0x53	; 83
    24e8:	f0 e0       	ldi	r31, 0x00	; 0
    24ea:	80 81       	ld	r24, Z
    24ec:	84 60       	ori	r24, 0x04	; 4
    24ee:	8c 93       	st	X, r24
    24f0:	dd c4       	rjmp	.+2490   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_EXT_RISING:
            SET_BIT(TCCR0, TCCR0_CS00);
    24f2:	a3 e5       	ldi	r26, 0x53	; 83
    24f4:	b0 e0       	ldi	r27, 0x00	; 0
    24f6:	e3 e5       	ldi	r30, 0x53	; 83
    24f8:	f0 e0       	ldi	r31, 0x00	; 0
    24fa:	80 81       	ld	r24, Z
    24fc:	81 60       	ori	r24, 0x01	; 1
    24fe:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2500:	a3 e5       	ldi	r26, 0x53	; 83
    2502:	b0 e0       	ldi	r27, 0x00	; 0
    2504:	e3 e5       	ldi	r30, 0x53	; 83
    2506:	f0 e0       	ldi	r31, 0x00	; 0
    2508:	80 81       	ld	r24, Z
    250a:	82 60       	ori	r24, 0x02	; 2
    250c:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    250e:	a3 e5       	ldi	r26, 0x53	; 83
    2510:	b0 e0       	ldi	r27, 0x00	; 0
    2512:	e3 e5       	ldi	r30, 0x53	; 83
    2514:	f0 e0       	ldi	r31, 0x00	; 0
    2516:	80 81       	ld	r24, Z
    2518:	84 60       	ori	r24, 0x04	; 4
    251a:	8c 93       	st	X, r24
    251c:	c7 c4       	rjmp	.+2446   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    251e:	19 82       	std	Y+1, r1	; 0x01
    2520:	c5 c4       	rjmp	.+2442   	; 0x2eac <Gpt_Init+0xd34>
            break;
        }
        break;
    case GPT_CHANNEL_TIMER1A:
        /*Waveform Generation Mode*/
        if (config->mode == GPT_MODE_NORMAL)
    2522:	ea 81       	ldd	r30, Y+2	; 0x02
    2524:	fb 81       	ldd	r31, Y+3	; 0x03
    2526:	81 81       	ldd	r24, Z+1	; 0x01
    2528:	88 23       	and	r24, r24
    252a:	e9 f4       	brne	.+58     	; 0x2566 <Gpt_Init+0x3ee>
        {
            CLR_BIT(TCCR1A,TCCR1A_WGM10);
    252c:	af e4       	ldi	r26, 0x4F	; 79
    252e:	b0 e0       	ldi	r27, 0x00	; 0
    2530:	ef e4       	ldi	r30, 0x4F	; 79
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	80 81       	ld	r24, Z
    2536:	8e 7f       	andi	r24, 0xFE	; 254
    2538:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_WGM11);
    253a:	af e4       	ldi	r26, 0x4F	; 79
    253c:	b0 e0       	ldi	r27, 0x00	; 0
    253e:	ef e4       	ldi	r30, 0x4F	; 79
    2540:	f0 e0       	ldi	r31, 0x00	; 0
    2542:	80 81       	ld	r24, Z
    2544:	8d 7f       	andi	r24, 0xFD	; 253
    2546:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_WGM12);
    2548:	ae e4       	ldi	r26, 0x4E	; 78
    254a:	b0 e0       	ldi	r27, 0x00	; 0
    254c:	ee e4       	ldi	r30, 0x4E	; 78
    254e:	f0 e0       	ldi	r31, 0x00	; 0
    2550:	80 81       	ld	r24, Z
    2552:	87 7f       	andi	r24, 0xF7	; 247
    2554:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_WGM13);
    2556:	ae e4       	ldi	r26, 0x4E	; 78
    2558:	b0 e0       	ldi	r27, 0x00	; 0
    255a:	ee e4       	ldi	r30, 0x4E	; 78
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	80 81       	ld	r24, Z
    2560:	8f 7e       	andi	r24, 0xEF	; 239
    2562:	8c 93       	st	X, r24
    2564:	45 c0       	rjmp	.+138    	; 0x25f0 <Gpt_Init+0x478>
            // TODO
            // TODO
        }
        else if (config->mode == GPT_MODE_CTC)
    2566:	ea 81       	ldd	r30, Y+2	; 0x02
    2568:	fb 81       	ldd	r31, Y+3	; 0x03
    256a:	81 81       	ldd	r24, Z+1	; 0x01
    256c:	81 30       	cpi	r24, 0x01	; 1
    256e:	e9 f4       	brne	.+58     	; 0x25aa <Gpt_Init+0x432>
        {
            CLR_BIT(TCCR1A,TCCR1A_WGM10);
    2570:	af e4       	ldi	r26, 0x4F	; 79
    2572:	b0 e0       	ldi	r27, 0x00	; 0
    2574:	ef e4       	ldi	r30, 0x4F	; 79
    2576:	f0 e0       	ldi	r31, 0x00	; 0
    2578:	80 81       	ld	r24, Z
    257a:	8e 7f       	andi	r24, 0xFE	; 254
    257c:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_WGM11);
    257e:	af e4       	ldi	r26, 0x4F	; 79
    2580:	b0 e0       	ldi	r27, 0x00	; 0
    2582:	ef e4       	ldi	r30, 0x4F	; 79
    2584:	f0 e0       	ldi	r31, 0x00	; 0
    2586:	80 81       	ld	r24, Z
    2588:	8d 7f       	andi	r24, 0xFD	; 253
    258a:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_WGM12);
    258c:	ae e4       	ldi	r26, 0x4E	; 78
    258e:	b0 e0       	ldi	r27, 0x00	; 0
    2590:	ee e4       	ldi	r30, 0x4E	; 78
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	80 81       	ld	r24, Z
    2596:	88 60       	ori	r24, 0x08	; 8
    2598:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_WGM13);
    259a:	ae e4       	ldi	r26, 0x4E	; 78
    259c:	b0 e0       	ldi	r27, 0x00	; 0
    259e:	ee e4       	ldi	r30, 0x4E	; 78
    25a0:	f0 e0       	ldi	r31, 0x00	; 0
    25a2:	80 81       	ld	r24, Z
    25a4:	8f 7e       	andi	r24, 0xEF	; 239
    25a6:	8c 93       	st	X, r24
    25a8:	23 c0       	rjmp	.+70     	; 0x25f0 <Gpt_Init+0x478>
            // TODO
            // TODO
        }else if (config->mode == SPT_MODE_Fast_PWM_mod14)
    25aa:	ea 81       	ldd	r30, Y+2	; 0x02
    25ac:	fb 81       	ldd	r31, Y+3	; 0x03
    25ae:	81 81       	ldd	r24, Z+1	; 0x01
    25b0:	84 30       	cpi	r24, 0x04	; 4
    25b2:	e9 f4       	brne	.+58     	; 0x25ee <Gpt_Init+0x476>
        {
            CLR_BIT(TCCR1A,TCCR1A_WGM10);
    25b4:	af e4       	ldi	r26, 0x4F	; 79
    25b6:	b0 e0       	ldi	r27, 0x00	; 0
    25b8:	ef e4       	ldi	r30, 0x4F	; 79
    25ba:	f0 e0       	ldi	r31, 0x00	; 0
    25bc:	80 81       	ld	r24, Z
    25be:	8e 7f       	andi	r24, 0xFE	; 254
    25c0:	8c 93       	st	X, r24
            SET_BIT(TCCR1A,TCCR1A_WGM11);
    25c2:	af e4       	ldi	r26, 0x4F	; 79
    25c4:	b0 e0       	ldi	r27, 0x00	; 0
    25c6:	ef e4       	ldi	r30, 0x4F	; 79
    25c8:	f0 e0       	ldi	r31, 0x00	; 0
    25ca:	80 81       	ld	r24, Z
    25cc:	82 60       	ori	r24, 0x02	; 2
    25ce:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_WGM12);
    25d0:	ae e4       	ldi	r26, 0x4E	; 78
    25d2:	b0 e0       	ldi	r27, 0x00	; 0
    25d4:	ee e4       	ldi	r30, 0x4E	; 78
    25d6:	f0 e0       	ldi	r31, 0x00	; 0
    25d8:	80 81       	ld	r24, Z
    25da:	88 60       	ori	r24, 0x08	; 8
    25dc:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_WGM13);
    25de:	ae e4       	ldi	r26, 0x4E	; 78
    25e0:	b0 e0       	ldi	r27, 0x00	; 0
    25e2:	ee e4       	ldi	r30, 0x4E	; 78
    25e4:	f0 e0       	ldi	r31, 0x00	; 0
    25e6:	80 81       	ld	r24, Z
    25e8:	80 61       	ori	r24, 0x10	; 16
    25ea:	8c 93       	st	X, r24
    25ec:	01 c0       	rjmp	.+2      	; 0x25f0 <Gpt_Init+0x478>
            // TODO
            // TODO
        }
        else
        {
            returnValue = GPT_ERROR;
    25ee:	19 82       	std	Y+1, r1	; 0x01
        }
        /*Compare Match Output Mode*/
        switch (config->output)
    25f0:	ea 81       	ldd	r30, Y+2	; 0x02
    25f2:	fb 81       	ldd	r31, Y+3	; 0x03
    25f4:	82 81       	ldd	r24, Z+2	; 0x02
    25f6:	28 2f       	mov	r18, r24
    25f8:	30 e0       	ldi	r19, 0x00	; 0
    25fa:	3f 87       	std	Y+15, r19	; 0x0f
    25fc:	2e 87       	std	Y+14, r18	; 0x0e
    25fe:	8e 85       	ldd	r24, Y+14	; 0x0e
    2600:	9f 85       	ldd	r25, Y+15	; 0x0f
    2602:	81 30       	cpi	r24, 0x01	; 1
    2604:	91 05       	cpc	r25, r1
    2606:	21 f1       	breq	.+72     	; 0x2650 <Gpt_Init+0x4d8>
    2608:	2e 85       	ldd	r18, Y+14	; 0x0e
    260a:	3f 85       	ldd	r19, Y+15	; 0x0f
    260c:	22 30       	cpi	r18, 0x02	; 2
    260e:	31 05       	cpc	r19, r1
    2610:	2c f4       	brge	.+10     	; 0x261c <Gpt_Init+0x4a4>
    2612:	8e 85       	ldd	r24, Y+14	; 0x0e
    2614:	9f 85       	ldd	r25, Y+15	; 0x0f
    2616:	00 97       	sbiw	r24, 0x00	; 0
    2618:	61 f0       	breq	.+24     	; 0x2632 <Gpt_Init+0x4ba>
    261a:	47 c0       	rjmp	.+142    	; 0x26aa <Gpt_Init+0x532>
    261c:	2e 85       	ldd	r18, Y+14	; 0x0e
    261e:	3f 85       	ldd	r19, Y+15	; 0x0f
    2620:	22 30       	cpi	r18, 0x02	; 2
    2622:	31 05       	cpc	r19, r1
    2624:	21 f1       	breq	.+72     	; 0x266e <Gpt_Init+0x4f6>
    2626:	8e 85       	ldd	r24, Y+14	; 0x0e
    2628:	9f 85       	ldd	r25, Y+15	; 0x0f
    262a:	83 30       	cpi	r24, 0x03	; 3
    262c:	91 05       	cpc	r25, r1
    262e:	71 f1       	breq	.+92     	; 0x268c <Gpt_Init+0x514>
    2630:	3c c0       	rjmp	.+120    	; 0x26aa <Gpt_Init+0x532>
        {
        case GPT_OUTPUT_NORMAL:
            CLR_BIT(TCCR1A,TCCR1A_COM1A0);
    2632:	af e4       	ldi	r26, 0x4F	; 79
    2634:	b0 e0       	ldi	r27, 0x00	; 0
    2636:	ef e4       	ldi	r30, 0x4F	; 79
    2638:	f0 e0       	ldi	r31, 0x00	; 0
    263a:	80 81       	ld	r24, Z
    263c:	8f 7b       	andi	r24, 0xBF	; 191
    263e:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_COM1A1);
    2640:	af e4       	ldi	r26, 0x4F	; 79
    2642:	b0 e0       	ldi	r27, 0x00	; 0
    2644:	ef e4       	ldi	r30, 0x4F	; 79
    2646:	f0 e0       	ldi	r31, 0x00	; 0
    2648:	80 81       	ld	r24, Z
    264a:	8f 77       	andi	r24, 0x7F	; 127
    264c:	8c 93       	st	X, r24
    264e:	2e c0       	rjmp	.+92     	; 0x26ac <Gpt_Init+0x534>
            
            // TODO
            break;
        case GPT_OUTPUT_TOGGLE:
            SET_BIT(TCCR1A,TCCR1A_COM1A0);
    2650:	af e4       	ldi	r26, 0x4F	; 79
    2652:	b0 e0       	ldi	r27, 0x00	; 0
    2654:	ef e4       	ldi	r30, 0x4F	; 79
    2656:	f0 e0       	ldi	r31, 0x00	; 0
    2658:	80 81       	ld	r24, Z
    265a:	80 64       	ori	r24, 0x40	; 64
    265c:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_COM1A1);
    265e:	af e4       	ldi	r26, 0x4F	; 79
    2660:	b0 e0       	ldi	r27, 0x00	; 0
    2662:	ef e4       	ldi	r30, 0x4F	; 79
    2664:	f0 e0       	ldi	r31, 0x00	; 0
    2666:	80 81       	ld	r24, Z
    2668:	8f 77       	andi	r24, 0x7F	; 127
    266a:	8c 93       	st	X, r24
    266c:	1f c0       	rjmp	.+62     	; 0x26ac <Gpt_Init+0x534>
            // TODO
            break;
        case GPT_OUTPUT_SET:
            SET_BIT(TCCR1A,TCCR1A_COM1A0);
    266e:	af e4       	ldi	r26, 0x4F	; 79
    2670:	b0 e0       	ldi	r27, 0x00	; 0
    2672:	ef e4       	ldi	r30, 0x4F	; 79
    2674:	f0 e0       	ldi	r31, 0x00	; 0
    2676:	80 81       	ld	r24, Z
    2678:	80 64       	ori	r24, 0x40	; 64
    267a:	8c 93       	st	X, r24
            SET_BIT(TCCR1A,TCCR1A_COM1A1);
    267c:	af e4       	ldi	r26, 0x4F	; 79
    267e:	b0 e0       	ldi	r27, 0x00	; 0
    2680:	ef e4       	ldi	r30, 0x4F	; 79
    2682:	f0 e0       	ldi	r31, 0x00	; 0
    2684:	80 81       	ld	r24, Z
    2686:	80 68       	ori	r24, 0x80	; 128
    2688:	8c 93       	st	X, r24
    268a:	10 c0       	rjmp	.+32     	; 0x26ac <Gpt_Init+0x534>
            // TODO
            break;
        case GPT_OUTPUT_CLEAR:
            CLR_BIT(TCCR1A,TCCR1A_COM1A0);
    268c:	af e4       	ldi	r26, 0x4F	; 79
    268e:	b0 e0       	ldi	r27, 0x00	; 0
    2690:	ef e4       	ldi	r30, 0x4F	; 79
    2692:	f0 e0       	ldi	r31, 0x00	; 0
    2694:	80 81       	ld	r24, Z
    2696:	8f 7b       	andi	r24, 0xBF	; 191
    2698:	8c 93       	st	X, r24
            SET_BIT(TCCR1A,TCCR1A_COM1A1);
    269a:	af e4       	ldi	r26, 0x4F	; 79
    269c:	b0 e0       	ldi	r27, 0x00	; 0
    269e:	ef e4       	ldi	r30, 0x4F	; 79
    26a0:	f0 e0       	ldi	r31, 0x00	; 0
    26a2:	80 81       	ld	r24, Z
    26a4:	80 68       	ori	r24, 0x80	; 128
    26a6:	8c 93       	st	X, r24
    26a8:	01 c0       	rjmp	.+2      	; 0x26ac <Gpt_Init+0x534>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    26aa:	19 82       	std	Y+1, r1	; 0x01
            break;
        }

        /*Clock Select*/
        switch (config->prescaler)
    26ac:	ea 81       	ldd	r30, Y+2	; 0x02
    26ae:	fb 81       	ldd	r31, Y+3	; 0x03
    26b0:	83 81       	ldd	r24, Z+3	; 0x03
    26b2:	28 2f       	mov	r18, r24
    26b4:	30 e0       	ldi	r19, 0x00	; 0
    26b6:	3d 87       	std	Y+13, r19	; 0x0d
    26b8:	2c 87       	std	Y+12, r18	; 0x0c
    26ba:	8c 85       	ldd	r24, Y+12	; 0x0c
    26bc:	9d 85       	ldd	r25, Y+13	; 0x0d
    26be:	84 30       	cpi	r24, 0x04	; 4
    26c0:	91 05       	cpc	r25, r1
    26c2:	09 f4       	brne	.+2      	; 0x26c6 <Gpt_Init+0x54e>
    26c4:	77 c0       	rjmp	.+238    	; 0x27b4 <Gpt_Init+0x63c>
    26c6:	2c 85       	ldd	r18, Y+12	; 0x0c
    26c8:	3d 85       	ldd	r19, Y+13	; 0x0d
    26ca:	25 30       	cpi	r18, 0x05	; 5
    26cc:	31 05       	cpc	r19, r1
    26ce:	8c f4       	brge	.+34     	; 0x26f2 <Gpt_Init+0x57a>
    26d0:	8c 85       	ldd	r24, Y+12	; 0x0c
    26d2:	9d 85       	ldd	r25, Y+13	; 0x0d
    26d4:	81 30       	cpi	r24, 0x01	; 1
    26d6:	91 05       	cpc	r25, r1
    26d8:	09 f4       	brne	.+2      	; 0x26dc <Gpt_Init+0x564>
    26da:	40 c0       	rjmp	.+128    	; 0x275c <Gpt_Init+0x5e4>
    26dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    26de:	3d 85       	ldd	r19, Y+13	; 0x0d
    26e0:	22 30       	cpi	r18, 0x02	; 2
    26e2:	31 05       	cpc	r19, r1
    26e4:	09 f4       	brne	.+2      	; 0x26e8 <Gpt_Init+0x570>
    26e6:	50 c0       	rjmp	.+160    	; 0x2788 <Gpt_Init+0x610>
    26e8:	8c 85       	ldd	r24, Y+12	; 0x0c
    26ea:	9d 85       	ldd	r25, Y+13	; 0x0d
    26ec:	00 97       	sbiw	r24, 0x00	; 0
    26ee:	01 f1       	breq	.+64     	; 0x2730 <Gpt_Init+0x5b8>
    26f0:	cf c0       	rjmp	.+414    	; 0x2890 <Gpt_Init+0x718>
    26f2:	2c 85       	ldd	r18, Y+12	; 0x0c
    26f4:	3d 85       	ldd	r19, Y+13	; 0x0d
    26f6:	27 30       	cpi	r18, 0x07	; 7
    26f8:	31 05       	cpc	r19, r1
    26fa:	09 f4       	brne	.+2      	; 0x26fe <Gpt_Init+0x586>
    26fc:	87 c0       	rjmp	.+270    	; 0x280c <Gpt_Init+0x694>
    26fe:	8c 85       	ldd	r24, Y+12	; 0x0c
    2700:	9d 85       	ldd	r25, Y+13	; 0x0d
    2702:	88 30       	cpi	r24, 0x08	; 8
    2704:	91 05       	cpc	r25, r1
    2706:	3c f4       	brge	.+14     	; 0x2716 <Gpt_Init+0x59e>
    2708:	2c 85       	ldd	r18, Y+12	; 0x0c
    270a:	3d 85       	ldd	r19, Y+13	; 0x0d
    270c:	26 30       	cpi	r18, 0x06	; 6
    270e:	31 05       	cpc	r19, r1
    2710:	09 f4       	brne	.+2      	; 0x2714 <Gpt_Init+0x59c>
    2712:	66 c0       	rjmp	.+204    	; 0x27e0 <Gpt_Init+0x668>
    2714:	bd c0       	rjmp	.+378    	; 0x2890 <Gpt_Init+0x718>
    2716:	8c 85       	ldd	r24, Y+12	; 0x0c
    2718:	9d 85       	ldd	r25, Y+13	; 0x0d
    271a:	88 30       	cpi	r24, 0x08	; 8
    271c:	91 05       	cpc	r25, r1
    271e:	09 f4       	brne	.+2      	; 0x2722 <Gpt_Init+0x5aa>
    2720:	8b c0       	rjmp	.+278    	; 0x2838 <Gpt_Init+0x6c0>
    2722:	2c 85       	ldd	r18, Y+12	; 0x0c
    2724:	3d 85       	ldd	r19, Y+13	; 0x0d
    2726:	29 30       	cpi	r18, 0x09	; 9
    2728:	31 05       	cpc	r19, r1
    272a:	09 f4       	brne	.+2      	; 0x272e <Gpt_Init+0x5b6>
    272c:	9b c0       	rjmp	.+310    	; 0x2864 <Gpt_Init+0x6ec>
    272e:	b0 c0       	rjmp	.+352    	; 0x2890 <Gpt_Init+0x718>
        {
        case GPT_PRESCALER_0:
            CLR_BIT(TCCR1B,TCCR1B_CS10);
    2730:	ae e4       	ldi	r26, 0x4E	; 78
    2732:	b0 e0       	ldi	r27, 0x00	; 0
    2734:	ee e4       	ldi	r30, 0x4E	; 78
    2736:	f0 e0       	ldi	r31, 0x00	; 0
    2738:	80 81       	ld	r24, Z
    273a:	8e 7f       	andi	r24, 0xFE	; 254
    273c:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS11);
    273e:	ae e4       	ldi	r26, 0x4E	; 78
    2740:	b0 e0       	ldi	r27, 0x00	; 0
    2742:	ee e4       	ldi	r30, 0x4E	; 78
    2744:	f0 e0       	ldi	r31, 0x00	; 0
    2746:	80 81       	ld	r24, Z
    2748:	8d 7f       	andi	r24, 0xFD	; 253
    274a:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS12);
    274c:	ae e4       	ldi	r26, 0x4E	; 78
    274e:	b0 e0       	ldi	r27, 0x00	; 0
    2750:	ee e4       	ldi	r30, 0x4E	; 78
    2752:	f0 e0       	ldi	r31, 0x00	; 0
    2754:	80 81       	ld	r24, Z
    2756:	8b 7f       	andi	r24, 0xFB	; 251
    2758:	8c 93       	st	X, r24
    275a:	a8 c3       	rjmp	.+1872   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_1:
            SET_BIT(TCCR1B,TCCR1B_CS10);
    275c:	ae e4       	ldi	r26, 0x4E	; 78
    275e:	b0 e0       	ldi	r27, 0x00	; 0
    2760:	ee e4       	ldi	r30, 0x4E	; 78
    2762:	f0 e0       	ldi	r31, 0x00	; 0
    2764:	80 81       	ld	r24, Z
    2766:	81 60       	ori	r24, 0x01	; 1
    2768:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS11);
    276a:	ae e4       	ldi	r26, 0x4E	; 78
    276c:	b0 e0       	ldi	r27, 0x00	; 0
    276e:	ee e4       	ldi	r30, 0x4E	; 78
    2770:	f0 e0       	ldi	r31, 0x00	; 0
    2772:	80 81       	ld	r24, Z
    2774:	8d 7f       	andi	r24, 0xFD	; 253
    2776:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS12);        
    2778:	ae e4       	ldi	r26, 0x4E	; 78
    277a:	b0 e0       	ldi	r27, 0x00	; 0
    277c:	ee e4       	ldi	r30, 0x4E	; 78
    277e:	f0 e0       	ldi	r31, 0x00	; 0
    2780:	80 81       	ld	r24, Z
    2782:	8b 7f       	andi	r24, 0xFB	; 251
    2784:	8c 93       	st	X, r24
    2786:	92 c3       	rjmp	.+1828   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_8:
            CLR_BIT(TCCR1B,TCCR1B_CS10);
    2788:	ae e4       	ldi	r26, 0x4E	; 78
    278a:	b0 e0       	ldi	r27, 0x00	; 0
    278c:	ee e4       	ldi	r30, 0x4E	; 78
    278e:	f0 e0       	ldi	r31, 0x00	; 0
    2790:	80 81       	ld	r24, Z
    2792:	8e 7f       	andi	r24, 0xFE	; 254
    2794:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS11);
    2796:	ae e4       	ldi	r26, 0x4E	; 78
    2798:	b0 e0       	ldi	r27, 0x00	; 0
    279a:	ee e4       	ldi	r30, 0x4E	; 78
    279c:	f0 e0       	ldi	r31, 0x00	; 0
    279e:	80 81       	ld	r24, Z
    27a0:	82 60       	ori	r24, 0x02	; 2
    27a2:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS12);
    27a4:	ae e4       	ldi	r26, 0x4E	; 78
    27a6:	b0 e0       	ldi	r27, 0x00	; 0
    27a8:	ee e4       	ldi	r30, 0x4E	; 78
    27aa:	f0 e0       	ldi	r31, 0x00	; 0
    27ac:	80 81       	ld	r24, Z
    27ae:	8b 7f       	andi	r24, 0xFB	; 251
    27b0:	8c 93       	st	X, r24
    27b2:	7c c3       	rjmp	.+1784   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_64:
            SET_BIT(TCCR1B,TCCR1B_CS10);
    27b4:	ae e4       	ldi	r26, 0x4E	; 78
    27b6:	b0 e0       	ldi	r27, 0x00	; 0
    27b8:	ee e4       	ldi	r30, 0x4E	; 78
    27ba:	f0 e0       	ldi	r31, 0x00	; 0
    27bc:	80 81       	ld	r24, Z
    27be:	81 60       	ori	r24, 0x01	; 1
    27c0:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS11);
    27c2:	ae e4       	ldi	r26, 0x4E	; 78
    27c4:	b0 e0       	ldi	r27, 0x00	; 0
    27c6:	ee e4       	ldi	r30, 0x4E	; 78
    27c8:	f0 e0       	ldi	r31, 0x00	; 0
    27ca:	80 81       	ld	r24, Z
    27cc:	82 60       	ori	r24, 0x02	; 2
    27ce:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS12);
    27d0:	ae e4       	ldi	r26, 0x4E	; 78
    27d2:	b0 e0       	ldi	r27, 0x00	; 0
    27d4:	ee e4       	ldi	r30, 0x4E	; 78
    27d6:	f0 e0       	ldi	r31, 0x00	; 0
    27d8:	80 81       	ld	r24, Z
    27da:	8b 7f       	andi	r24, 0xFB	; 251
    27dc:	8c 93       	st	X, r24
    27de:	66 c3       	rjmp	.+1740   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_256:
            CLR_BIT(TCCR1B,TCCR1B_CS10);
    27e0:	ae e4       	ldi	r26, 0x4E	; 78
    27e2:	b0 e0       	ldi	r27, 0x00	; 0
    27e4:	ee e4       	ldi	r30, 0x4E	; 78
    27e6:	f0 e0       	ldi	r31, 0x00	; 0
    27e8:	80 81       	ld	r24, Z
    27ea:	8e 7f       	andi	r24, 0xFE	; 254
    27ec:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS11);
    27ee:	ae e4       	ldi	r26, 0x4E	; 78
    27f0:	b0 e0       	ldi	r27, 0x00	; 0
    27f2:	ee e4       	ldi	r30, 0x4E	; 78
    27f4:	f0 e0       	ldi	r31, 0x00	; 0
    27f6:	80 81       	ld	r24, Z
    27f8:	8d 7f       	andi	r24, 0xFD	; 253
    27fa:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS12);
    27fc:	ae e4       	ldi	r26, 0x4E	; 78
    27fe:	b0 e0       	ldi	r27, 0x00	; 0
    2800:	ee e4       	ldi	r30, 0x4E	; 78
    2802:	f0 e0       	ldi	r31, 0x00	; 0
    2804:	80 81       	ld	r24, Z
    2806:	84 60       	ori	r24, 0x04	; 4
    2808:	8c 93       	st	X, r24
    280a:	50 c3       	rjmp	.+1696   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_1024:
            SET_BIT(TCCR1B,TCCR1B_CS10);
    280c:	ae e4       	ldi	r26, 0x4E	; 78
    280e:	b0 e0       	ldi	r27, 0x00	; 0
    2810:	ee e4       	ldi	r30, 0x4E	; 78
    2812:	f0 e0       	ldi	r31, 0x00	; 0
    2814:	80 81       	ld	r24, Z
    2816:	81 60       	ori	r24, 0x01	; 1
    2818:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_CS11);
    281a:	ae e4       	ldi	r26, 0x4E	; 78
    281c:	b0 e0       	ldi	r27, 0x00	; 0
    281e:	ee e4       	ldi	r30, 0x4E	; 78
    2820:	f0 e0       	ldi	r31, 0x00	; 0
    2822:	80 81       	ld	r24, Z
    2824:	8d 7f       	andi	r24, 0xFD	; 253
    2826:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS12);
    2828:	ae e4       	ldi	r26, 0x4E	; 78
    282a:	b0 e0       	ldi	r27, 0x00	; 0
    282c:	ee e4       	ldi	r30, 0x4E	; 78
    282e:	f0 e0       	ldi	r31, 0x00	; 0
    2830:	80 81       	ld	r24, Z
    2832:	84 60       	ori	r24, 0x04	; 4
    2834:	8c 93       	st	X, r24
    2836:	3a c3       	rjmp	.+1652   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_EXT_FALLING:
            CLR_BIT(TCCR1B,TCCR1B_CS10);
    2838:	ae e4       	ldi	r26, 0x4E	; 78
    283a:	b0 e0       	ldi	r27, 0x00	; 0
    283c:	ee e4       	ldi	r30, 0x4E	; 78
    283e:	f0 e0       	ldi	r31, 0x00	; 0
    2840:	80 81       	ld	r24, Z
    2842:	8e 7f       	andi	r24, 0xFE	; 254
    2844:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS11);
    2846:	ae e4       	ldi	r26, 0x4E	; 78
    2848:	b0 e0       	ldi	r27, 0x00	; 0
    284a:	ee e4       	ldi	r30, 0x4E	; 78
    284c:	f0 e0       	ldi	r31, 0x00	; 0
    284e:	80 81       	ld	r24, Z
    2850:	82 60       	ori	r24, 0x02	; 2
    2852:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS12);
    2854:	ae e4       	ldi	r26, 0x4E	; 78
    2856:	b0 e0       	ldi	r27, 0x00	; 0
    2858:	ee e4       	ldi	r30, 0x4E	; 78
    285a:	f0 e0       	ldi	r31, 0x00	; 0
    285c:	80 81       	ld	r24, Z
    285e:	84 60       	ori	r24, 0x04	; 4
    2860:	8c 93       	st	X, r24
    2862:	24 c3       	rjmp	.+1608   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_EXT_RISING:
            SET_BIT(TCCR1B,TCCR1B_CS10);
    2864:	ae e4       	ldi	r26, 0x4E	; 78
    2866:	b0 e0       	ldi	r27, 0x00	; 0
    2868:	ee e4       	ldi	r30, 0x4E	; 78
    286a:	f0 e0       	ldi	r31, 0x00	; 0
    286c:	80 81       	ld	r24, Z
    286e:	81 60       	ori	r24, 0x01	; 1
    2870:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS11);
    2872:	ae e4       	ldi	r26, 0x4E	; 78
    2874:	b0 e0       	ldi	r27, 0x00	; 0
    2876:	ee e4       	ldi	r30, 0x4E	; 78
    2878:	f0 e0       	ldi	r31, 0x00	; 0
    287a:	80 81       	ld	r24, Z
    287c:	82 60       	ori	r24, 0x02	; 2
    287e:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_CS12);
    2880:	ae e4       	ldi	r26, 0x4E	; 78
    2882:	b0 e0       	ldi	r27, 0x00	; 0
    2884:	ee e4       	ldi	r30, 0x4E	; 78
    2886:	f0 e0       	ldi	r31, 0x00	; 0
    2888:	80 81       	ld	r24, Z
    288a:	84 60       	ori	r24, 0x04	; 4
    288c:	8c 93       	st	X, r24
    288e:	0e c3       	rjmp	.+1564   	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    2890:	19 82       	std	Y+1, r1	; 0x01
    2892:	0c c3       	rjmp	.+1560   	; 0x2eac <Gpt_Init+0xd34>
        }
        break;

    case GPT_CHANNEL_TIMER1B:
        /*Waveform Generation Mode*/
        if (config->mode == GPT_MODE_NORMAL)
    2894:	ea 81       	ldd	r30, Y+2	; 0x02
    2896:	fb 81       	ldd	r31, Y+3	; 0x03
    2898:	81 81       	ldd	r24, Z+1	; 0x01
    289a:	88 23       	and	r24, r24
    289c:	e9 f4       	brne	.+58     	; 0x28d8 <Gpt_Init+0x760>
        {
            CLR_BIT(TCCR1A,TCCR1A_WGM10);
    289e:	af e4       	ldi	r26, 0x4F	; 79
    28a0:	b0 e0       	ldi	r27, 0x00	; 0
    28a2:	ef e4       	ldi	r30, 0x4F	; 79
    28a4:	f0 e0       	ldi	r31, 0x00	; 0
    28a6:	80 81       	ld	r24, Z
    28a8:	8e 7f       	andi	r24, 0xFE	; 254
    28aa:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_WGM11);
    28ac:	af e4       	ldi	r26, 0x4F	; 79
    28ae:	b0 e0       	ldi	r27, 0x00	; 0
    28b0:	ef e4       	ldi	r30, 0x4F	; 79
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	80 81       	ld	r24, Z
    28b6:	8d 7f       	andi	r24, 0xFD	; 253
    28b8:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_WGM12);
    28ba:	ae e4       	ldi	r26, 0x4E	; 78
    28bc:	b0 e0       	ldi	r27, 0x00	; 0
    28be:	ee e4       	ldi	r30, 0x4E	; 78
    28c0:	f0 e0       	ldi	r31, 0x00	; 0
    28c2:	80 81       	ld	r24, Z
    28c4:	87 7f       	andi	r24, 0xF7	; 247
    28c6:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_WGM13);
    28c8:	ae e4       	ldi	r26, 0x4E	; 78
    28ca:	b0 e0       	ldi	r27, 0x00	; 0
    28cc:	ee e4       	ldi	r30, 0x4E	; 78
    28ce:	f0 e0       	ldi	r31, 0x00	; 0
    28d0:	80 81       	ld	r24, Z
    28d2:	8f 7e       	andi	r24, 0xEF	; 239
    28d4:	8c 93       	st	X, r24
    28d6:	23 c0       	rjmp	.+70     	; 0x291e <Gpt_Init+0x7a6>
            // TODO
            // TODO
        }
        else if (config->mode == GPT_MODE_CTC)
    28d8:	ea 81       	ldd	r30, Y+2	; 0x02
    28da:	fb 81       	ldd	r31, Y+3	; 0x03
    28dc:	81 81       	ldd	r24, Z+1	; 0x01
    28de:	81 30       	cpi	r24, 0x01	; 1
    28e0:	e9 f4       	brne	.+58     	; 0x291c <Gpt_Init+0x7a4>
        {
            CLR_BIT(TCCR1A,TCCR1A_WGM10);
    28e2:	af e4       	ldi	r26, 0x4F	; 79
    28e4:	b0 e0       	ldi	r27, 0x00	; 0
    28e6:	ef e4       	ldi	r30, 0x4F	; 79
    28e8:	f0 e0       	ldi	r31, 0x00	; 0
    28ea:	80 81       	ld	r24, Z
    28ec:	8e 7f       	andi	r24, 0xFE	; 254
    28ee:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_WGM11);
    28f0:	af e4       	ldi	r26, 0x4F	; 79
    28f2:	b0 e0       	ldi	r27, 0x00	; 0
    28f4:	ef e4       	ldi	r30, 0x4F	; 79
    28f6:	f0 e0       	ldi	r31, 0x00	; 0
    28f8:	80 81       	ld	r24, Z
    28fa:	8d 7f       	andi	r24, 0xFD	; 253
    28fc:	8c 93       	st	X, r24
            SET_BIT(TCCR1B,TCCR1B_WGM12);
    28fe:	ae e4       	ldi	r26, 0x4E	; 78
    2900:	b0 e0       	ldi	r27, 0x00	; 0
    2902:	ee e4       	ldi	r30, 0x4E	; 78
    2904:	f0 e0       	ldi	r31, 0x00	; 0
    2906:	80 81       	ld	r24, Z
    2908:	88 60       	ori	r24, 0x08	; 8
    290a:	8c 93       	st	X, r24
            CLR_BIT(TCCR1B,TCCR1B_WGM13);
    290c:	ae e4       	ldi	r26, 0x4E	; 78
    290e:	b0 e0       	ldi	r27, 0x00	; 0
    2910:	ee e4       	ldi	r30, 0x4E	; 78
    2912:	f0 e0       	ldi	r31, 0x00	; 0
    2914:	80 81       	ld	r24, Z
    2916:	8f 7e       	andi	r24, 0xEF	; 239
    2918:	8c 93       	st	X, r24
    291a:	01 c0       	rjmp	.+2      	; 0x291e <Gpt_Init+0x7a6>
            // TODO
            // TODO
        }
        else
        {
            returnValue = GPT_ERROR;
    291c:	19 82       	std	Y+1, r1	; 0x01
        }

        /*Compare Match Output Mode*/
        switch (config->output)
    291e:	ea 81       	ldd	r30, Y+2	; 0x02
    2920:	fb 81       	ldd	r31, Y+3	; 0x03
    2922:	82 81       	ldd	r24, Z+2	; 0x02
    2924:	28 2f       	mov	r18, r24
    2926:	30 e0       	ldi	r19, 0x00	; 0
    2928:	3b 87       	std	Y+11, r19	; 0x0b
    292a:	2a 87       	std	Y+10, r18	; 0x0a
    292c:	8a 85       	ldd	r24, Y+10	; 0x0a
    292e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2930:	81 30       	cpi	r24, 0x01	; 1
    2932:	91 05       	cpc	r25, r1
    2934:	21 f1       	breq	.+72     	; 0x297e <Gpt_Init+0x806>
    2936:	2a 85       	ldd	r18, Y+10	; 0x0a
    2938:	3b 85       	ldd	r19, Y+11	; 0x0b
    293a:	22 30       	cpi	r18, 0x02	; 2
    293c:	31 05       	cpc	r19, r1
    293e:	2c f4       	brge	.+10     	; 0x294a <Gpt_Init+0x7d2>
    2940:	8a 85       	ldd	r24, Y+10	; 0x0a
    2942:	9b 85       	ldd	r25, Y+11	; 0x0b
    2944:	00 97       	sbiw	r24, 0x00	; 0
    2946:	61 f0       	breq	.+24     	; 0x2960 <Gpt_Init+0x7e8>
    2948:	47 c0       	rjmp	.+142    	; 0x29d8 <Gpt_Init+0x860>
    294a:	2a 85       	ldd	r18, Y+10	; 0x0a
    294c:	3b 85       	ldd	r19, Y+11	; 0x0b
    294e:	22 30       	cpi	r18, 0x02	; 2
    2950:	31 05       	cpc	r19, r1
    2952:	21 f1       	breq	.+72     	; 0x299c <Gpt_Init+0x824>
    2954:	8a 85       	ldd	r24, Y+10	; 0x0a
    2956:	9b 85       	ldd	r25, Y+11	; 0x0b
    2958:	83 30       	cpi	r24, 0x03	; 3
    295a:	91 05       	cpc	r25, r1
    295c:	71 f1       	breq	.+92     	; 0x29ba <Gpt_Init+0x842>
    295e:	3c c0       	rjmp	.+120    	; 0x29d8 <Gpt_Init+0x860>
        {
        case GPT_OUTPUT_NORMAL:
            CLR_BIT(TCCR1A,TCCR1A_COM1B0);
    2960:	af e4       	ldi	r26, 0x4F	; 79
    2962:	b0 e0       	ldi	r27, 0x00	; 0
    2964:	ef e4       	ldi	r30, 0x4F	; 79
    2966:	f0 e0       	ldi	r31, 0x00	; 0
    2968:	80 81       	ld	r24, Z
    296a:	8f 7e       	andi	r24, 0xEF	; 239
    296c:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_COM1B1);
    296e:	af e4       	ldi	r26, 0x4F	; 79
    2970:	b0 e0       	ldi	r27, 0x00	; 0
    2972:	ef e4       	ldi	r30, 0x4F	; 79
    2974:	f0 e0       	ldi	r31, 0x00	; 0
    2976:	80 81       	ld	r24, Z
    2978:	8f 7d       	andi	r24, 0xDF	; 223
    297a:	8c 93       	st	X, r24
    297c:	2e c0       	rjmp	.+92     	; 0x29da <Gpt_Init+0x862>
            
            // TODO
            break;
        case GPT_OUTPUT_TOGGLE:
            SET_BIT(TCCR1A,TCCR1A_COM1B0);
    297e:	af e4       	ldi	r26, 0x4F	; 79
    2980:	b0 e0       	ldi	r27, 0x00	; 0
    2982:	ef e4       	ldi	r30, 0x4F	; 79
    2984:	f0 e0       	ldi	r31, 0x00	; 0
    2986:	80 81       	ld	r24, Z
    2988:	80 61       	ori	r24, 0x10	; 16
    298a:	8c 93       	st	X, r24
            CLR_BIT(TCCR1A,TCCR1A_COM1B1);
    298c:	af e4       	ldi	r26, 0x4F	; 79
    298e:	b0 e0       	ldi	r27, 0x00	; 0
    2990:	ef e4       	ldi	r30, 0x4F	; 79
    2992:	f0 e0       	ldi	r31, 0x00	; 0
    2994:	80 81       	ld	r24, Z
    2996:	8f 7d       	andi	r24, 0xDF	; 223
    2998:	8c 93       	st	X, r24
    299a:	1f c0       	rjmp	.+62     	; 0x29da <Gpt_Init+0x862>
            // TODO
            break;
        case GPT_OUTPUT_SET:
            SET_BIT(TCCR1A,TCCR1A_COM1B0);
    299c:	af e4       	ldi	r26, 0x4F	; 79
    299e:	b0 e0       	ldi	r27, 0x00	; 0
    29a0:	ef e4       	ldi	r30, 0x4F	; 79
    29a2:	f0 e0       	ldi	r31, 0x00	; 0
    29a4:	80 81       	ld	r24, Z
    29a6:	80 61       	ori	r24, 0x10	; 16
    29a8:	8c 93       	st	X, r24
            SET_BIT(TCCR1A,TCCR1A_COM1B1);
    29aa:	af e4       	ldi	r26, 0x4F	; 79
    29ac:	b0 e0       	ldi	r27, 0x00	; 0
    29ae:	ef e4       	ldi	r30, 0x4F	; 79
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	80 81       	ld	r24, Z
    29b4:	80 62       	ori	r24, 0x20	; 32
    29b6:	8c 93       	st	X, r24
    29b8:	10 c0       	rjmp	.+32     	; 0x29da <Gpt_Init+0x862>
            // TODO
            break;
        case GPT_OUTPUT_CLEAR:
            CLR_BIT(TCCR1A,TCCR1A_COM1B0);
    29ba:	af e4       	ldi	r26, 0x4F	; 79
    29bc:	b0 e0       	ldi	r27, 0x00	; 0
    29be:	ef e4       	ldi	r30, 0x4F	; 79
    29c0:	f0 e0       	ldi	r31, 0x00	; 0
    29c2:	80 81       	ld	r24, Z
    29c4:	8f 7e       	andi	r24, 0xEF	; 239
    29c6:	8c 93       	st	X, r24
            SET_BIT(TCCR1A,TCCR1A_COM1B1);
    29c8:	af e4       	ldi	r26, 0x4F	; 79
    29ca:	b0 e0       	ldi	r27, 0x00	; 0
    29cc:	ef e4       	ldi	r30, 0x4F	; 79
    29ce:	f0 e0       	ldi	r31, 0x00	; 0
    29d0:	80 81       	ld	r24, Z
    29d2:	80 62       	ori	r24, 0x20	; 32
    29d4:	8c 93       	st	X, r24
    29d6:	01 c0       	rjmp	.+2      	; 0x29da <Gpt_Init+0x862>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    29d8:	19 82       	std	Y+1, r1	; 0x01
            break;
        }

        /*Clock Select*/
        switch (config->prescaler)
    29da:	ea 81       	ldd	r30, Y+2	; 0x02
    29dc:	fb 81       	ldd	r31, Y+3	; 0x03
    29de:	83 81       	ldd	r24, Z+3	; 0x03
    29e0:	28 2f       	mov	r18, r24
    29e2:	30 e0       	ldi	r19, 0x00	; 0
    29e4:	39 87       	std	Y+9, r19	; 0x09
    29e6:	28 87       	std	Y+8, r18	; 0x08
    29e8:	88 85       	ldd	r24, Y+8	; 0x08
    29ea:	99 85       	ldd	r25, Y+9	; 0x09
    29ec:	84 30       	cpi	r24, 0x04	; 4
    29ee:	91 05       	cpc	r25, r1
    29f0:	09 f4       	brne	.+2      	; 0x29f4 <Gpt_Init+0x87c>
    29f2:	77 c0       	rjmp	.+238    	; 0x2ae2 <Gpt_Init+0x96a>
    29f4:	28 85       	ldd	r18, Y+8	; 0x08
    29f6:	39 85       	ldd	r19, Y+9	; 0x09
    29f8:	25 30       	cpi	r18, 0x05	; 5
    29fa:	31 05       	cpc	r19, r1
    29fc:	8c f4       	brge	.+34     	; 0x2a20 <Gpt_Init+0x8a8>
    29fe:	88 85       	ldd	r24, Y+8	; 0x08
    2a00:	99 85       	ldd	r25, Y+9	; 0x09
    2a02:	81 30       	cpi	r24, 0x01	; 1
    2a04:	91 05       	cpc	r25, r1
    2a06:	09 f4       	brne	.+2      	; 0x2a0a <Gpt_Init+0x892>
    2a08:	40 c0       	rjmp	.+128    	; 0x2a8a <Gpt_Init+0x912>
    2a0a:	28 85       	ldd	r18, Y+8	; 0x08
    2a0c:	39 85       	ldd	r19, Y+9	; 0x09
    2a0e:	22 30       	cpi	r18, 0x02	; 2
    2a10:	31 05       	cpc	r19, r1
    2a12:	09 f4       	brne	.+2      	; 0x2a16 <Gpt_Init+0x89e>
    2a14:	50 c0       	rjmp	.+160    	; 0x2ab6 <Gpt_Init+0x93e>
    2a16:	88 85       	ldd	r24, Y+8	; 0x08
    2a18:	99 85       	ldd	r25, Y+9	; 0x09
    2a1a:	00 97       	sbiw	r24, 0x00	; 0
    2a1c:	01 f1       	breq	.+64     	; 0x2a5e <Gpt_Init+0x8e6>
    2a1e:	cf c0       	rjmp	.+414    	; 0x2bbe <Gpt_Init+0xa46>
    2a20:	28 85       	ldd	r18, Y+8	; 0x08
    2a22:	39 85       	ldd	r19, Y+9	; 0x09
    2a24:	27 30       	cpi	r18, 0x07	; 7
    2a26:	31 05       	cpc	r19, r1
    2a28:	09 f4       	brne	.+2      	; 0x2a2c <Gpt_Init+0x8b4>
    2a2a:	87 c0       	rjmp	.+270    	; 0x2b3a <Gpt_Init+0x9c2>
    2a2c:	88 85       	ldd	r24, Y+8	; 0x08
    2a2e:	99 85       	ldd	r25, Y+9	; 0x09
    2a30:	88 30       	cpi	r24, 0x08	; 8
    2a32:	91 05       	cpc	r25, r1
    2a34:	3c f4       	brge	.+14     	; 0x2a44 <Gpt_Init+0x8cc>
    2a36:	28 85       	ldd	r18, Y+8	; 0x08
    2a38:	39 85       	ldd	r19, Y+9	; 0x09
    2a3a:	26 30       	cpi	r18, 0x06	; 6
    2a3c:	31 05       	cpc	r19, r1
    2a3e:	09 f4       	brne	.+2      	; 0x2a42 <Gpt_Init+0x8ca>
    2a40:	66 c0       	rjmp	.+204    	; 0x2b0e <Gpt_Init+0x996>
    2a42:	bd c0       	rjmp	.+378    	; 0x2bbe <Gpt_Init+0xa46>
    2a44:	88 85       	ldd	r24, Y+8	; 0x08
    2a46:	99 85       	ldd	r25, Y+9	; 0x09
    2a48:	88 30       	cpi	r24, 0x08	; 8
    2a4a:	91 05       	cpc	r25, r1
    2a4c:	09 f4       	brne	.+2      	; 0x2a50 <Gpt_Init+0x8d8>
    2a4e:	8b c0       	rjmp	.+278    	; 0x2b66 <Gpt_Init+0x9ee>
    2a50:	28 85       	ldd	r18, Y+8	; 0x08
    2a52:	39 85       	ldd	r19, Y+9	; 0x09
    2a54:	29 30       	cpi	r18, 0x09	; 9
    2a56:	31 05       	cpc	r19, r1
    2a58:	09 f4       	brne	.+2      	; 0x2a5c <Gpt_Init+0x8e4>
    2a5a:	9b c0       	rjmp	.+310    	; 0x2b92 <Gpt_Init+0xa1a>
    2a5c:	b0 c0       	rjmp	.+352    	; 0x2bbe <Gpt_Init+0xa46>
        {
        case GPT_PRESCALER_0:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2a5e:	a3 e5       	ldi	r26, 0x53	; 83
    2a60:	b0 e0       	ldi	r27, 0x00	; 0
    2a62:	e3 e5       	ldi	r30, 0x53	; 83
    2a64:	f0 e0       	ldi	r31, 0x00	; 0
    2a66:	80 81       	ld	r24, Z
    2a68:	8e 7f       	andi	r24, 0xFE	; 254
    2a6a:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2a6c:	a3 e5       	ldi	r26, 0x53	; 83
    2a6e:	b0 e0       	ldi	r27, 0x00	; 0
    2a70:	e3 e5       	ldi	r30, 0x53	; 83
    2a72:	f0 e0       	ldi	r31, 0x00	; 0
    2a74:	80 81       	ld	r24, Z
    2a76:	8d 7f       	andi	r24, 0xFD	; 253
    2a78:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2a7a:	a3 e5       	ldi	r26, 0x53	; 83
    2a7c:	b0 e0       	ldi	r27, 0x00	; 0
    2a7e:	e3 e5       	ldi	r30, 0x53	; 83
    2a80:	f0 e0       	ldi	r31, 0x00	; 0
    2a82:	80 81       	ld	r24, Z
    2a84:	8b 7f       	andi	r24, 0xFB	; 251
    2a86:	8c 93       	st	X, r24
    2a88:	11 c2       	rjmp	.+1058   	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_1:
            SET_BIT(TCCR0, TCCR0_CS00);
    2a8a:	a3 e5       	ldi	r26, 0x53	; 83
    2a8c:	b0 e0       	ldi	r27, 0x00	; 0
    2a8e:	e3 e5       	ldi	r30, 0x53	; 83
    2a90:	f0 e0       	ldi	r31, 0x00	; 0
    2a92:	80 81       	ld	r24, Z
    2a94:	81 60       	ori	r24, 0x01	; 1
    2a96:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2a98:	a3 e5       	ldi	r26, 0x53	; 83
    2a9a:	b0 e0       	ldi	r27, 0x00	; 0
    2a9c:	e3 e5       	ldi	r30, 0x53	; 83
    2a9e:	f0 e0       	ldi	r31, 0x00	; 0
    2aa0:	80 81       	ld	r24, Z
    2aa2:	8d 7f       	andi	r24, 0xFD	; 253
    2aa4:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2aa6:	a3 e5       	ldi	r26, 0x53	; 83
    2aa8:	b0 e0       	ldi	r27, 0x00	; 0
    2aaa:	e3 e5       	ldi	r30, 0x53	; 83
    2aac:	f0 e0       	ldi	r31, 0x00	; 0
    2aae:	80 81       	ld	r24, Z
    2ab0:	8b 7f       	andi	r24, 0xFB	; 251
    2ab2:	8c 93       	st	X, r24
    2ab4:	fb c1       	rjmp	.+1014   	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_8:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2ab6:	a3 e5       	ldi	r26, 0x53	; 83
    2ab8:	b0 e0       	ldi	r27, 0x00	; 0
    2aba:	e3 e5       	ldi	r30, 0x53	; 83
    2abc:	f0 e0       	ldi	r31, 0x00	; 0
    2abe:	80 81       	ld	r24, Z
    2ac0:	8e 7f       	andi	r24, 0xFE	; 254
    2ac2:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2ac4:	a3 e5       	ldi	r26, 0x53	; 83
    2ac6:	b0 e0       	ldi	r27, 0x00	; 0
    2ac8:	e3 e5       	ldi	r30, 0x53	; 83
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	80 81       	ld	r24, Z
    2ace:	82 60       	ori	r24, 0x02	; 2
    2ad0:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2ad2:	a3 e5       	ldi	r26, 0x53	; 83
    2ad4:	b0 e0       	ldi	r27, 0x00	; 0
    2ad6:	e3 e5       	ldi	r30, 0x53	; 83
    2ad8:	f0 e0       	ldi	r31, 0x00	; 0
    2ada:	80 81       	ld	r24, Z
    2adc:	8b 7f       	andi	r24, 0xFB	; 251
    2ade:	8c 93       	st	X, r24
    2ae0:	e5 c1       	rjmp	.+970    	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_64:
            SET_BIT(TCCR0, TCCR0_CS00);
    2ae2:	a3 e5       	ldi	r26, 0x53	; 83
    2ae4:	b0 e0       	ldi	r27, 0x00	; 0
    2ae6:	e3 e5       	ldi	r30, 0x53	; 83
    2ae8:	f0 e0       	ldi	r31, 0x00	; 0
    2aea:	80 81       	ld	r24, Z
    2aec:	81 60       	ori	r24, 0x01	; 1
    2aee:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2af0:	a3 e5       	ldi	r26, 0x53	; 83
    2af2:	b0 e0       	ldi	r27, 0x00	; 0
    2af4:	e3 e5       	ldi	r30, 0x53	; 83
    2af6:	f0 e0       	ldi	r31, 0x00	; 0
    2af8:	80 81       	ld	r24, Z
    2afa:	82 60       	ori	r24, 0x02	; 2
    2afc:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2afe:	a3 e5       	ldi	r26, 0x53	; 83
    2b00:	b0 e0       	ldi	r27, 0x00	; 0
    2b02:	e3 e5       	ldi	r30, 0x53	; 83
    2b04:	f0 e0       	ldi	r31, 0x00	; 0
    2b06:	80 81       	ld	r24, Z
    2b08:	8b 7f       	andi	r24, 0xFB	; 251
    2b0a:	8c 93       	st	X, r24
    2b0c:	cf c1       	rjmp	.+926    	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_256:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2b0e:	a3 e5       	ldi	r26, 0x53	; 83
    2b10:	b0 e0       	ldi	r27, 0x00	; 0
    2b12:	e3 e5       	ldi	r30, 0x53	; 83
    2b14:	f0 e0       	ldi	r31, 0x00	; 0
    2b16:	80 81       	ld	r24, Z
    2b18:	8e 7f       	andi	r24, 0xFE	; 254
    2b1a:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2b1c:	a3 e5       	ldi	r26, 0x53	; 83
    2b1e:	b0 e0       	ldi	r27, 0x00	; 0
    2b20:	e3 e5       	ldi	r30, 0x53	; 83
    2b22:	f0 e0       	ldi	r31, 0x00	; 0
    2b24:	80 81       	ld	r24, Z
    2b26:	8d 7f       	andi	r24, 0xFD	; 253
    2b28:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2b2a:	a3 e5       	ldi	r26, 0x53	; 83
    2b2c:	b0 e0       	ldi	r27, 0x00	; 0
    2b2e:	e3 e5       	ldi	r30, 0x53	; 83
    2b30:	f0 e0       	ldi	r31, 0x00	; 0
    2b32:	80 81       	ld	r24, Z
    2b34:	84 60       	ori	r24, 0x04	; 4
    2b36:	8c 93       	st	X, r24
    2b38:	b9 c1       	rjmp	.+882    	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_1024:
            SET_BIT(TCCR0, TCCR0_CS00);
    2b3a:	a3 e5       	ldi	r26, 0x53	; 83
    2b3c:	b0 e0       	ldi	r27, 0x00	; 0
    2b3e:	e3 e5       	ldi	r30, 0x53	; 83
    2b40:	f0 e0       	ldi	r31, 0x00	; 0
    2b42:	80 81       	ld	r24, Z
    2b44:	81 60       	ori	r24, 0x01	; 1
    2b46:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2b48:	a3 e5       	ldi	r26, 0x53	; 83
    2b4a:	b0 e0       	ldi	r27, 0x00	; 0
    2b4c:	e3 e5       	ldi	r30, 0x53	; 83
    2b4e:	f0 e0       	ldi	r31, 0x00	; 0
    2b50:	80 81       	ld	r24, Z
    2b52:	8d 7f       	andi	r24, 0xFD	; 253
    2b54:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2b56:	a3 e5       	ldi	r26, 0x53	; 83
    2b58:	b0 e0       	ldi	r27, 0x00	; 0
    2b5a:	e3 e5       	ldi	r30, 0x53	; 83
    2b5c:	f0 e0       	ldi	r31, 0x00	; 0
    2b5e:	80 81       	ld	r24, Z
    2b60:	84 60       	ori	r24, 0x04	; 4
    2b62:	8c 93       	st	X, r24
    2b64:	a3 c1       	rjmp	.+838    	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_EXT_FALLING:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2b66:	a3 e5       	ldi	r26, 0x53	; 83
    2b68:	b0 e0       	ldi	r27, 0x00	; 0
    2b6a:	e3 e5       	ldi	r30, 0x53	; 83
    2b6c:	f0 e0       	ldi	r31, 0x00	; 0
    2b6e:	80 81       	ld	r24, Z
    2b70:	8e 7f       	andi	r24, 0xFE	; 254
    2b72:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2b74:	a3 e5       	ldi	r26, 0x53	; 83
    2b76:	b0 e0       	ldi	r27, 0x00	; 0
    2b78:	e3 e5       	ldi	r30, 0x53	; 83
    2b7a:	f0 e0       	ldi	r31, 0x00	; 0
    2b7c:	80 81       	ld	r24, Z
    2b7e:	82 60       	ori	r24, 0x02	; 2
    2b80:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2b82:	a3 e5       	ldi	r26, 0x53	; 83
    2b84:	b0 e0       	ldi	r27, 0x00	; 0
    2b86:	e3 e5       	ldi	r30, 0x53	; 83
    2b88:	f0 e0       	ldi	r31, 0x00	; 0
    2b8a:	80 81       	ld	r24, Z
    2b8c:	84 60       	ori	r24, 0x04	; 4
    2b8e:	8c 93       	st	X, r24
    2b90:	8d c1       	rjmp	.+794    	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_EXT_RISING:
            SET_BIT(TCCR0, TCCR0_CS00);
    2b92:	a3 e5       	ldi	r26, 0x53	; 83
    2b94:	b0 e0       	ldi	r27, 0x00	; 0
    2b96:	e3 e5       	ldi	r30, 0x53	; 83
    2b98:	f0 e0       	ldi	r31, 0x00	; 0
    2b9a:	80 81       	ld	r24, Z
    2b9c:	81 60       	ori	r24, 0x01	; 1
    2b9e:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2ba0:	a3 e5       	ldi	r26, 0x53	; 83
    2ba2:	b0 e0       	ldi	r27, 0x00	; 0
    2ba4:	e3 e5       	ldi	r30, 0x53	; 83
    2ba6:	f0 e0       	ldi	r31, 0x00	; 0
    2ba8:	80 81       	ld	r24, Z
    2baa:	82 60       	ori	r24, 0x02	; 2
    2bac:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2bae:	a3 e5       	ldi	r26, 0x53	; 83
    2bb0:	b0 e0       	ldi	r27, 0x00	; 0
    2bb2:	e3 e5       	ldi	r30, 0x53	; 83
    2bb4:	f0 e0       	ldi	r31, 0x00	; 0
    2bb6:	80 81       	ld	r24, Z
    2bb8:	84 60       	ori	r24, 0x04	; 4
    2bba:	8c 93       	st	X, r24
    2bbc:	77 c1       	rjmp	.+750    	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    2bbe:	19 82       	std	Y+1, r1	; 0x01
    2bc0:	75 c1       	rjmp	.+746    	; 0x2eac <Gpt_Init+0xd34>
        }
        break;

    case GPT_CHANNEL_TIMER2:
        /*Waveform Generation Mode*/
        if (config->mode == GPT_MODE_NORMAL)
    2bc2:	ea 81       	ldd	r30, Y+2	; 0x02
    2bc4:	fb 81       	ldd	r31, Y+3	; 0x03
    2bc6:	81 81       	ldd	r24, Z+1	; 0x01
    2bc8:	88 23       	and	r24, r24
    2bca:	79 f4       	brne	.+30     	; 0x2bea <Gpt_Init+0xa72>
        {
            CLR_BIT(TCCR2, TCCR2_WGM20);
    2bcc:	a5 e4       	ldi	r26, 0x45	; 69
    2bce:	b0 e0       	ldi	r27, 0x00	; 0
    2bd0:	e5 e4       	ldi	r30, 0x45	; 69
    2bd2:	f0 e0       	ldi	r31, 0x00	; 0
    2bd4:	80 81       	ld	r24, Z
    2bd6:	8f 7b       	andi	r24, 0xBF	; 191
    2bd8:	8c 93       	st	X, r24
            CLR_BIT(TCCR2, TCCR2_WGM21);
    2bda:	a5 e4       	ldi	r26, 0x45	; 69
    2bdc:	b0 e0       	ldi	r27, 0x00	; 0
    2bde:	e5 e4       	ldi	r30, 0x45	; 69
    2be0:	f0 e0       	ldi	r31, 0x00	; 0
    2be2:	80 81       	ld	r24, Z
    2be4:	87 7f       	andi	r24, 0xF7	; 247
    2be6:	8c 93       	st	X, r24
    2be8:	15 c0       	rjmp	.+42     	; 0x2c14 <Gpt_Init+0xa9c>
            // TODO
            // TODO
        }
        else if (config->mode == GPT_MODE_CTC)
    2bea:	ea 81       	ldd	r30, Y+2	; 0x02
    2bec:	fb 81       	ldd	r31, Y+3	; 0x03
    2bee:	81 81       	ldd	r24, Z+1	; 0x01
    2bf0:	81 30       	cpi	r24, 0x01	; 1
    2bf2:	79 f4       	brne	.+30     	; 0x2c12 <Gpt_Init+0xa9a>
        {
            CLR_BIT(TCCR2, TCCR2_WGM20);
    2bf4:	a5 e4       	ldi	r26, 0x45	; 69
    2bf6:	b0 e0       	ldi	r27, 0x00	; 0
    2bf8:	e5 e4       	ldi	r30, 0x45	; 69
    2bfa:	f0 e0       	ldi	r31, 0x00	; 0
    2bfc:	80 81       	ld	r24, Z
    2bfe:	8f 7b       	andi	r24, 0xBF	; 191
    2c00:	8c 93       	st	X, r24
            SET_BIT(TCCR2, TCCR2_WGM21);
    2c02:	a5 e4       	ldi	r26, 0x45	; 69
    2c04:	b0 e0       	ldi	r27, 0x00	; 0
    2c06:	e5 e4       	ldi	r30, 0x45	; 69
    2c08:	f0 e0       	ldi	r31, 0x00	; 0
    2c0a:	80 81       	ld	r24, Z
    2c0c:	88 60       	ori	r24, 0x08	; 8
    2c0e:	8c 93       	st	X, r24
    2c10:	01 c0       	rjmp	.+2      	; 0x2c14 <Gpt_Init+0xa9c>
            // TODO
            // TODO
        }
        else
        {
            returnValue = GPT_ERROR;
    2c12:	19 82       	std	Y+1, r1	; 0x01
        }

        /*Compare Match Output Mode*/
        switch (config->output)
    2c14:	ea 81       	ldd	r30, Y+2	; 0x02
    2c16:	fb 81       	ldd	r31, Y+3	; 0x03
    2c18:	82 81       	ldd	r24, Z+2	; 0x02
    2c1a:	28 2f       	mov	r18, r24
    2c1c:	30 e0       	ldi	r19, 0x00	; 0
    2c1e:	3f 83       	std	Y+7, r19	; 0x07
    2c20:	2e 83       	std	Y+6, r18	; 0x06
    2c22:	8e 81       	ldd	r24, Y+6	; 0x06
    2c24:	9f 81       	ldd	r25, Y+7	; 0x07
    2c26:	81 30       	cpi	r24, 0x01	; 1
    2c28:	91 05       	cpc	r25, r1
    2c2a:	21 f1       	breq	.+72     	; 0x2c74 <Gpt_Init+0xafc>
    2c2c:	2e 81       	ldd	r18, Y+6	; 0x06
    2c2e:	3f 81       	ldd	r19, Y+7	; 0x07
    2c30:	22 30       	cpi	r18, 0x02	; 2
    2c32:	31 05       	cpc	r19, r1
    2c34:	2c f4       	brge	.+10     	; 0x2c40 <Gpt_Init+0xac8>
    2c36:	8e 81       	ldd	r24, Y+6	; 0x06
    2c38:	9f 81       	ldd	r25, Y+7	; 0x07
    2c3a:	00 97       	sbiw	r24, 0x00	; 0
    2c3c:	61 f0       	breq	.+24     	; 0x2c56 <Gpt_Init+0xade>
    2c3e:	47 c0       	rjmp	.+142    	; 0x2cce <Gpt_Init+0xb56>
    2c40:	2e 81       	ldd	r18, Y+6	; 0x06
    2c42:	3f 81       	ldd	r19, Y+7	; 0x07
    2c44:	22 30       	cpi	r18, 0x02	; 2
    2c46:	31 05       	cpc	r19, r1
    2c48:	21 f1       	breq	.+72     	; 0x2c92 <Gpt_Init+0xb1a>
    2c4a:	8e 81       	ldd	r24, Y+6	; 0x06
    2c4c:	9f 81       	ldd	r25, Y+7	; 0x07
    2c4e:	83 30       	cpi	r24, 0x03	; 3
    2c50:	91 05       	cpc	r25, r1
    2c52:	71 f1       	breq	.+92     	; 0x2cb0 <Gpt_Init+0xb38>
    2c54:	3c c0       	rjmp	.+120    	; 0x2cce <Gpt_Init+0xb56>
        {
        case GPT_OUTPUT_NORMAL:
            CLR_BIT(TCCR2, TCCR2_COM20);
    2c56:	a5 e4       	ldi	r26, 0x45	; 69
    2c58:	b0 e0       	ldi	r27, 0x00	; 0
    2c5a:	e5 e4       	ldi	r30, 0x45	; 69
    2c5c:	f0 e0       	ldi	r31, 0x00	; 0
    2c5e:	80 81       	ld	r24, Z
    2c60:	8f 7e       	andi	r24, 0xEF	; 239
    2c62:	8c 93       	st	X, r24
            CLR_BIT(TCCR2, TCCR2_COM21);
    2c64:	a5 e4       	ldi	r26, 0x45	; 69
    2c66:	b0 e0       	ldi	r27, 0x00	; 0
    2c68:	e5 e4       	ldi	r30, 0x45	; 69
    2c6a:	f0 e0       	ldi	r31, 0x00	; 0
    2c6c:	80 81       	ld	r24, Z
    2c6e:	8f 7d       	andi	r24, 0xDF	; 223
    2c70:	8c 93       	st	X, r24
    2c72:	2e c0       	rjmp	.+92     	; 0x2cd0 <Gpt_Init+0xb58>
            // TODO
            break;
        case GPT_OUTPUT_TOGGLE:
            SET_BIT(TCCR2, TCCR2_COM20);
    2c74:	a5 e4       	ldi	r26, 0x45	; 69
    2c76:	b0 e0       	ldi	r27, 0x00	; 0
    2c78:	e5 e4       	ldi	r30, 0x45	; 69
    2c7a:	f0 e0       	ldi	r31, 0x00	; 0
    2c7c:	80 81       	ld	r24, Z
    2c7e:	80 61       	ori	r24, 0x10	; 16
    2c80:	8c 93       	st	X, r24
            CLR_BIT(TCCR2, TCCR2_COM21);
    2c82:	a5 e4       	ldi	r26, 0x45	; 69
    2c84:	b0 e0       	ldi	r27, 0x00	; 0
    2c86:	e5 e4       	ldi	r30, 0x45	; 69
    2c88:	f0 e0       	ldi	r31, 0x00	; 0
    2c8a:	80 81       	ld	r24, Z
    2c8c:	8f 7d       	andi	r24, 0xDF	; 223
    2c8e:	8c 93       	st	X, r24
    2c90:	1f c0       	rjmp	.+62     	; 0x2cd0 <Gpt_Init+0xb58>
            // TODO
            break;
        case GPT_OUTPUT_SET:
            SET_BIT(TCCR2, TCCR2_COM20);
    2c92:	a5 e4       	ldi	r26, 0x45	; 69
    2c94:	b0 e0       	ldi	r27, 0x00	; 0
    2c96:	e5 e4       	ldi	r30, 0x45	; 69
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	80 81       	ld	r24, Z
    2c9c:	80 61       	ori	r24, 0x10	; 16
    2c9e:	8c 93       	st	X, r24
            SET_BIT(TCCR2, TCCR2_COM21);
    2ca0:	a5 e4       	ldi	r26, 0x45	; 69
    2ca2:	b0 e0       	ldi	r27, 0x00	; 0
    2ca4:	e5 e4       	ldi	r30, 0x45	; 69
    2ca6:	f0 e0       	ldi	r31, 0x00	; 0
    2ca8:	80 81       	ld	r24, Z
    2caa:	80 62       	ori	r24, 0x20	; 32
    2cac:	8c 93       	st	X, r24
    2cae:	10 c0       	rjmp	.+32     	; 0x2cd0 <Gpt_Init+0xb58>
            // TODO
            break;
        case GPT_OUTPUT_CLEAR:
            CLR_BIT(TCCR2, TCCR2_COM20);
    2cb0:	a5 e4       	ldi	r26, 0x45	; 69
    2cb2:	b0 e0       	ldi	r27, 0x00	; 0
    2cb4:	e5 e4       	ldi	r30, 0x45	; 69
    2cb6:	f0 e0       	ldi	r31, 0x00	; 0
    2cb8:	80 81       	ld	r24, Z
    2cba:	8f 7e       	andi	r24, 0xEF	; 239
    2cbc:	8c 93       	st	X, r24
            SET_BIT(TCCR2, TCCR2_COM21);
    2cbe:	a5 e4       	ldi	r26, 0x45	; 69
    2cc0:	b0 e0       	ldi	r27, 0x00	; 0
    2cc2:	e5 e4       	ldi	r30, 0x45	; 69
    2cc4:	f0 e0       	ldi	r31, 0x00	; 0
    2cc6:	80 81       	ld	r24, Z
    2cc8:	80 62       	ori	r24, 0x20	; 32
    2cca:	8c 93       	st	X, r24
    2ccc:	01 c0       	rjmp	.+2      	; 0x2cd0 <Gpt_Init+0xb58>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    2cce:	19 82       	std	Y+1, r1	; 0x01
            break;
        }

        /*Clock Select*/
        switch (config->prescaler)
    2cd0:	ea 81       	ldd	r30, Y+2	; 0x02
    2cd2:	fb 81       	ldd	r31, Y+3	; 0x03
    2cd4:	83 81       	ldd	r24, Z+3	; 0x03
    2cd6:	28 2f       	mov	r18, r24
    2cd8:	30 e0       	ldi	r19, 0x00	; 0
    2cda:	3d 83       	std	Y+5, r19	; 0x05
    2cdc:	2c 83       	std	Y+4, r18	; 0x04
    2cde:	8c 81       	ldd	r24, Y+4	; 0x04
    2ce0:	9d 81       	ldd	r25, Y+5	; 0x05
    2ce2:	83 30       	cpi	r24, 0x03	; 3
    2ce4:	91 05       	cpc	r25, r1
    2ce6:	09 f4       	brne	.+2      	; 0x2cea <Gpt_Init+0xb72>
    2ce8:	70 c0       	rjmp	.+224    	; 0x2dca <Gpt_Init+0xc52>
    2cea:	2c 81       	ldd	r18, Y+4	; 0x04
    2cec:	3d 81       	ldd	r19, Y+5	; 0x05
    2cee:	24 30       	cpi	r18, 0x04	; 4
    2cf0:	31 05       	cpc	r19, r1
    2cf2:	84 f4       	brge	.+32     	; 0x2d14 <Gpt_Init+0xb9c>
    2cf4:	8c 81       	ldd	r24, Y+4	; 0x04
    2cf6:	9d 81       	ldd	r25, Y+5	; 0x05
    2cf8:	81 30       	cpi	r24, 0x01	; 1
    2cfa:	91 05       	cpc	r25, r1
    2cfc:	d1 f1       	breq	.+116    	; 0x2d72 <Gpt_Init+0xbfa>
    2cfe:	2c 81       	ldd	r18, Y+4	; 0x04
    2d00:	3d 81       	ldd	r19, Y+5	; 0x05
    2d02:	22 30       	cpi	r18, 0x02	; 2
    2d04:	31 05       	cpc	r19, r1
    2d06:	0c f0       	brlt	.+2      	; 0x2d0a <Gpt_Init+0xb92>
    2d08:	4a c0       	rjmp	.+148    	; 0x2d9e <Gpt_Init+0xc26>
    2d0a:	8c 81       	ldd	r24, Y+4	; 0x04
    2d0c:	9d 81       	ldd	r25, Y+5	; 0x05
    2d0e:	00 97       	sbiw	r24, 0x00	; 0
    2d10:	d1 f0       	breq	.+52     	; 0x2d46 <Gpt_Init+0xbce>
    2d12:	c9 c0       	rjmp	.+402    	; 0x2ea6 <Gpt_Init+0xd2e>
    2d14:	2c 81       	ldd	r18, Y+4	; 0x04
    2d16:	3d 81       	ldd	r19, Y+5	; 0x05
    2d18:	25 30       	cpi	r18, 0x05	; 5
    2d1a:	31 05       	cpc	r19, r1
    2d1c:	09 f4       	brne	.+2      	; 0x2d20 <Gpt_Init+0xba8>
    2d1e:	81 c0       	rjmp	.+258    	; 0x2e22 <Gpt_Init+0xcaa>
    2d20:	8c 81       	ldd	r24, Y+4	; 0x04
    2d22:	9d 81       	ldd	r25, Y+5	; 0x05
    2d24:	85 30       	cpi	r24, 0x05	; 5
    2d26:	91 05       	cpc	r25, r1
    2d28:	0c f4       	brge	.+2      	; 0x2d2c <Gpt_Init+0xbb4>
    2d2a:	65 c0       	rjmp	.+202    	; 0x2df6 <Gpt_Init+0xc7e>
    2d2c:	2c 81       	ldd	r18, Y+4	; 0x04
    2d2e:	3d 81       	ldd	r19, Y+5	; 0x05
    2d30:	26 30       	cpi	r18, 0x06	; 6
    2d32:	31 05       	cpc	r19, r1
    2d34:	09 f4       	brne	.+2      	; 0x2d38 <Gpt_Init+0xbc0>
    2d36:	8b c0       	rjmp	.+278    	; 0x2e4e <Gpt_Init+0xcd6>
    2d38:	8c 81       	ldd	r24, Y+4	; 0x04
    2d3a:	9d 81       	ldd	r25, Y+5	; 0x05
    2d3c:	87 30       	cpi	r24, 0x07	; 7
    2d3e:	91 05       	cpc	r25, r1
    2d40:	09 f4       	brne	.+2      	; 0x2d44 <Gpt_Init+0xbcc>
    2d42:	9b c0       	rjmp	.+310    	; 0x2e7a <Gpt_Init+0xd02>
    2d44:	b0 c0       	rjmp	.+352    	; 0x2ea6 <Gpt_Init+0xd2e>
        {
        case GPT_PRESCALER_0:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2d46:	a3 e5       	ldi	r26, 0x53	; 83
    2d48:	b0 e0       	ldi	r27, 0x00	; 0
    2d4a:	e3 e5       	ldi	r30, 0x53	; 83
    2d4c:	f0 e0       	ldi	r31, 0x00	; 0
    2d4e:	80 81       	ld	r24, Z
    2d50:	8e 7f       	andi	r24, 0xFE	; 254
    2d52:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2d54:	a3 e5       	ldi	r26, 0x53	; 83
    2d56:	b0 e0       	ldi	r27, 0x00	; 0
    2d58:	e3 e5       	ldi	r30, 0x53	; 83
    2d5a:	f0 e0       	ldi	r31, 0x00	; 0
    2d5c:	80 81       	ld	r24, Z
    2d5e:	8d 7f       	andi	r24, 0xFD	; 253
    2d60:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2d62:	a3 e5       	ldi	r26, 0x53	; 83
    2d64:	b0 e0       	ldi	r27, 0x00	; 0
    2d66:	e3 e5       	ldi	r30, 0x53	; 83
    2d68:	f0 e0       	ldi	r31, 0x00	; 0
    2d6a:	80 81       	ld	r24, Z
    2d6c:	8b 7f       	andi	r24, 0xFB	; 251
    2d6e:	8c 93       	st	X, r24
    2d70:	9d c0       	rjmp	.+314    	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_1:
            SET_BIT(TCCR0, TCCR0_CS00);
    2d72:	a3 e5       	ldi	r26, 0x53	; 83
    2d74:	b0 e0       	ldi	r27, 0x00	; 0
    2d76:	e3 e5       	ldi	r30, 0x53	; 83
    2d78:	f0 e0       	ldi	r31, 0x00	; 0
    2d7a:	80 81       	ld	r24, Z
    2d7c:	81 60       	ori	r24, 0x01	; 1
    2d7e:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2d80:	a3 e5       	ldi	r26, 0x53	; 83
    2d82:	b0 e0       	ldi	r27, 0x00	; 0
    2d84:	e3 e5       	ldi	r30, 0x53	; 83
    2d86:	f0 e0       	ldi	r31, 0x00	; 0
    2d88:	80 81       	ld	r24, Z
    2d8a:	8d 7f       	andi	r24, 0xFD	; 253
    2d8c:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2d8e:	a3 e5       	ldi	r26, 0x53	; 83
    2d90:	b0 e0       	ldi	r27, 0x00	; 0
    2d92:	e3 e5       	ldi	r30, 0x53	; 83
    2d94:	f0 e0       	ldi	r31, 0x00	; 0
    2d96:	80 81       	ld	r24, Z
    2d98:	8b 7f       	andi	r24, 0xFB	; 251
    2d9a:	8c 93       	st	X, r24
    2d9c:	87 c0       	rjmp	.+270    	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_8:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2d9e:	a3 e5       	ldi	r26, 0x53	; 83
    2da0:	b0 e0       	ldi	r27, 0x00	; 0
    2da2:	e3 e5       	ldi	r30, 0x53	; 83
    2da4:	f0 e0       	ldi	r31, 0x00	; 0
    2da6:	80 81       	ld	r24, Z
    2da8:	8e 7f       	andi	r24, 0xFE	; 254
    2daa:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2dac:	a3 e5       	ldi	r26, 0x53	; 83
    2dae:	b0 e0       	ldi	r27, 0x00	; 0
    2db0:	e3 e5       	ldi	r30, 0x53	; 83
    2db2:	f0 e0       	ldi	r31, 0x00	; 0
    2db4:	80 81       	ld	r24, Z
    2db6:	82 60       	ori	r24, 0x02	; 2
    2db8:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2dba:	a3 e5       	ldi	r26, 0x53	; 83
    2dbc:	b0 e0       	ldi	r27, 0x00	; 0
    2dbe:	e3 e5       	ldi	r30, 0x53	; 83
    2dc0:	f0 e0       	ldi	r31, 0x00	; 0
    2dc2:	80 81       	ld	r24, Z
    2dc4:	8b 7f       	andi	r24, 0xFB	; 251
    2dc6:	8c 93       	st	X, r24
    2dc8:	71 c0       	rjmp	.+226    	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_32:
            SET_BIT(TCCR0, TCCR0_CS00);
    2dca:	a3 e5       	ldi	r26, 0x53	; 83
    2dcc:	b0 e0       	ldi	r27, 0x00	; 0
    2dce:	e3 e5       	ldi	r30, 0x53	; 83
    2dd0:	f0 e0       	ldi	r31, 0x00	; 0
    2dd2:	80 81       	ld	r24, Z
    2dd4:	81 60       	ori	r24, 0x01	; 1
    2dd6:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2dd8:	a3 e5       	ldi	r26, 0x53	; 83
    2dda:	b0 e0       	ldi	r27, 0x00	; 0
    2ddc:	e3 e5       	ldi	r30, 0x53	; 83
    2dde:	f0 e0       	ldi	r31, 0x00	; 0
    2de0:	80 81       	ld	r24, Z
    2de2:	82 60       	ori	r24, 0x02	; 2
    2de4:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS02);
    2de6:	a3 e5       	ldi	r26, 0x53	; 83
    2de8:	b0 e0       	ldi	r27, 0x00	; 0
    2dea:	e3 e5       	ldi	r30, 0x53	; 83
    2dec:	f0 e0       	ldi	r31, 0x00	; 0
    2dee:	80 81       	ld	r24, Z
    2df0:	8b 7f       	andi	r24, 0xFB	; 251
    2df2:	8c 93       	st	X, r24
    2df4:	5b c0       	rjmp	.+182    	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_64:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2df6:	a3 e5       	ldi	r26, 0x53	; 83
    2df8:	b0 e0       	ldi	r27, 0x00	; 0
    2dfa:	e3 e5       	ldi	r30, 0x53	; 83
    2dfc:	f0 e0       	ldi	r31, 0x00	; 0
    2dfe:	80 81       	ld	r24, Z
    2e00:	8e 7f       	andi	r24, 0xFE	; 254
    2e02:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2e04:	a3 e5       	ldi	r26, 0x53	; 83
    2e06:	b0 e0       	ldi	r27, 0x00	; 0
    2e08:	e3 e5       	ldi	r30, 0x53	; 83
    2e0a:	f0 e0       	ldi	r31, 0x00	; 0
    2e0c:	80 81       	ld	r24, Z
    2e0e:	8d 7f       	andi	r24, 0xFD	; 253
    2e10:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2e12:	a3 e5       	ldi	r26, 0x53	; 83
    2e14:	b0 e0       	ldi	r27, 0x00	; 0
    2e16:	e3 e5       	ldi	r30, 0x53	; 83
    2e18:	f0 e0       	ldi	r31, 0x00	; 0
    2e1a:	80 81       	ld	r24, Z
    2e1c:	84 60       	ori	r24, 0x04	; 4
    2e1e:	8c 93       	st	X, r24
    2e20:	45 c0       	rjmp	.+138    	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_128:
            SET_BIT(TCCR0, TCCR0_CS00);
    2e22:	a3 e5       	ldi	r26, 0x53	; 83
    2e24:	b0 e0       	ldi	r27, 0x00	; 0
    2e26:	e3 e5       	ldi	r30, 0x53	; 83
    2e28:	f0 e0       	ldi	r31, 0x00	; 0
    2e2a:	80 81       	ld	r24, Z
    2e2c:	81 60       	ori	r24, 0x01	; 1
    2e2e:	8c 93       	st	X, r24
            CLR_BIT(TCCR0, TCCR0_CS01);
    2e30:	a3 e5       	ldi	r26, 0x53	; 83
    2e32:	b0 e0       	ldi	r27, 0x00	; 0
    2e34:	e3 e5       	ldi	r30, 0x53	; 83
    2e36:	f0 e0       	ldi	r31, 0x00	; 0
    2e38:	80 81       	ld	r24, Z
    2e3a:	8d 7f       	andi	r24, 0xFD	; 253
    2e3c:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2e3e:	a3 e5       	ldi	r26, 0x53	; 83
    2e40:	b0 e0       	ldi	r27, 0x00	; 0
    2e42:	e3 e5       	ldi	r30, 0x53	; 83
    2e44:	f0 e0       	ldi	r31, 0x00	; 0
    2e46:	80 81       	ld	r24, Z
    2e48:	84 60       	ori	r24, 0x04	; 4
    2e4a:	8c 93       	st	X, r24
    2e4c:	2f c0       	rjmp	.+94     	; 0x2eac <Gpt_Init+0xd34>
            break;
        case GPT_PRESCALER_256:
            CLR_BIT(TCCR0, TCCR0_CS00);
    2e4e:	a3 e5       	ldi	r26, 0x53	; 83
    2e50:	b0 e0       	ldi	r27, 0x00	; 0
    2e52:	e3 e5       	ldi	r30, 0x53	; 83
    2e54:	f0 e0       	ldi	r31, 0x00	; 0
    2e56:	80 81       	ld	r24, Z
    2e58:	8e 7f       	andi	r24, 0xFE	; 254
    2e5a:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2e5c:	a3 e5       	ldi	r26, 0x53	; 83
    2e5e:	b0 e0       	ldi	r27, 0x00	; 0
    2e60:	e3 e5       	ldi	r30, 0x53	; 83
    2e62:	f0 e0       	ldi	r31, 0x00	; 0
    2e64:	80 81       	ld	r24, Z
    2e66:	82 60       	ori	r24, 0x02	; 2
    2e68:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2e6a:	a3 e5       	ldi	r26, 0x53	; 83
    2e6c:	b0 e0       	ldi	r27, 0x00	; 0
    2e6e:	e3 e5       	ldi	r30, 0x53	; 83
    2e70:	f0 e0       	ldi	r31, 0x00	; 0
    2e72:	80 81       	ld	r24, Z
    2e74:	84 60       	ori	r24, 0x04	; 4
    2e76:	8c 93       	st	X, r24
    2e78:	19 c0       	rjmp	.+50     	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        case GPT_PRESCALER_1024:
            SET_BIT(TCCR0, TCCR0_CS00);
    2e7a:	a3 e5       	ldi	r26, 0x53	; 83
    2e7c:	b0 e0       	ldi	r27, 0x00	; 0
    2e7e:	e3 e5       	ldi	r30, 0x53	; 83
    2e80:	f0 e0       	ldi	r31, 0x00	; 0
    2e82:	80 81       	ld	r24, Z
    2e84:	81 60       	ori	r24, 0x01	; 1
    2e86:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS01);
    2e88:	a3 e5       	ldi	r26, 0x53	; 83
    2e8a:	b0 e0       	ldi	r27, 0x00	; 0
    2e8c:	e3 e5       	ldi	r30, 0x53	; 83
    2e8e:	f0 e0       	ldi	r31, 0x00	; 0
    2e90:	80 81       	ld	r24, Z
    2e92:	82 60       	ori	r24, 0x02	; 2
    2e94:	8c 93       	st	X, r24
            SET_BIT(TCCR0, TCCR0_CS02);
    2e96:	a3 e5       	ldi	r26, 0x53	; 83
    2e98:	b0 e0       	ldi	r27, 0x00	; 0
    2e9a:	e3 e5       	ldi	r30, 0x53	; 83
    2e9c:	f0 e0       	ldi	r31, 0x00	; 0
    2e9e:	80 81       	ld	r24, Z
    2ea0:	84 60       	ori	r24, 0x04	; 4
    2ea2:	8c 93       	st	X, r24
    2ea4:	03 c0       	rjmp	.+6      	; 0x2eac <Gpt_Init+0xd34>
            // TODO
            break;
        default:
            returnValue = GPT_ERROR;
    2ea6:	19 82       	std	Y+1, r1	; 0x01
    2ea8:	01 c0       	rjmp	.+2      	; 0x2eac <Gpt_Init+0xd34>
            break;
        }
        break;

    default:
        returnValue = GPT_ERROR;
    2eaa:	19 82       	std	Y+1, r1	; 0x01
    }
    return returnValue;
    2eac:	89 81       	ldd	r24, Y+1	; 0x01
}
    2eae:	65 96       	adiw	r28, 0x15	; 21
    2eb0:	0f b6       	in	r0, 0x3f	; 63
    2eb2:	f8 94       	cli
    2eb4:	de bf       	out	0x3e, r29	; 62
    2eb6:	0f be       	out	0x3f, r0	; 63
    2eb8:	cd bf       	out	0x3d, r28	; 61
    2eba:	cf 91       	pop	r28
    2ebc:	df 91       	pop	r29
    2ebe:	08 95       	ret

00002ec0 <Gpt_StartTimer>:

Gpt_ReturnType Gpt_StartTimer(Gpt_ChannelType channel, u16 value)
{
    2ec0:	df 93       	push	r29
    2ec2:	cf 93       	push	r28
    2ec4:	00 d0       	rcall	.+0      	; 0x2ec6 <Gpt_StartTimer+0x6>
    2ec6:	00 d0       	rcall	.+0      	; 0x2ec8 <Gpt_StartTimer+0x8>
    2ec8:	00 d0       	rcall	.+0      	; 0x2eca <Gpt_StartTimer+0xa>
    2eca:	cd b7       	in	r28, 0x3d	; 61
    2ecc:	de b7       	in	r29, 0x3e	; 62
    2ece:	8a 83       	std	Y+2, r24	; 0x02
    2ed0:	7c 83       	std	Y+4, r23	; 0x04
    2ed2:	6b 83       	std	Y+3, r22	; 0x03
    Gpt_ReturnType returnValue = GPT_OK;
    2ed4:	81 e0       	ldi	r24, 0x01	; 1
    2ed6:	89 83       	std	Y+1, r24	; 0x01
    switch (channel)
    2ed8:	8a 81       	ldd	r24, Y+2	; 0x02
    2eda:	28 2f       	mov	r18, r24
    2edc:	30 e0       	ldi	r19, 0x00	; 0
    2ede:	3e 83       	std	Y+6, r19	; 0x06
    2ee0:	2d 83       	std	Y+5, r18	; 0x05
    2ee2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ee4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ee6:	81 30       	cpi	r24, 0x01	; 1
    2ee8:	91 05       	cpc	r25, r1
    2eea:	11 f1       	breq	.+68     	; 0x2f30 <Gpt_StartTimer+0x70>
    2eec:	2d 81       	ldd	r18, Y+5	; 0x05
    2eee:	3e 81       	ldd	r19, Y+6	; 0x06
    2ef0:	22 30       	cpi	r18, 0x02	; 2
    2ef2:	31 05       	cpc	r19, r1
    2ef4:	2c f4       	brge	.+10     	; 0x2f00 <Gpt_StartTimer+0x40>
    2ef6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ef8:	9e 81       	ldd	r25, Y+6	; 0x06
    2efa:	00 97       	sbiw	r24, 0x00	; 0
    2efc:	61 f0       	breq	.+24     	; 0x2f16 <Gpt_StartTimer+0x56>
    2efe:	4c c0       	rjmp	.+152    	; 0x2f98 <Gpt_StartTimer+0xd8>
    2f00:	2d 81       	ldd	r18, Y+5	; 0x05
    2f02:	3e 81       	ldd	r19, Y+6	; 0x06
    2f04:	22 30       	cpi	r18, 0x02	; 2
    2f06:	31 05       	cpc	r19, r1
    2f08:	39 f1       	breq	.+78     	; 0x2f58 <Gpt_StartTimer+0x98>
    2f0a:	8d 81       	ldd	r24, Y+5	; 0x05
    2f0c:	9e 81       	ldd	r25, Y+6	; 0x06
    2f0e:	83 30       	cpi	r24, 0x03	; 3
    2f10:	91 05       	cpc	r25, r1
    2f12:	b1 f1       	breq	.+108    	; 0x2f80 <Gpt_StartTimer+0xc0>
    2f14:	41 c0       	rjmp	.+130    	; 0x2f98 <Gpt_StartTimer+0xd8>
    {
    case GPT_CHANNEL_TIMER0:
        if (value < 256)
    2f16:	8b 81       	ldd	r24, Y+3	; 0x03
    2f18:	9c 81       	ldd	r25, Y+4	; 0x04
    2f1a:	8f 3f       	cpi	r24, 0xFF	; 255
    2f1c:	91 05       	cpc	r25, r1
    2f1e:	09 f0       	breq	.+2      	; 0x2f22 <Gpt_StartTimer+0x62>
    2f20:	28 f4       	brcc	.+10     	; 0x2f2c <Gpt_StartTimer+0x6c>
        {
            OCR0 = value;
    2f22:	ec e5       	ldi	r30, 0x5C	; 92
    2f24:	f0 e0       	ldi	r31, 0x00	; 0
    2f26:	8b 81       	ldd	r24, Y+3	; 0x03
    2f28:	80 83       	st	Z, r24
    2f2a:	36 c0       	rjmp	.+108    	; 0x2f98 <Gpt_StartTimer+0xd8>
        }
        else
        {
            returnValue = GPT_ERROR;
    2f2c:	19 82       	std	Y+1, r1	; 0x01
    2f2e:	34 c0       	rjmp	.+104    	; 0x2f98 <Gpt_StartTimer+0xd8>
        }
        break;
    case GPT_CHANNEL_TIMER1A:
        if (value < 0xFFFF)
    2f30:	8b 81       	ldd	r24, Y+3	; 0x03
    2f32:	9c 81       	ldd	r25, Y+4	; 0x04
    2f34:	2f ef       	ldi	r18, 0xFF	; 255
    2f36:	8f 3f       	cpi	r24, 0xFF	; 255
    2f38:	92 07       	cpc	r25, r18
    2f3a:	61 f0       	breq	.+24     	; 0x2f54 <Gpt_StartTimer+0x94>
        {
            OCR1AL=(0X0FF & value);
    2f3c:	ea e4       	ldi	r30, 0x4A	; 74
    2f3e:	f0 e0       	ldi	r31, 0x00	; 0
    2f40:	8b 81       	ldd	r24, Y+3	; 0x03
    2f42:	80 83       	st	Z, r24
            OCR1AH=(value>>8);
    2f44:	eb e4       	ldi	r30, 0x4B	; 75
    2f46:	f0 e0       	ldi	r31, 0x00	; 0
    2f48:	8b 81       	ldd	r24, Y+3	; 0x03
    2f4a:	9c 81       	ldd	r25, Y+4	; 0x04
    2f4c:	89 2f       	mov	r24, r25
    2f4e:	99 27       	eor	r25, r25
    2f50:	80 83       	st	Z, r24
    2f52:	22 c0       	rjmp	.+68     	; 0x2f98 <Gpt_StartTimer+0xd8>
        }
        else
        {
            returnValue = GPT_ERROR;
    2f54:	19 82       	std	Y+1, r1	; 0x01
    2f56:	20 c0       	rjmp	.+64     	; 0x2f98 <Gpt_StartTimer+0xd8>
        }
        // TODO
        break;
    case GPT_CHANNEL_TIMER1B:
        if (value < 0xFFFF)
    2f58:	8b 81       	ldd	r24, Y+3	; 0x03
    2f5a:	9c 81       	ldd	r25, Y+4	; 0x04
    2f5c:	3f ef       	ldi	r19, 0xFF	; 255
    2f5e:	8f 3f       	cpi	r24, 0xFF	; 255
    2f60:	93 07       	cpc	r25, r19
    2f62:	61 f0       	breq	.+24     	; 0x2f7c <Gpt_StartTimer+0xbc>
        {
            OCR1BL=(0X0FF & value);
    2f64:	e8 e4       	ldi	r30, 0x48	; 72
    2f66:	f0 e0       	ldi	r31, 0x00	; 0
    2f68:	8b 81       	ldd	r24, Y+3	; 0x03
    2f6a:	80 83       	st	Z, r24
            OCR1BH=(value>>8);
    2f6c:	e9 e4       	ldi	r30, 0x49	; 73
    2f6e:	f0 e0       	ldi	r31, 0x00	; 0
    2f70:	8b 81       	ldd	r24, Y+3	; 0x03
    2f72:	9c 81       	ldd	r25, Y+4	; 0x04
    2f74:	89 2f       	mov	r24, r25
    2f76:	99 27       	eor	r25, r25
    2f78:	80 83       	st	Z, r24
    2f7a:	0e c0       	rjmp	.+28     	; 0x2f98 <Gpt_StartTimer+0xd8>
        }
        else
        {
            returnValue = GPT_ERROR;
    2f7c:	19 82       	std	Y+1, r1	; 0x01
    2f7e:	0c c0       	rjmp	.+24     	; 0x2f98 <Gpt_StartTimer+0xd8>
        }
        // TODO
        break;
    case GPT_CHANNEL_TIMER2:
        if (value < 256)
    2f80:	8b 81       	ldd	r24, Y+3	; 0x03
    2f82:	9c 81       	ldd	r25, Y+4	; 0x04
    2f84:	8f 3f       	cpi	r24, 0xFF	; 255
    2f86:	91 05       	cpc	r25, r1
    2f88:	09 f0       	breq	.+2      	; 0x2f8c <Gpt_StartTimer+0xcc>
    2f8a:	28 f4       	brcc	.+10     	; 0x2f96 <Gpt_StartTimer+0xd6>
        {
            OCR2 = value;
    2f8c:	e3 e4       	ldi	r30, 0x43	; 67
    2f8e:	f0 e0       	ldi	r31, 0x00	; 0
    2f90:	8b 81       	ldd	r24, Y+3	; 0x03
    2f92:	80 83       	st	Z, r24
    2f94:	01 c0       	rjmp	.+2      	; 0x2f98 <Gpt_StartTimer+0xd8>
        }
        else
        {
            returnValue = GPT_ERROR;
    2f96:	19 82       	std	Y+1, r1	; 0x01
        break;

    default:
        break;
    }
    return returnValue;
    2f98:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f9a:	26 96       	adiw	r28, 0x06	; 6
    2f9c:	0f b6       	in	r0, 0x3f	; 63
    2f9e:	f8 94       	cli
    2fa0:	de bf       	out	0x3e, r29	; 62
    2fa2:	0f be       	out	0x3f, r0	; 63
    2fa4:	cd bf       	out	0x3d, r28	; 61
    2fa6:	cf 91       	pop	r28
    2fa8:	df 91       	pop	r29
    2faa:	08 95       	ret

00002fac <Gpt_GetTimeElapsed>:

u16 Gpt_GetTimeElapsed(Gpt_ChannelType channel)
{
    2fac:	df 93       	push	r29
    2fae:	cf 93       	push	r28
    2fb0:	00 d0       	rcall	.+0      	; 0x2fb2 <Gpt_GetTimeElapsed+0x6>
    2fb2:	00 d0       	rcall	.+0      	; 0x2fb4 <Gpt_GetTimeElapsed+0x8>
    2fb4:	0f 92       	push	r0
    2fb6:	cd b7       	in	r28, 0x3d	; 61
    2fb8:	de b7       	in	r29, 0x3e	; 62
    2fba:	8b 83       	std	Y+3, r24	; 0x03
    u16 value = 0;
    2fbc:	1a 82       	std	Y+2, r1	; 0x02
    2fbe:	19 82       	std	Y+1, r1	; 0x01
    switch (channel)
    2fc0:	8b 81       	ldd	r24, Y+3	; 0x03
    2fc2:	28 2f       	mov	r18, r24
    2fc4:	30 e0       	ldi	r19, 0x00	; 0
    2fc6:	3d 83       	std	Y+5, r19	; 0x05
    2fc8:	2c 83       	std	Y+4, r18	; 0x04
    2fca:	8c 81       	ldd	r24, Y+4	; 0x04
    2fcc:	9d 81       	ldd	r25, Y+5	; 0x05
    2fce:	81 30       	cpi	r24, 0x01	; 1
    2fd0:	91 05       	cpc	r25, r1
    2fd2:	e9 f0       	breq	.+58     	; 0x300e <Gpt_GetTimeElapsed+0x62>
    2fd4:	2c 81       	ldd	r18, Y+4	; 0x04
    2fd6:	3d 81       	ldd	r19, Y+5	; 0x05
    2fd8:	22 30       	cpi	r18, 0x02	; 2
    2fda:	31 05       	cpc	r19, r1
    2fdc:	2c f4       	brge	.+10     	; 0x2fe8 <Gpt_GetTimeElapsed+0x3c>
    2fde:	8c 81       	ldd	r24, Y+4	; 0x04
    2fe0:	9d 81       	ldd	r25, Y+5	; 0x05
    2fe2:	00 97       	sbiw	r24, 0x00	; 0
    2fe4:	61 f0       	breq	.+24     	; 0x2ffe <Gpt_GetTimeElapsed+0x52>
    2fe6:	28 c0       	rjmp	.+80     	; 0x3038 <Gpt_GetTimeElapsed+0x8c>
    2fe8:	2c 81       	ldd	r18, Y+4	; 0x04
    2fea:	3d 81       	ldd	r19, Y+5	; 0x05
    2fec:	22 30       	cpi	r18, 0x02	; 2
    2fee:	31 05       	cpc	r19, r1
    2ff0:	a9 f0       	breq	.+42     	; 0x301c <Gpt_GetTimeElapsed+0x70>
    2ff2:	8c 81       	ldd	r24, Y+4	; 0x04
    2ff4:	9d 81       	ldd	r25, Y+5	; 0x05
    2ff6:	83 30       	cpi	r24, 0x03	; 3
    2ff8:	91 05       	cpc	r25, r1
    2ffa:	b9 f0       	breq	.+46     	; 0x302a <Gpt_GetTimeElapsed+0x7e>
    2ffc:	1d c0       	rjmp	.+58     	; 0x3038 <Gpt_GetTimeElapsed+0x8c>
    {
    case GPT_CHANNEL_TIMER0:
        value = TCNT0;
    2ffe:	e2 e5       	ldi	r30, 0x52	; 82
    3000:	f0 e0       	ldi	r31, 0x00	; 0
    3002:	80 81       	ld	r24, Z
    3004:	88 2f       	mov	r24, r24
    3006:	90 e0       	ldi	r25, 0x00	; 0
    3008:	9a 83       	std	Y+2, r25	; 0x02
    300a:	89 83       	std	Y+1, r24	; 0x01
    300c:	15 c0       	rjmp	.+42     	; 0x3038 <Gpt_GetTimeElapsed+0x8c>
        break;
    case GPT_CHANNEL_TIMER1A:
        // u16 dummy=(0XFFFF & TCNT1H);
        // dummy = dummy <<8;
        value=TCNT1HL_DATA_REGISTER;
    300e:	ec e4       	ldi	r30, 0x4C	; 76
    3010:	f0 e0       	ldi	r31, 0x00	; 0
    3012:	80 81       	ld	r24, Z
    3014:	91 81       	ldd	r25, Z+1	; 0x01
    3016:	9a 83       	std	Y+2, r25	; 0x02
    3018:	89 83       	std	Y+1, r24	; 0x01
    301a:	0e c0       	rjmp	.+28     	; 0x3038 <Gpt_GetTimeElapsed+0x8c>
        // TODO
        break;
    case GPT_CHANNEL_TIMER1B:
        value=TCNT1HL_DATA_REGISTER;
    301c:	ec e4       	ldi	r30, 0x4C	; 76
    301e:	f0 e0       	ldi	r31, 0x00	; 0
    3020:	80 81       	ld	r24, Z
    3022:	91 81       	ldd	r25, Z+1	; 0x01
    3024:	9a 83       	std	Y+2, r25	; 0x02
    3026:	89 83       	std	Y+1, r24	; 0x01
    3028:	07 c0       	rjmp	.+14     	; 0x3038 <Gpt_GetTimeElapsed+0x8c>
        // TODO
        break;
    case GPT_CHANNEL_TIMER2:
        value = TCNT2;
    302a:	e4 e4       	ldi	r30, 0x44	; 68
    302c:	f0 e0       	ldi	r31, 0x00	; 0
    302e:	80 81       	ld	r24, Z
    3030:	88 2f       	mov	r24, r24
    3032:	90 e0       	ldi	r25, 0x00	; 0
    3034:	9a 83       	std	Y+2, r25	; 0x02
    3036:	89 83       	std	Y+1, r24	; 0x01
        // TODO
        break;
    default:
        break;
    }
    return value;
    3038:	89 81       	ldd	r24, Y+1	; 0x01
    303a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    303c:	0f 90       	pop	r0
    303e:	0f 90       	pop	r0
    3040:	0f 90       	pop	r0
    3042:	0f 90       	pop	r0
    3044:	0f 90       	pop	r0
    3046:	cf 91       	pop	r28
    3048:	df 91       	pop	r29
    304a:	08 95       	ret

0000304c <Gpt_GetTimeRemaining>:

u16 Gpt_GetTimeRemaining(Gpt_ChannelType channel, Gpt_ModeType mode)
{
    304c:	df 93       	push	r29
    304e:	cf 93       	push	r28
    3050:	00 d0       	rcall	.+0      	; 0x3052 <Gpt_GetTimeRemaining+0x6>
    3052:	00 d0       	rcall	.+0      	; 0x3054 <Gpt_GetTimeRemaining+0x8>
    3054:	00 d0       	rcall	.+0      	; 0x3056 <Gpt_GetTimeRemaining+0xa>
    3056:	cd b7       	in	r28, 0x3d	; 61
    3058:	de b7       	in	r29, 0x3e	; 62
    305a:	8b 83       	std	Y+3, r24	; 0x03
    305c:	6c 83       	std	Y+4, r22	; 0x04
    u16 value = 0;
    305e:	1a 82       	std	Y+2, r1	; 0x02
    3060:	19 82       	std	Y+1, r1	; 0x01
    switch (channel)
    3062:	8b 81       	ldd	r24, Y+3	; 0x03
    3064:	28 2f       	mov	r18, r24
    3066:	30 e0       	ldi	r19, 0x00	; 0
    3068:	3e 83       	std	Y+6, r19	; 0x06
    306a:	2d 83       	std	Y+5, r18	; 0x05
    306c:	4d 81       	ldd	r20, Y+5	; 0x05
    306e:	5e 81       	ldd	r21, Y+6	; 0x06
    3070:	41 30       	cpi	r20, 0x01	; 1
    3072:	51 05       	cpc	r21, r1
    3074:	e1 f1       	breq	.+120    	; 0x30ee <Gpt_GetTimeRemaining+0xa2>
    3076:	8d 81       	ldd	r24, Y+5	; 0x05
    3078:	9e 81       	ldd	r25, Y+6	; 0x06
    307a:	82 30       	cpi	r24, 0x02	; 2
    307c:	91 05       	cpc	r25, r1
    307e:	34 f4       	brge	.+12     	; 0x308c <Gpt_GetTimeRemaining+0x40>
    3080:	2d 81       	ldd	r18, Y+5	; 0x05
    3082:	3e 81       	ldd	r19, Y+6	; 0x06
    3084:	21 15       	cp	r18, r1
    3086:	31 05       	cpc	r19, r1
    3088:	71 f0       	breq	.+28     	; 0x30a6 <Gpt_GetTimeRemaining+0x5a>
    308a:	92 c0       	rjmp	.+292    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
    308c:	4d 81       	ldd	r20, Y+5	; 0x05
    308e:	5e 81       	ldd	r21, Y+6	; 0x06
    3090:	42 30       	cpi	r20, 0x02	; 2
    3092:	51 05       	cpc	r21, r1
    3094:	09 f4       	brne	.+2      	; 0x3098 <Gpt_GetTimeRemaining+0x4c>
    3096:	4a c0       	rjmp	.+148    	; 0x312c <Gpt_GetTimeRemaining+0xe0>
    3098:	8d 81       	ldd	r24, Y+5	; 0x05
    309a:	9e 81       	ldd	r25, Y+6	; 0x06
    309c:	83 30       	cpi	r24, 0x03	; 3
    309e:	91 05       	cpc	r25, r1
    30a0:	09 f4       	brne	.+2      	; 0x30a4 <Gpt_GetTimeRemaining+0x58>
    30a2:	64 c0       	rjmp	.+200    	; 0x316c <Gpt_GetTimeRemaining+0x120>
    30a4:	85 c0       	rjmp	.+266    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
    {
    case GPT_CHANNEL_TIMER0:
        if (mode == GPT_MODE_NORMAL)
    30a6:	8c 81       	ldd	r24, Y+4	; 0x04
    30a8:	88 23       	and	r24, r24
    30aa:	61 f4       	brne	.+24     	; 0x30c4 <Gpt_GetTimeRemaining+0x78>
        {
            value = 0xFF - TCNT0;
    30ac:	e2 e5       	ldi	r30, 0x52	; 82
    30ae:	f0 e0       	ldi	r31, 0x00	; 0
    30b0:	80 81       	ld	r24, Z
    30b2:	28 2f       	mov	r18, r24
    30b4:	30 e0       	ldi	r19, 0x00	; 0
    30b6:	8f ef       	ldi	r24, 0xFF	; 255
    30b8:	90 e0       	ldi	r25, 0x00	; 0
    30ba:	82 1b       	sub	r24, r18
    30bc:	93 0b       	sbc	r25, r19
    30be:	9a 83       	std	Y+2, r25	; 0x02
    30c0:	89 83       	std	Y+1, r24	; 0x01
    30c2:	76 c0       	rjmp	.+236    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        }
        else if (mode == GPT_MODE_CTC)
    30c4:	8c 81       	ldd	r24, Y+4	; 0x04
    30c6:	81 30       	cpi	r24, 0x01	; 1
    30c8:	09 f0       	breq	.+2      	; 0x30cc <Gpt_GetTimeRemaining+0x80>
    30ca:	72 c0       	rjmp	.+228    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        {
            value = OCR0 - TCNT0;
    30cc:	ec e5       	ldi	r30, 0x5C	; 92
    30ce:	f0 e0       	ldi	r31, 0x00	; 0
    30d0:	80 81       	ld	r24, Z
    30d2:	28 2f       	mov	r18, r24
    30d4:	30 e0       	ldi	r19, 0x00	; 0
    30d6:	e2 e5       	ldi	r30, 0x52	; 82
    30d8:	f0 e0       	ldi	r31, 0x00	; 0
    30da:	80 81       	ld	r24, Z
    30dc:	88 2f       	mov	r24, r24
    30de:	90 e0       	ldi	r25, 0x00	; 0
    30e0:	a9 01       	movw	r20, r18
    30e2:	48 1b       	sub	r20, r24
    30e4:	59 0b       	sbc	r21, r25
    30e6:	ca 01       	movw	r24, r20
    30e8:	9a 83       	std	Y+2, r25	; 0x02
    30ea:	89 83       	std	Y+1, r24	; 0x01
    30ec:	61 c0       	rjmp	.+194    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        }
        break;
    case GPT_CHANNEL_TIMER1A:
        if (mode == GPT_MODE_NORMAL)
    30ee:	8c 81       	ldd	r24, Y+4	; 0x04
    30f0:	88 23       	and	r24, r24
    30f2:	49 f4       	brne	.+18     	; 0x3106 <Gpt_GetTimeRemaining+0xba>
        {
            value = 0xFFFF - TCNT1HL_DATA_REGISTER;
    30f4:	ec e4       	ldi	r30, 0x4C	; 76
    30f6:	f0 e0       	ldi	r31, 0x00	; 0
    30f8:	80 81       	ld	r24, Z
    30fa:	91 81       	ldd	r25, Z+1	; 0x01
    30fc:	80 95       	com	r24
    30fe:	90 95       	com	r25
    3100:	9a 83       	std	Y+2, r25	; 0x02
    3102:	89 83       	std	Y+1, r24	; 0x01
    3104:	55 c0       	rjmp	.+170    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        }
        else if (mode == GPT_MODE_CTC)
    3106:	8c 81       	ldd	r24, Y+4	; 0x04
    3108:	81 30       	cpi	r24, 0x01	; 1
    310a:	09 f0       	breq	.+2      	; 0x310e <Gpt_GetTimeRemaining+0xc2>
    310c:	51 c0       	rjmp	.+162    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        {
            value = OCR1AHL_DATA_REGISTER - TCNT1HL_DATA_REGISTER;
    310e:	ea e4       	ldi	r30, 0x4A	; 74
    3110:	f0 e0       	ldi	r31, 0x00	; 0
    3112:	20 81       	ld	r18, Z
    3114:	31 81       	ldd	r19, Z+1	; 0x01
    3116:	ec e4       	ldi	r30, 0x4C	; 76
    3118:	f0 e0       	ldi	r31, 0x00	; 0
    311a:	80 81       	ld	r24, Z
    311c:	91 81       	ldd	r25, Z+1	; 0x01
    311e:	a9 01       	movw	r20, r18
    3120:	48 1b       	sub	r20, r24
    3122:	59 0b       	sbc	r21, r25
    3124:	ca 01       	movw	r24, r20
    3126:	9a 83       	std	Y+2, r25	; 0x02
    3128:	89 83       	std	Y+1, r24	; 0x01
    312a:	42 c0       	rjmp	.+132    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        }
        // TODO
        break;
    case GPT_CHANNEL_TIMER1B:
        if (mode == GPT_MODE_NORMAL)
    312c:	8c 81       	ldd	r24, Y+4	; 0x04
    312e:	88 23       	and	r24, r24
    3130:	59 f4       	brne	.+22     	; 0x3148 <Gpt_GetTimeRemaining+0xfc>
        {
            value = 0xFF - TCNT1HL_DATA_REGISTER;
    3132:	ec e4       	ldi	r30, 0x4C	; 76
    3134:	f0 e0       	ldi	r31, 0x00	; 0
    3136:	20 81       	ld	r18, Z
    3138:	31 81       	ldd	r19, Z+1	; 0x01
    313a:	8f ef       	ldi	r24, 0xFF	; 255
    313c:	90 e0       	ldi	r25, 0x00	; 0
    313e:	82 1b       	sub	r24, r18
    3140:	93 0b       	sbc	r25, r19
    3142:	9a 83       	std	Y+2, r25	; 0x02
    3144:	89 83       	std	Y+1, r24	; 0x01
    3146:	34 c0       	rjmp	.+104    	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        }
        else if (mode == GPT_MODE_CTC)
    3148:	8c 81       	ldd	r24, Y+4	; 0x04
    314a:	81 30       	cpi	r24, 0x01	; 1
    314c:	89 f5       	brne	.+98     	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        {
            value = OCR1BHL_DATA_REGISTER - TCNT1HL_DATA_REGISTER;
    314e:	e8 e4       	ldi	r30, 0x48	; 72
    3150:	f0 e0       	ldi	r31, 0x00	; 0
    3152:	20 81       	ld	r18, Z
    3154:	31 81       	ldd	r19, Z+1	; 0x01
    3156:	ec e4       	ldi	r30, 0x4C	; 76
    3158:	f0 e0       	ldi	r31, 0x00	; 0
    315a:	80 81       	ld	r24, Z
    315c:	91 81       	ldd	r25, Z+1	; 0x01
    315e:	a9 01       	movw	r20, r18
    3160:	48 1b       	sub	r20, r24
    3162:	59 0b       	sbc	r21, r25
    3164:	ca 01       	movw	r24, r20
    3166:	9a 83       	std	Y+2, r25	; 0x02
    3168:	89 83       	std	Y+1, r24	; 0x01
    316a:	22 c0       	rjmp	.+68     	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        }
        // TODO
        break;
    case GPT_CHANNEL_TIMER2:
        if (mode == GPT_MODE_NORMAL)
    316c:	8c 81       	ldd	r24, Y+4	; 0x04
    316e:	88 23       	and	r24, r24
    3170:	61 f4       	brne	.+24     	; 0x318a <Gpt_GetTimeRemaining+0x13e>
        {
            value = 0xFF - TCNT2;
    3172:	e4 e4       	ldi	r30, 0x44	; 68
    3174:	f0 e0       	ldi	r31, 0x00	; 0
    3176:	80 81       	ld	r24, Z
    3178:	28 2f       	mov	r18, r24
    317a:	30 e0       	ldi	r19, 0x00	; 0
    317c:	8f ef       	ldi	r24, 0xFF	; 255
    317e:	90 e0       	ldi	r25, 0x00	; 0
    3180:	82 1b       	sub	r24, r18
    3182:	93 0b       	sbc	r25, r19
    3184:	9a 83       	std	Y+2, r25	; 0x02
    3186:	89 83       	std	Y+1, r24	; 0x01
    3188:	13 c0       	rjmp	.+38     	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        }
        else if (mode == GPT_MODE_CTC)
    318a:	8c 81       	ldd	r24, Y+4	; 0x04
    318c:	81 30       	cpi	r24, 0x01	; 1
    318e:	81 f4       	brne	.+32     	; 0x31b0 <Gpt_GetTimeRemaining+0x164>
        {
            value = OCR2 - TCNT2;
    3190:	e3 e4       	ldi	r30, 0x43	; 67
    3192:	f0 e0       	ldi	r31, 0x00	; 0
    3194:	80 81       	ld	r24, Z
    3196:	28 2f       	mov	r18, r24
    3198:	30 e0       	ldi	r19, 0x00	; 0
    319a:	e4 e4       	ldi	r30, 0x44	; 68
    319c:	f0 e0       	ldi	r31, 0x00	; 0
    319e:	80 81       	ld	r24, Z
    31a0:	88 2f       	mov	r24, r24
    31a2:	90 e0       	ldi	r25, 0x00	; 0
    31a4:	a9 01       	movw	r20, r18
    31a6:	48 1b       	sub	r20, r24
    31a8:	59 0b       	sbc	r21, r25
    31aa:	ca 01       	movw	r24, r20
    31ac:	9a 83       	std	Y+2, r25	; 0x02
    31ae:	89 83       	std	Y+1, r24	; 0x01
        // TODO
        break;
    default:
        break;
    }
    return value;
    31b0:	89 81       	ldd	r24, Y+1	; 0x01
    31b2:	9a 81       	ldd	r25, Y+2	; 0x02
}
    31b4:	26 96       	adiw	r28, 0x06	; 6
    31b6:	0f b6       	in	r0, 0x3f	; 63
    31b8:	f8 94       	cli
    31ba:	de bf       	out	0x3e, r29	; 62
    31bc:	0f be       	out	0x3f, r0	; 63
    31be:	cd bf       	out	0x3d, r28	; 61
    31c0:	cf 91       	pop	r28
    31c2:	df 91       	pop	r29
    31c4:	08 95       	ret

000031c6 <Gpt_EnableNotification>:

void Gpt_EnableNotification(Gpt_ChannelType channel, Gpt_ModeType mode, void (*callback)(void))
{
    31c6:	df 93       	push	r29
    31c8:	cf 93       	push	r28
    31ca:	00 d0       	rcall	.+0      	; 0x31cc <Gpt_EnableNotification+0x6>
    31cc:	00 d0       	rcall	.+0      	; 0x31ce <Gpt_EnableNotification+0x8>
    31ce:	00 d0       	rcall	.+0      	; 0x31d0 <Gpt_EnableNotification+0xa>
    31d0:	cd b7       	in	r28, 0x3d	; 61
    31d2:	de b7       	in	r29, 0x3e	; 62
    31d4:	89 83       	std	Y+1, r24	; 0x01
    31d6:	6a 83       	std	Y+2, r22	; 0x02
    31d8:	5c 83       	std	Y+4, r21	; 0x04
    31da:	4b 83       	std	Y+3, r20	; 0x03
    switch (channel)
    31dc:	89 81       	ldd	r24, Y+1	; 0x01
    31de:	28 2f       	mov	r18, r24
    31e0:	30 e0       	ldi	r19, 0x00	; 0
    31e2:	3e 83       	std	Y+6, r19	; 0x06
    31e4:	2d 83       	std	Y+5, r18	; 0x05
    31e6:	8d 81       	ldd	r24, Y+5	; 0x05
    31e8:	9e 81       	ldd	r25, Y+6	; 0x06
    31ea:	81 30       	cpi	r24, 0x01	; 1
    31ec:	91 05       	cpc	r25, r1
    31ee:	d1 f1       	breq	.+116    	; 0x3264 <Gpt_EnableNotification+0x9e>
    31f0:	2d 81       	ldd	r18, Y+5	; 0x05
    31f2:	3e 81       	ldd	r19, Y+6	; 0x06
    31f4:	22 30       	cpi	r18, 0x02	; 2
    31f6:	31 05       	cpc	r19, r1
    31f8:	2c f4       	brge	.+10     	; 0x3204 <Gpt_EnableNotification+0x3e>
    31fa:	8d 81       	ldd	r24, Y+5	; 0x05
    31fc:	9e 81       	ldd	r25, Y+6	; 0x06
    31fe:	00 97       	sbiw	r24, 0x00	; 0
    3200:	71 f0       	breq	.+28     	; 0x321e <Gpt_EnableNotification+0x58>
    3202:	96 c0       	rjmp	.+300    	; 0x3330 <Gpt_EnableNotification+0x16a>
    3204:	2d 81       	ldd	r18, Y+5	; 0x05
    3206:	3e 81       	ldd	r19, Y+6	; 0x06
    3208:	22 30       	cpi	r18, 0x02	; 2
    320a:	31 05       	cpc	r19, r1
    320c:	09 f4       	brne	.+2      	; 0x3210 <Gpt_EnableNotification+0x4a>
    320e:	4d c0       	rjmp	.+154    	; 0x32aa <Gpt_EnableNotification+0xe4>
    3210:	8d 81       	ldd	r24, Y+5	; 0x05
    3212:	9e 81       	ldd	r25, Y+6	; 0x06
    3214:	83 30       	cpi	r24, 0x03	; 3
    3216:	91 05       	cpc	r25, r1
    3218:	09 f4       	brne	.+2      	; 0x321c <Gpt_EnableNotification+0x56>
    321a:	69 c0       	rjmp	.+210    	; 0x32ee <Gpt_EnableNotification+0x128>
    321c:	89 c0       	rjmp	.+274    	; 0x3330 <Gpt_EnableNotification+0x16a>
    {
    case GPT_CHANNEL_TIMER0:
        if (mode == GPT_MODE_NORMAL)
    321e:	8a 81       	ldd	r24, Y+2	; 0x02
    3220:	88 23       	and	r24, r24
    3222:	71 f4       	brne	.+28     	; 0x3240 <Gpt_EnableNotification+0x7a>
        {
            Gpt_Timer0_Callback_Normal = callback;
    3224:	8b 81       	ldd	r24, Y+3	; 0x03
    3226:	9c 81       	ldd	r25, Y+4	; 0x04
    3228:	90 93 87 00 	sts	0x0087, r25
    322c:	80 93 86 00 	sts	0x0086, r24
            SET_BIT(TIMSK, TIMSK_TOIE0);
    3230:	a9 e5       	ldi	r26, 0x59	; 89
    3232:	b0 e0       	ldi	r27, 0x00	; 0
    3234:	e9 e5       	ldi	r30, 0x59	; 89
    3236:	f0 e0       	ldi	r31, 0x00	; 0
    3238:	80 81       	ld	r24, Z
    323a:	81 60       	ori	r24, 0x01	; 1
    323c:	8c 93       	st	X, r24
    323e:	78 c0       	rjmp	.+240    	; 0x3330 <Gpt_EnableNotification+0x16a>
        }
        else if (mode == GPT_MODE_CTC)
    3240:	8a 81       	ldd	r24, Y+2	; 0x02
    3242:	81 30       	cpi	r24, 0x01	; 1
    3244:	09 f0       	breq	.+2      	; 0x3248 <Gpt_EnableNotification+0x82>
    3246:	74 c0       	rjmp	.+232    	; 0x3330 <Gpt_EnableNotification+0x16a>
        {
            Gpt_Timer0_Callback_Ctc = callback;
    3248:	8b 81       	ldd	r24, Y+3	; 0x03
    324a:	9c 81       	ldd	r25, Y+4	; 0x04
    324c:	90 93 7d 00 	sts	0x007D, r25
    3250:	80 93 7c 00 	sts	0x007C, r24
            SET_BIT(TIMSK, TIMSK_OCIE0);
    3254:	a9 e5       	ldi	r26, 0x59	; 89
    3256:	b0 e0       	ldi	r27, 0x00	; 0
    3258:	e9 e5       	ldi	r30, 0x59	; 89
    325a:	f0 e0       	ldi	r31, 0x00	; 0
    325c:	80 81       	ld	r24, Z
    325e:	82 60       	ori	r24, 0x02	; 2
    3260:	8c 93       	st	X, r24
    3262:	66 c0       	rjmp	.+204    	; 0x3330 <Gpt_EnableNotification+0x16a>
        }
        break;

    case GPT_CHANNEL_TIMER1A:
        if (mode == GPT_MODE_NORMAL)
    3264:	8a 81       	ldd	r24, Y+2	; 0x02
    3266:	88 23       	and	r24, r24
    3268:	71 f4       	brne	.+28     	; 0x3286 <Gpt_EnableNotification+0xc0>
        {
            Gpt_Timer1_Callback_Normal = callback;
    326a:	8b 81       	ldd	r24, Y+3	; 0x03
    326c:	9c 81       	ldd	r25, Y+4	; 0x04
    326e:	90 93 89 00 	sts	0x0089, r25
    3272:	80 93 88 00 	sts	0x0088, r24
            SET_BIT(TIMSK, TIMSK_TOIE1);
    3276:	a9 e5       	ldi	r26, 0x59	; 89
    3278:	b0 e0       	ldi	r27, 0x00	; 0
    327a:	e9 e5       	ldi	r30, 0x59	; 89
    327c:	f0 e0       	ldi	r31, 0x00	; 0
    327e:	80 81       	ld	r24, Z
    3280:	84 60       	ori	r24, 0x04	; 4
    3282:	8c 93       	st	X, r24
    3284:	55 c0       	rjmp	.+170    	; 0x3330 <Gpt_EnableNotification+0x16a>
            // TODO
        }
        else if (mode == GPT_MODE_CTC)
    3286:	8a 81       	ldd	r24, Y+2	; 0x02
    3288:	81 30       	cpi	r24, 0x01	; 1
    328a:	09 f0       	breq	.+2      	; 0x328e <Gpt_EnableNotification+0xc8>
    328c:	51 c0       	rjmp	.+162    	; 0x3330 <Gpt_EnableNotification+0x16a>
        {
            Gpt_Timer1A_Callback_Ctc = callback;
    328e:	8b 81       	ldd	r24, Y+3	; 0x03
    3290:	9c 81       	ldd	r25, Y+4	; 0x04
    3292:	90 93 85 00 	sts	0x0085, r25
    3296:	80 93 84 00 	sts	0x0084, r24
            SET_BIT(TIMSK, TIMSK_OCIE1A);
    329a:	a9 e5       	ldi	r26, 0x59	; 89
    329c:	b0 e0       	ldi	r27, 0x00	; 0
    329e:	e9 e5       	ldi	r30, 0x59	; 89
    32a0:	f0 e0       	ldi	r31, 0x00	; 0
    32a2:	80 81       	ld	r24, Z
    32a4:	80 61       	ori	r24, 0x10	; 16
    32a6:	8c 93       	st	X, r24
    32a8:	43 c0       	rjmp	.+134    	; 0x3330 <Gpt_EnableNotification+0x16a>
            // TODO
        }
        break;

    case GPT_CHANNEL_TIMER1B:
        if (mode == GPT_MODE_NORMAL)
    32aa:	8a 81       	ldd	r24, Y+2	; 0x02
    32ac:	88 23       	and	r24, r24
    32ae:	71 f4       	brne	.+28     	; 0x32cc <Gpt_EnableNotification+0x106>
        {
            Gpt_Timer1_Callback_Normal = callback;
    32b0:	8b 81       	ldd	r24, Y+3	; 0x03
    32b2:	9c 81       	ldd	r25, Y+4	; 0x04
    32b4:	90 93 89 00 	sts	0x0089, r25
    32b8:	80 93 88 00 	sts	0x0088, r24
            SET_BIT(TIMSK, TIMSK_TOIE1);
    32bc:	a9 e5       	ldi	r26, 0x59	; 89
    32be:	b0 e0       	ldi	r27, 0x00	; 0
    32c0:	e9 e5       	ldi	r30, 0x59	; 89
    32c2:	f0 e0       	ldi	r31, 0x00	; 0
    32c4:	80 81       	ld	r24, Z
    32c6:	84 60       	ori	r24, 0x04	; 4
    32c8:	8c 93       	st	X, r24
    32ca:	32 c0       	rjmp	.+100    	; 0x3330 <Gpt_EnableNotification+0x16a>
            // TODO
        }
        else if (mode == GPT_MODE_CTC)
    32cc:	8a 81       	ldd	r24, Y+2	; 0x02
    32ce:	81 30       	cpi	r24, 0x01	; 1
    32d0:	79 f5       	brne	.+94     	; 0x3330 <Gpt_EnableNotification+0x16a>
        {
            Gpt_Timer1B_Callback_Ctc = callback;
    32d2:	8b 81       	ldd	r24, Y+3	; 0x03
    32d4:	9c 81       	ldd	r25, Y+4	; 0x04
    32d6:	90 93 81 00 	sts	0x0081, r25
    32da:	80 93 80 00 	sts	0x0080, r24
            SET_BIT(TIMSK, TIMSK_OCIE1B);
    32de:	a9 e5       	ldi	r26, 0x59	; 89
    32e0:	b0 e0       	ldi	r27, 0x00	; 0
    32e2:	e9 e5       	ldi	r30, 0x59	; 89
    32e4:	f0 e0       	ldi	r31, 0x00	; 0
    32e6:	80 81       	ld	r24, Z
    32e8:	88 60       	ori	r24, 0x08	; 8
    32ea:	8c 93       	st	X, r24
    32ec:	21 c0       	rjmp	.+66     	; 0x3330 <Gpt_EnableNotification+0x16a>
            // TODO
        }
        break;

    case GPT_CHANNEL_TIMER2:
        if (mode == GPT_MODE_NORMAL)
    32ee:	8a 81       	ldd	r24, Y+2	; 0x02
    32f0:	88 23       	and	r24, r24
    32f2:	71 f4       	brne	.+28     	; 0x3310 <Gpt_EnableNotification+0x14a>
        {
            Gpt_Timer2_Callback_Normal = callback;
    32f4:	8b 81       	ldd	r24, Y+3	; 0x03
    32f6:	9c 81       	ldd	r25, Y+4	; 0x04
    32f8:	90 93 83 00 	sts	0x0083, r25
    32fc:	80 93 82 00 	sts	0x0082, r24
            SET_BIT(TIMSK, TIMSK_TOIE2);
    3300:	a9 e5       	ldi	r26, 0x59	; 89
    3302:	b0 e0       	ldi	r27, 0x00	; 0
    3304:	e9 e5       	ldi	r30, 0x59	; 89
    3306:	f0 e0       	ldi	r31, 0x00	; 0
    3308:	80 81       	ld	r24, Z
    330a:	80 64       	ori	r24, 0x40	; 64
    330c:	8c 93       	st	X, r24
    330e:	10 c0       	rjmp	.+32     	; 0x3330 <Gpt_EnableNotification+0x16a>
            // TODO
        }
        else if (mode == GPT_MODE_CTC)
    3310:	8a 81       	ldd	r24, Y+2	; 0x02
    3312:	81 30       	cpi	r24, 0x01	; 1
    3314:	69 f4       	brne	.+26     	; 0x3330 <Gpt_EnableNotification+0x16a>
        {
            Gpt_Timer2_Callback_Ctc = callback;
    3316:	8b 81       	ldd	r24, Y+3	; 0x03
    3318:	9c 81       	ldd	r25, Y+4	; 0x04
    331a:	90 93 7f 00 	sts	0x007F, r25
    331e:	80 93 7e 00 	sts	0x007E, r24
            SET_BIT(TIMSK, TIMSK_OCIE2);
    3322:	a9 e5       	ldi	r26, 0x59	; 89
    3324:	b0 e0       	ldi	r27, 0x00	; 0
    3326:	e9 e5       	ldi	r30, 0x59	; 89
    3328:	f0 e0       	ldi	r31, 0x00	; 0
    332a:	80 81       	ld	r24, Z
    332c:	80 68       	ori	r24, 0x80	; 128
    332e:	8c 93       	st	X, r24
        break;

    default:
        break;
    }
}
    3330:	26 96       	adiw	r28, 0x06	; 6
    3332:	0f b6       	in	r0, 0x3f	; 63
    3334:	f8 94       	cli
    3336:	de bf       	out	0x3e, r29	; 62
    3338:	0f be       	out	0x3f, r0	; 63
    333a:	cd bf       	out	0x3d, r28	; 61
    333c:	cf 91       	pop	r28
    333e:	df 91       	pop	r29
    3340:	08 95       	ret

00003342 <Gpt_DisableNotification>:

void Gpt_DisableNotification(Gpt_ChannelType channel, Gpt_ModeType mode)
{
    3342:	df 93       	push	r29
    3344:	cf 93       	push	r28
    3346:	00 d0       	rcall	.+0      	; 0x3348 <Gpt_DisableNotification+0x6>
    3348:	00 d0       	rcall	.+0      	; 0x334a <Gpt_DisableNotification+0x8>
    334a:	cd b7       	in	r28, 0x3d	; 61
    334c:	de b7       	in	r29, 0x3e	; 62
    334e:	89 83       	std	Y+1, r24	; 0x01
    3350:	6a 83       	std	Y+2, r22	; 0x02
    switch (channel)
    3352:	89 81       	ldd	r24, Y+1	; 0x01
    3354:	28 2f       	mov	r18, r24
    3356:	30 e0       	ldi	r19, 0x00	; 0
    3358:	3c 83       	std	Y+4, r19	; 0x04
    335a:	2b 83       	std	Y+3, r18	; 0x03
    335c:	8b 81       	ldd	r24, Y+3	; 0x03
    335e:	9c 81       	ldd	r25, Y+4	; 0x04
    3360:	81 30       	cpi	r24, 0x01	; 1
    3362:	91 05       	cpc	r25, r1
    3364:	69 f1       	breq	.+90     	; 0x33c0 <Gpt_DisableNotification+0x7e>
    3366:	2b 81       	ldd	r18, Y+3	; 0x03
    3368:	3c 81       	ldd	r19, Y+4	; 0x04
    336a:	22 30       	cpi	r18, 0x02	; 2
    336c:	31 05       	cpc	r19, r1
    336e:	2c f4       	brge	.+10     	; 0x337a <Gpt_DisableNotification+0x38>
    3370:	8b 81       	ldd	r24, Y+3	; 0x03
    3372:	9c 81       	ldd	r25, Y+4	; 0x04
    3374:	00 97       	sbiw	r24, 0x00	; 0
    3376:	69 f0       	breq	.+26     	; 0x3392 <Gpt_DisableNotification+0x50>
    3378:	64 c0       	rjmp	.+200    	; 0x3442 <Gpt_DisableNotification+0x100>
    337a:	2b 81       	ldd	r18, Y+3	; 0x03
    337c:	3c 81       	ldd	r19, Y+4	; 0x04
    337e:	22 30       	cpi	r18, 0x02	; 2
    3380:	31 05       	cpc	r19, r1
    3382:	a1 f1       	breq	.+104    	; 0x33ec <Gpt_DisableNotification+0xaa>
    3384:	8b 81       	ldd	r24, Y+3	; 0x03
    3386:	9c 81       	ldd	r25, Y+4	; 0x04
    3388:	83 30       	cpi	r24, 0x03	; 3
    338a:	91 05       	cpc	r25, r1
    338c:	09 f4       	brne	.+2      	; 0x3390 <Gpt_DisableNotification+0x4e>
    338e:	44 c0       	rjmp	.+136    	; 0x3418 <Gpt_DisableNotification+0xd6>
    3390:	58 c0       	rjmp	.+176    	; 0x3442 <Gpt_DisableNotification+0x100>
    {
    case GPT_CHANNEL_TIMER0:
        if (mode == GPT_MODE_NORMAL)
    3392:	8a 81       	ldd	r24, Y+2	; 0x02
    3394:	88 23       	and	r24, r24
    3396:	41 f4       	brne	.+16     	; 0x33a8 <Gpt_DisableNotification+0x66>
        {
            CLR_BIT(TIMSK, TIMSK_TOIE0);
    3398:	a9 e5       	ldi	r26, 0x59	; 89
    339a:	b0 e0       	ldi	r27, 0x00	; 0
    339c:	e9 e5       	ldi	r30, 0x59	; 89
    339e:	f0 e0       	ldi	r31, 0x00	; 0
    33a0:	80 81       	ld	r24, Z
    33a2:	8e 7f       	andi	r24, 0xFE	; 254
    33a4:	8c 93       	st	X, r24
    33a6:	4d c0       	rjmp	.+154    	; 0x3442 <Gpt_DisableNotification+0x100>
        }
        else if (mode == GPT_MODE_CTC)
    33a8:	8a 81       	ldd	r24, Y+2	; 0x02
    33aa:	81 30       	cpi	r24, 0x01	; 1
    33ac:	09 f0       	breq	.+2      	; 0x33b0 <Gpt_DisableNotification+0x6e>
    33ae:	49 c0       	rjmp	.+146    	; 0x3442 <Gpt_DisableNotification+0x100>
        {
            CLR_BIT(TIMSK, TIMSK_OCIE0);
    33b0:	a9 e5       	ldi	r26, 0x59	; 89
    33b2:	b0 e0       	ldi	r27, 0x00	; 0
    33b4:	e9 e5       	ldi	r30, 0x59	; 89
    33b6:	f0 e0       	ldi	r31, 0x00	; 0
    33b8:	80 81       	ld	r24, Z
    33ba:	8d 7f       	andi	r24, 0xFD	; 253
    33bc:	8c 93       	st	X, r24
    33be:	41 c0       	rjmp	.+130    	; 0x3442 <Gpt_DisableNotification+0x100>
        }
        break;

    case GPT_CHANNEL_TIMER1A:
        if (mode == GPT_MODE_NORMAL)
    33c0:	8a 81       	ldd	r24, Y+2	; 0x02
    33c2:	88 23       	and	r24, r24
    33c4:	41 f4       	brne	.+16     	; 0x33d6 <Gpt_DisableNotification+0x94>
        {
            CLR_BIT(TIMSK, TIMSK_TOIE1);
    33c6:	a9 e5       	ldi	r26, 0x59	; 89
    33c8:	b0 e0       	ldi	r27, 0x00	; 0
    33ca:	e9 e5       	ldi	r30, 0x59	; 89
    33cc:	f0 e0       	ldi	r31, 0x00	; 0
    33ce:	80 81       	ld	r24, Z
    33d0:	8b 7f       	andi	r24, 0xFB	; 251
    33d2:	8c 93       	st	X, r24
    33d4:	36 c0       	rjmp	.+108    	; 0x3442 <Gpt_DisableNotification+0x100>
            // TODO
        }
        else if (mode == GPT_MODE_CTC)
    33d6:	8a 81       	ldd	r24, Y+2	; 0x02
    33d8:	81 30       	cpi	r24, 0x01	; 1
    33da:	99 f5       	brne	.+102    	; 0x3442 <Gpt_DisableNotification+0x100>
        {
            CLR_BIT(TIMSK, TIMSK_OCIE1A);
    33dc:	a9 e5       	ldi	r26, 0x59	; 89
    33de:	b0 e0       	ldi	r27, 0x00	; 0
    33e0:	e9 e5       	ldi	r30, 0x59	; 89
    33e2:	f0 e0       	ldi	r31, 0x00	; 0
    33e4:	80 81       	ld	r24, Z
    33e6:	8f 7e       	andi	r24, 0xEF	; 239
    33e8:	8c 93       	st	X, r24
    33ea:	2b c0       	rjmp	.+86     	; 0x3442 <Gpt_DisableNotification+0x100>
            // TODO
        }
        break;

    case GPT_CHANNEL_TIMER1B:
        if (mode == GPT_MODE_NORMAL)
    33ec:	8a 81       	ldd	r24, Y+2	; 0x02
    33ee:	88 23       	and	r24, r24
    33f0:	41 f4       	brne	.+16     	; 0x3402 <Gpt_DisableNotification+0xc0>
        {
            CLR_BIT(TIMSK, TIMSK_TOIE1);
    33f2:	a9 e5       	ldi	r26, 0x59	; 89
    33f4:	b0 e0       	ldi	r27, 0x00	; 0
    33f6:	e9 e5       	ldi	r30, 0x59	; 89
    33f8:	f0 e0       	ldi	r31, 0x00	; 0
    33fa:	80 81       	ld	r24, Z
    33fc:	8b 7f       	andi	r24, 0xFB	; 251
    33fe:	8c 93       	st	X, r24
    3400:	20 c0       	rjmp	.+64     	; 0x3442 <Gpt_DisableNotification+0x100>
            // TODO
        }
        else if (mode == GPT_MODE_CTC)
    3402:	8a 81       	ldd	r24, Y+2	; 0x02
    3404:	81 30       	cpi	r24, 0x01	; 1
    3406:	e9 f4       	brne	.+58     	; 0x3442 <Gpt_DisableNotification+0x100>
        {
            CLR_BIT(TIMSK, TIMSK_OCIE1B);
    3408:	a9 e5       	ldi	r26, 0x59	; 89
    340a:	b0 e0       	ldi	r27, 0x00	; 0
    340c:	e9 e5       	ldi	r30, 0x59	; 89
    340e:	f0 e0       	ldi	r31, 0x00	; 0
    3410:	80 81       	ld	r24, Z
    3412:	87 7f       	andi	r24, 0xF7	; 247
    3414:	8c 93       	st	X, r24
    3416:	15 c0       	rjmp	.+42     	; 0x3442 <Gpt_DisableNotification+0x100>
            // TODO
        }
        break;

    case GPT_CHANNEL_TIMER2:
        if (mode == GPT_MODE_NORMAL)
    3418:	8a 81       	ldd	r24, Y+2	; 0x02
    341a:	88 23       	and	r24, r24
    341c:	41 f4       	brne	.+16     	; 0x342e <Gpt_DisableNotification+0xec>
        {
            CLR_BIT(TIMSK, TIMSK_TOIE2);
    341e:	a9 e5       	ldi	r26, 0x59	; 89
    3420:	b0 e0       	ldi	r27, 0x00	; 0
    3422:	e9 e5       	ldi	r30, 0x59	; 89
    3424:	f0 e0       	ldi	r31, 0x00	; 0
    3426:	80 81       	ld	r24, Z
    3428:	8f 7b       	andi	r24, 0xBF	; 191
    342a:	8c 93       	st	X, r24
    342c:	0a c0       	rjmp	.+20     	; 0x3442 <Gpt_DisableNotification+0x100>
            // TODO
        }
        else if (mode == GPT_MODE_CTC)
    342e:	8a 81       	ldd	r24, Y+2	; 0x02
    3430:	81 30       	cpi	r24, 0x01	; 1
    3432:	39 f4       	brne	.+14     	; 0x3442 <Gpt_DisableNotification+0x100>
        {
            CLR_BIT(TIMSK, TIMSK_OCIE2);
    3434:	a9 e5       	ldi	r26, 0x59	; 89
    3436:	b0 e0       	ldi	r27, 0x00	; 0
    3438:	e9 e5       	ldi	r30, 0x59	; 89
    343a:	f0 e0       	ldi	r31, 0x00	; 0
    343c:	80 81       	ld	r24, Z
    343e:	8f 77       	andi	r24, 0x7F	; 127
    3440:	8c 93       	st	X, r24
        break;

    default:
        break;
    }
}
    3442:	0f 90       	pop	r0
    3444:	0f 90       	pop	r0
    3446:	0f 90       	pop	r0
    3448:	0f 90       	pop	r0
    344a:	cf 91       	pop	r28
    344c:	df 91       	pop	r29
    344e:	08 95       	ret

00003450 <servo>:


void servo(u8 angle){
    3450:	df 93       	push	r29
    3452:	cf 93       	push	r28
    3454:	00 d0       	rcall	.+0      	; 0x3456 <servo+0x6>
    3456:	00 d0       	rcall	.+0      	; 0x3458 <servo+0x8>
    3458:	0f 92       	push	r0
    345a:	cd b7       	in	r28, 0x3d	; 61
    345c:	de b7       	in	r29, 0x3e	; 62
    345e:	8d 83       	std	Y+5, r24	; 0x05
    Gpt_ConfigType config = {GPT_CHANNEL_TIMER1A, SPT_MODE_Fast_PWM_mod14, GPT_OUTPUT_CLEAR, GPT_PRESCALER_8};
    3460:	81 e0       	ldi	r24, 0x01	; 1
    3462:	89 83       	std	Y+1, r24	; 0x01
    3464:	84 e0       	ldi	r24, 0x04	; 4
    3466:	8a 83       	std	Y+2, r24	; 0x02
    3468:	83 e0       	ldi	r24, 0x03	; 3
    346a:	8b 83       	std	Y+3, r24	; 0x03
    346c:	82 e0       	ldi	r24, 0x02	; 2
    346e:	8c 83       	std	Y+4, r24	; 0x04

    // CLR_BIT(TCCR1A,TCCR1A_WGM10);
    // SET_BIT(TCCR1A,TCCR1A_WGM11);
    // SET_BIT(TCCR1B,TCCR1B_WGM12);
    // SET_BIT(TCCR1B,TCCR1B_WGM13);
    Gpt_Init(&config);
    3470:	ce 01       	movw	r24, r28
    3472:	01 96       	adiw	r24, 0x01	; 1
    3474:	0e 94 bc 10 	call	0x2178	; 0x2178 <Gpt_Init>
    ICR1_LH=0x0000;
    3478:	e6 e4       	ldi	r30, 0x46	; 70
    347a:	f0 e0       	ldi	r31, 0x00	; 0
    347c:	11 82       	std	Z+1, r1	; 0x01
    347e:	10 82       	st	Z, r1
    ICR1_LH=20000*8;
    3480:	e6 e4       	ldi	r30, 0x46	; 70
    3482:	f0 e0       	ldi	r31, 0x00	; 0
    3484:	80 e0       	ldi	r24, 0x00	; 0
    3486:	91 e7       	ldi	r25, 0x71	; 113
    3488:	91 83       	std	Z+1, r25	; 0x01
    348a:	80 83       	st	Z, r24
    OCR1BHL_DATA_REGISTER=20000;
    348c:	e8 e4       	ldi	r30, 0x48	; 72
    348e:	f0 e0       	ldi	r31, 0x00	; 0
    3490:	80 e2       	ldi	r24, 0x20	; 32
    3492:	9e e4       	ldi	r25, 0x4E	; 78
    3494:	91 83       	std	Z+1, r25	; 0x01
    3496:	80 83       	st	Z, r24
    OCR1AHL_DATA_REGISTER=0x0000;
    3498:	ea e4       	ldi	r30, 0x4A	; 74
    349a:	f0 e0       	ldi	r31, 0x00	; 0
    349c:	11 82       	std	Z+1, r1	; 0x01
    349e:	10 82       	st	Z, r1
    OCR1AHL_DATA_REGISTER=((90 *1000)/180 +1000);
    34a0:	ea e4       	ldi	r30, 0x4A	; 74
    34a2:	f0 e0       	ldi	r31, 0x00	; 0
    34a4:	8f e6       	ldi	r24, 0x6F	; 111
    34a6:	94 e0       	ldi	r25, 0x04	; 4
    34a8:	91 83       	std	Z+1, r25	; 0x01
    34aa:	80 83       	st	Z, r24
    // OCR1AHL_DATA_REGISTER=2000;

   
    
}
    34ac:	0f 90       	pop	r0
    34ae:	0f 90       	pop	r0
    34b0:	0f 90       	pop	r0
    34b2:	0f 90       	pop	r0
    34b4:	0f 90       	pop	r0
    34b6:	cf 91       	pop	r28
    34b8:	df 91       	pop	r29
    34ba:	08 95       	ret

000034bc <I2C_InitMaster>:
#include "Registers.h"
#include "I2C.h"
//#include "I2C_cfg.h"

void I2C_InitMaster(void)
{
    34bc:	df 93       	push	r29
    34be:	cf 93       	push	r28
    34c0:	cd b7       	in	r28, 0x3d	; 61
    34c2:	de b7       	in	r29, 0x3e	; 62
	/* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
	TWBR = 0x02;
    34c4:	e0 e2       	ldi	r30, 0x20	; 32
    34c6:	f0 e0       	ldi	r31, 0x00	; 0
    34c8:	82 e0       	ldi	r24, 0x02	; 2
    34ca:	80 83       	st	Z, r24
	TWSR = 0x00;
    34cc:	e1 e2       	ldi	r30, 0x21	; 33
    34ce:	f0 e0       	ldi	r31, 0x00	; 0
    34d0:	10 82       	st	Z, r1

	TWCR = (1<<2); /* enable TWI */
    34d2:	e6 e5       	ldi	r30, 0x56	; 86
    34d4:	f0 e0       	ldi	r31, 0x00	; 0
    34d6:	84 e0       	ldi	r24, 0x04	; 4
    34d8:	80 83       	st	Z, r24
}
    34da:	cf 91       	pop	r28
    34dc:	df 91       	pop	r29
    34de:	08 95       	ret

000034e0 <I2C_SendStartCondition>:
void I2C_SendStartCondition(void)
{
    34e0:	df 93       	push	r29
    34e2:	cf 93       	push	r28
    34e4:	cd b7       	in	r28, 0x3d	; 61
    34e6:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
	TWCR = (1 << 7) | (1 << 5) | (1 << 2);
    34e8:	e6 e5       	ldi	r30, 0x56	; 86
    34ea:	f0 e0       	ldi	r31, 0x00	; 0
    34ec:	84 ea       	ldi	r24, 0xA4	; 164
    34ee:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
	while(GET_BIT(TWCR,7)==0);
    34f0:	e6 e5       	ldi	r30, 0x56	; 86
    34f2:	f0 e0       	ldi	r31, 0x00	; 0
    34f4:	80 81       	ld	r24, Z
    34f6:	88 23       	and	r24, r24
    34f8:	dc f7       	brge	.-10     	; 0x34f0 <I2C_SendStartCondition+0x10>
}
    34fa:	cf 91       	pop	r28
    34fc:	df 91       	pop	r29
    34fe:	08 95       	ret

00003500 <I2C_SendStopCondition>:
void I2C_SendStopCondition(void)
{
    3500:	df 93       	push	r29
    3502:	cf 93       	push	r28
    3504:	cd b7       	in	r28, 0x3d	; 61
    3506:	de b7       	in	r29, 0x3e	; 62
	 *  Enable TWI Module TWEN=1 ---> //SET_BIT(TWCR,2);
		        Sent stop condition on the bus ---> //SET_BIT(TWCR,4);
		        Clear the interrupt flag To start the previous operation
		         //SET_BIT(TWCR,7);
	 */
	TWCR = (1 << 7) | (1 << 4) | (1 << 2);
    3508:	e6 e5       	ldi	r30, 0x56	; 86
    350a:	f0 e0       	ldi	r31, 0x00	; 0
    350c:	84 e9       	ldi	r24, 0x94	; 148
    350e:	80 83       	st	Z, r24
}
    3510:	cf 91       	pop	r28
    3512:	df 91       	pop	r29
    3514:	08 95       	ret

00003516 <I2C_MasterWriteDataByte>:
void I2C_MasterWriteDataByte(u8 Data)
{
    3516:	df 93       	push	r29
    3518:	cf 93       	push	r28
    351a:	0f 92       	push	r0
    351c:	cd b7       	in	r28, 0x3d	; 61
    351e:	de b7       	in	r29, 0x3e	; 62
    3520:	89 83       	std	Y+1, r24	; 0x01
	/* Put data On TWI data Register */
	TWDR = Data;
    3522:	e3 e2       	ldi	r30, 0x23	; 35
    3524:	f0 e0       	ldi	r31, 0x00	; 0
    3526:	89 81       	ldd	r24, Y+1	; 0x01
    3528:	80 83       	st	Z, r24
	/*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
	TWCR = (1 << 7) | (1 << 2);
    352a:	e6 e5       	ldi	r30, 0x56	; 86
    352c:	f0 e0       	ldi	r31, 0x00	; 0
    352e:	84 e8       	ldi	r24, 0x84	; 132
    3530:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register(data is send successfully) */
	while(GET_BIT(TWCR,7)==0);
    3532:	e6 e5       	ldi	r30, 0x56	; 86
    3534:	f0 e0       	ldi	r31, 0x00	; 0
    3536:	80 81       	ld	r24, Z
    3538:	88 23       	and	r24, r24
    353a:	dc f7       	brge	.-10     	; 0x3532 <I2C_MasterWriteDataByte+0x1c>
}
    353c:	0f 90       	pop	r0
    353e:	cf 91       	pop	r28
    3540:	df 91       	pop	r29
    3542:	08 95       	ret

00003544 <I2C_MasterReadDataByteWith_ACK>:
u8   I2C_MasterReadDataByteWith_ACK(void)
{
    3544:	df 93       	push	r29
    3546:	cf 93       	push	r28
    3548:	cd b7       	in	r28, 0x3d	; 61
    354a:	de b7       	in	r29, 0x3e	; 62
	 * --------------------------------------------
	 *     Enable Acknowledge bit --> //SET_BIT(TWCR,6);
	 *     Clear the interrupt flag To start the previous operation --> //SET_BIT(TWCR,7);
	 *     Enable TWI Module TWEN=1 -->//SET_BIT(TWCR,2);
	 */
	TWCR = (1 << 7) | (1 << 2) | (1 << 6);
    354c:	e6 e5       	ldi	r30, 0x56	; 86
    354e:	f0 e0       	ldi	r31, 0x00	; 0
    3550:	84 ec       	ldi	r24, 0xC4	; 196
    3552:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while(GET_BIT(TWCR,7)==0);
    3554:	e6 e5       	ldi	r30, 0x56	; 86
    3556:	f0 e0       	ldi	r31, 0x00	; 0
    3558:	80 81       	ld	r24, Z
    355a:	88 23       	and	r24, r24
    355c:	dc f7       	brge	.-10     	; 0x3554 <I2C_MasterReadDataByteWith_ACK+0x10>
	/* Read Data */
	return TWDR;
    355e:	e3 e2       	ldi	r30, 0x23	; 35
    3560:	f0 e0       	ldi	r31, 0x00	; 0
    3562:	80 81       	ld	r24, Z
}
    3564:	cf 91       	pop	r28
    3566:	df 91       	pop	r29
    3568:	08 95       	ret

0000356a <I2C_MasterReadDataByteWith_NACK>:
u8   I2C_MasterReadDataByteWith_NACK(void)
{
    356a:	df 93       	push	r29
    356c:	cf 93       	push	r28
    356e:	cd b7       	in	r28, 0x3d	; 61
    3570:	de b7       	in	r29, 0x3e	; 62
	 * -------------------------------------------
	 * 	 * Disable Acknowledge bit --> //CLR_BIT(TWCR,6);
	 *     Clear the interrupt flag To start the previous operation --> //SET_BIT(TWCR,7);
	 *     Enable TWI Module TWEN=1 -->//SET_BIT(TWCR,2);
	 */
	TWCR = (1 << 7) | (1 << 2);
    3572:	e6 e5       	ldi	r30, 0x56	; 86
    3574:	f0 e0       	ldi	r31, 0x00	; 0
    3576:	84 e8       	ldi	r24, 0x84	; 132
    3578:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while(GET_BIT(TWCR,7)==0);
    357a:	e6 e5       	ldi	r30, 0x56	; 86
    357c:	f0 e0       	ldi	r31, 0x00	; 0
    357e:	80 81       	ld	r24, Z
    3580:	88 23       	and	r24, r24
    3582:	dc f7       	brge	.-10     	; 0x357a <I2C_MasterReadDataByteWith_NACK+0x10>
	/* Read Data */
	return TWDR;
    3584:	e3 e2       	ldi	r30, 0x23	; 35
    3586:	f0 e0       	ldi	r31, 0x00	; 0
    3588:	80 81       	ld	r24, Z
}
    358a:	cf 91       	pop	r28
    358c:	df 91       	pop	r29
    358e:	08 95       	ret

00003590 <Keypad_Init>:
#include "std_types.h"
#include "macros.h"
#include "DIO.h"
#include "Keypad.h"

void Keypad_Init(void) {
    3590:	df 93       	push	r29
    3592:	cf 93       	push	r28
    3594:	cd b7       	in	r28, 0x3d	; 61
    3596:	de b7       	in	r29, 0x3e	; 62
    /* Set all rows to input pullup */
    DIO_SetPinMode(KEYPAD_PIN_R0, DIO_INPUT_PULLUP);
    3598:	83 e0       	ldi	r24, 0x03	; 3
    359a:	60 e0       	ldi	r22, 0x00	; 0
    359c:	41 e0       	ldi	r20, 0x01	; 1
    359e:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(KEYPAD_PIN_R1, DIO_INPUT_PULLUP);
    35a2:	83 e0       	ldi	r24, 0x03	; 3
    35a4:	61 e0       	ldi	r22, 0x01	; 1
    35a6:	41 e0       	ldi	r20, 0x01	; 1
    35a8:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(KEYPAD_PIN_R2, DIO_INPUT_PULLUP);
    35ac:	83 e0       	ldi	r24, 0x03	; 3
    35ae:	62 e0       	ldi	r22, 0x02	; 2
    35b0:	41 e0       	ldi	r20, 0x01	; 1
    35b2:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(KEYPAD_PIN_R3, DIO_INPUT_PULLUP);
    35b6:	83 e0       	ldi	r24, 0x03	; 3
    35b8:	63 e0       	ldi	r22, 0x03	; 3
    35ba:	41 e0       	ldi	r20, 0x01	; 1
    35bc:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    /* Set all columns to output */
    DIO_SetPinMode(KEYPAD_PIN_C0, DIO_OUTPUT);
    35c0:	83 e0       	ldi	r24, 0x03	; 3
    35c2:	64 e0       	ldi	r22, 0x04	; 4
    35c4:	42 e0       	ldi	r20, 0x02	; 2
    35c6:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(KEYPAD_PIN_C1, DIO_OUTPUT);
    35ca:	83 e0       	ldi	r24, 0x03	; 3
    35cc:	65 e0       	ldi	r22, 0x05	; 5
    35ce:	42 e0       	ldi	r20, 0x02	; 2
    35d0:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(KEYPAD_PIN_C2, DIO_OUTPUT);
    35d4:	83 e0       	ldi	r24, 0x03	; 3
    35d6:	66 e0       	ldi	r22, 0x06	; 6
    35d8:	42 e0       	ldi	r20, 0x02	; 2
    35da:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(KEYPAD_PIN_C3, DIO_OUTPUT);
    35de:	83 e0       	ldi	r24, 0x03	; 3
    35e0:	67 e0       	ldi	r22, 0x07	; 7
    35e2:	42 e0       	ldi	r20, 0x02	; 2
    35e4:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
}
    35e8:	cf 91       	pop	r28
    35ea:	df 91       	pop	r29
    35ec:	08 95       	ret

000035ee <Keypad_GetButtonState>:
	low  -> Pressed

*/


Keypad_StateType Keypad_GetButtonState(Keypad_ButtonType button) {
    35ee:	df 93       	push	r29
    35f0:	cf 93       	push	r28
    35f2:	cd b7       	in	r28, 0x3d	; 61
    35f4:	de b7       	in	r29, 0x3e	; 62
    35f6:	28 97       	sbiw	r28, 0x08	; 8
    35f8:	0f b6       	in	r0, 0x3f	; 63
    35fa:	f8 94       	cli
    35fc:	de bf       	out	0x3e, r29	; 62
    35fe:	0f be       	out	0x3f, r0	; 63
    3600:	cd bf       	out	0x3d, r28	; 61
    3602:	8c 83       	std	Y+4, r24	; 0x04
    Keypad_StateType state = KEYPAD_STATE_NOT_PRESSED;
    3604:	81 e0       	ldi	r24, 0x01	; 1
    3606:	8b 83       	std	Y+3, r24	; 0x03
    u8 row = button / 4;
    3608:	8c 81       	ldd	r24, Y+4	; 0x04
    360a:	86 95       	lsr	r24
    360c:	86 95       	lsr	r24
    360e:	8a 83       	std	Y+2, r24	; 0x02
    u8 column = button % 4;
    3610:	8c 81       	ldd	r24, Y+4	; 0x04
    3612:	83 70       	andi	r24, 0x03	; 3
    3614:	89 83       	std	Y+1, r24	; 0x01
    DIO_SetPinLevel(KEYPAD_PIN_C0, DIO_HIGH);
    3616:	83 e0       	ldi	r24, 0x03	; 3
    3618:	64 e0       	ldi	r22, 0x04	; 4
    361a:	41 e0       	ldi	r20, 0x01	; 1
    361c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(KEYPAD_PIN_C1, DIO_HIGH);
    3620:	83 e0       	ldi	r24, 0x03	; 3
    3622:	65 e0       	ldi	r22, 0x05	; 5
    3624:	41 e0       	ldi	r20, 0x01	; 1
    3626:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(KEYPAD_PIN_C2, DIO_HIGH);
    362a:	83 e0       	ldi	r24, 0x03	; 3
    362c:	66 e0       	ldi	r22, 0x06	; 6
    362e:	41 e0       	ldi	r20, 0x01	; 1
    3630:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(KEYPAD_PIN_C3, DIO_HIGH);
    3634:	83 e0       	ldi	r24, 0x03	; 3
    3636:	67 e0       	ldi	r22, 0x07	; 7
    3638:	41 e0       	ldi	r20, 0x01	; 1
    363a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    switch (column)
    363e:	89 81       	ldd	r24, Y+1	; 0x01
    3640:	28 2f       	mov	r18, r24
    3642:	30 e0       	ldi	r19, 0x00	; 0
    3644:	38 87       	std	Y+8, r19	; 0x08
    3646:	2f 83       	std	Y+7, r18	; 0x07
    3648:	8f 81       	ldd	r24, Y+7	; 0x07
    364a:	98 85       	ldd	r25, Y+8	; 0x08
    364c:	81 30       	cpi	r24, 0x01	; 1
    364e:	91 05       	cpc	r25, r1
    3650:	d9 f0       	breq	.+54     	; 0x3688 <Keypad_GetButtonState+0x9a>
    3652:	2f 81       	ldd	r18, Y+7	; 0x07
    3654:	38 85       	ldd	r19, Y+8	; 0x08
    3656:	22 30       	cpi	r18, 0x02	; 2
    3658:	31 05       	cpc	r19, r1
    365a:	2c f4       	brge	.+10     	; 0x3666 <Keypad_GetButtonState+0x78>
    365c:	8f 81       	ldd	r24, Y+7	; 0x07
    365e:	98 85       	ldd	r25, Y+8	; 0x08
    3660:	00 97       	sbiw	r24, 0x00	; 0
    3662:	61 f0       	breq	.+24     	; 0x367c <Keypad_GetButtonState+0x8e>
    3664:	22 c0       	rjmp	.+68     	; 0x36aa <Keypad_GetButtonState+0xbc>
    3666:	2f 81       	ldd	r18, Y+7	; 0x07
    3668:	38 85       	ldd	r19, Y+8	; 0x08
    366a:	22 30       	cpi	r18, 0x02	; 2
    366c:	31 05       	cpc	r19, r1
    366e:	91 f0       	breq	.+36     	; 0x3694 <Keypad_GetButtonState+0xa6>
    3670:	8f 81       	ldd	r24, Y+7	; 0x07
    3672:	98 85       	ldd	r25, Y+8	; 0x08
    3674:	83 30       	cpi	r24, 0x03	; 3
    3676:	91 05       	cpc	r25, r1
    3678:	99 f0       	breq	.+38     	; 0x36a0 <Keypad_GetButtonState+0xb2>
    367a:	17 c0       	rjmp	.+46     	; 0x36aa <Keypad_GetButtonState+0xbc>
    {
    case 0:
        DIO_SetPinLevel(KEYPAD_PIN_C0, DIO_LOW);
    367c:	83 e0       	ldi	r24, 0x03	; 3
    367e:	64 e0       	ldi	r22, 0x04	; 4
    3680:	40 e0       	ldi	r20, 0x00	; 0
    3682:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    3686:	11 c0       	rjmp	.+34     	; 0x36aa <Keypad_GetButtonState+0xbc>
        break;
    case 1:
        DIO_SetPinLevel(KEYPAD_PIN_C1, DIO_LOW);
    3688:	83 e0       	ldi	r24, 0x03	; 3
    368a:	65 e0       	ldi	r22, 0x05	; 5
    368c:	40 e0       	ldi	r20, 0x00	; 0
    368e:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    3692:	0b c0       	rjmp	.+22     	; 0x36aa <Keypad_GetButtonState+0xbc>
        break;
    case 2:
        DIO_SetPinLevel(KEYPAD_PIN_C2, DIO_LOW);
    3694:	83 e0       	ldi	r24, 0x03	; 3
    3696:	66 e0       	ldi	r22, 0x06	; 6
    3698:	40 e0       	ldi	r20, 0x00	; 0
    369a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    369e:	05 c0       	rjmp	.+10     	; 0x36aa <Keypad_GetButtonState+0xbc>
        break;
    case 3:
        DIO_SetPinLevel(KEYPAD_PIN_C3, DIO_LOW);
    36a0:	83 e0       	ldi	r24, 0x03	; 3
    36a2:	67 e0       	ldi	r22, 0x07	; 7
    36a4:	40 e0       	ldi	r20, 0x00	; 0
    36a6:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        break;
    default:
        break;
    }
    switch (row)
    36aa:	8a 81       	ldd	r24, Y+2	; 0x02
    36ac:	28 2f       	mov	r18, r24
    36ae:	30 e0       	ldi	r19, 0x00	; 0
    36b0:	3e 83       	std	Y+6, r19	; 0x06
    36b2:	2d 83       	std	Y+5, r18	; 0x05
    36b4:	8d 81       	ldd	r24, Y+5	; 0x05
    36b6:	9e 81       	ldd	r25, Y+6	; 0x06
    36b8:	81 30       	cpi	r24, 0x01	; 1
    36ba:	91 05       	cpc	r25, r1
    36bc:	e9 f0       	breq	.+58     	; 0x36f8 <Keypad_GetButtonState+0x10a>
    36be:	2d 81       	ldd	r18, Y+5	; 0x05
    36c0:	3e 81       	ldd	r19, Y+6	; 0x06
    36c2:	22 30       	cpi	r18, 0x02	; 2
    36c4:	31 05       	cpc	r19, r1
    36c6:	2c f4       	brge	.+10     	; 0x36d2 <Keypad_GetButtonState+0xe4>
    36c8:	8d 81       	ldd	r24, Y+5	; 0x05
    36ca:	9e 81       	ldd	r25, Y+6	; 0x06
    36cc:	00 97       	sbiw	r24, 0x00	; 0
    36ce:	61 f0       	breq	.+24     	; 0x36e8 <Keypad_GetButtonState+0xfa>
    36d0:	2a c0       	rjmp	.+84     	; 0x3726 <Keypad_GetButtonState+0x138>
    36d2:	2d 81       	ldd	r18, Y+5	; 0x05
    36d4:	3e 81       	ldd	r19, Y+6	; 0x06
    36d6:	22 30       	cpi	r18, 0x02	; 2
    36d8:	31 05       	cpc	r19, r1
    36da:	b1 f0       	breq	.+44     	; 0x3708 <Keypad_GetButtonState+0x11a>
    36dc:	8d 81       	ldd	r24, Y+5	; 0x05
    36de:	9e 81       	ldd	r25, Y+6	; 0x06
    36e0:	83 30       	cpi	r24, 0x03	; 3
    36e2:	91 05       	cpc	r25, r1
    36e4:	c9 f0       	breq	.+50     	; 0x3718 <Keypad_GetButtonState+0x12a>
    36e6:	1f c0       	rjmp	.+62     	; 0x3726 <Keypad_GetButtonState+0x138>
    {
    case 0:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R0) == DIO_LOW) {
    36e8:	83 e0       	ldi	r24, 0x03	; 3
    36ea:	60 e0       	ldi	r22, 0x00	; 0
    36ec:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    36f0:	88 23       	and	r24, r24
    36f2:	c9 f4       	brne	.+50     	; 0x3726 <Keypad_GetButtonState+0x138>
            state = KEYPAD_STATE_PRESSED;
    36f4:	1b 82       	std	Y+3, r1	; 0x03
    36f6:	17 c0       	rjmp	.+46     	; 0x3726 <Keypad_GetButtonState+0x138>
        }
        break;
    case 1:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R1) == DIO_LOW) {
    36f8:	83 e0       	ldi	r24, 0x03	; 3
    36fa:	61 e0       	ldi	r22, 0x01	; 1
    36fc:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3700:	88 23       	and	r24, r24
    3702:	89 f4       	brne	.+34     	; 0x3726 <Keypad_GetButtonState+0x138>
            state = KEYPAD_STATE_PRESSED;
    3704:	1b 82       	std	Y+3, r1	; 0x03
    3706:	0f c0       	rjmp	.+30     	; 0x3726 <Keypad_GetButtonState+0x138>
        }
        break;
    case 2:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R2) == DIO_LOW) {
    3708:	83 e0       	ldi	r24, 0x03	; 3
    370a:	62 e0       	ldi	r22, 0x02	; 2
    370c:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3710:	88 23       	and	r24, r24
    3712:	49 f4       	brne	.+18     	; 0x3726 <Keypad_GetButtonState+0x138>
            state = KEYPAD_STATE_PRESSED;
    3714:	1b 82       	std	Y+3, r1	; 0x03
    3716:	07 c0       	rjmp	.+14     	; 0x3726 <Keypad_GetButtonState+0x138>
        }
        break;
    case 3:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R3) == DIO_LOW) {
    3718:	83 e0       	ldi	r24, 0x03	; 3
    371a:	63 e0       	ldi	r22, 0x03	; 3
    371c:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3720:	88 23       	and	r24, r24
    3722:	09 f4       	brne	.+2      	; 0x3726 <Keypad_GetButtonState+0x138>
            state = KEYPAD_STATE_PRESSED;
    3724:	1b 82       	std	Y+3, r1	; 0x03
        }
        break;
    default:
        break;
    }
    return state;
    3726:	8b 81       	ldd	r24, Y+3	; 0x03
}
    3728:	28 96       	adiw	r28, 0x08	; 8
    372a:	0f b6       	in	r0, 0x3f	; 63
    372c:	f8 94       	cli
    372e:	de bf       	out	0x3e, r29	; 62
    3730:	0f be       	out	0x3f, r0	; 63
    3732:	cd bf       	out	0x3d, r28	; 61
    3734:	cf 91       	pop	r28
    3736:	df 91       	pop	r29
    3738:	08 95       	ret

0000373a <Keypad_GetButtonStatePooling>:

Keypad_StateType Keypad_GetButtonStatePooling(Keypad_ButtonType button) {
    373a:	df 93       	push	r29
    373c:	cf 93       	push	r28
    373e:	cd b7       	in	r28, 0x3d	; 61
    3740:	de b7       	in	r29, 0x3e	; 62
    3742:	28 97       	sbiw	r28, 0x08	; 8
    3744:	0f b6       	in	r0, 0x3f	; 63
    3746:	f8 94       	cli
    3748:	de bf       	out	0x3e, r29	; 62
    374a:	0f be       	out	0x3f, r0	; 63
    374c:	cd bf       	out	0x3d, r28	; 61
    374e:	8c 83       	std	Y+4, r24	; 0x04
    Keypad_StateType state = KEYPAD_STATE_NOT_PRESSED;
    3750:	81 e0       	ldi	r24, 0x01	; 1
    3752:	8b 83       	std	Y+3, r24	; 0x03
    u8 row = button / 4;
    3754:	8c 81       	ldd	r24, Y+4	; 0x04
    3756:	86 95       	lsr	r24
    3758:	86 95       	lsr	r24
    375a:	8a 83       	std	Y+2, r24	; 0x02
    u8 column = button % 4;
    375c:	8c 81       	ldd	r24, Y+4	; 0x04
    375e:	83 70       	andi	r24, 0x03	; 3
    3760:	89 83       	std	Y+1, r24	; 0x01
    DIO_SetPinLevel(KEYPAD_PIN_C0, DIO_HIGH);
    3762:	83 e0       	ldi	r24, 0x03	; 3
    3764:	64 e0       	ldi	r22, 0x04	; 4
    3766:	41 e0       	ldi	r20, 0x01	; 1
    3768:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(KEYPAD_PIN_C1, DIO_HIGH);
    376c:	83 e0       	ldi	r24, 0x03	; 3
    376e:	65 e0       	ldi	r22, 0x05	; 5
    3770:	41 e0       	ldi	r20, 0x01	; 1
    3772:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(KEYPAD_PIN_C2, DIO_HIGH);
    3776:	83 e0       	ldi	r24, 0x03	; 3
    3778:	66 e0       	ldi	r22, 0x06	; 6
    377a:	41 e0       	ldi	r20, 0x01	; 1
    377c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(KEYPAD_PIN_C3, DIO_HIGH);
    3780:	83 e0       	ldi	r24, 0x03	; 3
    3782:	67 e0       	ldi	r22, 0x07	; 7
    3784:	41 e0       	ldi	r20, 0x01	; 1
    3786:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    switch (column)
    378a:	89 81       	ldd	r24, Y+1	; 0x01
    378c:	28 2f       	mov	r18, r24
    378e:	30 e0       	ldi	r19, 0x00	; 0
    3790:	38 87       	std	Y+8, r19	; 0x08
    3792:	2f 83       	std	Y+7, r18	; 0x07
    3794:	8f 81       	ldd	r24, Y+7	; 0x07
    3796:	98 85       	ldd	r25, Y+8	; 0x08
    3798:	81 30       	cpi	r24, 0x01	; 1
    379a:	91 05       	cpc	r25, r1
    379c:	d9 f0       	breq	.+54     	; 0x37d4 <Keypad_GetButtonStatePooling+0x9a>
    379e:	2f 81       	ldd	r18, Y+7	; 0x07
    37a0:	38 85       	ldd	r19, Y+8	; 0x08
    37a2:	22 30       	cpi	r18, 0x02	; 2
    37a4:	31 05       	cpc	r19, r1
    37a6:	2c f4       	brge	.+10     	; 0x37b2 <Keypad_GetButtonStatePooling+0x78>
    37a8:	8f 81       	ldd	r24, Y+7	; 0x07
    37aa:	98 85       	ldd	r25, Y+8	; 0x08
    37ac:	00 97       	sbiw	r24, 0x00	; 0
    37ae:	61 f0       	breq	.+24     	; 0x37c8 <Keypad_GetButtonStatePooling+0x8e>
    37b0:	22 c0       	rjmp	.+68     	; 0x37f6 <Keypad_GetButtonStatePooling+0xbc>
    37b2:	2f 81       	ldd	r18, Y+7	; 0x07
    37b4:	38 85       	ldd	r19, Y+8	; 0x08
    37b6:	22 30       	cpi	r18, 0x02	; 2
    37b8:	31 05       	cpc	r19, r1
    37ba:	91 f0       	breq	.+36     	; 0x37e0 <Keypad_GetButtonStatePooling+0xa6>
    37bc:	8f 81       	ldd	r24, Y+7	; 0x07
    37be:	98 85       	ldd	r25, Y+8	; 0x08
    37c0:	83 30       	cpi	r24, 0x03	; 3
    37c2:	91 05       	cpc	r25, r1
    37c4:	99 f0       	breq	.+38     	; 0x37ec <Keypad_GetButtonStatePooling+0xb2>
    37c6:	17 c0       	rjmp	.+46     	; 0x37f6 <Keypad_GetButtonStatePooling+0xbc>
    {
    case 0:
        DIO_SetPinLevel(KEYPAD_PIN_C0, DIO_LOW);
    37c8:	83 e0       	ldi	r24, 0x03	; 3
    37ca:	64 e0       	ldi	r22, 0x04	; 4
    37cc:	40 e0       	ldi	r20, 0x00	; 0
    37ce:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    37d2:	11 c0       	rjmp	.+34     	; 0x37f6 <Keypad_GetButtonStatePooling+0xbc>
        break;
    case 1:
        DIO_SetPinLevel(KEYPAD_PIN_C1, DIO_LOW);
    37d4:	83 e0       	ldi	r24, 0x03	; 3
    37d6:	65 e0       	ldi	r22, 0x05	; 5
    37d8:	40 e0       	ldi	r20, 0x00	; 0
    37da:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    37de:	0b c0       	rjmp	.+22     	; 0x37f6 <Keypad_GetButtonStatePooling+0xbc>
        break;
    case 2:
        DIO_SetPinLevel(KEYPAD_PIN_C2, DIO_LOW);
    37e0:	83 e0       	ldi	r24, 0x03	; 3
    37e2:	66 e0       	ldi	r22, 0x06	; 6
    37e4:	40 e0       	ldi	r20, 0x00	; 0
    37e6:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    37ea:	05 c0       	rjmp	.+10     	; 0x37f6 <Keypad_GetButtonStatePooling+0xbc>
        break;
    case 3:
        DIO_SetPinLevel(KEYPAD_PIN_C3, DIO_LOW);
    37ec:	83 e0       	ldi	r24, 0x03	; 3
    37ee:	67 e0       	ldi	r22, 0x07	; 7
    37f0:	40 e0       	ldi	r20, 0x00	; 0
    37f2:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        break;
    default:
        break;
    }
    switch (row)
    37f6:	8a 81       	ldd	r24, Y+2	; 0x02
    37f8:	28 2f       	mov	r18, r24
    37fa:	30 e0       	ldi	r19, 0x00	; 0
    37fc:	3e 83       	std	Y+6, r19	; 0x06
    37fe:	2d 83       	std	Y+5, r18	; 0x05
    3800:	8d 81       	ldd	r24, Y+5	; 0x05
    3802:	9e 81       	ldd	r25, Y+6	; 0x06
    3804:	81 30       	cpi	r24, 0x01	; 1
    3806:	91 05       	cpc	r25, r1
    3808:	19 f1       	breq	.+70     	; 0x3850 <Keypad_GetButtonStatePooling+0x116>
    380a:	2d 81       	ldd	r18, Y+5	; 0x05
    380c:	3e 81       	ldd	r19, Y+6	; 0x06
    380e:	22 30       	cpi	r18, 0x02	; 2
    3810:	31 05       	cpc	r19, r1
    3812:	2c f4       	brge	.+10     	; 0x381e <Keypad_GetButtonStatePooling+0xe4>
    3814:	8d 81       	ldd	r24, Y+5	; 0x05
    3816:	9e 81       	ldd	r25, Y+6	; 0x06
    3818:	00 97       	sbiw	r24, 0x00	; 0
    381a:	61 f0       	breq	.+24     	; 0x3834 <Keypad_GetButtonStatePooling+0xfa>
    381c:	42 c0       	rjmp	.+132    	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
    381e:	2d 81       	ldd	r18, Y+5	; 0x05
    3820:	3e 81       	ldd	r19, Y+6	; 0x06
    3822:	22 30       	cpi	r18, 0x02	; 2
    3824:	31 05       	cpc	r19, r1
    3826:	11 f1       	breq	.+68     	; 0x386c <Keypad_GetButtonStatePooling+0x132>
    3828:	8d 81       	ldd	r24, Y+5	; 0x05
    382a:	9e 81       	ldd	r25, Y+6	; 0x06
    382c:	83 30       	cpi	r24, 0x03	; 3
    382e:	91 05       	cpc	r25, r1
    3830:	59 f1       	breq	.+86     	; 0x3888 <Keypad_GetButtonStatePooling+0x14e>
    3832:	37 c0       	rjmp	.+110    	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
    {
    case 0:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R0) == DIO_LOW) {
    3834:	83 e0       	ldi	r24, 0x03	; 3
    3836:	60 e0       	ldi	r22, 0x00	; 0
    3838:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    383c:	88 23       	and	r24, r24
    383e:	89 f5       	brne	.+98     	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
            state = KEYPAD_STATE_PRESSED;
    3840:	1b 82       	std	Y+3, r1	; 0x03
            while (DIO_ReadPinLevel(KEYPAD_PIN_R0) == DIO_LOW);
    3842:	83 e0       	ldi	r24, 0x03	; 3
    3844:	60 e0       	ldi	r22, 0x00	; 0
    3846:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    384a:	88 23       	and	r24, r24
    384c:	d1 f3       	breq	.-12     	; 0x3842 <Keypad_GetButtonStatePooling+0x108>
    384e:	29 c0       	rjmp	.+82     	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
        }
        break;
    case 1:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R1) == DIO_LOW) {
    3850:	83 e0       	ldi	r24, 0x03	; 3
    3852:	61 e0       	ldi	r22, 0x01	; 1
    3854:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3858:	88 23       	and	r24, r24
    385a:	19 f5       	brne	.+70     	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
            state = KEYPAD_STATE_PRESSED;
    385c:	1b 82       	std	Y+3, r1	; 0x03
            while (DIO_ReadPinLevel(KEYPAD_PIN_R1) == DIO_LOW);
    385e:	83 e0       	ldi	r24, 0x03	; 3
    3860:	61 e0       	ldi	r22, 0x01	; 1
    3862:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3866:	88 23       	and	r24, r24
    3868:	d1 f3       	breq	.-12     	; 0x385e <Keypad_GetButtonStatePooling+0x124>
    386a:	1b c0       	rjmp	.+54     	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
        }
        break;
    case 2:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R2) == DIO_LOW) {
    386c:	83 e0       	ldi	r24, 0x03	; 3
    386e:	62 e0       	ldi	r22, 0x02	; 2
    3870:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3874:	88 23       	and	r24, r24
    3876:	a9 f4       	brne	.+42     	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
            state = KEYPAD_STATE_PRESSED;
    3878:	1b 82       	std	Y+3, r1	; 0x03
            while (DIO_ReadPinLevel(KEYPAD_PIN_R2) == DIO_LOW);
    387a:	83 e0       	ldi	r24, 0x03	; 3
    387c:	62 e0       	ldi	r22, 0x02	; 2
    387e:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3882:	88 23       	and	r24, r24
    3884:	d1 f3       	breq	.-12     	; 0x387a <Keypad_GetButtonStatePooling+0x140>
    3886:	0d c0       	rjmp	.+26     	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
        }
        break;
    case 3:
        if (DIO_ReadPinLevel(KEYPAD_PIN_R3) == DIO_LOW) {
    3888:	83 e0       	ldi	r24, 0x03	; 3
    388a:	63 e0       	ldi	r22, 0x03	; 3
    388c:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    3890:	88 23       	and	r24, r24
    3892:	39 f4       	brne	.+14     	; 0x38a2 <Keypad_GetButtonStatePooling+0x168>
            state = KEYPAD_STATE_PRESSED;
    3894:	1b 82       	std	Y+3, r1	; 0x03
            while (DIO_ReadPinLevel(KEYPAD_PIN_R3) == DIO_LOW);
    3896:	83 e0       	ldi	r24, 0x03	; 3
    3898:	63 e0       	ldi	r22, 0x03	; 3
    389a:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <DIO_ReadPinLevel>
    389e:	88 23       	and	r24, r24
    38a0:	d1 f3       	breq	.-12     	; 0x3896 <Keypad_GetButtonStatePooling+0x15c>
        }
        break;
    default:
        break;
    }
    return state;
    38a2:	8b 81       	ldd	r24, Y+3	; 0x03
}
    38a4:	28 96       	adiw	r28, 0x08	; 8
    38a6:	0f b6       	in	r0, 0x3f	; 63
    38a8:	f8 94       	cli
    38aa:	de bf       	out	0x3e, r29	; 62
    38ac:	0f be       	out	0x3f, r0	; 63
    38ae:	cd bf       	out	0x3d, r28	; 61
    38b0:	cf 91       	pop	r28
    38b2:	df 91       	pop	r29
    38b4:	08 95       	ret

000038b6 <Keypad_GetPressedButton>:


Keypad_ButtonType Keypad_GetPressedButton(void) {
    38b6:	df 93       	push	r29
    38b8:	cf 93       	push	r28
    38ba:	00 d0       	rcall	.+0      	; 0x38bc <Keypad_GetPressedButton+0x6>
    38bc:	cd b7       	in	r28, 0x3d	; 61
    38be:	de b7       	in	r29, 0x3e	; 62
    u8 i=0;
    38c0:	1a 82       	std	Y+2, r1	; 0x02
    Keypad_ButtonType pressed_button = KEYPAD_BUTTON_INVALID;
    38c2:	80 e1       	ldi	r24, 0x10	; 16
    38c4:	89 83       	std	Y+1, r24	; 0x01
    for (i=0; i<16; i++) {
    38c6:	1a 82       	std	Y+2, r1	; 0x02
    38c8:	0b c0       	rjmp	.+22     	; 0x38e0 <Keypad_GetPressedButton+0x2a>
        if (Keypad_GetButtonStatePooling(i) == KEYPAD_STATE_PRESSED) {
    38ca:	8a 81       	ldd	r24, Y+2	; 0x02
    38cc:	0e 94 9d 1b 	call	0x373a	; 0x373a <Keypad_GetButtonStatePooling>
    38d0:	88 23       	and	r24, r24
    38d2:	19 f4       	brne	.+6      	; 0x38da <Keypad_GetPressedButton+0x24>
            pressed_button = i;
    38d4:	8a 81       	ldd	r24, Y+2	; 0x02
    38d6:	89 83       	std	Y+1, r24	; 0x01
    38d8:	06 c0       	rjmp	.+12     	; 0x38e6 <Keypad_GetPressedButton+0x30>


Keypad_ButtonType Keypad_GetPressedButton(void) {
    u8 i=0;
    Keypad_ButtonType pressed_button = KEYPAD_BUTTON_INVALID;
    for (i=0; i<16; i++) {
    38da:	8a 81       	ldd	r24, Y+2	; 0x02
    38dc:	8f 5f       	subi	r24, 0xFF	; 255
    38de:	8a 83       	std	Y+2, r24	; 0x02
    38e0:	8a 81       	ldd	r24, Y+2	; 0x02
    38e2:	80 31       	cpi	r24, 0x10	; 16
    38e4:	90 f3       	brcs	.-28     	; 0x38ca <Keypad_GetPressedButton+0x14>
        if (Keypad_GetButtonStatePooling(i) == KEYPAD_STATE_PRESSED) {
            pressed_button = i;
            break;
        }
    }
    return pressed_button;
    38e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    38e8:	0f 90       	pop	r0
    38ea:	0f 90       	pop	r0
    38ec:	cf 91       	pop	r28
    38ee:	df 91       	pop	r29
    38f0:	08 95       	ret

000038f2 <LCD_Init>:

static void LCD_SendData(u8 data);
static void LCD_SendCommand(u8 command);
static void LCD_InitPinsMode(void);

void LCD_Init(void) {
    38f2:	df 93       	push	r29
    38f4:	cf 93       	push	r28
    38f6:	cd b7       	in	r28, 0x3d	; 61
    38f8:	de b7       	in	r29, 0x3e	; 62
    38fa:	2f 97       	sbiw	r28, 0x0f	; 15
    38fc:	0f b6       	in	r0, 0x3f	; 63
    38fe:	f8 94       	cli
    3900:	de bf       	out	0x3e, r29	; 62
    3902:	0f be       	out	0x3f, r0	; 63
    3904:	cd bf       	out	0x3d, r28	; 61
    u8 command = 0;
    3906:	1f 86       	std	Y+15, r1	; 0x0f
    LCD_InitPinsMode();
    3908:	0e 94 50 20 	call	0x40a0	; 0x40a0 <LCD_InitPinsMode>
    390c:	80 e0       	ldi	r24, 0x00	; 0
    390e:	90 e0       	ldi	r25, 0x00	; 0
    3910:	a0 ef       	ldi	r26, 0xF0	; 240
    3912:	b1 e4       	ldi	r27, 0x41	; 65
    3914:	8b 87       	std	Y+11, r24	; 0x0b
    3916:	9c 87       	std	Y+12, r25	; 0x0c
    3918:	ad 87       	std	Y+13, r26	; 0x0d
    391a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    391c:	6b 85       	ldd	r22, Y+11	; 0x0b
    391e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3920:	8d 85       	ldd	r24, Y+13	; 0x0d
    3922:	9e 85       	ldd	r25, Y+14	; 0x0e
    3924:	20 e0       	ldi	r18, 0x00	; 0
    3926:	30 e0       	ldi	r19, 0x00	; 0
    3928:	4a ef       	ldi	r20, 0xFA	; 250
    392a:	54 e4       	ldi	r21, 0x44	; 68
    392c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3930:	dc 01       	movw	r26, r24
    3932:	cb 01       	movw	r24, r22
    3934:	8f 83       	std	Y+7, r24	; 0x07
    3936:	98 87       	std	Y+8, r25	; 0x08
    3938:	a9 87       	std	Y+9, r26	; 0x09
    393a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    393c:	6f 81       	ldd	r22, Y+7	; 0x07
    393e:	78 85       	ldd	r23, Y+8	; 0x08
    3940:	89 85       	ldd	r24, Y+9	; 0x09
    3942:	9a 85       	ldd	r25, Y+10	; 0x0a
    3944:	20 e0       	ldi	r18, 0x00	; 0
    3946:	30 e0       	ldi	r19, 0x00	; 0
    3948:	40 e8       	ldi	r20, 0x80	; 128
    394a:	5f e3       	ldi	r21, 0x3F	; 63
    394c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3950:	88 23       	and	r24, r24
    3952:	2c f4       	brge	.+10     	; 0x395e <LCD_Init+0x6c>
		__ticks = 1;
    3954:	81 e0       	ldi	r24, 0x01	; 1
    3956:	90 e0       	ldi	r25, 0x00	; 0
    3958:	9e 83       	std	Y+6, r25	; 0x06
    395a:	8d 83       	std	Y+5, r24	; 0x05
    395c:	3f c0       	rjmp	.+126    	; 0x39dc <LCD_Init+0xea>
	else if (__tmp > 65535)
    395e:	6f 81       	ldd	r22, Y+7	; 0x07
    3960:	78 85       	ldd	r23, Y+8	; 0x08
    3962:	89 85       	ldd	r24, Y+9	; 0x09
    3964:	9a 85       	ldd	r25, Y+10	; 0x0a
    3966:	20 e0       	ldi	r18, 0x00	; 0
    3968:	3f ef       	ldi	r19, 0xFF	; 255
    396a:	4f e7       	ldi	r20, 0x7F	; 127
    396c:	57 e4       	ldi	r21, 0x47	; 71
    396e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3972:	18 16       	cp	r1, r24
    3974:	4c f5       	brge	.+82     	; 0x39c8 <LCD_Init+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3976:	6b 85       	ldd	r22, Y+11	; 0x0b
    3978:	7c 85       	ldd	r23, Y+12	; 0x0c
    397a:	8d 85       	ldd	r24, Y+13	; 0x0d
    397c:	9e 85       	ldd	r25, Y+14	; 0x0e
    397e:	20 e0       	ldi	r18, 0x00	; 0
    3980:	30 e0       	ldi	r19, 0x00	; 0
    3982:	40 e2       	ldi	r20, 0x20	; 32
    3984:	51 e4       	ldi	r21, 0x41	; 65
    3986:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    398a:	dc 01       	movw	r26, r24
    398c:	cb 01       	movw	r24, r22
    398e:	bc 01       	movw	r22, r24
    3990:	cd 01       	movw	r24, r26
    3992:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3996:	dc 01       	movw	r26, r24
    3998:	cb 01       	movw	r24, r22
    399a:	9e 83       	std	Y+6, r25	; 0x06
    399c:	8d 83       	std	Y+5, r24	; 0x05
    399e:	0f c0       	rjmp	.+30     	; 0x39be <LCD_Init+0xcc>
    39a0:	88 ec       	ldi	r24, 0xC8	; 200
    39a2:	90 e0       	ldi	r25, 0x00	; 0
    39a4:	9c 83       	std	Y+4, r25	; 0x04
    39a6:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    39a8:	8b 81       	ldd	r24, Y+3	; 0x03
    39aa:	9c 81       	ldd	r25, Y+4	; 0x04
    39ac:	01 97       	sbiw	r24, 0x01	; 1
    39ae:	f1 f7       	brne	.-4      	; 0x39ac <LCD_Init+0xba>
    39b0:	9c 83       	std	Y+4, r25	; 0x04
    39b2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39b4:	8d 81       	ldd	r24, Y+5	; 0x05
    39b6:	9e 81       	ldd	r25, Y+6	; 0x06
    39b8:	01 97       	sbiw	r24, 0x01	; 1
    39ba:	9e 83       	std	Y+6, r25	; 0x06
    39bc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39be:	8d 81       	ldd	r24, Y+5	; 0x05
    39c0:	9e 81       	ldd	r25, Y+6	; 0x06
    39c2:	00 97       	sbiw	r24, 0x00	; 0
    39c4:	69 f7       	brne	.-38     	; 0x39a0 <LCD_Init+0xae>
    39c6:	14 c0       	rjmp	.+40     	; 0x39f0 <LCD_Init+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39c8:	6f 81       	ldd	r22, Y+7	; 0x07
    39ca:	78 85       	ldd	r23, Y+8	; 0x08
    39cc:	89 85       	ldd	r24, Y+9	; 0x09
    39ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    39d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39d4:	dc 01       	movw	r26, r24
    39d6:	cb 01       	movw	r24, r22
    39d8:	9e 83       	std	Y+6, r25	; 0x06
    39da:	8d 83       	std	Y+5, r24	; 0x05
    39dc:	8d 81       	ldd	r24, Y+5	; 0x05
    39de:	9e 81       	ldd	r25, Y+6	; 0x06
    39e0:	9a 83       	std	Y+2, r25	; 0x02
    39e2:	89 83       	std	Y+1, r24	; 0x01
    39e4:	89 81       	ldd	r24, Y+1	; 0x01
    39e6:	9a 81       	ldd	r25, Y+2	; 0x02
    39e8:	01 97       	sbiw	r24, 0x01	; 1
    39ea:	f1 f7       	brne	.-4      	; 0x39e8 <LCD_Init+0xf6>
    39ec:	9a 83       	std	Y+2, r25	; 0x02
    39ee:	89 83       	std	Y+1, r24	; 0x01

    /* Function Set:
        N: 1 (two lines)
        F: 0 (5x7)
    */
    command = 0b00110000;
    39f0:	80 e3       	ldi	r24, 0x30	; 48
    39f2:	8f 87       	std	Y+15, r24	; 0x0f
    #if (LCD_MODE_LINES == LCD_TWO_LINES)
        SET_BIT(command, 3);
    39f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    39f6:	88 60       	ori	r24, 0x08	; 8
    39f8:	8f 87       	std	Y+15, r24	; 0x0f
    #endif
    #if (LCD_MODE_DOTS == LCD_DOTS_5X10)
        SET_BIT(command, 2);
    39fa:	8f 85       	ldd	r24, Y+15	; 0x0f
    39fc:	84 60       	ori	r24, 0x04	; 4
    39fe:	8f 87       	std	Y+15, r24	; 0x0f
    #endif
    LCD_SendCommand(command);
    3a00:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a02:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <LCD_SendCommand>
    /* Display ON/OFF
        D: 1 (Display ON)
        C: 0 (Cursor off)
        B: 0 (Cursor not blink)
    */
    command = 0b00001000;
    3a06:	88 e0       	ldi	r24, 0x08	; 8
    3a08:	8f 87       	std	Y+15, r24	; 0x0f
    #if (LCD_MODE_DISPLAY == LCD_DISPLAY_ON)
        SET_BIT(command, 2);
    3a0a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a0c:	84 60       	ori	r24, 0x04	; 4
    3a0e:	8f 87       	std	Y+15, r24	; 0x0f
    #endif
    #if (LCD_MODE_CURSOR == LCD_CURSOR_ON_BLINK)
        SET_BIT(command, 0);
    3a10:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a12:	81 60       	ori	r24, 0x01	; 1
    3a14:	8f 87       	std	Y+15, r24	; 0x0f
        SET_BIT(command, 1);
    3a16:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a18:	82 60       	ori	r24, 0x02	; 2
    3a1a:	8f 87       	std	Y+15, r24	; 0x0f
    #endif
    #if (LCD_MODE_CURSOR == LCD_CURSOR_ON_NO_BLINK)
        SET_BIT(command, 1);
    3a1c:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a1e:	82 60       	ori	r24, 0x02	; 2
    3a20:	8f 87       	std	Y+15, r24	; 0x0f
    #endif
    LCD_SendCommand(command);
    3a22:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a24:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <LCD_SendCommand>

    /* Display Clear */
    LCD_SendCommand(0b00000001);
    3a28:	81 e0       	ldi	r24, 0x01	; 1
    3a2a:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <LCD_SendCommand>
}
    3a2e:	2f 96       	adiw	r28, 0x0f	; 15
    3a30:	0f b6       	in	r0, 0x3f	; 63
    3a32:	f8 94       	cli
    3a34:	de bf       	out	0x3e, r29	; 62
    3a36:	0f be       	out	0x3f, r0	; 63
    3a38:	cd bf       	out	0x3d, r28	; 61
    3a3a:	cf 91       	pop	r28
    3a3c:	df 91       	pop	r29
    3a3e:	08 95       	ret

00003a40 <LCD_Clear>:


void LCD_Clear (void) {
    3a40:	df 93       	push	r29
    3a42:	cf 93       	push	r28
    3a44:	cd b7       	in	r28, 0x3d	; 61
    3a46:	de b7       	in	r29, 0x3e	; 62
    LCD_SendCommand(0b00000001);
    3a48:	81 e0       	ldi	r24, 0x01	; 1
    3a4a:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <LCD_SendCommand>
}
    3a4e:	cf 91       	pop	r28
    3a50:	df 91       	pop	r29
    3a52:	08 95       	ret

00003a54 <LCD_DisplayCharacter>:

void LCD_DisplayCharacter (u8 data) {
    3a54:	df 93       	push	r29
    3a56:	cf 93       	push	r28
    3a58:	0f 92       	push	r0
    3a5a:	cd b7       	in	r28, 0x3d	; 61
    3a5c:	de b7       	in	r29, 0x3e	; 62
    3a5e:	89 83       	std	Y+1, r24	; 0x01
    LCD_SendData(data);
    3a60:	89 81       	ldd	r24, Y+1	; 0x01
    3a62:	0e 94 65 1f 	call	0x3eca	; 0x3eca <LCD_SendData>
}
    3a66:	0f 90       	pop	r0
    3a68:	cf 91       	pop	r28
    3a6a:	df 91       	pop	r29
    3a6c:	08 95       	ret

00003a6e <LCD_DisplayString>:

void LCD_DisplayString (u8 *str) {
    3a6e:	df 93       	push	r29
    3a70:	cf 93       	push	r28
    3a72:	00 d0       	rcall	.+0      	; 0x3a74 <LCD_DisplayString+0x6>
    3a74:	0f 92       	push	r0
    3a76:	cd b7       	in	r28, 0x3d	; 61
    3a78:	de b7       	in	r29, 0x3e	; 62
    3a7a:	9b 83       	std	Y+3, r25	; 0x03
    3a7c:	8a 83       	std	Y+2, r24	; 0x02
    u8 i=0;
    3a7e:	19 82       	std	Y+1, r1	; 0x01
    3a80:	0e c0       	rjmp	.+28     	; 0x3a9e <LCD_DisplayString+0x30>
    while(str[i] != '\0') {
        LCD_DisplayCharacter(str[i]);
    3a82:	89 81       	ldd	r24, Y+1	; 0x01
    3a84:	28 2f       	mov	r18, r24
    3a86:	30 e0       	ldi	r19, 0x00	; 0
    3a88:	8a 81       	ldd	r24, Y+2	; 0x02
    3a8a:	9b 81       	ldd	r25, Y+3	; 0x03
    3a8c:	fc 01       	movw	r30, r24
    3a8e:	e2 0f       	add	r30, r18
    3a90:	f3 1f       	adc	r31, r19
    3a92:	80 81       	ld	r24, Z
    3a94:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <LCD_DisplayCharacter>
        i++;
    3a98:	89 81       	ldd	r24, Y+1	; 0x01
    3a9a:	8f 5f       	subi	r24, 0xFF	; 255
    3a9c:	89 83       	std	Y+1, r24	; 0x01
    LCD_SendData(data);
}

void LCD_DisplayString (u8 *str) {
    u8 i=0;
    while(str[i] != '\0') {
    3a9e:	89 81       	ldd	r24, Y+1	; 0x01
    3aa0:	28 2f       	mov	r18, r24
    3aa2:	30 e0       	ldi	r19, 0x00	; 0
    3aa4:	8a 81       	ldd	r24, Y+2	; 0x02
    3aa6:	9b 81       	ldd	r25, Y+3	; 0x03
    3aa8:	fc 01       	movw	r30, r24
    3aaa:	e2 0f       	add	r30, r18
    3aac:	f3 1f       	adc	r31, r19
    3aae:	80 81       	ld	r24, Z
    3ab0:	88 23       	and	r24, r24
    3ab2:	39 f7       	brne	.-50     	; 0x3a82 <LCD_DisplayString+0x14>
        LCD_DisplayCharacter(str[i]);
        i++;
    }
}
    3ab4:	0f 90       	pop	r0
    3ab6:	0f 90       	pop	r0
    3ab8:	0f 90       	pop	r0
    3aba:	cf 91       	pop	r28
    3abc:	df 91       	pop	r29
    3abe:	08 95       	ret

00003ac0 <LCD_SetCursorPosition>:

void LCD_SetCursorPosition(u8 row, u8 column) {
    3ac0:	df 93       	push	r29
    3ac2:	cf 93       	push	r28
    3ac4:	00 d0       	rcall	.+0      	; 0x3ac6 <LCD_SetCursorPosition+0x6>
    3ac6:	0f 92       	push	r0
    3ac8:	cd b7       	in	r28, 0x3d	; 61
    3aca:	de b7       	in	r29, 0x3e	; 62
    3acc:	8a 83       	std	Y+2, r24	; 0x02
    3ace:	6b 83       	std	Y+3, r22	; 0x03
    u8 address = column + row*0x40;
    3ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    3ad2:	88 2f       	mov	r24, r24
    3ad4:	90 e0       	ldi	r25, 0x00	; 0
    3ad6:	00 24       	eor	r0, r0
    3ad8:	96 95       	lsr	r25
    3ada:	87 95       	ror	r24
    3adc:	07 94       	ror	r0
    3ade:	96 95       	lsr	r25
    3ae0:	87 95       	ror	r24
    3ae2:	07 94       	ror	r0
    3ae4:	98 2f       	mov	r25, r24
    3ae6:	80 2d       	mov	r24, r0
    3ae8:	98 2f       	mov	r25, r24
    3aea:	8b 81       	ldd	r24, Y+3	; 0x03
    3aec:	89 0f       	add	r24, r25
    3aee:	89 83       	std	Y+1, r24	; 0x01
    SET_BIT(address, 7);
    3af0:	89 81       	ldd	r24, Y+1	; 0x01
    3af2:	80 68       	ori	r24, 0x80	; 128
    3af4:	89 83       	std	Y+1, r24	; 0x01
    LCD_SendCommand(address);
    3af6:	89 81       	ldd	r24, Y+1	; 0x01
    3af8:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <LCD_SendCommand>
}
    3afc:	0f 90       	pop	r0
    3afe:	0f 90       	pop	r0
    3b00:	0f 90       	pop	r0
    3b02:	cf 91       	pop	r28
    3b04:	df 91       	pop	r29
    3b06:	08 95       	ret

00003b08 <LCD_DisplayNumber>:


void LCD_DisplayNumber (s32 number) {
    3b08:	ef 92       	push	r14
    3b0a:	ff 92       	push	r15
    3b0c:	0f 93       	push	r16
    3b0e:	1f 93       	push	r17
    3b10:	df 93       	push	r29
    3b12:	cf 93       	push	r28
    3b14:	cd b7       	in	r28, 0x3d	; 61
    3b16:	de b7       	in	r29, 0x3e	; 62
    3b18:	2a 97       	sbiw	r28, 0x0a	; 10
    3b1a:	0f b6       	in	r0, 0x3f	; 63
    3b1c:	f8 94       	cli
    3b1e:	de bf       	out	0x3e, r29	; 62
    3b20:	0f be       	out	0x3f, r0	; 63
    3b22:	cd bf       	out	0x3d, r28	; 61
    3b24:	6f 83       	std	Y+7, r22	; 0x07
    3b26:	78 87       	std	Y+8, r23	; 0x08
    3b28:	89 87       	std	Y+9, r24	; 0x09
    3b2a:	9a 87       	std	Y+10, r25	; 0x0a
    u32 reversed_number = 0;
    3b2c:	1b 82       	std	Y+3, r1	; 0x03
    3b2e:	1c 82       	std	Y+4, r1	; 0x04
    3b30:	1d 82       	std	Y+5, r1	; 0x05
    3b32:	1e 82       	std	Y+6, r1	; 0x06
    u8 digits = 0;
    3b34:	1a 82       	std	Y+2, r1	; 0x02
    if (number < 0) {
    3b36:	8f 81       	ldd	r24, Y+7	; 0x07
    3b38:	98 85       	ldd	r25, Y+8	; 0x08
    3b3a:	a9 85       	ldd	r26, Y+9	; 0x09
    3b3c:	ba 85       	ldd	r27, Y+10	; 0x0a
    3b3e:	bb 23       	and	r27, r27
    3b40:	9c f4       	brge	.+38     	; 0x3b68 <LCD_DisplayNumber+0x60>
        number = number*-1;
    3b42:	8f 81       	ldd	r24, Y+7	; 0x07
    3b44:	98 85       	ldd	r25, Y+8	; 0x08
    3b46:	a9 85       	ldd	r26, Y+9	; 0x09
    3b48:	ba 85       	ldd	r27, Y+10	; 0x0a
    3b4a:	b0 95       	com	r27
    3b4c:	a0 95       	com	r26
    3b4e:	90 95       	com	r25
    3b50:	81 95       	neg	r24
    3b52:	9f 4f       	sbci	r25, 0xFF	; 255
    3b54:	af 4f       	sbci	r26, 0xFF	; 255
    3b56:	bf 4f       	sbci	r27, 0xFF	; 255
    3b58:	8f 83       	std	Y+7, r24	; 0x07
    3b5a:	98 87       	std	Y+8, r25	; 0x08
    3b5c:	a9 87       	std	Y+9, r26	; 0x09
    3b5e:	ba 87       	std	Y+10, r27	; 0x0a
        LCD_DisplayCharacter('-');
    3b60:	8d e2       	ldi	r24, 0x2D	; 45
    3b62:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <LCD_DisplayCharacter>
    3b66:	45 c0       	rjmp	.+138    	; 0x3bf2 <LCD_DisplayNumber+0xea>
    }
    else if (number == 0) {
    3b68:	8f 81       	ldd	r24, Y+7	; 0x07
    3b6a:	98 85       	ldd	r25, Y+8	; 0x08
    3b6c:	a9 85       	ldd	r26, Y+9	; 0x09
    3b6e:	ba 85       	ldd	r27, Y+10	; 0x0a
    3b70:	00 97       	sbiw	r24, 0x00	; 0
    3b72:	a1 05       	cpc	r26, r1
    3b74:	b1 05       	cpc	r27, r1
    3b76:	e9 f5       	brne	.+122    	; 0x3bf2 <LCD_DisplayNumber+0xea>
        LCD_DisplayCharacter('0');
    3b78:	80 e3       	ldi	r24, 0x30	; 48
    3b7a:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <LCD_DisplayCharacter>
    3b7e:	39 c0       	rjmp	.+114    	; 0x3bf2 <LCD_DisplayNumber+0xea>
    }
    while (number != 0)
    {
        reversed_number = (reversed_number*10) + (number%10);
    3b80:	8b 81       	ldd	r24, Y+3	; 0x03
    3b82:	9c 81       	ldd	r25, Y+4	; 0x04
    3b84:	ad 81       	ldd	r26, Y+5	; 0x05
    3b86:	be 81       	ldd	r27, Y+6	; 0x06
    3b88:	2a e0       	ldi	r18, 0x0A	; 10
    3b8a:	30 e0       	ldi	r19, 0x00	; 0
    3b8c:	40 e0       	ldi	r20, 0x00	; 0
    3b8e:	50 e0       	ldi	r21, 0x00	; 0
    3b90:	bc 01       	movw	r22, r24
    3b92:	cd 01       	movw	r24, r26
    3b94:	0e 94 96 26 	call	0x4d2c	; 0x4d2c <__mulsi3>
    3b98:	7b 01       	movw	r14, r22
    3b9a:	8c 01       	movw	r16, r24
    3b9c:	8f 81       	ldd	r24, Y+7	; 0x07
    3b9e:	98 85       	ldd	r25, Y+8	; 0x08
    3ba0:	a9 85       	ldd	r26, Y+9	; 0x09
    3ba2:	ba 85       	ldd	r27, Y+10	; 0x0a
    3ba4:	2a e0       	ldi	r18, 0x0A	; 10
    3ba6:	30 e0       	ldi	r19, 0x00	; 0
    3ba8:	40 e0       	ldi	r20, 0x00	; 0
    3baa:	50 e0       	ldi	r21, 0x00	; 0
    3bac:	bc 01       	movw	r22, r24
    3bae:	cd 01       	movw	r24, r26
    3bb0:	0e 94 f7 26 	call	0x4dee	; 0x4dee <__divmodsi4>
    3bb4:	dc 01       	movw	r26, r24
    3bb6:	cb 01       	movw	r24, r22
    3bb8:	8e 0d       	add	r24, r14
    3bba:	9f 1d       	adc	r25, r15
    3bbc:	a0 1f       	adc	r26, r16
    3bbe:	b1 1f       	adc	r27, r17
    3bc0:	8b 83       	std	Y+3, r24	; 0x03
    3bc2:	9c 83       	std	Y+4, r25	; 0x04
    3bc4:	ad 83       	std	Y+5, r26	; 0x05
    3bc6:	be 83       	std	Y+6, r27	; 0x06
        number = number / 10;
    3bc8:	8f 81       	ldd	r24, Y+7	; 0x07
    3bca:	98 85       	ldd	r25, Y+8	; 0x08
    3bcc:	a9 85       	ldd	r26, Y+9	; 0x09
    3bce:	ba 85       	ldd	r27, Y+10	; 0x0a
    3bd0:	2a e0       	ldi	r18, 0x0A	; 10
    3bd2:	30 e0       	ldi	r19, 0x00	; 0
    3bd4:	40 e0       	ldi	r20, 0x00	; 0
    3bd6:	50 e0       	ldi	r21, 0x00	; 0
    3bd8:	bc 01       	movw	r22, r24
    3bda:	cd 01       	movw	r24, r26
    3bdc:	0e 94 f7 26 	call	0x4dee	; 0x4dee <__divmodsi4>
    3be0:	da 01       	movw	r26, r20
    3be2:	c9 01       	movw	r24, r18
    3be4:	8f 83       	std	Y+7, r24	; 0x07
    3be6:	98 87       	std	Y+8, r25	; 0x08
    3be8:	a9 87       	std	Y+9, r26	; 0x09
    3bea:	ba 87       	std	Y+10, r27	; 0x0a
        digits++;
    3bec:	8a 81       	ldd	r24, Y+2	; 0x02
    3bee:	8f 5f       	subi	r24, 0xFF	; 255
    3bf0:	8a 83       	std	Y+2, r24	; 0x02
        LCD_DisplayCharacter('-');
    }
    else if (number == 0) {
        LCD_DisplayCharacter('0');
    }
    while (number != 0)
    3bf2:	8f 81       	ldd	r24, Y+7	; 0x07
    3bf4:	98 85       	ldd	r25, Y+8	; 0x08
    3bf6:	a9 85       	ldd	r26, Y+9	; 0x09
    3bf8:	ba 85       	ldd	r27, Y+10	; 0x0a
    3bfa:	00 97       	sbiw	r24, 0x00	; 0
    3bfc:	a1 05       	cpc	r26, r1
    3bfe:	b1 05       	cpc	r27, r1
    3c00:	09 f0       	breq	.+2      	; 0x3c04 <LCD_DisplayNumber+0xfc>
    3c02:	be cf       	rjmp	.-132    	; 0x3b80 <LCD_DisplayNumber+0x78>
    3c04:	2a c0       	rjmp	.+84     	; 0x3c5a <LCD_DisplayNumber+0x152>
        number = number / 10;
        digits++;
    }
    while (reversed_number != 0)
    {
        u8 data = reversed_number % 10;
    3c06:	8b 81       	ldd	r24, Y+3	; 0x03
    3c08:	9c 81       	ldd	r25, Y+4	; 0x04
    3c0a:	ad 81       	ldd	r26, Y+5	; 0x05
    3c0c:	be 81       	ldd	r27, Y+6	; 0x06
    3c0e:	2a e0       	ldi	r18, 0x0A	; 10
    3c10:	30 e0       	ldi	r19, 0x00	; 0
    3c12:	40 e0       	ldi	r20, 0x00	; 0
    3c14:	50 e0       	ldi	r21, 0x00	; 0
    3c16:	bc 01       	movw	r22, r24
    3c18:	cd 01       	movw	r24, r26
    3c1a:	0e 94 d5 26 	call	0x4daa	; 0x4daa <__udivmodsi4>
    3c1e:	dc 01       	movw	r26, r24
    3c20:	cb 01       	movw	r24, r22
    3c22:	89 83       	std	Y+1, r24	; 0x01
        data = data + '0';
    3c24:	89 81       	ldd	r24, Y+1	; 0x01
    3c26:	80 5d       	subi	r24, 0xD0	; 208
    3c28:	89 83       	std	Y+1, r24	; 0x01
        LCD_DisplayCharacter(data);
    3c2a:	89 81       	ldd	r24, Y+1	; 0x01
    3c2c:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <LCD_DisplayCharacter>
        reversed_number = reversed_number / 10;
    3c30:	8b 81       	ldd	r24, Y+3	; 0x03
    3c32:	9c 81       	ldd	r25, Y+4	; 0x04
    3c34:	ad 81       	ldd	r26, Y+5	; 0x05
    3c36:	be 81       	ldd	r27, Y+6	; 0x06
    3c38:	2a e0       	ldi	r18, 0x0A	; 10
    3c3a:	30 e0       	ldi	r19, 0x00	; 0
    3c3c:	40 e0       	ldi	r20, 0x00	; 0
    3c3e:	50 e0       	ldi	r21, 0x00	; 0
    3c40:	bc 01       	movw	r22, r24
    3c42:	cd 01       	movw	r24, r26
    3c44:	0e 94 d5 26 	call	0x4daa	; 0x4daa <__udivmodsi4>
    3c48:	da 01       	movw	r26, r20
    3c4a:	c9 01       	movw	r24, r18
    3c4c:	8b 83       	std	Y+3, r24	; 0x03
    3c4e:	9c 83       	std	Y+4, r25	; 0x04
    3c50:	ad 83       	std	Y+5, r26	; 0x05
    3c52:	be 83       	std	Y+6, r27	; 0x06
        digits--;
    3c54:	8a 81       	ldd	r24, Y+2	; 0x02
    3c56:	81 50       	subi	r24, 0x01	; 1
    3c58:	8a 83       	std	Y+2, r24	; 0x02
    {
        reversed_number = (reversed_number*10) + (number%10);
        number = number / 10;
        digits++;
    }
    while (reversed_number != 0)
    3c5a:	8b 81       	ldd	r24, Y+3	; 0x03
    3c5c:	9c 81       	ldd	r25, Y+4	; 0x04
    3c5e:	ad 81       	ldd	r26, Y+5	; 0x05
    3c60:	be 81       	ldd	r27, Y+6	; 0x06
    3c62:	00 97       	sbiw	r24, 0x00	; 0
    3c64:	a1 05       	cpc	r26, r1
    3c66:	b1 05       	cpc	r27, r1
    3c68:	71 f6       	brne	.-100    	; 0x3c06 <LCD_DisplayNumber+0xfe>
    3c6a:	06 c0       	rjmp	.+12     	; 0x3c78 <LCD_DisplayNumber+0x170>
        LCD_DisplayCharacter(data);
        reversed_number = reversed_number / 10;
        digits--;
    }
    while (digits != 0) {
        LCD_DisplayCharacter('0');
    3c6c:	80 e3       	ldi	r24, 0x30	; 48
    3c6e:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <LCD_DisplayCharacter>
        digits--;
    3c72:	8a 81       	ldd	r24, Y+2	; 0x02
    3c74:	81 50       	subi	r24, 0x01	; 1
    3c76:	8a 83       	std	Y+2, r24	; 0x02
        data = data + '0';
        LCD_DisplayCharacter(data);
        reversed_number = reversed_number / 10;
        digits--;
    }
    while (digits != 0) {
    3c78:	8a 81       	ldd	r24, Y+2	; 0x02
    3c7a:	88 23       	and	r24, r24
    3c7c:	b9 f7       	brne	.-18     	; 0x3c6c <LCD_DisplayNumber+0x164>
        LCD_DisplayCharacter('0');
        digits--;
    }

}
    3c7e:	2a 96       	adiw	r28, 0x0a	; 10
    3c80:	0f b6       	in	r0, 0x3f	; 63
    3c82:	f8 94       	cli
    3c84:	de bf       	out	0x3e, r29	; 62
    3c86:	0f be       	out	0x3f, r0	; 63
    3c88:	cd bf       	out	0x3d, r28	; 61
    3c8a:	cf 91       	pop	r28
    3c8c:	df 91       	pop	r29
    3c8e:	1f 91       	pop	r17
    3c90:	0f 91       	pop	r16
    3c92:	ff 90       	pop	r15
    3c94:	ef 90       	pop	r14
    3c96:	08 95       	ret

00003c98 <LCD_ShiftLeft>:

void LCD_ShiftLeft (u8 counter) {
    3c98:	df 93       	push	r29
    3c9a:	cf 93       	push	r28
    3c9c:	00 d0       	rcall	.+0      	; 0x3c9e <LCD_ShiftLeft+0x6>
    3c9e:	cd b7       	in	r28, 0x3d	; 61
    3ca0:	de b7       	in	r29, 0x3e	; 62
    3ca2:	8a 83       	std	Y+2, r24	; 0x02
    u8 i;
    for (i=0; i<counter; i++) {
    3ca4:	19 82       	std	Y+1, r1	; 0x01
    3ca6:	06 c0       	rjmp	.+12     	; 0x3cb4 <LCD_ShiftLeft+0x1c>
        LCD_SendCommand(0b00011000);
    3ca8:	88 e1       	ldi	r24, 0x18	; 24
    3caa:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <LCD_SendCommand>

}

void LCD_ShiftLeft (u8 counter) {
    u8 i;
    for (i=0; i<counter; i++) {
    3cae:	89 81       	ldd	r24, Y+1	; 0x01
    3cb0:	8f 5f       	subi	r24, 0xFF	; 255
    3cb2:	89 83       	std	Y+1, r24	; 0x01
    3cb4:	99 81       	ldd	r25, Y+1	; 0x01
    3cb6:	8a 81       	ldd	r24, Y+2	; 0x02
    3cb8:	98 17       	cp	r25, r24
    3cba:	b0 f3       	brcs	.-20     	; 0x3ca8 <LCD_ShiftLeft+0x10>
        LCD_SendCommand(0b00011000);
    }
}
    3cbc:	0f 90       	pop	r0
    3cbe:	0f 90       	pop	r0
    3cc0:	cf 91       	pop	r28
    3cc2:	df 91       	pop	r29
    3cc4:	08 95       	ret

00003cc6 <LCD_ShiftRight>:
void LCD_ShiftRight (u8 counter) {
    3cc6:	df 93       	push	r29
    3cc8:	cf 93       	push	r28
    3cca:	00 d0       	rcall	.+0      	; 0x3ccc <LCD_ShiftRight+0x6>
    3ccc:	cd b7       	in	r28, 0x3d	; 61
    3cce:	de b7       	in	r29, 0x3e	; 62
    3cd0:	8a 83       	std	Y+2, r24	; 0x02
    u8 i;
    for (i=0; i<counter; i++) {
    3cd2:	19 82       	std	Y+1, r1	; 0x01
    3cd4:	06 c0       	rjmp	.+12     	; 0x3ce2 <LCD_ShiftRight+0x1c>
        LCD_SendCommand(0b00011100);
    3cd6:	8c e1       	ldi	r24, 0x1C	; 28
    3cd8:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <LCD_SendCommand>
        LCD_SendCommand(0b00011000);
    }
}
void LCD_ShiftRight (u8 counter) {
    u8 i;
    for (i=0; i<counter; i++) {
    3cdc:	89 81       	ldd	r24, Y+1	; 0x01
    3cde:	8f 5f       	subi	r24, 0xFF	; 255
    3ce0:	89 83       	std	Y+1, r24	; 0x01
    3ce2:	99 81       	ldd	r25, Y+1	; 0x01
    3ce4:	8a 81       	ldd	r24, Y+2	; 0x02
    3ce6:	98 17       	cp	r25, r24
    3ce8:	b0 f3       	brcs	.-20     	; 0x3cd6 <LCD_ShiftRight+0x10>
        LCD_SendCommand(0b00011100);
    }
}
    3cea:	0f 90       	pop	r0
    3cec:	0f 90       	pop	r0
    3cee:	cf 91       	pop	r28
    3cf0:	df 91       	pop	r29
    3cf2:	08 95       	ret

00003cf4 <LCD_SendCommand>:

static void LCD_SendCommand(u8 command) {
    3cf4:	df 93       	push	r29
    3cf6:	cf 93       	push	r28
    3cf8:	cd b7       	in	r28, 0x3d	; 61
    3cfa:	de b7       	in	r29, 0x3e	; 62
    3cfc:	2f 97       	sbiw	r28, 0x0f	; 15
    3cfe:	0f b6       	in	r0, 0x3f	; 63
    3d00:	f8 94       	cli
    3d02:	de bf       	out	0x3e, r29	; 62
    3d04:	0f be       	out	0x3f, r0	; 63
    3d06:	cd bf       	out	0x3d, r28	; 61
    3d08:	8f 87       	std	Y+15, r24	; 0x0f
    /* Set Control Pins:
        RS : 0 Command
        RW : 0 Write
    */
    DIO_SetPinLevel(LCD_PIN_RS, DIO_LOW);
    3d0a:	81 e0       	ldi	r24, 0x01	; 1
    3d0c:	62 e0       	ldi	r22, 0x02	; 2
    3d0e:	40 e0       	ldi	r20, 0x00	; 0
    3d10:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_RW, DIO_LOW);
    3d14:	81 e0       	ldi	r24, 0x01	; 1
    3d16:	61 e0       	ldi	r22, 0x01	; 1
    3d18:	40 e0       	ldi	r20, 0x00	; 0
    3d1a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>

    /* Set Data Pins */
    DIO_SetPinLevel(LCD_PIN_D0, GET_BIT(command, 0));
    3d1e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d20:	98 2f       	mov	r25, r24
    3d22:	91 70       	andi	r25, 0x01	; 1
    3d24:	82 e0       	ldi	r24, 0x02	; 2
    3d26:	67 e0       	ldi	r22, 0x07	; 7
    3d28:	49 2f       	mov	r20, r25
    3d2a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D1, GET_BIT(command, 1));
    3d2e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d30:	86 95       	lsr	r24
    3d32:	98 2f       	mov	r25, r24
    3d34:	91 70       	andi	r25, 0x01	; 1
    3d36:	82 e0       	ldi	r24, 0x02	; 2
    3d38:	66 e0       	ldi	r22, 0x06	; 6
    3d3a:	49 2f       	mov	r20, r25
    3d3c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D2, GET_BIT(command, 2));
    3d40:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d42:	86 95       	lsr	r24
    3d44:	86 95       	lsr	r24
    3d46:	98 2f       	mov	r25, r24
    3d48:	91 70       	andi	r25, 0x01	; 1
    3d4a:	82 e0       	ldi	r24, 0x02	; 2
    3d4c:	65 e0       	ldi	r22, 0x05	; 5
    3d4e:	49 2f       	mov	r20, r25
    3d50:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D3, GET_BIT(command, 3));
    3d54:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d56:	86 95       	lsr	r24
    3d58:	86 95       	lsr	r24
    3d5a:	86 95       	lsr	r24
    3d5c:	98 2f       	mov	r25, r24
    3d5e:	91 70       	andi	r25, 0x01	; 1
    3d60:	82 e0       	ldi	r24, 0x02	; 2
    3d62:	64 e0       	ldi	r22, 0x04	; 4
    3d64:	49 2f       	mov	r20, r25
    3d66:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D4, GET_BIT(command, 4));
    3d6a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d6c:	82 95       	swap	r24
    3d6e:	8f 70       	andi	r24, 0x0F	; 15
    3d70:	98 2f       	mov	r25, r24
    3d72:	91 70       	andi	r25, 0x01	; 1
    3d74:	82 e0       	ldi	r24, 0x02	; 2
    3d76:	63 e0       	ldi	r22, 0x03	; 3
    3d78:	49 2f       	mov	r20, r25
    3d7a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D5, GET_BIT(command, 5));
    3d7e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d80:	82 95       	swap	r24
    3d82:	86 95       	lsr	r24
    3d84:	87 70       	andi	r24, 0x07	; 7
    3d86:	98 2f       	mov	r25, r24
    3d88:	91 70       	andi	r25, 0x01	; 1
    3d8a:	82 e0       	ldi	r24, 0x02	; 2
    3d8c:	62 e0       	ldi	r22, 0x02	; 2
    3d8e:	49 2f       	mov	r20, r25
    3d90:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D6, GET_BIT(command, 6));
    3d94:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d96:	82 95       	swap	r24
    3d98:	86 95       	lsr	r24
    3d9a:	86 95       	lsr	r24
    3d9c:	83 70       	andi	r24, 0x03	; 3
    3d9e:	98 2f       	mov	r25, r24
    3da0:	91 70       	andi	r25, 0x01	; 1
    3da2:	82 e0       	ldi	r24, 0x02	; 2
    3da4:	61 e0       	ldi	r22, 0x01	; 1
    3da6:	49 2f       	mov	r20, r25
    3da8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D7, GET_BIT(command, 7));
    3dac:	8f 85       	ldd	r24, Y+15	; 0x0f
    3dae:	98 2f       	mov	r25, r24
    3db0:	99 1f       	adc	r25, r25
    3db2:	99 27       	eor	r25, r25
    3db4:	99 1f       	adc	r25, r25
    3db6:	82 e0       	ldi	r24, 0x02	; 2
    3db8:	60 e0       	ldi	r22, 0x00	; 0
    3dba:	49 2f       	mov	r20, r25
    3dbc:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>

    DIO_SetPinLevel(LCD_PIN_E, DIO_HIGH);
    3dc0:	81 e0       	ldi	r24, 0x01	; 1
    3dc2:	60 e0       	ldi	r22, 0x00	; 0
    3dc4:	41 e0       	ldi	r20, 0x01	; 1
    3dc6:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    3dca:	80 e0       	ldi	r24, 0x00	; 0
    3dcc:	90 e0       	ldi	r25, 0x00	; 0
    3dce:	a0 e0       	ldi	r26, 0x00	; 0
    3dd0:	b0 e4       	ldi	r27, 0x40	; 64
    3dd2:	8b 87       	std	Y+11, r24	; 0x0b
    3dd4:	9c 87       	std	Y+12, r25	; 0x0c
    3dd6:	ad 87       	std	Y+13, r26	; 0x0d
    3dd8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3dda:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ddc:	7c 85       	ldd	r23, Y+12	; 0x0c
    3dde:	8d 85       	ldd	r24, Y+13	; 0x0d
    3de0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3de2:	20 e0       	ldi	r18, 0x00	; 0
    3de4:	30 e0       	ldi	r19, 0x00	; 0
    3de6:	4a ef       	ldi	r20, 0xFA	; 250
    3de8:	54 e4       	ldi	r21, 0x44	; 68
    3dea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3dee:	dc 01       	movw	r26, r24
    3df0:	cb 01       	movw	r24, r22
    3df2:	8f 83       	std	Y+7, r24	; 0x07
    3df4:	98 87       	std	Y+8, r25	; 0x08
    3df6:	a9 87       	std	Y+9, r26	; 0x09
    3df8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3dfa:	6f 81       	ldd	r22, Y+7	; 0x07
    3dfc:	78 85       	ldd	r23, Y+8	; 0x08
    3dfe:	89 85       	ldd	r24, Y+9	; 0x09
    3e00:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e02:	20 e0       	ldi	r18, 0x00	; 0
    3e04:	30 e0       	ldi	r19, 0x00	; 0
    3e06:	40 e8       	ldi	r20, 0x80	; 128
    3e08:	5f e3       	ldi	r21, 0x3F	; 63
    3e0a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3e0e:	88 23       	and	r24, r24
    3e10:	2c f4       	brge	.+10     	; 0x3e1c <LCD_SendCommand+0x128>
		__ticks = 1;
    3e12:	81 e0       	ldi	r24, 0x01	; 1
    3e14:	90 e0       	ldi	r25, 0x00	; 0
    3e16:	9e 83       	std	Y+6, r25	; 0x06
    3e18:	8d 83       	std	Y+5, r24	; 0x05
    3e1a:	3f c0       	rjmp	.+126    	; 0x3e9a <LCD_SendCommand+0x1a6>
	else if (__tmp > 65535)
    3e1c:	6f 81       	ldd	r22, Y+7	; 0x07
    3e1e:	78 85       	ldd	r23, Y+8	; 0x08
    3e20:	89 85       	ldd	r24, Y+9	; 0x09
    3e22:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e24:	20 e0       	ldi	r18, 0x00	; 0
    3e26:	3f ef       	ldi	r19, 0xFF	; 255
    3e28:	4f e7       	ldi	r20, 0x7F	; 127
    3e2a:	57 e4       	ldi	r21, 0x47	; 71
    3e2c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3e30:	18 16       	cp	r1, r24
    3e32:	4c f5       	brge	.+82     	; 0x3e86 <LCD_SendCommand+0x192>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e34:	6b 85       	ldd	r22, Y+11	; 0x0b
    3e36:	7c 85       	ldd	r23, Y+12	; 0x0c
    3e38:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e3a:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e3c:	20 e0       	ldi	r18, 0x00	; 0
    3e3e:	30 e0       	ldi	r19, 0x00	; 0
    3e40:	40 e2       	ldi	r20, 0x20	; 32
    3e42:	51 e4       	ldi	r21, 0x41	; 65
    3e44:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e48:	dc 01       	movw	r26, r24
    3e4a:	cb 01       	movw	r24, r22
    3e4c:	bc 01       	movw	r22, r24
    3e4e:	cd 01       	movw	r24, r26
    3e50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e54:	dc 01       	movw	r26, r24
    3e56:	cb 01       	movw	r24, r22
    3e58:	9e 83       	std	Y+6, r25	; 0x06
    3e5a:	8d 83       	std	Y+5, r24	; 0x05
    3e5c:	0f c0       	rjmp	.+30     	; 0x3e7c <LCD_SendCommand+0x188>
    3e5e:	88 ec       	ldi	r24, 0xC8	; 200
    3e60:	90 e0       	ldi	r25, 0x00	; 0
    3e62:	9c 83       	std	Y+4, r25	; 0x04
    3e64:	8b 83       	std	Y+3, r24	; 0x03
    3e66:	8b 81       	ldd	r24, Y+3	; 0x03
    3e68:	9c 81       	ldd	r25, Y+4	; 0x04
    3e6a:	01 97       	sbiw	r24, 0x01	; 1
    3e6c:	f1 f7       	brne	.-4      	; 0x3e6a <LCD_SendCommand+0x176>
    3e6e:	9c 83       	std	Y+4, r25	; 0x04
    3e70:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e72:	8d 81       	ldd	r24, Y+5	; 0x05
    3e74:	9e 81       	ldd	r25, Y+6	; 0x06
    3e76:	01 97       	sbiw	r24, 0x01	; 1
    3e78:	9e 83       	std	Y+6, r25	; 0x06
    3e7a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e7c:	8d 81       	ldd	r24, Y+5	; 0x05
    3e7e:	9e 81       	ldd	r25, Y+6	; 0x06
    3e80:	00 97       	sbiw	r24, 0x00	; 0
    3e82:	69 f7       	brne	.-38     	; 0x3e5e <LCD_SendCommand+0x16a>
    3e84:	14 c0       	rjmp	.+40     	; 0x3eae <LCD_SendCommand+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e86:	6f 81       	ldd	r22, Y+7	; 0x07
    3e88:	78 85       	ldd	r23, Y+8	; 0x08
    3e8a:	89 85       	ldd	r24, Y+9	; 0x09
    3e8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e8e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e92:	dc 01       	movw	r26, r24
    3e94:	cb 01       	movw	r24, r22
    3e96:	9e 83       	std	Y+6, r25	; 0x06
    3e98:	8d 83       	std	Y+5, r24	; 0x05
    3e9a:	8d 81       	ldd	r24, Y+5	; 0x05
    3e9c:	9e 81       	ldd	r25, Y+6	; 0x06
    3e9e:	9a 83       	std	Y+2, r25	; 0x02
    3ea0:	89 83       	std	Y+1, r24	; 0x01
    3ea2:	89 81       	ldd	r24, Y+1	; 0x01
    3ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    3ea6:	01 97       	sbiw	r24, 0x01	; 1
    3ea8:	f1 f7       	brne	.-4      	; 0x3ea6 <LCD_SendCommand+0x1b2>
    3eaa:	9a 83       	std	Y+2, r25	; 0x02
    3eac:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
    DIO_SetPinLevel(LCD_PIN_E, DIO_LOW);
    3eae:	81 e0       	ldi	r24, 0x01	; 1
    3eb0:	60 e0       	ldi	r22, 0x00	; 0
    3eb2:	40 e0       	ldi	r20, 0x00	; 0
    3eb4:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
}
    3eb8:	2f 96       	adiw	r28, 0x0f	; 15
    3eba:	0f b6       	in	r0, 0x3f	; 63
    3ebc:	f8 94       	cli
    3ebe:	de bf       	out	0x3e, r29	; 62
    3ec0:	0f be       	out	0x3f, r0	; 63
    3ec2:	cd bf       	out	0x3d, r28	; 61
    3ec4:	cf 91       	pop	r28
    3ec6:	df 91       	pop	r29
    3ec8:	08 95       	ret

00003eca <LCD_SendData>:

static void LCD_SendData(u8 data) {
    3eca:	df 93       	push	r29
    3ecc:	cf 93       	push	r28
    3ece:	cd b7       	in	r28, 0x3d	; 61
    3ed0:	de b7       	in	r29, 0x3e	; 62
    3ed2:	2f 97       	sbiw	r28, 0x0f	; 15
    3ed4:	0f b6       	in	r0, 0x3f	; 63
    3ed6:	f8 94       	cli
    3ed8:	de bf       	out	0x3e, r29	; 62
    3eda:	0f be       	out	0x3f, r0	; 63
    3edc:	cd bf       	out	0x3d, r28	; 61
    3ede:	8f 87       	std	Y+15, r24	; 0x0f
    /* Set Control Pins:
        RS : 1 Data
        RW : 0 Write
    */
    DIO_SetPinLevel(LCD_PIN_RS, DIO_HIGH);
    3ee0:	81 e0       	ldi	r24, 0x01	; 1
    3ee2:	62 e0       	ldi	r22, 0x02	; 2
    3ee4:	41 e0       	ldi	r20, 0x01	; 1
    3ee6:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_RW, DIO_LOW);
    3eea:	81 e0       	ldi	r24, 0x01	; 1
    3eec:	61 e0       	ldi	r22, 0x01	; 1
    3eee:	40 e0       	ldi	r20, 0x00	; 0
    3ef0:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>

    /* Set Data Pins */
    DIO_SetPinLevel(LCD_PIN_D0, GET_BIT(data, 0));
    3ef4:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ef6:	98 2f       	mov	r25, r24
    3ef8:	91 70       	andi	r25, 0x01	; 1
    3efa:	82 e0       	ldi	r24, 0x02	; 2
    3efc:	67 e0       	ldi	r22, 0x07	; 7
    3efe:	49 2f       	mov	r20, r25
    3f00:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D1, GET_BIT(data, 1));
    3f04:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f06:	86 95       	lsr	r24
    3f08:	98 2f       	mov	r25, r24
    3f0a:	91 70       	andi	r25, 0x01	; 1
    3f0c:	82 e0       	ldi	r24, 0x02	; 2
    3f0e:	66 e0       	ldi	r22, 0x06	; 6
    3f10:	49 2f       	mov	r20, r25
    3f12:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D2, GET_BIT(data, 2));
    3f16:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f18:	86 95       	lsr	r24
    3f1a:	86 95       	lsr	r24
    3f1c:	98 2f       	mov	r25, r24
    3f1e:	91 70       	andi	r25, 0x01	; 1
    3f20:	82 e0       	ldi	r24, 0x02	; 2
    3f22:	65 e0       	ldi	r22, 0x05	; 5
    3f24:	49 2f       	mov	r20, r25
    3f26:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D3, GET_BIT(data, 3));
    3f2a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f2c:	86 95       	lsr	r24
    3f2e:	86 95       	lsr	r24
    3f30:	86 95       	lsr	r24
    3f32:	98 2f       	mov	r25, r24
    3f34:	91 70       	andi	r25, 0x01	; 1
    3f36:	82 e0       	ldi	r24, 0x02	; 2
    3f38:	64 e0       	ldi	r22, 0x04	; 4
    3f3a:	49 2f       	mov	r20, r25
    3f3c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D4, GET_BIT(data, 4));
    3f40:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f42:	82 95       	swap	r24
    3f44:	8f 70       	andi	r24, 0x0F	; 15
    3f46:	98 2f       	mov	r25, r24
    3f48:	91 70       	andi	r25, 0x01	; 1
    3f4a:	82 e0       	ldi	r24, 0x02	; 2
    3f4c:	63 e0       	ldi	r22, 0x03	; 3
    3f4e:	49 2f       	mov	r20, r25
    3f50:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D5, GET_BIT(data, 5));
    3f54:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f56:	82 95       	swap	r24
    3f58:	86 95       	lsr	r24
    3f5a:	87 70       	andi	r24, 0x07	; 7
    3f5c:	98 2f       	mov	r25, r24
    3f5e:	91 70       	andi	r25, 0x01	; 1
    3f60:	82 e0       	ldi	r24, 0x02	; 2
    3f62:	62 e0       	ldi	r22, 0x02	; 2
    3f64:	49 2f       	mov	r20, r25
    3f66:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D6, GET_BIT(data, 6));
    3f6a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f6c:	82 95       	swap	r24
    3f6e:	86 95       	lsr	r24
    3f70:	86 95       	lsr	r24
    3f72:	83 70       	andi	r24, 0x03	; 3
    3f74:	98 2f       	mov	r25, r24
    3f76:	91 70       	andi	r25, 0x01	; 1
    3f78:	82 e0       	ldi	r24, 0x02	; 2
    3f7a:	61 e0       	ldi	r22, 0x01	; 1
    3f7c:	49 2f       	mov	r20, r25
    3f7e:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    DIO_SetPinLevel(LCD_PIN_D7, GET_BIT(data, 7));
    3f82:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f84:	98 2f       	mov	r25, r24
    3f86:	99 1f       	adc	r25, r25
    3f88:	99 27       	eor	r25, r25
    3f8a:	99 1f       	adc	r25, r25
    3f8c:	82 e0       	ldi	r24, 0x02	; 2
    3f8e:	60 e0       	ldi	r22, 0x00	; 0
    3f90:	49 2f       	mov	r20, r25
    3f92:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>

    DIO_SetPinLevel(LCD_PIN_E, DIO_HIGH);
    3f96:	81 e0       	ldi	r24, 0x01	; 1
    3f98:	60 e0       	ldi	r22, 0x00	; 0
    3f9a:	41 e0       	ldi	r20, 0x01	; 1
    3f9c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    3fa0:	80 e0       	ldi	r24, 0x00	; 0
    3fa2:	90 e0       	ldi	r25, 0x00	; 0
    3fa4:	a0 e0       	ldi	r26, 0x00	; 0
    3fa6:	b0 e4       	ldi	r27, 0x40	; 64
    3fa8:	8b 87       	std	Y+11, r24	; 0x0b
    3faa:	9c 87       	std	Y+12, r25	; 0x0c
    3fac:	ad 87       	std	Y+13, r26	; 0x0d
    3fae:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3fb0:	6b 85       	ldd	r22, Y+11	; 0x0b
    3fb2:	7c 85       	ldd	r23, Y+12	; 0x0c
    3fb4:	8d 85       	ldd	r24, Y+13	; 0x0d
    3fb6:	9e 85       	ldd	r25, Y+14	; 0x0e
    3fb8:	20 e0       	ldi	r18, 0x00	; 0
    3fba:	30 e0       	ldi	r19, 0x00	; 0
    3fbc:	4a ef       	ldi	r20, 0xFA	; 250
    3fbe:	54 e4       	ldi	r21, 0x44	; 68
    3fc0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fc4:	dc 01       	movw	r26, r24
    3fc6:	cb 01       	movw	r24, r22
    3fc8:	8f 83       	std	Y+7, r24	; 0x07
    3fca:	98 87       	std	Y+8, r25	; 0x08
    3fcc:	a9 87       	std	Y+9, r26	; 0x09
    3fce:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3fd0:	6f 81       	ldd	r22, Y+7	; 0x07
    3fd2:	78 85       	ldd	r23, Y+8	; 0x08
    3fd4:	89 85       	ldd	r24, Y+9	; 0x09
    3fd6:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fd8:	20 e0       	ldi	r18, 0x00	; 0
    3fda:	30 e0       	ldi	r19, 0x00	; 0
    3fdc:	40 e8       	ldi	r20, 0x80	; 128
    3fde:	5f e3       	ldi	r21, 0x3F	; 63
    3fe0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3fe4:	88 23       	and	r24, r24
    3fe6:	2c f4       	brge	.+10     	; 0x3ff2 <LCD_SendData+0x128>
		__ticks = 1;
    3fe8:	81 e0       	ldi	r24, 0x01	; 1
    3fea:	90 e0       	ldi	r25, 0x00	; 0
    3fec:	9e 83       	std	Y+6, r25	; 0x06
    3fee:	8d 83       	std	Y+5, r24	; 0x05
    3ff0:	3f c0       	rjmp	.+126    	; 0x4070 <LCD_SendData+0x1a6>
	else if (__tmp > 65535)
    3ff2:	6f 81       	ldd	r22, Y+7	; 0x07
    3ff4:	78 85       	ldd	r23, Y+8	; 0x08
    3ff6:	89 85       	ldd	r24, Y+9	; 0x09
    3ff8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ffa:	20 e0       	ldi	r18, 0x00	; 0
    3ffc:	3f ef       	ldi	r19, 0xFF	; 255
    3ffe:	4f e7       	ldi	r20, 0x7F	; 127
    4000:	57 e4       	ldi	r21, 0x47	; 71
    4002:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4006:	18 16       	cp	r1, r24
    4008:	4c f5       	brge	.+82     	; 0x405c <LCD_SendData+0x192>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    400a:	6b 85       	ldd	r22, Y+11	; 0x0b
    400c:	7c 85       	ldd	r23, Y+12	; 0x0c
    400e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4010:	9e 85       	ldd	r25, Y+14	; 0x0e
    4012:	20 e0       	ldi	r18, 0x00	; 0
    4014:	30 e0       	ldi	r19, 0x00	; 0
    4016:	40 e2       	ldi	r20, 0x20	; 32
    4018:	51 e4       	ldi	r21, 0x41	; 65
    401a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    401e:	dc 01       	movw	r26, r24
    4020:	cb 01       	movw	r24, r22
    4022:	bc 01       	movw	r22, r24
    4024:	cd 01       	movw	r24, r26
    4026:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    402a:	dc 01       	movw	r26, r24
    402c:	cb 01       	movw	r24, r22
    402e:	9e 83       	std	Y+6, r25	; 0x06
    4030:	8d 83       	std	Y+5, r24	; 0x05
    4032:	0f c0       	rjmp	.+30     	; 0x4052 <LCD_SendData+0x188>
    4034:	88 ec       	ldi	r24, 0xC8	; 200
    4036:	90 e0       	ldi	r25, 0x00	; 0
    4038:	9c 83       	std	Y+4, r25	; 0x04
    403a:	8b 83       	std	Y+3, r24	; 0x03
    403c:	8b 81       	ldd	r24, Y+3	; 0x03
    403e:	9c 81       	ldd	r25, Y+4	; 0x04
    4040:	01 97       	sbiw	r24, 0x01	; 1
    4042:	f1 f7       	brne	.-4      	; 0x4040 <LCD_SendData+0x176>
    4044:	9c 83       	std	Y+4, r25	; 0x04
    4046:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4048:	8d 81       	ldd	r24, Y+5	; 0x05
    404a:	9e 81       	ldd	r25, Y+6	; 0x06
    404c:	01 97       	sbiw	r24, 0x01	; 1
    404e:	9e 83       	std	Y+6, r25	; 0x06
    4050:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4052:	8d 81       	ldd	r24, Y+5	; 0x05
    4054:	9e 81       	ldd	r25, Y+6	; 0x06
    4056:	00 97       	sbiw	r24, 0x00	; 0
    4058:	69 f7       	brne	.-38     	; 0x4034 <LCD_SendData+0x16a>
    405a:	14 c0       	rjmp	.+40     	; 0x4084 <LCD_SendData+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    405c:	6f 81       	ldd	r22, Y+7	; 0x07
    405e:	78 85       	ldd	r23, Y+8	; 0x08
    4060:	89 85       	ldd	r24, Y+9	; 0x09
    4062:	9a 85       	ldd	r25, Y+10	; 0x0a
    4064:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4068:	dc 01       	movw	r26, r24
    406a:	cb 01       	movw	r24, r22
    406c:	9e 83       	std	Y+6, r25	; 0x06
    406e:	8d 83       	std	Y+5, r24	; 0x05
    4070:	8d 81       	ldd	r24, Y+5	; 0x05
    4072:	9e 81       	ldd	r25, Y+6	; 0x06
    4074:	9a 83       	std	Y+2, r25	; 0x02
    4076:	89 83       	std	Y+1, r24	; 0x01
    4078:	89 81       	ldd	r24, Y+1	; 0x01
    407a:	9a 81       	ldd	r25, Y+2	; 0x02
    407c:	01 97       	sbiw	r24, 0x01	; 1
    407e:	f1 f7       	brne	.-4      	; 0x407c <LCD_SendData+0x1b2>
    4080:	9a 83       	std	Y+2, r25	; 0x02
    4082:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
    DIO_SetPinLevel(LCD_PIN_E, DIO_LOW);
    4084:	81 e0       	ldi	r24, 0x01	; 1
    4086:	60 e0       	ldi	r22, 0x00	; 0
    4088:	40 e0       	ldi	r20, 0x00	; 0
    408a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
}
    408e:	2f 96       	adiw	r28, 0x0f	; 15
    4090:	0f b6       	in	r0, 0x3f	; 63
    4092:	f8 94       	cli
    4094:	de bf       	out	0x3e, r29	; 62
    4096:	0f be       	out	0x3f, r0	; 63
    4098:	cd bf       	out	0x3d, r28	; 61
    409a:	cf 91       	pop	r28
    409c:	df 91       	pop	r29
    409e:	08 95       	ret

000040a0 <LCD_InitPinsMode>:


static void LCD_InitPinsMode(void) {
    40a0:	df 93       	push	r29
    40a2:	cf 93       	push	r28
    40a4:	cd b7       	in	r28, 0x3d	; 61
    40a6:	de b7       	in	r29, 0x3e	; 62
    DIO_SetPinMode(LCD_PIN_RS, DIO_OUTPUT);
    40a8:	81 e0       	ldi	r24, 0x01	; 1
    40aa:	62 e0       	ldi	r22, 0x02	; 2
    40ac:	42 e0       	ldi	r20, 0x02	; 2
    40ae:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_RW, DIO_OUTPUT);
    40b2:	81 e0       	ldi	r24, 0x01	; 1
    40b4:	61 e0       	ldi	r22, 0x01	; 1
    40b6:	42 e0       	ldi	r20, 0x02	; 2
    40b8:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_E , DIO_OUTPUT);
    40bc:	81 e0       	ldi	r24, 0x01	; 1
    40be:	60 e0       	ldi	r22, 0x00	; 0
    40c0:	42 e0       	ldi	r20, 0x02	; 2
    40c2:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D0, DIO_OUTPUT);
    40c6:	82 e0       	ldi	r24, 0x02	; 2
    40c8:	67 e0       	ldi	r22, 0x07	; 7
    40ca:	42 e0       	ldi	r20, 0x02	; 2
    40cc:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D1, DIO_OUTPUT);
    40d0:	82 e0       	ldi	r24, 0x02	; 2
    40d2:	66 e0       	ldi	r22, 0x06	; 6
    40d4:	42 e0       	ldi	r20, 0x02	; 2
    40d6:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D2, DIO_OUTPUT);
    40da:	82 e0       	ldi	r24, 0x02	; 2
    40dc:	65 e0       	ldi	r22, 0x05	; 5
    40de:	42 e0       	ldi	r20, 0x02	; 2
    40e0:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D3, DIO_OUTPUT);
    40e4:	82 e0       	ldi	r24, 0x02	; 2
    40e6:	64 e0       	ldi	r22, 0x04	; 4
    40e8:	42 e0       	ldi	r20, 0x02	; 2
    40ea:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D4, DIO_OUTPUT);
    40ee:	82 e0       	ldi	r24, 0x02	; 2
    40f0:	63 e0       	ldi	r22, 0x03	; 3
    40f2:	42 e0       	ldi	r20, 0x02	; 2
    40f4:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D5, DIO_OUTPUT);
    40f8:	82 e0       	ldi	r24, 0x02	; 2
    40fa:	62 e0       	ldi	r22, 0x02	; 2
    40fc:	42 e0       	ldi	r20, 0x02	; 2
    40fe:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D6, DIO_OUTPUT);
    4102:	82 e0       	ldi	r24, 0x02	; 2
    4104:	61 e0       	ldi	r22, 0x01	; 1
    4106:	42 e0       	ldi	r20, 0x02	; 2
    4108:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(LCD_PIN_D7, DIO_OUTPUT);
    410c:	82 e0       	ldi	r24, 0x02	; 2
    410e:	60 e0       	ldi	r22, 0x00	; 0
    4110:	42 e0       	ldi	r20, 0x02	; 2
    4112:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
}
    4116:	cf 91       	pop	r28
    4118:	df 91       	pop	r29
    411a:	08 95       	ret

0000411c <Rtos_create_task>:
// {
//     counter++;
// }

void Rtos_create_task(u8 cpriority, u16 cperiodicity, void (*ctaskfunc)(void))
{
    411c:	df 93       	push	r29
    411e:	cf 93       	push	r28
    4120:	00 d0       	rcall	.+0      	; 0x4122 <Rtos_create_task+0x6>
    4122:	00 d0       	rcall	.+0      	; 0x4124 <Rtos_create_task+0x8>
    4124:	0f 92       	push	r0
    4126:	cd b7       	in	r28, 0x3d	; 61
    4128:	de b7       	in	r29, 0x3e	; 62
    412a:	89 83       	std	Y+1, r24	; 0x01
    412c:	7b 83       	std	Y+3, r23	; 0x03
    412e:	6a 83       	std	Y+2, r22	; 0x02
    4130:	5d 83       	std	Y+5, r21	; 0x05
    4132:	4c 83       	std	Y+4, r20	; 0x04

    tasks[cpriority].priority = cpriority;
    4134:	89 81       	ldd	r24, Y+1	; 0x01
    4136:	28 2f       	mov	r18, r24
    4138:	30 e0       	ldi	r19, 0x00	; 0
    413a:	c9 01       	movw	r24, r18
    413c:	88 0f       	add	r24, r24
    413e:	99 1f       	adc	r25, r25
    4140:	88 0f       	add	r24, r24
    4142:	99 1f       	adc	r25, r25
    4144:	82 0f       	add	r24, r18
    4146:	93 1f       	adc	r25, r19
    4148:	fc 01       	movw	r30, r24
    414a:	e6 57       	subi	r30, 0x76	; 118
    414c:	ff 4f       	sbci	r31, 0xFF	; 255
    414e:	89 81       	ldd	r24, Y+1	; 0x01
    4150:	80 83       	st	Z, r24
    tasks[cpriority].periodicity = cperiodicity;
    4152:	89 81       	ldd	r24, Y+1	; 0x01
    4154:	28 2f       	mov	r18, r24
    4156:	30 e0       	ldi	r19, 0x00	; 0
    4158:	c9 01       	movw	r24, r18
    415a:	88 0f       	add	r24, r24
    415c:	99 1f       	adc	r25, r25
    415e:	88 0f       	add	r24, r24
    4160:	99 1f       	adc	r25, r25
    4162:	82 0f       	add	r24, r18
    4164:	93 1f       	adc	r25, r19
    4166:	fc 01       	movw	r30, r24
    4168:	e5 57       	subi	r30, 0x75	; 117
    416a:	ff 4f       	sbci	r31, 0xFF	; 255
    416c:	8a 81       	ldd	r24, Y+2	; 0x02
    416e:	9b 81       	ldd	r25, Y+3	; 0x03
    4170:	91 83       	std	Z+1, r25	; 0x01
    4172:	80 83       	st	Z, r24
    tasks[cpriority].taskfunc = ctaskfunc;
    4174:	89 81       	ldd	r24, Y+1	; 0x01
    4176:	28 2f       	mov	r18, r24
    4178:	30 e0       	ldi	r19, 0x00	; 0
    417a:	c9 01       	movw	r24, r18
    417c:	88 0f       	add	r24, r24
    417e:	99 1f       	adc	r25, r25
    4180:	88 0f       	add	r24, r24
    4182:	99 1f       	adc	r25, r25
    4184:	82 0f       	add	r24, r18
    4186:	93 1f       	adc	r25, r19
    4188:	fc 01       	movw	r30, r24
    418a:	e3 57       	subi	r30, 0x73	; 115
    418c:	ff 4f       	sbci	r31, 0xFF	; 255
    418e:	8c 81       	ldd	r24, Y+4	; 0x04
    4190:	9d 81       	ldd	r25, Y+5	; 0x05
    4192:	91 83       	std	Z+1, r25	; 0x01
    4194:	80 83       	st	Z, r24
}
    4196:	0f 90       	pop	r0
    4198:	0f 90       	pop	r0
    419a:	0f 90       	pop	r0
    419c:	0f 90       	pop	r0
    419e:	0f 90       	pop	r0
    41a0:	cf 91       	pop	r28
    41a2:	df 91       	pop	r29
    41a4:	08 95       	ret

000041a6 <Rtos_start>:

void Rtos_start()
{
    41a6:	df 93       	push	r29
    41a8:	cf 93       	push	r28
    41aa:	00 d0       	rcall	.+0      	; 0x41ac <Rtos_start+0x6>
    41ac:	00 d0       	rcall	.+0      	; 0x41ae <Rtos_start+0x8>
    41ae:	cd b7       	in	r28, 0x3d	; 61
    41b0:	de b7       	in	r29, 0x3e	; 62
    Gpt_ConfigType config = {GPT_CHANNEL_TIMER0, GPT_MODE_CTC, GPT_OUTPUT_NORMAL, GPT_PRESCALER_64};
    41b2:	19 82       	std	Y+1, r1	; 0x01
    41b4:	81 e0       	ldi	r24, 0x01	; 1
    41b6:	8a 83       	std	Y+2, r24	; 0x02
    41b8:	1b 82       	std	Y+3, r1	; 0x03
    41ba:	84 e0       	ldi	r24, 0x04	; 4
    41bc:	8c 83       	std	Y+4, r24	; 0x04
    Gpt_Init(&config);
    41be:	ce 01       	movw	r24, r28
    41c0:	01 96       	adiw	r24, 0x01	; 1
    41c2:	0e 94 bc 10 	call	0x2178	; 0x2178 <Gpt_Init>
    Gpt_StartTimer(GPT_CHANNEL_TIMER0, 125);
    41c6:	80 e0       	ldi	r24, 0x00	; 0
    41c8:	6d e7       	ldi	r22, 0x7D	; 125
    41ca:	70 e0       	ldi	r23, 0x00	; 0
    41cc:	0e 94 60 17 	call	0x2ec0	; 0x2ec0 <Gpt_StartTimer>
    Gpt_EnableNotification(GPT_CHANNEL_TIMER0, GPT_MODE_CTC, Rtos_schaduler);
    41d0:	28 ef       	ldi	r18, 0xF8	; 248
    41d2:	30 e2       	ldi	r19, 0x20	; 32
    41d4:	80 e0       	ldi	r24, 0x00	; 0
    41d6:	61 e0       	ldi	r22, 0x01	; 1
    41d8:	a9 01       	movw	r20, r18
    41da:	0e 94 e3 18 	call	0x31c6	; 0x31c6 <Gpt_EnableNotification>
    GlobalInterrupt_Enable();
    41de:	0e 94 65 0f 	call	0x1eca	; 0x1eca <GlobalInterrupt_Enable>
}
    41e2:	0f 90       	pop	r0
    41e4:	0f 90       	pop	r0
    41e6:	0f 90       	pop	r0
    41e8:	0f 90       	pop	r0
    41ea:	cf 91       	pop	r28
    41ec:	df 91       	pop	r29
    41ee:	08 95       	ret

000041f0 <Rtos_schaduler>:
void Rtos_schaduler()
{
    41f0:	df 93       	push	r29
    41f2:	cf 93       	push	r28
    41f4:	0f 92       	push	r0
    41f6:	cd b7       	in	r28, 0x3d	; 61
    41f8:	de b7       	in	r29, 0x3e	; 62
    static u16 TickCounter = 0;
    TickCounter++;
    41fa:	80 91 72 00 	lds	r24, 0x0072
    41fe:	90 91 73 00 	lds	r25, 0x0073
    4202:	01 96       	adiw	r24, 0x01	; 1
    4204:	90 93 73 00 	sts	0x0073, r25
    4208:	80 93 72 00 	sts	0x0072, r24
    for (u8 i = 0; i < 3; i++)
    420c:	19 82       	std	Y+1, r1	; 0x01
    420e:	2d c0       	rjmp	.+90     	; 0x426a <Rtos_schaduler+0x7a>
    {
        if ((TickCounter % tasks[i].periodicity) == 0)
    4210:	40 91 72 00 	lds	r20, 0x0072
    4214:	50 91 73 00 	lds	r21, 0x0073
    4218:	89 81       	ldd	r24, Y+1	; 0x01
    421a:	28 2f       	mov	r18, r24
    421c:	30 e0       	ldi	r19, 0x00	; 0
    421e:	c9 01       	movw	r24, r18
    4220:	88 0f       	add	r24, r24
    4222:	99 1f       	adc	r25, r25
    4224:	88 0f       	add	r24, r24
    4226:	99 1f       	adc	r25, r25
    4228:	82 0f       	add	r24, r18
    422a:	93 1f       	adc	r25, r19
    422c:	fc 01       	movw	r30, r24
    422e:	e5 57       	subi	r30, 0x75	; 117
    4230:	ff 4f       	sbci	r31, 0xFF	; 255
    4232:	20 81       	ld	r18, Z
    4234:	31 81       	ldd	r19, Z+1	; 0x01
    4236:	ca 01       	movw	r24, r20
    4238:	b9 01       	movw	r22, r18
    423a:	0e 94 c1 26 	call	0x4d82	; 0x4d82 <__udivmodhi4>
    423e:	00 97       	sbiw	r24, 0x00	; 0
    4240:	89 f4       	brne	.+34     	; 0x4264 <Rtos_schaduler+0x74>
        {
            tasks[i].taskfunc();
    4242:	89 81       	ldd	r24, Y+1	; 0x01
    4244:	28 2f       	mov	r18, r24
    4246:	30 e0       	ldi	r19, 0x00	; 0
    4248:	c9 01       	movw	r24, r18
    424a:	88 0f       	add	r24, r24
    424c:	99 1f       	adc	r25, r25
    424e:	88 0f       	add	r24, r24
    4250:	99 1f       	adc	r25, r25
    4252:	82 0f       	add	r24, r18
    4254:	93 1f       	adc	r25, r19
    4256:	fc 01       	movw	r30, r24
    4258:	e3 57       	subi	r30, 0x73	; 115
    425a:	ff 4f       	sbci	r31, 0xFF	; 255
    425c:	01 90       	ld	r0, Z+
    425e:	f0 81       	ld	r31, Z
    4260:	e0 2d       	mov	r30, r0
    4262:	09 95       	icall
}
void Rtos_schaduler()
{
    static u16 TickCounter = 0;
    TickCounter++;
    for (u8 i = 0; i < 3; i++)
    4264:	89 81       	ldd	r24, Y+1	; 0x01
    4266:	8f 5f       	subi	r24, 0xFF	; 255
    4268:	89 83       	std	Y+1, r24	; 0x01
    426a:	89 81       	ldd	r24, Y+1	; 0x01
    426c:	83 30       	cpi	r24, 0x03	; 3
    426e:	80 f2       	brcs	.-96     	; 0x4210 <Rtos_schaduler+0x20>
        else
        {
        }
        /* code */
    }
}
    4270:	0f 90       	pop	r0
    4272:	cf 91       	pop	r28
    4274:	df 91       	pop	r29
    4276:	08 95       	ret

00004278 <SPI_Init>:
#include"SPI.h"
#include"SPI_confg.h"
#include "DIO.h"


void SPI_Init(){
    4278:	df 93       	push	r29
    427a:	cf 93       	push	r28
    427c:	cd b7       	in	r28, 0x3d	; 61
    427e:	de b7       	in	r29, 0x3e	; 62


    SET_BIT(SPCR,SPCR_SPE);
    4280:	ad e2       	ldi	r26, 0x2D	; 45
    4282:	b0 e0       	ldi	r27, 0x00	; 0
    4284:	ed e2       	ldi	r30, 0x2D	; 45
    4286:	f0 e0       	ldi	r31, 0x00	; 0
    4288:	80 81       	ld	r24, Z
    428a:	80 64       	ori	r24, 0x40	; 64
    428c:	8c 93       	st	X, r24
        DIO_SetPinMode(DIO_PORTB,DIO_PIN5,DIO_OUTPUT);
        DIO_SetPinMode(DIO_PORTB,DIO_PIN6,DIO_INPUT_FLOATING);
        DIO_SetPinMode(DIO_PORTB,DIO_PIN7,DIO_OUTPUT);
        DIO_SetPinMode(DIO_PORTB,DIO_PIN4,DIO_OUTPUT);
    #elif (1 || SPI_Mode == SPI_Slave)
        CLR_BIT(SPCR,SPCR_MSTR);
    428e:	ad e2       	ldi	r26, 0x2D	; 45
    4290:	b0 e0       	ldi	r27, 0x00	; 0
    4292:	ed e2       	ldi	r30, 0x2D	; 45
    4294:	f0 e0       	ldi	r31, 0x00	; 0
    4296:	80 81       	ld	r24, Z
    4298:	8f 7e       	andi	r24, 0xEF	; 239
    429a:	8c 93       	st	X, r24
        DIO_SetPinMode(DIO_PORTB,DIO_PIN5,DIO_INPUT_FLOATING);
    429c:	81 e0       	ldi	r24, 0x01	; 1
    429e:	65 e0       	ldi	r22, 0x05	; 5
    42a0:	40 e0       	ldi	r20, 0x00	; 0
    42a2:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
        DIO_SetPinMode(DIO_PORTB,DIO_PIN6,DIO_OUTPUT);
    42a6:	81 e0       	ldi	r24, 0x01	; 1
    42a8:	66 e0       	ldi	r22, 0x06	; 6
    42aa:	42 e0       	ldi	r20, 0x02	; 2
    42ac:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
        DIO_SetPinMode(DIO_PORTB,DIO_PIN7,DIO_INPUT_FLOATING);
    42b0:	81 e0       	ldi	r24, 0x01	; 1
    42b2:	67 e0       	ldi	r22, 0x07	; 7
    42b4:	40 e0       	ldi	r20, 0x00	; 0
    42b6:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
        DIO_SetPinMode(DIO_PORTB,DIO_PIN4,DIO_INPUT_FLOATING);
    42ba:	81 e0       	ldi	r24, 0x01	; 1
    42bc:	64 e0       	ldi	r22, 0x04	; 4
    42be:	40 e0       	ldi	r20, 0x00	; 0
    42c0:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    #endif
    #if (SPI_Direction == LSB)
        SET_BIT(SPCR,SPCR_DORD);
    42c4:	ad e2       	ldi	r26, 0x2D	; 45
    42c6:	b0 e0       	ldi	r27, 0x00	; 0
    42c8:	ed e2       	ldi	r30, 0x2D	; 45
    42ca:	f0 e0       	ldi	r31, 0x00	; 0
    42cc:	80 81       	ld	r24, Z
    42ce:	80 62       	ori	r24, 0x20	; 32
    42d0:	8c 93       	st	X, r24
    #elif (SPI_Direction == MSB)
        CLR_BIT(SPCR,SPCR_DORD);
    #endif

    
}
    42d2:	cf 91       	pop	r28
    42d4:	df 91       	pop	r29
    42d6:	08 95       	ret

000042d8 <SPI_Send_Data>:

void SPI_Send_Data(u8 data){
    42d8:	df 93       	push	r29
    42da:	cf 93       	push	r28
    42dc:	0f 92       	push	r0
    42de:	cd b7       	in	r28, 0x3d	; 61
    42e0:	de b7       	in	r29, 0x3e	; 62
    42e2:	89 83       	std	Y+1, r24	; 0x01
    SPDR=data;
    42e4:	ef e2       	ldi	r30, 0x2F	; 47
    42e6:	f0 e0       	ldi	r31, 0x00	; 0
    42e8:	89 81       	ldd	r24, Y+1	; 0x01
    42ea:	80 83       	st	Z, r24
    while (GET_BIT(SPSR,7)==0);
    42ec:	ee e2       	ldi	r30, 0x2E	; 46
    42ee:	f0 e0       	ldi	r31, 0x00	; 0
    42f0:	80 81       	ld	r24, Z
    42f2:	88 23       	and	r24, r24
    42f4:	dc f7       	brge	.-10     	; 0x42ec <SPI_Send_Data+0x14>
}
    42f6:	0f 90       	pop	r0
    42f8:	cf 91       	pop	r28
    42fa:	df 91       	pop	r29
    42fc:	08 95       	ret

000042fe <SPI_Recieve_Data>:

u8 SPI_Recieve_Data()
{
    42fe:	df 93       	push	r29
    4300:	cf 93       	push	r28
    4302:	cd b7       	in	r28, 0x3d	; 61
    4304:	de b7       	in	r29, 0x3e	; 62
    while (GET_BIT(SPSR,7)==0);
    4306:	ee e2       	ldi	r30, 0x2E	; 46
    4308:	f0 e0       	ldi	r31, 0x00	; 0
    430a:	80 81       	ld	r24, Z
    430c:	88 23       	and	r24, r24
    430e:	dc f7       	brge	.-10     	; 0x4306 <SPI_Recieve_Data+0x8>
    return SPDR;
    4310:	ef e2       	ldi	r30, 0x2F	; 47
    4312:	f0 e0       	ldi	r31, 0x00	; 0
    4314:	80 81       	ld	r24, Z
}
    4316:	cf 91       	pop	r28
    4318:	df 91       	pop	r29
    431a:	08 95       	ret

0000431c <SSD_Init>:
	_delay_ms(500);
	PORTD = 0b01101111; // Print 9
	_delay_ms(500);
	PORTD = 0b00000000; // off*/

void SSD_Init(void) {
    431c:	df 93       	push	r29
    431e:	cf 93       	push	r28
    4320:	cd b7       	in	r28, 0x3d	; 61
    4322:	de b7       	in	r29, 0x3e	; 62
    DIO_SetPinMode(SSD_PIN_A, DIO_OUTPUT);
    4324:	82 e0       	ldi	r24, 0x02	; 2
    4326:	60 e0       	ldi	r22, 0x00	; 0
    4328:	42 e0       	ldi	r20, 0x02	; 2
    432a:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(SSD_PIN_B, DIO_OUTPUT);
    432e:	82 e0       	ldi	r24, 0x02	; 2
    4330:	61 e0       	ldi	r22, 0x01	; 1
    4332:	42 e0       	ldi	r20, 0x02	; 2
    4334:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(SSD_PIN_C, DIO_OUTPUT);
    4338:	82 e0       	ldi	r24, 0x02	; 2
    433a:	62 e0       	ldi	r22, 0x02	; 2
    433c:	42 e0       	ldi	r20, 0x02	; 2
    433e:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(SSD_PIN_D, DIO_OUTPUT);
    4342:	82 e0       	ldi	r24, 0x02	; 2
    4344:	63 e0       	ldi	r22, 0x03	; 3
    4346:	42 e0       	ldi	r20, 0x02	; 2
    4348:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(SSD_PIN_E, DIO_OUTPUT);
    434c:	82 e0       	ldi	r24, 0x02	; 2
    434e:	64 e0       	ldi	r22, 0x04	; 4
    4350:	42 e0       	ldi	r20, 0x02	; 2
    4352:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(SSD_PIN_F, DIO_OUTPUT);
    4356:	82 e0       	ldi	r24, 0x02	; 2
    4358:	65 e0       	ldi	r22, 0x05	; 5
    435a:	42 e0       	ldi	r20, 0x02	; 2
    435c:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(SSD_PIN_G, DIO_OUTPUT);
    4360:	82 e0       	ldi	r24, 0x02	; 2
    4362:	66 e0       	ldi	r22, 0x06	; 6
    4364:	42 e0       	ldi	r20, 0x02	; 2
    4366:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>

}
    436a:	cf 91       	pop	r28
    436c:	df 91       	pop	r29
    436e:	08 95       	ret

00004370 <SSD_Write>:
void SSD_Write (SSD_NumberType number) {
    4370:	df 93       	push	r29
    4372:	cf 93       	push	r28
    4374:	00 d0       	rcall	.+0      	; 0x4376 <SSD_Write+0x6>
    4376:	0f 92       	push	r0
    4378:	cd b7       	in	r28, 0x3d	; 61
    437a:	de b7       	in	r29, 0x3e	; 62
    437c:	89 83       	std	Y+1, r24	; 0x01
    switch (number)
    437e:	89 81       	ldd	r24, Y+1	; 0x01
    4380:	28 2f       	mov	r18, r24
    4382:	30 e0       	ldi	r19, 0x00	; 0
    4384:	3b 83       	std	Y+3, r19	; 0x03
    4386:	2a 83       	std	Y+2, r18	; 0x02
    4388:	8a 81       	ldd	r24, Y+2	; 0x02
    438a:	9b 81       	ldd	r25, Y+3	; 0x03
    438c:	84 30       	cpi	r24, 0x04	; 4
    438e:	91 05       	cpc	r25, r1
    4390:	09 f4       	brne	.+2      	; 0x4394 <SSD_Write+0x24>
    4392:	d7 c0       	rjmp	.+430    	; 0x4542 <SSD_Write+0x1d2>
    4394:	2a 81       	ldd	r18, Y+2	; 0x02
    4396:	3b 81       	ldd	r19, Y+3	; 0x03
    4398:	25 30       	cpi	r18, 0x05	; 5
    439a:	31 05       	cpc	r19, r1
    439c:	ec f4       	brge	.+58     	; 0x43d8 <SSD_Write+0x68>
    439e:	8a 81       	ldd	r24, Y+2	; 0x02
    43a0:	9b 81       	ldd	r25, Y+3	; 0x03
    43a2:	81 30       	cpi	r24, 0x01	; 1
    43a4:	91 05       	cpc	r25, r1
    43a6:	09 f4       	brne	.+2      	; 0x43aa <SSD_Write+0x3a>
    43a8:	60 c0       	rjmp	.+192    	; 0x446a <SSD_Write+0xfa>
    43aa:	2a 81       	ldd	r18, Y+2	; 0x02
    43ac:	3b 81       	ldd	r19, Y+3	; 0x03
    43ae:	22 30       	cpi	r18, 0x02	; 2
    43b0:	31 05       	cpc	r19, r1
    43b2:	2c f4       	brge	.+10     	; 0x43be <SSD_Write+0x4e>
    43b4:	8a 81       	ldd	r24, Y+2	; 0x02
    43b6:	9b 81       	ldd	r25, Y+3	; 0x03
    43b8:	00 97       	sbiw	r24, 0x00	; 0
    43ba:	99 f1       	breq	.+102    	; 0x4422 <SSD_Write+0xb2>
    43bc:	9a c1       	rjmp	.+820    	; 0x46f2 <SSD_Write+0x382>
    43be:	2a 81       	ldd	r18, Y+2	; 0x02
    43c0:	3b 81       	ldd	r19, Y+3	; 0x03
    43c2:	22 30       	cpi	r18, 0x02	; 2
    43c4:	31 05       	cpc	r19, r1
    43c6:	09 f4       	brne	.+2      	; 0x43ca <SSD_Write+0x5a>
    43c8:	74 c0       	rjmp	.+232    	; 0x44b2 <SSD_Write+0x142>
    43ca:	8a 81       	ldd	r24, Y+2	; 0x02
    43cc:	9b 81       	ldd	r25, Y+3	; 0x03
    43ce:	83 30       	cpi	r24, 0x03	; 3
    43d0:	91 05       	cpc	r25, r1
    43d2:	09 f4       	brne	.+2      	; 0x43d6 <SSD_Write+0x66>
    43d4:	92 c0       	rjmp	.+292    	; 0x44fa <SSD_Write+0x18a>
    43d6:	8d c1       	rjmp	.+794    	; 0x46f2 <SSD_Write+0x382>
    43d8:	2a 81       	ldd	r18, Y+2	; 0x02
    43da:	3b 81       	ldd	r19, Y+3	; 0x03
    43dc:	27 30       	cpi	r18, 0x07	; 7
    43de:	31 05       	cpc	r19, r1
    43e0:	09 f4       	brne	.+2      	; 0x43e4 <SSD_Write+0x74>
    43e2:	1b c1       	rjmp	.+566    	; 0x461a <SSD_Write+0x2aa>
    43e4:	8a 81       	ldd	r24, Y+2	; 0x02
    43e6:	9b 81       	ldd	r25, Y+3	; 0x03
    43e8:	88 30       	cpi	r24, 0x08	; 8
    43ea:	91 05       	cpc	r25, r1
    43ec:	6c f4       	brge	.+26     	; 0x4408 <SSD_Write+0x98>
    43ee:	2a 81       	ldd	r18, Y+2	; 0x02
    43f0:	3b 81       	ldd	r19, Y+3	; 0x03
    43f2:	25 30       	cpi	r18, 0x05	; 5
    43f4:	31 05       	cpc	r19, r1
    43f6:	09 f4       	brne	.+2      	; 0x43fa <SSD_Write+0x8a>
    43f8:	c8 c0       	rjmp	.+400    	; 0x458a <SSD_Write+0x21a>
    43fa:	8a 81       	ldd	r24, Y+2	; 0x02
    43fc:	9b 81       	ldd	r25, Y+3	; 0x03
    43fe:	86 30       	cpi	r24, 0x06	; 6
    4400:	91 05       	cpc	r25, r1
    4402:	09 f4       	brne	.+2      	; 0x4406 <SSD_Write+0x96>
    4404:	e6 c0       	rjmp	.+460    	; 0x45d2 <SSD_Write+0x262>
    4406:	75 c1       	rjmp	.+746    	; 0x46f2 <SSD_Write+0x382>
    4408:	2a 81       	ldd	r18, Y+2	; 0x02
    440a:	3b 81       	ldd	r19, Y+3	; 0x03
    440c:	28 30       	cpi	r18, 0x08	; 8
    440e:	31 05       	cpc	r19, r1
    4410:	09 f4       	brne	.+2      	; 0x4414 <SSD_Write+0xa4>
    4412:	27 c1       	rjmp	.+590    	; 0x4662 <SSD_Write+0x2f2>
    4414:	8a 81       	ldd	r24, Y+2	; 0x02
    4416:	9b 81       	ldd	r25, Y+3	; 0x03
    4418:	89 30       	cpi	r24, 0x09	; 9
    441a:	91 05       	cpc	r25, r1
    441c:	09 f4       	brne	.+2      	; 0x4420 <SSD_Write+0xb0>
    441e:	45 c1       	rjmp	.+650    	; 0x46aa <SSD_Write+0x33a>
    4420:	68 c1       	rjmp	.+720    	; 0x46f2 <SSD_Write+0x382>
    {

    case SSD_NUMBER_0: // 0b00111111
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    4422:	82 e0       	ldi	r24, 0x02	; 2
    4424:	60 e0       	ldi	r22, 0x00	; 0
    4426:	41 e0       	ldi	r20, 0x01	; 1
    4428:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    442c:	82 e0       	ldi	r24, 0x02	; 2
    442e:	61 e0       	ldi	r22, 0x01	; 1
    4430:	41 e0       	ldi	r20, 0x01	; 1
    4432:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    4436:	82 e0       	ldi	r24, 0x02	; 2
    4438:	62 e0       	ldi	r22, 0x02	; 2
    443a:	41 e0       	ldi	r20, 0x01	; 1
    443c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_HIGH);
    4440:	82 e0       	ldi	r24, 0x02	; 2
    4442:	63 e0       	ldi	r22, 0x03	; 3
    4444:	41 e0       	ldi	r20, 0x01	; 1
    4446:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_HIGH);
    444a:	82 e0       	ldi	r24, 0x02	; 2
    444c:	64 e0       	ldi	r22, 0x04	; 4
    444e:	41 e0       	ldi	r20, 0x01	; 1
    4450:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_HIGH);
    4454:	82 e0       	ldi	r24, 0x02	; 2
    4456:	65 e0       	ldi	r22, 0x05	; 5
    4458:	41 e0       	ldi	r20, 0x01	; 1
    445a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_LOW);
    445e:	82 e0       	ldi	r24, 0x02	; 2
    4460:	66 e0       	ldi	r22, 0x06	; 6
    4462:	40 e0       	ldi	r20, 0x00	; 0
    4464:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    4468:	67 c1       	rjmp	.+718    	; 0x4738 <SSD_Write+0x3c8>
    #endif
        break;

    case SSD_NUMBER_1: // 0b00000110
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_LOW);
    446a:	82 e0       	ldi	r24, 0x02	; 2
    446c:	60 e0       	ldi	r22, 0x00	; 0
    446e:	40 e0       	ldi	r20, 0x00	; 0
    4470:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    4474:	82 e0       	ldi	r24, 0x02	; 2
    4476:	61 e0       	ldi	r22, 0x01	; 1
    4478:	41 e0       	ldi	r20, 0x01	; 1
    447a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    447e:	82 e0       	ldi	r24, 0x02	; 2
    4480:	62 e0       	ldi	r22, 0x02	; 2
    4482:	41 e0       	ldi	r20, 0x01	; 1
    4484:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_LOW);
    4488:	82 e0       	ldi	r24, 0x02	; 2
    448a:	63 e0       	ldi	r22, 0x03	; 3
    448c:	40 e0       	ldi	r20, 0x00	; 0
    448e:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_LOW);
    4492:	82 e0       	ldi	r24, 0x02	; 2
    4494:	64 e0       	ldi	r22, 0x04	; 4
    4496:	40 e0       	ldi	r20, 0x00	; 0
    4498:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_LOW);
    449c:	82 e0       	ldi	r24, 0x02	; 2
    449e:	65 e0       	ldi	r22, 0x05	; 5
    44a0:	40 e0       	ldi	r20, 0x00	; 0
    44a2:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_LOW);
    44a6:	82 e0       	ldi	r24, 0x02	; 2
    44a8:	66 e0       	ldi	r22, 0x06	; 6
    44aa:	40 e0       	ldi	r20, 0x00	; 0
    44ac:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    44b0:	43 c1       	rjmp	.+646    	; 0x4738 <SSD_Write+0x3c8>
    #endif
        break;

    case SSD_NUMBER_2: // 0b01011011
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    44b2:	82 e0       	ldi	r24, 0x02	; 2
    44b4:	60 e0       	ldi	r22, 0x00	; 0
    44b6:	41 e0       	ldi	r20, 0x01	; 1
    44b8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    44bc:	82 e0       	ldi	r24, 0x02	; 2
    44be:	61 e0       	ldi	r22, 0x01	; 1
    44c0:	41 e0       	ldi	r20, 0x01	; 1
    44c2:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_LOW);
    44c6:	82 e0       	ldi	r24, 0x02	; 2
    44c8:	62 e0       	ldi	r22, 0x02	; 2
    44ca:	40 e0       	ldi	r20, 0x00	; 0
    44cc:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_HIGH);
    44d0:	82 e0       	ldi	r24, 0x02	; 2
    44d2:	63 e0       	ldi	r22, 0x03	; 3
    44d4:	41 e0       	ldi	r20, 0x01	; 1
    44d6:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_HIGH);
    44da:	82 e0       	ldi	r24, 0x02	; 2
    44dc:	64 e0       	ldi	r22, 0x04	; 4
    44de:	41 e0       	ldi	r20, 0x01	; 1
    44e0:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_LOW);
    44e4:	82 e0       	ldi	r24, 0x02	; 2
    44e6:	65 e0       	ldi	r22, 0x05	; 5
    44e8:	40 e0       	ldi	r20, 0x00	; 0
    44ea:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_HIGH);
    44ee:	82 e0       	ldi	r24, 0x02	; 2
    44f0:	66 e0       	ldi	r22, 0x06	; 6
    44f2:	41 e0       	ldi	r20, 0x01	; 1
    44f4:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    44f8:	1f c1       	rjmp	.+574    	; 0x4738 <SSD_Write+0x3c8>

        break;

    case SSD_NUMBER_3: // 0b01001111
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    44fa:	82 e0       	ldi	r24, 0x02	; 2
    44fc:	60 e0       	ldi	r22, 0x00	; 0
    44fe:	41 e0       	ldi	r20, 0x01	; 1
    4500:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    4504:	82 e0       	ldi	r24, 0x02	; 2
    4506:	61 e0       	ldi	r22, 0x01	; 1
    4508:	41 e0       	ldi	r20, 0x01	; 1
    450a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    450e:	82 e0       	ldi	r24, 0x02	; 2
    4510:	62 e0       	ldi	r22, 0x02	; 2
    4512:	41 e0       	ldi	r20, 0x01	; 1
    4514:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_HIGH);
    4518:	82 e0       	ldi	r24, 0x02	; 2
    451a:	63 e0       	ldi	r22, 0x03	; 3
    451c:	41 e0       	ldi	r20, 0x01	; 1
    451e:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_LOW);
    4522:	82 e0       	ldi	r24, 0x02	; 2
    4524:	64 e0       	ldi	r22, 0x04	; 4
    4526:	40 e0       	ldi	r20, 0x00	; 0
    4528:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_LOW);
    452c:	82 e0       	ldi	r24, 0x02	; 2
    452e:	65 e0       	ldi	r22, 0x05	; 5
    4530:	40 e0       	ldi	r20, 0x00	; 0
    4532:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_HIGH);
    4536:	82 e0       	ldi	r24, 0x02	; 2
    4538:	66 e0       	ldi	r22, 0x06	; 6
    453a:	41 e0       	ldi	r20, 0x01	; 1
    453c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    4540:	fb c0       	rjmp	.+502    	; 0x4738 <SSD_Write+0x3c8>
    #endif

        break;
    case SSD_NUMBER_4: // 0b01100110
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_LOW);
    4542:	82 e0       	ldi	r24, 0x02	; 2
    4544:	60 e0       	ldi	r22, 0x00	; 0
    4546:	40 e0       	ldi	r20, 0x00	; 0
    4548:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    454c:	82 e0       	ldi	r24, 0x02	; 2
    454e:	61 e0       	ldi	r22, 0x01	; 1
    4550:	41 e0       	ldi	r20, 0x01	; 1
    4552:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    4556:	82 e0       	ldi	r24, 0x02	; 2
    4558:	62 e0       	ldi	r22, 0x02	; 2
    455a:	41 e0       	ldi	r20, 0x01	; 1
    455c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_LOW);
    4560:	82 e0       	ldi	r24, 0x02	; 2
    4562:	63 e0       	ldi	r22, 0x03	; 3
    4564:	40 e0       	ldi	r20, 0x00	; 0
    4566:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_LOW);
    456a:	82 e0       	ldi	r24, 0x02	; 2
    456c:	64 e0       	ldi	r22, 0x04	; 4
    456e:	40 e0       	ldi	r20, 0x00	; 0
    4570:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_HIGH);
    4574:	82 e0       	ldi	r24, 0x02	; 2
    4576:	65 e0       	ldi	r22, 0x05	; 5
    4578:	41 e0       	ldi	r20, 0x01	; 1
    457a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_HIGH);
    457e:	82 e0       	ldi	r24, 0x02	; 2
    4580:	66 e0       	ldi	r22, 0x06	; 6
    4582:	41 e0       	ldi	r20, 0x01	; 1
    4584:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    4588:	d7 c0       	rjmp	.+430    	; 0x4738 <SSD_Write+0x3c8>
    #endif

        break;
    case SSD_NUMBER_5: // 0b01101101
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    458a:	82 e0       	ldi	r24, 0x02	; 2
    458c:	60 e0       	ldi	r22, 0x00	; 0
    458e:	41 e0       	ldi	r20, 0x01	; 1
    4590:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_LOW);
    4594:	82 e0       	ldi	r24, 0x02	; 2
    4596:	61 e0       	ldi	r22, 0x01	; 1
    4598:	40 e0       	ldi	r20, 0x00	; 0
    459a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    459e:	82 e0       	ldi	r24, 0x02	; 2
    45a0:	62 e0       	ldi	r22, 0x02	; 2
    45a2:	41 e0       	ldi	r20, 0x01	; 1
    45a4:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_HIGH);
    45a8:	82 e0       	ldi	r24, 0x02	; 2
    45aa:	63 e0       	ldi	r22, 0x03	; 3
    45ac:	41 e0       	ldi	r20, 0x01	; 1
    45ae:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_LOW);
    45b2:	82 e0       	ldi	r24, 0x02	; 2
    45b4:	64 e0       	ldi	r22, 0x04	; 4
    45b6:	40 e0       	ldi	r20, 0x00	; 0
    45b8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_HIGH);
    45bc:	82 e0       	ldi	r24, 0x02	; 2
    45be:	65 e0       	ldi	r22, 0x05	; 5
    45c0:	41 e0       	ldi	r20, 0x01	; 1
    45c2:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_HIGH);
    45c6:	82 e0       	ldi	r24, 0x02	; 2
    45c8:	66 e0       	ldi	r22, 0x06	; 6
    45ca:	41 e0       	ldi	r20, 0x01	; 1
    45cc:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    45d0:	b3 c0       	rjmp	.+358    	; 0x4738 <SSD_Write+0x3c8>
    #endif

        break;
    case SSD_NUMBER_6: // 0b01111101
            #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    45d2:	82 e0       	ldi	r24, 0x02	; 2
    45d4:	60 e0       	ldi	r22, 0x00	; 0
    45d6:	41 e0       	ldi	r20, 0x01	; 1
    45d8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_LOW);
    45dc:	82 e0       	ldi	r24, 0x02	; 2
    45de:	61 e0       	ldi	r22, 0x01	; 1
    45e0:	40 e0       	ldi	r20, 0x00	; 0
    45e2:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    45e6:	82 e0       	ldi	r24, 0x02	; 2
    45e8:	62 e0       	ldi	r22, 0x02	; 2
    45ea:	41 e0       	ldi	r20, 0x01	; 1
    45ec:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_HIGH);
    45f0:	82 e0       	ldi	r24, 0x02	; 2
    45f2:	63 e0       	ldi	r22, 0x03	; 3
    45f4:	41 e0       	ldi	r20, 0x01	; 1
    45f6:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_HIGH);
    45fa:	82 e0       	ldi	r24, 0x02	; 2
    45fc:	64 e0       	ldi	r22, 0x04	; 4
    45fe:	41 e0       	ldi	r20, 0x01	; 1
    4600:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_HIGH);
    4604:	82 e0       	ldi	r24, 0x02	; 2
    4606:	65 e0       	ldi	r22, 0x05	; 5
    4608:	41 e0       	ldi	r20, 0x01	; 1
    460a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_HIGH);
    460e:	82 e0       	ldi	r24, 0x02	; 2
    4610:	66 e0       	ldi	r22, 0x06	; 6
    4612:	41 e0       	ldi	r20, 0x01	; 1
    4614:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    4618:	8f c0       	rjmp	.+286    	; 0x4738 <SSD_Write+0x3c8>
        #error "Invalid SSD Type"
    #endif
        break;
    case SSD_NUMBER_7: // 0b00000111
        #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    461a:	82 e0       	ldi	r24, 0x02	; 2
    461c:	60 e0       	ldi	r22, 0x00	; 0
    461e:	41 e0       	ldi	r20, 0x01	; 1
    4620:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    4624:	82 e0       	ldi	r24, 0x02	; 2
    4626:	61 e0       	ldi	r22, 0x01	; 1
    4628:	41 e0       	ldi	r20, 0x01	; 1
    462a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    462e:	82 e0       	ldi	r24, 0x02	; 2
    4630:	62 e0       	ldi	r22, 0x02	; 2
    4632:	41 e0       	ldi	r20, 0x01	; 1
    4634:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_LOW);
    4638:	82 e0       	ldi	r24, 0x02	; 2
    463a:	63 e0       	ldi	r22, 0x03	; 3
    463c:	40 e0       	ldi	r20, 0x00	; 0
    463e:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_LOW);
    4642:	82 e0       	ldi	r24, 0x02	; 2
    4644:	64 e0       	ldi	r22, 0x04	; 4
    4646:	40 e0       	ldi	r20, 0x00	; 0
    4648:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_LOW);
    464c:	82 e0       	ldi	r24, 0x02	; 2
    464e:	65 e0       	ldi	r22, 0x05	; 5
    4650:	40 e0       	ldi	r20, 0x00	; 0
    4652:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_LOW);
    4656:	82 e0       	ldi	r24, 0x02	; 2
    4658:	66 e0       	ldi	r22, 0x06	; 6
    465a:	40 e0       	ldi	r20, 0x00	; 0
    465c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    4660:	6b c0       	rjmp	.+214    	; 0x4738 <SSD_Write+0x3c8>
    #endif

        break;
    case SSD_NUMBER_8: // 0b01111111
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    4662:	82 e0       	ldi	r24, 0x02	; 2
    4664:	60 e0       	ldi	r22, 0x00	; 0
    4666:	41 e0       	ldi	r20, 0x01	; 1
    4668:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    466c:	82 e0       	ldi	r24, 0x02	; 2
    466e:	61 e0       	ldi	r22, 0x01	; 1
    4670:	41 e0       	ldi	r20, 0x01	; 1
    4672:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    4676:	82 e0       	ldi	r24, 0x02	; 2
    4678:	62 e0       	ldi	r22, 0x02	; 2
    467a:	41 e0       	ldi	r20, 0x01	; 1
    467c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_HIGH);
    4680:	82 e0       	ldi	r24, 0x02	; 2
    4682:	63 e0       	ldi	r22, 0x03	; 3
    4684:	41 e0       	ldi	r20, 0x01	; 1
    4686:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_HIGH);
    468a:	82 e0       	ldi	r24, 0x02	; 2
    468c:	64 e0       	ldi	r22, 0x04	; 4
    468e:	41 e0       	ldi	r20, 0x01	; 1
    4690:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_HIGH);
    4694:	82 e0       	ldi	r24, 0x02	; 2
    4696:	65 e0       	ldi	r22, 0x05	; 5
    4698:	41 e0       	ldi	r20, 0x01	; 1
    469a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_HIGH);
    469e:	82 e0       	ldi	r24, 0x02	; 2
    46a0:	66 e0       	ldi	r22, 0x06	; 6
    46a2:	41 e0       	ldi	r20, 0x01	; 1
    46a4:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    46a8:	47 c0       	rjmp	.+142    	; 0x4738 <SSD_Write+0x3c8>
    #endif

        break;
    case SSD_NUMBER_9: // 0b01101111
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_HIGH);
    46aa:	82 e0       	ldi	r24, 0x02	; 2
    46ac:	60 e0       	ldi	r22, 0x00	; 0
    46ae:	41 e0       	ldi	r20, 0x01	; 1
    46b0:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_HIGH);
    46b4:	82 e0       	ldi	r24, 0x02	; 2
    46b6:	61 e0       	ldi	r22, 0x01	; 1
    46b8:	41 e0       	ldi	r20, 0x01	; 1
    46ba:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_HIGH);
    46be:	82 e0       	ldi	r24, 0x02	; 2
    46c0:	62 e0       	ldi	r22, 0x02	; 2
    46c2:	41 e0       	ldi	r20, 0x01	; 1
    46c4:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_HIGH);
    46c8:	82 e0       	ldi	r24, 0x02	; 2
    46ca:	63 e0       	ldi	r22, 0x03	; 3
    46cc:	41 e0       	ldi	r20, 0x01	; 1
    46ce:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_LOW);
    46d2:	82 e0       	ldi	r24, 0x02	; 2
    46d4:	64 e0       	ldi	r22, 0x04	; 4
    46d6:	40 e0       	ldi	r20, 0x00	; 0
    46d8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_HIGH);
    46dc:	82 e0       	ldi	r24, 0x02	; 2
    46de:	65 e0       	ldi	r22, 0x05	; 5
    46e0:	41 e0       	ldi	r20, 0x01	; 1
    46e2:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_HIGH);
    46e6:	82 e0       	ldi	r24, 0x02	; 2
    46e8:	66 e0       	ldi	r22, 0x06	; 6
    46ea:	41 e0       	ldi	r20, 0x01	; 1
    46ec:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    46f0:	23 c0       	rjmp	.+70     	; 0x4738 <SSD_Write+0x3c8>
        break;

    case SSD_OFF:
    default:
    #if SSD_TYPE == COMM_CATHODE
        DIO_SetPinLevel(SSD_PIN_A, DIO_LOW);
    46f2:	82 e0       	ldi	r24, 0x02	; 2
    46f4:	60 e0       	ldi	r22, 0x00	; 0
    46f6:	40 e0       	ldi	r20, 0x00	; 0
    46f8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_B, DIO_LOW);
    46fc:	82 e0       	ldi	r24, 0x02	; 2
    46fe:	61 e0       	ldi	r22, 0x01	; 1
    4700:	40 e0       	ldi	r20, 0x00	; 0
    4702:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_C, DIO_LOW);
    4706:	82 e0       	ldi	r24, 0x02	; 2
    4708:	62 e0       	ldi	r22, 0x02	; 2
    470a:	40 e0       	ldi	r20, 0x00	; 0
    470c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_D, DIO_LOW);
    4710:	82 e0       	ldi	r24, 0x02	; 2
    4712:	63 e0       	ldi	r22, 0x03	; 3
    4714:	40 e0       	ldi	r20, 0x00	; 0
    4716:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_E, DIO_LOW);
    471a:	82 e0       	ldi	r24, 0x02	; 2
    471c:	64 e0       	ldi	r22, 0x04	; 4
    471e:	40 e0       	ldi	r20, 0x00	; 0
    4720:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_F, DIO_LOW);
    4724:	82 e0       	ldi	r24, 0x02	; 2
    4726:	65 e0       	ldi	r22, 0x05	; 5
    4728:	40 e0       	ldi	r20, 0x00	; 0
    472a:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
        DIO_SetPinLevel(SSD_PIN_G, DIO_LOW);
    472e:	82 e0       	ldi	r24, 0x02	; 2
    4730:	66 e0       	ldi	r22, 0x06	; 6
    4732:	40 e0       	ldi	r20, 0x00	; 0
    4734:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <DIO_SetPinLevel>
    #else
        #error "Invalid SSD Type"
    #endif
        break;
    }
}
    4738:	0f 90       	pop	r0
    473a:	0f 90       	pop	r0
    473c:	0f 90       	pop	r0
    473e:	cf 91       	pop	r28
    4740:	df 91       	pop	r29
    4742:	08 95       	ret

00004744 <UART_Init>:
#include "UART.h"
#include "Registers.h"
#include "DIO.h"

void UART_Init(USART_Mode_Select mode,Parity_Mode pmode,Stop_Bit_Select sbit,Character_Size csize,Baud_Rate_Setting brate)
{
    4744:	0f 93       	push	r16
    4746:	df 93       	push	r29
    4748:	cf 93       	push	r28
    474a:	cd b7       	in	r28, 0x3d	; 61
    474c:	de b7       	in	r29, 0x3e	; 62
    474e:	2b 97       	sbiw	r28, 0x0b	; 11
    4750:	0f b6       	in	r0, 0x3f	; 63
    4752:	f8 94       	cli
    4754:	de bf       	out	0x3e, r29	; 62
    4756:	0f be       	out	0x3f, r0	; 63
    4758:	cd bf       	out	0x3d, r28	; 61
    475a:	89 83       	std	Y+1, r24	; 0x01
    475c:	6a 83       	std	Y+2, r22	; 0x02
    475e:	4b 83       	std	Y+3, r20	; 0x03
    4760:	2c 83       	std	Y+4, r18	; 0x04
    4762:	0d 83       	std	Y+5, r16	; 0x05
    SET_BIT(UCSRC, UCSRC_URSEL); // 3shan tekhali uart to play
    4764:	a0 e4       	ldi	r26, 0x40	; 64
    4766:	b0 e0       	ldi	r27, 0x00	; 0
    4768:	e0 e4       	ldi	r30, 0x40	; 64
    476a:	f0 e0       	ldi	r31, 0x00	; 0
    476c:	80 81       	ld	r24, Z
    476e:	80 68       	ori	r24, 0x80	; 128
    4770:	8c 93       	st	X, r24
    DIO_SetPinMode(DIO_PORTD, DIO_PIN0, DIO_INPUT_FLOATING);
    4772:	83 e0       	ldi	r24, 0x03	; 3
    4774:	60 e0       	ldi	r22, 0x00	; 0
    4776:	40 e0       	ldi	r20, 0x00	; 0
    4778:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
	DIO_SetPinMode(DIO_PORTD, DIO_PIN1, DIO_OUTPUT);
    477c:	83 e0       	ldi	r24, 0x03	; 3
    477e:	61 e0       	ldi	r22, 0x01	; 1
    4780:	42 e0       	ldi	r20, 0x02	; 2
    4782:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>


    if(mode == Asynchronous)
    4786:	89 81       	ldd	r24, Y+1	; 0x01
    4788:	88 23       	and	r24, r24
    478a:	41 f4       	brne	.+16     	; 0x479c <UART_Init+0x58>
    {
        CLR_BIT(UCSRC,UCSRC_UMSEL);
    478c:	a0 e4       	ldi	r26, 0x40	; 64
    478e:	b0 e0       	ldi	r27, 0x00	; 0
    4790:	e0 e4       	ldi	r30, 0x40	; 64
    4792:	f0 e0       	ldi	r31, 0x00	; 0
    4794:	80 81       	ld	r24, Z
    4796:	8f 7b       	andi	r24, 0xBF	; 191
    4798:	8c 93       	st	X, r24
    479a:	0a c0       	rjmp	.+20     	; 0x47b0 <UART_Init+0x6c>
    }else if(mode == Synchronous)
    479c:	89 81       	ldd	r24, Y+1	; 0x01
    479e:	81 30       	cpi	r24, 0x01	; 1
    47a0:	39 f4       	brne	.+14     	; 0x47b0 <UART_Init+0x6c>
    {
        SET_BIT(UCSRC,UCSRC_UMSEL);
    47a2:	a0 e4       	ldi	r26, 0x40	; 64
    47a4:	b0 e0       	ldi	r27, 0x00	; 0
    47a6:	e0 e4       	ldi	r30, 0x40	; 64
    47a8:	f0 e0       	ldi	r31, 0x00	; 0
    47aa:	80 81       	ld	r24, Z
    47ac:	80 64       	ori	r24, 0x40	; 64
    47ae:	8c 93       	st	X, r24

    }

    switch (pmode)
    47b0:	8a 81       	ldd	r24, Y+2	; 0x02
    47b2:	28 2f       	mov	r18, r24
    47b4:	30 e0       	ldi	r19, 0x00	; 0
    47b6:	3b 87       	std	Y+11, r19	; 0x0b
    47b8:	2a 87       	std	Y+10, r18	; 0x0a
    47ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    47bc:	9b 85       	ldd	r25, Y+11	; 0x0b
    47be:	81 30       	cpi	r24, 0x01	; 1
    47c0:	91 05       	cpc	r25, r1
    47c2:	c1 f0       	breq	.+48     	; 0x47f4 <UART_Init+0xb0>
    47c4:	2a 85       	ldd	r18, Y+10	; 0x0a
    47c6:	3b 85       	ldd	r19, Y+11	; 0x0b
    47c8:	22 30       	cpi	r18, 0x02	; 2
    47ca:	31 05       	cpc	r19, r1
    47cc:	11 f1       	breq	.+68     	; 0x4812 <UART_Init+0xce>
    47ce:	8a 85       	ldd	r24, Y+10	; 0x0a
    47d0:	9b 85       	ldd	r25, Y+11	; 0x0b
    47d2:	00 97       	sbiw	r24, 0x00	; 0
    47d4:	61 f5       	brne	.+88     	; 0x482e <UART_Init+0xea>
    {
    case Disabled_parity:
        CLR_BIT(UCSRC,UCSRC_UPM0);
    47d6:	a0 e4       	ldi	r26, 0x40	; 64
    47d8:	b0 e0       	ldi	r27, 0x00	; 0
    47da:	e0 e4       	ldi	r30, 0x40	; 64
    47dc:	f0 e0       	ldi	r31, 0x00	; 0
    47de:	80 81       	ld	r24, Z
    47e0:	8f 7e       	andi	r24, 0xEF	; 239
    47e2:	8c 93       	st	X, r24
        CLR_BIT(UCSRC,UCSRC_UPM1);
    47e4:	a0 e4       	ldi	r26, 0x40	; 64
    47e6:	b0 e0       	ldi	r27, 0x00	; 0
    47e8:	e0 e4       	ldi	r30, 0x40	; 64
    47ea:	f0 e0       	ldi	r31, 0x00	; 0
    47ec:	80 81       	ld	r24, Z
    47ee:	8f 7d       	andi	r24, 0xDF	; 223
    47f0:	8c 93       	st	X, r24
    47f2:	1d c0       	rjmp	.+58     	; 0x482e <UART_Init+0xea>
        /* code */
        break;
    case Even_Parity:
        CLR_BIT(UCSRC,UCSRC_UPM0);
    47f4:	a0 e4       	ldi	r26, 0x40	; 64
    47f6:	b0 e0       	ldi	r27, 0x00	; 0
    47f8:	e0 e4       	ldi	r30, 0x40	; 64
    47fa:	f0 e0       	ldi	r31, 0x00	; 0
    47fc:	80 81       	ld	r24, Z
    47fe:	8f 7e       	andi	r24, 0xEF	; 239
    4800:	8c 93       	st	X, r24
        SET_BIT(UCSRC,UCSRC_UPM1);
    4802:	a0 e4       	ldi	r26, 0x40	; 64
    4804:	b0 e0       	ldi	r27, 0x00	; 0
    4806:	e0 e4       	ldi	r30, 0x40	; 64
    4808:	f0 e0       	ldi	r31, 0x00	; 0
    480a:	80 81       	ld	r24, Z
    480c:	80 62       	ori	r24, 0x20	; 32
    480e:	8c 93       	st	X, r24
    4810:	0e c0       	rjmp	.+28     	; 0x482e <UART_Init+0xea>
        /* code */
        break;
    case Odd_Parity:
        SET_BIT(UCSRC,UCSRC_UPM0);
    4812:	a0 e4       	ldi	r26, 0x40	; 64
    4814:	b0 e0       	ldi	r27, 0x00	; 0
    4816:	e0 e4       	ldi	r30, 0x40	; 64
    4818:	f0 e0       	ldi	r31, 0x00	; 0
    481a:	80 81       	ld	r24, Z
    481c:	80 61       	ori	r24, 0x10	; 16
    481e:	8c 93       	st	X, r24
        SET_BIT(UCSRC,UCSRC_UPM1);
    4820:	a0 e4       	ldi	r26, 0x40	; 64
    4822:	b0 e0       	ldi	r27, 0x00	; 0
    4824:	e0 e4       	ldi	r30, 0x40	; 64
    4826:	f0 e0       	ldi	r31, 0x00	; 0
    4828:	80 81       	ld	r24, Z
    482a:	80 62       	ori	r24, 0x20	; 32
    482c:	8c 93       	st	X, r24
        break;
    
    default:
        break;
    }
    if(sbit==one_Stop_bit)
    482e:	8b 81       	ldd	r24, Y+3	; 0x03
    4830:	88 23       	and	r24, r24
    4832:	41 f4       	brne	.+16     	; 0x4844 <UART_Init+0x100>
    {
        CLR_BIT(UCSRC,UCSRC_USBS);
    4834:	a0 e4       	ldi	r26, 0x40	; 64
    4836:	b0 e0       	ldi	r27, 0x00	; 0
    4838:	e0 e4       	ldi	r30, 0x40	; 64
    483a:	f0 e0       	ldi	r31, 0x00	; 0
    483c:	80 81       	ld	r24, Z
    483e:	87 7f       	andi	r24, 0xF7	; 247
    4840:	8c 93       	st	X, r24
    4842:	0a c0       	rjmp	.+20     	; 0x4858 <UART_Init+0x114>
    }else if( sbit==two_Stop_bit)
    4844:	8b 81       	ldd	r24, Y+3	; 0x03
    4846:	81 30       	cpi	r24, 0x01	; 1
    4848:	39 f4       	brne	.+14     	; 0x4858 <UART_Init+0x114>
    {
        SET_BIT(UCSRC,UCSRC_USBS);
    484a:	a0 e4       	ldi	r26, 0x40	; 64
    484c:	b0 e0       	ldi	r27, 0x00	; 0
    484e:	e0 e4       	ldi	r30, 0x40	; 64
    4850:	f0 e0       	ldi	r31, 0x00	; 0
    4852:	80 81       	ld	r24, Z
    4854:	88 60       	ori	r24, 0x08	; 8
    4856:	8c 93       	st	X, r24
    }
    switch (csize)
    4858:	8c 81       	ldd	r24, Y+4	; 0x04
    485a:	28 2f       	mov	r18, r24
    485c:	30 e0       	ldi	r19, 0x00	; 0
    485e:	39 87       	std	Y+9, r19	; 0x09
    4860:	28 87       	std	Y+8, r18	; 0x08
    4862:	88 85       	ldd	r24, Y+8	; 0x08
    4864:	99 85       	ldd	r25, Y+9	; 0x09
    4866:	82 30       	cpi	r24, 0x02	; 2
    4868:	91 05       	cpc	r25, r1
    486a:	09 f4       	brne	.+2      	; 0x486e <UART_Init+0x12a>
    486c:	48 c0       	rjmp	.+144    	; 0x48fe <UART_Init+0x1ba>
    486e:	28 85       	ldd	r18, Y+8	; 0x08
    4870:	39 85       	ldd	r19, Y+9	; 0x09
    4872:	23 30       	cpi	r18, 0x03	; 3
    4874:	31 05       	cpc	r19, r1
    4876:	54 f4       	brge	.+20     	; 0x488c <UART_Init+0x148>
    4878:	88 85       	ldd	r24, Y+8	; 0x08
    487a:	99 85       	ldd	r25, Y+9	; 0x09
    487c:	00 97       	sbiw	r24, 0x00	; 0
    487e:	99 f0       	breq	.+38     	; 0x48a6 <UART_Init+0x162>
    4880:	28 85       	ldd	r18, Y+8	; 0x08
    4882:	39 85       	ldd	r19, Y+9	; 0x09
    4884:	21 30       	cpi	r18, 0x01	; 1
    4886:	31 05       	cpc	r19, r1
    4888:	21 f1       	breq	.+72     	; 0x48d2 <UART_Init+0x18e>
    488a:	7a c0       	rjmp	.+244    	; 0x4980 <UART_Init+0x23c>
    488c:	88 85       	ldd	r24, Y+8	; 0x08
    488e:	99 85       	ldd	r25, Y+9	; 0x09
    4890:	83 30       	cpi	r24, 0x03	; 3
    4892:	91 05       	cpc	r25, r1
    4894:	09 f4       	brne	.+2      	; 0x4898 <UART_Init+0x154>
    4896:	49 c0       	rjmp	.+146    	; 0x492a <UART_Init+0x1e6>
    4898:	28 85       	ldd	r18, Y+8	; 0x08
    489a:	39 85       	ldd	r19, Y+9	; 0x09
    489c:	24 30       	cpi	r18, 0x04	; 4
    489e:	31 05       	cpc	r19, r1
    48a0:	09 f4       	brne	.+2      	; 0x48a4 <UART_Init+0x160>
    48a2:	59 c0       	rjmp	.+178    	; 0x4956 <UART_Init+0x212>
    48a4:	6d c0       	rjmp	.+218    	; 0x4980 <UART_Init+0x23c>
    {
    case _5_bit:
        CLR_BIT(UCSRC,UCSRC_UCSZ0);
    48a6:	a0 e4       	ldi	r26, 0x40	; 64
    48a8:	b0 e0       	ldi	r27, 0x00	; 0
    48aa:	e0 e4       	ldi	r30, 0x40	; 64
    48ac:	f0 e0       	ldi	r31, 0x00	; 0
    48ae:	80 81       	ld	r24, Z
    48b0:	8d 7f       	andi	r24, 0xFD	; 253
    48b2:	8c 93       	st	X, r24
        CLR_BIT(UCSRC,UCSRC_UCSZ1);
    48b4:	a0 e4       	ldi	r26, 0x40	; 64
    48b6:	b0 e0       	ldi	r27, 0x00	; 0
    48b8:	e0 e4       	ldi	r30, 0x40	; 64
    48ba:	f0 e0       	ldi	r31, 0x00	; 0
    48bc:	80 81       	ld	r24, Z
    48be:	8b 7f       	andi	r24, 0xFB	; 251
    48c0:	8c 93       	st	X, r24
        CLR_BIT(UCSRC,UCSRB_UCSZ2);
    48c2:	a0 e4       	ldi	r26, 0x40	; 64
    48c4:	b0 e0       	ldi	r27, 0x00	; 0
    48c6:	e0 e4       	ldi	r30, 0x40	; 64
    48c8:	f0 e0       	ldi	r31, 0x00	; 0
    48ca:	80 81       	ld	r24, Z
    48cc:	8b 7f       	andi	r24, 0xFB	; 251
    48ce:	8c 93       	st	X, r24
    48d0:	57 c0       	rjmp	.+174    	; 0x4980 <UART_Init+0x23c>
        /* code */
        break;
    case _6_bit:
        CLR_BIT(UCSRC,UCSRC_UCSZ0);
    48d2:	a0 e4       	ldi	r26, 0x40	; 64
    48d4:	b0 e0       	ldi	r27, 0x00	; 0
    48d6:	e0 e4       	ldi	r30, 0x40	; 64
    48d8:	f0 e0       	ldi	r31, 0x00	; 0
    48da:	80 81       	ld	r24, Z
    48dc:	8d 7f       	andi	r24, 0xFD	; 253
    48de:	8c 93       	st	X, r24
        CLR_BIT(UCSRC,UCSRC_UCSZ1);
    48e0:	a0 e4       	ldi	r26, 0x40	; 64
    48e2:	b0 e0       	ldi	r27, 0x00	; 0
    48e4:	e0 e4       	ldi	r30, 0x40	; 64
    48e6:	f0 e0       	ldi	r31, 0x00	; 0
    48e8:	80 81       	ld	r24, Z
    48ea:	8b 7f       	andi	r24, 0xFB	; 251
    48ec:	8c 93       	st	X, r24
        CLR_BIT(UCSRC,UCSRB_UCSZ2);
    48ee:	a0 e4       	ldi	r26, 0x40	; 64
    48f0:	b0 e0       	ldi	r27, 0x00	; 0
    48f2:	e0 e4       	ldi	r30, 0x40	; 64
    48f4:	f0 e0       	ldi	r31, 0x00	; 0
    48f6:	80 81       	ld	r24, Z
    48f8:	8b 7f       	andi	r24, 0xFB	; 251
    48fa:	8c 93       	st	X, r24
    48fc:	41 c0       	rjmp	.+130    	; 0x4980 <UART_Init+0x23c>
        /* code */
        break;
    case _7_bit:
        CLR_BIT(UCSRC,UCSRC_UCSZ0);
    48fe:	a0 e4       	ldi	r26, 0x40	; 64
    4900:	b0 e0       	ldi	r27, 0x00	; 0
    4902:	e0 e4       	ldi	r30, 0x40	; 64
    4904:	f0 e0       	ldi	r31, 0x00	; 0
    4906:	80 81       	ld	r24, Z
    4908:	8d 7f       	andi	r24, 0xFD	; 253
    490a:	8c 93       	st	X, r24
        SET_BIT(UCSRC,UCSRC_UCSZ1);
    490c:	a0 e4       	ldi	r26, 0x40	; 64
    490e:	b0 e0       	ldi	r27, 0x00	; 0
    4910:	e0 e4       	ldi	r30, 0x40	; 64
    4912:	f0 e0       	ldi	r31, 0x00	; 0
    4914:	80 81       	ld	r24, Z
    4916:	84 60       	ori	r24, 0x04	; 4
    4918:	8c 93       	st	X, r24
        CLR_BIT(UCSRC,UCSRB_UCSZ2);
    491a:	a0 e4       	ldi	r26, 0x40	; 64
    491c:	b0 e0       	ldi	r27, 0x00	; 0
    491e:	e0 e4       	ldi	r30, 0x40	; 64
    4920:	f0 e0       	ldi	r31, 0x00	; 0
    4922:	80 81       	ld	r24, Z
    4924:	8b 7f       	andi	r24, 0xFB	; 251
    4926:	8c 93       	st	X, r24
    4928:	2b c0       	rjmp	.+86     	; 0x4980 <UART_Init+0x23c>
        /* code */
        break;
    case _8_bit:
        SET_BIT(UCSRC,UCSRC_UCSZ0);
    492a:	a0 e4       	ldi	r26, 0x40	; 64
    492c:	b0 e0       	ldi	r27, 0x00	; 0
    492e:	e0 e4       	ldi	r30, 0x40	; 64
    4930:	f0 e0       	ldi	r31, 0x00	; 0
    4932:	80 81       	ld	r24, Z
    4934:	82 60       	ori	r24, 0x02	; 2
    4936:	8c 93       	st	X, r24
        SET_BIT(UCSRC,UCSRC_UCSZ1);
    4938:	a0 e4       	ldi	r26, 0x40	; 64
    493a:	b0 e0       	ldi	r27, 0x00	; 0
    493c:	e0 e4       	ldi	r30, 0x40	; 64
    493e:	f0 e0       	ldi	r31, 0x00	; 0
    4940:	80 81       	ld	r24, Z
    4942:	84 60       	ori	r24, 0x04	; 4
    4944:	8c 93       	st	X, r24
        CLR_BIT(UCSRC,UCSRB_UCSZ2);
    4946:	a0 e4       	ldi	r26, 0x40	; 64
    4948:	b0 e0       	ldi	r27, 0x00	; 0
    494a:	e0 e4       	ldi	r30, 0x40	; 64
    494c:	f0 e0       	ldi	r31, 0x00	; 0
    494e:	80 81       	ld	r24, Z
    4950:	8b 7f       	andi	r24, 0xFB	; 251
    4952:	8c 93       	st	X, r24
    4954:	15 c0       	rjmp	.+42     	; 0x4980 <UART_Init+0x23c>
        /* code */
        break;
    case _9_bit:
        SET_BIT(UCSRC,UCSRC_UCSZ0);
    4956:	a0 e4       	ldi	r26, 0x40	; 64
    4958:	b0 e0       	ldi	r27, 0x00	; 0
    495a:	e0 e4       	ldi	r30, 0x40	; 64
    495c:	f0 e0       	ldi	r31, 0x00	; 0
    495e:	80 81       	ld	r24, Z
    4960:	82 60       	ori	r24, 0x02	; 2
    4962:	8c 93       	st	X, r24
        SET_BIT(UCSRC,UCSRC_UCSZ1);
    4964:	a0 e4       	ldi	r26, 0x40	; 64
    4966:	b0 e0       	ldi	r27, 0x00	; 0
    4968:	e0 e4       	ldi	r30, 0x40	; 64
    496a:	f0 e0       	ldi	r31, 0x00	; 0
    496c:	80 81       	ld	r24, Z
    496e:	84 60       	ori	r24, 0x04	; 4
    4970:	8c 93       	st	X, r24
        SET_BIT(UCSRC,UCSRB_UCSZ2);
    4972:	a0 e4       	ldi	r26, 0x40	; 64
    4974:	b0 e0       	ldi	r27, 0x00	; 0
    4976:	e0 e4       	ldi	r30, 0x40	; 64
    4978:	f0 e0       	ldi	r31, 0x00	; 0
    497a:	80 81       	ld	r24, Z
    497c:	84 60       	ori	r24, 0x04	; 4
    497e:	8c 93       	st	X, r24
        break;
    
    default:
        break;
    }
    switch (brate)
    4980:	8d 81       	ldd	r24, Y+5	; 0x05
    4982:	28 2f       	mov	r18, r24
    4984:	30 e0       	ldi	r19, 0x00	; 0
    4986:	3f 83       	std	Y+7, r19	; 0x07
    4988:	2e 83       	std	Y+6, r18	; 0x06
    498a:	8e 81       	ldd	r24, Y+6	; 0x06
    498c:	9f 81       	ldd	r25, Y+7	; 0x07
    498e:	81 30       	cpi	r24, 0x01	; 1
    4990:	91 05       	cpc	r25, r1
    4992:	71 f0       	breq	.+28     	; 0x49b0 <UART_Init+0x26c>
    4994:	2e 81       	ldd	r18, Y+6	; 0x06
    4996:	3f 81       	ldd	r19, Y+7	; 0x07
    4998:	22 30       	cpi	r18, 0x02	; 2
    499a:	31 05       	cpc	r19, r1
    499c:	71 f0       	breq	.+28     	; 0x49ba <UART_Init+0x276>
    499e:	8e 81       	ldd	r24, Y+6	; 0x06
    49a0:	9f 81       	ldd	r25, Y+7	; 0x07
    49a2:	00 97       	sbiw	r24, 0x00	; 0
    49a4:	71 f4       	brne	.+28     	; 0x49c2 <UART_Init+0x27e>
    {
    case _2400:
        UBRRL=416;
    49a6:	e9 e2       	ldi	r30, 0x29	; 41
    49a8:	f0 e0       	ldi	r31, 0x00	; 0
    49aa:	80 ea       	ldi	r24, 0xA0	; 160
    49ac:	80 83       	st	Z, r24
    49ae:	09 c0       	rjmp	.+18     	; 0x49c2 <UART_Init+0x27e>
        /* code */
        break;
    case _4800:
        UBRRL=207;
    49b0:	e9 e2       	ldi	r30, 0x29	; 41
    49b2:	f0 e0       	ldi	r31, 0x00	; 0
    49b4:	8f ec       	ldi	r24, 0xCF	; 207
    49b6:	80 83       	st	Z, r24
    49b8:	04 c0       	rjmp	.+8      	; 0x49c2 <UART_Init+0x27e>
        /* code */
        break;
    case _9600:
        UBRRL=103;
    49ba:	e9 e2       	ldi	r30, 0x29	; 41
    49bc:	f0 e0       	ldi	r31, 0x00	; 0
    49be:	87 e6       	ldi	r24, 0x67	; 103
    49c0:	80 83       	st	Z, r24
        break;
    
    default:
        break;
    }
    SET_BIT(UCSRB,UCSRB_RXEN);
    49c2:	aa e2       	ldi	r26, 0x2A	; 42
    49c4:	b0 e0       	ldi	r27, 0x00	; 0
    49c6:	ea e2       	ldi	r30, 0x2A	; 42
    49c8:	f0 e0       	ldi	r31, 0x00	; 0
    49ca:	80 81       	ld	r24, Z
    49cc:	80 61       	ori	r24, 0x10	; 16
    49ce:	8c 93       	st	X, r24
    SET_BIT(UCSRB,UCSRB_TXEN);
    49d0:	aa e2       	ldi	r26, 0x2A	; 42
    49d2:	b0 e0       	ldi	r27, 0x00	; 0
    49d4:	ea e2       	ldi	r30, 0x2A	; 42
    49d6:	f0 e0       	ldi	r31, 0x00	; 0
    49d8:	80 81       	ld	r24, Z
    49da:	88 60       	ori	r24, 0x08	; 8
    49dc:	8c 93       	st	X, r24
}
    49de:	2b 96       	adiw	r28, 0x0b	; 11
    49e0:	0f b6       	in	r0, 0x3f	; 63
    49e2:	f8 94       	cli
    49e4:	de bf       	out	0x3e, r29	; 62
    49e6:	0f be       	out	0x3f, r0	; 63
    49e8:	cd bf       	out	0x3d, r28	; 61
    49ea:	cf 91       	pop	r28
    49ec:	df 91       	pop	r29
    49ee:	0f 91       	pop	r16
    49f0:	08 95       	ret

000049f2 <UART_Send_Data>:


void UART_Send_Data(u8 data){
    49f2:	df 93       	push	r29
    49f4:	cf 93       	push	r28
    49f6:	0f 92       	push	r0
    49f8:	cd b7       	in	r28, 0x3d	; 61
    49fa:	de b7       	in	r29, 0x3e	; 62
    49fc:	89 83       	std	Y+1, r24	; 0x01
    
    UDR=data;
    49fe:	ec e2       	ldi	r30, 0x2C	; 44
    4a00:	f0 e0       	ldi	r31, 0x00	; 0
    4a02:	89 81       	ldd	r24, Y+1	; 0x01
    4a04:	80 83       	st	Z, r24
    while (GET_BIT(UCSRA,UCSRA_TXC)==0);
    4a06:	eb e2       	ldi	r30, 0x2B	; 43
    4a08:	f0 e0       	ldi	r31, 0x00	; 0
    4a0a:	80 81       	ld	r24, Z
    4a0c:	82 95       	swap	r24
    4a0e:	86 95       	lsr	r24
    4a10:	86 95       	lsr	r24
    4a12:	83 70       	andi	r24, 0x03	; 3
    4a14:	88 2f       	mov	r24, r24
    4a16:	90 e0       	ldi	r25, 0x00	; 0
    4a18:	81 70       	andi	r24, 0x01	; 1
    4a1a:	90 70       	andi	r25, 0x00	; 0
    4a1c:	00 97       	sbiw	r24, 0x00	; 0
    4a1e:	99 f3       	breq	.-26     	; 0x4a06 <UART_Send_Data+0x14>
}
    4a20:	0f 90       	pop	r0
    4a22:	cf 91       	pop	r28
    4a24:	df 91       	pop	r29
    4a26:	08 95       	ret

00004a28 <Recieve_Data>:

u8 Recieve_Data(){
    4a28:	df 93       	push	r29
    4a2a:	cf 93       	push	r28
    4a2c:	cd b7       	in	r28, 0x3d	; 61
    4a2e:	de b7       	in	r29, 0x3e	; 62
    while (GET_BIT(UCSRA,UCSRA_RCX)==0);
    4a30:	eb e2       	ldi	r30, 0x2B	; 43
    4a32:	f0 e0       	ldi	r31, 0x00	; 0
    4a34:	80 81       	ld	r24, Z
    4a36:	88 23       	and	r24, r24
    4a38:	dc f7       	brge	.-10     	; 0x4a30 <Recieve_Data+0x8>
    return UDR;
    4a3a:	ec e2       	ldi	r30, 0x2C	; 44
    4a3c:	f0 e0       	ldi	r31, 0x00	; 0
    4a3e:	80 81       	ld	r24, Z
}
    4a40:	cf 91       	pop	r28
    4a42:	df 91       	pop	r29
    4a44:	08 95       	ret

00004a46 <WDT_enable>:
 */
#include "WDT.h"
#include "macros.h"
#include "std_types.h"

void WDT_enable(){
    4a46:	df 93       	push	r29
    4a48:	cf 93       	push	r28
    4a4a:	cd b7       	in	r28, 0x3d	; 61
    4a4c:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(WDTCR,WDTCR_WDE);
    4a4e:	a1 e4       	ldi	r26, 0x41	; 65
    4a50:	b0 e0       	ldi	r27, 0x00	; 0
    4a52:	e1 e4       	ldi	r30, 0x41	; 65
    4a54:	f0 e0       	ldi	r31, 0x00	; 0
    4a56:	80 81       	ld	r24, Z
    4a58:	88 60       	ori	r24, 0x08	; 8
    4a5a:	8c 93       	st	X, r24
}
    4a5c:	cf 91       	pop	r28
    4a5e:	df 91       	pop	r29
    4a60:	08 95       	ret

00004a62 <WDT_disable>:
    t_0_26s,
    t_0_52s,
    t_1s,
    t_2_1s
*/
void WDT_disable(){
    4a62:	df 93       	push	r29
    4a64:	cf 93       	push	r28
    4a66:	cd b7       	in	r28, 0x3d	; 61
    4a68:	de b7       	in	r29, 0x3e	; 62
    WDTCR=0b00001100;
    4a6a:	e1 e4       	ldi	r30, 0x41	; 65
    4a6c:	f0 e0       	ldi	r31, 0x00	; 0
    4a6e:	8c e0       	ldi	r24, 0x0C	; 12
    4a70:	80 83       	st	Z, r24
    // WDTCR=0;
}
    4a72:	cf 91       	pop	r28
    4a74:	df 91       	pop	r29
    4a76:	08 95       	ret

00004a78 <WDT_SleepTime>:
void WDT_SleepTime(Prescale_Select ps){
    4a78:	df 93       	push	r29
    4a7a:	cf 93       	push	r28
    4a7c:	00 d0       	rcall	.+0      	; 0x4a7e <WDT_SleepTime+0x6>
    4a7e:	0f 92       	push	r0
    4a80:	cd b7       	in	r28, 0x3d	; 61
    4a82:	de b7       	in	r29, 0x3e	; 62
    4a84:	89 83       	std	Y+1, r24	; 0x01
    switch (ps)
    4a86:	89 81       	ldd	r24, Y+1	; 0x01
    4a88:	28 2f       	mov	r18, r24
    4a8a:	30 e0       	ldi	r19, 0x00	; 0
    4a8c:	3b 83       	std	Y+3, r19	; 0x03
    4a8e:	2a 83       	std	Y+2, r18	; 0x02
    4a90:	8a 81       	ldd	r24, Y+2	; 0x02
    4a92:	9b 81       	ldd	r25, Y+3	; 0x03
    4a94:	83 30       	cpi	r24, 0x03	; 3
    4a96:	91 05       	cpc	r25, r1
    4a98:	09 f4       	brne	.+2      	; 0x4a9c <WDT_SleepTime+0x24>
    4a9a:	70 c0       	rjmp	.+224    	; 0x4b7c <WDT_SleepTime+0x104>
    4a9c:	2a 81       	ldd	r18, Y+2	; 0x02
    4a9e:	3b 81       	ldd	r19, Y+3	; 0x03
    4aa0:	24 30       	cpi	r18, 0x04	; 4
    4aa2:	31 05       	cpc	r19, r1
    4aa4:	84 f4       	brge	.+32     	; 0x4ac6 <WDT_SleepTime+0x4e>
    4aa6:	8a 81       	ldd	r24, Y+2	; 0x02
    4aa8:	9b 81       	ldd	r25, Y+3	; 0x03
    4aaa:	81 30       	cpi	r24, 0x01	; 1
    4aac:	91 05       	cpc	r25, r1
    4aae:	d1 f1       	breq	.+116    	; 0x4b24 <WDT_SleepTime+0xac>
    4ab0:	2a 81       	ldd	r18, Y+2	; 0x02
    4ab2:	3b 81       	ldd	r19, Y+3	; 0x03
    4ab4:	22 30       	cpi	r18, 0x02	; 2
    4ab6:	31 05       	cpc	r19, r1
    4ab8:	0c f0       	brlt	.+2      	; 0x4abc <WDT_SleepTime+0x44>
    4aba:	4a c0       	rjmp	.+148    	; 0x4b50 <WDT_SleepTime+0xd8>
    4abc:	8a 81       	ldd	r24, Y+2	; 0x02
    4abe:	9b 81       	ldd	r25, Y+3	; 0x03
    4ac0:	00 97       	sbiw	r24, 0x00	; 0
    4ac2:	d1 f0       	breq	.+52     	; 0x4af8 <WDT_SleepTime+0x80>
    4ac4:	c9 c0       	rjmp	.+402    	; 0x4c58 <WDT_SleepTime+0x1e0>
    4ac6:	2a 81       	ldd	r18, Y+2	; 0x02
    4ac8:	3b 81       	ldd	r19, Y+3	; 0x03
    4aca:	25 30       	cpi	r18, 0x05	; 5
    4acc:	31 05       	cpc	r19, r1
    4ace:	09 f4       	brne	.+2      	; 0x4ad2 <WDT_SleepTime+0x5a>
    4ad0:	81 c0       	rjmp	.+258    	; 0x4bd4 <WDT_SleepTime+0x15c>
    4ad2:	8a 81       	ldd	r24, Y+2	; 0x02
    4ad4:	9b 81       	ldd	r25, Y+3	; 0x03
    4ad6:	85 30       	cpi	r24, 0x05	; 5
    4ad8:	91 05       	cpc	r25, r1
    4ada:	0c f4       	brge	.+2      	; 0x4ade <WDT_SleepTime+0x66>
    4adc:	65 c0       	rjmp	.+202    	; 0x4ba8 <WDT_SleepTime+0x130>
    4ade:	2a 81       	ldd	r18, Y+2	; 0x02
    4ae0:	3b 81       	ldd	r19, Y+3	; 0x03
    4ae2:	26 30       	cpi	r18, 0x06	; 6
    4ae4:	31 05       	cpc	r19, r1
    4ae6:	09 f4       	brne	.+2      	; 0x4aea <WDT_SleepTime+0x72>
    4ae8:	8b c0       	rjmp	.+278    	; 0x4c00 <WDT_SleepTime+0x188>
    4aea:	8a 81       	ldd	r24, Y+2	; 0x02
    4aec:	9b 81       	ldd	r25, Y+3	; 0x03
    4aee:	87 30       	cpi	r24, 0x07	; 7
    4af0:	91 05       	cpc	r25, r1
    4af2:	09 f4       	brne	.+2      	; 0x4af6 <WDT_SleepTime+0x7e>
    4af4:	9b c0       	rjmp	.+310    	; 0x4c2c <WDT_SleepTime+0x1b4>
    4af6:	b0 c0       	rjmp	.+352    	; 0x4c58 <WDT_SleepTime+0x1e0>
    {
    case WDT_t_16ms :
        CLR_BIT(WDTCR,WDTCR_WDP0);
    4af8:	a1 e4       	ldi	r26, 0x41	; 65
    4afa:	b0 e0       	ldi	r27, 0x00	; 0
    4afc:	e1 e4       	ldi	r30, 0x41	; 65
    4afe:	f0 e0       	ldi	r31, 0x00	; 0
    4b00:	80 81       	ld	r24, Z
    4b02:	8e 7f       	andi	r24, 0xFE	; 254
    4b04:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP1);
    4b06:	a1 e4       	ldi	r26, 0x41	; 65
    4b08:	b0 e0       	ldi	r27, 0x00	; 0
    4b0a:	e1 e4       	ldi	r30, 0x41	; 65
    4b0c:	f0 e0       	ldi	r31, 0x00	; 0
    4b0e:	80 81       	ld	r24, Z
    4b10:	8d 7f       	andi	r24, 0xFD	; 253
    4b12:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP2);
    4b14:	a1 e4       	ldi	r26, 0x41	; 65
    4b16:	b0 e0       	ldi	r27, 0x00	; 0
    4b18:	e1 e4       	ldi	r30, 0x41	; 65
    4b1a:	f0 e0       	ldi	r31, 0x00	; 0
    4b1c:	80 81       	ld	r24, Z
    4b1e:	8b 7f       	andi	r24, 0xFB	; 251
    4b20:	8c 93       	st	X, r24
    4b22:	af c0       	rjmp	.+350    	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    case WDT_t_32_5ms :
        SET_BIT(WDTCR,WDTCR_WDP0);
    4b24:	a1 e4       	ldi	r26, 0x41	; 65
    4b26:	b0 e0       	ldi	r27, 0x00	; 0
    4b28:	e1 e4       	ldi	r30, 0x41	; 65
    4b2a:	f0 e0       	ldi	r31, 0x00	; 0
    4b2c:	80 81       	ld	r24, Z
    4b2e:	81 60       	ori	r24, 0x01	; 1
    4b30:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP1);
    4b32:	a1 e4       	ldi	r26, 0x41	; 65
    4b34:	b0 e0       	ldi	r27, 0x00	; 0
    4b36:	e1 e4       	ldi	r30, 0x41	; 65
    4b38:	f0 e0       	ldi	r31, 0x00	; 0
    4b3a:	80 81       	ld	r24, Z
    4b3c:	8d 7f       	andi	r24, 0xFD	; 253
    4b3e:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP2);
    4b40:	a1 e4       	ldi	r26, 0x41	; 65
    4b42:	b0 e0       	ldi	r27, 0x00	; 0
    4b44:	e1 e4       	ldi	r30, 0x41	; 65
    4b46:	f0 e0       	ldi	r31, 0x00	; 0
    4b48:	80 81       	ld	r24, Z
    4b4a:	8b 7f       	andi	r24, 0xFB	; 251
    4b4c:	8c 93       	st	X, r24
    4b4e:	99 c0       	rjmp	.+306    	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    case WDT_t_65_ms :
        CLR_BIT(WDTCR,WDTCR_WDP0);
    4b50:	a1 e4       	ldi	r26, 0x41	; 65
    4b52:	b0 e0       	ldi	r27, 0x00	; 0
    4b54:	e1 e4       	ldi	r30, 0x41	; 65
    4b56:	f0 e0       	ldi	r31, 0x00	; 0
    4b58:	80 81       	ld	r24, Z
    4b5a:	8e 7f       	andi	r24, 0xFE	; 254
    4b5c:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP1);
    4b5e:	a1 e4       	ldi	r26, 0x41	; 65
    4b60:	b0 e0       	ldi	r27, 0x00	; 0
    4b62:	e1 e4       	ldi	r30, 0x41	; 65
    4b64:	f0 e0       	ldi	r31, 0x00	; 0
    4b66:	80 81       	ld	r24, Z
    4b68:	82 60       	ori	r24, 0x02	; 2
    4b6a:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP2);
    4b6c:	a1 e4       	ldi	r26, 0x41	; 65
    4b6e:	b0 e0       	ldi	r27, 0x00	; 0
    4b70:	e1 e4       	ldi	r30, 0x41	; 65
    4b72:	f0 e0       	ldi	r31, 0x00	; 0
    4b74:	80 81       	ld	r24, Z
    4b76:	8b 7f       	andi	r24, 0xFB	; 251
    4b78:	8c 93       	st	X, r24
    4b7a:	83 c0       	rjmp	.+262    	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    case WDT_t_0_13s :
        SET_BIT(WDTCR,WDTCR_WDP0);
    4b7c:	a1 e4       	ldi	r26, 0x41	; 65
    4b7e:	b0 e0       	ldi	r27, 0x00	; 0
    4b80:	e1 e4       	ldi	r30, 0x41	; 65
    4b82:	f0 e0       	ldi	r31, 0x00	; 0
    4b84:	80 81       	ld	r24, Z
    4b86:	81 60       	ori	r24, 0x01	; 1
    4b88:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP1);
    4b8a:	a1 e4       	ldi	r26, 0x41	; 65
    4b8c:	b0 e0       	ldi	r27, 0x00	; 0
    4b8e:	e1 e4       	ldi	r30, 0x41	; 65
    4b90:	f0 e0       	ldi	r31, 0x00	; 0
    4b92:	80 81       	ld	r24, Z
    4b94:	82 60       	ori	r24, 0x02	; 2
    4b96:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP2);
    4b98:	a1 e4       	ldi	r26, 0x41	; 65
    4b9a:	b0 e0       	ldi	r27, 0x00	; 0
    4b9c:	e1 e4       	ldi	r30, 0x41	; 65
    4b9e:	f0 e0       	ldi	r31, 0x00	; 0
    4ba0:	80 81       	ld	r24, Z
    4ba2:	8b 7f       	andi	r24, 0xFB	; 251
    4ba4:	8c 93       	st	X, r24
    4ba6:	6d c0       	rjmp	.+218    	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    case WDT_t_0_26s :
        CLR_BIT(WDTCR,WDTCR_WDP0);
    4ba8:	a1 e4       	ldi	r26, 0x41	; 65
    4baa:	b0 e0       	ldi	r27, 0x00	; 0
    4bac:	e1 e4       	ldi	r30, 0x41	; 65
    4bae:	f0 e0       	ldi	r31, 0x00	; 0
    4bb0:	80 81       	ld	r24, Z
    4bb2:	8e 7f       	andi	r24, 0xFE	; 254
    4bb4:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP1);
    4bb6:	a1 e4       	ldi	r26, 0x41	; 65
    4bb8:	b0 e0       	ldi	r27, 0x00	; 0
    4bba:	e1 e4       	ldi	r30, 0x41	; 65
    4bbc:	f0 e0       	ldi	r31, 0x00	; 0
    4bbe:	80 81       	ld	r24, Z
    4bc0:	8d 7f       	andi	r24, 0xFD	; 253
    4bc2:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP2);
    4bc4:	a1 e4       	ldi	r26, 0x41	; 65
    4bc6:	b0 e0       	ldi	r27, 0x00	; 0
    4bc8:	e1 e4       	ldi	r30, 0x41	; 65
    4bca:	f0 e0       	ldi	r31, 0x00	; 0
    4bcc:	80 81       	ld	r24, Z
    4bce:	84 60       	ori	r24, 0x04	; 4
    4bd0:	8c 93       	st	X, r24
    4bd2:	57 c0       	rjmp	.+174    	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    case WDT_t_0_52s :
        SET_BIT(WDTCR,WDTCR_WDP0);
    4bd4:	a1 e4       	ldi	r26, 0x41	; 65
    4bd6:	b0 e0       	ldi	r27, 0x00	; 0
    4bd8:	e1 e4       	ldi	r30, 0x41	; 65
    4bda:	f0 e0       	ldi	r31, 0x00	; 0
    4bdc:	80 81       	ld	r24, Z
    4bde:	81 60       	ori	r24, 0x01	; 1
    4be0:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP1);
    4be2:	a1 e4       	ldi	r26, 0x41	; 65
    4be4:	b0 e0       	ldi	r27, 0x00	; 0
    4be6:	e1 e4       	ldi	r30, 0x41	; 65
    4be8:	f0 e0       	ldi	r31, 0x00	; 0
    4bea:	80 81       	ld	r24, Z
    4bec:	8d 7f       	andi	r24, 0xFD	; 253
    4bee:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP2);
    4bf0:	a1 e4       	ldi	r26, 0x41	; 65
    4bf2:	b0 e0       	ldi	r27, 0x00	; 0
    4bf4:	e1 e4       	ldi	r30, 0x41	; 65
    4bf6:	f0 e0       	ldi	r31, 0x00	; 0
    4bf8:	80 81       	ld	r24, Z
    4bfa:	84 60       	ori	r24, 0x04	; 4
    4bfc:	8c 93       	st	X, r24
    4bfe:	41 c0       	rjmp	.+130    	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    case WDT_t_1s :
        CLR_BIT(WDTCR,WDTCR_WDP0);
    4c00:	a1 e4       	ldi	r26, 0x41	; 65
    4c02:	b0 e0       	ldi	r27, 0x00	; 0
    4c04:	e1 e4       	ldi	r30, 0x41	; 65
    4c06:	f0 e0       	ldi	r31, 0x00	; 0
    4c08:	80 81       	ld	r24, Z
    4c0a:	8e 7f       	andi	r24, 0xFE	; 254
    4c0c:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP1);
    4c0e:	a1 e4       	ldi	r26, 0x41	; 65
    4c10:	b0 e0       	ldi	r27, 0x00	; 0
    4c12:	e1 e4       	ldi	r30, 0x41	; 65
    4c14:	f0 e0       	ldi	r31, 0x00	; 0
    4c16:	80 81       	ld	r24, Z
    4c18:	82 60       	ori	r24, 0x02	; 2
    4c1a:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP2);
    4c1c:	a1 e4       	ldi	r26, 0x41	; 65
    4c1e:	b0 e0       	ldi	r27, 0x00	; 0
    4c20:	e1 e4       	ldi	r30, 0x41	; 65
    4c22:	f0 e0       	ldi	r31, 0x00	; 0
    4c24:	80 81       	ld	r24, Z
    4c26:	84 60       	ori	r24, 0x04	; 4
    4c28:	8c 93       	st	X, r24
    4c2a:	2b c0       	rjmp	.+86     	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    case WDT_t_2_1s :
        SET_BIT(WDTCR,WDTCR_WDP0);
    4c2c:	a1 e4       	ldi	r26, 0x41	; 65
    4c2e:	b0 e0       	ldi	r27, 0x00	; 0
    4c30:	e1 e4       	ldi	r30, 0x41	; 65
    4c32:	f0 e0       	ldi	r31, 0x00	; 0
    4c34:	80 81       	ld	r24, Z
    4c36:	81 60       	ori	r24, 0x01	; 1
    4c38:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP1);
    4c3a:	a1 e4       	ldi	r26, 0x41	; 65
    4c3c:	b0 e0       	ldi	r27, 0x00	; 0
    4c3e:	e1 e4       	ldi	r30, 0x41	; 65
    4c40:	f0 e0       	ldi	r31, 0x00	; 0
    4c42:	80 81       	ld	r24, Z
    4c44:	82 60       	ori	r24, 0x02	; 2
    4c46:	8c 93       	st	X, r24
        SET_BIT(WDTCR,WDTCR_WDP2);
    4c48:	a1 e4       	ldi	r26, 0x41	; 65
    4c4a:	b0 e0       	ldi	r27, 0x00	; 0
    4c4c:	e1 e4       	ldi	r30, 0x41	; 65
    4c4e:	f0 e0       	ldi	r31, 0x00	; 0
    4c50:	80 81       	ld	r24, Z
    4c52:	84 60       	ori	r24, 0x04	; 4
    4c54:	8c 93       	st	X, r24
    4c56:	15 c0       	rjmp	.+42     	; 0x4c82 <WDT_SleepTime+0x20a>
        /* code */
        break;
    
    
    default:
        CLR_BIT(WDTCR,WDTCR_WDP0);
    4c58:	a1 e4       	ldi	r26, 0x41	; 65
    4c5a:	b0 e0       	ldi	r27, 0x00	; 0
    4c5c:	e1 e4       	ldi	r30, 0x41	; 65
    4c5e:	f0 e0       	ldi	r31, 0x00	; 0
    4c60:	80 81       	ld	r24, Z
    4c62:	8e 7f       	andi	r24, 0xFE	; 254
    4c64:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP1);
    4c66:	a1 e4       	ldi	r26, 0x41	; 65
    4c68:	b0 e0       	ldi	r27, 0x00	; 0
    4c6a:	e1 e4       	ldi	r30, 0x41	; 65
    4c6c:	f0 e0       	ldi	r31, 0x00	; 0
    4c6e:	80 81       	ld	r24, Z
    4c70:	8d 7f       	andi	r24, 0xFD	; 253
    4c72:	8c 93       	st	X, r24
        CLR_BIT(WDTCR,WDTCR_WDP2);
    4c74:	a1 e4       	ldi	r26, 0x41	; 65
    4c76:	b0 e0       	ldi	r27, 0x00	; 0
    4c78:	e1 e4       	ldi	r30, 0x41	; 65
    4c7a:	f0 e0       	ldi	r31, 0x00	; 0
    4c7c:	80 81       	ld	r24, Z
    4c7e:	8b 7f       	andi	r24, 0xFB	; 251
    4c80:	8c 93       	st	X, r24
        break;
    }
}
    4c82:	0f 90       	pop	r0
    4c84:	0f 90       	pop	r0
    4c86:	0f 90       	pop	r0
    4c88:	cf 91       	pop	r28
    4c8a:	df 91       	pop	r29
    4c8c:	08 95       	ret

00004c8e <func1>:
#include "EEPROM.h"
#include "WDT.h"

#include "avr/delay.h"
#include "Rtos.h"
void func1(){
    4c8e:	df 93       	push	r29
    4c90:	cf 93       	push	r28
    4c92:	cd b7       	in	r28, 0x3d	; 61
    4c94:	de b7       	in	r29, 0x3e	; 62
    DIO_FlipPinLevel(DIO_PORTA,DIO_PIN0);
    4c96:	80 e0       	ldi	r24, 0x00	; 0
    4c98:	60 e0       	ldi	r22, 0x00	; 0
    4c9a:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <DIO_FlipPinLevel>
}
    4c9e:	cf 91       	pop	r28
    4ca0:	df 91       	pop	r29
    4ca2:	08 95       	ret

00004ca4 <func2>:
void func2(){
    4ca4:	df 93       	push	r29
    4ca6:	cf 93       	push	r28
    4ca8:	cd b7       	in	r28, 0x3d	; 61
    4caa:	de b7       	in	r29, 0x3e	; 62
    DIO_FlipPinLevel(DIO_PORTA,DIO_PIN1);
    4cac:	80 e0       	ldi	r24, 0x00	; 0
    4cae:	61 e0       	ldi	r22, 0x01	; 1
    4cb0:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <DIO_FlipPinLevel>

}
    4cb4:	cf 91       	pop	r28
    4cb6:	df 91       	pop	r29
    4cb8:	08 95       	ret

00004cba <func3>:
void func3(){
    4cba:	df 93       	push	r29
    4cbc:	cf 93       	push	r28
    4cbe:	cd b7       	in	r28, 0x3d	; 61
    4cc0:	de b7       	in	r29, 0x3e	; 62
    DIO_FlipPinLevel(DIO_PORTA,DIO_PIN2);
    4cc2:	80 e0       	ldi	r24, 0x00	; 0
    4cc4:	62 e0       	ldi	r22, 0x02	; 2
    4cc6:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <DIO_FlipPinLevel>

}
    4cca:	cf 91       	pop	r28
    4ccc:	df 91       	pop	r29
    4cce:	08 95       	ret

00004cd0 <main>:
int main(){
    4cd0:	df 93       	push	r29
    4cd2:	cf 93       	push	r28
    4cd4:	cd b7       	in	r28, 0x3d	; 61
    4cd6:	de b7       	in	r29, 0x3e	; 62

    DIO_SetPinMode(DIO_PORTA,DIO_PIN0,DIO_OUTPUT);
    4cd8:	80 e0       	ldi	r24, 0x00	; 0
    4cda:	60 e0       	ldi	r22, 0x00	; 0
    4cdc:	42 e0       	ldi	r20, 0x02	; 2
    4cde:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(DIO_PORTA,DIO_PIN1,DIO_OUTPUT);
    4ce2:	80 e0       	ldi	r24, 0x00	; 0
    4ce4:	61 e0       	ldi	r22, 0x01	; 1
    4ce6:	42 e0       	ldi	r20, 0x02	; 2
    4ce8:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>
    DIO_SetPinMode(DIO_PORTA,DIO_PIN2,DIO_OUTPUT);
    4cec:	80 e0       	ldi	r24, 0x00	; 0
    4cee:	62 e0       	ldi	r22, 0x02	; 2
    4cf0:	42 e0       	ldi	r20, 0x02	; 2
    4cf2:	0e 94 6f 08 	call	0x10de	; 0x10de <DIO_SetPinMode>

    Rtos_create_task(0,1000,&func1);
    4cf6:	27 e4       	ldi	r18, 0x47	; 71
    4cf8:	36 e2       	ldi	r19, 0x26	; 38
    4cfa:	80 e0       	ldi	r24, 0x00	; 0
    4cfc:	68 ee       	ldi	r22, 0xE8	; 232
    4cfe:	73 e0       	ldi	r23, 0x03	; 3
    4d00:	a9 01       	movw	r20, r18
    4d02:	0e 94 8e 20 	call	0x411c	; 0x411c <Rtos_create_task>
    Rtos_create_task(1,2000,&func2);
    4d06:	22 e5       	ldi	r18, 0x52	; 82
    4d08:	36 e2       	ldi	r19, 0x26	; 38
    4d0a:	81 e0       	ldi	r24, 0x01	; 1
    4d0c:	60 ed       	ldi	r22, 0xD0	; 208
    4d0e:	77 e0       	ldi	r23, 0x07	; 7
    4d10:	a9 01       	movw	r20, r18
    4d12:	0e 94 8e 20 	call	0x411c	; 0x411c <Rtos_create_task>
    Rtos_create_task(2,3000,&func3);
    4d16:	2d e5       	ldi	r18, 0x5D	; 93
    4d18:	36 e2       	ldi	r19, 0x26	; 38
    4d1a:	82 e0       	ldi	r24, 0x02	; 2
    4d1c:	68 eb       	ldi	r22, 0xB8	; 184
    4d1e:	7b e0       	ldi	r23, 0x0B	; 11
    4d20:	a9 01       	movw	r20, r18
    4d22:	0e 94 8e 20 	call	0x411c	; 0x411c <Rtos_create_task>
    Rtos_start();
    4d26:	0e 94 d3 20 	call	0x41a6	; 0x41a6 <Rtos_start>
    4d2a:	ff cf       	rjmp	.-2      	; 0x4d2a <main+0x5a>

00004d2c <__mulsi3>:
    4d2c:	62 9f       	mul	r22, r18
    4d2e:	d0 01       	movw	r26, r0
    4d30:	73 9f       	mul	r23, r19
    4d32:	f0 01       	movw	r30, r0
    4d34:	82 9f       	mul	r24, r18
    4d36:	e0 0d       	add	r30, r0
    4d38:	f1 1d       	adc	r31, r1
    4d3a:	64 9f       	mul	r22, r20
    4d3c:	e0 0d       	add	r30, r0
    4d3e:	f1 1d       	adc	r31, r1
    4d40:	92 9f       	mul	r25, r18
    4d42:	f0 0d       	add	r31, r0
    4d44:	83 9f       	mul	r24, r19
    4d46:	f0 0d       	add	r31, r0
    4d48:	74 9f       	mul	r23, r20
    4d4a:	f0 0d       	add	r31, r0
    4d4c:	65 9f       	mul	r22, r21
    4d4e:	f0 0d       	add	r31, r0
    4d50:	99 27       	eor	r25, r25
    4d52:	72 9f       	mul	r23, r18
    4d54:	b0 0d       	add	r27, r0
    4d56:	e1 1d       	adc	r30, r1
    4d58:	f9 1f       	adc	r31, r25
    4d5a:	63 9f       	mul	r22, r19
    4d5c:	b0 0d       	add	r27, r0
    4d5e:	e1 1d       	adc	r30, r1
    4d60:	f9 1f       	adc	r31, r25
    4d62:	bd 01       	movw	r22, r26
    4d64:	cf 01       	movw	r24, r30
    4d66:	11 24       	eor	r1, r1
    4d68:	08 95       	ret

00004d6a <__udivmodqi4>:
    4d6a:	99 1b       	sub	r25, r25
    4d6c:	79 e0       	ldi	r23, 0x09	; 9
    4d6e:	04 c0       	rjmp	.+8      	; 0x4d78 <__udivmodqi4_ep>

00004d70 <__udivmodqi4_loop>:
    4d70:	99 1f       	adc	r25, r25
    4d72:	96 17       	cp	r25, r22
    4d74:	08 f0       	brcs	.+2      	; 0x4d78 <__udivmodqi4_ep>
    4d76:	96 1b       	sub	r25, r22

00004d78 <__udivmodqi4_ep>:
    4d78:	88 1f       	adc	r24, r24
    4d7a:	7a 95       	dec	r23
    4d7c:	c9 f7       	brne	.-14     	; 0x4d70 <__udivmodqi4_loop>
    4d7e:	80 95       	com	r24
    4d80:	08 95       	ret

00004d82 <__udivmodhi4>:
    4d82:	aa 1b       	sub	r26, r26
    4d84:	bb 1b       	sub	r27, r27
    4d86:	51 e1       	ldi	r21, 0x11	; 17
    4d88:	07 c0       	rjmp	.+14     	; 0x4d98 <__udivmodhi4_ep>

00004d8a <__udivmodhi4_loop>:
    4d8a:	aa 1f       	adc	r26, r26
    4d8c:	bb 1f       	adc	r27, r27
    4d8e:	a6 17       	cp	r26, r22
    4d90:	b7 07       	cpc	r27, r23
    4d92:	10 f0       	brcs	.+4      	; 0x4d98 <__udivmodhi4_ep>
    4d94:	a6 1b       	sub	r26, r22
    4d96:	b7 0b       	sbc	r27, r23

00004d98 <__udivmodhi4_ep>:
    4d98:	88 1f       	adc	r24, r24
    4d9a:	99 1f       	adc	r25, r25
    4d9c:	5a 95       	dec	r21
    4d9e:	a9 f7       	brne	.-22     	; 0x4d8a <__udivmodhi4_loop>
    4da0:	80 95       	com	r24
    4da2:	90 95       	com	r25
    4da4:	bc 01       	movw	r22, r24
    4da6:	cd 01       	movw	r24, r26
    4da8:	08 95       	ret

00004daa <__udivmodsi4>:
    4daa:	a1 e2       	ldi	r26, 0x21	; 33
    4dac:	1a 2e       	mov	r1, r26
    4dae:	aa 1b       	sub	r26, r26
    4db0:	bb 1b       	sub	r27, r27
    4db2:	fd 01       	movw	r30, r26
    4db4:	0d c0       	rjmp	.+26     	; 0x4dd0 <__udivmodsi4_ep>

00004db6 <__udivmodsi4_loop>:
    4db6:	aa 1f       	adc	r26, r26
    4db8:	bb 1f       	adc	r27, r27
    4dba:	ee 1f       	adc	r30, r30
    4dbc:	ff 1f       	adc	r31, r31
    4dbe:	a2 17       	cp	r26, r18
    4dc0:	b3 07       	cpc	r27, r19
    4dc2:	e4 07       	cpc	r30, r20
    4dc4:	f5 07       	cpc	r31, r21
    4dc6:	20 f0       	brcs	.+8      	; 0x4dd0 <__udivmodsi4_ep>
    4dc8:	a2 1b       	sub	r26, r18
    4dca:	b3 0b       	sbc	r27, r19
    4dcc:	e4 0b       	sbc	r30, r20
    4dce:	f5 0b       	sbc	r31, r21

00004dd0 <__udivmodsi4_ep>:
    4dd0:	66 1f       	adc	r22, r22
    4dd2:	77 1f       	adc	r23, r23
    4dd4:	88 1f       	adc	r24, r24
    4dd6:	99 1f       	adc	r25, r25
    4dd8:	1a 94       	dec	r1
    4dda:	69 f7       	brne	.-38     	; 0x4db6 <__udivmodsi4_loop>
    4ddc:	60 95       	com	r22
    4dde:	70 95       	com	r23
    4de0:	80 95       	com	r24
    4de2:	90 95       	com	r25
    4de4:	9b 01       	movw	r18, r22
    4de6:	ac 01       	movw	r20, r24
    4de8:	bd 01       	movw	r22, r26
    4dea:	cf 01       	movw	r24, r30
    4dec:	08 95       	ret

00004dee <__divmodsi4>:
    4dee:	97 fb       	bst	r25, 7
    4df0:	09 2e       	mov	r0, r25
    4df2:	05 26       	eor	r0, r21
    4df4:	0e d0       	rcall	.+28     	; 0x4e12 <__divmodsi4_neg1>
    4df6:	57 fd       	sbrc	r21, 7
    4df8:	04 d0       	rcall	.+8      	; 0x4e02 <__divmodsi4_neg2>
    4dfa:	d7 df       	rcall	.-82     	; 0x4daa <__udivmodsi4>
    4dfc:	0a d0       	rcall	.+20     	; 0x4e12 <__divmodsi4_neg1>
    4dfe:	00 1c       	adc	r0, r0
    4e00:	38 f4       	brcc	.+14     	; 0x4e10 <__divmodsi4_exit>

00004e02 <__divmodsi4_neg2>:
    4e02:	50 95       	com	r21
    4e04:	40 95       	com	r20
    4e06:	30 95       	com	r19
    4e08:	21 95       	neg	r18
    4e0a:	3f 4f       	sbci	r19, 0xFF	; 255
    4e0c:	4f 4f       	sbci	r20, 0xFF	; 255
    4e0e:	5f 4f       	sbci	r21, 0xFF	; 255

00004e10 <__divmodsi4_exit>:
    4e10:	08 95       	ret

00004e12 <__divmodsi4_neg1>:
    4e12:	f6 f7       	brtc	.-4      	; 0x4e10 <__divmodsi4_exit>
    4e14:	90 95       	com	r25
    4e16:	80 95       	com	r24
    4e18:	70 95       	com	r23
    4e1a:	61 95       	neg	r22
    4e1c:	7f 4f       	sbci	r23, 0xFF	; 255
    4e1e:	8f 4f       	sbci	r24, 0xFF	; 255
    4e20:	9f 4f       	sbci	r25, 0xFF	; 255
    4e22:	08 95       	ret

00004e24 <__prologue_saves__>:
    4e24:	2f 92       	push	r2
    4e26:	3f 92       	push	r3
    4e28:	4f 92       	push	r4
    4e2a:	5f 92       	push	r5
    4e2c:	6f 92       	push	r6
    4e2e:	7f 92       	push	r7
    4e30:	8f 92       	push	r8
    4e32:	9f 92       	push	r9
    4e34:	af 92       	push	r10
    4e36:	bf 92       	push	r11
    4e38:	cf 92       	push	r12
    4e3a:	df 92       	push	r13
    4e3c:	ef 92       	push	r14
    4e3e:	ff 92       	push	r15
    4e40:	0f 93       	push	r16
    4e42:	1f 93       	push	r17
    4e44:	cf 93       	push	r28
    4e46:	df 93       	push	r29
    4e48:	cd b7       	in	r28, 0x3d	; 61
    4e4a:	de b7       	in	r29, 0x3e	; 62
    4e4c:	ca 1b       	sub	r28, r26
    4e4e:	db 0b       	sbc	r29, r27
    4e50:	0f b6       	in	r0, 0x3f	; 63
    4e52:	f8 94       	cli
    4e54:	de bf       	out	0x3e, r29	; 62
    4e56:	0f be       	out	0x3f, r0	; 63
    4e58:	cd bf       	out	0x3d, r28	; 61
    4e5a:	09 94       	ijmp

00004e5c <__epilogue_restores__>:
    4e5c:	2a 88       	ldd	r2, Y+18	; 0x12
    4e5e:	39 88       	ldd	r3, Y+17	; 0x11
    4e60:	48 88       	ldd	r4, Y+16	; 0x10
    4e62:	5f 84       	ldd	r5, Y+15	; 0x0f
    4e64:	6e 84       	ldd	r6, Y+14	; 0x0e
    4e66:	7d 84       	ldd	r7, Y+13	; 0x0d
    4e68:	8c 84       	ldd	r8, Y+12	; 0x0c
    4e6a:	9b 84       	ldd	r9, Y+11	; 0x0b
    4e6c:	aa 84       	ldd	r10, Y+10	; 0x0a
    4e6e:	b9 84       	ldd	r11, Y+9	; 0x09
    4e70:	c8 84       	ldd	r12, Y+8	; 0x08
    4e72:	df 80       	ldd	r13, Y+7	; 0x07
    4e74:	ee 80       	ldd	r14, Y+6	; 0x06
    4e76:	fd 80       	ldd	r15, Y+5	; 0x05
    4e78:	0c 81       	ldd	r16, Y+4	; 0x04
    4e7a:	1b 81       	ldd	r17, Y+3	; 0x03
    4e7c:	aa 81       	ldd	r26, Y+2	; 0x02
    4e7e:	b9 81       	ldd	r27, Y+1	; 0x01
    4e80:	ce 0f       	add	r28, r30
    4e82:	d1 1d       	adc	r29, r1
    4e84:	0f b6       	in	r0, 0x3f	; 63
    4e86:	f8 94       	cli
    4e88:	de bf       	out	0x3e, r29	; 62
    4e8a:	0f be       	out	0x3f, r0	; 63
    4e8c:	cd bf       	out	0x3d, r28	; 61
    4e8e:	ed 01       	movw	r28, r26
    4e90:	08 95       	ret

00004e92 <_exit>:
    4e92:	f8 94       	cli

00004e94 <__stop_program>:
    4e94:	ff cf       	rjmp	.-2      	; 0x4e94 <__stop_program>
