#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon May 14 16:57:38 2018
# Process ID: 8828
# Current directory: D:/FPGA/V_project/IP/ram1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9980 D:\FPGA\V_project\IP\ram1\tmp_edit_project.xpr
# Log file: D:/FPGA/V_project/IP/ram1/vivado.log
# Journal file: D:/FPGA/V_project/IP/ram1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/IP/ram1/tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/ram1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 739.828 ; gain = 135.570
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 14 16:58:14 2018...
