-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- PROGRAM		"Quartus II 64-Bit"
-- VERSION		"Version 13.1.0 Build 162 10/23/2013 SJ Full Version"
-- CREATED		"Tue May 10 23:07:15 2022"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY HDB3 IS 
	PORT
	(
		clk :  IN  STD_LOGIC;
		freq_out :  OUT  STD_LOGIC_VECTOR(1 DOWNTO 0)
	);
END HDB3;

ARCHITECTURE bdf_type OF HDB3 IS 

COMPONENT encoded_v
	PORT(clk : IN STD_LOGIC;
		 freq_in : IN STD_LOGIC;
		 freq_out : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
	);
END COMPONENT;

COMPONENT freq_clk
	PORT(clk : IN STD_LOGIC;
		 clk_out : OUT STD_LOGIC
	);
END COMPONENT;

COMPONENT m_seq
	PORT(clk : IN STD_LOGIC;
		 m : OUT STD_LOGIC
	);
END COMPONENT;

COMPONENT encoded_b
	PORT(clk : IN STD_LOGIC;
		 freq_in : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		 freq_out : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
	);
END COMPONENT;

SIGNAL	SYNTHESIZED_WIRE_5 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_1 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_4 :  STD_LOGIC_VECTOR(1 DOWNTO 0);


BEGIN 



b2v_inst : encoded_v
PORT MAP(clk => SYNTHESIZED_WIRE_5,
		 freq_in => SYNTHESIZED_WIRE_1,
		 freq_out => SYNTHESIZED_WIRE_4);


b2v_inst1 : freq_clk
PORT MAP(clk => clk,
		 clk_out => SYNTHESIZED_WIRE_5);


b2v_inst2 : m_seq
PORT MAP(clk => SYNTHESIZED_WIRE_5,
		 m => SYNTHESIZED_WIRE_1);


b2v_inst4 : encoded_b
PORT MAP(clk => SYNTHESIZED_WIRE_5,
		 freq_in => SYNTHESIZED_WIRE_4,
		 freq_out => freq_out);


END bdf_type;