Classic Timing Analyzer report for add_three_numbers
Wed Oct 01 11:22:09 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.524 ns                         ; A[7]       ; reg_A[7]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.164 ns                         ; reg_sum[9] ; sum[9]     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.378 ns                         ; B[0]       ; reg_B[0]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 286.04 MHz ( period = 3.496 ns ) ; reg_B[0]   ; reg_sum[9] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 286.04 MHz ( period = 3.496 ns )               ; reg_B[0] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.283 ns                ;
; N/A   ; 291.97 MHz ( period = 3.425 ns )               ; reg_B[0] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.212 ns                ;
; N/A   ; 298.15 MHz ( period = 3.354 ns )               ; reg_B[0] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.141 ns                ;
; N/A   ; 298.51 MHz ( period = 3.350 ns )               ; reg_A[2] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 303.03 MHz ( period = 3.300 ns )               ; reg_A[5] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; reg_B[0] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 304.97 MHz ( period = 3.279 ns )               ; reg_A[2] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A   ; 306.18 MHz ( period = 3.266 ns )               ; reg_A[0] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; reg_B[1] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 309.41 MHz ( period = 3.232 ns )               ; reg_B[3] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns )               ; reg_A[2] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; 312.01 MHz ( period = 3.205 ns )               ; reg_A[1] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns )               ; reg_A[4] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.991 ns                ;
; N/A   ; 312.99 MHz ( period = 3.195 ns )               ; reg_A[0] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.982 ns                ;
; N/A   ; 315.96 MHz ( period = 3.165 ns )               ; reg_B[1] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 318.78 MHz ( period = 3.137 ns )               ; reg_A[2] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.924 ns                ;
; N/A   ; 318.88 MHz ( period = 3.136 ns )               ; reg_B[3] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.923 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; reg_A[1] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.921 ns                ;
; N/A   ; 319.18 MHz ( period = 3.133 ns )               ; reg_B[2] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; reg_B[0] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; reg_A[0] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 321.75 MHz ( period = 3.108 ns )               ; reg_A[4] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.895 ns                ;
; N/A   ; 321.85 MHz ( period = 3.107 ns )               ; reg_A[5] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; 323.21 MHz ( period = 3.094 ns )               ; reg_B[1] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; 323.73 MHz ( period = 3.089 ns )               ; reg_A[3] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 326.26 MHz ( period = 3.065 ns )               ; reg_B[3] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; 326.48 MHz ( period = 3.063 ns )               ; reg_A[1] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; reg_B[2] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 327.55 MHz ( period = 3.053 ns )               ; reg_B[0] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.840 ns                ;
; N/A   ; 327.55 MHz ( period = 3.053 ns )               ; reg_A[0] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.840 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; reg_A[4] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.824 ns                ;
; N/A   ; 329.38 MHz ( period = 3.036 ns )               ; reg_A[5] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.823 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; reg_B[1] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; 333.11 MHz ( period = 3.002 ns )               ; reg_B[7] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A   ; 334.00 MHz ( period = 2.994 ns )               ; reg_B[3] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.781 ns                ;
; N/A   ; 334.11 MHz ( period = 2.993 ns )               ; reg_A[3] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 334.22 MHz ( period = 2.992 ns )               ; reg_A[1] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; 334.34 MHz ( period = 2.991 ns )               ; reg_B[2] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.778 ns                ;
; N/A   ; 334.45 MHz ( period = 2.990 ns )               ; reg_B[4] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; reg_B[0] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.768 ns                ;
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; reg_A[2] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 337.15 MHz ( period = 2.966 ns )               ; reg_A[4] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.753 ns                ;
; N/A   ; 342.23 MHz ( period = 2.922 ns )               ; reg_A[3] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 342.47 MHz ( period = 2.920 ns )               ; reg_B[2] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; 343.29 MHz ( period = 2.913 ns )               ; reg_B[5] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.700 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; reg_B[0] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 344.00 MHz ( period = 2.907 ns )               ; reg_A[2] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; reg_A[0] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; reg_B[4] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; 347.71 MHz ( period = 2.876 ns )               ; reg_A[6] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 349.16 MHz ( period = 2.864 ns )               ; reg_B[1] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 350.75 MHz ( period = 2.851 ns )               ; reg_A[3] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 351.37 MHz ( period = 2.846 ns )               ; reg_B[6] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.633 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; reg_A[1] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.620 ns                ;
; N/A   ; 353.36 MHz ( period = 2.830 ns )               ; reg_B[3] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.617 ns                ;
; N/A   ; 354.23 MHz ( period = 2.823 ns )               ; reg_A[0] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 354.23 MHz ( period = 2.823 ns )               ; reg_B[4] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; reg_B[1] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 361.53 MHz ( period = 2.766 ns )               ; reg_A[7] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.553 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; reg_A[1] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.549 ns                ;
; N/A   ; 362.19 MHz ( period = 2.761 ns )               ; reg_B[2] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.548 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns )               ; reg_B[4] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.539 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; reg_A[0] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 364.03 MHz ( period = 2.747 ns )               ; reg_A[5] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.534 ns                ;
; N/A   ; 367.65 MHz ( period = 2.720 ns )               ; reg_B[1] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 367.65 MHz ( period = 2.720 ns )               ; reg_B[5] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 371.75 MHz ( period = 2.690 ns )               ; reg_B[2] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; reg_A[1] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.476 ns                ;
; N/A   ; 372.16 MHz ( period = 2.687 ns )               ; reg_A[3] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; reg_A[0] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 377.50 MHz ( period = 2.649 ns )               ; reg_B[5] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; 377.50 MHz ( period = 2.649 ns )               ; reg_A[6] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; 381.83 MHz ( period = 2.619 ns )               ; reg_B[6] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; 382.26 MHz ( period = 2.616 ns )               ; reg_B[7] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 396.20 MHz ( period = 2.524 ns )               ; reg_B[0] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 2.311 ns                ;
; N/A   ; 396.67 MHz ( period = 2.521 ns )               ; reg_A[2] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.308 ns                ;
; N/A   ; 402.09 MHz ( period = 2.487 ns )               ; reg_A[4] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns )               ; reg_B[3] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.267 ns                ;
; N/A   ; 420.17 MHz ( period = 2.380 ns )               ; reg_A[7] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.167 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[5] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[3] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.125 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[1] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.122 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[2] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[1] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[6] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[0] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[4] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[6] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[5] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[2] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[0] ; reg_sum[0] ; clock      ; clock    ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[4] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[3] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[7] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[4] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[6] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.741 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[3] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[1] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[4] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[7] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[6] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[2] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[1] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[6] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[5] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[4] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.680 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[6] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[0] ; reg_sum[0] ; clock      ; clock    ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_B[5] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[4] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[7] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[6] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[3] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.632 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_A[7] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[5] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[4] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.572 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[3] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[5] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[3] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[5] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[3] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[4] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.332 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[3] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[7] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[6] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[3] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[4] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[5] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[0] ; reg_sum[0] ; clock      ; clock    ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[2] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[3] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_C[1] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 0.802 ns                ;
+-------+------------------------------------------------+----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 4.524 ns   ; A[7] ; reg_A[7] ; clock    ;
; N/A   ; None         ; 4.469 ns   ; A[1] ; reg_A[1] ; clock    ;
; N/A   ; None         ; 4.385 ns   ; C[6] ; reg_C[6] ; clock    ;
; N/A   ; None         ; 4.343 ns   ; B[3] ; reg_B[3] ; clock    ;
; N/A   ; None         ; 4.337 ns   ; C[4] ; reg_C[4] ; clock    ;
; N/A   ; None         ; 4.310 ns   ; B[4] ; reg_B[4] ; clock    ;
; N/A   ; None         ; 4.279 ns   ; A[4] ; reg_A[4] ; clock    ;
; N/A   ; None         ; 4.277 ns   ; C[5] ; reg_C[5] ; clock    ;
; N/A   ; None         ; 4.276 ns   ; B[5] ; reg_B[5] ; clock    ;
; N/A   ; None         ; 4.259 ns   ; C[3] ; reg_C[3] ; clock    ;
; N/A   ; None         ; 4.229 ns   ; B[7] ; reg_B[7] ; clock    ;
; N/A   ; None         ; 4.223 ns   ; A[3] ; reg_A[3] ; clock    ;
; N/A   ; None         ; 4.187 ns   ; A[2] ; reg_A[2] ; clock    ;
; N/A   ; None         ; 4.157 ns   ; A[6] ; reg_A[6] ; clock    ;
; N/A   ; None         ; 4.060 ns   ; B[6] ; reg_B[6] ; clock    ;
; N/A   ; None         ; 4.043 ns   ; C[7] ; reg_C[7] ; clock    ;
; N/A   ; None         ; 4.041 ns   ; C[1] ; reg_C[1] ; clock    ;
; N/A   ; None         ; 3.962 ns   ; A[5] ; reg_A[5] ; clock    ;
; N/A   ; None         ; 3.921 ns   ; B[1] ; reg_B[1] ; clock    ;
; N/A   ; None         ; 3.915 ns   ; C[2] ; reg_C[2] ; clock    ;
; N/A   ; None         ; 3.816 ns   ; B[2] ; reg_B[2] ; clock    ;
; N/A   ; None         ; 0.041 ns   ; A[0] ; reg_A[0] ; clock    ;
; N/A   ; None         ; -0.042 ns  ; C[0] ; reg_C[0] ; clock    ;
; N/A   ; None         ; -0.148 ns  ; B[0] ; reg_B[0] ; clock    ;
+-------+--------------+------------+------+----------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To     ; From Clock ;
+-------+--------------+------------+------------+--------+------------+
; N/A   ; None         ; 7.164 ns   ; reg_sum[9] ; sum[9] ; clock      ;
; N/A   ; None         ; 7.141 ns   ; reg_sum[2] ; sum[2] ; clock      ;
; N/A   ; None         ; 6.709 ns   ; reg_sum[7] ; sum[7] ; clock      ;
; N/A   ; None         ; 6.662 ns   ; reg_sum[3] ; sum[3] ; clock      ;
; N/A   ; None         ; 6.604 ns   ; reg_sum[5] ; sum[5] ; clock      ;
; N/A   ; None         ; 6.570 ns   ; reg_sum[8] ; sum[8] ; clock      ;
; N/A   ; None         ; 6.560 ns   ; reg_sum[6] ; sum[6] ; clock      ;
; N/A   ; None         ; 6.527 ns   ; reg_sum[0] ; sum[0] ; clock      ;
; N/A   ; None         ; 6.517 ns   ; reg_sum[4] ; sum[4] ; clock      ;
; N/A   ; None         ; 6.512 ns   ; reg_sum[1] ; sum[1] ; clock      ;
+-------+--------------+------------+------------+--------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.378 ns  ; B[0] ; reg_B[0] ; clock    ;
; N/A           ; None        ; 0.272 ns  ; C[0] ; reg_C[0] ; clock    ;
; N/A           ; None        ; 0.189 ns  ; A[0] ; reg_A[0] ; clock    ;
; N/A           ; None        ; -3.586 ns ; B[2] ; reg_B[2] ; clock    ;
; N/A           ; None        ; -3.685 ns ; C[2] ; reg_C[2] ; clock    ;
; N/A           ; None        ; -3.691 ns ; B[1] ; reg_B[1] ; clock    ;
; N/A           ; None        ; -3.732 ns ; A[5] ; reg_A[5] ; clock    ;
; N/A           ; None        ; -3.811 ns ; C[1] ; reg_C[1] ; clock    ;
; N/A           ; None        ; -3.813 ns ; C[7] ; reg_C[7] ; clock    ;
; N/A           ; None        ; -3.830 ns ; B[6] ; reg_B[6] ; clock    ;
; N/A           ; None        ; -3.927 ns ; A[6] ; reg_A[6] ; clock    ;
; N/A           ; None        ; -3.957 ns ; A[2] ; reg_A[2] ; clock    ;
; N/A           ; None        ; -3.993 ns ; A[3] ; reg_A[3] ; clock    ;
; N/A           ; None        ; -3.999 ns ; B[7] ; reg_B[7] ; clock    ;
; N/A           ; None        ; -4.029 ns ; C[3] ; reg_C[3] ; clock    ;
; N/A           ; None        ; -4.046 ns ; B[5] ; reg_B[5] ; clock    ;
; N/A           ; None        ; -4.047 ns ; C[5] ; reg_C[5] ; clock    ;
; N/A           ; None        ; -4.049 ns ; A[4] ; reg_A[4] ; clock    ;
; N/A           ; None        ; -4.080 ns ; B[4] ; reg_B[4] ; clock    ;
; N/A           ; None        ; -4.107 ns ; C[4] ; reg_C[4] ; clock    ;
; N/A           ; None        ; -4.113 ns ; B[3] ; reg_B[3] ; clock    ;
; N/A           ; None        ; -4.155 ns ; C[6] ; reg_C[6] ; clock    ;
; N/A           ; None        ; -4.239 ns ; A[1] ; reg_A[1] ; clock    ;
; N/A           ; None        ; -4.294 ns ; A[7] ; reg_A[7] ; clock    ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 01 11:22:09 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add_three_numbers -c add_three_numbers --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 286.04 MHz between source register "reg_B[0]" and destination register "reg_sum[9]" (period= 3.496 ns)
    Info: + Longest register to register delay is 3.283 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y9_N27; Fanout = 2; REG Node = 'reg_B[0]'
        Info: 2: + IC(0.509 ns) + CELL(0.414 ns) = 0.923 ns; Loc. = LCCOMB_X8_Y9_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.994 ns; Loc. = LCCOMB_X8_Y9_N2; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.065 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.475 ns; Loc. = LCCOMB_X8_Y9_N6; Fanout = 2; COMB Node = 'Add0~6'
        Info: 6: + IC(0.457 ns) + CELL(0.414 ns) = 2.346 ns; Loc. = LCCOMB_X7_Y9_N10; Fanout = 2; COMB Node = 'reg_sum[3]~17'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.417 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 2; COMB Node = 'reg_sum[4]~19'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.576 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'reg_sum[5]~21'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.647 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 2; COMB Node = 'reg_sum[6]~23'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.718 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 2; COMB Node = 'reg_sum[7]~25'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.789 ns; Loc. = LCCOMB_X7_Y9_N20; Fanout = 1; COMB Node = 'reg_sum[8]~27'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 3.199 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'reg_sum[9]~28'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 3.283 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 1; REG Node = 'reg_sum[9]'
        Info: Total cell delay = 2.317 ns ( 70.58 % )
        Info: Total interconnect delay = 0.966 ns ( 29.42 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.351 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.703 ns) + CELL(0.537 ns) = 2.351 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 1; REG Node = 'reg_sum[9]'
            Info: Total cell delay = 1.526 ns ( 64.91 % )
            Info: Total interconnect delay = 0.825 ns ( 35.09 % )
        Info: - Longest clock path from clock "clock" to source register is 2.350 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X8_Y9_N27; Fanout = 2; REG Node = 'reg_B[0]'
            Info: Total cell delay = 1.526 ns ( 64.94 % )
            Info: Total interconnect delay = 0.824 ns ( 35.06 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "reg_A[7]" (data pin = "A[7]", clock pin = "clock") is 4.524 ns
    Info: + Longest pin to register delay is 6.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_122; Fanout = 1; PIN Node = 'A[7]'
        Info: 2: + IC(5.694 ns) + CELL(0.366 ns) = 6.910 ns; Loc. = LCFF_X8_Y9_N15; Fanout = 2; REG Node = 'reg_A[7]'
        Info: Total cell delay = 1.216 ns ( 17.60 % )
        Info: Total interconnect delay = 5.694 ns ( 82.40 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X8_Y9_N15; Fanout = 2; REG Node = 'reg_A[7]'
        Info: Total cell delay = 1.526 ns ( 64.94 % )
        Info: Total interconnect delay = 0.824 ns ( 35.06 % )
Info: tco from clock "clock" to destination pin "sum[9]" through register "reg_sum[9]" is 7.164 ns
    Info: + Longest clock path from clock "clock" to source register is 2.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.703 ns) + CELL(0.537 ns) = 2.351 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 1; REG Node = 'reg_sum[9]'
        Info: Total cell delay = 1.526 ns ( 64.91 % )
        Info: Total interconnect delay = 0.825 ns ( 35.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.563 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 1; REG Node = 'reg_sum[9]'
        Info: 2: + IC(1.764 ns) + CELL(2.799 ns) = 4.563 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'sum[9]'
        Info: Total cell delay = 2.799 ns ( 61.34 % )
        Info: Total interconnect delay = 1.764 ns ( 38.66 % )
Info: th for register "reg_B[0]" (data pin = "B[0]", clock pin = "clock") is 0.378 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X8_Y9_N27; Fanout = 2; REG Node = 'reg_B[0]'
        Info: Total cell delay = 1.526 ns ( 64.94 % )
        Info: Total interconnect delay = 0.824 ns ( 35.06 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.238 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'B[0]'
        Info: 2: + IC(1.016 ns) + CELL(0.149 ns) = 2.154 ns; Loc. = LCCOMB_X8_Y9_N26; Fanout = 1; COMB Node = 'reg_B[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.238 ns; Loc. = LCFF_X8_Y9_N27; Fanout = 2; REG Node = 'reg_B[0]'
        Info: Total cell delay = 1.222 ns ( 54.60 % )
        Info: Total interconnect delay = 1.016 ns ( 45.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Wed Oct 01 11:22:09 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


