\section{File List}
Here is a list of all documented files with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{include/{\bfseries L\-I\-S302.\-h} }{\pageref{_l_i_s302_8h}}{}
\item\contentsline{section}{include/{\bfseries pedometer.\-h} }{\pageref{pedometer_8h}}{}
\item\contentsline{section}{include/{\bfseries spi.\-h} }{\pageref{spi_8h}}{}
\item\contentsline{section}{miosix/{\bfseries miosix.\-h} }{\pageref{miosix_8h}}{}
\item\contentsline{section}{miosix/\-\_\-examples/sad\-\_\-trombone/{\bfseries adpcm.\-h} }{\pageref{adpcm_8h}}{}
\item\contentsline{section}{miosix/\-\_\-examples/sad\-\_\-trombone/{\bfseries player.\-h} }{\pageref{player_8h}}{}
\item\contentsline{section}{miosix/\-\_\-examples/sad\-\_\-trombone/{\bfseries sad\-\_\-trombone.\-h} }{\pageref{sad__trombone_8h}}{}
\item\contentsline{section}{miosix/\-\_\-tools/bootloaders/stm32/pc\-\_\-loader/{\bfseries serialstream.\-h} }{\pageref{serialstream_8h}}{}
\item\contentsline{section}{miosix/\-\_\-tools/feedforward\-\_\-profiling/{\bfseries fdstream.\-h} }{\pageref{fdstream_8h}}{}
\item\contentsline{section}{miosix/\-\_\-tools/ram\-\_\-test/{\bfseries sha1.\-h} }{\pageref{sha1_8h}}{}
\item\contentsline{section}{miosix/\-\_\-tools/unused/{\bfseries conflict\-\_\-table.\-h} }{\pageref{conflict__table_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/common/{\bfseries arch\-\_\-settings.\-h} }{\pageref{arm7__lpc2000_2common_2arch__settings_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/common/interfaces-\/impl/{\bfseries atomic\-\_\-ops\-\_\-impl.\-h} }{\pageref{arm7__lpc2000_2common_2interfaces-impl_2atomic__ops__impl_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/common/interfaces-\/impl/{\bfseries endianness\-\_\-impl.\-h} }{\pageref{arm7__lpc2000_2common_2interfaces-impl_2endianness__impl_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/{\bfseries board\-\_\-settings.\-h} }{\pageref{arm7__lpc2000_2lpc2138__miosix__board_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/{\bfseries L\-P\-C213x.\-h} }{\pageref{_l_p_c213x_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/core/{\bfseries interrupts.\-h} }{\pageref{arm7__lpc2000_2lpc2138__miosix__board_2core_2interrupts_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/drivers/{\bfseries serial.\-h} }{\pageref{arm7__lpc2000_2lpc2138__miosix__board_2drivers_2serial_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/interfaces-\/impl/{\bfseries arch\-\_\-registers\-\_\-impl.\-h} }{\pageref{arm7__lpc2000_2lpc2138__miosix__board_2interfaces-impl_2arch__registers__impl_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{arm7__lpc2000_2lpc2138__miosix__board_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/interfaces-\/impl/{\bfseries gpio\-\_\-impl.\-h} }{\pageref{arm7__lpc2000_2lpc2138__miosix__board_2interfaces-impl_2gpio__impl_8h}}{}
\item\contentsline{section}{miosix/arch/arm7\-\_\-lpc2000/lpc2138\-\_\-miosix\-\_\-board/interfaces-\/impl/{\bfseries portability\-\_\-impl.\-h} }{\pageref{arm7__lpc2000_2lpc2138__miosix__board_2interfaces-impl_2portability__impl_8h}}{}
\item\contentsline{section}{miosix/arch/common/drivers/{\bfseries dcc.\-h} }{\pageref{dcc_8h}}{}
\item\contentsline{section}{miosix/arch/common/drivers/{\bfseries stm32\-\_\-hardware\-\_\-rng.\-h} }{\pageref{stm32__hardware__rng_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/{\bfseries arch\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32_2common_2arch__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/{\bfseries core\-\_\-cm3.\-h} }{\pageref{common_2_c_m_s_i_s_2core__cm3_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for S\-T\-M32\-F10x Connectivity line, High density, High density value line, Medium density, Medium density Value line, Low density, Low density Value line and X\-L-\/density devices }{\pageref{stm32f10x_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32f10x_8c}{system\-\_\-stm32f10x.\-c} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f10x_8c}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32f10x_8h}{system\-\_\-stm32f10x.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Header File }{\pageref{system__stm32f10x_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/core/{\bfseries interrupts.\-h} }{\pageref{cortex_m3__stm32_2common_2core_2interrupts_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/drivers/{\bfseries serial.\-h} }{\pageref{cortex_m3__stm32_2common_2drivers_2serial_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/interfaces-\/impl/{\bfseries arch\-\_\-registers\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2common_2interfaces-impl_2arch__registers__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/interfaces-\/impl/{\bfseries atomic\-\_\-ops\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2common_2interfaces-impl_2atomic__ops__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/interfaces-\/impl/{\bfseries endianness\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2common_2interfaces-impl_2endianness__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/interfaces-\/impl/{\bfseries gpio\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2common_2interfaces-impl_2gpio__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/common/interfaces-\/impl/{\bfseries portability\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2common_2interfaces-impl_2portability__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f100rb\-\_\-stm32vldiscovery/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32_2stm32f100rb__stm32vldiscovery_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f100rb\-\_\-stm32vldiscovery/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2stm32f100rb__stm32vldiscovery_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ve\-\_\-mp3v2/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ve__mp3v2_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ve\-\_\-mp3v2/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ve__mp3v2_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ve\-\_\-mp3v2/interfaces-\/impl/{\bfseries hwmapping.\-h} }{\pageref{stm32f103ve__mp3v2_2interfaces-impl_2hwmapping_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ve\-\_\-strive\-\_\-mini/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ve__strive__mini_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ve\-\_\-strive\-\_\-mini/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ve__strive__mini_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ve\-\_\-strive\-\_\-mini/interfaces-\/impl/{\bfseries hwmapping.\-h} }{\pageref{stm32f103ve__strive__mini_2interfaces-impl_2hwmapping_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ze\-\_\-redbull\-\_\-v2/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ze__redbull__v2_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ze\-\_\-redbull\-\_\-v2/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ze__redbull__v2_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ze\-\_\-redbull\-\_\-v2/interfaces-\/impl/{\bfseries hwmapping.\-h} }{\pageref{stm32f103ze__redbull__v2_2interfaces-impl_2hwmapping_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ze\-\_\-stm3210e-\/eval/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ze__stm3210e-eval_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32/stm32f103ze\-\_\-stm3210e-\/eval/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32_2stm32f103ze__stm3210e-eval_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/{\bfseries arch\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32f2_2common_2arch__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/{\bfseries core\-\_\-cm3.\-h} }{\pageref{2_2common_2_c_m_s_i_s_2core__cm3_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for S\-T\-M32\-F2xx devices }{\pageref{stm32f2xx_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32f2xx_8c}{system\-\_\-stm32f2xx.\-c} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\-T\-M32\-F2xx devices, and is generated by the clock configuration tool \char`\"{}\-S\-T\-M32f2xx\-\_\-\-Clock\-\_\-\-Configuration\-\_\-\-V1.\-0.\-0.\-xls\char`\"{} }{\pageref{system__stm32f2xx_8c}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32f2xx_8h}{system\-\_\-stm32f2xx.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Header File }{\pageref{system__stm32f2xx_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/core/{\bfseries interrupts.\-h} }{\pageref{cortex_m3__stm32f2_2common_2core_2interrupts_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/interfaces-\/impl/{\bfseries arch\-\_\-registers\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2common_2interfaces-impl_2arch__registers__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/interfaces-\/impl/{\bfseries atomic\-\_\-ops\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2common_2interfaces-impl_2atomic__ops__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/interfaces-\/impl/{\bfseries endianness\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2common_2interfaces-impl_2endianness__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/interfaces-\/impl/{\bfseries gpio\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2common_2interfaces-impl_2gpio__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/common/interfaces-\/impl/{\bfseries portability\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2common_2interfaces-impl_2portability__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207ig\-\_\-stm3220g-\/eval/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207ig__stm3220g-eval_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207ig\-\_\-stm3220g-\/eval/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207ig__stm3220g-eval_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207ig\-\_\-stm3220g-\/eval/interfaces-\/impl/{\bfseries console-\/impl.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207ig__stm3220g-eval_2interfaces-impl_2console-impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207ze\-\_\-als\-\_\-camboard/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207ze__als__camboard_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207ze\-\_\-als\-\_\-camboard/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207ze__als__camboard_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207ze\-\_\-als\-\_\-camboard/interfaces-\/impl/{\bfseries console-\/impl.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207ze__als__camboard_2interfaces-impl_2console-impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207ze\-\_\-als\-\_\-camboard/interfaces-\/impl/{\bfseries hwmapping.\-h} }{\pageref{2_2stm32f207ze__als__camboard_2interfaces-impl_2hwmapping_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207zg\-\_\-\-Eth\-Board\-V2/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207zg___eth_board_v2_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207zg\-\_\-\-Eth\-Board\-V2/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207zg___eth_board_v2_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207zg\-\_\-\-Eth\-Board\-V2/interfaces-\/impl/{\bfseries console-\/impl.\-h} }{\pageref{cortex_m3__stm32f2_2stm32f207zg___eth_board_v2_2interfaces-impl_2console-impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32f2/stm32f207zg\-\_\-\-Eth\-Board\-V2/interfaces-\/impl/{\bfseries hwmapping.\-h} }{\pageref{2_2stm32f207zg___eth_board_v2_2interfaces-impl_2hwmapping_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/{\bfseries arch\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32l1_2common_2arch__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/{\bfseries core\-\_\-cm3.\-h} }{\pageref{1_2common_2_c_m_s_i_s_2core__cm3_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/{\bfseries core\-\_\-cm\-Func.\-h} }{\pageref{cortex_m3__stm32l1_2common_2_c_m_s_i_s_2core__cm_func_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/{\bfseries core\-\_\-cm\-Instr.\-h} }{\pageref{cortex_m3__stm32l1_2common_2_c_m_s_i_s_2core__cm_instr_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for S\-T\-M32\-L1xx High-\/, Medium-\/density and Medium-\/density Plus devices }{\pageref{stm32l1xx_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32l1xx_8c}{system\-\_\-stm32l1xx.\-c} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\-T\-M32\-L1xx Ultra Low Power devices, and is generated by the clock configuration tool \char`\"{}\-S\-T\-M32\-L1xx\-\_\-\-Clock\-\_\-\-Configuration\-\_\-\-V1.\-1.\-0.\-xls\char`\"{} }{\pageref{system__stm32l1xx_8c}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32l1xx_8h}{system\-\_\-stm32l1xx.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Header File }{\pageref{system__stm32l1xx_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/core/{\bfseries interrupts.\-h} }{\pageref{cortex_m3__stm32l1_2common_2core_2interrupts_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/interfaces-\/impl/{\bfseries arch\-\_\-registers\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32l1_2common_2interfaces-impl_2arch__registers__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/interfaces-\/impl/{\bfseries atomic\-\_\-ops\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32l1_2common_2interfaces-impl_2atomic__ops__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/interfaces-\/impl/{\bfseries endianness\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32l1_2common_2interfaces-impl_2endianness__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/interfaces-\/impl/{\bfseries gpio\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32l1_2common_2interfaces-impl_2gpio__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/common/interfaces-\/impl/{\bfseries portability\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32l1_2common_2interfaces-impl_2portability__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/stm32l151c8\-\_\-als\-\_\-mainboard/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m3__stm32l1_2stm32l151c8__als__mainboard_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/stm32l151c8\-\_\-als\-\_\-mainboard/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m3__stm32l1_2stm32l151c8__als__mainboard_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/stm32l151c8\-\_\-als\-\_\-mainboard/interfaces-\/impl/{\bfseries console-\/impl.\-h} }{\pageref{cortex_m3__stm32l1_2stm32l151c8__als__mainboard_2interfaces-impl_2console-impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M3\-\_\-stm32l1/stm32l151c8\-\_\-als\-\_\-mainboard/interfaces-\/impl/{\bfseries hwmapping.\-h} }{\pageref{1_2stm32l151c8__als__mainboard_2interfaces-impl_2hwmapping_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/{\bfseries arch\-\_\-settings.\-h} }{\pageref{cortex_m4__stm32f4_2common_2arch__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{core__cm4__simd_8h}{core\-\_\-cm4\-\_\-simd.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M4 S\-I\-M\-D Header File }{\pageref{core__cm4__simd_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/{\bfseries core\-\_\-cm\-Func.\-h} }{\pageref{cortex_m4__stm32f4_2common_2_c_m_s_i_s_2core__cm_func_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/{\bfseries core\-\_\-cm\-Instr.\-h} }{\pageref{cortex_m4__stm32f4_2common_2_c_m_s_i_s_2core__cm_instr_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for S\-T\-M32\-F4xx devices }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32f4xx_8c}{system\-\_\-stm32f4xx.\-c} \\*C\-M\-S\-I\-S Cortex-\/\-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\-T\-M32\-F4xx devices, and is generated by the clock configuration tool stm32f4xx\-\_\-\-Clock\-\_\-\-Configuration\-\_\-\-V1.\-0.\-0.\-xls }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{system__stm32f4xx_8h}{system\-\_\-stm32f4xx.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M4 Device System Source File for S\-T\-M32\-F4xx devices }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/core/{\bfseries interrupts.\-h} }{\pageref{cortex_m4__stm32f4_2common_2core_2interrupts_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/interfaces-\/impl/{\bfseries arch\-\_\-registers\-\_\-impl.\-h} }{\pageref{cortex_m4__stm32f4_2common_2interfaces-impl_2arch__registers__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/interfaces-\/impl/{\bfseries atomic\-\_\-ops\-\_\-impl.\-h} }{\pageref{cortex_m4__stm32f4_2common_2interfaces-impl_2atomic__ops__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/interfaces-\/impl/{\bfseries endianness\-\_\-impl.\-h} }{\pageref{cortex_m4__stm32f4_2common_2interfaces-impl_2endianness__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/interfaces-\/impl/{\bfseries gpio\-\_\-impl.\-h} }{\pageref{cortex_m4__stm32f4_2common_2interfaces-impl_2gpio__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/common/interfaces-\/impl/{\bfseries portability\-\_\-impl.\-h} }{\pageref{cortex_m4__stm32f4_2common_2interfaces-impl_2portability__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/stm32f407vg\-\_\-bitsboard/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m4__stm32f4_2stm32f407vg__bitsboard_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/stm32f407vg\-\_\-bitsboard/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m4__stm32f4_2stm32f407vg__bitsboard_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/stm32f407vg\-\_\-bitsboard/interfaces-\/impl/{\bfseries console-\/impl.\-h} }{\pageref{cortex_m4__stm32f4_2stm32f407vg__bitsboard_2interfaces-impl_2console-impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/stm32f407vg\-\_\-stm32f4discovery/{\bfseries board\-\_\-settings.\-h} }{\pageref{cortex_m4__stm32f4_2stm32f407vg__stm32f4discovery_2board__settings_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/stm32f407vg\-\_\-stm32f4discovery/interfaces-\/impl/{\bfseries bsp\-\_\-impl.\-h} }{\pageref{cortex_m4__stm32f4_2stm32f407vg__stm32f4discovery_2interfaces-impl_2bsp__impl_8h}}{}
\item\contentsline{section}{miosix/arch/cortex\-M4\-\_\-stm32f4/stm32f407vg\-\_\-stm32f4discovery/interfaces-\/impl/{\bfseries console-\/impl.\-h} }{\pageref{cortex_m4__stm32f4_2stm32f407vg__stm32f4discovery_2interfaces-impl_2console-impl_8h}}{}
\item\contentsline{section}{miosix/config/\hyperlink{miosix__settings_8h}{miosix\-\_\-settings.\-h} }{\pageref{miosix__settings_8h}}{}
\item\contentsline{section}{miosix/e20/{\bfseries callback.\-h} }{\pageref{callback_8h}}{}
\item\contentsline{section}{miosix/e20/{\bfseries e20.\-h} }{\pageref{e20_8h}}{}
\item\contentsline{section}{miosix/filesystem/{\bfseries file.\-h} }{\pageref{file_8h}}{}
\item\contentsline{section}{miosix/filesystem/{\bfseries file\-\_\-access.\-h} }{\pageref{file__access_8h}}{}
\item\contentsline{section}{miosix/filesystem/{\bfseries stringpart.\-h} }{\pageref{stringpart_8h}}{}
\item\contentsline{section}{miosix/filesystem/console/{\bfseries console\-\_\-device.\-h} }{\pageref{console__device_8h}}{}
\item\contentsline{section}{miosix/filesystem/devfs/{\bfseries base\-\_\-files.\-h} }{\pageref{base__files_8h}}{}
\item\contentsline{section}{miosix/filesystem/devfs/{\bfseries devfs.\-h} }{\pageref{devfs_8h}}{}
\item\contentsline{section}{miosix/filesystem/fat32/{\bfseries diskio.\-h} }{\pageref{diskio_8h}}{}
\item\contentsline{section}{miosix/filesystem/fat32/{\bfseries fat32.\-h} }{\pageref{fat32_8h}}{}
\item\contentsline{section}{miosix/filesystem/fat32/{\bfseries ff.\-h} }{\pageref{ff_8h}}{}
\item\contentsline{section}{miosix/filesystem/fat32/{\bfseries ffconf.\-h} }{\pageref{ffconf_8h}}{}
\item\contentsline{section}{miosix/filesystem/fat32/{\bfseries integer.\-h} }{\pageref{integer_8h}}{}
\item\contentsline{section}{miosix/filesystem/mountpointfs/{\bfseries mountpointfs.\-h} }{\pageref{mountpointfs_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{arch__registers_8h}{arch\-\_\-registers.\-h} }{\pageref{arch__registers_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{atomic__ops_8h}{atomic\-\_\-ops.\-h} }{\pageref{atomic__ops_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{bsp_8h}{bsp.\-h} }{\pageref{bsp_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{console_8h}{console.\-h} }{\pageref{console_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{delays_8h}{delays.\-h} }{\pageref{delays_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{disk_8h}{disk.\-h} }{\pageref{disk_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{endianness_8h}{endianness.\-h} }{\pageref{endianness_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{gpio_8h}{gpio.\-h} }{\pageref{gpio_8h}}{}
\item\contentsline{section}{miosix/interfaces/\hyperlink{portability_8h}{portability.\-h} }{\pageref{portability_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries buffer\-\_\-queue.\-h} }{\pageref{buffer__queue_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries error.\-h} }{\pageref{error_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries intrusive.\-h} }{\pageref{intrusive_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries kernel.\-h} }{\pageref{kernel_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries logging.\-h} }{\pageref{logging_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries pthread\-\_\-private.\-h} }{\pageref{pthread__private_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries stage\-\_\-2\-\_\-boot.\-h} }{\pageref{stage__2__boot_8h}}{}
\item\contentsline{section}{miosix/kernel/{\bfseries sync.\-h} }{\pageref{sync_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/{\bfseries sched\-\_\-types.\-h} }{\pageref{sched__types_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/{\bfseries scheduler.\-h} }{\pageref{scheduler_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/{\bfseries tick\-\_\-interrupt.\-h} }{\pageref{tick__interrupt_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/control/{\bfseries control\-\_\-scheduler.\-h} }{\pageref{control__scheduler_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/control/{\bfseries control\-\_\-scheduler\-\_\-types.\-h} }{\pageref{control__scheduler__types_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/control/{\bfseries parameters.\-h} }{\pageref{parameters_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/edf/{\bfseries edf\-\_\-scheduler.\-h} }{\pageref{edf__scheduler_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/edf/{\bfseries edf\-\_\-scheduler\-\_\-types.\-h} }{\pageref{edf__scheduler__types_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/priority/{\bfseries priority\-\_\-scheduler.\-h} }{\pageref{priority__scheduler_8h}}{}
\item\contentsline{section}{miosix/kernel/scheduler/priority/{\bfseries priority\-\_\-scheduler\-\_\-types.\-h} }{\pageref{priority__scheduler__types_8h}}{}
\item\contentsline{section}{miosix/stdlib\-\_\-integration/{\bfseries libc\-\_\-integration.\-h} }{\pageref{libc__integration_8h}}{}
\item\contentsline{section}{miosix/stdlib\-\_\-integration/{\bfseries libstdcpp\-\_\-integration.\-h} }{\pageref{libstdcpp__integration_8h}}{}
\item\contentsline{section}{miosix/util/{\bfseries crc16.\-h} }{\pageref{crc16_8h}}{}
\item\contentsline{section}{miosix/util/{\bfseries lcd44780.\-h} }{\pageref{lcd44780_8h}}{}
\item\contentsline{section}{miosix/util/{\bfseries software\-\_\-i2c.\-h} }{\pageref{software__i2c_8h}}{}
\item\contentsline{section}{miosix/util/{\bfseries software\-\_\-spi.\-h} }{\pageref{software__spi_8h}}{}
\item\contentsline{section}{miosix/util/{\bfseries unicode.\-h} }{\pageref{unicode_8h}}{}
\item\contentsline{section}{miosix/util/{\bfseries util.\-h} }{\pageref{util_8h}}{}
\item\contentsline{section}{miosix/util/{\bfseries version.\-h} }{\pageref{version_8h}}{}
\end{DoxyCompactList}
