

================================================================
== Vivado HLS Report for 'reshape_2D_to_3D'
================================================================
* Date:           Fri Dec  6 14:23:43 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      201|      201| 2.010 us | 2.010 us |  201|  201|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESHAPE_2D_TO_3D_LOOP_2   |      200|      200|        50|          -|          -|     4|    no    |
        | + RESHAPE_2D_TO_3D_LOOP_3  |       48|       48|         2|          -|          -|    24|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    107|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      38|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      38|    152|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln148_fu_99_p2    |     +    |      0|  0|  12|           3|           1|
    |add_ln149_fu_175_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln150_fu_186_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_181_p2   |     +    |      0|  0|  15|           8|           8|
    |sub_ln150_fu_159_p2   |     -    |      0|  0|  15|           8|           8|
    |sub_ln203_fu_125_p2   |     -    |      0|  0|  15|           8|           8|
    |icmp_ln148_fu_93_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln149_fu_169_p2  |   icmp   |      0|  0|  11|           5|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 107|          48|          43|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |i_0_0_reg_71  |   9|          2|    3|          6|
    |k_0_0_reg_82  |   9|          2|    5|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         |  45|          9|    9|         21|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |add_ln148_reg_207  |  3|   0|    3|          0|
    |add_ln149_reg_225  |  5|   0|    5|          0|
    |add_ln203_reg_230  |  8|   0|    8|          0|
    |ap_CS_fsm          |  4|   0|    4|          0|
    |i_0_0_reg_71       |  3|   0|    3|          0|
    |k_0_0_reg_82       |  5|   0|    5|          0|
    |sub_ln150_reg_217  |  5|   0|    8|          3|
    |sub_ln203_reg_212  |  5|   0|    8|          3|
    +-------------------+---+----+-----+-----------+
    |Total              | 38|   0|   44|          6|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_start             |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_done              | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_idle              | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_ready             | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|input_0_V_address0   | out |    7|  ap_memory |     input_0_V    |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |     input_0_V    |     array    |
|input_0_V_q0         |  in |   40|  ap_memory |     input_0_V    |     array    |
|output_0_V_address0  | out |    7|  ap_memory |    output_0_V    |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |    output_0_V    |     array    |
|output_0_V_we0       | out |    1|  ap_memory |    output_0_V    |     array    |
|output_0_V_d0        | out |   40|  ap_memory |    output_0_V    |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str1833)" [./layer.h:148]   --->   Operation 5 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:148]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0_0 = phi i3 [ 0, %RESHAPE_2D_TO_3D_LOOP_1_begin ], [ %add_ln148, %RESHAPE_2D_TO_3D_LOOP_2_end ]" [./layer.h:148]   --->   Operation 7 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%icmp_ln148 = icmp eq i3 %i_0_0, -4" [./layer.h:148]   --->   Operation 8 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln148 = add i3 %i_0_0, 1" [./layer.h:148]   --->   Operation 10 'add' 'add_ln148' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %RESHAPE_2D_TO_3D_LOOP_1_end, label %RESHAPE_2D_TO_3D_LOOP_2_begin" [./layer.h:148]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str1834) nounwind" [./layer.h:149]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str1834)" [./layer.h:149]   --->   Operation 13 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_0_0, i5 0)" [./layer.h:150]   --->   Operation 14 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_55 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0_0, i3 0)" [./layer.h:150]   --->   Operation 15 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_55 to i8" [./layer.h:150]   --->   Operation 16 'zext' 'zext_ln203' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i8 %tmp_54, %zext_ln203" [./layer.h:150]   --->   Operation 17 'sub' 'sub_ln203' <Predicate = (!icmp_ln148)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i3 %i_0_0 to i2" [./layer.h:150]   --->   Operation 18 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %trunc_ln150, i5 0)" [./layer.h:150]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i7 %shl_ln to i8" [./layer.h:150]   --->   Operation 20 'zext' 'zext_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln150_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln150, i3 0)" [./layer.h:150]   --->   Operation 21 'bitconcatenate' 'shl_ln150_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i5 %shl_ln150_1 to i8" [./layer.h:150]   --->   Operation 22 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%sub_ln150 = sub i8 %zext_ln150, %zext_ln150_1" [./layer.h:150]   --->   Operation 23 'sub' 'sub_ln150' <Predicate = (!icmp_ln148)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:149]   --->   Operation 24 'br' <Predicate = (!icmp_ln148)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str1833, i32 %tmp)" [./layer.h:150]   --->   Operation 25 'specregionend' 'empty' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [./layer.h:151]   --->   Operation 26 'ret' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%k_0_0 = phi i5 [ 0, %RESHAPE_2D_TO_3D_LOOP_2_begin ], [ %add_ln149, %2 ]" [./layer.h:149]   --->   Operation 27 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i5 %k_0_0 to i8" [./layer.h:149]   --->   Operation 28 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln149 = icmp eq i5 %k_0_0, -8" [./layer.h:149]   --->   Operation 29 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 30 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln149 = add i5 %k_0_0, 1" [./layer.h:149]   --->   Operation 31 'add' 'add_ln149' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %RESHAPE_2D_TO_3D_LOOP_2_end, label %2" [./layer.h:149]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln203 = add i8 %sub_ln203, %zext_ln149" [./layer.h:150]   --->   Operation 33 'add' 'add_ln203' <Predicate = (!icmp_ln149)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln150 = add i8 %zext_ln149, %sub_ln150" [./layer.h:150]   --->   Operation 34 'add' 'add_ln150' <Predicate = (!icmp_ln149)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i8 %add_ln150 to i32" [./layer.h:150]   --->   Operation 35 'sext' 'sext_ln150' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i32 %sext_ln150 to i64" [./layer.h:150]   --->   Operation 36 'zext' 'zext_ln150_2' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %zext_ln150_2" [./layer.h:150]   --->   Operation 37 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:150]   --->   Operation 38 'load' 'input_0_V_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 576> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str1834, i32 %tmp_s)" [./layer.h:150]   --->   Operation 39 'specregionend' 'empty_90' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:148]   --->   Operation 40 'br' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str1835) nounwind" [./layer.h:150]   --->   Operation 41 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %add_ln203 to i64" [./layer.h:150]   --->   Operation 42 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [96 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:150]   --->   Operation 43 'getelementptr' 'output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:150]   --->   Operation 44 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 576> <RAM>
ST_4 : Operation 45 [1/1] (3.25ns)   --->   "store i40 %input_0_V_load, i40* %output_0_V_addr, align 8" [./layer.h:150]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 576> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:149]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                (specregionbegin  ) [ 00111]
br_ln148           (br               ) [ 01111]
i_0_0              (phi              ) [ 00100]
icmp_ln148         (icmp             ) [ 00111]
empty_89           (speclooptripcount) [ 00000]
add_ln148          (add              ) [ 01111]
br_ln148           (br               ) [ 00000]
specloopname_ln149 (specloopname     ) [ 00000]
tmp_s              (specregionbegin  ) [ 00011]
tmp_54             (bitconcatenate   ) [ 00000]
tmp_55             (bitconcatenate   ) [ 00000]
zext_ln203         (zext             ) [ 00000]
sub_ln203          (sub              ) [ 00011]
trunc_ln150        (trunc            ) [ 00000]
shl_ln             (bitconcatenate   ) [ 00000]
zext_ln150         (zext             ) [ 00000]
shl_ln150_1        (bitconcatenate   ) [ 00000]
zext_ln150_1       (zext             ) [ 00000]
sub_ln150          (sub              ) [ 00011]
br_ln149           (br               ) [ 00111]
empty              (specregionend    ) [ 00000]
ret_ln151          (ret              ) [ 00000]
k_0_0              (phi              ) [ 00010]
zext_ln149         (zext             ) [ 00000]
icmp_ln149         (icmp             ) [ 00111]
empty_91           (speclooptripcount) [ 00000]
add_ln149          (add              ) [ 00111]
br_ln149           (br               ) [ 00000]
add_ln203          (add              ) [ 00001]
add_ln150          (add              ) [ 00000]
sext_ln150         (sext             ) [ 00000]
zext_ln150_2       (zext             ) [ 00000]
input_0_V_addr     (getelementptr    ) [ 00001]
empty_90           (specregionend    ) [ 00000]
br_ln148           (br               ) [ 01111]
specloopname_ln150 (specloopname     ) [ 00000]
sext_ln203         (sext             ) [ 00000]
output_0_V_addr    (getelementptr    ) [ 00000]
input_0_V_load     (load             ) [ 00000]
store_ln150        (store            ) [ 00000]
br_ln149           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1833"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1834"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1835"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="input_0_V_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="40" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="0"/>
<pin id="53" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_V_load/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="output_0_V_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="40" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="8" slack="0"/>
<pin id="61" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln150_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="40" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_0_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="1"/>
<pin id="73" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_0_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="k_0_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="1"/>
<pin id="84" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_0_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln148_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln148_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_54_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_55_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln203_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sub_ln203_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="6" slack="0"/>
<pin id="128" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln150_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shl_ln_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln150_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="shl_ln150_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln150_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln150_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln150_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln150/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln149_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln149_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln149_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln203_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln150_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln150_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln150_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_2/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln203_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="add_ln148_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln148 "/>
</bind>
</comp>

<comp id="212" class="1005" name="sub_ln203_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="217" class="1005" name="sub_ln150_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln150 "/>
</bind>
</comp>

<comp id="225" class="1005" name="add_ln149_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln149 "/>
</bind>
</comp>

<comp id="230" class="1005" name="add_ln203_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="235" class="1005" name="input_0_V_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="1"/>
<pin id="237" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="40" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="51" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="75" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="75" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="75" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="75" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="105" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="75" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="131" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="86" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="86" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="86" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="165" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="165" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="210"><net_src comp="99" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="215"><net_src comp="125" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="220"><net_src comp="159" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="228"><net_src comp="175" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="233"><net_src comp="181" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="238"><net_src comp="44" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {4 }
 - Input state : 
	Port: reshape_2D_to_3D : input_0_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln148 : 1
		add_ln148 : 1
		br_ln148 : 2
		tmp_54 : 1
		tmp_55 : 1
		zext_ln203 : 2
		sub_ln203 : 3
		trunc_ln150 : 1
		shl_ln : 2
		zext_ln150 : 3
		shl_ln150_1 : 2
		zext_ln150_1 : 3
		sub_ln150 : 4
	State 3
		zext_ln149 : 1
		icmp_ln149 : 1
		add_ln149 : 1
		br_ln149 : 2
		add_ln203 : 2
		add_ln150 : 2
		sext_ln150 : 3
		zext_ln150_2 : 4
		input_0_V_addr : 5
		input_0_V_load : 6
	State 4
		output_0_V_addr : 1
		store_ln150 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln148_fu_99   |    0    |    12   |
|    add   |   add_ln149_fu_175  |    0    |    15   |
|          |   add_ln203_fu_181  |    0    |    15   |
|          |   add_ln150_fu_186  |    0    |    15   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln203_fu_125  |    0    |    15   |
|          |   sub_ln150_fu_159  |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln148_fu_93  |    0    |    9    |
|          |  icmp_ln149_fu_169  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |    tmp_54_fu_105    |    0    |    0    |
|bitconcatenate|    tmp_55_fu_113    |    0    |    0    |
|          |    shl_ln_fu_135    |    0    |    0    |
|          |  shl_ln150_1_fu_147 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln203_fu_121  |    0    |    0    |
|          |  zext_ln150_fu_143  |    0    |    0    |
|   zext   | zext_ln150_1_fu_155 |    0    |    0    |
|          |  zext_ln149_fu_165  |    0    |    0    |
|          | zext_ln150_2_fu_195 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln150_fu_131 |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln150_fu_191  |    0    |    0    |
|          |  sext_ln203_fu_200  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   107   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln148_reg_207  |    3   |
|   add_ln149_reg_225  |    5   |
|   add_ln203_reg_230  |    8   |
|     i_0_0_reg_71     |    3   |
|input_0_V_addr_reg_235|    7   |
|     k_0_0_reg_82     |    5   |
|   sub_ln150_reg_217  |    8   |
|   sub_ln203_reg_212  |    8   |
+----------------------+--------+
|         Total        |   47   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   107  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   47   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   47   |   116  |
+-----------+--------+--------+--------+
