{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv " "Source file: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1738731491750 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1738731491750 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv " "Source file: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1738731491756 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1738731491756 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv " "Source file: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1738731491763 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1738731491763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738731492209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738731492209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  5 13:58:12 2025 " "Processing started: Wed Feb  5 13:58:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738731492209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731492209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731492209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738731492406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738731492406 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738731497068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:18 Progress: Loading ptmch_fpga-main/nios2_system.qsys " "2025.02.05.13:58:18 Progress: Loading ptmch_fpga-main/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731498934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Reading input file " "2025.02.05.13:58:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Adding altpll_0 \[altpll 18.1\] " "2025.02.05.13:58:19 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499391 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll_0: Used altpll 23.1 (instead of 18.1) " "Altpll_0: Used altpll 23.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Parameterizing module altpll_0 " "2025.02.05.13:58:19 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.02.05.13:58:19 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499932 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 23.1 (instead of 18.1) " "Clk_0: Used clock_source 23.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Parameterizing module clk_0 " "2025.02.05.13:58:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Building connections " "2025.02.05.13:58:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Parameterizing connections " "2025.02.05.13:58:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:19 Progress: Validating " "2025.02.05.13:58:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731499981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.05.13:58:20 Progress: Done reading input file " "2025.02.05.13:58:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731500060 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731500371 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731500371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731500802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"nios2_system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"nios2_system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 3 modules, 5 files " "Nios2_system: Done \"nios2_system\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502055 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_system.qsys " "Finished elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738731502789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tb/ptmch_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tb/ptmch_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top_tb " "Found entity 1: ptmch_top_tb" {  } { { "rtl/tb/ptmch_top_tb.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/tb/ptmch_top_tb.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_10m08_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_10m08_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_10m08_top " "Found entity 1: max10_10m08_top" {  } { { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ptmch/ptmch_trg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_trg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_trg " "Found entity 1: ptmch_trg" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ptmch/ptmch_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top " "Found entity 1: ptmch_top" {  } { { "rtl/ptmch/ptmch_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "db/ip/nios2_system/nios2_system.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nios2_system/submodules/nios2_system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_altpll_0_dffpipe_l2c " "Found entity 1: nios2_system_altpll_0_dffpipe_l2c" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502880 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_altpll_0_stdsync_sv6 " "Found entity 2: nios2_system_altpll_0_stdsync_sv6" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502880 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_altpll_0_altpll_sc92 " "Found entity 3: nios2_system_altpll_0_altpll_sc92" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502880 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_altpll_0 " "Found entity 4: nios2_system_altpll_0" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738731502880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502880 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RESET_Ne ptmch_trg.sv(127) " "Verilog HDL error at ptmch_trg.sv(127): object \"RESET_Ne\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv" 127 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1738731502883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738731502962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  5 13:58:22 2025 " "Processing ended: Wed Feb  5 13:58:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738731502962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738731502962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738731502962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731502962 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738731503602 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv " "Source file: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1738731537298 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1738731537298 ""}
