INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
