

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed Oct 12 22:15:39 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution5
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.904 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342| 2.736 us | 2.736 us |  342|  342|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dct_1d_fu_372  |dct_1d  |       11|       11| 88.000 ns | 88.000 ns |   11|   11|   none  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |      104|      104|        13|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |      104|      104|        13|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      239|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      8|      350|      200|    -|
|Memory               |        2|      -|      256|       16|    0|
|Multiplexer          |        -|      -|        -|      716|    -|
|Register             |        -|      -|       78|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      8|      684|     1171|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_1d_fu_372  |dct_1d  |        0|      8|  350|  200|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        0|      8|  350|  200|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                    |        2| 256|  16|    0|   192|  160|    10|         3072|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln81_fu_433_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln84_fu_483_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln92_fu_533_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln95_1_fu_583_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln95_fu_614_p2       |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_521_p2            |     +    |      0|  0|  12|           4|           1|
    |i_5_fu_498_p2            |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_594_p2            |     +    |      0|  0|  12|           4|           1|
    |i_fu_421_p2              |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_539_p2            |     +    |      0|  0|  12|           4|           1|
    |j_fu_439_p2              |     +    |      0|  0|  12|           1|           4|
    |icmp_ln76_fu_415_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln81_fu_427_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln83_fu_445_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln87_fu_515_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln92_fu_527_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln94_fu_545_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln84_1_fu_459_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln84_fu_451_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln95_1_fu_559_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln95_fu_551_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 239|         100|          88|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_j_0_phi_fu_309_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_354_p4  |   9|          2|    4|          8|
    |col_inbuf_0_address0          |  15|          3|    3|          9|
    |col_inbuf_0_ce0               |  15|          3|    1|          3|
    |col_inbuf_1_address0          |  15|          3|    3|          9|
    |col_inbuf_1_ce0               |  15|          3|    1|          3|
    |col_inbuf_2_address0          |  15|          3|    3|          9|
    |col_inbuf_2_ce0               |  15|          3|    1|          3|
    |col_inbuf_3_address0          |  15|          3|    3|          9|
    |col_inbuf_3_ce0               |  15|          3|    1|          3|
    |col_inbuf_4_address0          |  15|          3|    3|          9|
    |col_inbuf_4_ce0               |  15|          3|    1|          3|
    |col_inbuf_5_address0          |  15|          3|    3|          9|
    |col_inbuf_5_ce0               |  15|          3|    1|          3|
    |col_inbuf_6_address0          |  15|          3|    3|          9|
    |col_inbuf_6_ce0               |  15|          3|    1|          3|
    |col_inbuf_7_address0          |  15|          3|    3|          9|
    |col_inbuf_7_ce0               |  15|          3|    1|          3|
    |col_outbuf_address0           |  15|          3|    6|         18|
    |col_outbuf_ce0                |  15|          3|    1|          3|
    |col_outbuf_we0                |   9|          2|    1|          2|
    |grp_dct_1d_fu_372_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_372_src1_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src2_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src3_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src4_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src5_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src6_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src7_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_372_src_q0      |  15|          3|   16|         48|
    |i_0_reg_282                   |   9|          2|    4|          8|
    |i_1_reg_316                   |   9|          2|    4|          8|
    |i_2_reg_327                   |   9|          2|    4|          8|
    |i_3_reg_361                   |   9|          2|    4|          8|
    |in_block_0_ce0                |   9|          2|    1|          2|
    |in_block_1_ce0                |   9|          2|    1|          2|
    |in_block_2_ce0                |   9|          2|    1|          2|
    |in_block_3_ce0                |   9|          2|    1|          2|
    |in_block_4_ce0                |   9|          2|    1|          2|
    |in_block_5_ce0                |   9|          2|    1|          2|
    |in_block_6_ce0                |   9|          2|    1|          2|
    |in_block_7_ce0                |   9|          2|    1|          2|
    |indvar_flatten19_reg_339      |   9|          2|    7|         14|
    |indvar_flatten_reg_294        |   9|          2|    7|         14|
    |j_0_reg_305                   |   9|          2|    4|          8|
    |j_1_reg_350                   |   9|          2|    4|          8|
    |row_outbuf_address0           |  15|          3|    6|         18|
    |row_outbuf_ce0                |  15|          3|    1|          3|
    |row_outbuf_we0                |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 716|        148|  242|        676|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  9|   0|    9|          0|
    |ap_done_reg                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |  1|   0|    1|          0|
    |grp_dct_1d_fu_372_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_282                     |  4|   0|    4|          0|
    |i_1_reg_316                     |  4|   0|    4|          0|
    |i_2_reg_327                     |  4|   0|    4|          0|
    |i_3_reg_361                     |  4|   0|    4|          0|
    |i_4_reg_667                     |  4|   0|    4|          0|
    |i_reg_629                       |  4|   0|    4|          0|
    |icmp_ln81_reg_634               |  1|   0|    1|          0|
    |icmp_ln92_reg_672               |  1|   0|    1|          0|
    |indvar_flatten19_reg_339        |  7|   0|    7|          0|
    |indvar_flatten_reg_294          |  7|   0|    7|          0|
    |j_0_reg_305                     |  4|   0|    4|          0|
    |j_1_reg_350                     |  4|   0|    4|          0|
    |select_ln84_1_reg_643           |  4|   0|    4|          0|
    |select_ln95_1_reg_686           |  4|   0|    4|          0|
    |select_ln95_reg_681             |  4|   0|    4|          0|
    |trunc_ln84_reg_654              |  3|   0|    3|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 78|   0|   78|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

