TimeQuest Timing Analyzer report for radioberry-10CL016
Sat Aug 25 14:09:44 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_ce0'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 18. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 19. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 20. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 25. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 26. Slow 1200mV 85C Model Hold: 'spi_sck'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Hold: 'spi_ce0'
 30. Slow 1200mV 85C Model Hold: 'spi_ce1'
 31. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 32. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 33. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 34. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 35. Slow 1200mV 85C Model Recovery: 'spi_sck'
 36. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 37. Slow 1200mV 85C Model Removal: 'spi_sck'
 38. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'spi_ce0'
 47. Slow 1200mV 0C Model Setup: 'spi_sck'
 48. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 49. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 50. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 51. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 52. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 53. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 54. Slow 1200mV 0C Model Setup: 'spi_ce1'
 55. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 58. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 59. Slow 1200mV 0C Model Hold: 'spi_sck'
 60. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 62. Slow 1200mV 0C Model Hold: 'spi_ce0'
 63. Slow 1200mV 0C Model Hold: 'spi_ce1'
 64. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 65. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 66. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 67. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 68. Slow 1200mV 0C Model Recovery: 'spi_sck'
 69. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 70. Slow 1200mV 0C Model Removal: 'spi_sck'
 71. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'spi_sck'
 79. Fast 1200mV 0C Model Setup: 'spi_ce0'
 80. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 81. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 82. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 83. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 84. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 85. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 86. Fast 1200mV 0C Model Setup: 'spi_ce1'
 87. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 90. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 91. Fast 1200mV 0C Model Hold: 'spi_sck'
 92. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 94. Fast 1200mV 0C Model Hold: 'spi_ce0'
 95. Fast 1200mV 0C Model Hold: 'spi_ce1'
 96. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 97. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 98. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 99. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
100. Fast 1200mV 0C Model Recovery: 'spi_sck'
101. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
102. Fast 1200mV 0C Model Removal: 'spi_sck'
103. Fast 1200mV 0C Model Removal: 'clk_10mhz'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry-10CL016                                  ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Sat Aug 25 14:09:30 2018 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 44.8 MHz   ; 44.8 MHz        ; spi_sck                                                     ;                                                   ;
; 92.86 MHz  ; 92.86 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 95.54 MHz  ; 95.54 MHz       ; ad9866_clk                                                  ;                                                   ;
; 126.73 MHz ; 126.73 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 160.41 MHz ; 160.41 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 164.28 MHz ; 164.28 MHz      ; clk_10mhz                                                   ;                                                   ;
; 190.4 MHz  ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 231.64 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.112     ; 0.000         ;
; spi_ce0                                                     ; 0.293     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.751     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.796     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.883     ; 0.000         ;
; ad9866_clk                                                  ; 2.553     ; 0.000         ;
; virt_ad9866_txclk                                           ; 3.428     ; 0.000         ;
; clk_10mhz                                                   ; 93.913    ; 0.000         ;
; spi_ce1                                                     ; 2495.683  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2598.782  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.442 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.305  ; 0.000         ;
; clk_10mhz                                                   ; 0.435  ; 0.000         ;
; spi_sck                                                     ; 0.439  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.455  ; 0.000         ;
; spi_ce0                                                     ; 0.476  ; 0.000         ;
; spi_ce1                                                     ; 0.477  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.669  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.964  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.463  ; 0.000         ;
; virt_ad9866_txclk                                           ; 12.610 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.477  ; 0.000             ;
; clk_10mhz ; 96.124 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 2.088 ; 0.000             ;
; clk_10mhz ; 2.623 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.551     ; 0.000         ;
; ad9866_clk                                                  ; 5.756     ; 0.000         ;
; spi_sck                                                     ; 31.553    ; 0.000         ;
; clk_10mhz                                                   ; 49.555    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.350  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.367  ; 0.000         ;
; spi_ce0                                                     ; 1249.498  ; 0.000         ;
; spi_ce1                                                     ; 1249.528  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.373  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.872 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.112 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.288      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.176 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 6.101      ;
; 0.195 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.053      ; 4.849      ;
; 0.195 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.053      ; 4.849      ;
; 0.195 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.053      ; 4.849      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.203 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.409      ; 6.197      ;
; 0.210 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.408      ; 5.189      ;
; 0.210 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.408      ; 5.189      ;
; 0.210 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.408      ; 5.189      ;
; 0.210 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.408      ; 5.189      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.329      ; 6.080      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.299 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.286      ; 5.978      ;
; 0.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.512      ; 5.175      ;
; 0.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.512      ; 5.175      ;
; 0.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.512      ; 5.175      ;
; 0.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.512      ; 5.175      ;
; 0.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.512      ; 5.175      ;
; 0.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.512      ; 5.175      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.495      ; 5.144      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.495      ; 5.144      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.495      ; 5.144      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.495      ; 5.144      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.495      ; 5.144      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.495      ; 5.144      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.495      ; 5.144      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                           ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.293    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.043      ; 1.788      ;
; 0.396    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.027      ; 1.669      ;
; 0.410    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.257      ; 1.885      ;
; 0.428    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.043      ; 1.653      ;
; 0.429    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.316      ; 1.925      ;
; 0.436    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.316      ; 1.918      ;
; 0.461    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.043      ; 1.620      ;
; 0.523    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.043      ; 1.558      ;
; 0.551    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.081      ; 1.568      ;
; 0.645    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.179      ; 1.572      ;
; 0.653    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.179      ; 1.564      ;
; 0.660    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.179      ; 1.557      ;
; 0.739    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.333      ; 1.632      ;
; 0.799    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.277      ; 1.516      ;
; 0.808    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.277      ; 1.507      ;
; 1.028    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.277      ; 1.287      ;
; 1.096    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.342      ; 1.284      ;
; 1.105    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.342      ; 1.275      ;
; 1.111    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.316      ; 1.243      ;
; 1.121    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.333      ; 1.250      ;
; 1.132    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.321      ; 1.227      ;
; 1.133    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.333      ; 1.238      ;
; 1.165    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.342      ; 1.215      ;
; 1.172    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.342      ; 1.208      ;
; 1.830    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.105      ; 2.313      ;
; 2.257    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.085      ; 1.866      ;
; 2.391    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.342      ; 1.989      ;
; 2.422    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.085      ; 1.701      ;
; 2.536    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.085      ; 1.587      ;
; 3.055    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.342      ; 1.325      ;
; 3.072    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.342      ; 1.308      ;
; 3.093    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.342      ; 1.287      ;
; 2494.748 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.410     ; 4.910      ;
; 2495.061 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.410     ; 4.597      ;
; 2495.156 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.656     ; 4.209      ;
; 2495.274 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.328     ; 4.466      ;
; 2495.333 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.415     ; 4.320      ;
; 2495.387 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.410     ; 4.271      ;
; 2495.458 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.415     ; 4.195      ;
; 2495.553 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.337     ; 4.178      ;
; 2495.587 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.328     ; 4.153      ;
; 2495.627 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.797     ; 3.597      ;
; 2495.771 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.415     ; 3.882      ;
; 2495.772 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.415     ; 3.881      ;
; 2495.866 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.337     ; 3.865      ;
; 2495.876 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.212      ; 4.357      ;
; 2495.877 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.212      ; 4.356      ;
; 2495.897 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.212      ; 4.336      ;
; 2495.909 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.415     ; 3.744      ;
; 2496.062 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.494     ; 3.465      ;
; 2496.063 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.259     ; 3.746      ;
; 2496.087 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.337     ; 3.644      ;
; 2496.107 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.273     ; 3.688      ;
; 2496.119 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.410     ; 3.539      ;
; 2496.149 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.254     ; 3.665      ;
; 2496.150 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.068     ; 3.850      ;
; 2496.171 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.328     ; 3.569      ;
; 2496.201 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.797     ; 3.023      ;
; 2496.207 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.247     ; 3.614      ;
; 2496.211 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.266     ; 3.591      ;
; 2496.228 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.254     ; 3.586      ;
; 2496.263 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.337     ; 3.468      ;
; 2496.271 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.328     ; 3.469      ;
; 2496.282 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.241      ; 3.980      ;
; 2496.283 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.241      ; 3.979      ;
; 2496.283 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.247     ; 3.538      ;
; 2496.289 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.245     ; 3.534      ;
; 2496.295 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.328     ; 3.445      ;
; 2496.301 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.410     ; 3.357      ;
; 2496.303 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.241      ; 3.959      ;
; 2496.303 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.091     ; 3.627      ;
; 2496.303 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.091     ; 3.627      ;
; 2496.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.285     ; 3.479      ;
; 2496.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.091     ; 3.625      ;
; 2496.308 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.152     ; 3.476      ;
; 2496.308 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.152     ; 3.476      ;
; 2496.308 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.152     ; 3.476      ;
; 2496.308 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.152     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.315 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.318 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.476      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.751 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 2.417      ;
; 0.806 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.838     ; 2.347      ;
; 0.896 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.825     ; 2.270      ;
; 0.920 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 2.248      ;
; 0.956 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.792      ;
; 0.966 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.782      ;
; 0.979 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.769      ;
; 0.986 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.008     ; 1.748      ;
; 0.988 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.760      ;
; 0.991 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.757      ;
; 0.991 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.167      ;
; 0.992 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.400     ; 2.599      ;
; 0.993 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.755      ;
; 0.994 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.830     ; 2.167      ;
; 0.997 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.400     ; 2.594      ;
; 1.018 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.987     ; 1.737      ;
; 1.039 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.414     ; 2.538      ;
; 1.041 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.122      ;
; 1.045 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.118      ;
; 1.064 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.099      ;
; 1.065 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.098      ;
; 1.069 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.089      ;
; 1.072 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.885     ; 1.785      ;
; 1.089 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.069      ;
; 1.091 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.067      ;
; 1.092 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.400     ; 2.499      ;
; 1.096 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.067      ;
; 1.097 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.066      ;
; 1.098 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.060      ;
; 1.098 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.060      ;
; 1.099 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.896     ; 1.747      ;
; 1.118 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.040      ;
; 1.120 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.043      ;
; 1.122 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.036      ;
; 1.129 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.988     ; 1.625      ;
; 1.130 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.028      ;
; 1.135 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.023      ;
; 1.137 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.021      ;
; 1.139 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.019      ;
; 1.155 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 2.003      ;
; 1.163 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.838     ; 1.990      ;
; 1.164 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.584     ; 1.994      ;
; 1.196 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.830     ; 1.965      ;
; 1.210 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.830     ; 1.951      ;
; 1.213 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.955      ;
; 1.252 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.008     ; 1.482      ;
; 1.259 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.824     ; 1.908      ;
; 1.269 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.704     ; 2.018      ;
; 1.281 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.838     ; 1.872      ;
; 1.282 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.453      ;
; 1.283 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.826     ; 1.882      ;
; 1.285 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.801     ; 1.905      ;
; 1.290 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.801     ; 1.900      ;
; 1.293 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.875      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.395     ; 2.298      ;
; 1.305 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.818     ; 1.868      ;
; 1.309 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.439      ;
; 1.309 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.818     ; 1.864      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.858      ;
; 1.319 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.987     ; 1.436      ;
; 1.326 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.994     ; 1.422      ;
; 1.326 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.395     ; 2.270      ;
; 1.330 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.987     ; 1.425      ;
; 1.335 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.740     ; 1.916      ;
; 1.338 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.740     ; 1.913      ;
; 1.348 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.815      ;
; 1.349 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.414     ; 2.228      ;
; 1.349 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.819      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.383      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.816      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.377      ;
; 1.359 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.896     ; 1.487      ;
; 1.365 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.803      ;
; 1.384 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.414     ; 2.193      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.347      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.332      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.974     ; 1.359      ;
; 1.411 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.752      ;
; 1.413 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.322      ;
; 1.415 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.988     ; 1.339      ;
; 1.427 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.736      ;
; 1.429 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.885     ; 1.428      ;
; 1.432 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.974     ; 1.336      ;
; 1.467 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.696      ;
; 1.473 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.690      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.688      ;
; 1.478 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.896     ; 1.368      ;
; 1.480 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.736     ; 1.775      ;
; 1.485 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.348      ;
; 1.503 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.660      ;
; 1.509 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.402     ; 2.080      ;
; 1.513 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.650      ;
; 1.515 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.648      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.838     ; 1.618      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.838     ; 1.581      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.402     ; 2.005      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.138      ;
; 1.614 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.007     ; 1.121      ;
; 1.649 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.519      ;
; 1.651 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.398     ; 1.942      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.796 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 3.167      ;
; 0.831 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.242      ; 3.153      ;
; 0.900 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.161      ; 3.003      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.165      ; 2.989      ;
; 0.924 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 3.039      ;
; 0.950 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 3.012      ;
; 0.971 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 2.992      ;
; 0.983 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.326      ; 3.085      ;
; 0.993 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 2.972      ;
; 1.051 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 2.909      ;
; 1.059 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 2.897      ;
; 1.066 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 2.899      ;
; 1.068 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.915      ;
; 1.078 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.242      ; 2.906      ;
; 1.080 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 2.886      ;
; 1.084 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 2.878      ;
; 1.104 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 2.861      ;
; 1.117 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.866      ;
; 1.135 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.848      ;
; 1.160 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 2.806      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.326      ; 2.906      ;
; 1.179 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 2.781      ;
; 1.189 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 2.767      ;
; 1.200 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.217      ; 2.759      ;
; 1.211 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 2.749      ;
; 1.228 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 2.734      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.332      ; 2.827      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.728      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 2.707      ;
; 1.257 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 2.709      ;
; 1.262 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.161      ; 2.641      ;
; 1.275 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 2.688      ;
; 1.280 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 2.683      ;
; 1.286 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.333      ; 2.789      ;
; 1.313 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.242      ; 2.671      ;
; 1.358 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.169      ; 2.553      ;
; 1.364 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.242      ; 2.620      ;
; 1.366 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 2.596      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.425      ; 3.038      ;
; 1.383 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.217      ; 2.576      ;
; 1.395 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.242      ; 2.589      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.161      ; 2.500      ;
; 1.415 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.568      ;
; 1.422 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 2.541      ;
; 1.428 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 2.528      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.552      ;
; 1.446 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 2.516      ;
; 1.451 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.242      ; 2.533      ;
; 1.457 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.330      ; 2.615      ;
; 1.476 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.165      ; 2.431      ;
; 1.480 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 2.478      ;
; 1.528 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 2.436      ;
; 1.560 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 2.643      ;
; 1.566 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 2.637      ;
; 1.573 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 2.390      ;
; 1.617 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.326      ; 2.451      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.165      ; 2.289      ;
; 1.620 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.330      ; 2.452      ;
; 1.651 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 2.316      ;
; 1.664 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 2.534      ;
; 1.678 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.330      ; 2.394      ;
; 1.704 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 2.494      ;
; 1.704 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.408      ; 2.695      ;
; 1.706 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 2.257      ;
; 1.728 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 2.236      ;
; 1.735 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.230      ; 2.237      ;
; 1.749 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.239      ; 2.232      ;
; 1.754 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 2.212      ;
; 1.777 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.217      ; 2.182      ;
; 1.781 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.221      ; 2.182      ;
; 1.784 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 2.180      ;
; 1.791 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.235      ; 2.186      ;
; 1.815 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 2.164      ;
; 1.823 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.251      ; 2.170      ;
; 1.828 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 2.139      ;
; 1.845 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.202      ; 2.348      ;
; 1.856 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.425      ; 2.560      ;
; 1.890 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.219      ; 2.071      ;
; 1.901 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.243      ; 2.084      ;
; 1.907 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 2.072      ;
; 1.914 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 2.065      ;
; 1.926 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 2.041      ;
; 1.927 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.230      ; 2.045      ;
; 1.934 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.171      ; 1.979      ;
; 1.934 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.233      ; 2.041      ;
; 1.935 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.251      ; 2.058      ;
; 1.940 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.251      ; 2.053      ;
; 1.952 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.424      ; 2.463      ;
; 1.965 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.233      ; 2.010      ;
; 1.996 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.219      ; 1.965      ;
; 2.000 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.243      ; 1.985      ;
; 2.003 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.219      ; 1.958      ;
; 2.007 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 2.071      ;
; 2.007 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.424      ; 2.408      ;
; 2.008 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.424      ; 2.407      ;
; 2.009 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.960      ;
; 2.011 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.702      ; 2.433      ;
; 2.026 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 2.052      ;
; 2.037 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.026      ; 1.731      ;
; 2.039 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.930      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.883 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.310      ; 6.684      ;
; 1.884 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.310      ; 6.684      ;
; 1.908 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.266      ; 6.630      ;
; 2.026 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.309      ; 6.547      ;
; 2.126 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.307      ; 6.631      ;
; 2.128 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.300      ; 6.428      ;
; 2.228 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.262      ; 6.290      ;
; 2.280 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.300      ; 6.469      ;
; 2.290 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.301      ; 6.461      ;
; 2.349 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.277      ; 6.194      ;
; 2.385 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.299      ; 6.365      ;
; 2.653 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.307      ; 6.103      ;
; 2.829 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.277      ; 5.899      ;
; 6.693 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.266      ; 6.845      ;
; 6.913 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.300      ; 6.643      ;
; 7.067 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.300      ; 6.682      ;
; 7.075 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.301      ; 6.676      ;
; 7.077 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.299      ; 6.673      ;
; 7.268 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.423      ; 6.419      ;
; 7.321 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.424      ; 6.360      ;
; 7.327 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.424      ; 6.355      ;
; 7.761 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.421      ; 6.110      ;
; 6.969 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.262      ; 6.549      ;
; 7.786 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.277      ; 5.942      ;
; 7.805 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.307      ; 5.951      ;
; 7.892 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.391      ; 5.765      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.553 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.620     ;
; 2.583 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.621     ;
; 2.598 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.575     ;
; 2.628 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.576     ;
; 2.651 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.522     ;
; 2.681 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.523     ;
; 2.693 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.480     ;
; 2.723 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.481     ;
; 2.742 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.431     ;
; 2.772 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.432     ;
; 2.820 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.338     ; 3.373      ;
; 2.875 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.298     ;
; 2.876 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.328     ;
; 2.887 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.286     ;
; 2.902 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.271     ;
; 2.905 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.299     ;
; 2.936 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.237     ;
; 2.947 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.226     ;
; 2.958 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.114      ; 10.197     ;
; 2.964 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.240     ;
; 2.966 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.238     ;
; 2.975 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.198     ;
; 3.000 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.173     ;
; 3.003 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.114      ; 10.152     ;
; 3.004 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.200     ;
; 3.009 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.195     ;
; 3.015 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.158     ;
; 3.016 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.188     ;
; 3.016 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.157     ;
; 3.018 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.155     ;
; 3.027 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.146     ;
; 3.030 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.124      ; 3.625      ;
; 3.042 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.131     ;
; 3.046 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.249     ;
; 3.054 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.150     ;
; 3.056 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.114      ; 10.099     ;
; 3.083 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.121     ;
; 3.090 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.685      ; 3.616      ;
; 3.091 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.082     ;
; 3.091 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.204     ;
; 3.095 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 10.174     ;
; 3.098 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.114      ; 10.057     ;
; 3.104 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.069     ;
; 3.106 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.067     ;
; 3.106 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.132     ;
; 3.107 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.097     ;
; 3.115 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.123     ;
; 3.121 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.083     ;
; 3.132 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.041     ;
; 3.133 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.071     ;
; 3.134 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.161     ;
; 3.136 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 10.133     ;
; 3.143 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.095     ;
; 3.144 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.029     ;
; 3.144 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.151     ;
; 3.145 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 10.124     ;
; 3.146 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.027     ;
; 3.147 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.091     ;
; 3.147 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.114      ; 10.008     ;
; 3.149 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.055     ;
; 3.156 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.082     ;
; 3.156 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.017     ;
; 3.158 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 10.015     ;
; 3.171 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.033     ;
; 3.178 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.026     ;
; 3.184 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.054     ;
; 3.186 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 10.083     ;
; 3.186 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.109     ;
; 3.198 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 10.071     ;
; 3.198 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.006     ;
; 3.198 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 10.006     ;
; 3.204 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.969      ;
; 3.209 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.029     ;
; 3.209 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.964      ;
; 3.211 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.993      ;
; 3.218 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 10.020     ;
; 3.222 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.073     ;
; 3.222 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.982      ;
; 3.223 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.981      ;
; 3.224 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.949      ;
; 3.231 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.973      ;
; 3.235 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.060     ;
; 3.246 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 9.992      ;
; 3.248 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 10.021     ;
; 3.261 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.912      ;
; 3.262 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.033     ;
; 3.263 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.910      ;
; 3.267 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.937      ;
; 3.273 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.931      ;
; 3.274 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.021     ;
; 3.279 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.254      ; 10.016     ;
; 3.280 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.114      ; 9.875      ;
; 3.285 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.888      ;
; 3.292 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.881      ;
; 3.295 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.875      ; 3.601      ;
; 3.299 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.905      ;
; 3.302 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 9.967      ;
; 3.310 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.132      ; 9.863      ;
; 3.313 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.197      ; 9.925      ;
; 3.320 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.163      ; 9.884      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 3.428 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.831     ; 9.321      ;
; 5.059 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.445     ; 7.076      ;
; 5.183 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.677     ; 7.720      ;
; 5.409 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.899     ; 7.272      ;
; 5.449 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.859     ; 7.272      ;
; 5.808 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.445     ; 6.327      ;
; 5.944 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.365     ; 7.271      ;
; 6.085 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.212     ; 6.283      ;
; 8.401 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.859     ; 4.320      ;
; 8.401 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.859     ; 4.320      ;
; 8.878 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.379     ; 4.323      ;
; 8.881 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.379     ; 4.320      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.913 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.424      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 5.358      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.357 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.664     ; 4.980      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.439 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.483      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.440 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.482      ;
; 94.468 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.154     ; 5.379      ;
; 94.468 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.154     ; 5.379      ;
; 94.468 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.154     ; 5.379      ;
; 94.534 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.154     ; 5.313      ;
; 94.534 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.154     ; 5.313      ;
; 94.534 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.154     ; 5.313      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.626 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.296      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.261      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
; 94.722 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.201      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.264     ; 4.074      ;
; 2495.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.911      ;
; 2495.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.907      ;
; 2495.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.264     ; 3.903      ;
; 2495.979 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.740      ;
; 2495.983 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.736      ;
; 2496.121 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.837      ;
; 2496.163 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.795      ;
; 2496.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 3.797      ;
; 2496.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.499      ;
; 2496.240 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 3.755      ;
; 2496.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.470      ;
; 2496.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.411      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.338 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.082     ; 3.601      ;
; 2496.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.148      ; 3.850      ;
; 2496.391 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.328      ;
; 2496.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.148      ; 3.808      ;
; 2496.419 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.205     ; 3.444      ;
; 2496.420 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.299      ;
; 2496.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.497      ;
; 2496.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.205     ; 3.402      ;
; 2496.463 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.438      ;
; 2496.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.434      ;
; 2496.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.090     ; 3.504      ;
; 2496.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 3.240      ;
; 2496.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.455      ;
; 2496.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.090     ; 3.462      ;
; 2496.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.387     ; 2.920      ;
; 2496.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.055      ; 3.203      ;
; 2496.875 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.026      ;
; 2496.904 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 2.997      ;
; 2496.908 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.255     ; 2.905      ;
; 2496.935 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.338     ; 2.748      ;
; 2496.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 3.058      ;
; 2496.963 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 2.938      ;
; 2497.047 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.272     ; 2.749      ;
; 2497.077 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.338     ; 2.606      ;
; 2497.092 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.082     ; 2.847      ;
; 2497.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.916     ; 1.922      ;
; 2497.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 2.684      ;
; 2497.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 2.680      ;
; 2497.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.082     ; 2.660      ;
; 2497.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.437     ; 2.261      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.205     ; 2.476      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 2.332      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 2.332      ;
; 2497.397 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 2.373      ;
; 2497.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 2.497      ;
; 2497.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.292     ; 2.369      ;
; 2497.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 2.493      ;
; 2497.419 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.302     ; 2.300      ;
; 2497.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 2.477      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2598.782 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 5.149      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2599.386 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.542      ;
; 2601.464 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 2.467      ;
; 2601.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 2.433      ;
; 2601.818 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.236     ; 2.113      ;
; 5202.297 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.959      ;
; 5202.377 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.879      ;
; 5202.430 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.826      ;
; 5202.465 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.789      ;
; 5202.465 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.789      ;
; 5202.465 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.789      ;
; 5202.465 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.789      ;
; 5202.574 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.682      ;
; 5202.590 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.664      ;
; 5202.590 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.664      ;
; 5202.590 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.664      ;
; 5202.590 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.664      ;
; 5202.651 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.603      ;
; 5202.651 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.603      ;
; 5202.651 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.603      ;
; 5202.651 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.603      ;
; 5202.654 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.602      ;
; 5202.674 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.581      ;
; 5202.674 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.581      ;
; 5202.674 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.581      ;
; 5202.674 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.581      ;
; 5202.674 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.581      ;
; 5202.674 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.581      ;
; 5202.707 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.549      ;
; 5202.743 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.511      ;
; 5202.743 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.511      ;
; 5202.743 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.511      ;
; 5202.743 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.511      ;
; 5202.801 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.453      ;
; 5202.801 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.453      ;
; 5202.801 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.453      ;
; 5202.801 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.453      ;
; 5202.840 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.416      ;
; 5202.861 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.394      ;
; 5202.861 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.394      ;
; 5202.861 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.394      ;
; 5202.861 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.394      ;
; 5202.861 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.394      ;
; 5202.861 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.394      ;
; 5202.920 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.336      ;
; 5202.922 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.333      ;
; 5202.922 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.333      ;
; 5202.922 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.333      ;
; 5202.922 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.333      ;
; 5202.922 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.333      ;
; 5202.922 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.333      ;
; 5202.973 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.283      ;
; 5203.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.241      ;
; 5203.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.241      ;
; 5203.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.241      ;
; 5203.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.241      ;
; 5203.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.241      ;
; 5203.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.241      ;
; 5203.033 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.223      ;
; 5203.038 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.218      ;
; 5203.041 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.213      ;
; 5203.041 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.213      ;
; 5203.041 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.213      ;
; 5203.041 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.213      ;
; 5203.063 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.193      ;
; 5203.064 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.192      ;
; 5203.072 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.183      ;
; 5203.072 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.183      ;
; 5203.072 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.183      ;
; 5203.072 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.183      ;
; 5203.072 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.183      ;
; 5203.072 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.183      ;
; 5203.075 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.179      ;
; 5203.075 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.179      ;
; 5203.075 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.179      ;
; 5203.075 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.179      ;
; 5203.079 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.175      ;
; 5203.079 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.175      ;
; 5203.079 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.175      ;
; 5203.079 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.175      ;
; 5203.110 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.146      ;
; 5203.118 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.138      ;
; 5203.120 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.136      ;
; 5203.171 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.085      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.442 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.812      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.600 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.650      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.553      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.704 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.546      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.750 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.755 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.504      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.913 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.342      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.953 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.297      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33325.986 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.084     ; 7.264      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.014 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.245      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.017 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.238      ;
; 33326.063 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 7.196      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.472      ; 0.989      ;
; 0.385 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.400      ; 0.997      ;
; 0.386 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.400      ; 0.998      ;
; 0.416 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.400      ; 1.028      ;
; 0.428 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[3]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[3]                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.171      ; 0.811      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.836      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.502      ; 1.210      ;
; 0.463 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.502      ; 1.219      ;
; 0.463 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[4]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.481      ; 1.198      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.502      ; 1.233      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.483 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.489 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.481      ; 1.224      ;
; 0.492 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.472      ; 1.176      ;
; 0.492 ; transmitter:transmitter_inst|counter[0]                                                                                                ; transmitter:transmitter_inst|counter[0]                                                                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.758      ;
; 0.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[4]                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.810      ;
; 0.503 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.472      ; 1.187      ;
; 0.509 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][0]                                                                                 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.776      ;
; 0.510 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                                  ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.777      ;
; 0.514 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.445      ; 1.213      ;
; 0.519 ; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.406      ; 1.179      ;
; 0.519 ; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[4]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.406      ; 1.179      ;
; 0.523 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; transmitter:transmitter_inst|out_data[1]                                                                                               ; DACDp[1]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; transmitter:transmitter_inst|out_data[9]                                                                                               ; DACDp[9]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[0] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[0]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[1]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[1]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[2] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3]                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[8]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[8]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[2]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[0]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[0] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[0]                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[2] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[2]                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.435 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.099      ; 0.746      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.504 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.795      ;
; 0.520 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.811      ;
; 0.560 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.665      ; 1.437      ;
; 0.569 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.665      ; 1.446      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.980      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.983      ;
; 0.700 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.665      ; 1.577      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.767 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.784 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.075      ;
; 0.785 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.076      ;
; 0.829 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.055      ; 1.096      ;
; 0.831 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.122      ;
; 0.884 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.099      ; 1.195      ;
; 0.910 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.201      ;
; 0.935 ; reset_handler:reset_handler_inst|reset             ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.691      ; 1.838      ;
; 0.949 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.240      ;
; 0.949 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.240      ;
; 1.016 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.101      ; 1.329      ;
; 1.063 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.665      ; 1.940      ;
; 1.068 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.359      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.097 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 1.383      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.439 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 0.819      ;
; 0.440 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 0.820      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.802      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.802      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.803      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.804      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.805      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.821      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.082      ; 0.794      ;
; 0.508 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.778      ;
; 0.509 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.082      ; 0.803      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.801      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 0.000        ; 3.399      ; 4.179      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.819      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.819      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.819      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.819      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.821      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.821      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.823      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 1.002      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.933      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.933      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.936      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_slave:spi_slave_rx_inst|treg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.937      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.484      ; 1.362      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.937      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.936      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.937      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.937      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.937      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.937      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.938      ;
; 0.677 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.998      ;
; 0.677 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.998      ;
; 0.680 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.998      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 1.001      ;
; 0.700 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 1.018      ;
; 0.706 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.082      ; 1.000      ;
; 0.707 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.401      ; 1.320      ;
; 0.708 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.082      ; 1.002      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.657 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.948      ;
; 0.665 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.956      ;
; 0.713 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.005      ;
; 0.722 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.014      ;
; 0.742 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.033      ;
; 0.753 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.044      ;
; 0.754 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.045      ;
; 0.754 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.045      ;
; 0.755 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.046      ;
; 0.755 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.046      ;
; 0.758 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.049      ;
; 0.761 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.052      ;
; 0.763 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.768 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.770 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.061      ;
; 0.771 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.775 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.790 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.081      ;
; 0.791 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.083      ;
; 0.896 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.187      ;
; 1.046 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.337      ;
; 1.107 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.398      ;
; 1.108 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.400      ;
; 1.115 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.406      ;
; 1.116 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.407      ;
; 1.116 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.415      ;
; 1.125 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.416      ;
; 1.125 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.421      ;
; 1.130 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.417      ;
; 1.135 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.137 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.428      ;
; 1.139 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.426      ;
; 1.147 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.438      ;
; 1.170 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.461      ;
; 1.184 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.476      ;
; 1.239 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.530      ;
; 1.240 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.531      ;
; 1.242 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.529      ;
; 1.248 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.539      ;
; 1.248 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.251 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.538      ;
; 1.254 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.545      ;
; 1.256 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.547      ;
; 1.256 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.259 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.546      ;
; 1.259 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.551      ;
; 1.264 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.555      ;
; 1.265 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.556      ;
; 1.265 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.555      ;
; 1.268 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.559      ;
; 1.268 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.559      ;
; 1.270 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.557      ;
; 1.275 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.568      ;
; 1.279 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.566      ;
; 1.344 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.635      ;
; 1.377 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.668      ;
; 1.380 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.671      ;
; 1.382 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.669      ;
; 1.383 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.670      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.495 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.785      ;
; 0.500 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.791      ;
; 0.559 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.850      ;
; 0.738 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.029      ;
; 0.745 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.748 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.749 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.751 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.041      ;
; 0.758 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.758 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.760 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.761 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.764 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.056      ;
; 0.767 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.772 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.774 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.064      ;
; 0.783 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.833 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.124      ;
; 0.836 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.127      ;
; 0.896 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.187      ;
; 0.946 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.661      ;
; 0.950 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.950 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.240      ;
; 0.965 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.698      ;
; 0.979 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.712      ;
; 0.988 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.721      ;
; 1.014 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.748      ;
; 1.025 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.758      ;
; 1.026 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.760      ;
; 1.045 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.336      ;
; 1.045 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.778      ;
; 1.057 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.791      ;
; 1.080 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.813      ;
; 1.083 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.798      ;
; 1.098 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.814      ;
; 1.099 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.391      ;
; 1.101 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.391      ;
; 1.101 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.391      ;
; 1.102 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.392      ;
; 1.103 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.103 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.104 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.394      ;
; 1.105 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.396      ;
; 1.107 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.398      ;
; 1.109 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.399      ;
; 1.109 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.400      ;
; 1.110 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.400      ;
; 1.111 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.827      ;
; 1.112 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.402      ;
; 1.112 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.402      ;
; 1.116 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.407      ;
; 1.117 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.408      ;
; 1.118 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 0.830      ;
; 0.519 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 0.803      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 0.811      ;
; 0.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 0.816      ;
; 0.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 0.825      ;
; 0.543 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 0.827      ;
; 0.558 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.827      ;
; 0.574 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.843      ;
; 0.594 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.344      ; 1.192      ;
; 0.595 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 0.932      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 0.925      ;
; 0.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.919      ;
; 0.657 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 0.994      ;
; 0.673 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.010      ;
; 0.680 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.950      ;
; 0.688 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.025      ;
; 0.705 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.981      ;
; 0.714 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 0.998      ;
; 0.717 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 1.001      ;
; 0.719 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.237      ; 1.210      ;
; 0.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.237      ; 1.217      ;
; 0.730 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.549      ; 1.533      ;
; 0.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.069      ;
; 0.733 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.070      ;
; 0.734 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 1.018      ;
; 0.753 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.023      ;
; 0.759 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 1.043      ;
; 0.767 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.033      ;
; 0.768 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.035      ;
; 0.769 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.038      ;
; 0.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.036      ;
; 0.770 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.039      ;
; 0.776 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 1.060      ;
; 0.777 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.216      ; 1.247      ;
; 0.782 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 1.066      ;
; 0.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.064      ;
; 0.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 1.022      ;
; 0.802 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.067      ;
; 0.812 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.077      ;
; 0.816 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.085      ;
; 0.817 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.086      ;
; 0.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.085      ;
; 0.822 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.087      ;
; 0.823 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.153      ; 1.230      ;
; 0.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.089      ;
; 0.827 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.216      ; 1.297      ;
; 0.839 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.216      ; 1.309      ;
; 0.846 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.115      ;
; 0.848 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.117      ;
; 0.856 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.122      ; 1.190      ;
; 0.862 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.129      ;
; 0.865 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 1.298      ;
; 0.871 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.140      ;
; 0.872 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.153      ; 1.279      ;
; 0.877 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 1.310      ;
; 0.879 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 1.258      ;
; 0.884 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.234      ; 1.330      ;
; 0.886 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.223      ;
; 0.886 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.234      ; 1.332      ;
; 0.887 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.156      ;
; 0.896 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.290     ; 0.818      ;
; 0.900 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.554      ;
; 0.918 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 1.140      ;
; 0.927 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.581      ;
; 0.929 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.261      ;
; 0.934 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.387      ; 1.533      ;
; 0.936 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.205      ;
; 0.942 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.208      ; 1.362      ;
; 0.948 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.217      ;
; 0.951 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.605      ;
; 0.961 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 1.226      ;
; 0.969 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 1.234      ;
; 0.974 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.243      ;
; 0.986 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 1.251      ;
; 0.988 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.258      ;
; 1.001 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.655      ;
; 1.013 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 1.278      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.803      ;
; 0.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.918      ;
; 0.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.950      ;
; 0.704 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.971      ;
; 0.756 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.025      ;
; 0.767 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.034      ;
; 0.810 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.005     ; 1.017      ;
; 0.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.084      ;
; 0.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.084      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.086      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.086      ;
; 0.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.103      ;
; 0.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.005     ; 1.047      ;
; 0.923 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.235      ;
; 0.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.443      ;
; 0.934 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 1.256      ;
; 0.935 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 1.257      ;
; 0.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.213      ;
; 0.947 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.216      ;
; 0.948 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.260      ;
; 0.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.256      ;
; 0.956 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.268      ;
; 0.959 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.271      ;
; 0.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 1.644      ;
; 0.984 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.498      ;
; 1.011 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 1.691      ;
; 1.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.005     ; 1.228      ;
; 1.027 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.131      ; 1.370      ;
; 1.033 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.345      ;
; 1.064 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.251      ; 1.569      ;
; 1.075 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.344      ;
; 1.096 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.365      ;
; 1.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.368      ;
; 1.107 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.621      ;
; 1.140 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.654      ;
; 1.157 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.147      ; 1.558      ;
; 1.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 1.841      ;
; 1.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.131      ; 1.513      ;
; 1.173 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.577      ;
; 1.177 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 1.627      ;
; 1.180 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.178      ; 1.612      ;
; 1.182 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.696      ;
; 1.182 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.178      ; 1.614      ;
; 1.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.178      ; 1.625      ;
; 1.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.601      ;
; 1.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.601      ;
; 1.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.157      ; 1.612      ;
; 1.202 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.178      ; 1.634      ;
; 1.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.472      ;
; 1.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.178      ; 1.635      ;
; 1.207 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 1.887      ;
; 1.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 1.658      ;
; 1.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 1.659      ;
; 1.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.613      ;
; 1.227 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.178      ; 1.659      ;
; 1.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.157      ; 1.648      ;
; 1.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 1.933      ;
; 1.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.157      ; 1.664      ;
; 1.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.531      ;
; 1.266 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.055     ; 1.423      ;
; 1.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.675      ;
; 1.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.546      ;
; 1.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.587      ;
; 1.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.590      ;
; 1.398 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.131      ; 1.741      ;
; 1.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 2.108      ;
; 1.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.952      ;
; 1.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.264      ; 1.946      ;
; 1.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.995      ;
; 1.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.755      ;
; 1.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.755      ;
; 1.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 2.001      ;
; 1.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.903      ;
; 1.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.186      ; 1.962      ;
; 1.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 2.228      ;
; 1.563 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.967      ;
; 1.569 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 2.019      ;
; 1.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.839      ;
; 1.582 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.140      ; 1.976      ;
; 1.588 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.178      ; 2.020      ;
; 1.589 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.168      ; 2.011      ;
; 1.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.055     ; 1.755      ;
; 1.603 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.872      ;
; 1.607 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.157      ; 2.018      ;
; 1.626 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.895      ;
; 1.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.055     ; 1.818      ;
; 1.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.976      ;
; 1.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 2.199      ;
; 1.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.966      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.778 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.425      ; 5.464      ;
; 0.783 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.410      ; 5.454      ;
; 0.861 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.571      ; 5.693      ;
; 0.886 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.540      ; 5.687      ;
; 1.023 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.457      ; 5.741      ;
; 1.131 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.460      ; 5.852      ;
; 1.146 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.460      ; 5.867      ;
; 1.307 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.562      ; 6.130      ;
; 1.332 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.563      ; 6.156      ;
; 1.373 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.459      ; 6.093      ;
; 1.379 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.564      ; 6.204      ;
; 1.391 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.563      ; 6.215      ;
; 1.623 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.528      ; 6.412      ;
; 5.824 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.540      ; 5.645      ;
; 5.984 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.563      ; 5.828      ;
; 5.995 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.571      ; 5.847      ;
; 6.021 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.562      ; 5.864      ;
; 6.032 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.564      ; 5.877      ;
; 6.044 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.563      ; 5.888      ;
; 6.052 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.539      ; 5.872      ;
; 5.936 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.524      ; 5.741      ;
; 6.267 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.574      ; 6.122      ;
; 6.276 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.528      ; 6.085      ;
; 6.278 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.574      ; 6.133      ;
; 6.354 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.573      ; 6.208      ;
; 6.396 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.571      ; 6.248      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.964 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.620      ; 1.393      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.052      ; 1.857      ;
; 0.997 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.541      ; 1.347      ;
; 1.022 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.541      ; 1.372      ;
; 1.031 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.052      ; 1.892      ;
; 1.061 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.699      ; 1.569      ;
; 1.082 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.054      ; 1.945      ;
; 1.087 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.699      ; 1.595      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.062      ; 1.959      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.699      ; 1.596      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.752      ; 2.114      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.752      ; 2.114      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.056      ; 1.985      ;
; 1.137 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.701      ; 1.647      ;
; 1.139 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.047      ; 1.995      ;
; 1.144 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 1.565      ;
; 1.167 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.620      ; 1.596      ;
; 1.167 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.600      ; 1.576      ;
; 1.169 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.062      ; 2.040      ;
; 1.171 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.605      ; 1.585      ;
; 1.173 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.600      ; 1.582      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.585      ; 1.570      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.707      ; 1.693      ;
; 1.181 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.594      ; 1.584      ;
; 1.182 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.692      ; 1.683      ;
; 1.194 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.053      ; 2.056      ;
; 1.195 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 1.616      ;
; 1.196 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.585      ; 1.590      ;
; 1.198 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 1.604      ;
; 1.209 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.620      ; 1.638      ;
; 1.210 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.600      ; 1.619      ;
; 1.213 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.614      ; 1.636      ;
; 1.222 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.594      ; 1.625      ;
; 1.224 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.585      ; 1.618      ;
; 1.240 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.050      ; 2.099      ;
; 1.248 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.605      ; 1.662      ;
; 1.250 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.605      ; 1.664      ;
; 1.262 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.585      ; 1.656      ;
; 1.276 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.045      ; 2.130      ;
; 1.293 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.603      ; 1.705      ;
; 1.297 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.047      ; 2.153      ;
; 1.319 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.543      ; 1.671      ;
; 1.327 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.543      ; 1.679      ;
; 1.329 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.753      ; 2.324      ;
; 1.340 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.053      ; 2.202      ;
; 1.353 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.752      ; 2.347      ;
; 1.354 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.567      ;
; 1.354 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.600      ; 1.763      ;
; 1.358 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.571      ;
; 1.368 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.585      ; 1.762      ;
; 1.372 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.701      ; 1.882      ;
; 1.375 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.588      ;
; 1.381 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 1.802      ;
; 1.391 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.604      ;
; 1.398 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.701      ; 1.908      ;
; 1.402 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 2.183      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.800      ;
; 1.440 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 1.846      ;
; 1.457 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.600      ; 1.866      ;
; 1.469 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 1.875      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.620      ; 1.902      ;
; 1.474 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.871      ;
; 1.476 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.605      ; 1.890      ;
; 1.477 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.603      ; 1.889      ;
; 1.479 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.620      ; 1.908      ;
; 1.479 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.595      ; 1.883      ;
; 1.484 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 1.905      ;
; 1.487 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.603      ; 1.899      ;
; 1.513 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.605      ; 1.927      ;
; 1.518 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.543      ; 1.870      ;
; 1.525 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.922      ;
; 1.560 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.595      ; 1.964      ;
; 1.560 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.544      ; 2.346      ;
; 1.564 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.737      ; 2.543      ;
; 1.572 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.620      ; 2.001      ;
; 1.603 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.605      ; 2.017      ;
; 1.607 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.592      ; 2.008      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.544      ; 2.400      ;
; 1.638 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.549      ; 2.429      ;
; 1.638 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.594      ; 2.041      ;
; 1.641 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.600      ; 2.050      ;
; 1.649 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.695      ; 2.153      ;
; 1.651 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.592      ; 2.052      ;
; 1.669 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.591      ; 2.069      ;
; 1.673 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.603      ; 2.085      ;
; 1.674 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 2.069      ;
; 1.679 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.549      ; 2.470      ;
; 1.696 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.695      ; 2.200      ;
; 1.700 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.690      ; 2.199      ;
; 1.710 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.608      ; 2.127      ;
; 1.752 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.591      ; 2.152      ;
; 1.766 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.753      ; 2.761      ;
; 1.793 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.595      ; 2.197      ;
; 1.803 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.592      ; 2.204      ;
; 1.834 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.537      ; 2.180      ;
; 1.839 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.585      ; 2.233      ;
; 1.845 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.591      ; 2.245      ;
; 1.866 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.537      ; 2.212      ;
; 1.882 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.695      ; 2.386      ;
; 1.947 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.583      ; 2.339      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.463 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.126     ; 1.579      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.444     ; 1.273      ;
; 1.532 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.549     ; 1.225      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.549     ; 1.277      ;
; 1.669 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.127     ; 1.784      ;
; 1.675 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.126     ; 1.791      ;
; 1.685 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.126     ; 1.801      ;
; 1.692 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.126     ; 1.808      ;
; 1.695 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.455     ; 1.482      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 1.440      ;
; 1.761 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 1.874      ;
; 1.813 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.450     ; 1.605      ;
; 1.827 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.582     ; 1.054      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.549     ; 1.522      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.549     ; 1.522      ;
; 1.833 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.643     ; 0.999      ;
; 1.833 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 1.946      ;
; 1.834 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.582     ; 1.061      ;
; 1.918 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.051      ;
; 1.931 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 2.032      ;
; 1.934 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.067      ;
; 1.967 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 1.675      ;
; 1.973 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 2.092      ;
; 1.976 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 1.684      ;
; 1.976 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 1.684      ;
; 1.977 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.522      ;
; 1.988 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 2.089      ;
; 1.989 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.534      ;
; 1.993 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.538      ;
; 1.996 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.455     ; 1.783      ;
; 1.999 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.543      ;
; 2.005 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 2.124      ;
; 2.009 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 1.717      ;
; 2.018 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.530     ; 1.730      ;
; 2.020 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.455     ; 1.807      ;
; 2.024 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.569      ;
; 2.029 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 1.737      ;
; 2.039 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.537     ; 1.744      ;
; 2.042 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.582     ; 1.269      ;
; 2.042 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.587      ;
; 2.045 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.568     ; 1.286      ;
; 2.047 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.530     ; 1.759      ;
; 2.053 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.549     ; 1.746      ;
; 2.053 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.598      ;
; 2.068 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.512     ; 1.798      ;
; 2.071 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.616      ;
; 2.077 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.535     ; 1.784      ;
; 2.078 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.419     ; 1.901      ;
; 2.079 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.512     ; 1.809      ;
; 2.079 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.643     ; 1.245      ;
; 2.110 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.658     ; 1.261      ;
; 2.111 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.557     ; 1.363      ;
; 2.112 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.245      ;
; 2.119 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.643     ; 1.285      ;
; 2.123 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.256      ;
; 2.136 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.264     ; 1.681      ;
; 2.142 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.275      ;
; 2.147 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.280      ;
; 2.148 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 1.856      ;
; 2.151 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.541     ; 1.852      ;
; 2.155 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.549     ; 1.848      ;
; 2.159 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.541     ; 1.860      ;
; 2.166 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.568     ; 1.407      ;
; 2.168 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.301      ;
; 2.198 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.657     ; 1.350      ;
; 2.200 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.657     ; 1.352      ;
; 2.206 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.662     ; 1.353      ;
; 2.213 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.127     ; 2.328      ;
; 2.218 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 2.319      ;
; 2.226 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.662     ; 1.373      ;
; 2.228 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.361      ;
; 2.261 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.676     ; 1.394      ;
; 2.292 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.127     ; 2.407      ;
; 2.298 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.839      ;
; 2.300 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.127     ; 2.415      ;
; 2.300 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.841      ;
; 2.305 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.845      ;
; 2.309 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.849      ;
; 2.322 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.541     ; 2.023      ;
; 2.324 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.865      ;
; 2.326 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.866      ;
; 2.328 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.872      ;
; 2.328 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.869      ;
; 2.343 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.657     ; 1.495      ;
; 2.345 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.886      ;
; 2.347 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.887      ;
; 2.352 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.896      ;
; 2.354 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.898      ;
; 2.355 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.568     ; 1.596      ;
; 2.360 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.901      ;
; 2.370 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.914      ;
; 2.372 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.912      ;
; 2.378 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.919      ;
; 2.381 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.921      ;
; 2.385 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.534     ; 2.093      ;
; 2.388 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.932      ;
; 2.389 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.933      ;
; 2.400 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.535     ; 2.107      ;
; 2.404 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.265     ; 1.948      ;
; 2.423 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.558     ; 1.674      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 12.610 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.246     ; 4.174      ;
; 12.614 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.246     ; 4.178      ;
; 13.072 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.708     ; 4.174      ;
; 13.073 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.708     ; 4.175      ;
; 15.076 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.046     ; 5.840      ;
; 15.197 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.233     ; 6.774      ;
; 15.533 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.271     ; 6.072      ;
; 15.677 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.708     ; 6.779      ;
; 15.715 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.746     ; 6.779      ;
; 16.032 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.533     ; 7.309      ;
; 16.099 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.271     ; 6.638      ;
; 17.761 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.681     ; 8.890      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.477 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.771      ;
; 0.477 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.771      ;
; 0.477 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.771      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.328      ; 3.769      ;
; 0.596 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.408      ; 3.803      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.629 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.415      ; 3.777      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.644 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.427      ; 3.774      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.649 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.429      ; 3.771      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.664 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.794      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.455      ; 3.777      ;
; 0.673 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.777      ;
; 0.673 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.777      ;
; 0.673 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.777      ;
; 0.673 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.777      ;
; 0.673 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.777      ;
; 0.673 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.777      ;
; 0.673 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.777      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.481      ; 3.792      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.481      ; 3.792      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.481      ; 3.792      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.481      ; 3.792      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.481      ; 3.792      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.481      ; 3.792      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.481      ; 3.792      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.796      ;
; 0.746 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.533      ; 3.778      ;
; 0.746 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.533      ; 3.778      ;
; 0.746 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.533      ; 3.778      ;
; 0.746 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.533      ; 3.778      ;
; 0.746 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.533      ; 3.778      ;
; 0.746 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.533      ; 3.778      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.124 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.785      ;
; 96.125 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.783      ;
; 96.125 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.783      ;
; 96.125 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.783      ;
; 96.131 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.785      ;
; 96.131 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.785      ;
; 96.131 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.785      ;
; 96.131 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.785      ;
; 96.594 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.376      ; 3.783      ;
; 96.594 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.376      ; 3.783      ;
; 96.634 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.418      ; 3.785      ;
; 96.634 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.418      ; 3.785      ;
; 96.634 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.418      ; 3.785      ;
; 96.650 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.432      ; 3.783      ;
; 96.656 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.438      ; 3.783      ;
; 96.656 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.438      ; 3.783      ;
; 96.656 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.438      ; 3.783      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.496      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.502      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.482      ;
; 2.124 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.503      ;
; 2.124 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.503      ;
; 2.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.496      ;
; 2.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.496      ;
; 2.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.496      ;
; 2.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.496      ;
; 2.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.496      ;
; 2.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.496      ;
; 2.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.124      ; 3.496      ;
; 2.137 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.483      ;
; 2.137 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.483      ;
; 2.137 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.483      ;
; 2.137 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.483      ;
; 2.145 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.115      ; 3.502      ;
; 2.145 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.115      ; 3.502      ;
; 2.145 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.115      ; 3.502      ;
; 2.145 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.115      ; 3.502      ;
; 2.145 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.115      ; 3.502      ;
; 2.145 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.115      ; 3.502      ;
; 2.145 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.115      ; 3.502      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.482      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.482      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.482      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.482      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.482      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.482      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.482      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.483      ;
; 2.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.497      ;
; 2.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.497      ;
; 2.215 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.483      ;
; 2.215 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.483      ;
; 2.215 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.483      ;
; 2.215 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.483      ;
; 2.215 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.483      ;
; 2.228 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.023      ; 3.493      ;
; 2.228 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.023      ; 3.493      ;
; 2.228 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.023      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.493      ;
; 2.255 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.498      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.499      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.499      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.499      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.499      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.499      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.499      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.499      ;
; 2.306 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.949      ; 3.497      ;
; 2.306 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.949      ; 3.497      ;
; 2.306 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.949      ; 3.497      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.623 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.668      ; 3.503      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.668      ; 3.503      ;
; 2.623 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.668      ; 3.503      ;
; 2.627 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.663      ; 3.502      ;
; 2.660 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.632      ; 3.504      ;
; 2.660 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.632      ; 3.504      ;
; 2.660 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.632      ; 3.504      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.588      ; 3.502      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.588      ; 3.502      ;
; 3.185 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.107      ; 3.504      ;
; 3.185 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.107      ; 3.504      ;
; 3.185 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.107      ; 3.504      ;
; 3.185 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.107      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.099      ; 3.503      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.099      ; 3.503      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.099      ; 3.503      ;
; 3.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.504      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 79
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.557
Worst Case Available Settling Time: 14.454 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 48.37 MHz  ; 48.37 MHz       ; spi_sck                                                     ;                                                   ;
; 97.23 MHz  ; 97.23 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 103.49 MHz ; 103.49 MHz      ; ad9866_clk                                                  ;                                                   ;
; 133.37 MHz ; 133.37 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 157.53 MHz ; 157.53 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 173.43 MHz ; 173.43 MHz      ; clk_10mhz                                                   ;                                                   ;
; 202.72 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 251.51 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; 0.209     ; 0.000         ;
; spi_sck                                                     ; 0.338     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.753     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.820     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.826     ; 0.000         ;
; ad9866_clk                                                  ; 2.848     ; 0.000         ;
; virt_ad9866_txclk                                           ; 4.935     ; 0.000         ;
; clk_10mhz                                                   ; 94.234    ; 0.000         ;
; spi_ce1                                                     ; 2496.024  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.024  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.835 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.233  ; 0.000         ;
; clk_10mhz                                                   ; 0.385  ; 0.000         ;
; spi_sck                                                     ; 0.392  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; spi_ce0                                                     ; 0.423  ; 0.000         ;
; spi_ce1                                                     ; 0.424  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.598  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.972  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.446  ; 0.000         ;
; virt_ad9866_txclk                                           ; 11.832 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.828  ; 0.000            ;
; clk_10mhz ; 96.445 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.687 ; 0.000            ;
; clk_10mhz ; 2.321 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.503     ; 0.000         ;
; ad9866_clk                                                  ; 5.715     ; 0.000         ;
; spi_sck                                                     ; 31.449    ; 0.000         ;
; clk_10mhz                                                   ; 49.467    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.282  ; 0.000         ;
; spi_ce0                                                     ; 1249.389  ; 0.000         ;
; spi_ce1                                                     ; 1249.397  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.448  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.435  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.935 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.209    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; -0.118     ; 1.702      ;
; 0.303    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.084      ; 1.810      ;
; 0.310    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; -0.124     ; 1.595      ;
; 0.322    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; -0.118     ; 1.589      ;
; 0.344    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.171      ; 1.856      ;
; 0.351    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.171      ; 1.849      ;
; 0.358    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; -0.118     ; 1.553      ;
; 0.411    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; -0.118     ; 1.500      ;
; 0.441    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; -0.081     ; 1.507      ;
; 0.526    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.013      ; 1.516      ;
; 0.533    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.013      ; 1.509      ;
; 0.547    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.013      ; 1.495      ;
; 0.669    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.187      ; 1.547      ;
; 0.682    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.115      ; 1.462      ;
; 0.693    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.115      ; 1.451      ;
; 0.905    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.115      ; 1.239      ;
; 0.999    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.189      ; 1.219      ;
; 1.002    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.189      ; 1.216      ;
; 1.015    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.171      ; 1.185      ;
; 1.028    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.187      ; 1.188      ;
; 1.038    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.187      ; 1.178      ;
; 1.048    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.181      ; 1.162      ;
; 1.061    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.189      ; 1.157      ;
; 1.070    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.189      ; 1.148      ;
; 1.752    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; -0.050     ; 2.227      ;
; 2.171    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; -0.081     ; 1.777      ;
; 2.306    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.193      ; 1.916      ;
; 2.315    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; -0.081     ; 1.633      ;
; 2.426    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; -0.081     ; 1.522      ;
; 2.964    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.193      ; 1.258      ;
; 2.978    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.193      ; 1.244      ;
; 2.997    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.193      ; 1.225      ;
; 2495.067 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.349     ; 4.643      ;
; 2495.340 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.349     ; 4.370      ;
; 2495.441 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.583     ; 3.998      ;
; 2495.566 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.273     ; 4.220      ;
; 2495.571 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.354     ; 4.134      ;
; 2495.623 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.349     ; 4.087      ;
; 2495.754 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.354     ; 3.951      ;
; 2495.831 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 3.950      ;
; 2495.839 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.273     ; 3.947      ;
; 2495.884 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.714     ; 3.424      ;
; 2496.000 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.354     ; 3.705      ;
; 2496.027 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.354     ; 3.678      ;
; 2496.104 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 3.677      ;
; 2496.133 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.354     ; 3.572      ;
; 2496.202 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.190      ; 4.010      ;
; 2496.204 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.190      ; 4.008      ;
; 2496.224 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.190      ; 3.988      ;
; 2496.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.208     ; 3.580      ;
; 2496.287 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.432     ; 3.303      ;
; 2496.294 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 3.487      ;
; 2496.325 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.349     ; 3.385      ;
; 2496.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.220     ; 3.512      ;
; 2496.342 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.045     ; 3.672      ;
; 2496.375 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.409      ;
; 2496.405 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.203     ; 3.451      ;
; 2496.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.209     ; 3.418      ;
; 2496.443 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.203     ; 3.413      ;
; 2496.445 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.714     ; 2.863      ;
; 2496.452 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.209     ; 3.398      ;
; 2496.470 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 3.311      ;
; 2496.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.307      ;
; 2496.496 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.288      ;
; 2496.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.197     ; 3.360      ;
; 2496.505 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.349     ; 3.205      ;
; 2496.519 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.226     ; 3.314      ;
; 2496.528 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.211     ; 3.320      ;
; 2496.534 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 3.247      ;
; 2496.551 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.534     ; 2.937      ;
; 2496.556 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.216      ; 3.682      ;
; 2496.558 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.216      ; 3.680      ;
; 2496.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 3.376      ;
; 2496.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 3.376      ;
; 2496.566 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 3.375      ;
; 2496.568 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.220     ; 3.271      ;
; 2496.570 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 3.406      ;
; 2496.577 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 3.204      ;
; 2496.578 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.216      ; 3.660      ;
; 2496.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 3.360      ;
; 2496.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.226     ; 3.232      ;
; 2496.604 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.180      ;
; 2496.615 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.190      ; 3.597      ;
; 2496.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.214     ; 3.216      ;
; 2496.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.226     ; 3.192      ;
; 2496.642 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.142      ;
; 2496.643 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 3.376      ;
; 2496.647 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.203     ; 3.209      ;
; 2496.655 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.191     ; 3.213      ;
; 2496.657 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.658 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.220     ; 3.181      ;
; 2496.659 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.157      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.338 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.758      ;
; 0.398 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 2.912      ; 4.506      ;
; 0.398 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 2.912      ; 4.506      ;
; 0.398 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 2.912      ; 4.506      ;
; 0.399 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.256      ; 4.849      ;
; 0.399 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.256      ; 4.849      ;
; 0.399 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.256      ; 4.849      ;
; 0.399 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.256      ; 4.849      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.104      ; 5.668      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.441 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.544      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.481 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.993      ; 5.504      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.500 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.527      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.360      ; 4.834      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.360      ; 4.834      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.360      ; 4.834      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.360      ; 4.834      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.360      ; 4.834      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.360      ; 4.834      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.483      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.483      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.483      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.483      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.483      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.483      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.035      ; 5.483      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.753 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 2.341      ;
; 0.845 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.921     ; 2.226      ;
; 0.919 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.907     ; 2.166      ;
; 0.944 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 2.150      ;
; 0.976 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.706      ;
; 0.989 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.693      ;
; 1.005 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.677      ;
; 1.007 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 2.080      ;
; 1.011 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 2.489      ;
; 1.011 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.671      ;
; 1.013 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.669      ;
; 1.016 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.666      ;
; 1.018 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.087     ; 1.654      ;
; 1.020 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 2.480      ;
; 1.041 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.905     ; 2.046      ;
; 1.050 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.059     ; 1.650      ;
; 1.059 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.502     ; 2.431      ;
; 1.060 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 2.037      ;
; 1.067 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 2.030      ;
; 1.078 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 2.009      ;
; 1.084 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 2.013      ;
; 1.093 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.973     ; 1.693      ;
; 1.095 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 2.002      ;
; 1.097 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 1.990      ;
; 1.103 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.985      ;
; 1.109 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.979      ;
; 1.114 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.983     ; 1.662      ;
; 1.114 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 1.983      ;
; 1.117 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.971      ;
; 1.119 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 1.978      ;
; 1.131 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 1.956      ;
; 1.132 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 2.368      ;
; 1.134 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 1.963      ;
; 1.141 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 1.946      ;
; 1.143 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.945      ;
; 1.147 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 1.940      ;
; 1.152 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.936      ;
; 1.156 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.932      ;
; 1.159 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.055     ; 1.545      ;
; 1.169 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.919      ;
; 1.169 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 1.918      ;
; 1.183 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.917     ; 1.892      ;
; 1.244 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.850      ;
; 1.255 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.905     ; 1.832      ;
; 1.267 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.905     ; 1.820      ;
; 1.272 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.086     ; 1.401      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.907     ; 1.808      ;
; 1.295 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.796     ; 1.901      ;
; 1.297 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.797      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.371      ;
; 1.305 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.921     ; 1.766      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.872     ; 1.813      ;
; 1.308 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.786      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.482     ; 2.200      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.872     ; 1.808      ;
; 1.324 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.358      ;
; 1.330 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.890     ; 1.772      ;
; 1.335 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.886     ; 1.771      ;
; 1.340 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.059     ; 1.360      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.827     ; 1.823      ;
; 1.344 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.077     ; 1.338      ;
; 1.345 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.482     ; 2.165      ;
; 1.348 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.059     ; 1.352      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.743      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.742      ;
; 1.353 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.745      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.737      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.823     ; 1.811      ;
; 1.361 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.502     ; 2.129      ;
; 1.366 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.983     ; 1.410      ;
; 1.371 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.298      ;
; 1.374 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.295      ;
; 1.374 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.506     ; 2.112      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.719      ;
; 1.396 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.273      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.260      ;
; 1.416 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.682      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.251      ;
; 1.432 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.046     ; 1.281      ;
; 1.435 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.663      ;
; 1.435 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.972     ; 1.352      ;
; 1.439 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.056     ; 1.264      ;
; 1.451 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.046     ; 1.262      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.623      ;
; 1.476 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.662     ; 1.621      ;
; 1.477 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.822     ; 1.693      ;
; 1.479 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.983     ; 1.297      ;
; 1.479 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.619      ;
; 1.485 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.996     ; 1.278      ;
; 1.510 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.588      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.579      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.661     ; 1.579      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.921     ; 1.532      ;
; 1.542 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.489     ; 1.961      ;
; 1.579 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.921     ; 1.492      ;
; 1.603 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.489     ; 1.900      ;
; 1.626 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.043      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.090     ; 1.028      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.485     ; 1.854      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.439      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 3.023      ;
; 0.866 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.994      ;
; 0.937 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.906      ;
; 0.948 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.038      ; 2.849      ;
; 0.969 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 2.873      ;
; 0.969 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.040      ; 2.830      ;
; 0.989 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.854      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.086      ; 2.850      ;
; 1.002 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.190      ; 2.947      ;
; 1.058 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.081      ; 2.782      ;
; 1.061 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.798      ;
; 1.068 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.079      ; 2.770      ;
; 1.075 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.086      ; 2.770      ;
; 1.077 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.769      ;
; 1.080 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.780      ;
; 1.108 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 2.734      ;
; 1.113 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.086      ; 2.732      ;
; 1.123 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.736      ;
; 1.130 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.729      ;
; 1.172 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.674      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.081      ; 2.663      ;
; 1.187 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.190      ; 2.762      ;
; 1.194 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.079      ; 2.644      ;
; 1.224 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 2.617      ;
; 1.226 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.081      ; 2.614      ;
; 1.230 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 2.612      ;
; 1.252 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.594      ;
; 1.260 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.194      ; 2.693      ;
; 1.265 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 2.577      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.038      ; 2.531      ;
; 1.269 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.574      ;
; 1.273 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.586      ;
; 1.296 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.547      ;
; 1.297 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.195      ; 2.657      ;
; 1.305 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.555      ;
; 1.351 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.509      ;
; 1.351 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.044      ; 2.452      ;
; 1.363 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.285      ; 2.914      ;
; 1.368 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 2.474      ;
; 1.379 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 2.462      ;
; 1.390 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.470      ;
; 1.392 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.467      ;
; 1.415 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.444      ;
; 1.419 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.424      ;
; 1.420 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.038      ; 2.377      ;
; 1.427 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.079      ; 2.411      ;
; 1.441 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.419      ;
; 1.442 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 2.400      ;
; 1.466 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.080      ; 2.373      ;
; 1.466 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.192      ; 2.485      ;
; 1.483 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.040      ; 2.316      ;
; 1.519 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.085      ; 2.325      ;
; 1.556 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.096      ; 2.532      ;
; 1.563 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.280      ;
; 1.564 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.096      ; 2.524      ;
; 1.607 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.190      ; 2.342      ;
; 1.608 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.192      ; 2.343      ;
; 1.634 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.040      ; 2.165      ;
; 1.652 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.088      ; 2.195      ;
; 1.672 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.192      ; 2.279      ;
; 1.681 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.403      ;
; 1.690 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.271      ; 2.573      ;
; 1.697 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.146      ;
; 1.711 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.373      ;
; 1.719 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.085      ; 2.125      ;
; 1.722 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.098      ; 2.135      ;
; 1.724 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 2.129      ;
; 1.732 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.114      ;
; 1.758 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 2.083      ;
; 1.759 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 2.084      ;
; 1.760 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.085      ; 2.084      ;
; 1.769 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.096      ; 2.086      ;
; 1.788 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 2.068      ;
; 1.795 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.111      ; 2.075      ;
; 1.799 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.088      ; 2.048      ;
; 1.807 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.285      ; 2.470      ;
; 1.849 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.230      ;
; 1.867 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 1.975      ;
; 1.870 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 1.991      ;
; 1.879 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 1.977      ;
; 1.880 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 1.976      ;
; 1.898 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.088      ; 1.949      ;
; 1.904 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.111      ; 1.966      ;
; 1.906 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 1.947      ;
; 1.909 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 1.947      ;
; 1.912 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.111      ; 1.958      ;
; 1.938 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.046      ; 1.867      ;
; 1.941 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.284      ; 2.335      ;
; 1.953 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 1.903      ;
; 1.962 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 1.899      ;
; 1.963 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 1.879      ;
; 1.967 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.284      ; 2.309      ;
; 1.967 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.284      ; 2.309      ;
; 1.972 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.198      ; 1.985      ;
; 1.989 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.198      ; 1.968      ;
; 1.990 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.553      ; 2.322      ;
; 1.992 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.083      ; 1.850      ;
; 1.999 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.090      ; 1.850      ;
; 2.023 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.090     ; 1.646      ;
; 2.028 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.090      ; 1.821      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.826 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.883      ; 6.373      ;
; 1.837 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.883      ; 6.361      ;
; 2.045 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.881      ; 6.321      ;
; 2.088 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.846      ; 6.084      ;
; 2.119 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.882      ; 6.082      ;
; 2.142 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.842      ; 6.014      ;
; 2.275 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.855      ; 5.901      ;
; 2.286 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.875      ; 5.903      ;
; 2.421 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.875      ; 5.939      ;
; 2.426 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.875      ; 5.934      ;
; 2.531 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.874      ; 5.830      ;
; 2.633 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.880      ; 5.732      ;
; 2.848 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.855      ; 5.494      ;
; 6.567 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.846      ; 6.605      ;
; 6.766 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.875      ; 6.423      ;
; 6.900 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.875      ; 6.460      ;
; 6.906 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.875      ; 6.454      ;
; 6.921 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.874      ; 6.440      ;
; 7.340 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.984      ; 5.963      ;
; 7.400 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.985      ; 5.901      ;
; 7.406 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.985      ; 5.894      ;
; 7.836 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.855      ; 5.506      ;
; 7.854 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.880      ; 5.511      ;
; 6.818 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.842      ; 6.338      ;
; 7.978 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.983      ; 5.490      ;
; 8.094 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.957      ; 5.184      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.848 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.444     ; 3.240      ;
; 3.026 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.040     ; 3.466      ;
; 3.068 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.508      ; 3.462      ;
; 3.270 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.508      ; 3.260      ;
; 3.285 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.684      ; 3.421      ;
; 3.348 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[1]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.002      ; 3.186      ;
; 3.357 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.801      ;
; 3.374 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.784      ;
; 3.393 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.804      ;
; 3.410 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.787      ;
; 3.428 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.730      ;
; 3.464 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.733      ;
; 3.470 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.361      ; 2.913      ;
; 3.477 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.681      ;
; 3.488 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.684      ; 3.218      ;
; 3.492 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.666      ;
; 3.512 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.529      ; 3.039      ;
; 3.512 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.529      ; 3.039      ;
; 3.513 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.684      ;
; 3.528 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.669      ;
; 3.618 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.579      ;
; 3.618 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.540      ;
; 3.630 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.528      ;
; 3.635 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.562      ;
; 3.635 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.523      ;
; 3.650 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.141      ; 3.023      ;
; 3.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.531      ;
; 3.674 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.484      ;
; 3.685 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.099      ; 9.456      ;
; 3.687 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.471      ;
; 3.689 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.508      ;
; 3.689 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.469      ;
; 3.691 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.532      ;
; 3.702 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.099      ; 9.439      ;
; 3.704 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.454      ;
; 3.706 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.220      ; 9.556      ;
; 3.706 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.517      ;
; 3.710 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.487      ;
; 3.710 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.507      ; 2.819      ;
; 3.712 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.507      ; 2.817      ;
; 3.713 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.040     ; 2.779      ;
; 3.723 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.435      ;
; 3.725 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.503      ; 2.800      ;
; 3.727 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.220      ; 9.535      ;
; 3.727 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.503      ; 2.798      ;
; 3.728 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.495      ;
; 3.729 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.494      ;
; 3.731 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.427      ;
; 3.738 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.420      ;
; 3.738 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.459      ;
; 3.740 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.418      ;
; 3.743 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.220      ; 9.519      ;
; 3.743 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.480      ;
; 3.743 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.454      ;
; 3.748 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.410      ;
; 3.750 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.488      ; 2.760      ;
; 3.753 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.405      ;
; 3.753 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.444      ;
; 3.756 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.099      ; 9.385      ;
; 3.758 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.400      ;
; 3.760 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.437      ;
; 3.764 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.220      ; 9.498      ;
; 3.764 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.235      ; 9.513      ;
; 3.765 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.458      ;
; 3.766 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.457      ;
; 3.780 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.443      ;
; 3.780 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.220      ; 9.482      ;
; 3.781 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.235      ; 9.496      ;
; 3.794 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.364      ;
; 3.801 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.220      ; 9.461      ;
; 3.802 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.356      ;
; 3.803 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.420      ;
; 3.805 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.099      ; 9.336      ;
; 3.807 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.351      ;
; 3.812 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.385      ;
; 3.814 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.383      ;
; 3.820 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.099      ; 9.321      ;
; 3.822 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.336      ;
; 3.829 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.368      ;
; 3.829 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.786      ; 2.979      ;
; 3.830 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.786      ; 2.978      ;
; 3.835 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.235      ; 9.442      ;
; 3.836 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.235      ; 9.441      ;
; 3.843 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.315      ;
; 3.851 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.307      ;
; 3.853 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.235      ; 9.424      ;
; 3.858 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.300      ;
; 3.863 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.334      ;
; 3.866 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.292      ;
; 3.871 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.352      ;
; 3.878 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.319      ;
; 3.883 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.314      ;
; 3.884 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.235      ; 9.393      ;
; 3.886 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.181      ; 9.337      ;
; 3.886 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.220      ; 9.376      ;
; 3.890 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.776      ; 2.908      ;
; 3.890 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.776      ; 2.908      ;
; 3.891 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.267      ;
; 3.891 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.155      ; 9.306      ;
; 3.897 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.116      ; 9.261      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                 ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 4.935 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.480     ; 8.165      ;
; 6.020 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.058     ; 6.502      ;
; 6.093 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.357     ; 7.130      ;
; 6.738 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.058     ; 5.784      ;
; 6.774 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.539     ; 6.267      ;
; 6.817 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.496     ; 6.267      ;
; 6.996 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.823     ; 5.761      ;
; 7.249 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.065     ; 6.266      ;
; 9.227 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.496     ; 3.857      ;
; 9.228 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.496     ; 3.856      ;
; 9.646 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.075     ; 3.859      ;
; 9.649 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.075     ; 3.856      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.159      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.304 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 5.089      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.603 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.609     ; 4.790      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.685 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.247      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.686 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.246      ;
; 94.760 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.131     ; 5.111      ;
; 94.760 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.131     ; 5.111      ;
; 94.760 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.131     ; 5.111      ;
; 94.830 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.131     ; 5.041      ;
; 94.830 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.131     ; 5.041      ;
; 94.830 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.131     ; 5.041      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.861 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.071      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.871 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 5.063      ;
; 94.954 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.978      ;
; 94.955 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.977      ;
; 94.979 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.955      ;
; 94.979 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.955      ;
; 94.979 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.955      ;
; 94.979 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.955      ;
; 94.979 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.955      ;
; 94.979 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.955      ;
; 94.979 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.955      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.234     ; 3.764      ;
; 2496.127 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.234     ; 3.661      ;
; 2496.141 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.624      ;
; 2496.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.620      ;
; 2496.273 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.492      ;
; 2496.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.488      ;
; 2496.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 3.676      ;
; 2496.371 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 3.611      ;
; 2496.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.052     ; 3.633      ;
; 2496.439 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.052     ; 3.568      ;
; 2496.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.246      ;
; 2496.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.157      ; 3.687      ;
; 2496.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.217      ;
; 2496.594 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.157      ; 3.622      ;
; 2496.594 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.168     ; 3.297      ;
; 2496.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.167      ;
; 2496.617 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.082     ; 3.323      ;
; 2496.624 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.083     ; 3.352      ;
; 2496.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.353      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.168     ; 3.232      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.124     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.101      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.689 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.083     ; 3.287      ;
; 2496.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.058      ;
; 2496.712 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.288      ;
; 2496.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 3.034      ;
; 2496.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 3.159      ;
; 2496.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 3.155      ;
; 2497.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.040      ; 3.053      ;
; 2497.035 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.320     ; 2.704      ;
; 2497.086 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.052     ; 2.921      ;
; 2497.113 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.299     ; 2.610      ;
; 2497.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 2.781      ;
; 2497.165 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 2.752      ;
; 2497.165 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.204     ; 2.690      ;
; 2497.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 2.702      ;
; 2497.252 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.299     ; 2.471      ;
; 2497.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.211     ; 2.553      ;
; 2497.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.082     ; 2.626      ;
; 2497.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.803     ; 1.819      ;
; 2497.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 2.479      ;
; 2497.442 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 2.475      ;
; 2497.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.393     ; 2.154      ;
; 2497.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.082     ; 2.464      ;
; 2497.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.168     ; 2.349      ;
; 2497.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 2.195      ;
; 2497.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 2.195      ;
; 2497.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.257     ; 2.185      ;
; 2497.614 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 2.368      ;
; 2497.615 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 2.302      ;
; 2497.619 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 2.298      ;
; 2497.630 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.235     ; 2.194      ;
; 2497.642 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.229     ; 2.188      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.024 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.919      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2599.610 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.330      ;
; 2601.586 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 2.357      ;
; 2601.626 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 2.317      ;
; 2601.915 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 2.028      ;
; 5202.676 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.589      ;
; 5202.685 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.580      ;
; 5202.735 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.530      ;
; 5202.822 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.442      ;
; 5202.822 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.442      ;
; 5202.822 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.442      ;
; 5202.822 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.442      ;
; 5202.837 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.427      ;
; 5202.837 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.427      ;
; 5202.837 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.427      ;
; 5202.837 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.427      ;
; 5202.882 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.382      ;
; 5202.882 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.382      ;
; 5202.882 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.382      ;
; 5202.882 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.382      ;
; 5202.928 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.337      ;
; 5202.937 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.328      ;
; 5202.983 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.281      ;
; 5202.983 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.281      ;
; 5202.983 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.281      ;
; 5202.983 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.281      ;
; 5202.987 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.278      ;
; 5203.005 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.259      ;
; 5203.005 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.259      ;
; 5203.005 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.259      ;
; 5203.005 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.259      ;
; 5203.005 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.259      ;
; 5203.005 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.259      ;
; 5203.048 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.216      ;
; 5203.048 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.216      ;
; 5203.048 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.216      ;
; 5203.048 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.216      ;
; 5203.100 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.164      ;
; 5203.100 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.164      ;
; 5203.100 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.164      ;
; 5203.100 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.164      ;
; 5203.100 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.164      ;
; 5203.100 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.164      ;
; 5203.145 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.119      ;
; 5203.145 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.119      ;
; 5203.145 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.119      ;
; 5203.145 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.119      ;
; 5203.145 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.119      ;
; 5203.145 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.119      ;
; 5203.190 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.075      ;
; 5203.199 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.066      ;
; 5203.246 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.018      ;
; 5203.246 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.018      ;
; 5203.246 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.018      ;
; 5203.246 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.018      ;
; 5203.246 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.018      ;
; 5203.246 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.018      ;
; 5203.249 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.016      ;
; 5203.293 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.972      ;
; 5203.311 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.313 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.376 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.889      ;
; 5203.385 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.880      ;
; 5203.395 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.869      ;
; 5203.395 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.869      ;
; 5203.395 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.869      ;
; 5203.395 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.869      ;
; 5203.435 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.830      ;
; 5203.439 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.826      ;
; 5203.455 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.810      ;
; 5203.461 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.804      ;
; 5203.470 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.795      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.835 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.430      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.973 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.289      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33325.981 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.284      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.006 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.256      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.046 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.219      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.147 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 7.120      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.285 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.979      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.286 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.976      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.293 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.974      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.313 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.949      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.318 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.946      ;
; 33326.358 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.909      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.233 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.455      ; 0.883      ;
; 0.305 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.396      ; 0.896      ;
; 0.305 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.396      ; 0.896      ;
; 0.330 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.396      ; 0.921      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.204      ; 0.775      ;
; 0.387 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[3]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[3]                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.164      ; 0.746      ;
; 0.405 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.455      ; 1.055      ;
; 0.420 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.702      ; 1.317      ;
; 0.423 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.669      ;
; 0.439 ; transmitter:transmitter_inst|counter[0]                                                                                                ; transmitter:transmitter_inst|counter[0]                                                                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.684      ;
; 0.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.436      ; 1.106      ;
; 0.445 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.436      ; 1.111      ;
; 0.448 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[4]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.416      ; 1.094      ;
; 0.453 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[42]                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.421      ; 1.069      ;
; 0.454 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.455      ; 1.104      ;
; 0.456 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13]                                    ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.691      ; 1.342      ;
; 0.459 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.436      ; 1.125      ;
; 0.467 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[39]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[39]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.448      ; 1.110      ;
; 0.468 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][0]                                                                                 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.714      ;
; 0.469 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.416      ; 1.115      ;
; 0.471 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                                  ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.715      ;
; 0.474 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                                      ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.230      ; 0.899      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[4]                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.072      ; 0.745      ;
; 0.490 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[6]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[6] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[6]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[2]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                            ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; transmitter:transmitter_inst|out_data[1]                                                                                               ; DACDp[1]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[7]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[9]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[1]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.089      ; 0.669      ;
; 0.404 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.684      ;
; 0.472 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.738      ;
; 0.481 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.746      ;
; 0.506 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.612      ; 1.313      ;
; 0.521 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.612      ; 1.328      ;
; 0.611 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.877      ;
; 0.614 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.880      ;
; 0.628 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.612      ; 1.435      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.960      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.960      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.962      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.964      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.984      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.984      ;
; 0.728 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.994      ;
; 0.729 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.994      ;
; 0.769 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.052      ; 1.016      ;
; 0.773 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.038      ;
; 0.806 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.089      ; 1.090      ;
; 0.841 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.106      ;
; 0.867 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.133      ;
; 0.868 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.133      ;
; 0.904 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 1.190      ;
; 0.930 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.612      ; 1.737      ;
; 0.931 ; reset_handler:reset_handler_inst|reset             ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.627      ; 1.753      ;
; 0.991 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.256      ;
; 0.995 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.522      ; 1.712      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 1.272      ;
; 1.009 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.011 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.277      ;
; 1.012 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
; 1.012 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
; 1.013 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.279      ;
; 1.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.279      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.172      ; 0.759      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.393 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.172      ; 0.760      ;
; 0.393 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 0.000        ; 3.232      ; 3.850      ;
; 0.448 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.744      ;
; 0.448 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.744      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.746      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.746      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.748      ;
; 0.457 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.085      ; 0.737      ;
; 0.460 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.761      ;
; 0.464 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.085      ; 0.744      ;
; 0.465 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.085      ; 0.745      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.716      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.740      ;
; 0.497 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.744      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.743      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.746      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.747      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.759      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.761      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.761      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.762      ;
; 0.557 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.172      ; 0.924      ;
; 0.560 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.469      ; 1.224      ;
; 0.596 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.391      ; 1.182      ;
; 0.609 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.391      ; 1.195      ;
; 0.619 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.920      ;
; 0.619 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.920      ;
; 0.619 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.865      ;
; 0.619 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.865      ;
; 0.620 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.865      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_slave:spi_slave_rx_inst|treg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.865      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.867      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.867      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.867      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.868      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.923      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.919      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.624 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.500      ; 4.349      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.407 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.669      ;
; 0.460 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.722      ;
; 0.463 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.729      ;
; 0.518 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.784      ;
; 0.658 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.924      ;
; 0.694 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.960      ;
; 0.698 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.960      ;
; 0.698 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.960      ;
; 0.698 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.960      ;
; 0.699 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.961      ;
; 0.699 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.961      ;
; 0.700 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.962      ;
; 0.700 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.962      ;
; 0.700 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.962      ;
; 0.701 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.963      ;
; 0.701 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.963      ;
; 0.702 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.707 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.712 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.974      ;
; 0.712 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.974      ;
; 0.713 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.975      ;
; 0.714 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.976      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.728 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.990      ;
; 0.731 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.997      ;
; 0.778 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.044      ;
; 0.778 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.044      ;
; 0.818 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.084      ;
; 0.864 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.868 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.502      ;
; 0.871 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.133      ;
; 0.887 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.536      ;
; 0.900 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.549      ;
; 0.908 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.557      ;
; 0.936 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.585      ;
; 0.940 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.206      ;
; 0.943 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.592      ;
; 0.948 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.597      ;
; 0.962 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.611      ;
; 0.975 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.624      ;
; 0.994 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.643      ;
; 0.996 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.630      ;
; 1.013 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.648      ;
; 1.016 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.279      ;
; 1.017 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.279      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.281      ;
; 1.020 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.282      ;
; 1.020 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.283      ;
; 1.022 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.284      ;
; 1.022 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.284      ;
; 1.022 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.284      ;
; 1.023 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.285      ;
; 1.023 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.285      ;
; 1.023 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.285      ;
; 1.024 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.286      ;
; 1.025 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.287      ;
; 1.025 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.659      ;
; 1.028 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.663      ;
; 1.030 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.614 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.879      ;
; 0.622 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.887      ;
; 0.635 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.901      ;
; 0.645 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.911      ;
; 0.673 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.938      ;
; 0.682 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.947      ;
; 0.701 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.968      ;
; 0.704 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.970      ;
; 0.705 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.970      ;
; 0.706 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.972      ;
; 0.708 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.714 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.980      ;
; 0.717 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.982      ;
; 0.721 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.987      ;
; 0.723 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.988      ;
; 0.737 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.004      ;
; 0.817 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.082      ;
; 0.933 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.198      ;
; 1.020 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.287      ;
; 1.024 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.289      ;
; 1.025 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.291      ;
; 1.025 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.291      ;
; 1.025 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.291      ;
; 1.028 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.293      ;
; 1.031 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.035 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.039 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.304      ;
; 1.040 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.305      ;
; 1.041 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.306      ;
; 1.044 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.310      ;
; 1.045 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.308      ;
; 1.047 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.083 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.348      ;
; 1.105 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.371      ;
; 1.123 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.388      ;
; 1.124 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.390      ;
; 1.125 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.390      ;
; 1.127 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.390      ;
; 1.128 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.394      ;
; 1.128 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.393      ;
; 1.129 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.395      ;
; 1.139 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.404      ;
; 1.143 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.409      ;
; 1.145 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.408      ;
; 1.146 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.411      ;
; 1.147 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.413      ;
; 1.147 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.413      ;
; 1.150 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.413      ;
; 1.151 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.416      ;
; 1.152 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.417      ;
; 1.152 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.415      ;
; 1.153 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.419      ;
; 1.156 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.421      ;
; 1.156 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.160 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.423      ;
; 1.161 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.426      ;
; 1.162 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.163 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.428      ;
; 1.166 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.431      ;
; 1.167 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.430      ;
; 1.169 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.435      ;
; 1.169 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.434      ;
; 1.209 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.474      ;
; 1.223 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.488      ;
; 1.249 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.512      ;
; 1.249 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.512      ;
; 1.250 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.515      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 0.777      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.741      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.749      ;
; 0.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.759      ;
; 0.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.768      ;
; 0.515 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.774      ;
; 0.520 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.764      ;
; 0.533 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.777      ;
; 0.545 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.309      ; 1.084      ;
; 0.555 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 0.861      ;
; 0.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 0.890      ;
; 0.595 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.854      ;
; 0.604 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.847      ;
; 0.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 0.932      ;
; 0.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.875      ;
; 0.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 0.943      ;
; 0.638 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.891      ;
; 0.653 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.222      ; 1.105      ;
; 0.658 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.222      ; 1.110      ;
; 0.658 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.502      ; 1.390      ;
; 0.661 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.920      ;
; 0.664 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.923      ;
; 0.675 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.921      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.928      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.943      ;
; 0.685 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.929      ;
; 0.685 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 0.991      ;
; 0.687 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 0.993      ;
; 0.707 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.951      ;
; 0.707 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.951      ;
; 0.708 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.967      ;
; 0.710 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.205      ; 1.145      ;
; 0.712 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.955      ;
; 0.716 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.920      ;
; 0.725 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.984      ;
; 0.731 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.990      ;
; 0.746 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.988      ;
; 0.748 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.205      ; 1.183      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.991      ;
; 0.759 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.003      ;
; 0.759 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.003      ;
; 0.759 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.001      ;
; 0.760 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.127      ;
; 0.766 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.205      ; 1.201      ;
; 0.768 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.010      ;
; 0.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.011      ;
; 0.774 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.153      ; 1.122      ;
; 0.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.019      ;
; 0.788 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.032      ;
; 0.790 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.164      ; 1.184      ;
; 0.791 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.035      ;
; 0.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.108      ; 1.103      ;
; 0.802 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.046      ;
; 0.802 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.169      ;
; 0.803 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.378      ; 1.411      ;
; 0.808 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.164      ; 1.202      ;
; 0.808 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 1.209      ;
; 0.811 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.055      ;
; 0.821 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.108      ; 1.124      ;
; 0.821 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.266     ; 0.750      ;
; 0.824 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.068      ;
; 0.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 1.230      ;
; 0.830 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.378      ; 1.438      ;
; 0.831 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 1.137      ;
; 0.838 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.352      ; 1.385      ;
; 0.838 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 1.042      ;
; 0.843 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.177      ; 1.215      ;
; 0.851 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.378      ; 1.459      ;
; 0.857 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.101      ;
; 0.876 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 1.118      ;
; 0.886 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.130      ;
; 0.886 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.130      ;
; 0.893 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 1.135      ;
; 0.894 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 1.140      ;
; 0.900 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.378      ; 1.508      ;
; 0.906 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 1.148      ;
; 0.925 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 1.167      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.495 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.738      ;
; 0.603 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.846      ;
; 0.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.875      ;
; 0.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.879      ;
; 0.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.927      ;
; 0.715 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.958      ;
; 0.741 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.935      ;
; 0.756 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.001      ;
; 0.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.003      ;
; 0.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.003      ;
; 0.759 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.004      ;
; 0.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.963      ;
; 0.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.023      ;
; 0.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.107      ; 1.142      ;
; 0.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.125      ;
; 0.842 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.294      ;
; 0.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.107      ; 1.152      ;
; 0.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.146      ;
; 0.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.107      ;
; 0.866 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.111      ;
; 0.868 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.153      ;
; 0.871 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.394      ; 1.495      ;
; 0.871 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.156      ;
; 0.875 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.160      ;
; 0.902 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.354      ;
; 0.917 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.394      ; 1.541      ;
; 0.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.228      ;
; 0.947 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.103      ; 1.245      ;
; 0.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 1.148      ;
; 0.973 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.249      ; 1.452      ;
; 1.002 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.247      ;
; 1.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.248      ;
; 1.007 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.252      ;
; 1.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.471      ;
; 1.030 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.482      ;
; 1.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.152      ; 1.414      ;
; 1.040 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.394      ; 1.664      ;
; 1.060 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.144      ; 1.434      ;
; 1.065 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.517      ;
; 1.067 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.169      ; 1.466      ;
; 1.068 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.169      ; 1.467      ;
; 1.073 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.177      ; 1.480      ;
; 1.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.103      ; 1.377      ;
; 1.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.144      ; 1.454      ;
; 1.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.394      ; 1.705      ;
; 1.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.169      ; 1.481      ;
; 1.083 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.144      ; 1.457      ;
; 1.086 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.466      ;
; 1.086 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.169      ; 1.485      ;
; 1.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.169      ; 1.490      ;
; 1.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.144      ; 1.469      ;
; 1.097 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.342      ;
; 1.097 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.177      ; 1.504      ;
; 1.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.177      ; 1.509      ;
; 1.112 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.492      ;
; 1.113 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.169      ; 1.512      ;
; 1.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.040     ; 1.272      ;
; 1.125 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.394      ; 1.749      ;
; 1.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.510      ;
; 1.141 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.144      ; 1.515      ;
; 1.150 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.395      ;
; 1.164 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.409      ;
; 1.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.455      ;
; 1.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.459      ;
; 1.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.394      ; 1.903      ;
; 1.297 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.749      ;
; 1.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.103      ; 1.618      ;
; 1.332 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.234      ; 1.761      ;
; 1.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.789      ;
; 1.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.795      ;
; 1.347 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.144      ; 1.721      ;
; 1.361 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.606      ;
; 1.361 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.606      ;
; 1.370 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.179      ; 1.779      ;
; 1.395 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.394      ; 2.019      ;
; 1.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.144      ; 1.780      ;
; 1.414 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.146      ; 1.790      ;
; 1.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.040     ; 1.577      ;
; 1.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.171      ; 1.825      ;
; 1.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.177      ; 1.837      ;
; 1.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.169      ; 1.834      ;
; 1.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.697      ;
; 1.456 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 1.836      ;
; 1.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.719      ;
; 1.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.040     ; 1.656      ;
; 1.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.747      ;
; 1.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.257      ; 1.961      ;
; 1.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.797      ;
; 1.562 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.177      ; 1.969      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.690 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 3.986      ; 4.916      ;
; 0.700 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 3.972      ; 4.912      ;
; 0.910 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.013      ; 5.163      ;
; 0.918 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.114      ; 5.272      ;
; 0.941 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.088      ; 5.269      ;
; 1.021 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.015      ; 5.276      ;
; 1.041 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.015      ; 5.296      ;
; 1.410 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.014      ; 5.664      ;
; 1.453 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.107      ; 5.800      ;
; 1.468 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.108      ; 5.816      ;
; 1.516 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.109      ; 5.865      ;
; 1.526 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.108      ; 5.874      ;
; 1.737 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.079      ; 6.056      ;
; 5.831 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.108      ; 5.199      ;
; 5.876 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.107      ; 5.243      ;
; 5.879 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.109      ; 5.248      ;
; 5.888 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.108      ; 5.256      ;
; 5.915 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.088      ; 5.263      ;
; 6.099 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.079      ; 5.438      ;
; 6.113 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.114      ; 5.487      ;
; 6.250 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.088      ; 5.598      ;
; 6.308 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.117      ; 5.685      ;
; 6.324 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.117      ; 5.701      ;
; 5.797 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.074      ; 5.131      ;
; 6.392 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.116      ; 5.768      ;
; 6.578 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.115      ; 5.953      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.972 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.874      ; 1.675      ;
; 0.978 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.451      ; 1.258      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.387      ; 1.217      ;
; 1.003 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.874      ; 1.706      ;
; 1.028 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.387      ; 1.244      ;
; 1.042 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.877      ; 1.748      ;
; 1.050 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.885      ; 1.764      ;
; 1.051 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.533      ; 1.413      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.887      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.887      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.533      ; 1.436      ;
; 1.075 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.533      ; 1.437      ;
; 1.082 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.879      ; 1.790      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.871      ; 1.793      ;
; 1.116 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.535      ; 1.480      ;
; 1.126 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.885      ; 1.840      ;
; 1.136 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.408      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.876      ; 1.846      ;
; 1.152 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.434      ; 1.415      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.541      ; 1.524      ;
; 1.156 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.434      ; 1.419      ;
; 1.157 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.451      ; 1.437      ;
; 1.159 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.527      ; 1.515      ;
; 1.159 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.425      ;
; 1.161 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 1.410      ;
; 1.169 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.428      ; 1.426      ;
; 1.180 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.452      ;
; 1.181 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.431      ; 1.441      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 1.434      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.873      ; 1.887      ;
; 1.193 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.451      ; 1.473      ;
; 1.197 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.434      ; 1.460      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.445      ; 1.473      ;
; 1.202 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 1.451      ;
; 1.203 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.428      ; 1.460      ;
; 1.213 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.870      ; 1.912      ;
; 1.226 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.492      ;
; 1.233 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.871      ; 1.933      ;
; 1.234 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.500      ;
; 1.240 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 1.489      ;
; 1.271 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.537      ;
; 1.279 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.876      ; 1.984      ;
; 1.284 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.389      ; 1.502      ;
; 1.285 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.589      ; 2.099      ;
; 1.291 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.389      ; 1.509      ;
; 1.311 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 2.124      ;
; 1.322 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.535      ; 1.686      ;
; 1.325 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.258      ; 1.412      ;
; 1.328 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.258      ; 1.415      ;
; 1.330 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.434      ; 1.593      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 1.592      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.258      ; 1.430      ;
; 1.345 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.397      ; 1.967      ;
; 1.345 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.535      ; 1.709      ;
; 1.350 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.622      ;
; 1.356 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.258      ; 1.443      ;
; 1.364 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.423      ; 1.616      ;
; 1.409 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.431      ; 1.669      ;
; 1.411 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.434      ; 1.674      ;
; 1.426 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.451      ; 1.706      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.429      ; 1.689      ;
; 1.433 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.699      ;
; 1.436 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.702      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.710      ;
; 1.439 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.423      ; 1.691      ;
; 1.439 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.451      ; 1.719      ;
; 1.439 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.431      ; 1.699      ;
; 1.451 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.717      ;
; 1.468 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.734      ;
; 1.475 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.389      ; 1.693      ;
; 1.479 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.423      ; 1.731      ;
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.403      ; 2.109      ;
; 1.490 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.575      ; 2.290      ;
; 1.506 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.429      ; 1.764      ;
; 1.522 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.451      ; 1.802      ;
; 1.542 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.403      ; 2.170      ;
; 1.550 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.426      ; 1.805      ;
; 1.551 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.437      ; 1.817      ;
; 1.552 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 2.184      ;
; 1.576 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.434      ; 1.839      ;
; 1.577 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.529      ; 1.935      ;
; 1.578 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.428      ; 1.835      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 2.220      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.426      ; 1.843      ;
; 1.606 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.425      ; 1.860      ;
; 1.608 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.422      ; 1.859      ;
; 1.611 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.436      ; 1.876      ;
; 1.619 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.529      ; 1.977      ;
; 1.621 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.526      ; 1.976      ;
; 1.646 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.439      ; 1.914      ;
; 1.669 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.589      ; 2.483      ;
; 1.683 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.425      ; 1.937      ;
; 1.719 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.429      ; 1.977      ;
; 1.720 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.426      ; 1.975      ;
; 1.758 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.425      ; 2.012      ;
; 1.760 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 2.009      ;
; 1.768 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 1.980      ;
; 1.778 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 1.990      ;
; 1.801 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.529      ; 2.159      ;
; 1.856 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.419      ; 2.104      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.234     ; 1.437      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.552     ; 1.143      ;
; 1.563 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.653     ; 1.135      ;
; 1.603 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.653     ; 1.175      ;
; 1.625 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.240     ; 1.610      ;
; 1.629 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.234     ; 1.620      ;
; 1.629 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.234     ; 1.620      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.234     ; 1.634      ;
; 1.680 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.563     ; 1.342      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.237     ; 1.688      ;
; 1.711 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.306      ;
; 1.772 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.558     ; 1.439      ;
; 1.777 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.237     ; 1.765      ;
; 1.801 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.653     ; 1.373      ;
; 1.805 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.653     ; 1.377      ;
; 1.833 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.695     ; 0.967      ;
; 1.837 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.741     ; 0.925      ;
; 1.841 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.695     ; 0.975      ;
; 1.863 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.255     ; 1.833      ;
; 1.897 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.230     ; 1.892      ;
; 1.910 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.250     ; 1.885      ;
; 1.912 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.368      ;
; 1.916 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.511      ;
; 1.923 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 0.967      ;
; 1.923 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.379      ;
; 1.924 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.230     ; 1.919      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.522      ;
; 1.928 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.384      ;
; 1.928 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.523      ;
; 1.931 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.387      ;
; 1.937 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 0.981      ;
; 1.948 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.563     ; 1.610      ;
; 1.951 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.546      ;
; 1.954 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.410      ;
; 1.958 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.618     ; 1.565      ;
; 1.965 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.558     ; 1.632      ;
; 1.969 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.425      ;
; 1.972 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.567      ;
; 1.981 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.437      ;
; 1.985 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.623     ; 1.587      ;
; 1.993 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.449      ;
; 2.004 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.653     ; 1.576      ;
; 2.007 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.604     ; 1.628      ;
; 2.008 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.681     ; 1.156      ;
; 2.009 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.695     ; 1.143      ;
; 2.016 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.604     ; 1.637      ;
; 2.023 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.638     ; 1.610      ;
; 2.028 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.633     ; 1.620      ;
; 2.034 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.533     ; 1.726      ;
; 2.034 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.741     ; 1.122      ;
; 2.058 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.514      ;
; 2.063 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.751     ; 1.141      ;
; 2.068 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.741     ; 1.156      ;
; 2.075 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.672     ; 1.232      ;
; 2.081 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 1.125      ;
; 2.090 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 1.134      ;
; 2.092 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.687      ;
; 2.098 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.648     ; 1.675      ;
; 2.104 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 1.148      ;
; 2.104 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.638     ; 1.691      ;
; 2.111 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 1.155      ;
; 2.112 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.638     ; 1.699      ;
; 2.113 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.250     ; 2.088      ;
; 2.118 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.681     ; 1.266      ;
; 2.122 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.240     ; 2.107      ;
; 2.126 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 1.170      ;
; 2.141 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.755     ; 1.215      ;
; 2.144 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.755     ; 1.218      ;
; 2.158 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.771     ; 1.216      ;
; 2.176 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.771     ; 1.234      ;
; 2.178 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.785     ; 1.222      ;
; 2.187 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.240     ; 2.172      ;
; 2.191 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.240     ; 2.176      ;
; 2.206 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.652      ;
; 2.206 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.652      ;
; 2.207 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.653      ;
; 2.210 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.781     ; 1.258      ;
; 2.214 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.660      ;
; 2.225 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.681      ;
; 2.226 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.672      ;
; 2.232 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.678      ;
; 2.233 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.679      ;
; 2.244 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.700      ;
; 2.247 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.693      ;
; 2.248 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.638     ; 1.835      ;
; 2.249 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.695      ;
; 2.249 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.705      ;
; 2.259 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.705      ;
; 2.263 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.719      ;
; 2.270 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.751     ; 1.348      ;
; 2.271 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.717      ;
; 2.277 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.733      ;
; 2.277 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.733      ;
; 2.278 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.724      ;
; 2.279 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.725      ;
; 2.287 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.681     ; 1.435      ;
; 2.292 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.748      ;
; 2.298 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.893      ;
; 2.309 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.639     ; 1.895      ;
; 2.327 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.773      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.832 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.961     ; 3.681      ;
; 11.835 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.961     ; 3.684      ;
; 12.236 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.365     ; 3.681      ;
; 12.236 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.365     ; 3.681      ;
; 14.032 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.678     ; 5.164      ;
; 14.049 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.951     ; 5.908      ;
; 14.466 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.365     ; 5.911      ;
; 14.469 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.905     ; 5.374      ;
; 14.508 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.407     ; 5.911      ;
; 14.912 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.231     ; 6.491      ;
; 14.991 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.905     ; 5.896      ;
; 16.444 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.350     ; 7.904      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.459      ;
; 0.886 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.355      ; 3.461      ;
; 0.886 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.355      ; 3.461      ;
; 0.886 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.355      ; 3.461      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.943 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.485      ;
; 0.999 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.489      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.003 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.467      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.498      ; 3.470      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.042 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.511      ; 3.461      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.517      ; 3.463      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.547      ; 3.484      ;
; 1.059 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.548      ; 3.481      ;
; 1.059 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.548      ; 3.481      ;
; 1.059 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.548      ; 3.481      ;
; 1.059 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.548      ; 3.481      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.471      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.471      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.471      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.474      ;
; 96.451 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.473      ;
; 96.451 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.473      ;
; 96.451 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.473      ;
; 96.451 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.473      ;
; 96.886 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.355      ; 3.471      ;
; 96.886 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.355      ; 3.471      ;
; 96.923 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.395      ; 3.474      ;
; 96.923 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.395      ; 3.474      ;
; 96.923 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.395      ; 3.474      ;
; 96.930 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.399      ; 3.471      ;
; 96.936 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.405      ; 3.471      ;
; 96.936 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.405      ; 3.471      ;
; 96.936 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.405      ; 3.471      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.687 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.210      ; 3.122      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 3.127      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.703 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.183      ; 3.111      ;
; 1.710 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.192      ; 3.127      ;
; 1.710 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.192      ; 3.127      ;
; 1.730 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.167      ; 3.122      ;
; 1.730 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.167      ; 3.122      ;
; 1.730 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.167      ; 3.122      ;
; 1.730 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.167      ; 3.122      ;
; 1.730 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.167      ; 3.122      ;
; 1.730 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.167      ; 3.122      ;
; 1.730 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.167      ; 3.122      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 3.112      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 3.112      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 3.112      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 3.112      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.127      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.127      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.127      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.127      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.127      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.127      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 3.127      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.135      ; 3.111      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.135      ; 3.111      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.135      ; 3.111      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.135      ; 3.111      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.135      ; 3.111      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.135      ; 3.111      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.135      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.758 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 3.111      ;
; 1.781 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.122      ;
; 1.781 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.122      ;
; 1.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.111      ;
; 1.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.111      ;
; 1.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.111      ;
; 1.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.111      ;
; 1.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.111      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.120      ;
; 1.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.121      ;
; 1.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.121      ;
; 1.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.076      ; 3.121      ;
; 1.829 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.123      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.864 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.124      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.124      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.124      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.124      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.124      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.124      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.124      ;
; 1.879 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.122      ;
; 1.879 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.122      ;
; 1.879 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.122      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.611      ; 3.127      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.611      ; 3.127      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.611      ; 3.127      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.604      ; 3.127      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.586      ; 3.129      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.586      ; 3.129      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.586      ; 3.129      ;
; 2.388 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.544      ; 3.127      ;
; 2.388 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.544      ; 3.127      ;
; 2.842 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 3.129      ;
; 2.842 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 3.129      ;
; 2.842 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 3.129      ;
; 2.842 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.846 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 3.129      ;
; 2.847 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.127      ;
; 2.847 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.127      ;
; 2.847 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.127      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 79
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.557
Worst Case Available Settling Time: 16.102 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.580     ; 0.000         ;
; spi_ce0                                                     ; 1.841     ; 0.000         ;
; ad9866_clk                                                  ; 2.421     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.623     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.663     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.532     ; 0.000         ;
; virt_ad9866_txclk                                           ; 8.862     ; 0.000         ;
; clk_10mhz                                                   ; 97.322    ; 0.000         ;
; spi_ce1                                                     ; 2498.130  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2601.822  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33330.001 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; ad9866_clk                                                  ; 0.122 ; 0.000         ;
; clk_10mhz                                                   ; 0.140 ; 0.000         ;
; spi_sck                                                     ; 0.177 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.188 ; 0.000         ;
; spi_ce0                                                     ; 0.191 ; 0.000         ;
; spi_ce1                                                     ; 0.194 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.259 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.282 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.461 ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.330 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.272  ; 0.000            ;
; clk_10mhz ; 98.211 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.472 ; 0.000            ;
; clk_10mhz ; 1.116 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.815     ; 0.000         ;
; ad9866_clk                                                  ; 5.425     ; 0.000         ;
; spi_sck                                                     ; 31.012    ; 0.000         ;
; clk_10mhz                                                   ; 49.189    ; 0.000         ;
; spi_ce0                                                     ; 1248.985  ; 0.000         ;
; spi_ce1                                                     ; 1249.018  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.605  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.678  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.671  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.211 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.580 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.317      ; 2.714      ;
; 0.603 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.221      ; 2.595      ;
; 0.603 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.221      ; 2.595      ;
; 0.603 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.221      ; 2.595      ;
; 0.639 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.374      ; 2.712      ;
; 0.639 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.374      ; 2.712      ;
; 0.639 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.374      ; 2.712      ;
; 0.639 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.374      ; 2.712      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.428      ; 2.713      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.615      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.615      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.615      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.615      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.615      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.615      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.615      ;
; 0.704 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.422      ; 2.695      ;
; 0.704 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.422      ; 2.695      ;
; 0.704 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.422      ; 2.695      ;
; 0.704 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.422      ; 2.695      ;
; 0.704 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.422      ; 2.695      ;
; 0.704 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.422      ; 2.695      ;
; 0.724 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.458      ; 2.711      ;
; 0.724 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.458      ; 2.711      ;
; 0.724 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.458      ; 2.711      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.746 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.512      ; 2.743      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.805 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.332      ; 2.504      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 0.826 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.424      ; 2.575      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.006 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.294      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[0]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.095 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.324      ; 2.206      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.097 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.554      ; 2.434      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
; 1.141 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.293      ; 2.129      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                          ;
+----------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                            ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.841    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.694      ; 0.852      ;
; 1.919    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.694      ; 0.774      ;
; 1.931    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.813      ; 0.881      ;
; 1.936    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.717      ; 0.780      ;
; 1.941    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.694      ; 0.752      ;
; 1.945    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.813      ; 0.867      ;
; 1.954    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.829      ; 0.874      ;
; 1.988    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.694      ; 0.705      ;
; 1.993    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.714      ; 0.720      ;
; 2.034    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.759      ; 0.724      ;
; 2.039    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.759      ; 0.719      ;
; 2.044    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.759      ; 0.714      ;
; 2.100    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.816      ; 0.715      ;
; 2.128    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.832      ; 0.703      ;
; 2.135    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.832      ; 0.696      ;
; 2.233    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.813      ; 0.579      ;
; 2.235    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.832      ; 0.596      ;
; 2.244    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.816      ; 0.571      ;
; 2.244    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.827      ; 0.582      ;
; 2.246    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.816      ; 0.569      ;
; 2.247    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.827      ; 0.579      ;
; 2.248    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 2.000        ; 0.808      ; 0.559      ;
; 2.268    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.827      ; 0.558      ;
; 2.276    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 2.000        ; 0.827      ; 0.550      ;
; 3.659    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.722      ; 1.062      ;
; 3.818    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.719      ; 0.900      ;
; 3.917    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.818      ; 0.900      ;
; 3.921    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.719      ; 0.797      ;
; 3.973    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0         ; spi_sck      ; spi_ce0     ; 4.000        ; 0.719      ; 0.745      ;
; 4.201    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.818      ; 0.616      ;
; 4.214    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.818      ; 0.603      ;
; 4.224    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0          ; spi_sck      ; spi_ce0     ; 4.000        ; 0.818      ; 0.593      ;
; 2497.550 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 2.243      ;
; 2497.652 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.331     ; 2.024      ;
; 2497.718 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 2.075      ;
; 2497.800 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.240     ; 1.989      ;
; 2497.817 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.191     ; 2.021      ;
; 2497.825 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 1.968      ;
; 2497.867 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.240     ; 1.922      ;
; 2497.914 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.197     ; 1.918      ;
; 2497.969 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.240     ; 1.820      ;
; 2497.985 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.191     ; 1.853      ;
; 2498.001 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.423     ; 1.583      ;
; 2498.035 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.240     ; 1.754      ;
; 2498.039 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.240     ; 1.750      ;
; 2498.082 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.197     ; 1.750      ;
; 2498.129 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 1.766      ;
; 2498.138 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 1.655      ;
; 2498.152 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 1.729      ;
; 2498.165 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.197     ; 1.667      ;
; 2498.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 1.709      ;
; 2498.192 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.051     ; 1.786      ;
; 2498.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 1.696      ;
; 2498.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 1.699      ;
; 2498.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 1.696      ;
; 2498.208 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 1.694      ;
; 2498.211 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.626      ;
; 2498.212 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.197     ; 1.620      ;
; 2498.213 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.233     ; 1.561      ;
; 2498.225 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 1.568      ;
; 2498.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 1.666      ;
; 2498.240 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.597      ;
; 2498.242 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.595      ;
; 2498.246 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.423     ; 1.338      ;
; 2498.248 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 1.654      ;
; 2498.250 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.197     ; 1.582      ;
; 2498.265 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.197     ; 1.567      ;
; 2498.274 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.563      ;
; 2498.290 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.120      ; 1.837      ;
; 2498.291 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.120      ; 1.836      ;
; 2498.292 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 1.589      ;
; 2498.295 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.542      ;
; 2498.304 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.120      ; 1.823      ;
; 2498.306 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.147     ; 1.576      ;
; 2498.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.191     ; 1.527      ;
; 2498.312 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 1.569      ;
; 2498.317 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.121     ; 1.591      ;
; 2498.317 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[5]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.331     ; 1.359      ;
; 2498.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 1.569      ;
; 2498.329 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 1.560      ;
; 2498.341 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.612      ;
; 2498.344 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 1.638      ;
; 2498.345 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 1.536      ;
; 2498.349 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.306     ; 1.352      ;
; 2498.366 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 1.538      ;
; 2498.377 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.121     ; 1.531      ;
; 2498.379 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 1.594      ;
; 2498.393 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.306     ; 1.308      ;
; 2498.396 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 1.397      ;
; 2498.399 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 1.503      ;
; 2498.399 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.438      ;
; 2498.403 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.008     ; 1.618      ;
; 2498.404 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 1.389      ;
; 2498.410 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 1.383      ;
; 2498.417 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.276     ; 1.314      ;
; 2498.418 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 1.476      ;
; 2498.420 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[1]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.289     ; 1.298      ;
; 2498.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[6]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.276     ; 1.309      ;
; 2498.431 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 1.463      ;
; 2498.438 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0         ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 1.456      ;
+----------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.421 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.527      ; 2.113      ;
; 2.501 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.613      ; 2.119      ;
; 2.523 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.527      ; 2.011      ;
; 2.596 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.613      ; 2.024      ;
; 2.623 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.512      ; 1.896      ;
; 2.623 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.512      ; 1.896      ;
; 2.654 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.422      ; 1.775      ;
; 2.716 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.523      ; 1.814      ;
; 2.720 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.523      ; 1.810      ;
; 2.749 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.521      ; 1.779      ;
; 2.751 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.521      ; 1.777      ;
; 2.758 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.674      ; 1.923      ;
; 2.758 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.674      ; 1.923      ;
; 2.769 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.509      ; 1.747      ;
; 2.809 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.609      ; 1.807      ;
; 2.809 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.609      ; 1.807      ;
; 2.848 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.775      ; 1.934      ;
; 2.848 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.775      ; 1.934      ;
; 2.865 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.527      ; 1.669      ;
; 2.931 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.622      ; 1.698      ;
; 2.931 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.622      ; 1.698      ;
; 2.941 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.509      ; 1.575      ;
; 2.945 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.509      ; 1.571      ;
; 3.067 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.613      ; 1.553      ;
; 5.486 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.466      ; 1.497      ;
; 5.608 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.690      ; 1.599      ;
; 5.626 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[1]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.715      ; 1.606      ;
; 5.856 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.690      ; 1.351      ;
; 5.898 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.809      ; 1.428      ;
; 6.056 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[0]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.863      ; 1.324      ;
; 6.093 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.690      ; 1.114      ;
; 6.230 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[3]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.059      ; 1.346      ;
; 6.383 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.842      ; 0.976      ;
; 6.447 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.883      ; 0.953      ;
; 6.503 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.059      ; 1.073      ;
; 7.016 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.870      ; 0.371      ;
; 8.396 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.703      ;
; 8.410 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.704      ;
; 8.438 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.661      ;
; 8.452 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.662      ;
; 8.458 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.641      ;
; 8.460 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.639      ;
; 8.472 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.642      ;
; 8.474 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.640      ;
; 8.512 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.587      ;
; 8.526 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.588      ;
; 8.546 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.553      ;
; 8.560 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.554      ;
; 8.565 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.534      ;
; 8.593 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.506      ;
; 8.602 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.512      ;
; 8.602 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.497      ;
; 8.602 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.075      ; 4.500      ;
; 8.607 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.492      ;
; 8.607 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.507      ;
; 8.609 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.505      ;
; 8.627 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.472      ;
; 8.629 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.470      ;
; 8.644 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.470      ;
; 8.644 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.455      ;
; 8.644 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.075      ; 4.458      ;
; 8.651 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.463      ;
; 8.660 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.151      ; 4.518      ;
; 8.664 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.435      ;
; 8.664 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.450      ;
; 8.664 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.075      ; 4.438      ;
; 8.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.448      ;
; 8.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.433      ;
; 8.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.075      ; 4.436      ;
; 8.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.448      ;
; 8.671 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.443      ;
; 8.673 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.441      ;
; 8.673 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.426      ;
; 8.674 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.425      ;
; 8.681 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.418      ;
; 8.699 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.415      ;
; 8.702 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.151      ; 4.476      ;
; 8.703 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.411      ;
; 8.708 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.406      ;
; 8.715 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.384      ;
; 8.715 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.384      ;
; 8.716 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.383      ;
; 8.718 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.381      ;
; 8.718 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.396      ;
; 8.718 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.075      ; 4.384      ;
; 8.722 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.151      ; 4.456      ;
; 8.724 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.151      ; 4.454      ;
; 8.725 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.389      ;
; 8.728 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.386      ;
; 8.730 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.384      ;
; 8.735 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.364      ;
; 8.735 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[3]         ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.001     ; 4.291      ;
; 8.736 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.363      ;
; 8.737 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.362      ;
; 8.738 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.072      ; 4.361      ;
; 8.739 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[3]         ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.001     ; 4.287      ;
; 8.740 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[9]         ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.001     ; 4.286      ;
; 8.741 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.087      ; 4.373      ;
; 8.743 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.151      ; 4.435      ;
; 8.744 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[9]         ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.001     ; 4.282      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.623 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 1.414      ;
; 2.634 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.446      ;
; 2.639 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.177      ; 1.400      ;
; 2.654 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 1.422      ;
; 2.659 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.421      ;
; 2.661 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.417      ;
; 2.664 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.416      ;
; 2.673 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.407      ;
; 2.691 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.383      ;
; 2.701 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 1.375      ;
; 2.713 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 1.362      ;
; 2.722 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.358      ;
; 2.723 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 1.352      ;
; 2.723 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.359      ;
; 2.733 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.340      ;
; 2.748 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.326      ;
; 2.753 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.325      ;
; 2.753 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.262      ; 1.371      ;
; 2.753 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.321      ;
; 2.757 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.323      ;
; 2.766 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.316      ;
; 2.768 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 1.269      ;
; 2.776 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.215      ; 1.301      ;
; 2.780 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.302      ;
; 2.783 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.295      ;
; 2.797 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 1.279      ;
; 2.797 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.262      ; 1.327      ;
; 2.800 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 1.275      ;
; 2.806 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.274      ;
; 2.814 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.264      ;
; 2.831 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.267      ; 1.298      ;
; 2.835 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.238      ;
; 2.837 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 1.239      ;
; 2.842 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 1.233      ;
; 2.845 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.180      ; 1.197      ;
; 2.848 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.269      ; 1.283      ;
; 2.859 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.215      ;
; 2.862 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 1.214      ;
; 2.863 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.215      ;
; 2.872 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 1.203      ;
; 2.876 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.198      ;
; 2.883 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.197      ;
; 2.884 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 1.153      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.189      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 1.187      ;
; 2.891 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.183      ;
; 2.904 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.169      ;
; 2.908 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.275      ; 1.344      ;
; 2.912 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.264      ; 1.214      ;
; 2.932 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.177      ; 1.107      ;
; 2.941 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.177      ; 1.098      ;
; 2.963 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.110      ;
; 2.967 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.187      ; 1.197      ;
; 2.975 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.187      ; 1.189      ;
; 2.976 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.104      ;
; 2.976 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.104      ;
; 2.991 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.191      ; 1.177      ;
; 3.002 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.191      ; 1.166      ;
; 3.007 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.071      ;
; 3.008 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.215      ; 1.069      ;
; 3.013 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.058      ;
; 3.030 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.283      ; 1.230      ;
; 3.030 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.262      ; 1.094      ;
; 3.032 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.264      ; 1.094      ;
; 3.036 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.033      ;
; 3.057 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.264      ; 1.069      ;
; 3.064 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 1.011      ;
; 3.065 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.215      ; 1.012      ;
; 3.072 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 0.997      ;
; 3.081 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 0.997      ;
; 3.082 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 0.998      ;
; 3.089 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 0.989      ;
; 3.091 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 0.987      ;
; 3.093 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.989      ;
; 3.106 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.182      ; 0.938      ;
; 3.122 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 0.962      ;
; 3.124 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.275      ; 1.128      ;
; 3.128 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 0.952      ;
; 3.128 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 0.941      ;
; 3.130 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 0.945      ;
; 3.131 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 0.944      ;
; 3.136 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.185      ; 1.026      ;
; 3.141 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 0.937      ;
; 3.141 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.941      ;
; 3.144 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 0.930      ;
; 3.149 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.275      ; 1.103      ;
; 3.153 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 0.931      ;
; 3.160 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.922      ;
; 3.161 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 0.908      ;
; 3.162 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 0.916      ;
; 3.169 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 0.911      ;
; 3.169 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.275      ; 1.083      ;
; 3.170 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.275      ; 1.082      ;
; 3.182 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.900      ;
; 3.196 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 0.878      ;
; 3.197 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.429      ; 1.094      ;
; 3.204 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.269      ; 0.927      ;
; 3.206 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.213      ; 0.869      ;
; 3.212 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.124      ; 0.774      ;
; 3.213 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 0.860      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.663 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 1.063      ;
; 2.709 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.270     ; 0.998      ;
; 2.752 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.065     ; 1.160      ;
; 2.755 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.065     ; 1.157      ;
; 2.763 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.244     ; 0.970      ;
; 2.765 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.967      ;
; 2.773 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.787      ;
; 2.773 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.065     ; 1.139      ;
; 2.774 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.786      ;
; 2.774 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.786      ;
; 2.776 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.270     ; 0.931      ;
; 2.776 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.273     ; 0.928      ;
; 2.780 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.947      ;
; 2.781 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.779      ;
; 2.783 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.308     ; 0.771      ;
; 2.785 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.775      ;
; 2.788 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.307     ; 0.767      ;
; 2.788 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.939      ;
; 2.793 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.767      ;
; 2.794 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.071     ; 1.112      ;
; 2.795 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.938      ;
; 2.797 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.935      ;
; 2.798 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.929      ;
; 2.798 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.929      ;
; 2.801 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.931      ;
; 2.806 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.927      ;
; 2.807 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.926      ;
; 2.808 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.919      ;
; 2.809 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.918      ;
; 2.810 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.922      ;
; 2.815 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.918      ;
; 2.816 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.917      ;
; 2.817 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.234     ; 0.811      ;
; 2.819 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.908      ;
; 2.823 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.909      ;
; 2.832 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.900      ;
; 2.834 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.898      ;
; 2.839 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.894      ;
; 2.840 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.893      ;
; 2.848 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.257     ; 0.757      ;
; 2.850 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.304     ; 0.708      ;
; 2.868 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.249     ; 0.860      ;
; 2.872 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.273     ; 0.832      ;
; 2.875 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.273     ; 0.829      ;
; 2.889 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.240     ; 0.848      ;
; 2.892 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.307     ; 0.663      ;
; 2.894 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.271     ; 0.812      ;
; 2.895 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.240     ; 0.842      ;
; 2.903 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.070     ; 1.004      ;
; 2.907 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.172     ; 0.898      ;
; 2.915 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.071     ; 0.991      ;
; 2.916 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.070     ; 0.991      ;
; 2.918 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.270     ; 0.789      ;
; 2.922 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 0.807      ;
; 2.923 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.637      ;
; 2.923 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.243     ; 0.811      ;
; 2.924 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.804      ;
; 2.925 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.307     ; 0.630      ;
; 2.925 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.307     ; 0.630      ;
; 2.926 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 0.626      ;
; 2.929 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.270     ; 0.778      ;
; 2.931 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 0.629      ;
; 2.934 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 0.792      ;
; 2.935 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.204     ; 0.838      ;
; 2.945 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.270     ; 0.762      ;
; 2.946 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.270     ; 0.761      ;
; 2.949 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.273     ; 0.755      ;
; 2.952 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.257     ; 0.653      ;
; 2.953 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.270     ; 0.754      ;
; 2.954 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.950      ;
; 2.955 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.246     ; 0.776      ;
; 2.956 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 0.596      ;
; 2.961 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 0.591      ;
; 2.961 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.767      ;
; 2.966 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.206     ; 0.805      ;
; 2.968 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.760      ;
; 2.969 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 0.583      ;
; 2.969 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.759      ;
; 2.971 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 0.581      ;
; 2.973 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.299     ; 0.590      ;
; 2.974 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.305     ; 0.583      ;
; 2.978 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 0.574      ;
; 2.979 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.206     ; 0.792      ;
; 2.980 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.748      ;
; 2.982 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.076     ; 0.919      ;
; 2.982 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.076     ; 0.919      ;
; 2.983 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.233     ; 0.646      ;
; 2.993 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.135     ; 0.734      ;
; 2.994 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.299     ; 0.569      ;
; 2.996 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.732      ;
; 2.997 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.731      ;
; 3.007 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.721      ;
; 3.012 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.257     ; 0.593      ;
; 3.012 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.265     ; 0.585      ;
; 3.042 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.862      ;
; 3.051 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 0.675      ;
; 3.059 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 0.667      ;
; 3.065 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 0.487      ;
; 3.067 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.837      ;
; 3.071 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.271     ; 0.635      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.532 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 1.984      ; 3.119      ;
; 3.709 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.001      ; 2.956      ;
; 3.761 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.003      ; 2.905      ;
; 3.774 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.000      ; 2.985      ;
; 3.778 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.001      ; 2.981      ;
; 3.780 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.002      ; 2.980      ;
; 3.810 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.005      ; 2.859      ;
; 3.811 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.004      ; 2.856      ;
; 4.074 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.002      ; 2.686      ;
; 3.739 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 1.980      ; 2.905      ;
; 4.118 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 1.989      ; 2.535      ;
; 4.130 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 1.989      ; 2.618      ;
; 4.180 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.001      ; 2.579      ;
; 8.759 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 1.984      ; 2.892      ;
; 8.762 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.059      ; 2.961      ;
; 8.763 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.058      ; 2.958      ;
; 8.862 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.057      ; 2.858      ;
; 8.897 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.056      ; 2.917      ;
; 8.936 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.001      ; 2.729      ;
; 8.959 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.043      ; 2.748      ;
; 8.975 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.034      ; 2.723      ;
; 9.005 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.001      ; 2.754      ;
; 9.007 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.002      ; 2.753      ;
; 9.040 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.000      ; 2.719      ;
; 9.047 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 1.989      ; 2.701      ;
; 9.146 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.001      ; 2.613      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 8.862  ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.269     ; 5.449      ;
; 9.917  ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.292     ; 4.371      ;
; 9.943  ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.266     ; 4.371      ;
; 10.176 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.034     ; 4.370      ;
; 10.295 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.650     ; 3.635      ;
; 10.384 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.223     ; 3.973      ;
; 10.617 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.650     ; 3.313      ;
; 10.942 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.467     ; 3.171      ;
; 12.025 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.266     ; 2.289      ;
; 12.026 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.266     ; 2.288      ;
; 12.256 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.033     ; 2.291      ;
; 12.259 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.033     ; 2.288      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.298      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.352 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.268      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.508 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.367     ; 2.112      ;
; 97.552 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.268      ;
; 97.552 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.268      ;
; 97.552 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.268      ;
; 97.582 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.238      ;
; 97.582 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.238      ;
; 97.582 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.238      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.603 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.350      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.607 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.346      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.688 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.265      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.733 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 2.221      ;
; 97.738 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.082      ;
; 97.738 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.082      ;
; 97.738 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.167     ; 2.082      ;
; 97.739 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.214      ;
; 97.743 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.210      ;
; 97.760 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.193      ;
; 97.760 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.193      ;
; 97.760 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.193      ;
; 97.760 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.193      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.140     ; 1.737      ;
; 2498.160 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.140     ; 1.707      ;
; 2498.179 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.783      ;
; 2498.190 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.767      ;
; 2498.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.758      ;
; 2498.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.742      ;
; 2498.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.660      ;
; 2498.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.658      ;
; 2498.243 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.638      ;
; 2498.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.635      ;
; 2498.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.055      ; 1.793      ;
; 2498.292 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 1.602      ;
; 2498.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.055      ; 1.768      ;
; 2498.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 1.577      ;
; 2498.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 1.615      ;
; 2498.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.060     ; 1.620      ;
; 2498.365 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 1.590      ;
; 2498.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.060     ; 1.595      ;
; 2498.396 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.485      ;
; 2498.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.476      ;
; 2498.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.476      ;
; 2498.415 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.517      ;
; 2498.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.455      ;
; 2498.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.446      ;
; 2498.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.441      ;
; 2498.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.200     ; 1.341      ;
; 2498.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 1.440      ;
; 2498.508 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 1.438      ;
; 2498.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.001      ; 1.486      ;
; 2498.528 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.429      ;
; 2498.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 1.340      ;
; 2498.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.174     ; 1.250      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.174     ; 1.185      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.449     ; 0.890      ;
; 2498.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 1.234      ;
; 2498.678 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 1.268      ;
; 2498.690 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 1.256      ;
; 2498.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 1.233      ;
; 2498.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.244     ; 1.049      ;
; 2498.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.196      ;
; 2498.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 1.145      ;
; 2498.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.161      ;
; 2498.809 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 1.137      ;
; 2498.811 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.146      ;
; 2498.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 1.134      ;
; 2498.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.118      ;
; 2498.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.148      ;
; 2498.833 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 1.064      ;
; 2498.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.274      ;
; 2498.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.139     ; 1.050      ;
; 2498.843 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.072     ; 1.114      ;
; 2498.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.113      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2601.822 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.251      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.082 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.083     ; 1.988      ;
; 2602.955 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 1.118      ;
; 2602.962 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 1.111      ;
; 2603.122 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 0.951      ;
; 5205.684 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.601      ;
; 5205.705 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.580      ;
; 5205.743 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.541      ;
; 5205.743 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.541      ;
; 5205.743 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.541      ;
; 5205.743 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.541      ;
; 5205.745 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.540      ;
; 5205.802 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.484      ;
; 5205.823 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.463      ;
; 5205.843 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.441      ;
; 5205.843 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.441      ;
; 5205.843 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.441      ;
; 5205.843 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.441      ;
; 5205.843 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.441      ;
; 5205.843 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.441      ;
; 5205.861 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.424      ;
; 5205.861 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.424      ;
; 5205.861 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.424      ;
; 5205.861 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.424      ;
; 5205.863 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.423      ;
; 5205.888 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.397      ;
; 5205.888 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.397      ;
; 5205.888 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.397      ;
; 5205.888 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.397      ;
; 5205.915 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.370      ;
; 5205.931 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.353      ;
; 5205.931 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.353      ;
; 5205.931 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.353      ;
; 5205.931 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.353      ;
; 5205.936 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.349      ;
; 5205.961 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.324      ;
; 5205.961 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.324      ;
; 5205.961 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.324      ;
; 5205.961 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.324      ;
; 5205.961 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.324      ;
; 5205.961 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.324      ;
; 5205.965 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.319      ;
; 5205.965 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.319      ;
; 5205.965 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.319      ;
; 5205.965 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.319      ;
; 5205.976 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.309      ;
; 5205.987 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.298      ;
; 5205.987 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.298      ;
; 5205.987 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.298      ;
; 5205.987 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.298      ;
; 5205.987 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.298      ;
; 5205.987 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.298      ;
; 5206.007 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.279      ;
; 5206.018 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.267      ;
; 5206.028 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.257      ;
; 5206.030 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.254      ;
; 5206.030 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.254      ;
; 5206.030 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.254      ;
; 5206.030 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.254      ;
; 5206.030 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.254      ;
; 5206.030 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.254      ;
; 5206.039 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.246      ;
; 5206.049 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.236      ;
; 5206.050 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.235      ;
; 5206.064 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.220      ;
; 5206.064 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.220      ;
; 5206.064 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.220      ;
; 5206.064 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.220      ;
; 5206.064 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.220      ;
; 5206.064 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.220      ;
; 5206.073 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.211      ;
; 5206.073 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.211      ;
; 5206.073 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.211      ;
; 5206.073 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.211      ;
; 5206.076 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.210      ;
; 5206.077 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.207      ;
; 5206.077 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.207      ;
; 5206.077 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.207      ;
; 5206.077 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.207      ;
; 5206.079 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.206      ;
; 5206.080 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.206      ;
; 5206.089 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.196      ;
; 5206.097 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.189      ;
; 5206.112 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.174      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.001 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.281      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.005 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.277      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.009 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.275      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.047 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.237      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.085 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.199      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.125 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.160      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.129 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.156      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.133 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.154      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.111      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.171 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.116      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.180 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 3.102      ;
; 33330.209 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.078      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.122 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.178      ; 0.384      ;
; 0.139 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.497      ;
; 0.141 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.161      ; 0.386      ;
; 0.142 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.500      ;
; 0.142 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.161      ; 0.387      ;
; 0.147 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.505      ;
; 0.152 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.161      ; 0.397      ;
; 0.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[4]                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.091      ; 0.330      ;
; 0.156 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~porta_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.223      ; 0.483      ;
; 0.167 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[3]                                                 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[3]                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.080      ; 0.331      ;
; 0.167 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[4]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.226      ; 0.497      ;
; 0.173 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~porta_address_reg0                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.215      ; 0.492      ;
; 0.174 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[2]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.226      ; 0.504      ;
; 0.184 ; transmitter:transmitter_inst|CicInterpM5:in2|q0[18]                                                                                     ; transmitter:transmitter_inst|CicInterpM5:in2|dq0[18]                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.127      ; 0.395      ;
; 0.184 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.212      ; 0.500      ;
; 0.186 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~porta_address_reg0                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.207      ; 0.497      ;
; 0.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[4]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.325      ;
; 0.193 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.178      ; 0.455      ;
; 0.193 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                            ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.208      ; 0.485      ;
; 0.193 ; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[2]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.189      ; 0.486      ;
; 0.194 ; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[4]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.189      ; 0.487      ;
; 0.196 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[3]                                                 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~porta_address_reg0                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.207      ; 0.507      ;
; 0.198 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                         ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|out_data[6]                                                                                                ; DACDp[6]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; transmitter:transmitter_inst|out_data[9]                                                                                                ; DACDp[9]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; transmitter:transmitter_inst|out_data[7]                                                                                                ; DACDp[7]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.337      ;
; 0.203 ; transmitter:transmitter_inst|out_data[1]                                                                                                ; DACDp[1]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[13]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[12]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.207      ; 0.494      ;
; 0.203 ; transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[11]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[10]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.207      ; 0.494      ;
; 0.203 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                             ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[7]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[7]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[9]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[20]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[19]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.207      ; 0.495      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[4]                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; transmitter:transmitter_inst|out_data[4]                                                                                                ; DACDp[4]                                                                                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[6]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[5]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[5]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5]                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][1]                                                                                   ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][1]                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[11]                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[6]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[10]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[10]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.140 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.369      ; 0.593      ;
; 0.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.369      ; 0.596      ;
; 0.180 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.307      ;
; 0.188 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.314      ;
; 0.206 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.369      ; 0.659      ;
; 0.212 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.331      ;
; 0.259 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.382      ;
; 0.278 ; reset_handler:reset_handler_inst|reset             ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.375      ; 0.737      ;
; 0.293 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.305 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.316 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.436      ;
; 0.340 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.459      ;
; 0.340 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.449      ;
; 0.362 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.369      ; 0.815      ;
; 0.362 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.481      ;
; 0.365 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.369      ; 0.818      ;
; 0.367 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.486      ;
; 0.368 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.487      ;
; 0.374 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.501      ;
; 0.392 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.519      ;
; 0.409 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.177      ; 0.670      ;
; 0.428 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.369      ; 0.881      ;
; 0.431 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.550      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 0.561      ;
; 0.444 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.569      ;
; 0.452 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.572      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.065      ; 0.326      ;
; 0.178 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.065      ; 0.327      ;
; 0.189 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.319      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.321      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.206 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.318      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.314      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.320      ;
; 0.215 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.325      ;
; 0.215 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.326      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.326      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.326      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.326      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.327      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.328      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.325      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.326      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.245 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.065      ; 0.394      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.372      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.372      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_slave:spi_slave_rx_inst|treg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.373      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.373      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.373      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.372      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.375      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.375      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.390      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.377      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.376      ;
; 0.264 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.391      ;
; 0.267 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.394      ;
; 0.270 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.382      ;
; 0.271 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.399      ;
; 0.275 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.385      ;
; 0.276 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.031      ; 0.391      ;
; 0.277 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.387      ;
; 0.279 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.031      ; 0.394      ;
; 0.280 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.388      ;
; 0.282 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.390      ;
; 0.284 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.393      ;
; 0.285 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 0.000        ; 1.393      ; 1.792      ;
; 0.285 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 0.000        ; 1.393      ; 1.792      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.205 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.236 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.356      ;
; 0.285 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.296 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.311 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.335 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.340 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.363 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.364 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.486      ;
; 0.367 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.387 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.700      ;
; 0.405 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.731      ;
; 0.407 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.527      ;
; 0.409 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.735      ;
; 0.414 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.740      ;
; 0.423 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.749      ;
; 0.425 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.751      ;
; 0.435 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.761      ;
; 0.442 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.768      ;
; 0.442 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.768      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.448 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.450 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.452 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.778      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.261 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.380      ;
; 0.266 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.385      ;
; 0.270 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.389      ;
; 0.274 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.393      ;
; 0.286 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.408      ;
; 0.302 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.421      ;
; 0.303 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.422      ;
; 0.303 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.422      ;
; 0.305 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.319 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.438      ;
; 0.323 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.442      ;
; 0.344 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.463      ;
; 0.409 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.528      ;
; 0.444 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.563      ;
; 0.451 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.570      ;
; 0.452 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.571      ;
; 0.454 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.459 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.580      ;
; 0.463 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.582      ;
; 0.463 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.583      ;
; 0.467 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.586      ;
; 0.469 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.473 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.592      ;
; 0.499 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.618      ;
; 0.501 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.620      ;
; 0.515 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.633      ;
; 0.517 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.636      ;
; 0.518 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.636      ;
; 0.519 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.646      ;
; 0.529 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.648      ;
; 0.529 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.648      ;
; 0.530 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.649      ;
; 0.532 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.649      ;
; 0.532 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.652      ;
; 0.535 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.550 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.669      ;
; 0.562 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.681      ;
; 0.581 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.700      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.336      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.215 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.325      ;
; 0.219 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.329      ;
; 0.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.331      ;
; 0.223 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.333      ;
; 0.223 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.333      ;
; 0.226 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.339      ;
; 0.234 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.347      ;
; 0.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.380      ;
; 0.241 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.386      ;
; 0.245 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.144      ; 0.493      ;
; 0.254 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.399      ;
; 0.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.403      ;
; 0.262 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.373      ;
; 0.267 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.377      ;
; 0.274 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.386      ;
; 0.275 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.388      ;
; 0.279 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.269      ; 0.652      ;
; 0.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.391      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.393      ;
; 0.289 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.434      ;
; 0.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.403      ;
; 0.293 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.438      ;
; 0.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.405      ;
; 0.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.404      ;
; 0.295 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.406      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.504      ;
; 0.300 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.413      ;
; 0.300 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.413      ;
; 0.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.505      ;
; 0.303 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.414      ;
; 0.303 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 0.593      ;
; 0.312 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.422      ;
; 0.313 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.402      ;
; 0.319 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.527      ;
; 0.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.097      ; 0.501      ;
; 0.321 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.529      ;
; 0.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.433      ;
; 0.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.514      ;
; 0.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.434      ;
; 0.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.433      ;
; 0.324 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.435      ;
; 0.325 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.435      ;
; 0.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.471      ;
; 0.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.441      ;
; 0.328 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.439      ;
; 0.329 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.440      ;
; 0.330 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.443      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.471      ;
; 0.334 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.445      ;
; 0.340 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.532      ;
; 0.345 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.537      ;
; 0.346 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.459      ;
; 0.348 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.461      ;
; 0.352 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.465      ;
; 0.352 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.203      ; 0.659      ;
; 0.353 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.464      ;
; 0.355 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.063      ; 0.502      ;
; 0.357 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.499      ;
; 0.358 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.109      ; 0.551      ;
; 0.360 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.473      ;
; 0.365 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.203      ; 0.672      ;
; 0.366 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.063      ; 0.533      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.203      ; 0.678      ;
; 0.371 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.063      ; 0.538      ;
; 0.372 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.485      ;
; 0.373 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.515      ;
; 0.378 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.467      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.493      ;
; 0.390 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.203      ; 0.697      ;
; 0.395 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.508      ;
; 0.403 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.516      ;
; 0.412 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.525      ;
; 0.412 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.267      ; 0.763      ;
; 0.422 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.029     ; 0.497      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.177     ; 0.332      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.517      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.307      ;
; 0.212 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.325      ;
; 0.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.373      ;
; 0.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.381      ;
; 0.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.387      ;
; 0.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.406      ;
; 0.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.416      ;
; 0.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.399      ;
; 0.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.090      ; 0.496      ;
; 0.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.090      ; 0.498      ;
; 0.327 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.439      ;
; 0.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.440      ;
; 0.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.442      ;
; 0.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.443      ;
; 0.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.414      ;
; 0.332 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.444      ;
; 0.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.591      ;
; 0.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.033      ; 0.519      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.475      ;
; 0.397 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.703      ;
; 0.398 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.510      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.513      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.611      ;
; 0.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.519      ;
; 0.414 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.522      ;
; 0.418 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.526      ;
; 0.419 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.725      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.530      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.537      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.640      ;
; 0.434 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.140      ; 0.678      ;
; 0.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.103      ; 0.655      ;
; 0.449 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.557      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.573      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.671      ;
; 0.464 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.576      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 0.591      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.688      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.785      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.575      ;
; 0.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.671      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 0.684      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.812      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.082      ; 0.692      ;
; 0.508 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.082      ; 0.694      ;
; 0.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 0.687      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.622      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.082      ; 0.696      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.683      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.684      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.082      ; 0.699      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.082      ; 0.699      ;
; 0.517 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.691      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 0.700      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.693      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.700      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.832      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 0.644      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.082      ; 0.717      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.709      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.707      ;
; 0.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.656      ;
; 0.545 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.657      ;
; 0.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.664      ;
; 0.555 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.667      ;
; 0.558 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.140      ; 0.782      ;
; 0.579 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.885      ;
; 0.582 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 0.697      ;
; 0.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.806      ;
; 0.597 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.807      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.712      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.712      ;
; 0.628 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.838      ;
; 0.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.721      ;
; 0.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.099      ; 0.841      ;
; 0.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.755      ;
; 0.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.814      ;
; 0.646 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.096      ; 0.846      ;
; 0.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.864      ;
; 0.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.823      ;
; 0.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.963      ;
; 0.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.743      ;
; 0.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.783      ;
; 0.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.784      ;
; 0.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.786      ;
; 0.692 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.082      ; 0.878      ;
; 0.699 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 0.877      ;
; 0.703 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.913      ;
; 0.703 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.877      ;
; 0.725 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.231      ; 1.060      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.259 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.125      ; 2.489      ;
; 0.263 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.124      ; 2.492      ;
; 0.269 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.125      ; 2.499      ;
; 0.274 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.126      ; 2.505      ;
; 0.276 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.125      ; 2.506      ;
; 0.364 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.113      ; 2.582      ;
; 0.264 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.103      ; 2.472      ;
; 0.389 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.108      ; 2.602      ;
; 0.439 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.059      ; 2.603      ;
; 0.483 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.075      ; 2.663      ;
; 0.487 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.075      ; 2.667      ;
; 0.528 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.074      ; 2.707      ;
; 0.551 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.072      ; 2.728      ;
; 5.160 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.113      ; 2.398      ;
; 5.178 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.103      ; 2.406      ;
; 5.224 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.125      ; 2.474      ;
; 5.264 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.113      ; 2.502      ;
; 5.279 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.126      ; 2.530      ;
; 5.329 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.129      ; 2.583      ;
; 5.333 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.129      ; 2.587      ;
; 5.477 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.124      ; 2.726      ;
; 5.495 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.125      ; 2.745      ;
; 5.499 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.128      ; 2.752      ;
; 5.510 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.126      ; 2.761      ;
; 5.513 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.125      ; 2.763      ;
; 5.626 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.108      ; 2.859      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.282 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.568      ;
; 0.294 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.345      ; 0.546      ;
; 0.305 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.582      ; 0.794      ;
; 0.311 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.429      ; 0.647      ;
; 0.313 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.345      ; 0.565      ;
; 0.315 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.582      ; 0.804      ;
; 0.332 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.429      ; 0.668      ;
; 0.333 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.429      ; 0.669      ;
; 0.339 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.582      ; 0.828      ;
; 0.344 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 0.837      ;
; 0.344 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.432      ; 0.683      ;
; 0.345 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.419      ; 0.878      ;
; 0.345 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.419      ; 0.878      ;
; 0.353 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.585      ; 0.845      ;
; 0.363 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.577      ; 0.847      ;
; 0.365 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.382      ; 0.654      ;
; 0.366 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.656      ;
; 0.367 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.657      ;
; 0.369 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.424      ; 0.700      ;
; 0.369 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.433      ; 0.709      ;
; 0.371 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 0.652      ;
; 0.372 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.384      ; 0.663      ;
; 0.372 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.654      ;
; 0.377 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 0.870      ;
; 0.379 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.669      ;
; 0.379 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 0.660      ;
; 0.382 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.382      ; 0.671      ;
; 0.385 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.671      ;
; 0.385 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 0.662      ;
; 0.386 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.584      ; 0.877      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.675      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 0.670      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.671      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 0.674      ;
; 0.401 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 0.682      ;
; 0.401 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 0.678      ;
; 0.409 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.579      ; 0.895      ;
; 0.415 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.385      ; 0.707      ;
; 0.417 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 0.694      ;
; 0.418 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.577      ; 0.902      ;
; 0.424 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 0.958      ;
; 0.424 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.419      ; 0.957      ;
; 0.434 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.577      ; 0.918      ;
; 0.435 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.348      ; 0.690      ;
; 0.436 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.334      ; 0.884      ;
; 0.441 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.348      ; 0.696      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.735      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 0.734      ;
; 0.455 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.291      ; 0.653      ;
; 0.456 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.432      ; 0.795      ;
; 0.457 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.584      ; 0.948      ;
; 0.458 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.291      ; 0.656      ;
; 0.465 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.432      ; 0.804      ;
; 0.468 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.291      ; 0.666      ;
; 0.471 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.291      ; 0.669      ;
; 0.476 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.759      ;
; 0.488 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.770      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.781      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.384      ; 0.783      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.790      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.791      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.384      ; 0.798      ;
; 0.508 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 0.785      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.427      ; 1.053      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.385      ; 0.809      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.802      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.801      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.814      ;
; 0.531 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.819      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.385      ; 0.824      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.819      ;
; 0.538 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 0.815      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.339      ; 1.002      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.348      ; 0.806      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.335      ; 1.001      ;
; 0.560 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.850      ;
; 0.560 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.339      ; 1.013      ;
; 0.563 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.849      ;
; 0.564 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.850      ;
; 0.565 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.335      ; 1.014      ;
; 0.571 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.382      ; 0.860      ;
; 0.572 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.858      ;
; 0.574 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 0.851      ;
; 0.580 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 0.865      ;
; 0.581 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.864      ;
; 0.600 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 0.877      ;
; 0.604 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.426      ; 0.937      ;
; 0.616 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 0.895      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.420      ; 1.157      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.426      ; 0.956      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.424      ; 0.956      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 0.911      ;
; 0.645 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.931      ;
; 0.648 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.936      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.948      ;
; 0.675 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 0.956      ;
; 0.686 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.935      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.954      ;
; 0.710 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.426      ; 1.043      ;
; 0.729 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.011      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.461 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.625      ;
; 0.477 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 0.468      ;
; 0.478 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.073     ; 0.519      ;
; 0.497 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 0.488      ;
; 0.544 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 0.715      ;
; 0.547 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.079     ; 0.582      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.717      ;
; 0.568 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.732      ;
; 0.571 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.735      ;
; 0.588 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.561      ;
; 0.593 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 0.584      ;
; 0.600 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 0.591      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.047      ; 0.771      ;
; 0.631 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.118     ; 0.420      ;
; 0.635 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.118     ; 0.424      ;
; 0.636 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.079     ; 0.671      ;
; 0.642 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.047      ; 0.803      ;
; 0.645 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.151     ; 0.401      ;
; 0.659 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.049      ; 0.822      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.079     ; 0.705      ;
; 0.676 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.421      ;
; 0.682 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.427      ;
; 0.687 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.118     ; 0.683      ;
; 0.693 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.666      ;
; 0.694 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.077     ; 0.731      ;
; 0.694 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.667      ;
; 0.695 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.668      ;
; 0.697 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.051      ; 0.862      ;
; 0.698 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.864      ;
; 0.705 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.678      ;
; 0.706 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.872      ;
; 0.708 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 0.777      ;
; 0.709 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.120     ; 0.703      ;
; 0.709 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 0.700      ;
; 0.710 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.115     ; 0.709      ;
; 0.713 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.686      ;
; 0.719 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.633      ;
; 0.722 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.636      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.118     ; 0.514      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.639      ;
; 0.726 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.110     ; 0.523      ;
; 0.730 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.644      ;
; 0.732 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.112     ; 0.734      ;
; 0.733 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.112     ; 0.735      ;
; 0.735 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.144     ; 0.705      ;
; 0.737 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.651      ;
; 0.742 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.656      ;
; 0.746 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.660      ;
; 0.748 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.567      ;
; 0.750 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.151     ; 0.506      ;
; 0.752 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.666      ;
; 0.756 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.121     ; 0.749      ;
; 0.759 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.504      ;
; 0.761 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.157     ; 0.511      ;
; 0.762 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.151     ; 0.518      ;
; 0.765 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.510      ;
; 0.766 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.739      ;
; 0.771 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.516      ;
; 0.772 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.110     ; 0.569      ;
; 0.778 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.523      ;
; 0.781 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.526      ;
; 0.781 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.695      ;
; 0.782 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.144     ; 0.752      ;
; 0.788 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.144     ; 0.758      ;
; 0.796 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.154     ; 0.549      ;
; 0.798 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.159     ; 0.546      ;
; 0.802 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.154     ; 0.555      ;
; 0.803 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.159     ; 0.551      ;
; 0.803 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.162     ; 0.548      ;
; 0.804 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.051      ; 0.969      ;
; 0.809 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 0.980      ;
; 0.826 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 0.997      ;
; 0.830 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.001      ;
; 0.833 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.160     ; 0.580      ;
; 0.840 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.115     ; 0.839      ;
; 0.852 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.144     ; 0.822      ;
; 0.856 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.775      ;
; 0.861 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.780      ;
; 0.861 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.780      ;
; 0.865 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.784      ;
; 0.869 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.110     ; 0.666      ;
; 0.870 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.157     ; 0.620      ;
; 0.870 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.141     ; 0.843      ;
; 0.874 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.788      ;
; 0.875 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.794      ;
; 0.875 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.794      ;
; 0.877 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.796      ;
; 0.877 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.796      ;
; 0.881 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.795      ;
; 0.884 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.803      ;
; 0.884 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.803      ;
; 0.885 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.804      ;
; 0.885 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.799      ;
; 0.886 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.805      ;
; 0.891 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.805      ;
; 0.891 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.710      ;
; 0.892 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.806      ;
; 0.893 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.807      ;
; 0.893 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.012      ; 0.812      ;
; 0.901 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.007      ; 0.815      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.330  ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.967     ; 2.173      ;
; 9.332  ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.967     ; 2.175      ;
; 9.554  ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.191     ; 2.173      ;
; 9.555  ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.191     ; 2.174      ;
; 10.512 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.384     ; 2.938      ;
; 10.774 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.560     ; 3.024      ;
; 10.933 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.150     ; 3.593      ;
; 10.963 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.969     ; 3.804      ;
; 11.062 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.560     ; 3.312      ;
; 11.185 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.191     ; 3.804      ;
; 11.210 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.216     ; 3.804      ;
; 12.085 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.194     ; 4.701      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.272 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.718      ;
; 2.272 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.718      ;
; 2.272 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.718      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.085      ; 1.720      ;
; 2.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.109      ; 1.740      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.124      ; 1.735      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.116      ; 1.725      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.115      ; 1.718      ;
; 2.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.733      ;
; 2.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.733      ;
; 2.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.733      ;
; 2.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.733      ;
; 2.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.733      ;
; 2.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.733      ;
; 2.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.733      ;
; 2.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.723      ;
; 2.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.723      ;
; 2.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.723      ;
; 2.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.723      ;
; 2.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.723      ;
; 2.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.723      ;
; 2.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.723      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.131      ; 1.725      ;
; 2.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.166      ; 1.723      ;
; 2.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.166      ; 1.723      ;
; 2.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.166      ; 1.723      ;
; 2.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.166      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.184      ; 1.723      ;
; 2.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.214      ; 1.726      ;
; 2.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.214      ; 1.726      ;
; 2.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.214      ; 1.726      ;
; 2.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.214      ; 1.726      ;
; 2.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.214      ; 1.726      ;
; 2.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.214      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.216      ; 1.726      ;
; 2.473 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.220      ; 1.724      ;
; 2.473 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.220      ; 1.724      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.726      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.726      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.726      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.211 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 1.728      ;
; 98.216 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.728      ;
; 98.216 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.728      ;
; 98.216 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.728      ;
; 98.216 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.728      ;
; 98.399 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.138      ; 1.726      ;
; 98.399 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.138      ; 1.726      ;
; 98.411 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.152      ; 1.728      ;
; 98.411 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.152      ; 1.728      ;
; 98.411 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.152      ; 1.728      ;
; 98.510 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.249      ; 1.726      ;
; 98.514 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.253      ; 1.726      ;
; 98.514 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.253      ; 1.726      ;
; 98.514 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.253      ; 1.726      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.472 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.975      ; 1.561      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.474 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.974      ; 1.562      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.483 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.976      ; 1.573      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.527 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.923      ; 1.564      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.914      ; 1.572      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.635 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.807      ; 1.556      ;
; 0.985 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.465      ; 1.564      ;
; 0.985 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.465      ; 1.564      ;
; 0.985 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.465      ; 1.564      ;
; 0.985 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.465      ; 1.564      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.116 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.364      ; 1.564      ;
; 1.116 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.364      ; 1.564      ;
; 1.116 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.364      ; 1.564      ;
; 1.120 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.360      ; 1.564      ;
; 1.232 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.250      ; 1.566      ;
; 1.232 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.250      ; 1.566      ;
; 1.232 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.250      ; 1.566      ;
; 1.244 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.236      ; 1.564      ;
; 1.244 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.236      ; 1.564      ;
; 1.435 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 1.566      ;
; 1.435 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 1.566      ;
; 1.435 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 1.566      ;
; 1.435 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.439 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 1.566      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.040      ; 1.564      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.040      ; 1.564      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.040      ; 1.564      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 79
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.557
Worst Case Available Settling Time: 20.980 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.112     ; 0.122 ; 0.477    ; 0.472   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2598.782  ; 0.185 ; N/A      ; N/A     ; 2603.373            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.442 ; 0.188 ; N/A      ; N/A     ; 16665.872           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 1.826     ; 0.259 ; N/A      ; N/A     ; 4.503               ;
;  ad9866_clk                                                  ; 2.421     ; 0.122 ; N/A      ; N/A     ; 5.425               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 93.913    ; 0.140 ; 96.124   ; 1.116   ; 49.189              ;
;  spi_ce0                                                     ; 0.209     ; 0.191 ; N/A      ; N/A     ; 1248.985            ;
;  spi_ce1                                                     ; 2495.683  ; 0.194 ; N/A      ; N/A     ; 1249.018            ;
;  spi_sck                                                     ; 0.112     ; 0.177 ; 0.477    ; 0.472   ; 31.012              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.796     ; 0.282 ; N/A      ; N/A     ; 1249.282            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.751     ; 0.461 ; N/A      ; N/A     ; 1249.367            ;
;  virt_ad9866_txclk                                           ; 3.428     ; 9.330 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pistrobe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463434     ; 0          ; 12         ; 12         ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 532        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 111        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463434     ; 0          ; 12         ; 12         ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 532        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 111        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sat Aug 25 14:09:26 2018
Info: Command: quartus_sta radioberry -c radioberry-10CL016
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_ngk1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(96): rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332049): Ignored set_max_delay at radioberry.sdc(96): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
    Info (332050): set_max_delay -from rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332174): Ignored filter at radioberry.sdc(104): reset_handler:reset_handler_inst|reset~_Duplicate_1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
Warning (332049): Ignored set_max_delay at radioberry.sdc(104): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx_inst|rdata[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
Warning (332049): Ignored set_max_delay at radioberry.sdc(105): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 105
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx2_inst|treg[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 105
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.112               0.000 spi_sck 
    Info (332119):     0.293               0.000 spi_ce0 
    Info (332119):     0.751               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.796               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.883               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.553               0.000 ad9866_clk 
    Info (332119):     3.428               0.000 virt_ad9866_txclk 
    Info (332119):    93.913               0.000 clk_10mhz 
    Info (332119):  2495.683               0.000 spi_ce1 
    Info (332119):  2598.782               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33325.442               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 ad9866_clk 
    Info (332119):     0.435               0.000 clk_10mhz 
    Info (332119):     0.439               0.000 spi_sck 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.455               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.476               0.000 spi_ce0 
    Info (332119):     0.477               0.000 spi_ce1 
    Info (332119):     0.669               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.964               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.463               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    12.610               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.477               0.000 spi_sck 
    Info (332119):    96.124               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 2.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.088               0.000 spi_sck 
    Info (332119):     2.623               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.551               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.756               0.000 ad9866_clk 
    Info (332119):    31.553               0.000 spi_sck 
    Info (332119):    49.555               0.000 clk_10mhz 
    Info (332119):  1249.350               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.367               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.498               0.000 spi_ce0 
    Info (332119):  1249.528               0.000 spi_ce1 
    Info (332119):  2603.373               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.872               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 79 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 79
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.557
    Info (332114): Worst Case Available Settling Time: 14.454 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.209               0.000 spi_ce0 
    Info (332119):     0.338               0.000 spi_sck 
    Info (332119):     0.753               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.820               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.826               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.848               0.000 ad9866_clk 
    Info (332119):     4.935               0.000 virt_ad9866_txclk 
    Info (332119):    94.234               0.000 clk_10mhz 
    Info (332119):  2496.024               0.000 spi_ce1 
    Info (332119):  2599.024               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33325.835               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.233               0.000 ad9866_clk 
    Info (332119):     0.385               0.000 clk_10mhz 
    Info (332119):     0.392               0.000 spi_sck 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.423               0.000 spi_ce0 
    Info (332119):     0.424               0.000 spi_ce1 
    Info (332119):     0.598               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.972               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.446               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    11.832               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 spi_sck 
    Info (332119):    96.445               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.687               0.000 spi_sck 
    Info (332119):     2.321               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.503               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.715               0.000 ad9866_clk 
    Info (332119):    31.449               0.000 spi_sck 
    Info (332119):    49.467               0.000 clk_10mhz 
    Info (332119):  1249.282               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.389               0.000 spi_ce0 
    Info (332119):  1249.397               0.000 spi_ce1 
    Info (332119):  1249.448               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2603.435               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.935               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 79 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 79
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.557
    Info (332114): Worst Case Available Settling Time: 16.102 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.580               0.000 spi_sck 
    Info (332119):     1.841               0.000 spi_ce0 
    Info (332119):     2.421               0.000 ad9866_clk 
    Info (332119):     2.623               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.663               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.532               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     8.862               0.000 virt_ad9866_txclk 
    Info (332119):    97.322               0.000 clk_10mhz 
    Info (332119):  2498.130               0.000 spi_ce1 
    Info (332119):  2601.822               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33330.001               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.122               0.000 ad9866_clk 
    Info (332119):     0.140               0.000 clk_10mhz 
    Info (332119):     0.177               0.000 spi_sck 
    Info (332119):     0.185               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.191               0.000 spi_ce0 
    Info (332119):     0.194               0.000 spi_ce1 
    Info (332119):     0.259               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.282               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.461               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     9.330               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.272               0.000 spi_sck 
    Info (332119):    98.211               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.472               0.000 spi_sck 
    Info (332119):     1.116               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.815               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.425               0.000 ad9866_clk 
    Info (332119):    31.012               0.000 spi_sck 
    Info (332119):    49.189               0.000 clk_10mhz 
    Info (332119):  1248.985               0.000 spi_ce0 
    Info (332119):  1249.018               0.000 spi_ce1 
    Info (332119):  1249.605               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.678               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2603.671               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.211               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 79 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 79
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.557
    Info (332114): Worst Case Available Settling Time: 20.980 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Sat Aug 25 14:09:44 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:21


