Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto dc3c71e43c1c46d8a2e201a40436c290 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testSystem_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testSystem_time_synth.sdf", for root module "testSystem/mytx_uart".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testSystem_time_synth.sdf", for root module "testSystem/mytx_uart".
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.rx_uart
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b1000)
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3(INIT=8'b01111111)
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.tx_uart
Compiling module xil_defaultlib.interface_uart
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_time_synth
