Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue Nov 18 23:59:21 2025
| Host         : cad115 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |            9 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              25 |            8 |
| Yes          | No                    | Yes                    |              69 |           17 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                               Enable Signal                              |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/controller/send_counter_r             | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/TX/current_state_r[2]                      |                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r[2]_i_1_n_0                  |                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/TX/Bit_Index_r[2]_i_1__0_n_0               |                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_0           | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                          | design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/lpf_int              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                          | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/TX/current_state_r[2]                      | design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r[7]_i_1__0_n_0 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_25M/U0/SEQ/seq_cnt_en                           | design_1_i/rst_clk_wiz_0_25M/U0/SEQ/seq_clr                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_Data_r                               |                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/controller/E[0]                       | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r[7]_i_1_n_0                |                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[2]_0[0] | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[2]_0[1] | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[0]_0[1] | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[0]_0[0] | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/E[0]               | design_1_i/rst_clk_wiz_0_25M/U0/peripheral_aresetn[0]        |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                          |                                                              |               10 |             34 |         3.40 |
+-------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


