\hypertarget{stm32f4xx__hal__pwr__ex_8h}{}\doxysection{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.h File Reference}
\label{stm32f4xx__hal__pwr__ex_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr\_ex.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr\_ex.h}}


Header file of PWR HAL Extension module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_ga3b5ca5ab9c19938a14d273825bcf840e}{PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_gaa0d38e304a0adfdbb58a61c96bdb95e9}{PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE2}}
\item 
\#define {\bfseries PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4e08a8936aa9828c5d683fde2fb59}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+0}}           /$\ast$ Scale 3 mode\+: the maximum value of f\+HCLK is 120 MHz. $\ast$/
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___constants_ga1ee778f7ff494723bd0ef04ec44b0f77}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VOLTAGESCALING\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em macros configure the main internal regulator output voltage. \end{DoxyCompactList}\item 
\#define {\bfseries FPDS\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos
\item 
\#define {\bfseries CR\+\_\+\+FPDS\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (FPDS\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\#define {\bfseries ODEN\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+ODEN\+\_\+\+Pos
\item 
\#define {\bfseries CR\+\_\+\+ODEN\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (ODEN\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\#define {\bfseries ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+ODSWEN\+\_\+\+Pos
\item 
\#define {\bfseries CR\+\_\+\+ODSWEN\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\#define {\bfseries MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos
\item 
\#define {\bfseries CR\+\_\+\+MRLVDS\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\#define {\bfseries LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos
\item 
\#define {\bfseries CR\+\_\+\+LPLVDS\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\#define {\bfseries BRE\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos
\item 
\#define {\bfseries CSR\+\_\+\+BRE\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (BRE\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga007e15203cc13b9f50824ffc103e0a5c}{IS\+\_\+\+PWR\+\_\+\+VOLTAGE\+\_\+\+SCALING\+\_\+\+RANGE}}(VOLTAGE)
\item 
\#define {\bfseries IS\+\_\+\+PWR\+\_\+\+WAKEUP\+\_\+\+PIN}(PIN)~((PIN) == PWR\+\_\+\+WAKEUP\+\_\+\+PIN1)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+Flash\+Power\+Down} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+Flash\+Power\+Down} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+Bk\+Up\+Reg} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+Bk\+Up\+Reg} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Get\+Voltage\+Range} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Control\+Voltage\+Scaling} (uint32\+\_\+t Voltage\+Scaling)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL Extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 