Project.type=inserter
Project.device.designInputFile=D:/DMYWdownloadsoftware/PDS/project/project_bs/PCIe_IIc_SXT_DDR_1_LC/pcie_dma_test/synthesize/pcie_dma_test_syn.adf
Project.device.ScanChain=1
Project.device.UserJtag=0
Project.Architecture=1 2 1 1 
Project.unit.dimension=1
Project.unit<0>.clockChannel=ddr_core_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.ramType=1
Project.unit<0>.dataDepth=4096
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.enablePowerOnInitData=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.triggerSequencerLevels=1
Project.unit<0>.enableMultiWindow=false
Project.unit<0>.triggerPortCount=2
Project.unit<0>.triggerChannel<0><0>=fifo_wr_en
Project.unit<0>.triggerChannel<0><1>=fifo_full
Project.unit<0>.triggerChannel<0><2>=fifo_wr_data[0]
Project.unit<0>.triggerChannel<0><3>=fifo_wr_data[1]
Project.unit<0>.triggerChannel<0><4>=fifo_wr_data[2]
Project.unit<0>.triggerChannel<0><5>=fifo_wr_data[3]
Project.unit<0>.triggerChannel<0><6>=fifo_wr_data[4]
Project.unit<0>.triggerChannel<0><7>=fifo_wr_data[5]
Project.unit<0>.triggerChannel<0><8>=fifo_wr_data[6]
Project.unit<0>.triggerChannel<0><9>=fifo_wr_data[7]
Project.unit<0>.triggerChannel<0><10>=fifo_wr_data[8]
Project.unit<0>.triggerChannel<0><11>=fifo_wr_data[9]
Project.unit<0>.triggerChannel<0><12>=fifo_wr_data[10]
Project.unit<0>.triggerChannel<0><13>=fifo_wr_data[11]
Project.unit<0>.triggerChannel<0><14>=fifo_wr_data[12]
Project.unit<0>.triggerChannel<0><15>=fifo_wr_data[13]
Project.unit<0>.triggerChannel<0><16>=fifo_wr_data[14]
Project.unit<0>.triggerChannel<0><17>=fifo_wr_data[15]
Project.unit<0>.triggerChannel<0><18>=fifo_wr_data[16]
Project.unit<0>.triggerChannel<0><19>=fifo_wr_data[17]
Project.unit<0>.triggerChannel<0><20>=fifo_wr_data[18]
Project.unit<0>.triggerChannel<0><21>=fifo_wr_data[19]
Project.unit<0>.triggerChannel<0><22>=fifo_wr_data[20]
Project.unit<0>.triggerChannel<0><23>=fifo_wr_data[21]
Project.unit<0>.triggerChannel<0><24>=fifo_wr_data[22]
Project.unit<0>.triggerChannel<0><25>=fifo_wr_data[23]
Project.unit<0>.triggerChannel<0><26>=fifo_wr_data[24]
Project.unit<0>.triggerChannel<0><27>=fifo_wr_data[25]
Project.unit<0>.triggerChannel<0><28>=fifo_wr_data[26]
Project.unit<0>.triggerChannel<0><29>=fifo_wr_data[27]
Project.unit<0>.triggerChannel<0><30>=fifo_wr_data[28]
Project.unit<0>.triggerChannel<0><31>=fifo_wr_data[29]
Project.unit<0>.triggerChannel<0><32>=fifo_wr_data[30]
Project.unit<0>.triggerChannel<0><33>=fifo_wr_data[31]
Project.unit<0>.triggerChannel<0><34>=fifo_rd_en
Project.unit<0>.triggerChannel<0><35>=fifo_empty
Project.unit<0>.triggerChannel<0><36>=fifo_rd_data[0]
Project.unit<0>.triggerChannel<0><37>=fifo_rd_data[1]
Project.unit<0>.triggerChannel<0><38>=fifo_rd_data[2]
Project.unit<0>.triggerChannel<0><39>=fifo_rd_data[3]
Project.unit<0>.triggerChannel<0><40>=fifo_rd_data[4]
Project.unit<0>.triggerChannel<0><41>=fifo_rd_data[5]
Project.unit<0>.triggerChannel<0><42>=fifo_rd_data[6]
Project.unit<0>.triggerChannel<0><43>=fifo_rd_data[7]
Project.unit<0>.triggerChannel<0><44>=fifo_rd_data[8]
Project.unit<0>.triggerChannel<0><45>=fifo_rd_data[9]
Project.unit<0>.triggerChannel<0><46>=fifo_rd_data[10]
Project.unit<0>.triggerChannel<0><47>=fifo_rd_data[11]
Project.unit<0>.triggerChannel<0><48>=fifo_rd_data[12]
Project.unit<0>.triggerChannel<0><49>=fifo_rd_data[13]
Project.unit<0>.triggerChannel<0><50>=fifo_rd_data[14]
Project.unit<0>.triggerChannel<0><51>=fifo_rd_data[15]
Project.unit<0>.triggerChannel<0><52>=fifo_rd_data[16]
Project.unit<0>.triggerChannel<0><53>=fifo_rd_data[17]
Project.unit<0>.triggerChannel<0><54>=fifo_rd_data[18]
Project.unit<0>.triggerChannel<0><55>=fifo_rd_data[19]
Project.unit<0>.triggerChannel<0><56>=fifo_rd_data[20]
Project.unit<0>.triggerChannel<0><57>=fifo_rd_data[21]
Project.unit<0>.triggerChannel<0><58>=fifo_rd_data[22]
Project.unit<0>.triggerChannel<0><59>=fifo_rd_data[23]
Project.unit<0>.triggerChannel<0><60>=fifo_rd_data[24]
Project.unit<0>.triggerChannel<0><61>=fifo_rd_data[25]
Project.unit<0>.triggerChannel<0><62>=fifo_rd_data[26]
Project.unit<0>.triggerChannel<0><63>=fifo_rd_data[27]
Project.unit<0>.triggerChannel<0><64>=fifo_rd_data[28]
Project.unit<0>.triggerChannel<0><65>=fifo_rd_data[29]
Project.unit<0>.triggerChannel<0><66>=fifo_rd_data[30]
Project.unit<0>.triggerChannel<0><67>=fifo_rd_data[31]
Project.unit<0>.triggerChannel<0><68>=cam_rgb888[0]
Project.unit<0>.triggerChannel<0><69>=cam_rgb888[1]
Project.unit<0>.triggerChannel<0><70>=cam_rgb888[2]
Project.unit<0>.triggerChannel<0><71>=cam_rgb888[3]
Project.unit<0>.triggerChannel<0><72>=cam_rgb888[4]
Project.unit<0>.triggerChannel<0><73>=cam_rgb888[5]
Project.unit<0>.triggerChannel<0><74>=cam_rgb888[6]
Project.unit<0>.triggerChannel<0><75>=cam_rgb888[7]
Project.unit<0>.triggerChannel<0><76>=cam_rgb888[8]
Project.unit<0>.triggerChannel<0><77>=cam_rgb888[9]
Project.unit<0>.triggerChannel<0><78>=cam_rgb888[10]
Project.unit<0>.triggerChannel<0><79>=cam_rgb888[11]
Project.unit<0>.triggerChannel<0><80>=cam_rgb888[12]
Project.unit<0>.triggerChannel<0><81>=cam_rgb888[13]
Project.unit<0>.triggerChannel<0><82>=cam_rgb888[14]
Project.unit<0>.triggerChannel<0><83>=cam_rgb888[15]
Project.unit<0>.triggerChannel<0><84>=cam_rgb888[16]
Project.unit<0>.triggerChannel<0><85>=cam_rgb888[17]
Project.unit<0>.triggerChannel<0><86>=cam_rgb888[18]
Project.unit<0>.triggerChannel<0><87>=cam_rgb888[19]
Project.unit<0>.triggerChannel<0><88>=cam_rgb888[20]
Project.unit<0>.triggerChannel<0><89>=cam_rgb888[21]
Project.unit<0>.triggerChannel<0><90>=cam_rgb888[22]
Project.unit<0>.triggerChannel<0><91>=cam_rgb888[23]
Project.unit<0>.triggerChannel<0><92>=cam_rgb888_de
Project.unit<0>.triggerChannel<0><93>=cam_rgb888_clk
Project.unit<0>.triggerChannel<0><94>=ddr_axi_awready
Project.unit<0>.triggerChannel<0><95>=ddr_axi_wready
Project.unit<0>.triggerChannel<0><96>=ddr_axi_arvalid
Project.unit<0>.triggerChannel<0><97>=ddr_axi_rvalid
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0>=0
Project.unit<0>.triggerMatchType<0>=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=98
Project.unit<0>.triggerBus<0><2><33>=fifo_wr_data
Project.unit<0>.triggerBus<0><36><67>=fifo_rd_data
Project.unit<0>.triggerBus<0><68><91>=cam_rgb888
Project.unit<0>.triggerChannel<1><0>=u_ips2l_pcie_dma/bar0_rd_data[114]
Project.unit<0>.triggerChannel<1><1>=u_ips2l_pcie_dma/bar0_rd_data[115]
Project.unit<0>.triggerChannel<1><2>=u_ips2l_pcie_dma/bar0_rd_data[116]
Project.unit<0>.triggerChannel<1><3>=u_ips2l_pcie_dma/bar0_rd_data[117]
Project.unit<0>.triggerChannel<1><4>=u_ips2l_pcie_dma/bar0_rd_data[118]
Project.unit<0>.triggerChannel<1><5>=u_ips2l_pcie_dma/bar0_rd_data[119]
Project.unit<0>.triggerChannel<1><6>=u_ips2l_pcie_dma/bar0_rd_data[120]
Project.unit<0>.triggerChannel<1><7>=u_ips2l_pcie_dma/bar0_rd_data[121]
Project.unit<0>.triggerChannel<1><8>=u_ips2l_pcie_dma/bar0_rd_data[122]
Project.unit<0>.triggerChannel<1><9>=u_ips2l_pcie_dma/bar0_rd_data[123]
Project.unit<0>.triggerChannel<1><10>=u_ips2l_pcie_dma/bar0_rd_data[124]
Project.unit<0>.triggerChannel<1><11>=u_ips2l_pcie_dma/bar0_rd_data[125]
Project.unit<0>.triggerChannel<1><12>=u_ips2l_pcie_dma/bar0_rd_data[126]
Project.unit<0>.triggerChannel<1><13>=u_ips2l_pcie_dma/bar0_rd_data[127]
Project.unit<0>.triggerChannel<1><14>=bar0_wr_addr[0]
Project.unit<0>.triggerChannel<1><15>=bar0_wr_addr[1]
Project.unit<0>.triggerChannel<1><16>=bar0_wr_addr[2]
Project.unit<0>.triggerChannel<1><17>=bar0_wr_addr[3]
Project.unit<0>.triggerChannel<1><18>=bar0_wr_addr[4]
Project.unit<0>.triggerChannel<1><19>=bar0_wr_addr[5]
Project.unit<0>.triggerChannel<1><20>=bar0_wr_addr[6]
Project.unit<0>.triggerChannel<1><21>=bar0_wr_addr[7]
Project.unit<0>.triggerChannel<1><22>=bar0_wr_addr[8]
Project.unit<0>.triggerChannel<1><23>=bar0_wr_addr[9]
Project.unit<0>.triggerChannel<1><24>=bar0_wr_addr[10]
Project.unit<0>.triggerChannel<1><25>=bar0_wr_addr[11]
Project.unit<0>.triggerChannel<1><26>=smlh_ltssm_state[0]
Project.unit<0>.triggerChannel<1><27>=smlh_ltssm_state[1]
Project.unit<0>.triggerChannel<1><28>=smlh_ltssm_state[2]
Project.unit<0>.triggerChannel<1><29>=smlh_ltssm_state[3]
Project.unit<0>.triggerChannel<1><30>=smlh_ltssm_state[4]
Project.unit<0>.triggerChannel<1><31>=pclk_div2
Project.unit<0>.triggerChannel<1><32>=pclk
Project.unit<0>.triggerChannel<1><33>=rdlh_link_up
Project.unit<0>.triggerChannel<1><34>=u_ips2l_pcie_dma/bar0_rd_clk_en
Project.unit<0>.triggerChannel<1><35>=u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar0_wr_en
Project.unit<0>.triggerChannel<1><36>=cpld_last_data
Project.unit<0>.triggerChannel<1><37>=u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/o_bar0_rd_clk_en
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCountWidth<1>=0
Project.unit<0>.triggerMatchType<1>=1
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortWidth<1>=38
Project.unit<0>.triggerBus<1><14><25>=bar0_wr_addr
Project.unit<0>.triggerBus<1><26><30>=smlh_ltssm_state
Project.unit<0>.busInserter<0><2/3/4/5/6/7/8/9/10/11/12/13/14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29/30/31/32/33>=fifo_wr_data
Project.unit<0>.busInserter<1><36/37/38/39/40/41/42/43/44/45/46/47/48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63/64/65/66/67>=fifo_rd_data
Project.unit<0>.busInserter<2><68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91>=cam_rgb888
Project.unit<0>.busInserter<3><112/113/114/115/116/117/118/119/120/121/122/123>=bar0_wr_addr
Project.unit<0>.busInserter<4><124/125/126/127/128>=smlh_ltssm_state
