

================================================================
== Vitis HLS Report for 'hyper_tan'
================================================================
* Date:           Sat Oct 28 11:46:14 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hardware_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.993 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     110|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     110|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_48_p2     |         +|   0|  0|  19|          12|          11|
    |icmp_ln25_fu_20_p2    |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln31_fu_34_p2    |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln35_fu_54_p2    |      icmp|   0|  0|  20|          12|          13|
    |ap_return             |    select|   0|  0|  11|           1|          12|
    |select_ln25_fu_26_p3  |    select|   0|  0|  11|           1|          12|
    |select_ln31_fu_40_p3  |    select|   0|  0|  11|           1|          11|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 110|          51|          81|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|     hyper_tan|  return value|
|ap_return  |  out|   12|  ap_ctrl_hs|     hyper_tan|  return value|
|z_val      |   in|   12|     ap_none|         z_val|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%z_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %z_val" [hardware_accelerator/src/LSTM_accelerator.cc:25]   --->   Operation 2 'read' 'z_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.80ns)   --->   "%icmp_ln25 = icmp_slt  i12 %z_val_read, i12 3073" [hardware_accelerator/src/LSTM_accelerator.cc:25]   --->   Operation 3 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln35)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%select_ln25 = select i1 %icmp_ln25, i12 %z_val_read, i12 0" [hardware_accelerator/src/LSTM_accelerator.cc:25]   --->   Operation 4 'select' 'select_ln25' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.80ns)   --->   "%icmp_ln31 = icmp_sgt  i12 %z_val_read, i12 1024" [hardware_accelerator/src/LSTM_accelerator.cc:31]   --->   Operation 5 'icmp' 'icmp_ln31' <Predicate = (icmp_ln35)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%select_ln31 = select i1 %icmp_ln31, i12 1024, i12 3072" [hardware_accelerator/src/LSTM_accelerator.cc:31]   --->   Operation 6 'select' 'select_ln31' <Predicate = (icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.80ns)   --->   "%add_ln35 = add i12 %z_val_read, i12 1024" [hardware_accelerator/src/LSTM_accelerator.cc:35]   --->   Operation 7 'add' 'add_ln35' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%icmp_ln35 = icmp_ugt  i12 %add_ln35, i12 2048" [hardware_accelerator/src/LSTM_accelerator.cc:35]   --->   Operation 8 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %icmp_ln35, i12 %select_ln31, i12 %select_ln25" [hardware_accelerator/src/LSTM_accelerator.cc:35]   --->   Operation 9 'select' 'select_ln35' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln35 = ret i12 %select_ln35" [hardware_accelerator/src/LSTM_accelerator.cc:35]   --->   Operation 10 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
z_val_read  (read  ) [ 00]
icmp_ln25   (icmp  ) [ 00]
select_ln25 (select) [ 00]
icmp_ln31   (icmp  ) [ 00]
select_ln31 (select) [ 00]
add_ln35    (add   ) [ 00]
icmp_ln35   (icmp  ) [ 01]
select_ln35 (select) [ 00]
ret_ln35    (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="z_val_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="12" slack="0"/>
<pin id="16" dir="0" index="1" bw="12" slack="0"/>
<pin id="17" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_val_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="icmp_ln25_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="12" slack="0"/>
<pin id="22" dir="0" index="1" bw="12" slack="0"/>
<pin id="23" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="select_ln25_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="0" index="1" bw="12" slack="0"/>
<pin id="29" dir="0" index="2" bw="12" slack="0"/>
<pin id="30" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="icmp_ln31_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="12" slack="0"/>
<pin id="36" dir="0" index="1" bw="12" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="select_ln31_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="12" slack="0"/>
<pin id="43" dir="0" index="2" bw="12" slack="0"/>
<pin id="44" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="add_ln35_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="icmp_ln35_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="select_ln35_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="12" slack="0"/>
<pin id="63" dir="0" index="2" bw="12" slack="0"/>
<pin id="64" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="20" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="14" pin="2"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="38"><net_src comp="14" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="34" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="52"><net_src comp="14" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="40" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="26" pin="3"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: hyper_tan : z_val | {1 }
  - Chain level:
	State 1
		select_ln25 : 1
		select_ln31 : 1
		icmp_ln35 : 1
		select_ln35 : 2
		ret_ln35 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln25_fu_20    |    0    |    19   |
|   icmp   |    icmp_ln31_fu_34    |    0    |    19   |
|          |    icmp_ln35_fu_54    |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |   select_ln25_fu_26   |    0    |    11   |
|  select  |   select_ln31_fu_40   |    0    |    11   |
|          |   select_ln35_fu_60   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln35_fu_48    |    0    |    19   |
|----------|-----------------------|---------|---------|
|   read   | z_val_read_read_fu_14 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   109   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   109  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   109  |
+-----------+--------+--------+
