// Seed: 1461016216
module module_0 (
    input  wor  id_0,
    output tri1 id_1,
    output wand id_2,
    output wand id_3,
    input  tri1 id_4,
    input  wand id_5,
    input  tri0 id_6
);
  logic id_8 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd42,
    parameter id_13 = 32'd52,
    parameter id_23 = 32'd12,
    parameter id_24 = 32'd4,
    parameter id_7  = 32'd7
) (
    output tri1 id_0,
    input uwire _id_1,
    input tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri _id_7,
    output tri id_8,
    input tri0 id_9
);
  logic [7:0][id_7 : id_1]
      id_11,
      id_12,
      _id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      _id_23,
      _id_24,
      id_25,
      id_26,
      id_27;
  assign id_12[1 :-1] = id_6;
  logic [id_13 : 1] id_28;
  ;
  logic id_29;
  ;
  wire id_30;
  ;
  wire id_31;
  wire [id_24 : id_23] id_32;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_2,
      id_2
  );
  parameter id_33 = 1;
  assign id_12[-1 : 1] = id_13;
endmodule
