version 3
D:/BSUIR/Projects/HardwareDesign/lab2/Lab2/Up_Down_counter.vhd
Up_Down_counter
VHDL
VHDL
D:/BSUIR/Projects/HardwareDesign/lab2/Lab2/Up_Down_counter_test.xwv
Clocked
-
-
5000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CPD
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
CPU
CPD
DATA
CPD
MR
CPD
OUTPUT
CPD
notPL
CPD
notTCD
CPD
notTCU
CPD
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
OUTPUT_DIFF
notTCD_DIFF
notTCU_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CPU
CPD
MR
notPL
DATA
notTCD
notTCU
OUTPUT
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/Up_Down_counter/CPD
2
3
/Up_Down_counter/CPU
2
2
/Up_Down_counter/DATA
2
2
/Up_Down_counter/MR
2
2
/Up_Down_counter/OUTPUT
2
2
/Up_Down_counter/notPL
2
2
/Up_Down_counter/notTCD
2
2
/Up_Down_counter/notTCU
2
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
