// Seed: 4070897615
module module_0 (
    input wor id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wand id_12
);
  wire id_14;
  assign id_6  = -1;
  assign id_12 = {id_0, 1};
  genvar id_15;
  localparam id_16 = {1 & 1, 1 + -1, {1 & 1, 1}, 1};
  wire id_17;
  assign id_6 = id_11;
  logic id_18;
  wire id_19;
  wire [-1 : -1] id_20;
  wire id_21;
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_20 = 32'd5
) (
    input wor id_0,
    input tri0 id_1
    , _id_20,
    output wor id_2,
    inout tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7
    , id_21, id_22,
    input tri1 id_8
    , id_23,
    output uwire id_9,
    input supply1 id_10,
    output wor id_11,
    input tri id_12,
    input wor id_13,
    input uwire id_14,
    inout wor id_15,
    input tri1 id_16,
    input wand id_17,
    input uwire id_18
);
  tri1 id_24[-1 : id_20];
  always @(id_22 | 1) begin : LABEL_0
    {1 - {-1'b0, id_18}, id_6} = id_12;
  end
  logic id_25;
  ;
  always @(*) $signed(81);
  ;
  assign id_24 = -1'b0;
  wire id_26;
  wire id_27;
  assign id_25[""] = id_8;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5,
      id_8,
      id_3,
      id_11,
      id_9,
      id_17,
      id_0,
      id_18,
      id_5,
      id_2
  );
  assign modCall_1.id_8 = 0;
  logic id_28;
endmodule
