// Seed: 2975110514
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output wire  id_2,
    output logic id_3
);
  wire id_5;
  wire id_6;
  always @(posedge 1) id_3 = #1 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output logic id_6,
    output tri id_7,
    output tri1 id_8,
    input uwire id_9,
    input wand id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri id_13,
    output tri1 id_14
    , id_27,
    input tri1 id_15,
    input tri1 id_16,
    output wire id_17,
    input wand id_18,
    input tri id_19,
    output wire id_20,
    input wor id_21,
    output tri1 id_22,
    input supply1 id_23,
    output wor id_24,
    input wire id_25
);
  assign id_14 = id_21 - id_21;
  module_0(
      id_20, id_16, id_14, id_6
  );
  initial begin
    if (!id_10) id_6 <= 1;
  end
  assign id_20 = id_19;
endmodule
