// Seed: 2881621443
module module_0;
  logic id_1;
  if (1) assign id_1 = id_1;
  else parameter id_2 = 1;
endmodule
program module_1 #(
    parameter id_18 = 32'd9
) (
    output tri0 id_0,
    output tri id_1,
    output tri0 id_2
    , id_23 = -1,
    output supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    output tri0 id_8[1 : id_18],
    input uwire id_9,
    output tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    output wire id_13,
    input wand id_14,
    inout tri0 id_15,
    output supply0 id_16,
    input tri1 id_17,
    output supply1 _id_18,
    input wand id_19,
    input tri1 id_20,
    output supply0 id_21
);
  xor primCall (id_0, id_11, id_12, id_14, id_15, id_17, id_19, id_20, id_23, id_5, id_7, id_9);
  module_0 modCall_1 ();
endprogram
