Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 27 16:14:39 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_timing_summary_routed.rpt -pb ARMSOC_TOP_timing_summary_routed.pb -rpx ARMSOC_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.345        0.000                      0                20275        0.067        0.000                      0                20259        3.000        0.000                       0                  8489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
CLK                                                                                         {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M                                                                          {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M                                                                          {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
dbg_tck_pin                                                                                 {0.000 20.000}     40.000          25.000          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M_1                                                                        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M_1                                                                        {0.000 5.000}      10.000          100.000         
u_clk_25M/inst/clk_in1                                                                      {0.000 10.000}     20.000          50.000          
  clk_out1_clk_25M_1                                                                        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25M_1                                                                        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_50M                                                                               11.056        0.000                      0                   99        0.157        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M                                                                                                                                                                                                                            7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.708        0.000                      0                  928        0.077        0.000                      0                  928       15.250        0.000                       0                   483  
dbg_tck_pin                                                                                      17.178        0.000                      0                  444        0.143        0.000                      0                  444       19.500        0.000                       0                   328  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_50M_1                                                                             11.058        0.000                      0                   99        0.157        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M_1                                                                                                                                                                                                                          7.845        0.000                       0                     3  
u_clk_25M/inst/clk_in1                                                                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_clk_25M_1                                                                              6.345        0.000                      0                14992        0.067        0.000                      0                14992       18.750        0.000                       0                  7615  
  clkfbout_clk_25M_1                                                                                                                                                                                                                         17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_50M_1                                                                          clk_out1_clk_50M                                                                                 11.056        0.000                      0                   99        0.074        0.000                      0                   99  
clk_out1_clk_25M_1                                                                          clk_out1_clk_50M                                                                                  9.866        0.000                      0                    9        1.223        0.000                      0                    9  
clk_out1_clk_25M_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.577        0.000                      0                    8                                                                        
clk_out1_clk_25M_1                                                                          dbg_tck_pin                                                                                      26.659        0.000                      0                  156        0.148        0.000                      0                  156  
clk_out1_clk_50M                                                                            clk_out1_clk_50M_1                                                                               11.056        0.000                      0                   99        0.074        0.000                      0                   99  
clk_out1_clk_25M_1                                                                          clk_out1_clk_50M_1                                                                                9.866        0.000                      0                    9        1.223        0.000                      0                    9  
clk_out1_clk_50M                                                                            clk_out1_clk_25M_1                                                                                8.857        0.000                      0                  190        0.088        0.000                      0                  190  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_25M_1                                                                               31.689        0.000                      0                    8                                                                        
dbg_tck_pin                                                                                 clk_out1_clk_25M_1                                                                               19.955        0.000                      0                  198        0.877        0.000                      0                  198  
clk_out1_clk_50M_1                                                                          clk_out1_clk_25M_1                                                                                8.858        0.000                      0                  190        0.088        0.000                      0                  190  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_25M_1                                                                          clk_out1_clk_25M_1                                                                               28.354        0.000                      0                 2991        0.340        0.000                      0                 2991  
**async_default**                                                                           clk_out1_clk_50M                                                                            clk_out1_clk_25M_1                                                                               11.556        0.000                      0                  339        0.538        0.000                      0                  339  
**async_default**                                                                           clk_out1_clk_50M_1                                                                          clk_out1_clk_25M_1                                                                               11.557        0.000                      0                  339        0.538        0.000                      0                  339  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.444        0.000                      0                  100        0.350        0.000                      0                  100  
**async_default**                                                                           dbg_tck_pin                                                                                 dbg_tck_pin                                                                                      16.690        0.000                      0                  281        0.666        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.056ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.942ns (22.599%)  route 6.651ns (77.401%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.783     7.737    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.861    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.029    18.917    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 11.056    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.942ns (22.618%)  route 6.644ns (77.382%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.776     7.730    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.854 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.854    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.919    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.093ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 1.942ns (22.694%)  route 6.615ns (77.306%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.747     7.701    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.825    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.029    18.918    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 11.093    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.942ns (23.044%)  route 6.485ns (76.956%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.617     7.571    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.695 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.695    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.942ns (23.494%)  route 6.324ns (76.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.456     7.410    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.534 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.534    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.029    18.918    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.394ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 1.942ns (23.515%)  route 6.317ns (76.485%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.449     7.402    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.526    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 11.394    

Slack (MET) :             11.453ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 1.942ns (23.687%)  route 6.257ns (76.313%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.389     7.342    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.466    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.919    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 11.453    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 1.942ns (24.154%)  route 6.098ns (75.846%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.230     7.184    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.308 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.308    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             15.094ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.460    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.094    

Slack (MET) :             15.094ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.460    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                         clock pessimism              0.500    -0.241    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.257    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
                         clock pessimism              0.500    -0.241    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.257    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.929%)  route 0.241ns (63.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.241    -0.122    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
                         clock pessimism              0.500    -0.241    
    SLICE_X55Y153        FDRE (Hold_fdre_C_CE)       -0.039    -0.280    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.133    -0.231    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT4 (Prop_lut4_I0_O)        0.048    -0.183 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    uAHBVGA/uVGAInterface/addrv0[3]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.133    -0.359    uAHBVGA/uVGAInterface/addrv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.137    -0.227    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.121    -0.371    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.915%)  route 0.122ns (39.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.122    -0.240    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X49Y152        LUT5 (Prop_lut5_I1_O)        0.049    -0.191 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.191    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.920    -0.737    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.247    -0.490    
    SLICE_X49Y152        FDRE (Hold_fdre_C_D)         0.104    -0.386    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.129%)  route 0.171ns (47.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.192    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X50Y152        LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.271    -0.468    
    SLICE_X50Y152        FDRE (Hold_fdre_C_D)         0.120    -0.348    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.066%)  route 0.165ns (53.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y151        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.197    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.271    -0.468    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.063    -0.405    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.091    -0.285    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X48Y153        LUT4 (Prop_lut4_I1_O)        0.099    -0.186 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.186    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.919    -0.738    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.234    -0.504    
    SLICE_X48Y153        FDRE (Hold_fdre_C_D)         0.092    -0.412    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.097%)  route 0.312ns (68.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.312    -0.051    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.500    -0.240    
    SLICE_X55Y152        FDRE (Hold_fdre_C_CE)       -0.039    -0.279    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y151    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y151    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y151    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y151    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y151    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y152    uAHBVGA/uVGAInterface/vs_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y129    reg_sys_rst_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 1.740ns (23.945%)  route 5.527ns (76.055%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 36.535 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.281     9.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.993    11.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y39         LUT3 (Prop_lut3_I1_O)        0.124    11.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669    36.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.406    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X59Y39         FDRE (Setup_fdre_C_D)        0.032    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 25.708    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 1.740ns (23.961%)  route 5.522ns (76.039%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 36.535 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.281     9.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.988    11.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y39         LUT3 (Prop_lut3_I1_O)        0.124    11.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669    36.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.406    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X59Y39         FDRE (Setup_fdre_C_D)        0.031    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 1.740ns (24.035%)  route 5.499ns (75.965%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 36.533 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.281     9.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.965    11.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I1_O)        0.124    11.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.667    36.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.406    36.939    
                         clock uncertainty           -0.035    36.904    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)        0.077    36.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                 25.778    

Slack (MET) :             25.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 1.740ns (24.350%)  route 5.406ns (75.649%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 36.532 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.720    10.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.433    10.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666    36.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.431    36.963    
                         clock uncertainty           -0.035    36.928    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)        0.029    36.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                 25.848    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.740ns (24.546%)  route 5.349ns (75.454%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 36.535 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.281     9.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.815    10.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y39         LUT3 (Prop_lut3_I1_O)        0.124    11.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669    36.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.406    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X59Y39         FDRE (Setup_fdre_C_D)        0.029    36.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             25.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 1.740ns (24.381%)  route 5.397ns (75.619%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 36.532 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.281     9.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.863    10.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666    36.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.409    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.081    36.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.987    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 25.887    

Slack (MET) :             25.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.740ns (24.761%)  route 5.287ns (75.239%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 36.533 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.281     9.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.753    10.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I1_O)        0.124    10.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.667    36.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.406    36.939    
                         clock uncertainty           -0.035    36.904    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)        0.081    36.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 25.994    

Slack (MET) :             26.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 1.740ns (25.362%)  route 5.121ns (74.638%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 36.535 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.281     9.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.587    10.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669    36.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.406    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X59Y39         FDRE (Setup_fdre_C_D)        0.031    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 26.113    

Slack (MET) :             26.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.740ns (26.611%)  route 4.799ns (73.389%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 36.532 - 33.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.796     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.387     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.299     7.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.866     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.381    10.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.165    10.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666    36.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.409    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.077    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.983    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                 26.481    

Slack (MET) :             27.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.014ns (19.544%)  route 4.174ns (80.456%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.537ns = ( 36.537 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.945     6.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.009     7.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y39         LUT4 (Prop_lut4_I1_O)        0.124     7.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.682     8.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X67Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.576     9.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.671    36.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.389    36.926    
                         clock uncertainty           -0.035    36.891    
    SLICE_X67Y38         FDRE (Setup_fdre_C_R)       -0.429    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 27.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.603%)  route 0.174ns (45.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X80Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y47         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/Q
                         net (fo=1, routed)           0.174     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[14]
    SLICE_X81Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.000     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X81Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X81Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -0.139     1.722    
    SLICE_X81Y51         FDCE (Hold_fdce_C_D)         0.092     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.633     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X69Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.113     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X70Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.909     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.393     1.503    
    SLICE_X70Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.632     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y45         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X70Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.396     1.499    
    SLICE_X70Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.632     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X70Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X70Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.396     1.499    
    SLICE_X70Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.246ns (43.683%)  route 0.317ns (56.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.601     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X80Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDRE (Prop_fdre_C_Q)         0.148     1.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.317     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[5]
    SLICE_X80Y48         LUT5 (Prop_lut5_I3_O)        0.098     2.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.000     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_11
    SLICE_X80Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X80Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -0.139     1.779    
    SLICE_X80Y48         FDCE (Hold_fdce_C_D)         0.121     1.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.409     1.508    
    SLICE_X79Y49         FDCE (Hold_fdce_C_D)         0.076     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.409     1.508    
    SLICE_X79Y49         FDCE (Hold_fdce_C_D)         0.075     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.409     1.508    
    SLICE_X81Y47         FDPE (Hold_fdpe_C_D)         0.075     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.409     1.508    
    SLICE_X79Y49         FDCE (Hold_fdce_C_D)         0.071     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.632     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.121     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X70Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X70Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.396     1.499    
    SLICE_X70Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y42   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X71Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X71Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X71Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X71Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X70Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.178ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 1.002ns (35.831%)  route 1.794ns (64.169%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 24.983 - 20.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y126        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6_reg/Q
                         net (fo=36, routed)          1.507     7.521    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6
    SLICE_X36Y125        LUT5 (Prop_lut5_I2_O)        0.152     7.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6/O
                         net (fo=1, routed)           0.288     7.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I2_O)        0.332     8.292 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.292    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X36Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    23.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.494 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.489    24.983    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X36Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.489    25.472    
                         clock uncertainty           -0.035    25.437    
    SLICE_X36Y125        FDCE (Setup_fdce_C_D)        0.034    25.471    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 17.178    

Slack (MET) :             18.220ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
                            (falling edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.799ns (45.113%)  route 0.972ns (54.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 24.983 - 20.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y126        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDPE (Prop_fdpe_C_Q)         0.478     5.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/Q
                         net (fo=37, routed)          0.972     6.946    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6
    SLICE_X36Y125        LUT3 (Prop_lut3_I1_O)        0.321     7.267 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_inv_i_1/O
                         net (fo=1, routed)           0.000     7.267    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3770_in
    SLICE_X36Y125        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    23.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.494 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.489    24.983    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X36Y125        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.489    25.472    
                         clock uncertainty           -0.035    25.437    
    SLICE_X36Y125        FDPE (Setup_fdpe_C_D)        0.050    25.487    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.487    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 18.220    

Slack (MET) :             25.629ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.092ns  (logic 1.814ns (12.873%)  route 12.278ns (87.127%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 44.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.671    19.588    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    44.985    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/C
                         clock pessimism              0.472    45.457    
                         clock uncertainty           -0.035    45.422    
    SLICE_X40Y122        FDCE (Setup_fdce_C_CE)      -0.205    45.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                         -19.588    
  -------------------------------------------------------------------
                         slack                                 25.629    

Slack (MET) :             25.949ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.772ns  (logic 1.814ns (13.172%)  route 11.958ns (86.828%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 44.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.351    19.267    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    44.985    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism              0.472    45.457    
                         clock uncertainty           -0.035    45.422    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    45.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 25.949    

Slack (MET) :             25.949ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.772ns  (logic 1.814ns (13.172%)  route 11.958ns (86.828%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 44.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.351    19.267    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    44.985    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/C
                         clock pessimism              0.472    45.457    
                         clock uncertainty           -0.035    45.422    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    45.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 25.949    

Slack (MET) :             26.255ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 1.814ns (13.468%)  route 11.655ns (86.532%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    18.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/C
                         clock pessimism              0.472    45.461    
                         clock uncertainty           -0.035    45.426    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    45.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                 26.255    

Slack (MET) :             26.255ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 1.814ns (13.468%)  route 11.655ns (86.532%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    18.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/C
                         clock pessimism              0.472    45.461    
                         clock uncertainty           -0.035    45.426    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    45.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                 26.255    

Slack (MET) :             26.255ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 1.814ns (13.468%)  route 11.655ns (86.532%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    18.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg/C
                         clock pessimism              0.472    45.461    
                         clock uncertainty           -0.035    45.426    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    45.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                 26.255    

Slack (MET) :             26.255ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 1.814ns (13.468%)  route 11.655ns (86.532%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    18.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/C
                         clock pessimism              0.472    45.461    
                         clock uncertainty           -0.035    45.426    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    45.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                 26.255    

Slack (MET) :             26.255ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 1.814ns (13.468%)  route 11.655ns (86.532%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608     5.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.419     5.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.884     6.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.107     8.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.329 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.707     9.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.445     9.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.150     9.755 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.786    11.542    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I3_O)        0.326    11.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    14.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.793 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    16.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    18.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/C
                         clock pessimism              0.472    45.461    
                         clock uncertainty           -0.035    45.426    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    45.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                 26.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.556     1.778    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.141     1.919 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/Q
                         net (fo=1, routed)           0.091     2.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917
    SLICE_X34Y121        LUT5 (Prop_lut5_I3_O)        0.045     2.056 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_i_1/O
                         net (fo=1, routed)           0.000     2.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hvh8v6
    SLICE_X34Y121        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.825     2.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y121        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg/C
                         clock pessimism             -0.595     1.791    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.121     1.912    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.974%)  route 0.114ns (38.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.784    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/Q
                         net (fo=1, routed)           0.114     2.040    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107
    SLICE_X30Y116        LUT5 (Prop_lut5_I0_O)        0.045     2.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_i_1/O
                         net (fo=1, routed)           0.000     2.085    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukh8v6
    SLICE_X30Y116        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y116        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
                         clock pessimism             -0.573     1.819    
    SLICE_X30Y116        FDRE (Hold_fdre_C_D)         0.120     1.939    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.169%)  route 0.099ns (34.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.563     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.141     1.926 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07_reg/Q
                         net (fo=1, routed)           0.099     2.026    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07
    SLICE_X30Y116        LUT6 (Prop_lut6_I4_O)        0.045     2.071 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_i_1/O
                         net (fo=1, routed)           0.000     2.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Plh8v6
    SLICE_X30Y116        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y116        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg/C
                         clock pessimism             -0.594     1.798    
    SLICE_X30Y116        FDRE (Hold_fdre_C_D)         0.121     1.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.360%)  route 0.103ns (35.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.558     1.780    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.141     1.921 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/Q
                         net (fo=1, routed)           0.103     2.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.045     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_i_1/O
                         net (fo=1, routed)           0.000     2.069    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejh8v6
    SLICE_X30Y120        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.826     2.388    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y120        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg/C
                         clock pessimism             -0.594     1.794    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.120     1.914    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.908%)  route 0.136ns (49.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.786    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y115        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141     1.927 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_reg/Q
                         net (fo=4, routed)           0.136     2.063    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6
    SLICE_X31Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.832     2.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndezz6_reg/C
                         clock pessimism             -0.573     1.821    
    SLICE_X31Y114        FDCE (Hold_fdce_C_D)         0.075     1.896    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tctzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.558     1.780    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tctzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDCE (Prop_fdce_C_Q)         0.141     1.921 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tctzz6_reg/Q
                         net (fo=1, routed)           0.087     2.008    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tctzz6
    SLICE_X29Y121        LUT5 (Prop_lut5_I0_O)        0.045     2.053 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_i_1/O
                         net (fo=1, routed)           0.000     2.053    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ymh8v6
    SLICE_X29Y121        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.826     2.387    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y121        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_reg/C
                         clock pessimism             -0.594     1.793    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.092     1.885    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.353%)  route 0.144ns (43.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.558     1.780    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y122        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.141     1.921 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/Q
                         net (fo=1, routed)           0.144     2.066    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6
    SLICE_X30Y122        LUT5 (Prop_lut5_I1_O)        0.045     2.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_i_1/O
                         net (fo=1, routed)           0.000     2.111    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mgh8v6
    SLICE_X30Y122        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.824     2.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y122        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/C
                         clock pessimism             -0.573     1.813    
    SLICE_X30Y122        FDRE (Hold_fdre_C_D)         0.120     1.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.784    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/Q
                         net (fo=1, routed)           0.098     2.023    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107
    SLICE_X28Y117        LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_i_1/O
                         net (fo=1, routed)           0.000     2.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljh8v6
    SLICE_X28Y117        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.829     2.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y117        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/C
                         clock pessimism             -0.594     1.797    
    SLICE_X28Y117        FDRE (Hold_fdre_C_D)         0.092     1.889    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.563     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.141     1.926 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/Q
                         net (fo=1, routed)           0.098     2.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6
    SLICE_X32Y115        LUT5 (Prop_lut5_I1_O)        0.045     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_1/O
                         net (fo=1, routed)           0.000     2.069    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohh8v6
    SLICE_X32Y115        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.393    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y115        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_reg/C
                         clock pessimism             -0.595     1.798    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.092     1.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.514%)  route 0.144ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.556     1.778    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDCE (Prop_fdce_C_Q)         0.141     1.919 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/Q
                         net (fo=5, routed)           0.144     2.063    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6
    SLICE_X39Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.824     2.385    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
                         clock pessimism             -0.573     1.812    
    SLICE_X39Y121        FDCE (Hold_fdce_C_D)         0.070     1.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y117  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xftoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X37Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X31Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nyooz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X32Y119  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X32Y120  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X31Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y114  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X33Y115  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X33Y115  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3eoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y124  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ybvzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X39Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X39Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Im2nz6_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y117  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xftoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y117  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xftoz6_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nyooz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y119  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Od1g07_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y123  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aucoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y123  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bfroz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pvcoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y123  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5poz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.058ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.942ns (22.599%)  route 6.651ns (77.401%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.783     7.737    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.861    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.082    18.890    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.029    18.919    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 11.058    

Slack (MET) :             11.068ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.942ns (22.618%)  route 6.644ns (77.382%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.776     7.730    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.854 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.854    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.082    18.890    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.921    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 11.068    

Slack (MET) :             11.095ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 1.942ns (22.694%)  route 6.615ns (77.306%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.747     7.701    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.825    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.082    18.891    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.029    18.920    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 11.095    

Slack (MET) :             11.227ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.942ns (23.044%)  route 6.485ns (76.956%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.617     7.571    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.695 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.695    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.082    18.891    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.922    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 11.227    

Slack (MET) :             11.387ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.942ns (23.494%)  route 6.324ns (76.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.456     7.410    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.534 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.534    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.082    18.891    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.029    18.920    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.387    

Slack (MET) :             11.396ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 1.942ns (23.515%)  route 6.317ns (76.485%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.449     7.402    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.526    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.082    18.891    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031    18.922    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 11.396    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 1.942ns (23.687%)  route 6.257ns (76.313%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.389     7.342    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.466    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.082    18.890    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.921    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.615ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 1.942ns (24.154%)  route 6.098ns (75.846%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.230     7.184    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.308 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.308    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.082    18.891    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.922    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 11.615    

Slack (MET) :             15.096ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.082    18.891    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.462    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.096    

Slack (MET) :             15.096ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.082    18.891    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.462    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                         clock pessimism              0.500    -0.241    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.257    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
                         clock pessimism              0.500    -0.241    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.257    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.929%)  route 0.241ns (63.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.241    -0.122    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
                         clock pessimism              0.500    -0.241    
    SLICE_X55Y153        FDRE (Hold_fdre_C_CE)       -0.039    -0.280    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.133    -0.231    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT4 (Prop_lut4_I0_O)        0.048    -0.183 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    uAHBVGA/uVGAInterface/addrv0[3]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.133    -0.359    uAHBVGA/uVGAInterface/addrv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.137    -0.227    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.121    -0.371    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.915%)  route 0.122ns (39.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.122    -0.240    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X49Y152        LUT5 (Prop_lut5_I1_O)        0.049    -0.191 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.191    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.920    -0.737    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.247    -0.490    
    SLICE_X49Y152        FDRE (Hold_fdre_C_D)         0.104    -0.386    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.129%)  route 0.171ns (47.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.192    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X50Y152        LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.271    -0.468    
    SLICE_X50Y152        FDRE (Hold_fdre_C_D)         0.120    -0.348    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.066%)  route 0.165ns (53.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y151        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.197    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.271    -0.468    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.063    -0.405    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.091    -0.285    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X48Y153        LUT4 (Prop_lut4_I1_O)        0.099    -0.186 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.186    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.919    -0.738    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.234    -0.504    
    SLICE_X48Y153        FDRE (Hold_fdre_C_D)         0.092    -0.412    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.097%)  route 0.312ns (68.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.312    -0.051    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.500    -0.240    
    SLICE_X55Y152        FDRE (Hold_fdre_C_CE)       -0.039    -0.279    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y151    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y151    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y151    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y151    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y151    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y152    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y153    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y152    uAHBVGA/uVGAInterface/vs_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y129    reg_sys_rst_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y153    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y152    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M_1
  To Clock:  clkfbout_clk_50M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_25M/inst/clk_in1
  To Clock:  u_clk_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_25M/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        6.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        33.425ns  (logic 7.930ns (23.725%)  route 25.495ns (76.275%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT5 (Prop_lut5_I2_O)        0.118    31.450 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.311    32.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X58Y97         LUT2 (Prop_lut2_I1_O)        0.318    33.079 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.795    33.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.354    34.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.483    34.711    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.348    35.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_1/O
                         net (fo=1, routed)           0.000    35.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jmk8v6
    SLICE_X57Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.502    41.502    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X57Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/C
                         clock pessimism              0.008    41.510    
                         clock uncertainty           -0.135    41.375    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.029    41.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg
  -------------------------------------------------------------------
                         required time                         41.404    
                         arrival time                         -35.059    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        33.474ns  (logic 7.930ns (23.690%)  route 25.544ns (76.310%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT5 (Prop_lut5_I2_O)        0.118    31.450 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.311    32.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X58Y97         LUT2 (Prop_lut2_I1_O)        0.318    33.079 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.795    33.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.354    34.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.533    34.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I4_O)        0.348    35.109 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_i_1/O
                         net (fo=1, routed)           0.000    35.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vlk8v6
    SLICE_X58Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.506    41.506    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X58Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/C
                         clock pessimism              0.008    41.514    
                         clock uncertainty           -0.135    41.379    
    SLICE_X58Y95         FDCE (Setup_fdce_C_D)        0.077    41.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                         -35.109    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        33.435ns  (logic 7.930ns (23.718%)  route 25.505ns (76.282%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT5 (Prop_lut5_I2_O)        0.118    31.450 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.311    32.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X58Y97         LUT2 (Prop_lut2_I1_O)        0.318    33.079 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.795    33.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.354    34.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.493    34.721    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    35.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_i_1/O
                         net (fo=1, routed)           0.000    35.069    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmk8v6
    SLICE_X56Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.502    41.502    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X56Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/C
                         clock pessimism              0.008    41.510    
                         clock uncertainty           -0.135    41.375    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.077    41.452    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg
  -------------------------------------------------------------------
                         required time                         41.452    
                         arrival time                         -35.069    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        33.270ns  (logic 7.608ns (22.868%)  route 25.662ns (77.132%))
  Logic Levels:           35  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT5 (Prop_lut5_I2_O)        0.118    31.450 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.311    32.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I3_O)        0.326    33.087 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3/O
                         net (fo=3, routed)           0.527    33.614    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.124    33.738 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6/O
                         net (fo=1, routed)           0.296    34.034    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124    34.158 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5/O
                         net (fo=1, routed)           0.622    34.780    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.124    34.904 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1/O
                         net (fo=1, routed)           0.000    34.904    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1_n_0
    SLICE_X59Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.507    41.507    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X59Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/C
                         clock pessimism              0.008    41.515    
                         clock uncertainty           -0.135    41.380    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)        0.029    41.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg
  -------------------------------------------------------------------
                         required time                         41.409    
                         arrival time                         -34.904    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.279ns  (logic 7.556ns (23.408%)  route 24.723ns (76.592%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT5 (Prop_lut5_I2_O)        0.118    31.450 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.311    32.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X58Y97         LUT2 (Prop_lut2_I1_O)        0.318    33.079 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.507    33.586    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I4_O)        0.328    33.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1/O
                         net (fo=1, routed)           0.000    33.914    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.506    41.506    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X58Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/C
                         clock pessimism              0.008    41.514    
                         clock uncertainty           -0.135    41.379    
    SLICE_X58Y95         FDCE (Setup_fdce_C_D)        0.079    41.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg
  -------------------------------------------------------------------
                         required time                         41.458    
                         arrival time                         -33.914    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.356ns  (logic 7.040ns (22.452%)  route 24.316ns (77.548%))
  Logic Levels:           32  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT4 (Prop_lut4_I2_O)        0.124    31.456 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           1.026    32.482    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X68Y128        LUT6 (Prop_lut6_I5_O)        0.124    32.606 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_i_1/O
                         net (fo=1, routed)           0.385    32.991    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovfet6
    SLICE_X68Y128        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.487    41.487    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X68Y128        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.135    41.352    
    SLICE_X68Y128        FDCE (Setup_fdce_C_D)       -0.067    41.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg
  -------------------------------------------------------------------
                         required time                         41.285    
                         arrival time                         -32.991    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.036ns  (logic 7.040ns (22.683%)  route 23.996ns (77.317%))
  Logic Levels:           32  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 41.568 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT4 (Prop_lut4_I2_O)        0.124    31.456 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           1.090    32.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X73Y127        LUT6 (Prop_lut6_I3_O)        0.124    32.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_1/O
                         net (fo=1, routed)           0.000    32.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpfet6
    SLICE_X73Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.568    41.568    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X73Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/C
                         clock pessimism              0.000    41.568    
                         clock uncertainty           -0.135    41.433    
    SLICE_X73Y127        FDCE (Setup_fdce_C_D)        0.029    41.462    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                         -32.671    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.932ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        30.811ns  (logic 7.040ns (22.849%)  route 23.771ns (77.151%))
  Logic Levels:           32  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           1.038    31.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X63Y115        LUT4 (Prop_lut4_I2_O)        0.124    31.456 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           0.866    32.322    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X69Y126        LUT6 (Prop_lut6_I5_O)        0.124    32.446 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_1/O
                         net (fo=1, routed)           0.000    32.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mkk8v6
    SLICE_X69Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.484    41.484    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X69Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.135    41.349    
    SLICE_X69Y126        FDCE (Setup_fdce_C_D)        0.029    41.378    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -32.446    
  -------------------------------------------------------------------
                         slack                                  8.932    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        30.300ns  (logic 7.164ns (23.644%)  route 23.136ns (76.356%))
  Logic Levels:           33  (CARRY4=6 LUT2=2 LUT3=4 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 41.567 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.220    30.514    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X70Y126        LUT5 (Prop_lut5_I3_O)        0.124    30.638 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6/O
                         net (fo=1, routed)           0.445    31.083    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I2_O)        0.124    31.207 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3/O
                         net (fo=2, routed)           0.603    31.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3_n_0
    SLICE_X72Y126        LUT6 (Prop_lut6_I1_O)        0.124    31.934 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_1/O
                         net (fo=1, routed)           0.000    31.934    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qtfet6
    SLICE_X72Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.567    41.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X72Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg/C
                         clock pessimism              0.000    41.567    
                         clock uncertainty           -0.135    41.432    
    SLICE_X72Y126        FDCE (Setup_fdce_C_D)        0.031    41.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.463    
                         arrival time                         -31.934    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        30.199ns  (logic 7.164ns (23.722%)  route 23.035ns (76.278%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.634     1.634    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.799     2.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.000 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.489     8.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.302     8.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.194     9.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.118     9.760 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.435    10.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I4_O)        0.326    10.521 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.793    11.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.521    11.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.590    12.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.467    13.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.388 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.032    14.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y129        LUT2 (Prop_lut2_I1_O)        0.154    14.574 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.780    15.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X33Y129        LUT6 (Prop_lut6_I0_O)        0.327    15.680 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56/O
                         net (fo=1, routed)           0.432    16.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_56_n_0
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.124    16.236 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.452    16.688    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_30_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.608    17.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_16_n_0
    SLICE_X34Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.545 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.815    18.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X34Y128        LUT3 (Prop_lut3_I1_O)        0.124    18.484 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.730    19.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_5_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.338 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.577    19.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X46Y127        LUT4 (Prop_lut4_I2_O)        0.124    20.039 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.396    22.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.150    22.585 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.924    23.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.358    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.695    24.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.348    24.911 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.481    25.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.515 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.770    26.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I2_O)        0.124    26.409 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.055    27.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.117    27.581 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.625    28.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.553 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.617    30.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I1_O)        0.124    30.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.514    30.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X64Y125        LUT5 (Prop_lut5_I1_O)        0.124    30.932 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.327    31.259    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I0_O)        0.124    31.383 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.327    31.710    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X62Y124        LUT2 (Prop_lut2_I1_O)        0.124    31.834 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_1/O
                         net (fo=1, routed)           0.000    31.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujx7v6
    SLICE_X62Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.481    41.481    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/C
                         clock pessimism              0.000    41.481    
                         clock uncertainty           -0.135    41.346    
    SLICE_X62Y124        FDCE (Setup_fdce_C_D)        0.077    41.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg
  -------------------------------------------------------------------
                         required time                         41.423    
                         arrival time                         -31.834    
  -------------------------------------------------------------------
                         slack                                  9.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.598     0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X79Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.113     0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X80Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.873     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X80Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.234     0.639    
    SLICE_X80Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.776%)  route 0.242ns (63.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.628     0.628    your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[16]
    SLICE_X52Y44         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/Q
                         net (fo=5, routed)           0.242     1.012    your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X51Y45         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.903     0.903    your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]_0
    SLICE_X51Y45         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.008     0.894    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.046     0.940    your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zia917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rtd917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.743%)  route 0.249ns (57.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X53Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zia917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zia917_reg/Q
                         net (fo=2, routed)           0.249     0.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zia917
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.045     0.998 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rtd917_i_1/O
                         net (fo=1, routed)           0.000     0.998    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B648v6
    SLICE_X57Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rtd917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X57Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rtd917_reg/C
                         clock pessimism              0.000     0.832    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.092     0.924    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rtd917_reg
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 uAHBTIMER/load_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBTIMER/value_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.876%)  route 0.248ns (57.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.550     0.550    uAHBTIMER/CLK
    SLICE_X52Y128        FDCE                                         r  uAHBTIMER/load_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        FDCE (Prop_fdce_C_Q)         0.141     0.691 r  uAHBTIMER/load_reg[23]/Q
                         net (fo=2, routed)           0.248     0.939    uAHBTIMER/load_reg_n_0_[23]
    SLICE_X51Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.984 r  uAHBTIMER/value[23]_i_1/O
                         net (fo=1, routed)           0.000     0.984    uAHBTIMER/value[23]_i_1_n_0
    SLICE_X51Y132        FDCE                                         r  uAHBTIMER/value_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.822     0.822    uAHBTIMER/CLK
    SLICE_X51Y132        FDCE                                         r  uAHBTIMER/value_reg[23]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y132        FDCE (Hold_fdce_C_D)         0.091     0.909    uAHBTIMER/value_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rnanz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5fnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.578%)  route 0.255ns (64.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.559     0.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X51Y138        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rnanz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDCE (Prop_fdce_C_Q)         0.141     0.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rnanz6_reg/Q
                         net (fo=4, routed)           0.255     0.955    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rnanz6
    SLICE_X54Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5fnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.825     0.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5fnz6_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X54Y137        FDCE (Hold_fdce_C_D)         0.059     0.880    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5fnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.416%)  route 0.189ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.633     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.164     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.189     0.987    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[31]
    SLICE_X71Y50         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.839     0.839    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y50         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.075     0.909    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.618%)  route 0.160ns (41.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.654     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X81Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDCE (Prop_fdce_C_Q)         0.128     0.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.160     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[3]
    SLICE_X81Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4
    SLICE_X81Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.873     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.005     0.868    
    SLICE_X81Y50         FDCE (Hold_fdce_C_D)         0.091     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uAHBUART/uUART_RX/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.564     0.564    uAHBUART/uUART_RX/HCLK
    SLICE_X41Y145        FDCE                                         r  uAHBUART/uUART_RX/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uUART_RX/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     0.830    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIB0
    SLICE_X42Y145        RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.833     0.833    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y145        RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X42Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.746    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.596     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X77Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y52         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.132     0.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X78Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.871     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.637    
    SLICE_X78Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.995%)  route 0.212ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.633     0.633    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X67Y49         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[3]/Q
                         net (fo=2, routed)           0.212     0.986    your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg0_reg_n_0_[3]
    SLICE_X67Y50         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.839     0.839    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X67Y50         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.066     0.900    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25M_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y17     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y17     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y18     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y18     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y13     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y13     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y14     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y14     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y23     uAHB2ROM/memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y16     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y145    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y146    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y146    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y51     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y52     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y52     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25M_1
  To Clock:  clkfbout_clk_25M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    u_clk_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.056ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.942ns (22.599%)  route 6.651ns (77.401%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.783     7.737    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.861    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.029    18.917    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 11.056    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.942ns (22.618%)  route 6.644ns (77.382%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.776     7.730    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.854 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.854    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.919    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.093ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 1.942ns (22.694%)  route 6.615ns (77.306%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.747     7.701    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.825    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.029    18.918    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 11.093    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.942ns (23.044%)  route 6.485ns (76.956%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.617     7.571    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.695 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.695    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.942ns (23.494%)  route 6.324ns (76.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.456     7.410    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.534 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.534    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.029    18.918    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.394ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 1.942ns (23.515%)  route 6.317ns (76.485%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.449     7.402    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.526    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 11.394    

Slack (MET) :             11.453ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 1.942ns (23.687%)  route 6.257ns (76.313%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.389     7.342    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.466    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.919    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 11.453    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 1.942ns (24.154%)  route 6.098ns (75.846%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.230     7.184    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.308 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.308    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             15.094ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.460    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.094    

Slack (MET) :             15.094ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.460    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                         clock pessimism              0.500    -0.241    
                         clock uncertainty            0.084    -0.158    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.174    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
                         clock pessimism              0.500    -0.241    
                         clock uncertainty            0.084    -0.158    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.174    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.929%)  route 0.241ns (63.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.241    -0.122    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
                         clock pessimism              0.500    -0.241    
                         clock uncertainty            0.084    -0.158    
    SLICE_X55Y153        FDRE (Hold_fdre_C_CE)       -0.039    -0.197    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.133    -0.231    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT4 (Prop_lut4_I0_O)        0.048    -0.183 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    uAHBVGA/uVGAInterface/addrv0[3]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.133    -0.275    uAHBVGA/uVGAInterface/addrv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.137    -0.227    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.121    -0.287    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.915%)  route 0.122ns (39.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.122    -0.240    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X49Y152        LUT5 (Prop_lut5_I1_O)        0.049    -0.191 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.191    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.920    -0.737    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.247    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X49Y152        FDRE (Hold_fdre_C_D)         0.104    -0.302    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.129%)  route 0.171ns (47.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.192    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X50Y152        LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.271    -0.468    
                         clock uncertainty            0.084    -0.384    
    SLICE_X50Y152        FDRE (Hold_fdre_C_D)         0.120    -0.264    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.066%)  route 0.165ns (53.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y151        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.197    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.271    -0.468    
                         clock uncertainty            0.084    -0.384    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.063    -0.321    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.091    -0.285    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X48Y153        LUT4 (Prop_lut4_I1_O)        0.099    -0.186 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.186    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.919    -0.738    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X48Y153        FDRE (Hold_fdre_C_D)         0.092    -0.328    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.097%)  route 0.312ns (68.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.312    -0.051    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.500    -0.240    
                         clock uncertainty            0.084    -0.157    
    SLICE_X55Y152        FDRE (Hold_fdre_C_CE)       -0.039    -0.196    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        9.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.866ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.826ns (43.549%)  route 3.663ns (56.451%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.783     8.209    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     8.333    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.485    
                         clock uncertainty           -0.315    18.170    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.029    18.199    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  9.866    

Slack (MET) :             9.875ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.826ns (43.597%)  route 3.656ns (56.403%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.776     8.202    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     8.326    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.485    
                         clock uncertainty           -0.315    18.170    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.201    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  9.875    

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.826ns (43.791%)  route 3.627ns (56.209%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.747     8.173    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I0_O)        0.124     8.297 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     8.297    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.029    18.200    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  9.903    

Slack (MET) :             10.035ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 2.826ns (44.691%)  route 3.497ns (55.309%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.617     8.043    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     8.167    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.202    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                 10.035    

Slack (MET) :             10.195ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 2.826ns (45.864%)  route 3.336ns (54.136%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.456     7.882    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     8.006    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.029    18.200    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 10.195    

Slack (MET) :             10.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.826ns (45.917%)  route 3.329ns (54.083%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.449     7.874    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I5_O)        0.124     7.998 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.998    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031    18.202    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 10.204    

Slack (MET) :             10.263ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.826ns (46.369%)  route 3.269ns (53.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.389     7.815    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.939 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.939    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.485    
                         clock uncertainty           -0.315    18.170    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.201    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 10.263    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 2.826ns (47.608%)  route 3.110ns (52.392%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.230     7.656    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.780 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.780    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.202    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             14.240ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.580ns (25.000%)  route 1.740ns (75.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.619     1.619    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X64Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDCE (Prop_fdce_C_Q)         0.456     2.075 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           1.740     3.815    lockup
    SLICE_X53Y129        LUT2 (Prop_lut2_I1_O)        0.124     3.939 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     3.939    reg_sys_rst_n_i_1_n_0
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.480    18.465    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.465    
                         clock uncertainty           -0.315    18.150    
    SLICE_X53Y129        FDCE (Setup_fdce_C_D)        0.029    18.179    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.179    
                         arrival time                          -3.939    
  -------------------------------------------------------------------
                         slack                                 14.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y149        FDPE                                         r  uAHBVGA/r_text_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDPE (Prop_fdpe_C_Q)         0.141     0.704 r  uAHBVGA/r_text_color_reg[5]/Q
                         net (fo=1, routed)           0.057     0.761    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[5]
    SLICE_X48Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.806 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.806    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y149        FDRE (Hold_fdre_C_D)         0.092    -0.417    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y149        FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.097     0.801    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][0]
    SLICE_X48Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.846 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.846    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y149        FDRE (Hold_fdre_C_D)         0.091    -0.418    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y148        FDCE                                         r  uAHBVGA/r_text_back_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[1]/Q
                         net (fo=1, routed)           0.097     0.801    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][1]
    SLICE_X48Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.846 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.846    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.091    -0.418    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.507%)  route 0.116ns (38.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    uAHBVGA/CLK
    SLICE_X48Y145        FDPE                                         r  uAHBVGA/r_text_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  uAHBVGA/r_text_color_reg[4]/Q
                         net (fo=1, routed)           0.116     0.819    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[4]
    SLICE_X48Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.864 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.864    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.832    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y148        FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.137     0.841    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][2]
    SLICE_X48Y148        LUT6 (Prop_lut6_I4_O)        0.045     0.886 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092    -0.417    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y148        FDCE                                         r  uAHBVGA/r_text_back_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[7]/Q
                         net (fo=1, routed)           0.143     0.847    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][7]
    SLICE_X48Y148        LUT6 (Prop_lut6_I4_O)        0.045     0.892 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.892    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092    -0.417    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.777%)  route 0.166ns (47.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    uAHBVGA/CLK
    SLICE_X49Y145        FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.166     0.869    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X48Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.914 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.914    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.832    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.091    -0.419    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.830%)  route 0.220ns (54.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    uAHBVGA/CLK
    SLICE_X48Y145        FDPE                                         r  uAHBVGA/r_text_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  uAHBVGA/r_text_color_reg[6]/Q
                         net (fo=1, routed)           0.220     0.923    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[6]
    SLICE_X48Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.968 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.968    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.832    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.773%)  route 0.349ns (65.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.551     0.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X55Y129        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDCE (Prop_fdce_C_Q)         0.141     0.692 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.349     1.041    sys_reset_req
    SLICE_X53Y129        LUT2 (Prop_lut2_I0_O)        0.045     1.086 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.086    reg_sys_rst_n_i_1_n_0
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.818    -0.839    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.315    -0.524    
    SLICE_X53Y129        FDCE (Hold_fdce_C_D)         0.091    -0.433    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  1.518    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.577ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.204ns  (logic 0.478ns (39.706%)  route 0.726ns (60.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X80Y49         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.726     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X78Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X78Y49         FDCE (Setup_fdce_C_D)       -0.219    39.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.781    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                 38.577    

Slack (MET) :             38.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.077%)  route 0.582ns (54.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X80Y49         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.582     1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X79Y49         FDCE (Setup_fdce_C_D)       -0.270    39.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 38.670    

Slack (MET) :             38.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.000%)  route 0.776ns (63.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X67Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.776     1.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X66Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X66Y44         FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 38.721    

Slack (MET) :             38.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.933ns  (logic 0.419ns (44.915%)  route 0.514ns (55.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.514     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X66Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X66Y44         FDCE (Setup_fdce_C_D)       -0.220    39.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.780    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 38.847    

Slack (MET) :             38.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.297%)  route 0.597ns (56.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X67Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X66Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X66Y44         FDCE (Setup_fdce_C_D)       -0.045    39.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.902    

Slack (MET) :             38.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.335%)  route 0.453ns (46.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X80Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.453     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X79Y49         FDCE (Setup_fdce_C_D)       -0.093    39.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                 38.936    

Slack (MET) :             38.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.957ns  (logic 0.518ns (54.110%)  route 0.439ns (45.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X80Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.439     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X79Y49         FDCE (Setup_fdce_C_D)       -0.095    39.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 38.948    

Slack (MET) :             39.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.089%)  route 0.454ns (49.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X66Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X66Y44         FDCE (Setup_fdce_C_D)       -0.043    39.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 39.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       26.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.659ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        16.221ns  (logic 1.076ns (6.633%)  route 15.145ns (93.367%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 44.985 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.671    17.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    44.985    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/C
                         clock pessimism              0.000    44.985    
                         clock uncertainty           -0.287    44.698    
    SLICE_X40Y122        FDCE (Setup_fdce_C_CE)      -0.205    44.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg
  -------------------------------------------------------------------
                         required time                         44.493    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                 26.659    

Slack (MET) :             26.980ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.901ns  (logic 1.076ns (6.767%)  route 14.825ns (93.233%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 44.985 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.351    17.514    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    44.985    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism              0.000    44.985    
                         clock uncertainty           -0.287    44.698    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    44.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         44.493    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                 26.980    

Slack (MET) :             26.980ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.901ns  (logic 1.076ns (6.767%)  route 14.825ns (93.233%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 44.985 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.351    17.514    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    44.985    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/C
                         clock pessimism              0.000    44.985    
                         clock uncertainty           -0.287    44.698    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    44.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg
  -------------------------------------------------------------------
                         required time                         44.493    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                 26.980    

Slack (MET) :             27.286ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 1.076ns (6.898%)  route 14.522ns (93.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    17.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/C
                         clock pessimism              0.000    44.989    
                         clock uncertainty           -0.287    44.702    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    44.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 27.286    

Slack (MET) :             27.286ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 1.076ns (6.898%)  route 14.522ns (93.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    17.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/C
                         clock pessimism              0.000    44.989    
                         clock uncertainty           -0.287    44.702    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    44.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 27.286    

Slack (MET) :             27.286ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 1.076ns (6.898%)  route 14.522ns (93.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    17.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg/C
                         clock pessimism              0.000    44.989    
                         clock uncertainty           -0.287    44.702    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    44.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 27.286    

Slack (MET) :             27.286ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 1.076ns (6.898%)  route 14.522ns (93.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    17.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/C
                         clock pessimism              0.000    44.989    
                         clock uncertainty           -0.287    44.702    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    44.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 27.286    

Slack (MET) :             27.286ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 1.076ns (6.898%)  route 14.522ns (93.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.999    15.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X32Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.163 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.049    17.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495    44.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/C
                         clock pessimism              0.000    44.989    
                         clock uncertainty           -0.287    44.702    
    SLICE_X35Y120        FDCE (Setup_fdce_C_CE)      -0.205    44.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 27.286    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 1.076ns (6.916%)  route 14.482ns (93.084%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 44.995 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.692    14.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X30Y123        LUT4 (Prop_lut4_I0_O)        0.124    14.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.316    17.171    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X34Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    44.995    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.000    44.995    
                         clock uncertainty           -0.287    44.708    
    SLICE_X34Y113        FDCE (Setup_fdce_C_CE)      -0.169    44.539    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.539    
                         arrival time                         -17.171    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.475ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.417ns  (logic 1.076ns (6.979%)  route 14.341ns (93.021%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 44.997 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.449     6.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X35Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.642 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           3.348     9.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X32Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.114 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.323    11.437    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.354    12.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.692    14.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X30Y123        LUT4 (Prop_lut4_I0_O)        0.124    14.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.174    17.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X29Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.503    44.997    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/C
                         clock pessimism              0.000    44.997    
                         clock uncertainty           -0.287    44.710    
    SLICE_X29Y114        FDCE (Setup_fdce_C_CE)      -0.205    44.505    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg
  -------------------------------------------------------------------
                         required time                         44.505    
                         arrival time                         -17.030    
  -------------------------------------------------------------------
                         slack                                 27.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ytqoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.186ns (7.798%)  route 2.199ns (92.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ytqoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ytqoz6_reg/Q
                         net (fo=3, routed)           2.199     2.902    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ytqoz6
    SLICE_X34Y115        LUT5 (Prop_lut5_I1_O)        0.045     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_i_1/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V3h8v6
    SLICE_X34Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/C
                         clock pessimism              0.000     2.392    
                         clock uncertainty            0.287     2.679    
    SLICE_X34Y115        FDCE (Hold_fdce_C_D)         0.120     2.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.186ns (7.862%)  route 2.180ns (92.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.558     0.558    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     0.699 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/Q
                         net (fo=3, routed)           2.180     2.878    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6
    SLICE_X36Y121        LUT5 (Prop_lut5_I0_O)        0.045     2.923 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_i_1/O
                         net (fo=1, routed)           0.000     2.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F2h8v6
    SLICE_X36Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.825     2.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.287     2.673    
    SLICE_X36Y121        FDCE (Hold_fdce_C_D)         0.092     2.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.186ns (7.854%)  route 2.182ns (92.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X41Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.141     0.696 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/Q
                         net (fo=3, routed)           2.182     2.878    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6
    SLICE_X36Y122        LUT5 (Prop_lut5_I1_O)        0.045     2.923 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_i_1/O
                         net (fo=1, routed)           0.000     2.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1h8v6
    SLICE_X36Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.823     2.385    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/C
                         clock pessimism              0.000     2.385    
                         clock uncertainty            0.287     2.672    
    SLICE_X36Y122        FDCE (Hold_fdce_C_D)         0.091     2.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qa0107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.141ns (6.040%)  route 2.193ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qa0107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qa0107_reg/Q
                         net (fo=3, routed)           2.193     2.896    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qa0107
    SLICE_X29Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.829     2.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
                         clock pessimism              0.000     2.391    
                         clock uncertainty            0.287     2.678    
    SLICE_X29Y117        FDCE (Hold_fdce_C_D)         0.057     2.735    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.186ns (7.861%)  route 2.180ns (92.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6_reg/Q
                         net (fo=3, routed)           2.180     2.881    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6
    SLICE_X36Y121        LUT5 (Prop_lut5_I3_O)        0.045     2.926 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_i_1/O
                         net (fo=1, routed)           0.000     2.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y1h8v6
    SLICE_X36Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.825     2.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.287     2.673    
    SLICE_X36Y121        FDCE (Hold_fdce_C_D)         0.091     2.764    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hveoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.186ns (7.752%)  route 2.214ns (92.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.557     0.557    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDCE (Prop_fdce_C_Q)         0.141     0.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_reg/Q
                         net (fo=3, routed)           2.214     2.911    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.045     2.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hveoz6_i_1/O
                         net (fo=1, routed)           0.000     2.956    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2h8v6
    SLICE_X38Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hveoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hveoz6_reg/C
                         clock pessimism              0.000     2.384    
                         clock uncertainty            0.287     2.671    
    SLICE_X38Y122        FDCE (Hold_fdce_C_D)         0.120     2.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hveoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.186ns (7.840%)  route 2.187ns (92.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/Q
                         net (fo=3, routed)           2.187     2.889    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107
    SLICE_X32Y119        LUT5 (Prop_lut5_I1_O)        0.045     2.934 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_i_1/O
                         net (fo=1, routed)           0.000     2.934    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6h8v6
    SLICE_X32Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.827     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.287     2.676    
    SLICE_X32Y119        FDCE (Hold_fdce_C_D)         0.092     2.768    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q6coz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L8coz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.186ns (7.830%)  route 2.189ns (92.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q6coz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q6coz6_reg/Q
                         net (fo=3, routed)           2.189     2.892    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q6coz6
    SLICE_X33Y118        LUT5 (Prop_lut5_I1_O)        0.045     2.937 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L8coz6_i_1/O
                         net (fo=1, routed)           0.000     2.937    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F9h8v6
    SLICE_X33Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L8coz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.828     2.390    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L8coz6_reg/C
                         clock pessimism              0.000     2.390    
                         clock uncertainty            0.287     2.677    
    SLICE_X33Y118        FDCE (Hold_fdce_C_D)         0.091     2.768    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L8coz6_reg
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.186ns (7.825%)  route 2.191ns (92.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/Q
                         net (fo=6, routed)           2.191     2.892    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[9]
    SLICE_X29Y120        LUT6 (Prop_lut6_I3_O)        0.045     2.937 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_i_1/O
                         net (fo=1, routed)           0.000     2.937    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qqg8v6
    SLICE_X29Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.826     2.388    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.287     2.675    
    SLICE_X29Y120        FDCE (Hold_fdce_C_D)         0.091     2.766    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.186ns (7.722%)  route 2.223ns (92.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.557     0.557    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.141     0.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           2.223     2.920    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X34Y123        LUT6 (Prop_lut6_I3_O)        0.045     2.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_1/O
                         net (fo=1, routed)           0.000     2.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Voh8v6
    SLICE_X34Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     2.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_reg/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.287     2.670    
    SLICE_X34Y123        FDCE (Hold_fdce_C_D)         0.121     2.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.056ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.942ns (22.599%)  route 6.651ns (77.401%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.783     7.737    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.861    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.029    18.917    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 11.056    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.942ns (22.618%)  route 6.644ns (77.382%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.776     7.730    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.854 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.854    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.919    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.093ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 1.942ns (22.694%)  route 6.615ns (77.306%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.747     7.701    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.825    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.029    18.918    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 11.093    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.942ns (23.044%)  route 6.485ns (76.956%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.617     7.571    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.695 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.695    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.942ns (23.494%)  route 6.324ns (76.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.456     7.410    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.534 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.534    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.029    18.918    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.394ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 1.942ns (23.515%)  route 6.317ns (76.485%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.449     7.402    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.526    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 11.394    

Slack (MET) :             11.453ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 1.942ns (23.687%)  route 6.257ns (76.313%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.389     7.342    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.466    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.919    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 11.453    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 1.942ns (24.154%)  route 6.098ns (75.846%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    -0.732    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.829     3.615    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X52Y150        LUT4 (Prop_lut4_I0_O)        0.124     3.739 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.739    uAHBVGA/uVGAInterface_n_5
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.271 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.271    uAHBVGA/cin1_carry_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.542 r  uAHBVGA/cin1_carry__0/CO[0]
                         net (fo=3, routed)           1.039     5.581    uAHBVGA/uvga_console/ufont_rom/CO[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.373     5.954 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.230     7.184    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.308 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.308    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.920    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             15.094ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.460    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.094    

Slack (MET) :             15.094ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.120ns (27.272%)  route 2.987ns (72.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.794    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.222 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.851     0.629    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X55Y151        LUT5 (Prop_lut5_I2_O)        0.152     0.781 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.733     1.514    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I0_O)        0.326     1.840 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.709     2.549    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X50Y152        LUT6 (Prop_lut6_I5_O)        0.124     2.673 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.694     3.366    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.487    18.973    
                         clock uncertainty           -0.084    18.889    
    SLICE_X48Y149        FDRE (Setup_fdre_C_R)       -0.429    18.460    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 15.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                         clock pessimism              0.500    -0.241    
                         clock uncertainty            0.084    -0.158    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.174    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.876%)  route 0.263ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.263    -0.100    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X54Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/C
                         clock pessimism              0.500    -0.241    
                         clock uncertainty            0.084    -0.158    
    SLICE_X54Y153        FDRE (Hold_fdre_C_CE)       -0.016    -0.174    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.929%)  route 0.241ns (63.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.241    -0.122    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.916    -0.741    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y153        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]/C
                         clock pessimism              0.500    -0.241    
                         clock uncertainty            0.084    -0.158    
    SLICE_X55Y153        FDRE (Hold_fdre_C_CE)       -0.039    -0.197    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.133    -0.231    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT4 (Prop_lut4_I0_O)        0.048    -0.183 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    uAHBVGA/uVGAInterface/addrv0[3]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.133    -0.275    uAHBVGA/uVGAInterface/addrv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y151        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.137    -0.227    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.121    -0.287    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.915%)  route 0.122ns (39.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.122    -0.240    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X49Y152        LUT5 (Prop_lut5_I1_O)        0.049    -0.191 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.191    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.920    -0.737    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y152        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.247    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X49Y152        FDRE (Hold_fdre_C_D)         0.104    -0.302    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.129%)  route 0.171ns (47.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X49Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.171    -0.192    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X50Y152        LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.271    -0.468    
                         clock uncertainty            0.084    -0.384    
    SLICE_X50Y152        FDRE (Hold_fdre_C_D)         0.120    -0.264    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.066%)  route 0.165ns (53.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.645    -0.503    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y151        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.197    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.918    -0.739    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.271    -0.468    
                         clock uncertainty            0.084    -0.384    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.063    -0.321    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.091    -0.285    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X48Y153        LUT4 (Prop_lut4_I1_O)        0.099    -0.186 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.186    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.919    -0.738    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X48Y153        FDRE (Hold_fdre_C_D)         0.092    -0.328    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.097%)  route 0.312ns (68.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X48Y153        FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=10, routed)          0.312    -0.051    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.917    -0.740    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X55Y152        FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.500    -0.240    
                         clock uncertainty            0.084    -0.157    
    SLICE_X55Y152        FDRE (Hold_fdre_C_CE)       -0.039    -0.196    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack        9.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.866ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.826ns (43.549%)  route 3.663ns (56.451%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.783     8.209    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     8.333    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.485    
                         clock uncertainty           -0.315    18.170    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.029    18.199    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  9.866    

Slack (MET) :             9.875ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.826ns (43.597%)  route 3.656ns (56.403%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.776     8.202    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     8.326    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.485    
                         clock uncertainty           -0.315    18.170    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.201    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  9.875    

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.826ns (43.791%)  route 3.627ns (56.209%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.747     8.173    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I0_O)        0.124     8.297 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     8.297    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.029    18.200    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  9.903    

Slack (MET) :             10.035ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 2.826ns (44.691%)  route 3.497ns (55.309%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.617     8.043    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     8.167    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.202    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                 10.035    

Slack (MET) :             10.195ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 2.826ns (45.864%)  route 3.336ns (54.136%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.456     7.882    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     8.006    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.029    18.200    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 10.195    

Slack (MET) :             10.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.826ns (45.917%)  route 3.329ns (54.083%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.449     7.874    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I5_O)        0.124     7.998 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.998    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031    18.202    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 10.204    

Slack (MET) :             10.263ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.826ns (46.369%)  route 3.269ns (53.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.389     7.815    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124     7.939 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.939    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.500    18.485    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.485    
                         clock uncertainty           -0.315    18.170    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    18.201    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 10.263    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 2.826ns (47.608%)  route 3.110ns (52.392%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.844     1.844    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.298 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.868     5.166    uAHBVGA/uvga_console/ufont_rom/font_word[1]
    SLICE_X62Y150        LUT5 (Prop_lut5_I0_O)        0.124     5.290 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10/O
                         net (fo=2, routed)           1.012     6.302    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_10_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.124     6.426 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=8, routed)           1.230     7.656    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.780 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.780    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.501    18.486    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.486    
                         clock uncertainty           -0.315    18.171    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.031    18.202    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             14.240ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.580ns (25.000%)  route 1.740ns (75.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.619     1.619    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X64Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDCE (Prop_fdce_C_Q)         0.456     2.075 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           1.740     3.815    lockup
    SLICE_X53Y129        LUT2 (Prop_lut2_I1_O)        0.124     3.939 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     3.939    reg_sys_rst_n_i_1_n_0
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.480    18.465    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.465    
                         clock uncertainty           -0.315    18.150    
    SLICE_X53Y129        FDCE (Setup_fdce_C_D)        0.029    18.179    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.179    
                         arrival time                          -3.939    
  -------------------------------------------------------------------
                         slack                                 14.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y149        FDPE                                         r  uAHBVGA/r_text_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDPE (Prop_fdpe_C_Q)         0.141     0.704 r  uAHBVGA/r_text_color_reg[5]/Q
                         net (fo=1, routed)           0.057     0.761    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[5]
    SLICE_X48Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.806 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.806    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y149        FDRE (Hold_fdre_C_D)         0.092    -0.417    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y149        FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.097     0.801    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][0]
    SLICE_X48Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.846 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.846    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y149        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y149        FDRE (Hold_fdre_C_D)         0.091    -0.418    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y148        FDCE                                         r  uAHBVGA/r_text_back_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[1]/Q
                         net (fo=1, routed)           0.097     0.801    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][1]
    SLICE_X48Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.846 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.846    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.091    -0.418    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.507%)  route 0.116ns (38.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    uAHBVGA/CLK
    SLICE_X48Y145        FDPE                                         r  uAHBVGA/r_text_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  uAHBVGA/r_text_color_reg[4]/Q
                         net (fo=1, routed)           0.116     0.819    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[4]
    SLICE_X48Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.864 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.864    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.832    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y148        FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.137     0.841    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][2]
    SLICE_X48Y148        LUT6 (Prop_lut6_I4_O)        0.045     0.886 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092    -0.417    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.563     0.563    uAHBVGA/CLK
    SLICE_X49Y148        FDCE                                         r  uAHBVGA/r_text_back_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHBVGA/r_text_back_color_reg[7]/Q
                         net (fo=1, routed)           0.143     0.847    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][7]
    SLICE_X48Y148        LUT6 (Prop_lut6_I4_O)        0.045     0.892 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.892    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.824    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y148        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.315    -0.509    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092    -0.417    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.777%)  route 0.166ns (47.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    uAHBVGA/CLK
    SLICE_X49Y145        FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.166     0.869    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X48Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.914 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.914    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.832    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.091    -0.419    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.830%)  route 0.220ns (54.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.562     0.562    uAHBVGA/CLK
    SLICE_X48Y145        FDPE                                         r  uAHBVGA/r_text_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  uAHBVGA/r_text_color_reg[6]/Q
                         net (fo=1, routed)           0.220     0.923    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[6]
    SLICE_X48Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.968 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.968    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.832    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X48Y146        FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.773%)  route 0.349ns (65.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.551     0.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X55Y129        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDCE (Prop_fdce_C_Q)         0.141     0.692 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.349     1.041    sys_reset_req
    SLICE_X53Y129        LUT2 (Prop_lut2_I0_O)        0.045     1.086 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.086    reg_sys_rst_n_i_1_n_0
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.818    -0.839    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.315    -0.524    
    SLICE_X53Y129        FDCE (Hold_fdce_C_D)         0.091    -0.433    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  1.518    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        8.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        12.553ns  (logic 1.565ns (12.467%)  route 10.988ns (87.533%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.706    31.821    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -31.821    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             9.196ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        12.215ns  (logic 1.565ns (12.812%)  route 10.650ns (87.188%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.368    31.483    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.553    41.553    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.308    41.245    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -31.483    
  -------------------------------------------------------------------
                         slack                                  9.196    

Slack (MET) :             9.243ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        12.168ns  (logic 1.681ns (13.815%)  route 10.487ns (86.185%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.344    31.436    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -31.436    
  -------------------------------------------------------------------
                         slack                                  9.243    

Slack (MET) :             9.418ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        12.168ns  (logic 1.681ns (13.815%)  route 10.487ns (86.185%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.344    31.436    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.728    41.728    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.728    
                         clock uncertainty           -0.308    41.420    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.854    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -31.436    
  -------------------------------------------------------------------
                         slack                                  9.418    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.986ns  (logic 1.376ns (11.480%)  route 10.610ns (88.520%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    24.952 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.160    26.112    uAHBVGA/uvga_image/uimage_ram/img_x[2]
    SLICE_X54Y150        LUT5 (Prop_lut5_I0_O)        0.302    26.414 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_21/O
                         net (fo=8, routed)           4.839    31.253    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_21_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -31.253    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.830ns  (logic 1.681ns (14.210%)  route 10.149ns (85.790%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.006    31.098    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.553    41.553    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.308    41.245    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.983ns  (logic 1.439ns (12.008%)  route 10.544ns (87.992%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    25.011 r  uAHBVGA/uvga_image/img_x_carry/O[3]
                         net (fo=2, routed)           1.295    26.306    uAHBVGA/uvga_image/uimage_ram/img_x[3]
    SLICE_X54Y150        LUT5 (Prop_lut5_I0_O)        0.306    26.612 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_20/O
                         net (fo=8, routed)           4.639    31.251    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_20_n_0
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.728    41.728    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.728    
                         clock uncertainty           -0.308    41.420    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.854    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -31.251    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.709ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.877ns  (logic 1.565ns (13.176%)  route 10.312ns (86.824%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.030    31.145    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.728    41.728    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.728    
                         clock uncertainty           -0.308    41.420    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.854    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.877ns  (logic 1.565ns (13.176%)  route 10.312ns (86.824%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 41.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.030    31.145    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y30         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.732    41.732    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y30         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.732    
                         clock uncertainty           -0.308    41.424    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.858    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.858    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.830ns  (logic 1.681ns (14.210%)  route 10.149ns (85.790%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 41.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.006    31.098    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.731    41.731    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y31         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.731    
                         clock uncertainty           -0.308    41.423    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.857    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.857    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                  9.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.164ns (8.016%)  route 1.882ns (91.984%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X56Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           1.882     1.542    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.308     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.164ns (7.569%)  route 2.003ns (92.431%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X56Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           2.003     1.663    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.308     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.164ns (7.525%)  route 2.015ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.015     1.674    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.308     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.164ns (8.132%)  route 1.853ns (91.868%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.853     1.513    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X53Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.917     0.917    uAHBVGA/uvga_console/CLK
    SLICE_X53Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.308     1.225    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.061     1.286    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.164ns (7.430%)  route 2.043ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X56Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.043     1.703    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.308     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.141ns (6.433%)  route 2.051ns (93.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          2.051     1.594    uAHBVGA/uvga_console/uvideo_ram/Q
    SLICE_X49Y150        FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.920     0.920    uAHBVGA/uvga_console/uvideo_ram/CLK
    SLICE_X49Y150        FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.308     1.228    
    SLICE_X49Y150        FDRE (Hold_fdre_C_D)         0.070     1.298    uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.209ns (9.575%)  route 1.974ns (90.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[3]/Q
                         net (fo=5, routed)           0.855     0.515    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[0]
    SLICE_X55Y147        LUT5 (Prop_lut5_I4_O)        0.045     0.560 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_25/O
                         net (fo=1, routed)           1.119     1.679    uAHBVGA/uvga_console/uvideo_ram/addr_r[0]
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.877     0.877    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.308     1.185    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.368    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.209ns (9.517%)  route 1.987ns (90.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[9]/Q
                         net (fo=3, routed)           0.847     0.507    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[6]
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.045     0.552 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_19/O
                         net (fo=1, routed)           1.140     1.692    uAHBVGA/uvga_console/uvideo_ram/addr_r[6]
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.877     0.877    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.308     1.185    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.368    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.164ns (7.735%)  route 1.956ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           1.956     1.616    uAHBVGA/uvga_console/ram_reg_1[1]
    SLICE_X60Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.920     0.920    uAHBVGA/uvga_console/CLK
    SLICE_X60Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.308     1.228    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.059     1.287    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.246ns (11.130%)  route 1.964ns (88.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.356 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=4, routed)           0.774     0.418    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[3]
    SLICE_X53Y146        LUT5 (Prop_lut5_I4_O)        0.098     0.516 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_22/O
                         net (fo=1, routed)           1.190     1.706    uAHBVGA/uvga_console/uvideo_ram/addr_r[3]
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.877     0.877    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.308     1.185    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.368    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       31.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.163%)  route 0.624ns (59.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.624     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X81Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y49         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 31.689    

Slack (MET) :             31.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.921%)  route 0.563ns (54.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y45         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.563     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X67Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.689    

Slack (MET) :             31.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.192%)  route 0.603ns (53.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.603     1.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X67Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 31.786    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.919ns  (logic 0.478ns (52.026%)  route 0.441ns (47.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.441     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X81Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y49         FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.080ns  (logic 0.518ns (47.966%)  route 0.562ns (52.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.562     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X67Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.938ns  (logic 0.478ns (50.965%)  route 0.460ns (49.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.460     0.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y49         FDCE (Setup_fdce_C_D)       -0.224    32.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.776    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                 31.838    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.667%)  route 0.588ns (56.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X67Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y44         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.021ns  (logic 0.456ns (44.672%)  route 0.565ns (55.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.565     1.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X81Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y49         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 31.886    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       19.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.955ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.772ns  (logic 2.192ns (13.898%)  route 13.580ns (86.102%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.124    18.807 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.450    20.257    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X29Y117        LUT4 (Prop_lut4_I2_O)        0.124    20.381 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_2/O
                         net (fo=1, routed)           0.781    21.163    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_2_n_0
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124    21.287 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_1/O
                         net (fo=1, routed)           0.000    21.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zqh8v6
    SLICE_X31Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.500    41.500    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X31Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.287    41.213    
    SLICE_X31Y116        FDCE (Setup_fdce_C_D)        0.029    41.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -21.287    
  -------------------------------------------------------------------
                         slack                                 19.955    

Slack (MET) :             19.990ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 2.192ns (13.927%)  route 13.547ns (86.073%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.124    18.807 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.532    20.339    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X31Y116        LUT4 (Prop_lut4_I2_O)        0.124    20.463 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_2/O
                         net (fo=1, routed)           0.667    21.130    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_2_n_0
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124    21.254 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_1/O
                         net (fo=1, routed)           0.000    21.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsh8v6
    SLICE_X31Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.500    41.500    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X31Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.287    41.213    
    SLICE_X31Y116        FDCE (Setup_fdce_C_D)        0.031    41.244    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg
  -------------------------------------------------------------------
                         required time                         41.244    
                         arrival time                         -21.254    
  -------------------------------------------------------------------
                         slack                                 19.990    

Slack (MET) :             20.161ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.564ns  (logic 2.192ns (14.084%)  route 13.372ns (85.916%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.124    18.807 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.449    20.256    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X29Y117        LUT4 (Prop_lut4_I2_O)        0.124    20.380 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_2/O
                         net (fo=1, routed)           0.575    20.955    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_2_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I0_O)        0.124    21.079 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_1/O
                         net (fo=1, routed)           0.000    21.079    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urh8v6
    SLICE_X29Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/C
                         clock pessimism              0.000    41.498    
                         clock uncertainty           -0.287    41.211    
    SLICE_X29Y118        FDCE (Setup_fdce_C_D)        0.029    41.240    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg
  -------------------------------------------------------------------
                         required time                         41.240    
                         arrival time                         -21.079    
  -------------------------------------------------------------------
                         slack                                 20.161    

Slack (MET) :             20.223ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.505ns  (logic 2.422ns (15.621%)  route 13.083ns (84.379%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I1_O)        0.152    18.835 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    19.269    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X32Y121        LUT5 (Prop_lut5_I4_O)        0.326    19.595 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.302    20.896    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I1_O)        0.124    21.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_1/O
                         net (fo=1, routed)           0.000    21.020    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psh8v6
    SLICE_X28Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.501    41.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X28Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.287    41.214    
    SLICE_X28Y116        FDCE (Setup_fdce_C_D)        0.029    41.243    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                         -21.020    
  -------------------------------------------------------------------
                         slack                                 20.223    

Slack (MET) :             20.377ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.350ns  (logic 2.422ns (15.778%)  route 12.928ns (84.222%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I1_O)        0.152    18.835 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    19.269    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X32Y121        LUT5 (Prop_lut5_I4_O)        0.326    19.595 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.147    20.741    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.124    20.865 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_1/O
                         net (fo=1, routed)           0.000    20.865    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Grh8v6
    SLICE_X29Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/C
                         clock pessimism              0.000    41.498    
                         clock uncertainty           -0.287    41.211    
    SLICE_X29Y118        FDCE (Setup_fdce_C_D)        0.031    41.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -20.865    
  -------------------------------------------------------------------
                         slack                                 20.377    

Slack (MET) :             20.383ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.347ns  (logic 2.422ns (15.781%)  route 12.925ns (84.219%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I1_O)        0.152    18.835 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    19.269    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X32Y121        LUT5 (Prop_lut5_I4_O)        0.326    19.595 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.144    20.738    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I1_O)        0.124    20.862 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_1/O
                         net (fo=1, routed)           0.000    20.862    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ish8v6
    SLICE_X28Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.501    41.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X28Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.287    41.214    
    SLICE_X28Y116        FDCE (Setup_fdce_C_D)        0.031    41.245    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -20.862    
  -------------------------------------------------------------------
                         slack                                 20.383    

Slack (MET) :             20.528ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.196ns  (logic 2.422ns (15.939%)  route 12.774ns (84.061%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I1_O)        0.152    18.835 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    19.269    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X32Y121        LUT5 (Prop_lut5_I4_O)        0.326    19.595 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.992    20.587    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X29Y119        LUT5 (Prop_lut5_I1_O)        0.124    20.711 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_1/O
                         net (fo=1, routed)           0.000    20.711    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eqh8v6
    SLICE_X29Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.497    41.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                         clock pessimism              0.000    41.497    
                         clock uncertainty           -0.287    41.210    
    SLICE_X29Y119        FDCE (Setup_fdce_C_D)        0.029    41.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                         -20.711    
  -------------------------------------------------------------------
                         slack                                 20.528    

Slack (MET) :             20.531ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.195ns  (logic 2.422ns (15.940%)  route 12.773ns (84.060%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I1_O)        0.152    18.835 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    19.269    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X32Y121        LUT5 (Prop_lut5_I4_O)        0.326    19.595 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.991    20.586    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X29Y119        LUT5 (Prop_lut5_I1_O)        0.124    20.710 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_1/O
                         net (fo=1, routed)           0.000    20.710    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqh8v6
    SLICE_X29Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.497    41.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                         clock pessimism              0.000    41.497    
                         clock uncertainty           -0.287    41.210    
    SLICE_X29Y119        FDCE (Setup_fdce_C_D)        0.031    41.241    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg
  -------------------------------------------------------------------
                         required time                         41.241    
                         arrival time                         -20.710    
  -------------------------------------------------------------------
                         slack                                 20.531    

Slack (MET) :             20.588ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.136ns  (logic 2.192ns (14.482%)  route 12.944ns (85.518%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.124    18.807 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.112    19.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X28Y119        LUT4 (Prop_lut4_I2_O)        0.124    20.043 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_2/O
                         net (fo=1, routed)           0.484    20.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_2_n_0
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124    20.651 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000    20.651    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X28Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.497    41.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X28Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000    41.497    
                         clock uncertainty           -0.287    41.210    
    SLICE_X28Y119        FDCE (Setup_fdce_C_D)        0.029    41.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                         -20.651    
  -------------------------------------------------------------------
                         slack                                 20.588    

Slack (MET) :             20.595ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.133ns  (logic 2.192ns (14.485%)  route 12.941ns (85.515%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y146        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/Q
                         net (fo=29, routed)          1.111     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6
    SLICE_X32Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.308     9.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.666    10.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X37Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.818    11.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.124    11.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          1.884    13.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fi2107_i_1/O
                         net (fo=2, routed)           0.973    14.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhyhw6
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.527    15.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.879    16.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.307    16.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.560 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.436    16.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.558    17.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.802 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.881    18.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.124    18.807 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          0.926    19.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X32Y117        LUT4 (Prop_lut4_I2_O)        0.124    19.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_2/O
                         net (fo=1, routed)           0.667    20.524    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_2_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.124    20.648 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000    20.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X32Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.499    41.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000    41.499    
                         clock uncertainty           -0.287    41.212    
    SLICE_X32Y117        FDCE (Setup_fdce_C_D)        0.031    41.243    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                         -20.648    
  -------------------------------------------------------------------
                         slack                                 20.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.554     1.776    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.164     1.940 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/Q
                         net (fo=1, routed)           0.115     2.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6
    SLICE_X33Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.287     1.109    
    SLICE_X33Y123        FDCE (Hold_fdce_C_D)         0.070     1.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.099%)  route 0.140ns (42.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.563     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y116        FDCE (Prop_fdce_C_Q)         0.141     1.926 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/Q
                         net (fo=4, routed)           0.140     2.066    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6
    SLICE_X31Y116        LUT5 (Prop_lut5_I3_O)        0.045     2.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_1/O
                         net (fo=1, routed)           0.000     2.111    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsh8v6
    SLICE_X31Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X31Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.287     1.117    
    SLICE_X31Y116        FDCE (Hold_fdce_C_D)         0.092     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.918%)  route 0.147ns (44.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.561     1.783    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.141     1.924 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/Q
                         net (fo=4, routed)           0.147     2.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6
    SLICE_X29Y118        LUT5 (Prop_lut5_I3_O)        0.045     2.116 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_i_1/O
                         net (fo=1, routed)           0.000     2.116    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uul8v6
    SLICE_X29Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.828     0.828    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.287     1.115    
    SLICE_X29Y118        FDCE (Hold_fdce_C_D)         0.092     1.207    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.212%)  route 0.192ns (50.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.557     1.779    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141     1.920 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/Q
                         net (fo=2, routed)           0.192     2.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qjg8v6
    SLICE_X38Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.827     0.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.287     1.113    
    SLICE_X38Y118        FDCE (Hold_fdce_C_D)         0.120     1.233    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.909%)  route 0.172ns (48.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.563     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y116        FDCE (Prop_fdce_C_Q)         0.141     1.926 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/Q
                         net (fo=4, routed)           0.172     2.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6
    SLICE_X28Y116        LUT5 (Prop_lut5_I3_O)        0.045     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_1/O
                         net (fo=1, routed)           0.000     2.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ish8v6
    SLICE_X28Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X28Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.287     1.117    
    SLICE_X28Y116        FDCE (Hold_fdce_C_D)         0.092     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.077%)  route 0.209ns (52.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.561     1.783    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDCE (Prop_fdce_C_Q)         0.141     1.924 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/Q
                         net (fo=3, routed)           0.209     2.134    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6
    SLICE_X37Y113        LUT5 (Prop_lut5_I2_O)        0.045     2.179 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_i_1/O
                         net (fo=1, routed)           0.000     2.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xjg8v6
    SLICE_X37Y113        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X37Y113        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.287     1.118    
    SLICE_X37Y113        FDPE (Hold_fdpe_C_D)         0.091     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.650%)  route 0.221ns (54.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.559     1.781    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.141     1.922 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/Q
                         net (fo=4, routed)           0.221     2.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6
    SLICE_X29Y119        LUT5 (Prop_lut5_I3_O)        0.045     2.189 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.189    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eqh8v6
    SLICE_X29Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.827     0.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.287     1.114    
    SLICE_X29Y119        FDCE (Hold_fdce_C_D)         0.091     1.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.061%)  route 0.267ns (58.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.557     1.779    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141     1.920 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/Q
                         net (fo=3, routed)           0.267     2.187    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.045     2.232 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1_n_0
    SLICE_X38Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.827     0.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.287     1.113    
    SLICE_X38Y118        FDCE (Hold_fdce_C_D)         0.121     1.234    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.614%)  route 0.199ns (57.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.558     1.780    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDCE (Prop_fdce_C_Q)         0.148     1.928 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/Q
                         net (fo=2, routed)           0.199     2.128    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6
    SLICE_X44Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.823     0.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X44Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.287     1.110    
    SLICE_X44Y119        FDCE (Hold_fdce_C_D)         0.017     1.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.670%)  route 0.240ns (56.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.563     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDCE (Prop_fdce_C_Q)         0.141     1.926 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/Q
                         net (fo=3, routed)           0.240     2.166    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07
    SLICE_X32Y117        LUT6 (Prop_lut6_I1_O)        0.045     2.211 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_1/O
                         net (fo=1, routed)           0.000     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xph8v6
    SLICE_X32Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.829     0.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.287     1.116    
    SLICE_X32Y117        FDCE (Hold_fdce_C_D)         0.091     1.207    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        8.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        12.553ns  (logic 1.565ns (12.467%)  route 10.988ns (87.533%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.706    31.821    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -31.821    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        12.215ns  (logic 1.565ns (12.812%)  route 10.650ns (87.188%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.368    31.483    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.553    41.553    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.307    41.246    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.680    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -31.483    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.243ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        12.168ns  (logic 1.681ns (13.815%)  route 10.487ns (86.185%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.344    31.436    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -31.436    
  -------------------------------------------------------------------
                         slack                                  9.243    

Slack (MET) :             9.419ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        12.168ns  (logic 1.681ns (13.815%)  route 10.487ns (86.185%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.344    31.436    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.728    41.728    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.728    
                         clock uncertainty           -0.307    41.420    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.854    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -31.436    
  -------------------------------------------------------------------
                         slack                                  9.419    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.986ns  (logic 1.376ns (11.480%)  route 10.610ns (88.520%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    24.952 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.160    26.112    uAHBVGA/uvga_image/uimage_ram/img_x[2]
    SLICE_X54Y150        LUT5 (Prop_lut5_I0_O)        0.302    26.414 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_21/O
                         net (fo=8, routed)           4.839    31.253    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_21_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y28         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -31.253    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.830ns  (logic 1.681ns (14.210%)  route 10.149ns (85.790%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.006    31.098    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.553    41.553    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y29         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.307    41.246    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.680    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.983ns  (logic 1.439ns (12.008%)  route 10.544ns (87.992%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    25.011 r  uAHBVGA/uvga_image/img_x_carry/O[3]
                         net (fo=2, routed)           1.295    26.306    uAHBVGA/uvga_image/uimage_ram/img_x[3]
    SLICE_X54Y150        LUT5 (Prop_lut5_I0_O)        0.306    26.612 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_20/O
                         net (fo=8, routed)           4.639    31.251    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_20_n_0
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.728    41.728    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.728    
                         clock uncertainty           -0.307    41.420    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.854    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -31.251    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.709ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.877ns  (logic 1.565ns (13.176%)  route 10.312ns (86.824%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.030    31.145    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.728    41.728    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y32         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.728    
                         clock uncertainty           -0.307    41.420    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.854    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.877ns  (logic 1.565ns (13.176%)  route 10.312ns (86.824%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 41.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.144 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.672    26.816    uAHBVGA/uvga_image/uimage_ram/img_x[4]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.299    27.115 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.030    31.145    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X0Y30         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.732    41.732    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y30         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.732    
                         clock uncertainty           -0.307    41.424    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.858    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.858    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.760ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.830ns  (logic 1.681ns (14.210%)  route 10.149ns (85.790%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 41.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.802    19.268    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.518    19.786 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.610    24.396    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.922 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    24.922    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.256 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.532    26.788    uAHBVGA/uvga_image/uimage_ram/img_x[5]
    SLICE_X54Y151        LUT5 (Prop_lut5_I4_O)        0.303    27.091 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           4.006    31.098    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.731    41.731    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X0Y31         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.731    
                         clock uncertainty           -0.307    41.423    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.857    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.857    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                  9.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.164ns (8.016%)  route 1.882ns (91.984%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X56Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           1.882     1.542    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.307     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.164ns (7.569%)  route 2.003ns (92.431%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X56Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           2.003     1.663    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.307     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.164ns (7.525%)  route 2.015ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.643    -0.505    uAHBVGA/uVGAInterface/clk_50
    SLICE_X54Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.015     1.674    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.307     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.164ns (8.132%)  route 1.853ns (91.868%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.853     1.513    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X53Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.917     0.917    uAHBVGA/uvga_console/CLK
    SLICE_X53Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.307     1.224    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.061     1.285    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.164ns (7.430%)  route 2.043ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X56Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.043     1.703    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.964     0.964    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y60         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.307     1.271    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.454    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.141ns (6.433%)  route 2.051ns (93.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          2.051     1.594    uAHBVGA/uvga_console/uvideo_ram/Q
    SLICE_X49Y150        FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.920     0.920    uAHBVGA/uvga_console/uvideo_ram/CLK
    SLICE_X49Y150        FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.307     1.227    
    SLICE_X49Y150        FDRE (Hold_fdre_C_D)         0.070     1.297    uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.209ns (9.575%)  route 1.974ns (90.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[3]/Q
                         net (fo=5, routed)           0.855     0.515    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[0]
    SLICE_X55Y147        LUT5 (Prop_lut5_I4_O)        0.045     0.560 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_25/O
                         net (fo=1, routed)           1.119     1.679    uAHBVGA/uvga_console/uvideo_ram/addr_r[0]
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.877     0.877    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.307     1.184    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.367    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.209ns (9.517%)  route 1.987ns (90.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y152        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[9]/Q
                         net (fo=3, routed)           0.847     0.507    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[6]
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.045     0.552 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_19/O
                         net (fo=1, routed)           1.140     1.692    uAHBVGA/uvga_console/uvideo_ram/addr_r[6]
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.877     0.877    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.307     1.184    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.367    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.164ns (7.735%)  route 1.956ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y150        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           1.956     1.616    uAHBVGA/uvga_console/ram_reg_1[1]
    SLICE_X60Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.920     0.920    uAHBVGA/uvga_console/CLK
    SLICE_X60Y150        FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.307     1.227    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.059     1.286    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.246ns (11.130%)  route 1.964ns (88.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.644    -0.504    uAHBVGA/uVGAInterface/clk_50
    SLICE_X50Y151        FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.356 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=4, routed)           0.774     0.418    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[3]
    SLICE_X53Y146        LUT5 (Prop_lut5_I4_O)        0.098     0.516 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_22/O
                         net (fo=1, routed)           1.190     1.706    uAHBVGA/uvga_console/uvideo_ram/addr_r[3]
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.877     0.877    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.307     1.184    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.367    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       28.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.354ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gz9a17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.090ns  (logic 0.642ns (5.789%)  route 10.447ns (94.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.419    12.692    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X75Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gz9a17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.586    41.586    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X75Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gz9a17_reg/C
                         clock pessimism              0.000    41.586    
                         clock uncertainty           -0.135    41.451    
    SLICE_X75Y82         FDCE (Recov_fdce_C_CLR)     -0.405    41.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gz9a17_reg
  -------------------------------------------------------------------
                         required time                         41.046    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                 28.354    

Slack (MET) :             28.354ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hfba17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.090ns  (logic 0.642ns (5.789%)  route 10.447ns (94.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.419    12.692    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X75Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hfba17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.586    41.586    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X75Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hfba17_reg/C
                         clock pessimism              0.000    41.586    
                         clock uncertainty           -0.135    41.451    
    SLICE_X75Y82         FDCE (Recov_fdce_C_CLR)     -0.405    41.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hfba17_reg
  -------------------------------------------------------------------
                         required time                         41.046    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                 28.354    

Slack (MET) :             28.590ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 0.642ns (5.867%)  route 10.300ns (94.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 41.589 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.272    12.545    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X76Y85         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.589    41.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X76Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg/C
                         clock pessimism              0.000    41.589    
                         clock uncertainty           -0.135    41.454    
    SLICE_X76Y85         FDCE (Recov_fdce_C_CLR)     -0.319    41.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg
  -------------------------------------------------------------------
                         required time                         41.135    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                 28.590    

Slack (MET) :             28.628ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 0.642ns (5.989%)  route 10.078ns (94.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.050    12.323    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X64Y123        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.484    41.484    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X64Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg/C
                         clock pessimism              0.007    41.491    
                         clock uncertainty           -0.135    41.356    
    SLICE_X64Y123        FDCE (Recov_fdce_C_CLR)     -0.405    40.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                 28.628    

Slack (MET) :             28.628ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 0.642ns (5.989%)  route 10.078ns (94.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.050    12.323    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X64Y123        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.484    41.484    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X64Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg/C
                         clock pessimism              0.007    41.491    
                         clock uncertainty           -0.135    41.356    
    SLICE_X64Y123        FDCE (Recov_fdce_C_CLR)     -0.405    40.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                 28.628    

Slack (MET) :             28.661ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ofgu07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.788ns  (logic 0.642ns (5.951%)  route 10.146ns (94.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.118    12.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X81Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ofgu07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.592    41.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X81Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ofgu07_reg/C
                         clock pessimism              0.000    41.592    
                         clock uncertainty           -0.135    41.457    
    SLICE_X81Y82         FDCE (Recov_fdce_C_CLR)     -0.405    41.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ofgu07_reg
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                 28.661    

Slack (MET) :             28.705ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Or1oz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.788ns  (logic 0.642ns (5.951%)  route 10.146ns (94.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.118    12.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X80Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Or1oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.592    41.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X80Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Or1oz6_reg/C
                         clock pessimism              0.000    41.592    
                         clock uncertainty           -0.135    41.457    
    SLICE_X80Y82         FDCE (Recov_fdce_C_CLR)     -0.361    41.096    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Or1oz6_reg
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                 28.705    

Slack (MET) :             28.705ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Up9oz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.788ns  (logic 0.642ns (5.951%)  route 10.146ns (94.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.118    12.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X80Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Up9oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.592    41.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X80Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Up9oz6_reg/C
                         clock pessimism              0.000    41.592    
                         clock uncertainty           -0.135    41.457    
    SLICE_X80Y82         FDCE (Recov_fdce_C_CLR)     -0.361    41.096    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Up9oz6_reg
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                 28.705    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.809ns  (logic 0.642ns (5.939%)  route 10.167ns (94.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.139    12.412    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X76Y83         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.587    41.587    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X76Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.135    41.452    
    SLICE_X76Y83         FDCE (Recov_fdce_C_CLR)     -0.319    41.133    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 28.721    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N1aa17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.809ns  (logic 0.642ns (5.939%)  route 10.167ns (94.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.603     1.603    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.518     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.028     3.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.273 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.139    12.412    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X76Y83         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N1aa17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.587    41.587    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X76Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N1aa17_reg/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.135    41.452    
    SLICE_X76Y83         FDCE (Recov_fdce_C_CLR)     -0.319    41.133    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N1aa17_reg
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 28.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.344%)  route 0.145ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.632     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X67Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.908     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.237     0.670    
    SLICE_X67Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.344%)  route 0.145ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.632     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X67Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.908     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X67Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.237     0.670    
    SLICE_X67Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.344%)  route 0.145ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.632     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X67Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.908     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.237     0.670    
    SLICE_X67Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.344%)  route 0.145ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.632     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X67Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.908     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.237     0.670    
    SLICE_X67Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.632     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X69Y45         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.908     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X69Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.259     0.648    
    SLICE_X69Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.632     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X69Y45         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.908     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X69Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.259     0.648    
    SLICE_X69Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.354%)  route 0.339ns (70.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.654     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.795 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.339     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.873     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.005     0.868    
    SLICE_X81Y50         FDCE (Remov_fdce_C_CLR)     -0.092     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.354%)  route 0.339ns (70.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.654     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.795 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.339     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.873     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.005     0.868    
    SLICE_X81Y50         FDCE (Remov_fdce_C_CLR)     -0.092     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.354%)  route 0.339ns (70.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.654     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.795 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.339     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X81Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.873     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X81Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.005     0.868    
    SLICE_X81Y50         FDCE (Remov_fdce_C_CLR)     -0.092     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.354%)  route 0.339ns (70.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.654     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.795 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.339     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X81Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.873     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X81Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.005     0.868    
    SLICE_X81Y50         FDCE (Remov_fdce_C_CLR)     -0.092     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.260ns  (logic 0.580ns (5.653%)  route 9.680ns (94.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.410    29.324    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y112        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.507    41.507    uAHB2ROM/CLK
    SLICE_X14Y112        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.308    41.199    
    SLICE_X14Y112        FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.324    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.260ns  (logic 0.580ns (5.653%)  route 9.680ns (94.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.410    29.324    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y112        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.507    41.507    uAHB2ROM/CLK
    SLICE_X14Y112        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[3]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.308    41.199    
    SLICE_X14Y112        FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HWADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.324    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.260ns  (logic 0.580ns (5.653%)  route 9.680ns (94.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.410    29.324    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y112        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.507    41.507    uAHB2ROM/CLK
    SLICE_X14Y112        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[7]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.308    41.199    
    SLICE_X14Y112        FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HWADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.324    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.840ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.979ns  (logic 0.580ns (5.812%)  route 9.399ns (94.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.128    29.042    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y109        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.509    41.509    uAHB2ROM/CLK
    SLICE_X14Y109        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[13]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.308    41.201    
    SLICE_X14Y109        FDCE (Recov_fdce_C_CLR)     -0.319    40.882    uAHB2ROM/APhase_HWADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         40.882    
                         arrival time                         -29.042    
  -------------------------------------------------------------------
                         slack                                 11.840    

Slack (MET) :             11.840ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.979ns  (logic 0.580ns (5.812%)  route 9.399ns (94.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.128    29.042    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y109        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.509    41.509    uAHB2ROM/CLK
    SLICE_X14Y109        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[2]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.308    41.201    
    SLICE_X14Y109        FDCE (Recov_fdce_C_CLR)     -0.319    40.882    uAHB2ROM/APhase_HWADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         40.882    
                         arrival time                         -29.042    
  -------------------------------------------------------------------
                         slack                                 11.840    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X15Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X15Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.202    
    SLICE_X15Y108        FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2ROM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X15Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X15Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.202    
    SLICE_X15Y108        FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2ROM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X15Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X15Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[4]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.202    
    SLICE_X15Y108        FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2ROM/APhase_HWADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.989ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X14Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[5]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.202    
    SLICE_X14Y108        FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2ROM/APhase_HWADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.989    

Slack (MET) :             11.989ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X14Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.202    
    SLICE_X14Y108        FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2ROM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.186ns (8.570%)  route 1.984ns (91.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.273     0.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045     0.861 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.711     1.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X47Y127        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X47Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.308     1.127    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.186ns (8.570%)  route 1.984ns (91.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.273     0.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045     0.861 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.711     1.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X47Y127        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X47Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.308     1.127    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.186ns (8.234%)  route 2.073ns (91.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.708     1.662    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y143        FDCE                                         f  uAHBGPIO/gpio_dir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y143        FDCE                                         r  uAHBGPIO/gpio_dir_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.308     1.138    
    SLICE_X50Y143        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.186ns (8.234%)  route 2.073ns (91.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.708     1.662    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y143        FDCE                                         f  uAHBGPIO/gpio_dir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y143        FDCE                                         r  uAHBGPIO/gpio_dir_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.308     1.138    
    SLICE_X50Y143        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.186ns (8.234%)  route 2.073ns (91.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.708     1.662    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y143        FDCE                                         f  uAHBGPIO/gpio_dir_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y143        FDCE                                         r  uAHBGPIO/gpio_dir_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.308     1.138    
    SLICE_X50Y143        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.308     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[2]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.308     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.308     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[5]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.308     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.186ns (8.009%)  route 2.136ns (91.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.771     1.725    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y144        FDCE                                         f  uAHBGPIO/gpio_dir_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y144        FDCE                                         r  uAHBGPIO/gpio_dir_reg[6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.308     1.138    
    SLICE_X50Y144        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.260ns  (logic 0.580ns (5.653%)  route 9.680ns (94.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.410    29.324    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y112        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.507    41.507    uAHB2ROM/CLK
    SLICE_X14Y112        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.307    41.199    
    SLICE_X14Y112        FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.324    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.260ns  (logic 0.580ns (5.653%)  route 9.680ns (94.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.410    29.324    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y112        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.507    41.507    uAHB2ROM/CLK
    SLICE_X14Y112        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[3]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.307    41.199    
    SLICE_X14Y112        FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HWADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.324    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.260ns  (logic 0.580ns (5.653%)  route 9.680ns (94.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.410    29.324    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y112        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.507    41.507    uAHB2ROM/CLK
    SLICE_X14Y112        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[7]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.307    41.199    
    SLICE_X14Y112        FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HWADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.324    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.840ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.979ns  (logic 0.580ns (5.812%)  route 9.399ns (94.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.128    29.042    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y109        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.509    41.509    uAHB2ROM/CLK
    SLICE_X14Y109        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[13]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.307    41.201    
    SLICE_X14Y109        FDCE (Recov_fdce_C_CLR)     -0.319    40.882    uAHB2ROM/APhase_HWADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         40.882    
                         arrival time                         -29.042    
  -------------------------------------------------------------------
                         slack                                 11.840    

Slack (MET) :             11.840ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.979ns  (logic 0.580ns (5.812%)  route 9.399ns (94.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         6.128    29.042    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y109        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.509    41.509    uAHB2ROM/CLK
    SLICE_X14Y109        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[2]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.307    41.201    
    SLICE_X14Y109        FDCE (Recov_fdce_C_CLR)     -0.319    40.882    uAHB2ROM/APhase_HWADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         40.882    
                         arrival time                         -29.042    
  -------------------------------------------------------------------
                         slack                                 11.840    

Slack (MET) :             11.904ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X15Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X15Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.202    
    SLICE_X15Y108        FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2ROM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.904ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X15Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X15Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.202    
    SLICE_X15Y108        FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2ROM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.904ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X15Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X15Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[4]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.202    
    SLICE_X15Y108        FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2ROM/APhase_HWADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.990ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X14Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[5]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.202    
    SLICE_X14Y108        FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2ROM/APhase_HWADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.990    

Slack (MET) :             11.990ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.830ns  (logic 0.580ns (5.900%)  route 9.250ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.456    19.519 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          3.270    22.790    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124    22.914 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         5.980    28.894    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X14Y108        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X14Y108        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.202    
    SLICE_X14Y108        FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2ROM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.186ns (8.570%)  route 1.984ns (91.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.273     0.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045     0.861 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.711     1.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X47Y127        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X47Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.307     1.127    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.186ns (8.570%)  route 1.984ns (91.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.273     0.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045     0.861 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.711     1.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X47Y127        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X47Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.307     1.127    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.186ns (8.234%)  route 2.073ns (91.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.708     1.662    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y143        FDCE                                         f  uAHBGPIO/gpio_dir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y143        FDCE                                         r  uAHBGPIO/gpio_dir_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.307     1.138    
    SLICE_X50Y143        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.186ns (8.234%)  route 2.073ns (91.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.708     1.662    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y143        FDCE                                         f  uAHBGPIO/gpio_dir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y143        FDCE                                         r  uAHBGPIO/gpio_dir_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.307     1.138    
    SLICE_X50Y143        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.186ns (8.234%)  route 2.073ns (91.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.708     1.662    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y143        FDCE                                         f  uAHBGPIO/gpio_dir_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y143        FDCE                                         r  uAHBGPIO/gpio_dir_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.307     1.138    
    SLICE_X50Y143        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.307     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[2]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.307     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.307     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.460     1.004    uAHBVGA/uvga_console/Q
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=214, routed)         0.669     1.718    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X50Y147        FDCE                                         f  uAHBVGA/uvga_console/cur_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.832     0.832    uAHBVGA/uvga_console/CLK
    SLICE_X50Y147        FDCE                                         r  uAHBVGA/uvga_console/cur_x_reg_reg[5]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.307     1.139    
    SLICE_X50Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.072    uAHBVGA/uvga_console/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_dir_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.186ns (8.009%)  route 2.136ns (91.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.551    -0.597    clk_50
    SLICE_X53Y129        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  reg_sys_rst_n_reg/Q
                         net (fo=15, routed)          1.365     0.909    uAHBGPIO/HRESETn
    SLICE_X50Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  uAHBGPIO/gpio_datain[15]_i_3/O
                         net (fo=55, routed)          0.771     1.725    uAHBGPIO/gpio_datain[15]_i_3_n_0
    SLICE_X50Y144        FDCE                                         f  uAHBGPIO/gpio_dir_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=7613, routed)        0.831     0.831    uAHBGPIO/HCLK
    SLICE_X50Y144        FDCE                                         r  uAHBGPIO/gpio_dir_reg[6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.307     1.138    
    SLICE_X50Y144        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    uAHBGPIO/gpio_dir_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.829%)  route 3.187ns (78.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X67Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.829%)  route 3.187ns (78.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X67Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.829%)  route 3.187ns (78.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X67Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.829%)  route 3.187ns (78.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X67Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.829%)  route 3.187ns (78.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X67Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.829%)  route 3.187ns (78.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X67Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.221%)  route 3.115ns (77.779%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 28.516    

Slack (MET) :             28.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.221%)  route 3.115ns (77.779%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 28.516    

Slack (MET) :             28.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.221%)  route 3.115ns (77.779%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 28.516    

Slack (MET) :             28.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.221%)  route 3.115ns (77.779%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 36.538 - 33.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     4.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.962     5.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.964     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.673     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.389    36.927    
                         clock uncertainty           -0.035    36.892    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.405    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 28.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X78Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X78Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X78Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X78Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X78Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X78Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X78Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X78Y48         FDPE (Remov_fdpe_C_PRE)     -0.071     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X79Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X79Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X79Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X79Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X79Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X79Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X79Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.393     1.524    
    SLICE_X79Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.519%)  route 0.162ns (53.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.631     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.162     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.393     1.502    
    SLICE_X64Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.519%)  route 0.162ns (53.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.631     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.162     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.393     1.502    
    SLICE_X64Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.690ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.606ns (23.072%)  route 2.021ns (76.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 24.983 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.150     7.232 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.887     8.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X36Y125        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    23.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.494 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.489    24.983    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X36Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.472    25.455    
                         clock uncertainty           -0.035    25.420    
    SLICE_X36Y125        FDCE (Recov_fdce_C_CLR)     -0.610    24.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         24.810    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 16.690    

Slack (MET) :             16.736ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.606ns (23.072%)  route 2.021ns (76.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 24.983 - 20.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.150     7.232 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.887     8.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X36Y125        FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    23.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.494 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.489    24.983    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X36Y125        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.472    25.455    
                         clock uncertainty           -0.035    25.420    
    SLICE_X36Y125        FDPE (Recov_fdpe_C_PRE)     -0.564    24.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 16.736    

Slack (MET) :             35.131ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.921%)  route 3.909ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 44.995 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.775     9.982    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X34Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    44.995    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg/C
                         clock pessimism              0.472    45.467    
                         clock uncertainty           -0.035    45.432    
    SLICE_X34Y114        FDCE (Recov_fdce_C_CLR)     -0.319    45.113    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 35.131    

Slack (MET) :             35.131ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lffoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.921%)  route 3.909ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 44.995 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.775     9.982    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X34Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lffoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    44.995    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lffoz6_reg/C
                         clock pessimism              0.472    45.467    
                         clock uncertainty           -0.035    45.432    
    SLICE_X34Y114        FDCE (Recov_fdce_C_CLR)     -0.319    45.113    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lffoz6_reg
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 35.131    

Slack (MET) :             35.131ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.921%)  route 3.909ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 44.995 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.775     9.982    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X34Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    44.995    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg/C
                         clock pessimism              0.472    45.467    
                         clock uncertainty           -0.035    45.432    
    SLICE_X34Y114        FDCE (Recov_fdce_C_CLR)     -0.319    45.113    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 35.131    

Slack (MET) :             35.188ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.340%)  route 3.768ns (86.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 44.997 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.635     9.841    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X33Y112        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.503    44.997    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y112        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg/C
                         clock pessimism              0.472    45.469    
                         clock uncertainty           -0.035    45.434    
    SLICE_X33Y112        FDCE (Recov_fdce_C_CLR)     -0.405    45.029    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg
  -------------------------------------------------------------------
                         required time                         45.029    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 35.188    

Slack (MET) :             35.248ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.580ns (13.270%)  route 3.791ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 44.994 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.658     9.864    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X34Y115        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.500    44.994    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/C
                         clock pessimism              0.472    45.466    
                         clock uncertainty           -0.035    45.431    
    SLICE_X34Y115        FDCE (Recov_fdce_C_CLR)     -0.319    45.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg
  -------------------------------------------------------------------
                         required time                         45.112    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                 35.248    

Slack (MET) :             35.594ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdqzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.580ns (14.709%)  route 3.363ns (85.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 44.998 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.230     9.436    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X29Y112        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdqzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    44.998    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y112        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdqzz6_reg/C
                         clock pessimism              0.472    45.470    
                         clock uncertainty           -0.035    45.435    
    SLICE_X29Y112        FDCE (Recov_fdce_C_CLR)     -0.405    45.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdqzz6_reg
  -------------------------------------------------------------------
                         required time                         45.030    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 35.594    

Slack (MET) :             35.632ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.580ns (14.856%)  route 3.324ns (85.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 44.997 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.191     9.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X29Y113        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.503    44.997    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/C
                         clock pessimism              0.472    45.469    
                         clock uncertainty           -0.035    45.434    
    SLICE_X29Y113        FDCE (Recov_fdce_C_CLR)     -0.405    45.029    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg
  -------------------------------------------------------------------
                         required time                         45.029    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 35.632    

Slack (MET) :             35.632ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jwezz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.580ns (14.856%)  route 3.324ns (85.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 44.997 - 40.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.309     3.792    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.888 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.493    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.456     5.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.133     7.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          2.191     9.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X29Y113        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jwezz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.991    43.403    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.494 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.503    44.997    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jwezz6_reg/C
                         clock pessimism              0.472    45.469    
                         clock uncertainty           -0.035    45.434    
    SLICE_X29Y113        FDCE (Recov_fdce_C_CLR)     -0.405    45.029    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jwezz6_reg
  -------------------------------------------------------------------
                         required time                         45.029    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 35.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.473%)  route 0.424ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.182     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y125        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.382    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg/C
                         clock pessimism             -0.573     1.809    
    SLICE_X37Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.473%)  route 0.424ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.182     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y125        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.382    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/C
                         clock pessimism             -0.573     1.809    
    SLICE_X37Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.473%)  route 0.424ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.182     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y125        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.382    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg/C
                         clock pessimism             -0.573     1.809    
    SLICE_X37Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.473%)  route 0.424ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.182     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y125        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.382    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/C
                         clock pessimism             -0.573     1.809    
    SLICE_X37Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.697%)  route 0.462ns (71.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.220     2.422    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X38Y123        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.382    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/C
                         clock pessimism             -0.573     1.809    
    SLICE_X38Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.697%)  route 0.462ns (71.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.220     2.422    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X38Y123        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.382    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/C
                         clock pessimism             -0.573     1.809    
    SLICE_X38Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ybvzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.423%)  route 0.492ns (72.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.250     2.452    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X38Y124        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ybvzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.820     2.381    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ybvzz6_reg/C
                         clock pessimism             -0.573     1.808    
    SLICE_X38Y124        FDCE (Remov_fdce_C_CLR)     -0.067     1.741    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ybvzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.550%)  route 0.515ns (73.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.272     2.474    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X30Y125        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     2.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/C
                         clock pessimism             -0.573     1.810    
    SLICE_X30Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.743    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.810%)  route 0.508ns (73.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.265     2.467    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X39Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism             -0.573     1.811    
    SLICE_X39Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.719    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.810%)  route 0.508ns (73.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.946     1.197    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.223 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.242     2.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X39Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.265     2.467    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X39Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.094     1.533    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.562 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/C
                         clock pessimism             -0.573     1.811    
    SLICE_X39Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.719    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.748    





