NDS Database:  version M.81d

NDS_INFO | xa9500xl | A95144XL144CS | XA95144XL-15-CS144

DEVICE | A95144XL | A95144XL144CS | 

NETWORK | chenillard | 0 | 0 | 16793607

INPUT_INSTANCE | 0 | 0 | NULL | btn_entree_IBUF | chenillard_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | btn_entree | 15603 | PI | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk_entree_IBUF | chenillard_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_entree | 15604 | PI | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | clk_sortie | chenillard_COPY_0_COPY_0 | 2155877377 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<23> | 15550 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<23>.Q | U1/compt<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | 15560 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | 15562 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | 15563 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | 15564 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | 15565 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | 15566 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | 15567 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | 15568 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | 15569 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | 15570 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | 15571 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_sortie.SI | clk_sortie | 0 | 20 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<23> | 15550 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<23>.Q | U1/compt<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | 15560 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | 15562 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | 15563 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | 15564 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | 15565 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | 15566 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | 15567 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | 15568 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | 15569 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | 15570 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | 15571 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_sortie.D1 | 15606 | ? | 0 | 4096 | clk_sortie | NULL | NULL | clk_sortie.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_sortie.D2 | 15607 | ? | 0 | 4096 | clk_sortie | NULL | NULL | clk_sortie.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | clk_sortie.CE | 15608 | ? | 0 | 4096 | clk_sortie | NULL | NULL | clk_sortie.SI | 10 | 9 | MC_SI_CE
SPPTERM | 20 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_FALSE | U1/compt<5> | IV_FALSE | U1/compt<6> | IV_FALSE | U1/compt<7> | IV_FALSE | U1/compt<8> | IV_FALSE | U1/compt<9> | IV_TRUE | U1/compt<23> | IV_TRUE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | IV_TRUE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | IV_TRUE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | IV_FALSE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | IV_TRUE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | IV_FALSE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | IV_TRUE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | IV_TRUE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | IV_TRUE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | IV_TRUE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | IV_TRUE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | IV_FALSE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM

SRFF_INSTANCE | clk_sortie.REG | clk_sortie | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_sortie.D | 15605 | ? | 0 | 0 | clk_sortie | NULL | NULL | clk_sortie.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | clk_sortie.CE | 15608 | ? | 0 | 4096 | clk_sortie | NULL | NULL | clk_sortie.SI | 10 | 9 | MC_SI_CE
SPPTERM | 20 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_FALSE | U1/compt<5> | IV_FALSE | U1/compt<6> | IV_FALSE | U1/compt<7> | IV_FALSE | U1/compt<8> | IV_FALSE | U1/compt<9> | IV_TRUE | U1/compt<23> | IV_TRUE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | IV_TRUE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | IV_TRUE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | IV_FALSE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | IV_TRUE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | IV_FALSE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | IV_TRUE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | IV_TRUE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | IV_TRUE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | IV_TRUE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | IV_TRUE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | IV_FALSE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_sortie.Q | 15609 | ? | 0 | 0 | clk_sortie | NULL | NULL | clk_sortie.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | led_sortie_0_OBUF | chenillard_COPY_0_COPY_0 | 2155873281 | 36 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_0_OBUF.UIM | 15480 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_0_OBUF.Q | led_sortie_0_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_0_OBUF | 15479 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_0_OBUF.Q | led_sortie_0_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_0_OBUF.UIM | 15480 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_0_OBUF.Q | led_sortie_0_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_0_OBUF.SI | led_sortie_0_OBUF | 0 | 36 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_0_OBUF.UIM | 15480 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_0_OBUF.Q | led_sortie_0_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_0_OBUF.D1 | 15611 | ? | 0 | 4096 | led_sortie_0_OBUF | NULL | NULL | led_sortie_0_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_0_OBUF.D2 | 15612 | ? | 0 | 4096 | led_sortie_0_OBUF | NULL | NULL | led_sortie_0_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | led_sortie_0_OBUF.UIM | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 33 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_TRUE | U2/i<10> | IV_TRUE | U2/i<11> | IV_TRUE | U2/i<12> | IV_TRUE | U2/i<13> | IV_TRUE | U2/i<14> | IV_TRUE | U2/i<15> | IV_TRUE | U2/i<16> | IV_TRUE | U2/i<17> | IV_TRUE | U2/i<18> | IV_TRUE | U2/i<19> | IV_TRUE | U2/i<1> | IV_TRUE | U2/i<20> | IV_TRUE | U2/i<21> | IV_TRUE | U2/i<22> | IV_TRUE | U2/i<23> | IV_TRUE | U2/i<24> | IV_TRUE | U2/i<25> | IV_TRUE | U2/i<26> | IV_TRUE | U2/i<27> | IV_TRUE | U2/i<28> | IV_TRUE | U2/i<29> | IV_TRUE | U2/i<2> | IV_TRUE | U2/i<30> | IV_TRUE | U2/i<3> | IV_TRUE | U2/i<4> | IV_TRUE | U2/i<5> | IV_TRUE | U2/i<6> | IV_TRUE | U2/i<7> | IV_TRUE | U2/i<8> | IV_TRUE | U2/i<9> | IV_TRUE | U2/i<31>
SPPTERM | 33 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 33 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_0_OBUF.CLKF | 15613 | ? | 0 | 4096 | led_sortie_0_OBUF | NULL | NULL | led_sortie_0_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_0_OBUF.REG | led_sortie_0_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_0_OBUF.D | 15610 | ? | 0 | 0 | led_sortie_0_OBUF | NULL | NULL | led_sortie_0_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_0_OBUF.CLKF | 15613 | ? | 0 | 4096 | led_sortie_0_OBUF | NULL | NULL | led_sortie_0_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_0_OBUF.Q | 15614 | ? | 0 | 0 | led_sortie_0_OBUF | NULL | NULL | led_sortie_0_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | led_sortie_1_OBUF | chenillard_COPY_0_COPY_0 | 2155873281 | 36 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_1_OBUF.UIM | 15482 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_1_OBUF.Q | led_sortie_1_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_1_or0002/U2/temp_1_or0002_D2.UIM | 15573 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_1_or0002/U2/temp_1_or0002_D2.Q | U2/temp_1_or0002/U2/temp_1_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_1_OBUF | 15481 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_1_OBUF.Q | led_sortie_1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_1_OBUF.UIM | 15482 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_1_OBUF.Q | led_sortie_1_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_1_OBUF.SI | led_sortie_1_OBUF | 0 | 36 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_1_OBUF.UIM | 15482 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_1_OBUF.Q | led_sortie_1_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_1_or0002/U2/temp_1_or0002_D2.UIM | 15573 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_1_or0002/U2/temp_1_or0002_D2.Q | U2/temp_1_or0002/U2/temp_1_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_1_OBUF.D1 | 15616 | ? | 0 | 4096 | led_sortie_1_OBUF | NULL | NULL | led_sortie_1_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_1_OBUF.D2 | 15617 | ? | 0 | 4096 | led_sortie_1_OBUF | NULL | NULL | led_sortie_1_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | led_sortie_1_OBUF.UIM | IV_FALSE | U2/temp_1_or0002/U2/temp_1_or0002_D2.UIM
SPPTERM | 34 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_1_or0002/U2/temp_1_or0002_D2.UIM
SPPTERM | 34 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_1_or0002/U2/temp_1_or0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_1_OBUF.CLKF | 15618 | ? | 0 | 4096 | led_sortie_1_OBUF | NULL | NULL | led_sortie_1_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_1_OBUF.REG | led_sortie_1_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_1_OBUF.D | 15615 | ? | 0 | 0 | led_sortie_1_OBUF | NULL | NULL | led_sortie_1_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_1_OBUF.CLKF | 15618 | ? | 0 | 4096 | led_sortie_1_OBUF | NULL | NULL | led_sortie_1_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_1_OBUF.Q | 15619 | ? | 0 | 0 | led_sortie_1_OBUF | NULL | NULL | led_sortie_1_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+Inv+PrldLow+OptxMapped | led_sortie_2_OBUF | chenillard_COPY_0_COPY_0 | 2155873537 | 36 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_2_OBUF.UIM | 15484 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_2_OBUF.Q | led_sortie_2_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$244.UIM | 15574 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$244.Q | $OpTx$FX_DC$244 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_2_OBUF | 15483 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_2_OBUF.Q | led_sortie_2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_2_OBUF.UIM | 15484 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_2_OBUF.Q | led_sortie_2_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_2_OBUF.SI | led_sortie_2_OBUF | 0 | 36 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_2_OBUF.UIM | 15484 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_2_OBUF.Q | led_sortie_2_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$244.UIM | 15574 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$244.Q | $OpTx$FX_DC$244 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_2_OBUF.D1 | 15621 | ? | 0 | 4096 | led_sortie_2_OBUF | NULL | NULL | led_sortie_2_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_2_OBUF.D2 | 15622 | ? | 0 | 4096 | led_sortie_2_OBUF | NULL | NULL | led_sortie_2_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | led_sortie_2_OBUF.UIM | IV_FALSE | $OpTx$FX_DC$244.UIM
SPPTERM | 33 | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_FALSE | $OpTx$FX_DC$244.UIM
SPPTERM | 34 | IV_TRUE | btn_entree_IBUF | IV_FALSE | led_sortie_2_OBUF.UIM | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 34 | IV_FALSE | btn_entree_IBUF | IV_FALSE | led_sortie_2_OBUF.UIM | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_2_OBUF.CLKF | 15623 | ? | 0 | 4096 | led_sortie_2_OBUF | NULL | NULL | led_sortie_2_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_2_OBUF.REG | led_sortie_2_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_2_OBUF.D | 15620 | ? | 0 | 0 | led_sortie_2_OBUF | NULL | NULL | led_sortie_2_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_2_OBUF.CLKF | 15623 | ? | 0 | 4096 | led_sortie_2_OBUF | NULL | NULL | led_sortie_2_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_2_OBUF.Q | 15624 | ? | 0 | 0 | led_sortie_2_OBUF | NULL | NULL | led_sortie_2_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | led_sortie_3_OBUF | chenillard_COPY_0_COPY_0 | 2155873281 | 36 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_3_OBUF.UIM | 15486 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_3_OBUF.Q | led_sortie_3_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_3_or0002/U2/temp_3_or0002_D2.UIM | 15575 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_3_or0002/U2/temp_3_or0002_D2.Q | U2/temp_3_or0002/U2/temp_3_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_3_OBUF | 15485 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_3_OBUF.Q | led_sortie_3_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_3_OBUF.UIM | 15486 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_3_OBUF.Q | led_sortie_3_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_3_OBUF.SI | led_sortie_3_OBUF | 0 | 36 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_3_OBUF.UIM | 15486 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_3_OBUF.Q | led_sortie_3_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_3_or0002/U2/temp_3_or0002_D2.UIM | 15575 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_3_or0002/U2/temp_3_or0002_D2.Q | U2/temp_3_or0002/U2/temp_3_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_3_OBUF.D1 | 15626 | ? | 0 | 4096 | led_sortie_3_OBUF | NULL | NULL | led_sortie_3_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_3_OBUF.D2 | 15627 | ? | 0 | 4096 | led_sortie_3_OBUF | NULL | NULL | led_sortie_3_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | led_sortie_3_OBUF.UIM | IV_FALSE | U2/temp_3_or0002/U2/temp_3_or0002_D2.UIM
SPPTERM | 34 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_3_or0002/U2/temp_3_or0002_D2.UIM
SPPTERM | 34 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_3_or0002/U2/temp_3_or0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_3_OBUF.CLKF | 15628 | ? | 0 | 4096 | led_sortie_3_OBUF | NULL | NULL | led_sortie_3_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_3_OBUF.REG | led_sortie_3_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_3_OBUF.D | 15625 | ? | 0 | 0 | led_sortie_3_OBUF | NULL | NULL | led_sortie_3_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_3_OBUF.CLKF | 15628 | ? | 0 | 4096 | led_sortie_3_OBUF | NULL | NULL | led_sortie_3_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_3_OBUF.Q | 15629 | ? | 0 | 0 | led_sortie_3_OBUF | NULL | NULL | led_sortie_3_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | led_sortie_4_OBUF | chenillard_COPY_0_COPY_0 | 2155873281 | 36 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_4_OBUF.UIM | 15488 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_4_OBUF.Q | led_sortie_4_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_4_or0002/U2/temp_4_or0002_D2.UIM | 15576 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_4_or0002/U2/temp_4_or0002_D2.Q | U2/temp_4_or0002/U2/temp_4_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_4_OBUF | 15487 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_4_OBUF.Q | led_sortie_4_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_4_OBUF.UIM | 15488 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_4_OBUF.Q | led_sortie_4_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_4_OBUF.SI | led_sortie_4_OBUF | 0 | 36 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_4_OBUF.UIM | 15488 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_4_OBUF.Q | led_sortie_4_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_4_or0002/U2/temp_4_or0002_D2.UIM | 15576 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_4_or0002/U2/temp_4_or0002_D2.Q | U2/temp_4_or0002/U2/temp_4_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_4_OBUF.D1 | 15631 | ? | 0 | 4096 | led_sortie_4_OBUF | NULL | NULL | led_sortie_4_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_4_OBUF.D2 | 15632 | ? | 0 | 4096 | led_sortie_4_OBUF | NULL | NULL | led_sortie_4_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | led_sortie_4_OBUF.UIM | IV_FALSE | U2/temp_4_or0002/U2/temp_4_or0002_D2.UIM
SPPTERM | 34 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_4_or0002/U2/temp_4_or0002_D2.UIM
SPPTERM | 34 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_4_or0002/U2/temp_4_or0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_4_OBUF.CLKF | 15633 | ? | 0 | 4096 | led_sortie_4_OBUF | NULL | NULL | led_sortie_4_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_4_OBUF.REG | led_sortie_4_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_4_OBUF.D | 15630 | ? | 0 | 0 | led_sortie_4_OBUF | NULL | NULL | led_sortie_4_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_4_OBUF.CLKF | 15633 | ? | 0 | 4096 | led_sortie_4_OBUF | NULL | NULL | led_sortie_4_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_4_OBUF.Q | 15634 | ? | 0 | 0 | led_sortie_4_OBUF | NULL | NULL | led_sortie_4_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+Inv+PrldLow+OptxMapped | led_sortie_5_OBUF | chenillard_COPY_0_COPY_0 | 2155873537 | 37 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_5_OBUF.UIM | 15490 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_5_OBUF.Q | led_sortie_5_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$247.UIM | 15577 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$247.Q | $OpTx$FX_DC$247 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM | 15578 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.Q | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_5_OBUF | 15489 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_5_OBUF.Q | led_sortie_5_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_5_OBUF.UIM | 15490 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_5_OBUF.Q | led_sortie_5_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_5_OBUF.SI | led_sortie_5_OBUF | 0 | 37 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_5_OBUF.UIM | 15490 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_5_OBUF.Q | led_sortie_5_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$247.UIM | 15577 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$247.Q | $OpTx$FX_DC$247 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM | 15578 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.Q | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_5_OBUF.D1 | 15636 | ? | 0 | 4096 | led_sortie_5_OBUF | NULL | NULL | led_sortie_5_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_5_OBUF.D2 | 15637 | ? | 0 | 4096 | led_sortie_5_OBUF | NULL | NULL | led_sortie_5_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | led_sortie_5_OBUF.UIM | IV_FALSE | $OpTx$FX_DC$247.UIM
SPPTERM | 33 | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_FALSE | $OpTx$FX_DC$247.UIM
SPPTERM | 34 | IV_FALSE | btn_entree_IBUF | IV_FALSE | led_sortie_5_OBUF.UIM | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 34 | IV_FALSE | led_sortie_5_OBUF.UIM | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_FALSE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_5_OBUF.CLKF | 15638 | ? | 0 | 4096 | led_sortie_5_OBUF | NULL | NULL | led_sortie_5_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_5_OBUF.REG | led_sortie_5_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_5_OBUF.D | 15635 | ? | 0 | 0 | led_sortie_5_OBUF | NULL | NULL | led_sortie_5_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_5_OBUF.CLKF | 15638 | ? | 0 | 4096 | led_sortie_5_OBUF | NULL | NULL | led_sortie_5_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_5_OBUF.Q | 15639 | ? | 0 | 0 | led_sortie_5_OBUF | NULL | NULL | led_sortie_5_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | led_sortie_6_OBUF | chenillard_COPY_0_COPY_0 | 2155873281 | 36 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_6_OBUF.UIM | 15492 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_6_OBUF.Q | led_sortie_6_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM | 15578 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.Q | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_6_OBUF | 15491 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_6_OBUF.Q | led_sortie_6_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_6_OBUF.UIM | 15492 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_6_OBUF.Q | led_sortie_6_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_6_OBUF.SI | led_sortie_6_OBUF | 0 | 36 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_6_OBUF.UIM | 15492 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_6_OBUF.Q | led_sortie_6_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM | 15578 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.Q | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_6_OBUF.D1 | 15641 | ? | 0 | 4096 | led_sortie_6_OBUF | NULL | NULL | led_sortie_6_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_6_OBUF.D2 | 15642 | ? | 0 | 4096 | led_sortie_6_OBUF | NULL | NULL | led_sortie_6_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | led_sortie_6_OBUF.UIM | IV_FALSE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM
SPPTERM | 34 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM
SPPTERM | 34 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_TRUE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_6_OBUF.CLKF | 15643 | ? | 0 | 4096 | led_sortie_6_OBUF | NULL | NULL | led_sortie_6_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_6_OBUF.REG | led_sortie_6_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_6_OBUF.D | 15640 | ? | 0 | 0 | led_sortie_6_OBUF | NULL | NULL | led_sortie_6_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_6_OBUF.CLKF | 15643 | ? | 0 | 4096 | led_sortie_6_OBUF | NULL | NULL | led_sortie_6_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_6_OBUF.Q | 15644 | ? | 0 | 0 | led_sortie_6_OBUF | NULL | NULL | led_sortie_6_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldHigh+OptxMapped | led_sortie_7_OBUF | chenillard_COPY_0_COPY_0 | 2155872769 | 36 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_7_OBUF.UIM | 15494 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_7_OBUF.Q | led_sortie_7_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led_sortie_7_OBUF | 15493 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_7_OBUF.Q | led_sortie_7_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | led_sortie_7_OBUF.UIM | 15494 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_7_OBUF.Q | led_sortie_7_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | led_sortie_7_OBUF.SI | led_sortie_7_OBUF | 0 | 36 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | led_sortie_7_OBUF.UIM | 15494 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_7_OBUF.Q | led_sortie_7_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led_sortie_7_OBUF.D1 | 15646 | ? | 0 | 4096 | led_sortie_7_OBUF | NULL | NULL | led_sortie_7_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led_sortie_7_OBUF.D2 | 15647 | ? | 0 | 4096 | led_sortie_7_OBUF | NULL | NULL | led_sortie_7_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | led_sortie_7_OBUF.UIM | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM
SPPTERM | 32 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 34 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | led_sortie_7_OBUF.CLKF | 15648 | ? | 0 | 4096 | led_sortie_7_OBUF | NULL | NULL | led_sortie_7_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | led_sortie_7_OBUF.REG | led_sortie_7_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led_sortie_7_OBUF.D | 15645 | ? | 0 | 0 | led_sortie_7_OBUF | NULL | NULL | led_sortie_7_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | led_sortie_7_OBUF.CLKF | 15648 | ? | 0 | 4096 | led_sortie_7_OBUF | NULL | NULL | led_sortie_7_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led_sortie_7_OBUF.Q | 15649 | ? | 0 | 0 | led_sortie_7_OBUF | NULL | NULL | led_sortie_7_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+Inv+PrldHigh+Tff+OptxMapped | U2/i<0> | chenillard_COPY_0_COPY_0 | 2155877121 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<0>.SI | U2/i<0> | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<0>.D1 | 15651 | ? | 0 | 4096 | U2/i<0> | NULL | NULL | U2/i<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<0>.D2 | 15652 | ? | 0 | 4096 | U2/i<0> | NULL | NULL | U2/i<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<0>.CLKF | 15653 | ? | 0 | 4096 | U2/i<0> | NULL | NULL | U2/i<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<0>.REG | U2/i<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<0>.D | 15650 | ? | 0 | 0 | U2/i<0> | NULL | NULL | U2/i<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<0>.CLKF | 15653 | ? | 0 | 4096 | U2/i<0> | NULL | NULL | U2/i<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<0>.Q | 15654 | ? | 0 | 0 | U2/i<0> | NULL | NULL | U2/i<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<10> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | 15582 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<10>.SI | U2/i<10> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | 15582 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<10>.D1 | 15656 | ? | 0 | 4096 | U2/i<10> | NULL | NULL | U2/i<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<10>.D2 | 15657 | ? | 0 | 4096 | U2/i<10> | NULL | NULL | U2/i<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<10> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<8> | IV_TRUE | U2/i<9> | IV_TRUE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<10>.CLKF | 15658 | ? | 0 | 4096 | U2/i<10> | NULL | NULL | U2/i<10>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<10>.REG | U2/i<10> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<10>.D | 15655 | ? | 0 | 0 | U2/i<10> | NULL | NULL | U2/i<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<10>.CLKF | 15658 | ? | 0 | 4096 | U2/i<10> | NULL | NULL | U2/i<10>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<10>.Q | 15659 | ? | 0 | 0 | U2/i<10> | NULL | NULL | U2/i<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<11> | chenillard_COPY_0_COPY_0 | 2155877377 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | 15582 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<11>.SI | U2/i<11> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | 15582 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<11>.D1 | 15661 | ? | 0 | 4096 | U2/i<11> | NULL | NULL | U2/i<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<11>.D2 | 15662 | ? | 0 | 4096 | U2/i<11> | NULL | NULL | U2/i<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<11> | IV_TRUE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<11> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<10> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM
SPPTERM | 7 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<10> | IV_FALSE | U2/i<11> | IV_TRUE | U2/i<8> | IV_TRUE | U2/i<9> | IV_TRUE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<11>.CLKF | 15663 | ? | 0 | 4096 | U2/i<11> | NULL | NULL | U2/i<11>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<11>.REG | U2/i<11> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<11>.D | 15660 | ? | 0 | 0 | U2/i<11> | NULL | NULL | U2/i<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<11>.CLKF | 15663 | ? | 0 | 4096 | U2/i<11> | NULL | NULL | U2/i<11>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<11>.Q | 15664 | ? | 0 | 0 | U2/i<11> | NULL | NULL | U2/i<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<12> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | 15587 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<12>.SI | U2/i<12> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | 15587 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<12>.D1 | 15666 | ? | 0 | 4096 | U2/i<12> | NULL | NULL | U2/i<12>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<12>.D2 | 15667 | ? | 0 | 4096 | U2/i<12> | NULL | NULL | U2/i<12>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<12> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<12> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<12> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<12> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<12>.CLKF | 15668 | ? | 0 | 4096 | U2/i<12> | NULL | NULL | U2/i<12>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<12>.REG | U2/i<12> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<12>.D | 15665 | ? | 0 | 0 | U2/i<12> | NULL | NULL | U2/i<12>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<12>.CLKF | 15668 | ? | 0 | 4096 | U2/i<12> | NULL | NULL | U2/i<12>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<12>.Q | 15669 | ? | 0 | 0 | U2/i<12> | NULL | NULL | U2/i<12>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<13> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | 15587 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<13>.SI | U2/i<13> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | 15587 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<13>.D1 | 15671 | ? | 0 | 4096 | U2/i<13> | NULL | NULL | U2/i<13>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<13>.D2 | 15672 | ? | 0 | 4096 | U2/i<13> | NULL | NULL | U2/i<13>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<12> | IV_TRUE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<13> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<12> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<13>.CLKF | 15673 | ? | 0 | 4096 | U2/i<13> | NULL | NULL | U2/i<13>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<13>.REG | U2/i<13> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<13>.D | 15670 | ? | 0 | 0 | U2/i<13> | NULL | NULL | U2/i<13>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<13>.CLKF | 15673 | ? | 0 | 4096 | U2/i<13> | NULL | NULL | U2/i<13>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<13>.Q | 15674 | ? | 0 | 0 | U2/i<13> | NULL | NULL | U2/i<13>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<14> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | 15588 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<14>.SI | U2/i<14> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | 15588 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<14>.D1 | 15676 | ? | 0 | 4096 | U2/i<14> | NULL | NULL | U2/i<14>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<14>.D2 | 15677 | ? | 0 | 4096 | U2/i<14> | NULL | NULL | U2/i<14>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<14> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<12> | IV_TRUE | U2/i<13> | IV_TRUE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<14>.CLKF | 15678 | ? | 0 | 4096 | U2/i<14> | NULL | NULL | U2/i<14>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<14>.REG | U2/i<14> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<14>.D | 15675 | ? | 0 | 0 | U2/i<14> | NULL | NULL | U2/i<14>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<14>.CLKF | 15678 | ? | 0 | 4096 | U2/i<14> | NULL | NULL | U2/i<14>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<14>.Q | 15679 | ? | 0 | 0 | U2/i<14> | NULL | NULL | U2/i<14>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<15> | chenillard_COPY_0_COPY_0 | 2155877377 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | 15588 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<15>.SI | U2/i<15> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | 15588 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<15>.D1 | 15681 | ? | 0 | 4096 | U2/i<15> | NULL | NULL | U2/i<15>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<15>.D2 | 15682 | ? | 0 | 4096 | U2/i<15> | NULL | NULL | U2/i<15>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<15> | IV_TRUE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<15> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<14> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM
SPPTERM | 7 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<12> | IV_TRUE | U2/i<13> | IV_TRUE | U2/i<14> | IV_FALSE | U2/i<15> | IV_TRUE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<15>.CLKF | 15683 | ? | 0 | 4096 | U2/i<15> | NULL | NULL | U2/i<15>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<15>.REG | U2/i<15> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<15>.D | 15680 | ? | 0 | 0 | U2/i<15> | NULL | NULL | U2/i<15>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<15>.CLKF | 15683 | ? | 0 | 4096 | U2/i<15> | NULL | NULL | U2/i<15>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<15>.Q | 15684 | ? | 0 | 0 | U2/i<15> | NULL | NULL | U2/i<15>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<16> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | 15590 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<16>.SI | U2/i<16> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | 15590 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<16>.D1 | 15686 | ? | 0 | 4096 | U2/i<16> | NULL | NULL | U2/i<16>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<16>.D2 | 15687 | ? | 0 | 4096 | U2/i<16> | NULL | NULL | U2/i<16>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<16> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<16> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<16> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<16> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<16>.CLKF | 15688 | ? | 0 | 4096 | U2/i<16> | NULL | NULL | U2/i<16>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<16>.REG | U2/i<16> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<16>.D | 15685 | ? | 0 | 0 | U2/i<16> | NULL | NULL | U2/i<16>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<16>.CLKF | 15688 | ? | 0 | 4096 | U2/i<16> | NULL | NULL | U2/i<16>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<16>.Q | 15689 | ? | 0 | 0 | U2/i<16> | NULL | NULL | U2/i<16>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<17> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | 15590 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<17>.SI | U2/i<17> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | 15590 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<17>.D1 | 15691 | ? | 0 | 4096 | U2/i<17> | NULL | NULL | U2/i<17>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<17>.D2 | 15692 | ? | 0 | 4096 | U2/i<17> | NULL | NULL | U2/i<17>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<16> | IV_TRUE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<17> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<16> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<17>.CLKF | 15693 | ? | 0 | 4096 | U2/i<17> | NULL | NULL | U2/i<17>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<17>.REG | U2/i<17> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<17>.D | 15690 | ? | 0 | 0 | U2/i<17> | NULL | NULL | U2/i<17>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<17>.CLKF | 15693 | ? | 0 | 4096 | U2/i<17> | NULL | NULL | U2/i<17>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<17>.Q | 15694 | ? | 0 | 0 | U2/i<17> | NULL | NULL | U2/i<17>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<18> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | 15591 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<18>.SI | U2/i<18> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | 15591 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<18>.D1 | 15696 | ? | 0 | 4096 | U2/i<18> | NULL | NULL | U2/i<18>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<18>.D2 | 15697 | ? | 0 | 4096 | U2/i<18> | NULL | NULL | U2/i<18>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<18> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<16> | IV_TRUE | U2/i<17> | IV_TRUE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<18>.CLKF | 15698 | ? | 0 | 4096 | U2/i<18> | NULL | NULL | U2/i<18>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<18>.REG | U2/i<18> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<18>.D | 15695 | ? | 0 | 0 | U2/i<18> | NULL | NULL | U2/i<18>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<18>.CLKF | 15698 | ? | 0 | 4096 | U2/i<18> | NULL | NULL | U2/i<18>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<18>.Q | 15699 | ? | 0 | 0 | U2/i<18> | NULL | NULL | U2/i<18>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<19> | chenillard_COPY_0_COPY_0 | 2155877377 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | 15591 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<19>.SI | U2/i<19> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | 15591 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<19>.D1 | 15701 | ? | 0 | 4096 | U2/i<19> | NULL | NULL | U2/i<19>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<19>.D2 | 15702 | ? | 0 | 4096 | U2/i<19> | NULL | NULL | U2/i<19>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<19> | IV_TRUE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<19> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<18> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM
SPPTERM | 7 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<16> | IV_TRUE | U2/i<17> | IV_TRUE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<19>.CLKF | 15703 | ? | 0 | 4096 | U2/i<19> | NULL | NULL | U2/i<19>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<19>.REG | U2/i<19> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<19>.D | 15700 | ? | 0 | 0 | U2/i<19> | NULL | NULL | U2/i<19>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<19>.CLKF | 15703 | ? | 0 | 4096 | U2/i<19> | NULL | NULL | U2/i<19>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<19>.Q | 15704 | ? | 0 | 0 | U2/i<19> | NULL | NULL | U2/i<19>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+Inv+PrldHigh+Tff+OptxMapped | U2/i<1> | chenillard_COPY_0_COPY_0 | 2155877121 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | U2/i<1>.EXP | 16083 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.EXP | U2/i<1> | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | U2/i<1>.SI | U2/i<1> | 0 | 5 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<1>.D1 | 15706 | ? | 0 | 4096 | U2/i<1> | NULL | NULL | U2/i<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<1>.D2 | 15707 | ? | 0 | 4096 | U2/i<1> | NULL | NULL | U2/i<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<0>
SPPTERM | 2 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<1>.CLKF | 15708 | ? | 0 | 4096 | U2/i<1> | NULL | NULL | U2/i<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | U2/i<1>.EXP | 16082 | ? | 0 | 0 | U2/i<1> | NULL | NULL | U2/i<1>.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<3> | IV_TRUE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM

SRFF_INSTANCE | U2/i<1>.REG | U2/i<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<1>.D | 15705 | ? | 0 | 0 | U2/i<1> | NULL | NULL | U2/i<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<1>.CLKF | 15708 | ? | 0 | 4096 | U2/i<1> | NULL | NULL | U2/i<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<1>.Q | 15709 | ? | 0 | 0 | U2/i<1> | NULL | NULL | U2/i<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<20> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | 15593 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<20>.SI | U2/i<20> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | 15593 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<20>.D1 | 15711 | ? | 0 | 4096 | U2/i<20> | NULL | NULL | U2/i<20>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<20>.D2 | 15712 | ? | 0 | 4096 | U2/i<20> | NULL | NULL | U2/i<20>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<20> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<20> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<20> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<20> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<20>.CLKF | 15713 | ? | 0 | 4096 | U2/i<20> | NULL | NULL | U2/i<20>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<20>.REG | U2/i<20> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<20>.D | 15710 | ? | 0 | 0 | U2/i<20> | NULL | NULL | U2/i<20>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<20>.CLKF | 15713 | ? | 0 | 4096 | U2/i<20> | NULL | NULL | U2/i<20>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<20>.Q | 15714 | ? | 0 | 0 | U2/i<20> | NULL | NULL | U2/i<20>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<21> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | 15593 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<21>.SI | U2/i<21> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | 15593 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<21>.D1 | 15716 | ? | 0 | 4096 | U2/i<21> | NULL | NULL | U2/i<21>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<21>.D2 | 15717 | ? | 0 | 4096 | U2/i<21> | NULL | NULL | U2/i<21>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<20> | IV_TRUE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<21> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<20> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<21>.CLKF | 15718 | ? | 0 | 4096 | U2/i<21> | NULL | NULL | U2/i<21>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<21>.REG | U2/i<21> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<21>.D | 15715 | ? | 0 | 0 | U2/i<21> | NULL | NULL | U2/i<21>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<21>.CLKF | 15718 | ? | 0 | 4096 | U2/i<21> | NULL | NULL | U2/i<21>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<21>.Q | 15719 | ? | 0 | 0 | U2/i<21> | NULL | NULL | U2/i<21>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<22> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | 15594 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<22>.SI | U2/i<22> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | 15594 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<22>.D1 | 15721 | ? | 0 | 4096 | U2/i<22> | NULL | NULL | U2/i<22>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<22>.D2 | 15722 | ? | 0 | 4096 | U2/i<22> | NULL | NULL | U2/i<22>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<22> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<20> | IV_TRUE | U2/i<21> | IV_TRUE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<22>.CLKF | 15723 | ? | 0 | 4096 | U2/i<22> | NULL | NULL | U2/i<22>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<22>.REG | U2/i<22> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<22>.D | 15720 | ? | 0 | 0 | U2/i<22> | NULL | NULL | U2/i<22>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<22>.CLKF | 15723 | ? | 0 | 4096 | U2/i<22> | NULL | NULL | U2/i<22>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<22>.Q | 15724 | ? | 0 | 0 | U2/i<22> | NULL | NULL | U2/i<22>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<23> | chenillard_COPY_0_COPY_0 | 2155877377 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | 15594 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<23>.SI | U2/i<23> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | 15594 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<23>.D1 | 15726 | ? | 0 | 4096 | U2/i<23> | NULL | NULL | U2/i<23>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<23>.D2 | 15727 | ? | 0 | 4096 | U2/i<23> | NULL | NULL | U2/i<23>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<23> | IV_TRUE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<23> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<22> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM
SPPTERM | 7 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<20> | IV_TRUE | U2/i<21> | IV_TRUE | U2/i<22> | IV_FALSE | U2/i<23> | IV_TRUE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<23>.CLKF | 15728 | ? | 0 | 4096 | U2/i<23> | NULL | NULL | U2/i<23>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<23>.REG | U2/i<23> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<23>.D | 15725 | ? | 0 | 0 | U2/i<23> | NULL | NULL | U2/i<23>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<23>.CLKF | 15728 | ? | 0 | 4096 | U2/i<23> | NULL | NULL | U2/i<23>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<23>.Q | 15729 | ? | 0 | 0 | U2/i<23> | NULL | NULL | U2/i<23>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<24> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | 15596 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<24>.SI | U2/i<24> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | 15596 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<24>.D1 | 15731 | ? | 0 | 4096 | U2/i<24> | NULL | NULL | U2/i<24>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<24>.D2 | 15732 | ? | 0 | 4096 | U2/i<24> | NULL | NULL | U2/i<24>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<24> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<24> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<24> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<24> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<24>.CLKF | 15733 | ? | 0 | 4096 | U2/i<24> | NULL | NULL | U2/i<24>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<24>.REG | U2/i<24> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<24>.D | 15730 | ? | 0 | 0 | U2/i<24> | NULL | NULL | U2/i<24>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<24>.CLKF | 15733 | ? | 0 | 4096 | U2/i<24> | NULL | NULL | U2/i<24>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<24>.Q | 15734 | ? | 0 | 0 | U2/i<24> | NULL | NULL | U2/i<24>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<25> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | 15596 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<25>.SI | U2/i<25> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | 15596 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<25>.D1 | 15736 | ? | 0 | 4096 | U2/i<25> | NULL | NULL | U2/i<25>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<25>.D2 | 15737 | ? | 0 | 4096 | U2/i<25> | NULL | NULL | U2/i<25>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<24> | IV_TRUE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<25> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<24> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<25>.CLKF | 15738 | ? | 0 | 4096 | U2/i<25> | NULL | NULL | U2/i<25>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<25>.REG | U2/i<25> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<25>.D | 15735 | ? | 0 | 0 | U2/i<25> | NULL | NULL | U2/i<25>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<25>.CLKF | 15738 | ? | 0 | 4096 | U2/i<25> | NULL | NULL | U2/i<25>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<25>.Q | 15739 | ? | 0 | 0 | U2/i<25> | NULL | NULL | U2/i<25>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<26> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | 15597 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<26>.SI | U2/i<26> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | 15597 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<26>.D1 | 15741 | ? | 0 | 4096 | U2/i<26> | NULL | NULL | U2/i<26>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<26>.D2 | 15742 | ? | 0 | 4096 | U2/i<26> | NULL | NULL | U2/i<26>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<26> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<24> | IV_TRUE | U2/i<25> | IV_TRUE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<26>.CLKF | 15743 | ? | 0 | 4096 | U2/i<26> | NULL | NULL | U2/i<26>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<26>.REG | U2/i<26> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<26>.D | 15740 | ? | 0 | 0 | U2/i<26> | NULL | NULL | U2/i<26>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<26>.CLKF | 15743 | ? | 0 | 4096 | U2/i<26> | NULL | NULL | U2/i<26>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<26>.Q | 15744 | ? | 0 | 0 | U2/i<26> | NULL | NULL | U2/i<26>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<27> | chenillard_COPY_0_COPY_0 | 2155877377 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | 15597 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<27>.SI | U2/i<27> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | 15597 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<27>.D1 | 15746 | ? | 0 | 4096 | U2/i<27> | NULL | NULL | U2/i<27>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<27>.D2 | 15747 | ? | 0 | 4096 | U2/i<27> | NULL | NULL | U2/i<27>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<27> | IV_TRUE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<27> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<26> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM
SPPTERM | 7 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<24> | IV_TRUE | U2/i<25> | IV_TRUE | U2/i<26> | IV_FALSE | U2/i<27> | IV_TRUE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<27>.CLKF | 15748 | ? | 0 | 4096 | U2/i<27> | NULL | NULL | U2/i<27>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<27>.REG | U2/i<27> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<27>.D | 15745 | ? | 0 | 0 | U2/i<27> | NULL | NULL | U2/i<27>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<27>.CLKF | 15748 | ? | 0 | 4096 | U2/i<27> | NULL | NULL | U2/i<27>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<27>.Q | 15749 | ? | 0 | 0 | U2/i<27> | NULL | NULL | U2/i<27>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<28> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | 15599 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<28>.SI | U2/i<28> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | 15599 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<28>.D1 | 15751 | ? | 0 | 4096 | U2/i<28> | NULL | NULL | U2/i<28>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<28>.D2 | 15752 | ? | 0 | 4096 | U2/i<28> | NULL | NULL | U2/i<28>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<28> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<28> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<28> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<28> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<28>.CLKF | 15753 | ? | 0 | 4096 | U2/i<28> | NULL | NULL | U2/i<28>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<28>.REG | U2/i<28> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<28>.D | 15750 | ? | 0 | 0 | U2/i<28> | NULL | NULL | U2/i<28>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<28>.CLKF | 15753 | ? | 0 | 4096 | U2/i<28> | NULL | NULL | U2/i<28>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<28>.Q | 15754 | ? | 0 | 0 | U2/i<28> | NULL | NULL | U2/i<28>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<29> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | 15599 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<29>.SI | U2/i<29> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | 15599 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<29>.D1 | 15756 | ? | 0 | 4096 | U2/i<29> | NULL | NULL | U2/i<29>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<29>.D2 | 15757 | ? | 0 | 4096 | U2/i<29> | NULL | NULL | U2/i<29>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<28> | IV_TRUE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<29> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<28> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<29>.CLKF | 15758 | ? | 0 | 4096 | U2/i<29> | NULL | NULL | U2/i<29>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<29>.REG | U2/i<29> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<29>.D | 15755 | ? | 0 | 0 | U2/i<29> | NULL | NULL | U2/i<29>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<29>.CLKF | 15758 | ? | 0 | 4096 | U2/i<29> | NULL | NULL | U2/i<29>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<29>.Q | 15759 | ? | 0 | 0 | U2/i<29> | NULL | NULL | U2/i<29>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldHigh+Tff+OptxMapped | U2/i<2> | chenillard_COPY_0_COPY_0 | 2155876865 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<2>.SI | U2/i<2> | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<2>.D1 | 15761 | ? | 0 | 4096 | U2/i<2> | NULL | NULL | U2/i<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<2>.D2 | 15762 | ? | 0 | 4096 | U2/i<2> | NULL | NULL | U2/i<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_TRUE | U2/i<1>
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<1>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<2>.CLKF | 15763 | ? | 0 | 4096 | U2/i<2> | NULL | NULL | U2/i<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<2>.REG | U2/i<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<2>.D | 15760 | ? | 0 | 0 | U2/i<2> | NULL | NULL | U2/i<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<2>.CLKF | 15763 | ? | 0 | 4096 | U2/i<2> | NULL | NULL | U2/i<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<2>.Q | 15764 | ? | 0 | 0 | U2/i<2> | NULL | NULL | U2/i<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<30> | chenillard_COPY_0_COPY_0 | 2155873281 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM | 15600 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.Q | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM | 15601 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.Q | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<30>.SI | U2/i<30> | 0 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM | 15600 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.Q | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM | 15601 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.Q | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<30>.D1 | 15766 | ? | 0 | 4096 | U2/i<30> | NULL | NULL | U2/i<30>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<30>.D2 | 15767 | ? | 0 | 4096 | U2/i<30> | NULL | NULL | U2/i<30>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<30> | IV_FALSE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<30> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<30> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM
SPPTERM | 5 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<28> | IV_TRUE | U2/i<29> | IV_TRUE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<30>.CLKF | 15768 | ? | 0 | 4096 | U2/i<30> | NULL | NULL | U2/i<30>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<30>.REG | U2/i<30> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<30>.D | 15765 | ? | 0 | 0 | U2/i<30> | NULL | NULL | U2/i<30>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<30>.CLKF | 15768 | ? | 0 | 4096 | U2/i<30> | NULL | NULL | U2/i<30>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<30>.Q | 15769 | ? | 0 | 0 | U2/i<30> | NULL | NULL | U2/i<30>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<3> | chenillard_COPY_0_COPY_0 | 2155877377 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1>.EXP | 16083 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.EXP | U2/i<1> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<3>.SI | U2/i<3> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1>.EXP | 16083 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.EXP | U2/i<1> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<3>.D1 | 15771 | ? | 0 | 4096 | U2/i<3> | NULL | NULL | U2/i<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<3>.D2 | 15772 | ? | 0 | 4096 | U2/i<3> | NULL | NULL | U2/i<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | U2/i<1>.EXP
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<3> | IV_TRUE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<3> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 5 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 7 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_TRUE | U2/i<1> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<3> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<3>.CLKF | 15773 | ? | 0 | 4096 | U2/i<3> | NULL | NULL | U2/i<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<3>.REG | U2/i<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<3>.D | 15770 | ? | 0 | 0 | U2/i<3> | NULL | NULL | U2/i<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<3>.CLKF | 15773 | ? | 0 | 4096 | U2/i<3> | NULL | NULL | U2/i<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<3>.Q | 15774 | ? | 0 | 0 | U2/i<3> | NULL | NULL | U2/i<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<4> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | 15585 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<4>.SI | U2/i<4> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | 15585 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<4>.D1 | 15776 | ? | 0 | 4096 | U2/i<4> | NULL | NULL | U2/i<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<4>.D2 | 15777 | ? | 0 | 4096 | U2/i<4> | NULL | NULL | U2/i<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<4> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<4> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<4> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<4> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<4>.CLKF | 15778 | ? | 0 | 4096 | U2/i<4> | NULL | NULL | U2/i<4>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<4>.REG | U2/i<4> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<4>.D | 15775 | ? | 0 | 0 | U2/i<4> | NULL | NULL | U2/i<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<4>.CLKF | 15778 | ? | 0 | 4096 | U2/i<4> | NULL | NULL | U2/i<4>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<4>.Q | 15779 | ? | 0 | 0 | U2/i<4> | NULL | NULL | U2/i<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<5> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | 15585 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<5>.SI | U2/i<5> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | 15585 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<5>.D1 | 15781 | ? | 0 | 4096 | U2/i<5> | NULL | NULL | U2/i<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<5>.D2 | 15782 | ? | 0 | 4096 | U2/i<5> | NULL | NULL | U2/i<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<4> | IV_TRUE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<5> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<4> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<5>.CLKF | 15783 | ? | 0 | 4096 | U2/i<5> | NULL | NULL | U2/i<5>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<5>.REG | U2/i<5> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<5>.D | 15780 | ? | 0 | 0 | U2/i<5> | NULL | NULL | U2/i<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<5>.CLKF | 15783 | ? | 0 | 4096 | U2/i<5> | NULL | NULL | U2/i<5>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<5>.Q | 15784 | ? | 0 | 0 | U2/i<5> | NULL | NULL | U2/i<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<6> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | 15584 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<6>.SI | U2/i<6> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | 15584 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<6>.D1 | 15786 | ? | 0 | 4096 | U2/i<6> | NULL | NULL | U2/i<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<6>.D2 | 15787 | ? | 0 | 4096 | U2/i<6> | NULL | NULL | U2/i<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<6> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<4> | IV_TRUE | U2/i<5> | IV_TRUE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<6>.CLKF | 15788 | ? | 0 | 4096 | U2/i<6> | NULL | NULL | U2/i<6>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<6>.REG | U2/i<6> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<6>.D | 15785 | ? | 0 | 0 | U2/i<6> | NULL | NULL | U2/i<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<6>.CLKF | 15788 | ? | 0 | 4096 | U2/i<6> | NULL | NULL | U2/i<6>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<6>.Q | 15789 | ? | 0 | 0 | U2/i<6> | NULL | NULL | U2/i<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<7> | chenillard_COPY_0_COPY_0 | 2155877377 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | 15584 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<7>.SI | U2/i<7> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | 15584 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<7>.D1 | 15791 | ? | 0 | 4096 | U2/i<7> | NULL | NULL | U2/i<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<7>.D2 | 15792 | ? | 0 | 4096 | U2/i<7> | NULL | NULL | U2/i<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<7> | IV_TRUE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<7> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<6> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM
SPPTERM | 7 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<4> | IV_TRUE | U2/i<5> | IV_TRUE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<7>.CLKF | 15793 | ? | 0 | 4096 | U2/i<7> | NULL | NULL | U2/i<7>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<7>.REG | U2/i<7> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<7>.D | 15790 | ? | 0 | 0 | U2/i<7> | NULL | NULL | U2/i<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<7>.CLKF | 15793 | ? | 0 | 4096 | U2/i<7> | NULL | NULL | U2/i<7>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<7>.Q | 15794 | ? | 0 | 0 | U2/i<7> | NULL | NULL | U2/i<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U2/i<8> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | 15583 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<8>.SI | U2/i<8> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | 15583 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<8>.D1 | 15796 | ? | 0 | 4096 | U2/i<8> | NULL | NULL | U2/i<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<8>.D2 | 15797 | ? | 0 | 4096 | U2/i<8> | NULL | NULL | U2/i<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<8> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_FALSE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM
SPPTERM | 4 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<8> | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<8> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_FALSE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<8> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<8>.CLKF | 15798 | ? | 0 | 4096 | U2/i<8> | NULL | NULL | U2/i<8>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<8>.REG | U2/i<8> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<8>.D | 15795 | ? | 0 | 0 | U2/i<8> | NULL | NULL | U2/i<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<8>.CLKF | 15798 | ? | 0 | 4096 | U2/i<8> | NULL | NULL | U2/i<8>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<8>.Q | 15799 | ? | 0 | 0 | U2/i<8> | NULL | NULL | U2/i<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<9> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | 15583 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<9>.SI | U2/i<9> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | 15583 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<9>.D1 | 15801 | ? | 0 | 4096 | U2/i<9> | NULL | NULL | U2/i<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<9>.D2 | 15802 | ? | 0 | 4096 | U2/i<9> | NULL | NULL | U2/i<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<8> | IV_TRUE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<9> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<8> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<9>.CLKF | 15803 | ? | 0 | 4096 | U2/i<9> | NULL | NULL | U2/i<9>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<9>.REG | U2/i<9> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<9>.D | 15800 | ? | 0 | 0 | U2/i<9> | NULL | NULL | U2/i<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<9>.CLKF | 15803 | ? | 0 | 4096 | U2/i<9> | NULL | NULL | U2/i<9>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<9>.Q | 15804 | ? | 0 | 0 | U2/i<9> | NULL | NULL | U2/i<9>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U2/i<31> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM | 15601 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.Q | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM | 15600 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.Q | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i<31>.SI | U2/i<31> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM | 15601 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.Q | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM | 15600 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.Q | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie | 15478 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie.Q | clk_sortie | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i<31>.D1 | 15806 | ? | 0 | 4096 | U2/i<31> | NULL | NULL | U2/i<31>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i<31>.D2 | 15807 | ? | 0 | 4096 | U2/i<31> | NULL | NULL | U2/i<31>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<31> | IV_TRUE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM
SPPTERM | 3 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | IV_TRUE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM
SPPTERM | 3 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<31> | IV_TRUE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM
SPPTERM | 4 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<30> | IV_FALSE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | IV_TRUE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | U2/i<31>.CLKF | 15808 | ? | 0 | 4096 | U2/i<31> | NULL | NULL | U2/i<31>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie

SRFF_INSTANCE | U2/i<31>.REG | U2/i<31> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i<31>.D | 15805 | ? | 0 | 0 | U2/i<31> | NULL | NULL | U2/i<31>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | U2/i<31>.CLKF | 15808 | ? | 0 | 4096 | U2/i<31> | NULL | NULL | U2/i<31>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk_sortie
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i<31>.Q | 15809 | ? | 0 | 0 | U2/i<31> | NULL | NULL | U2/i<31>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<0> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<0>.SI | U1/compt<0> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<0>.D1 | 15811 | ? | 0 | 4096 | U1/compt<0> | NULL | NULL | U1/compt<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<0>.D2 | 15812 | ? | 0 | 4096 | U1/compt<0> | NULL | NULL | U1/compt<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | U1/compt<0> | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<0>.REG | U1/compt<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<0>.D | 15810 | ? | 0 | 0 | U1/compt<0> | NULL | NULL | U1/compt<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<0>.Q | 15813 | ? | 0 | 0 | U1/compt<0> | NULL | NULL | U1/compt<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U1/compt<10> | chenillard_COPY_0_COPY_0 | 2155877377 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<10>.SI | U1/compt<10> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<10>.D1 | 15815 | ? | 0 | 4096 | U1/compt<10> | NULL | NULL | U1/compt<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<10>.D2 | 15816 | ? | 0 | 4096 | U1/compt<10> | NULL | NULL | U1/compt<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<10> | IV_TRUE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 5 | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<10>.REG | U1/compt<10> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<10>.D | 15814 | ? | 0 | 0 | U1/compt<10> | NULL | NULL | U1/compt<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<10>.Q | 15817 | ? | 0 | 0 | U1/compt<10> | NULL | NULL | U1/compt<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U1/compt<11> | chenillard_COPY_0_COPY_0 | 2155877377 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<11>.SI | U1/compt<11> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<11>.D1 | 15819 | ? | 0 | 4096 | U1/compt<11> | NULL | NULL | U1/compt<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<11>.D2 | 15820 | ? | 0 | 4096 | U1/compt<11> | NULL | NULL | U1/compt<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<11> | IV_TRUE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 6 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<11>.REG | U1/compt<11> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<11>.D | 15818 | ? | 0 | 0 | U1/compt<11> | NULL | NULL | U1/compt<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<11>.Q | 15821 | ? | 0 | 0 | U1/compt<11> | NULL | NULL | U1/compt<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<12> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | 15560 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<12>.SI | U1/compt<12> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | 15560 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<12>.D1 | 15823 | ? | 0 | 4096 | U1/compt<12> | NULL | NULL | U1/compt<12>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<12>.D2 | 15824 | ? | 0 | 4096 | U1/compt<12> | NULL | NULL | U1/compt<12>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<12>.REG | U1/compt<12> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<12>.D | 15822 | ? | 0 | 0 | U1/compt<12> | NULL | NULL | U1/compt<12>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<12>.Q | 15825 | ? | 0 | 0 | U1/compt<12> | NULL | NULL | U1/compt<12>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<13> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | 15562 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<13>.SI | U1/compt<13> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | 15562 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<13>.D1 | 15827 | ? | 0 | 4096 | U1/compt<13> | NULL | NULL | U1/compt<13>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<13>.D2 | 15828 | ? | 0 | 4096 | U1/compt<13> | NULL | NULL | U1/compt<13>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<13>.REG | U1/compt<13> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<13>.D | 15826 | ? | 0 | 0 | U1/compt<13> | NULL | NULL | U1/compt<13>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<13>.Q | 15829 | ? | 0 | 0 | U1/compt<13> | NULL | NULL | U1/compt<13>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<14> | chenillard_COPY_0_COPY_0 | 2155873281 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | 15563 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<14>.SI | U1/compt<14> | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | 15563 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<14>.D1 | 15831 | ? | 0 | 4096 | U1/compt<14> | NULL | NULL | U1/compt<14>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<14>.D2 | 15832 | ? | 0 | 4096 | U1/compt<14> | NULL | NULL | U1/compt<14>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM

SRFF_INSTANCE | U1/compt<14>.REG | U1/compt<14> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<14>.D | 15830 | ? | 0 | 0 | U1/compt<14> | NULL | NULL | U1/compt<14>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<14>.Q | 15833 | ? | 0 | 0 | U1/compt<14> | NULL | NULL | U1/compt<14>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<15> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | 15564 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<15>.SI | U1/compt<15> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | 15564 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<15>.D1 | 15835 | ? | 0 | 4096 | U1/compt<15> | NULL | NULL | U1/compt<15>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<15>.D2 | 15836 | ? | 0 | 4096 | U1/compt<15> | NULL | NULL | U1/compt<15>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<15>.REG | U1/compt<15> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<15>.D | 15834 | ? | 0 | 0 | U1/compt<15> | NULL | NULL | U1/compt<15>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<15>.Q | 15837 | ? | 0 | 0 | U1/compt<15> | NULL | NULL | U1/compt<15>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<16> | chenillard_COPY_0_COPY_0 | 2155873281 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | 15565 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<16>.SI | U1/compt<16> | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | 15565 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<16>.D1 | 15839 | ? | 0 | 4096 | U1/compt<16> | NULL | NULL | U1/compt<16>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<16>.D2 | 15840 | ? | 0 | 4096 | U1/compt<16> | NULL | NULL | U1/compt<16>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM

SRFF_INSTANCE | U1/compt<16>.REG | U1/compt<16> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<16>.D | 15838 | ? | 0 | 0 | U1/compt<16> | NULL | NULL | U1/compt<16>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<16>.Q | 15841 | ? | 0 | 0 | U1/compt<16> | NULL | NULL | U1/compt<16>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<17> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | 15566 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<17>.SI | U1/compt<17> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | 15566 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<17>.D1 | 15843 | ? | 0 | 4096 | U1/compt<17> | NULL | NULL | U1/compt<17>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<17>.D2 | 15844 | ? | 0 | 4096 | U1/compt<17> | NULL | NULL | U1/compt<17>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<17>.REG | U1/compt<17> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<17>.D | 15842 | ? | 0 | 0 | U1/compt<17> | NULL | NULL | U1/compt<17>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<17>.Q | 15845 | ? | 0 | 0 | U1/compt<17> | NULL | NULL | U1/compt<17>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<18> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | 15567 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<18>.SI | U1/compt<18> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | 15567 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<18>.D1 | 15847 | ? | 0 | 4096 | U1/compt<18> | NULL | NULL | U1/compt<18>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<18>.D2 | 15848 | ? | 0 | 4096 | U1/compt<18> | NULL | NULL | U1/compt<18>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<18>.REG | U1/compt<18> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<18>.D | 15846 | ? | 0 | 0 | U1/compt<18> | NULL | NULL | U1/compt<18>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<18>.Q | 15849 | ? | 0 | 0 | U1/compt<18> | NULL | NULL | U1/compt<18>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<19> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | 15568 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<19>.SI | U1/compt<19> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | 15568 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<19>.D1 | 15851 | ? | 0 | 4096 | U1/compt<19> | NULL | NULL | U1/compt<19>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<19>.D2 | 15852 | ? | 0 | 4096 | U1/compt<19> | NULL | NULL | U1/compt<19>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<19>.REG | U1/compt<19> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<19>.D | 15850 | ? | 0 | 0 | U1/compt<19> | NULL | NULL | U1/compt<19>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<19>.Q | 15853 | ? | 0 | 0 | U1/compt<19> | NULL | NULL | U1/compt<19>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<1> | chenillard_COPY_0_COPY_0 | 2155873281 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<1>.SI | U1/compt<1> | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<1>.D1 | 15855 | ? | 0 | 4096 | U1/compt<1> | NULL | NULL | U1/compt<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<1>.D2 | 15856 | ? | 0 | 4096 | U1/compt<1> | NULL | NULL | U1/compt<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | U1/compt<0> | IV_FALSE | U1/compt<1> | IV_FALSE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 3 | IV_FALSE | U1/compt<0> | IV_TRUE | U1/compt<1> | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<1>.REG | U1/compt<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<1>.D | 15854 | ? | 0 | 0 | U1/compt<1> | NULL | NULL | U1/compt<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<1>.Q | 15857 | ? | 0 | 0 | U1/compt<1> | NULL | NULL | U1/compt<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<20> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | 15569 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<20>.SI | U1/compt<20> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | 15569 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<20>.D1 | 15859 | ? | 0 | 4096 | U1/compt<20> | NULL | NULL | U1/compt<20>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<20>.D2 | 15860 | ? | 0 | 4096 | U1/compt<20> | NULL | NULL | U1/compt<20>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<20>.REG | U1/compt<20> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<20>.D | 15858 | ? | 0 | 0 | U1/compt<20> | NULL | NULL | U1/compt<20>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<20>.Q | 15861 | ? | 0 | 0 | U1/compt<20> | NULL | NULL | U1/compt<20>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<21> | chenillard_COPY_0_COPY_0 | 2155873281 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | 15570 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<21> | 15540 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<21>.Q | U1/compt<21> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<21>.SI | U1/compt<21> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | 15570 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<21>.D1 | 15863 | ? | 0 | 4096 | U1/compt<21> | NULL | NULL | U1/compt<21>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<21>.D2 | 15864 | ? | 0 | 4096 | U1/compt<21> | NULL | NULL | U1/compt<21>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<21>.REG | U1/compt<21> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<21>.D | 15862 | ? | 0 | 0 | U1/compt<21> | NULL | NULL | U1/compt<21>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<21>.Q | 15865 | ? | 0 | 0 | U1/compt<21> | NULL | NULL | U1/compt<21>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<22> | chenillard_COPY_0_COPY_0 | 2155873281 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | 15571 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<22> | 15541 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<22>.Q | U1/compt<22> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<22>.SI | U1/compt<22> | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | 15571 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<22>.D1 | 15867 | ? | 0 | 4096 | U1/compt<22> | NULL | NULL | U1/compt<22>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<22>.D2 | 15868 | ? | 0 | 4096 | U1/compt<22> | NULL | NULL | U1/compt<22>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM

SRFF_INSTANCE | U1/compt<22>.REG | U1/compt<22> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<22>.D | 15866 | ? | 0 | 0 | U1/compt<22> | NULL | NULL | U1/compt<22>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<22>.Q | 15869 | ? | 0 | 0 | U1/compt<22> | NULL | NULL | U1/compt<22>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U1/compt<2> | chenillard_COPY_0_COPY_0 | 2155877377 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<2>.SI | U1/compt<2> | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<2>.D1 | 15871 | ? | 0 | 4096 | U1/compt<2> | NULL | NULL | U1/compt<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<2>.D2 | 15872 | ? | 0 | 4096 | U1/compt<2> | NULL | NULL | U1/compt<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<2> | IV_TRUE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 3 | IV_TRUE | U1/compt<0> | IV_TRUE | U1/compt<1> | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<2>.REG | U1/compt<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<2>.D | 15870 | ? | 0 | 0 | U1/compt<2> | NULL | NULL | U1/compt<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<2>.Q | 15873 | ? | 0 | 0 | U1/compt<2> | NULL | NULL | U1/compt<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U1/compt<3> | chenillard_COPY_0_COPY_0 | 2155877377 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<3> | 15543 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<3>.Q | U1/compt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<3> | 15543 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<3>.Q | U1/compt<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<3>.SI | U1/compt<3> | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<3> | 15543 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<3>.Q | U1/compt<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<3>.D1 | 15875 | ? | 0 | 4096 | U1/compt<3> | NULL | NULL | U1/compt<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<3>.D2 | 15876 | ? | 0 | 4096 | U1/compt<3> | NULL | NULL | U1/compt<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<3> | IV_TRUE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 4 | IV_TRUE | U1/compt<0> | IV_TRUE | U1/compt<1> | IV_TRUE | U1/compt<2> | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<3>.REG | U1/compt<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<3>.D | 15874 | ? | 0 | 0 | U1/compt<3> | NULL | NULL | U1/compt<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<3>.Q | 15877 | ? | 0 | 0 | U1/compt<3> | NULL | NULL | U1/compt<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<4> | chenillard_COPY_0_COPY_0 | 2155873281 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<4> | 15544 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<4>.Q | U1/compt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<3> | 15543 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<3>.Q | U1/compt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<4> | 15544 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<4>.Q | U1/compt<4> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<4>.SI | U1/compt<4> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<4> | 15544 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<4>.Q | U1/compt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<3> | 15543 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<3>.Q | U1/compt<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<4>.D1 | 15879 | ? | 0 | 4096 | U1/compt<4> | NULL | NULL | U1/compt<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<4>.D2 | 15880 | ? | 0 | 4096 | U1/compt<4> | NULL | NULL | U1/compt<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<4> | IV_FALSE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM
SPPTERM | 5 | IV_TRUE | U1/compt<0> | IV_TRUE | U1/compt<1> | IV_TRUE | U1/compt<2> | IV_TRUE | U1/compt<3> | IV_FALSE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM

SRFF_INSTANCE | U1/compt<4>.REG | U1/compt<4> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<4>.D | 15878 | ? | 0 | 0 | U1/compt<4> | NULL | NULL | U1/compt<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<4>.Q | 15881 | ? | 0 | 0 | U1/compt<4> | NULL | NULL | U1/compt<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<5> | chenillard_COPY_0_COPY_0 | 2155873281 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<5>.SI | U1/compt<5> | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<5>.D1 | 15883 | ? | 0 | 4096 | U1/compt<5> | NULL | NULL | U1/compt<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<5>.D2 | 15884 | ? | 0 | 4096 | U1/compt<5> | NULL | NULL | U1/compt<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | U1/compt<5> | IV_FALSE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 3 | IV_FALSE | U1/compt<5> | IV_TRUE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<5>.REG | U1/compt<5> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<5>.D | 15882 | ? | 0 | 0 | U1/compt<5> | NULL | NULL | U1/compt<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<5>.Q | 15885 | ? | 0 | 0 | U1/compt<5> | NULL | NULL | U1/compt<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<6> | chenillard_COPY_0_COPY_0 | 2155873281 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<6>.SI | U1/compt<6> | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<6>.D1 | 15887 | ? | 0 | 4096 | U1/compt<6> | NULL | NULL | U1/compt<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<6>.D2 | 15888 | ? | 0 | 4096 | U1/compt<6> | NULL | NULL | U1/compt<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<6> | IV_FALSE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM
SPPTERM | 3 | IV_TRUE | U1/compt<5> | IV_TRUE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | IV_FALSE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt<6>.REG | U1/compt<6> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<6>.D | 15886 | ? | 0 | 0 | U1/compt<6> | NULL | NULL | U1/compt<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<6>.Q | 15889 | ? | 0 | 0 | U1/compt<6> | NULL | NULL | U1/compt<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+OptxMapped | U1/compt<7> | chenillard_COPY_0_COPY_0 | 2155873281 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<7>.SI | U1/compt<7> | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<7>.D1 | 15891 | ? | 0 | 4096 | U1/compt<7> | NULL | NULL | U1/compt<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<7>.D2 | 15892 | ? | 0 | 4096 | U1/compt<7> | NULL | NULL | U1/compt<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | U1/compt<7> | IV_FALSE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 3 | IV_FALSE | U1/compt<7> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<7>.REG | U1/compt<7> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<7>.D | 15890 | ? | 0 | 0 | U1/compt<7> | NULL | NULL | U1/compt<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<7>.Q | 15893 | ? | 0 | 0 | U1/compt<7> | NULL | NULL | U1/compt<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U1/compt<8> | chenillard_COPY_0_COPY_0 | 2155877377 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<8>.SI | U1/compt<8> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<8>.D1 | 15895 | ? | 0 | 4096 | U1/compt<8> | NULL | NULL | U1/compt<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<8>.D2 | 15896 | ? | 0 | 4096 | U1/compt<8> | NULL | NULL | U1/compt<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<7> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt<8>.REG | U1/compt<8> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<8>.D | 15894 | ? | 0 | 0 | U1/compt<8> | NULL | NULL | U1/compt<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<8>.Q | 15897 | ? | 0 | 0 | U1/compt<8> | NULL | NULL | U1/compt<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U1/compt<9> | chenillard_COPY_0_COPY_0 | 2155877377 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<9>.SI | U1/compt<9> | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<9>.D1 | 15899 | ? | 0 | 4096 | U1/compt<9> | NULL | NULL | U1/compt<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<9>.D2 | 15900 | ? | 0 | 4096 | U1/compt<9> | NULL | NULL | U1/compt<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt<9>.REG | U1/compt<9> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<9>.D | 15898 | ? | 0 | 0 | U1/compt<9> | NULL | NULL | U1/compt<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<9>.Q | 15901 | ? | 0 | 0 | U1/compt<9> | NULL | NULL | U1/compt<9>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+PrldLow+Tff+OptxMapped | U1/compt<23> | chenillard_COPY_0_COPY_0 | 2155877377 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<21> | 15540 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<21>.Q | U1/compt<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<22> | 15541 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<22>.Q | U1/compt<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<23> | 15550 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<23>.Q | U1/compt<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt<23> | 15550 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<23>.Q | U1/compt<23> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt<23>.SI | U1/compt<23> | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<21> | 15540 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<21>.Q | U1/compt<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<22> | 15541 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<22>.Q | U1/compt<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<23> | 15550 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<23>.Q | U1/compt<23> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt<23>.D1 | 15903 | ? | 0 | 4096 | U1/compt<23> | NULL | NULL | U1/compt<23>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt<23>.D2 | 15904 | ? | 0 | 4096 | U1/compt<23> | NULL | NULL | U1/compt<23>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | U1/compt<23> | IV_TRUE | clk_sortie/clk_sortie_CE.UIM
SPPTERM | 18 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<16> | IV_TRUE | U1/compt<17> | IV_TRUE | U1/compt<18> | IV_TRUE | U1/compt<19> | IV_TRUE | U1/compt<20> | IV_TRUE | U1/compt<21> | IV_TRUE | U1/compt<22> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | IV_FALSE | clk_sortie/clk_sortie_CE.UIM

SRFF_INSTANCE | U1/compt<23>.REG | U1/compt<23> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt<23>.D | 15902 | ? | 0 | 0 | U1/compt<23> | NULL | NULL | U1/compt<23>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 15477 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | clk_entree_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt<23>.Q | 15905 | ? | 0 | 0 | U1/compt<23> | NULL | NULL | U1/compt<23>.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | led_sortie<0> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_0_OBUF | 15479 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_0_OBUF.Q | led_sortie_0_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<0> | 15551 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | led_sortie<1> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_1_OBUF | 15481 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_1_OBUF.Q | led_sortie_1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<1> | 15552 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | led_sortie<2> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_2_OBUF | 15483 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_2_OBUF.Q | led_sortie_2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<2> | 15553 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | led_sortie<3> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_3_OBUF | 15485 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_3_OBUF.Q | led_sortie_3_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<3> | 15554 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | led_sortie<4> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_4_OBUF | 15487 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_4_OBUF.Q | led_sortie_4_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<4> | 15555 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<4> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | led_sortie<5> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_5_OBUF | 15489 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_5_OBUF.Q | led_sortie_5_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<5> | 15556 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<5> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | led_sortie<6> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_6_OBUF | 15491 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_6_OBUF.Q | led_sortie_6_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<6> | 15557 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<6> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | led_sortie<7> | chenillard_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led_sortie_7_OBUF | 15493 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | led_sortie_7_OBUF.Q | led_sortie_7_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led_sortie<7> | 15558 | PO | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | led_sortie<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<3> | 15543 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<3>.Q | U1/compt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<4> | 15544 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<4>.Q | U1/compt<4> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.SI | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<0> | 15527 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<0>.Q | U1/compt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<1> | 15538 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<1>.Q | U1/compt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<2> | 15542 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<2>.Q | U1/compt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<3> | 15543 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<3>.Q | U1/compt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<4> | 15544 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<4>.Q | U1/compt<4> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.D1 | 15907 | ? | 0 | 4096 | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.D2 | 15908 | ? | 0 | 4096 | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | U1/compt<0> | IV_TRUE | U1/compt<1> | IV_TRUE | U1/compt<2> | IV_TRUE | U1/compt<3> | IV_TRUE | U1/compt<4>

SRFF_INSTANCE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.REG | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.D | 15906 | ? | 0 | 0 | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | 15909 | ? | 0 | 0 | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | 15560 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.SI | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.D1 | 15911 | ? | 0 | 4096 | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | NULL | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<12>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.D2 | 15912 | ? | 0 | 4096 | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | NULL | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.REG | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.D | 15910 | ? | 0 | 0 | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | NULL | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | 15913 | ? | 0 | 0 | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | NULL | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.SI | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.D1 | 15915 | ? | 0 | 4096 | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.D2 | 15916 | ? | 0 | 4096 | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | U1/compt<5> | IV_TRUE | U1/compt<6> | IV_TRUE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM

SRFF_INSTANCE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.REG | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.D | 15914 | ? | 0 | 0 | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | 15917 | ? | 0 | 0 | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | NULL | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | 15562 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.SI | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.D1 | 15919 | ? | 0 | 4096 | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | NULL | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<13>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.D2 | 15920 | ? | 0 | 4096 | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | NULL | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.REG | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.D | 15918 | ? | 0 | 0 | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | NULL | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | 15921 | ? | 0 | 0 | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | NULL | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | 15563 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.SI | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.D1 | 15923 | ? | 0 | 4096 | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | NULL | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<14>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.D2 | 15924 | ? | 0 | 4096 | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | NULL | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 8 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.REG | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.D | 15922 | ? | 0 | 0 | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | NULL | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | 15925 | ? | 0 | 0 | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | NULL | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | 15564 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.SI | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.D1 | 15927 | ? | 0 | 4096 | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | NULL | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<15>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.D2 | 15928 | ? | 0 | 4096 | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | NULL | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.REG | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.D | 15926 | ? | 0 | 0 | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | NULL | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | 15929 | ? | 0 | 0 | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | NULL | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | 15565 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.SI | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.D1 | 15931 | ? | 0 | 4096 | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | NULL | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<16>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.D2 | 15932 | ? | 0 | 4096 | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | NULL | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 10 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.REG | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.D | 15930 | ? | 0 | 0 | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | NULL | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | 15933 | ? | 0 | 0 | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | NULL | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | 15566 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.SI | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.D1 | 15935 | ? | 0 | 4096 | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | NULL | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.D2 | 15936 | ? | 0 | 4096 | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | NULL | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<16> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.REG | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.D | 15934 | ? | 0 | 0 | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | NULL | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | 15937 | ? | 0 | 0 | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | NULL | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | 15567 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.SI | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.D1 | 15939 | ? | 0 | 4096 | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | NULL | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<18>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.D2 | 15940 | ? | 0 | 4096 | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | NULL | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 12 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<16> | IV_TRUE | U1/compt<17> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.REG | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.D | 15938 | ? | 0 | 0 | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | NULL | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | 15941 | ? | 0 | 0 | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | NULL | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | 15568 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.SI | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.D1 | 15943 | ? | 0 | 4096 | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | NULL | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<19>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.D2 | 15944 | ? | 0 | 4096 | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | NULL | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 13 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<16> | IV_TRUE | U1/compt<17> | IV_TRUE | U1/compt<18> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.REG | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.D | 15942 | ? | 0 | 0 | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | NULL | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | 15945 | ? | 0 | 0 | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | NULL | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | 15569 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.SI | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.D1 | 15947 | ? | 0 | 4096 | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | NULL | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<20>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.D2 | 15948 | ? | 0 | 4096 | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | NULL | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<16> | IV_TRUE | U1/compt<17> | IV_TRUE | U1/compt<18> | IV_TRUE | U1/compt<19> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.REG | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.D | 15946 | ? | 0 | 0 | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | NULL | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | 15949 | ? | 0 | 0 | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | NULL | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<21> | 15540 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<21>.Q | U1/compt<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | 15570 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.SI | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<21> | 15540 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<21>.Q | U1/compt<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.D1 | 15951 | ? | 0 | 4096 | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | NULL | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<21>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.D2 | 15952 | ? | 0 | 4096 | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | NULL | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<16> | IV_TRUE | U1/compt<17> | IV_TRUE | U1/compt<18> | IV_TRUE | U1/compt<19> | IV_TRUE | U1/compt<20> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.REG | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.D | 15950 | ? | 0 | 0 | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | NULL | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | 15953 | ? | 0 | 0 | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | NULL | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | chenillard_COPY_0_COPY_0 | 2181038081 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<22> | 15541 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<22>.Q | U1/compt<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<21> | 15540 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<21>.Q | U1/compt<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | 15571 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.SI | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<22> | 15541 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<22>.Q | U1/compt<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<12> | 15530 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<12>.Q | U1/compt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<13> | 15531 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<13>.Q | U1/compt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<14> | 15532 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<14>.Q | U1/compt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<15> | 15533 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<15>.Q | U1/compt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<16> | 15534 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<16>.Q | U1/compt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<17> | 15535 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<17>.Q | U1/compt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<18> | 15536 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<18>.Q | U1/compt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<19> | 15537 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<19>.Q | U1/compt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<20> | 15539 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<20>.Q | U1/compt<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<21> | 15540 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<21>.Q | U1/compt<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | 15561 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.Q | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.D1 | 15955 | ? | 0 | 4096 | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | NULL | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | U1/compt<22>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.D2 | 15956 | ? | 0 | 4096 | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | NULL | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_TRUE | U1/compt<12> | IV_TRUE | U1/compt<13> | IV_TRUE | U1/compt<14> | IV_TRUE | U1/compt<15> | IV_TRUE | U1/compt<16> | IV_TRUE | U1/compt<17> | IV_TRUE | U1/compt<18> | IV_TRUE | U1/compt<19> | IV_TRUE | U1/compt<20> | IV_TRUE | U1/compt<21> | IV_TRUE | U1/compt<7> | IV_TRUE | U1/compt<8> | IV_TRUE | U1/compt<9> | IV_TRUE | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM

SRFF_INSTANCE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.REG | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.D | 15954 | ? | 0 | 0 | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | NULL | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | 15957 | ? | 0 | 0 | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | NULL | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 32 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | 15572 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.SI | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 0 | 32 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.D1 | 15959 | ? | 0 | 4096 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | NULL | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.D2 | 15960 | ? | 0 | 4096 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | NULL | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 32 | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.REG | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.D | 15958 | ? | 0 | 0 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | NULL | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.Q | 15961 | ? | 0 | 0 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | NULL | NULL | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/temp_1_or0002/U2/temp_1_or0002_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 33 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/temp_1_or0002/U2/temp_1_or0002_D2.UIM | 15573 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_1_or0002/U2/temp_1_or0002_D2.Q | U2/temp_1_or0002/U2/temp_1_or0002_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/temp_1_or0002/U2/temp_1_or0002_D2.SI | U2/temp_1_or0002/U2/temp_1_or0002_D2 | 0 | 33 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/temp_1_or0002/U2/temp_1_or0002_D2.D1 | 15963 | ? | 0 | 4096 | U2/temp_1_or0002/U2/temp_1_or0002_D2 | NULL | NULL | U2/temp_1_or0002/U2/temp_1_or0002_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/temp_1_or0002/U2/temp_1_or0002_D2.D2 | 15964 | ? | 0 | 4096 | U2/temp_1_or0002/U2/temp_1_or0002_D2 | NULL | NULL | U2/temp_1_or0002/U2/temp_1_or0002_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 32 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 32 | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 33 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | U2/temp_1_or0002/U2/temp_1_or0002_D2.REG | U2/temp_1_or0002/U2/temp_1_or0002_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/temp_1_or0002/U2/temp_1_or0002_D2.D | 15962 | ? | 0 | 0 | U2/temp_1_or0002/U2/temp_1_or0002_D2 | NULL | NULL | U2/temp_1_or0002/U2/temp_1_or0002_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/temp_1_or0002/U2/temp_1_or0002_D2.Q | 15965 | ? | 0 | 0 | U2/temp_1_or0002/U2/temp_1_or0002_D2 | NULL | NULL | U2/temp_1_or0002/U2/temp_1_or0002_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | $OpTx$FX_DC$244 | chenillard_COPY_0_COPY_0 | 2181038081 | 33 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$244.UIM | 15574 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$244.Q | $OpTx$FX_DC$244 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$244.SI | $OpTx$FX_DC$244 | 0 | 33 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$244.D1 | 15967 | ? | 0 | 4096 | $OpTx$FX_DC$244 | NULL | NULL | $OpTx$FX_DC$244.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$244.D2 | 15968 | ? | 0 | 4096 | $OpTx$FX_DC$244 | NULL | NULL | $OpTx$FX_DC$244.SI | 2 | 9 | MC_SI_D2
SPPTERM | 33 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 33 | IV_FALSE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | $OpTx$FX_DC$244.REG | $OpTx$FX_DC$244 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$244.D | 15966 | ? | 0 | 0 | $OpTx$FX_DC$244 | NULL | NULL | $OpTx$FX_DC$244.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$244.Q | 15969 | ? | 0 | 0 | $OpTx$FX_DC$244 | NULL | NULL | $OpTx$FX_DC$244.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/temp_3_or0002/U2/temp_3_or0002_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 33 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/temp_3_or0002/U2/temp_3_or0002_D2.UIM | 15575 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_3_or0002/U2/temp_3_or0002_D2.Q | U2/temp_3_or0002/U2/temp_3_or0002_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/temp_3_or0002/U2/temp_3_or0002_D2.SI | U2/temp_3_or0002/U2/temp_3_or0002_D2 | 0 | 33 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/temp_3_or0002/U2/temp_3_or0002_D2.D1 | 15971 | ? | 0 | 4096 | U2/temp_3_or0002/U2/temp_3_or0002_D2 | NULL | NULL | U2/temp_3_or0002/U2/temp_3_or0002_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/temp_3_or0002/U2/temp_3_or0002_D2.D2 | 15972 | ? | 0 | 4096 | U2/temp_3_or0002/U2/temp_3_or0002_D2 | NULL | NULL | U2/temp_3_or0002/U2/temp_3_or0002_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 32 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 32 | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 33 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | U2/temp_3_or0002/U2/temp_3_or0002_D2.REG | U2/temp_3_or0002/U2/temp_3_or0002_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/temp_3_or0002/U2/temp_3_or0002_D2.D | 15970 | ? | 0 | 0 | U2/temp_3_or0002/U2/temp_3_or0002_D2 | NULL | NULL | U2/temp_3_or0002/U2/temp_3_or0002_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/temp_3_or0002/U2/temp_3_or0002_D2.Q | 15973 | ? | 0 | 0 | U2/temp_3_or0002/U2/temp_3_or0002_D2 | NULL | NULL | U2/temp_3_or0002/U2/temp_3_or0002_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/temp_4_or0002/U2/temp_4_or0002_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 33 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/temp_4_or0002/U2/temp_4_or0002_D2.UIM | 15576 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_4_or0002/U2/temp_4_or0002_D2.Q | U2/temp_4_or0002/U2/temp_4_or0002_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/temp_4_or0002/U2/temp_4_or0002_D2.SI | U2/temp_4_or0002/U2/temp_4_or0002_D2 | 0 | 33 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/temp_4_or0002/U2/temp_4_or0002_D2.D1 | 15975 | ? | 0 | 4096 | U2/temp_4_or0002/U2/temp_4_or0002_D2 | NULL | NULL | U2/temp_4_or0002/U2/temp_4_or0002_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/temp_4_or0002/U2/temp_4_or0002_D2.D2 | 15976 | ? | 0 | 4096 | U2/temp_4_or0002/U2/temp_4_or0002_D2 | NULL | NULL | U2/temp_4_or0002/U2/temp_4_or0002_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 32 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 32 | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 33 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | U2/temp_4_or0002/U2/temp_4_or0002_D2.REG | U2/temp_4_or0002/U2/temp_4_or0002_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/temp_4_or0002/U2/temp_4_or0002_D2.D | 15974 | ? | 0 | 0 | U2/temp_4_or0002/U2/temp_4_or0002_D2 | NULL | NULL | U2/temp_4_or0002/U2/temp_4_or0002_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/temp_4_or0002/U2/temp_4_or0002_D2.Q | 15977 | ? | 0 | 0 | U2/temp_4_or0002/U2/temp_4_or0002_D2 | NULL | NULL | U2/temp_4_or0002/U2/temp_4_or0002_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | $OpTx$FX_DC$247 | chenillard_COPY_0_COPY_0 | 2181038081 | 33 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$247.UIM | 15577 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$247.Q | $OpTx$FX_DC$247 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$247.SI | $OpTx$FX_DC$247 | 0 | 33 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$247.D1 | 15979 | ? | 0 | 4096 | $OpTx$FX_DC$247 | NULL | NULL | $OpTx$FX_DC$247.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$247.D2 | 15980 | ? | 0 | 4096 | $OpTx$FX_DC$247 | NULL | NULL | $OpTx$FX_DC$247.SI | 2 | 9 | MC_SI_D2
SPPTERM | 33 | IV_TRUE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 33 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | $OpTx$FX_DC$247.REG | $OpTx$FX_DC$247 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$247.D | 15978 | ? | 0 | 0 | $OpTx$FX_DC$247 | NULL | NULL | $OpTx$FX_DC$247.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$247.Q | 15981 | ? | 0 | 0 | $OpTx$FX_DC$247 | NULL | NULL | $OpTx$FX_DC$247.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/temp_6_or0002/U2/temp_6_or0002_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 33 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM | 15578 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.Q | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/temp_6_or0002/U2/temp_6_or0002_D2.SI | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 0 | 33 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | btn_entree_IBUF | 15476 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | NULL | btn_entree_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.D1 | 15983 | ? | 0 | 4096 | U2/temp_6_or0002/U2/temp_6_or0002_D2 | NULL | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.D2 | 15984 | ? | 0 | 4096 | U2/temp_6_or0002/U2/temp_6_or0002_D2 | NULL | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 32 | IV_FALSE | btn_entree_IBUF | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 32 | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>
SPPTERM | 33 | IV_TRUE | btn_entree_IBUF | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | U2/temp_6_or0002/U2/temp_6_or0002_D2.REG | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.D | 15982 | ? | 0 | 0 | U2/temp_6_or0002/U2/temp_6_or0002_D2 | NULL | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/temp_6_or0002/U2/temp_6_or0002_D2.Q | 15985 | ? | 0 | 0 | U2/temp_6_or0002/U2/temp_6_or0002_D2 | NULL | NULL | U2/temp_6_or0002/U2/temp_6_or0002_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 32 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | 15579 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.SI | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 0 | 32 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<31> | 15526 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<31>.Q | U2/i<31> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.D1 | 15987 | ? | 0 | 4096 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | NULL | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.D2 | 15988 | ? | 0 | 4096 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | NULL | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 32 | IV_TRUE | U2/i<0> | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/i<1> | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/i<2> | IV_FALSE | U2/i<30> | IV_FALSE | U2/i<3> | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_FALSE | U2/i<31>

SRFF_INSTANCE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.REG | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.D | 15986 | ? | 0 | 0 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | NULL | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.Q | 15989 | ? | 0 | 0 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | NULL | NULL | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.SI | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.D1 | 15991 | ? | 0 | 4096 | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | NULL | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.D2 | 15992 | ? | 0 | 4096 | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | NULL | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | U2/i<4> | IV_TRUE | U2/i<5> | IV_TRUE | U2/i<6> | IV_TRUE | U2/i<7> | IV_TRUE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM

SRFF_INSTANCE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.REG | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.D | 15990 | ? | 0 | 0 | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | NULL | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | 15993 | ? | 0 | 0 | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | NULL | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | 15581 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.SI | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.D1 | 15995 | ? | 0 | 4096 | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | NULL | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.D2 | 15996 | ? | 0 | 4096 | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | NULL | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | U2/i<0> | IV_TRUE | U2/i<1> | IV_TRUE | U2/i<2> | IV_TRUE | U2/i<3>

SRFF_INSTANCE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.REG | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.D | 15994 | ? | 0 | 0 | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | NULL | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.Q | 15997 | ? | 0 | 0 | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | NULL | NULL | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | 15583 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | 15582 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.SI | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | 15583 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.D1 | 15999 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.D2 | 16000 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<8> | IV_FALSE | U2/i<9> | IV_TRUE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.REG | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.D | 15998 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | 16001 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | 15584 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | 15583 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.SI | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<6> | 15522 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<6>.Q | U2/i<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<7> | 15523 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<7>.Q | U2/i<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | 15584 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.D1 | 16003 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.D2 | 16004 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<6> | IV_FALSE | U2/i<7> | IV_TRUE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.REG | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.D | 16002 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.Q | 16005 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | 15585 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | 15584 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.SI | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<4> | 15520 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<4>.Q | U2/i<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<5> | 15521 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<5>.Q | U2/i<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | 15585 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.D1 | 16007 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.D2 | 16008 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<4> | IV_FALSE | U2/i<5> | IV_TRUE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.REG | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.D | 16006 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.Q | 16009 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | 15585 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.SI | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<0> | 15495 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<0>.Q | U2/i<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<1> | 15506 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<1>.Q | U2/i<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<2> | 15517 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<2>.Q | U2/i<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<3> | 15519 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<3>.Q | U2/i<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.D1 | 16011 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.D2 | 16012 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | U2/i<0> | IV_FALSE | U2/i<1> | IV_FALSE | U2/i<2> | IV_FALSE | U2/i<3>

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.REG | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.D | 16010 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.Q | 16013 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.SI | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<8> | 15524 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<8>.Q | U2/i<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<9> | 15525 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<9>.Q | U2/i<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | 15580 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.Q | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.D1 | 16015 | ? | 0 | 4096 | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | NULL | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.D2 | 16016 | ? | 0 | 4096 | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | NULL | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | U2/i<10> | IV_TRUE | U2/i<11> | IV_TRUE | U2/i<8> | IV_TRUE | U2/i<9> | IV_TRUE | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM

SRFF_INSTANCE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.REG | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.D | 16014 | ? | 0 | 0 | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | NULL | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | 16017 | ? | 0 | 0 | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | NULL | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | 15582 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | 15587 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.SI | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<10> | 15496 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<10>.Q | U2/i<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<11> | 15497 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<11>.Q | U2/i<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | 15582 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.Q | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.D1 | 16019 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.D2 | 16020 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<10> | IV_FALSE | U2/i<11> | IV_TRUE | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.REG | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.D | 16018 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | 16021 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | 15587 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | 15588 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.SI | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | 15587 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.Q | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.D1 | 16023 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.D2 | 16024 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<12> | IV_FALSE | U2/i<13> | IV_TRUE | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.REG | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.D | 16022 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | 16025 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.SI | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<12> | 15498 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<12>.Q | U2/i<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<13> | 15499 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<13>.Q | U2/i<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | 15586 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.Q | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.D1 | 16027 | ? | 0 | 4096 | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | NULL | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.D2 | 16028 | ? | 0 | 4096 | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | NULL | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | U2/i<12> | IV_TRUE | U2/i<13> | IV_TRUE | U2/i<14> | IV_TRUE | U2/i<15> | IV_TRUE | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM

SRFF_INSTANCE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.REG | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.D | 16026 | ? | 0 | 0 | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | NULL | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | 16029 | ? | 0 | 0 | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | NULL | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | 15588 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | 15590 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.SI | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<14> | 15500 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<14>.Q | U2/i<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<15> | 15501 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<15>.Q | U2/i<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | 15588 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.Q | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.D1 | 16031 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.D2 | 16032 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<14> | IV_FALSE | U2/i<15> | IV_TRUE | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.REG | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.D | 16030 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | 16033 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | 15590 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | 15591 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.SI | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | 15590 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.Q | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.D1 | 16035 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.D2 | 16036 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<16> | IV_FALSE | U2/i<17> | IV_TRUE | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.REG | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.D | 16034 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | 16037 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.SI | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<16> | 15502 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<16>.Q | U2/i<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<17> | 15503 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<17>.Q | U2/i<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | 15589 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.Q | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.D1 | 16039 | ? | 0 | 4096 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | NULL | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.D2 | 16040 | ? | 0 | 4096 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | NULL | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | U2/i<16> | IV_TRUE | U2/i<17> | IV_TRUE | U2/i<18> | IV_TRUE | U2/i<19> | IV_TRUE | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM

SRFF_INSTANCE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.REG | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.D | 16038 | ? | 0 | 0 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | NULL | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | 16041 | ? | 0 | 0 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | NULL | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | 15591 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | 15593 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.SI | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<18> | 15504 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<18>.Q | U2/i<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<19> | 15505 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<19>.Q | U2/i<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | 15591 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.Q | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.D1 | 16043 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.D2 | 16044 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<18> | IV_FALSE | U2/i<19> | IV_TRUE | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.REG | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.D | 16042 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | 16045 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | 15593 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | 15594 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.SI | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | 15593 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.Q | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.D1 | 16047 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.D2 | 16048 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<20> | IV_FALSE | U2/i<21> | IV_TRUE | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.REG | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.D | 16046 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | 16049 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.SI | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<20> | 15507 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<20>.Q | U2/i<20> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<21> | 15508 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<21>.Q | U2/i<21> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | 15592 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.Q | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.D1 | 16051 | ? | 0 | 4096 | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | NULL | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.D2 | 16052 | ? | 0 | 4096 | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | NULL | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | U2/i<20> | IV_TRUE | U2/i<21> | IV_TRUE | U2/i<22> | IV_TRUE | U2/i<23> | IV_TRUE | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM

SRFF_INSTANCE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.REG | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.D | 16050 | ? | 0 | 0 | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | NULL | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | 16053 | ? | 0 | 0 | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | NULL | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | 15594 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | 15596 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.SI | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<22> | 15509 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<22>.Q | U2/i<22> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<23> | 15510 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<23>.Q | U2/i<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | 15594 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.Q | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.D1 | 16055 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.D2 | 16056 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<22> | IV_FALSE | U2/i<23> | IV_TRUE | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.REG | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.D | 16054 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | 16057 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | 15596 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | 15597 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.SI | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | 15596 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.Q | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.D1 | 16059 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.D2 | 16060 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<24> | IV_FALSE | U2/i<25> | IV_TRUE | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.REG | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.D | 16058 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | 16061 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.SI | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<24> | 15511 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<24>.Q | U2/i<24> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<25> | 15512 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<25>.Q | U2/i<25> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | 15595 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.Q | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.D1 | 16063 | ? | 0 | 4096 | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | NULL | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.D2 | 16064 | ? | 0 | 4096 | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | NULL | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | U2/i<24> | IV_TRUE | U2/i<25> | IV_TRUE | U2/i<26> | IV_TRUE | U2/i<27> | IV_TRUE | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM

SRFF_INSTANCE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.REG | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.D | 16062 | ? | 0 | 0 | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | NULL | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | 16065 | ? | 0 | 0 | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | NULL | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | 15597 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | 15599 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.SI | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<26> | 15513 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<26>.Q | U2/i<26> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<27> | 15514 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<27>.Q | U2/i<27> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | 15597 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.Q | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.D1 | 16067 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.D2 | 16068 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<26> | IV_FALSE | U2/i<27> | IV_TRUE | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.REG | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.D | 16066 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | 16069 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM | 15600 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.Q | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.SI | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<30> | 15518 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<30>.Q | U2/i<30> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | 15598 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.Q | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.D1 | 16071 | ? | 0 | 4096 | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | NULL | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.D2 | 16072 | ? | 0 | 4096 | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | NULL | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | U2/i<28> | IV_TRUE | U2/i<29> | IV_TRUE | U2/i<30> | IV_TRUE | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM

SRFF_INSTANCE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.REG | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.D | 16070 | ? | 0 | 0 | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | NULL | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.Q | 16073 | ? | 0 | 0 | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | NULL | NULL | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | chenillard_COPY_0_COPY_0 | 2181038081 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | 15599 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM | 15601 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.Q | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.SI | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<28> | 15515 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<28>.Q | U2/i<28> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/i<29> | 15516 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/i<29>.Q | U2/i<29> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | 15599 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.Q | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.D1 | 16075 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.D2 | 16076 | ? | 0 | 4096 | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | U2/i<28> | IV_FALSE | U2/i<29> | IV_TRUE | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM

SRFF_INSTANCE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.REG | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.D | 16074 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.Q | 16077 | ? | 0 | 0 | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | NULL | NULL | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | LowPow+SoftPfbk | clk_sortie/clk_sortie_CE | chenillard_COPY_0_COPY_0 | 2181038081 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<23> | 15550 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<23>.Q | U1/compt<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | 15560 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | 15562 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | 15563 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | 15564 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | 15565 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | 15566 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | 15567 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | 15568 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | 15569 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | 15570 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | 15571 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_sortie/clk_sortie_CE.UIM | 15602 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | clk_sortie/clk_sortie_CE.Q | clk_sortie/clk_sortie_CE | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_sortie/clk_sortie_CE.SI | clk_sortie/clk_sortie_CE | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<10> | 15528 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<10>.Q | U1/compt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<11> | 15529 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<11>.Q | U1/compt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<5> | 15545 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<5>.Q | U1/compt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<6> | 15546 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<6>.Q | U1/compt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<7> | 15547 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<7>.Q | U1/compt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<8> | 15548 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<8>.Q | U1/compt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<9> | 15549 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<9>.Q | U1/compt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt<23> | 15550 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt<23>.Q | U1/compt<23> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | 15559 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.Q | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | 15560 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.Q | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | 15562 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.Q | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | 15563 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.Q | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | 15564 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.Q | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | 15565 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.Q | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | 15566 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.Q | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | 15567 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.Q | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | 15568 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.Q | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | 15569 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.Q | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | 15570 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.Q | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | 15571 | ? | 0 | 0 | chenillard_COPY_0_COPY_0 | NULL | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.Q | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_sortie/clk_sortie_CE.D1 | 16079 | ? | 0 | 4096 | clk_sortie/clk_sortie_CE | NULL | NULL | clk_sortie/clk_sortie_CE.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_sortie/clk_sortie_CE.D2 | 16080 | ? | 0 | 4096 | clk_sortie/clk_sortie_CE | NULL | NULL | clk_sortie/clk_sortie_CE.SI | 2 | 9 | MC_SI_D2
SPPTERM | 20 | IV_TRUE | U1/compt<10> | IV_TRUE | U1/compt<11> | IV_FALSE | U1/compt<5> | IV_FALSE | U1/compt<6> | IV_FALSE | U1/compt<7> | IV_FALSE | U1/compt<8> | IV_FALSE | U1/compt<9> | IV_TRUE | U1/compt<23> | IV_TRUE | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | IV_TRUE | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | IV_TRUE | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | IV_FALSE | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | IV_TRUE | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | IV_FALSE | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | IV_TRUE | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | IV_TRUE | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | IV_TRUE | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | IV_TRUE | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | IV_TRUE | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | IV_FALSE | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM

SRFF_INSTANCE | clk_sortie/clk_sortie_CE.REG | clk_sortie/clk_sortie_CE | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_sortie/clk_sortie_CE.D | 16078 | ? | 0 | 0 | clk_sortie/clk_sortie_CE | NULL | NULL | clk_sortie/clk_sortie_CE.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_sortie/clk_sortie_CE.Q | 16081 | ? | 0 | 0 | clk_sortie/clk_sortie_CE | NULL | NULL | clk_sortie/clk_sortie_CE.REG | 0 | 8 | SRFF_Q

FB_INSTANCE | FOOBAR1_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | led_sortie_3_OBUF | 1 | NULL | 0 | led_sortie<3> | 1 | F1 | 49152
FBPIN | 9 | led_sortie_4_OBUF | 1 | NULL | 0 | led_sortie<4> | 1 | H2 | 49152
FBPIN | 12 | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2 | 1 | NULL | 0 | NULL | 0 | J2 | 49152
FBPIN | 13 | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2 | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2 | 1 | NULL | 0 | NULL | 0 | J3 | 49152
FBPIN | 15 | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2 | 1 | NULL | 0 | NULL | 0 | J4 | 49152
FBPIN | 16 | U2/i<14> | 1 | NULL | 0 | NULL | 0 | M1 | 49152
FBPIN | 17 | U2/i<10> | 1 | clk_entree_IBUF | 1 | NULL | 0 | K2 | 57344
FBPIN | 18 | U2/i<11> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | led_sortie_7_OBUF | 1 | NULL | 0 | led_sortie<7> | 1 | C1 | 49152
FBPIN | 10 | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2 | 1 | NULL | 0 | NULL | 0 | D2 | 49152
FBPIN | 11 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2 | 1 | NULL | 0 | NULL | 0 | E4 | 49152
FBPIN | 12 | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2 | 1 | NULL | 0 | NULL | 0 | E3 | 49152
FBPIN | 13 | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2 | 1 | NULL | 0 | NULL | 0 | E1 | 49152
FBPIN | 14 | U2/i<18> | 1 | NULL | 0 | NULL | 0 | E2 | 49152
FBPIN | 15 | U2/i<13> | 1 | NULL | 0 | NULL | 0 | F4 | 49152
FBPIN | 16 | U2/i<19> | 1 | NULL | 0 | NULL | 0 | F3 | 49152
FBPIN | 17 | U2/i<15> | 1 | NULL | 0 | NULL | 0 | F2 | 49152
FBPIN | 18 | U2/i<12> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | clk_sortie/clk_sortie_CE | 1 | NULL | 0 | NULL | 0 | M3 | 49152
FBPIN | 2 | clk_sortie | 1 | NULL | 0 | NULL | 0 | L1 | 57344
FBPIN | 3 | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D | 1 | NULL | 0 | NULL | 0 | K4 | 49152
FBPIN | 4 | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D | 1 | NULL | 0 | NULL | 0 | N4 | 49152
FBPIN | 5 | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D | 1 | NULL | 0 | NULL | 0 | L2 | 49152
FBPIN | 6 | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D | 1 | NULL | 0 | NULL | 0 | L3 | 49152
FBPIN | 7 | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D | 1 | NULL | 0 | NULL | 0 | L5 | 49152
FBPIN | 8 | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D | 1 | NULL | 0 | NULL | 0 | N2 | 57344
FBPIN | 9 | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D | 1 | NULL | 0 | NULL | 0 | N3 | 49152
FBPIN | 10 | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D | 1 | NULL | 0 | NULL | 0 | N5 | 49152
FBPIN | 11 | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D | 1 | NULL | 0 | NULL | 0 | M4 | 49152
FBPIN | 12 | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D | 1 | NULL | 0 | NULL | 0 | K5 | 49152
FBPIN | 13 | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | U1/compt<6> | 1 | NULL | 0 | NULL | 0 | K6 | 49152
FBPIN | 15 | U1/compt<5> | 1 | NULL | 0 | NULL | 0 | L6 | 49152
FBPIN | 16 | U1/compt<23> | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | U1/compt<11> | 1 | NULL | 0 | NULL | 0 | M6 | 49152
FBPIN | 18 | U1/compt<10> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2 | 1 | NULL | 0 | NULL | 0 | C9 | 49152
FBPIN | 2 | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2 | 1 | NULL | 0 | NULL | 0 | A7 | 49152
FBPIN | 3 | U2/i<9> | 1 | NULL | 0 | NULL | 0 | A5 | 49152
FBPIN | 4 | U2/i<6> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | U2/i<5> | 1 | btn_entree_IBUF | 1 | NULL | 0 | D7 | 49152
FBPIN | 6 | U2/i<29> | 1 | NULL | 0 | NULL | 0 | A6 | 49152
FBPIN | 7 | U2/i<25> | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | U2/i<21> | 1 | NULL | 0 | NULL | 0 | B6 | 49152
FBPIN | 9 | U2/i<17> | 1 | NULL | 0 | NULL | 0 | C6 | 49152
FBPIN | 10 | U2/i<8> | 1 | NULL | 0 | NULL | 0 | C5 | 49152
FBPIN | 11 | U2/i<7> | 1 | NULL | 0 | NULL | 0 | D6 | 49152
FBPIN | 12 | U2/i<4> | 1 | NULL | 0 | NULL | 0 | B5 | 49152
FBPIN | 13 | U2/i<31> | 1 | NULL | 0 | NULL | 0 | A4 | 49152
FBPIN | 14 | U2/i<30> | 1 | NULL | 0 | NULL | 0 | D5 | 49152
FBPIN | 15 | U2/i<28> | 1 | NULL | 0 | NULL | 0 | B4 | 49152
FBPIN | 16 | U2/i<24> | 1 | NULL | 0 | NULL | 0 | C4 | 49152
FBPIN | 17 | U2/i<20> | 1 | NULL | 0 | NULL | 0 | A3 | 49152
FBPIN | 18 | U2/i<16> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR5_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | U1/compt<9> | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | U1/compt<8> | 1 | NULL | 0 | NULL | 0 | N6 | 49152
FBPIN | 3 | U1/compt<21> | 1 | NULL | 0 | NULL | 0 | L8 | 49152
FBPIN | 4 | U1/compt<20> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | U1/compt<19> | 1 | NULL | 0 | NULL | 0 | M7 | 49152
FBPIN | 6 | U1/compt<18> | 1 | NULL | 0 | NULL | 0 | N7 | 49152
FBPIN | 7 | U1/compt<17> | 1 | NULL | 0 | NULL | 0 | M10 | 49152
FBPIN | 8 | U1/compt<15> | 1 | NULL | 0 | NULL | 0 | K7 | 49152
FBPIN | 9 | U1/compt<13> | 1 | NULL | 0 | NULL | 0 | N8 | 49152
FBPIN | 10 | U1/compt<12> | 1 | NULL | 0 | NULL | 0 | N11 | 49152
FBPIN | 11 | U1/compt<0> | 1 | NULL | 0 | NULL | 0 | M8 | 49152
FBPIN | 12 | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2 | 1 | NULL | 0 | NULL | 0 | K8 | 49152
FBPIN | 13 | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2 | 1 | NULL | 0 | NULL | 0 | L11 | 49152
FBPIN | 14 | U1/compt<7> | 1 | NULL | 0 | NULL | 0 | N9 | 49152
FBPIN | 15 | U1/compt<4> | 1 | NULL | 0 | NULL | 0 | K9 | 49152
FBPIN | 16 | U1/compt<3> | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | U1/compt<2> | 1 | NULL | 0 | NULL | 0 | M11 | 49152
FBPIN | 18 | U1/compt<1> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR6_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2 | 1 | NULL | 0 | NULL | 0 | B9 | 49152
FBPIN | 12 | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2 | 1 | NULL | 0 | NULL | 0 | A9 | 49152
FBPIN | 13 | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2 | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2 | 1 | NULL | 0 | NULL | 0 | D8 | 49152
FBPIN | 15 | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2 | 1 | NULL | 0 | NULL | 0 | A8 | 49152
FBPIN | 16 | U1/compt<22> | 1 | NULL | 0 | NULL | 0 | D9 | 49152
FBPIN | 17 | U1/compt<16> | 1 | NULL | 0 | NULL | 0 | B7 | 49152
FBPIN | 18 | U1/compt<14> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR7_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2 | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2 | 1 | NULL | 0 | NULL | 0 | N12 | 49152
FBPIN | 3 | led_sortie_5_OBUF | 1 | NULL | 0 | led_sortie<5> | 1 | L12 | 49152
FBPIN | 4 | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2 | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2 | 1 | NULL | 0 | NULL | 0 | M13 | 49152
FBPIN | 6 | U2/i<0> | 1 | NULL | 0 | NULL | 0 | L13 | 49152
FBPIN | 7 | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2 | 1 | NULL | 0 | NULL | 0 | K10 | 49152
FBPIN | 8 | led_sortie_1_OBUF | 1 | NULL | 0 | led_sortie<1> | 1 | K11 | 49152
FBPIN | 9 | $OpTx$FX_DC$247 | 1 | NULL | 0 | NULL | 0 | K13 | 49152
FBPIN | 10 | $OpTx$FX_DC$244 | 1 | NULL | 0 | NULL | 0 | K12 | 49152
FBPIN | 11 | U2/temp_6_or0002/U2/temp_6_or0002_D2 | 1 | NULL | 0 | NULL | 0 | J11 | 49152
FBPIN | 12 | U2/temp_4_or0002/U2/temp_4_or0002_D2 | 1 | NULL | 0 | NULL | 0 | H10 | 49152
FBPIN | 13 | led_sortie_6_OBUF | 1 | NULL | 0 | led_sortie<6> | 1 | J10 | 49152
FBPIN | 14 | U2/temp_3_or0002/U2/temp_3_or0002_D2 | 1 | NULL | 0 | NULL | 0 | H11 | 49152
FBPIN | 15 | U2/temp_1_or0002/U2/temp_1_or0002_D2 | 1 | NULL | 0 | NULL | 0 | H12 | 49152
FBPIN | 16 | U2/i<2> | 1 | NULL | 0 | NULL | 0 | J12 | 49152
FBPIN | 17 | U2/i<1> | 1 | NULL | 0 | NULL | 0 | H13 | 49152
FBPIN | 18 | U2/i<3> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR8_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | led_sortie_0_OBUF | 1 | NULL | 0 | led_sortie<0> | 1 | F11 | 49152
FBPIN | 10 | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2 | 1 | NULL | 0 | NULL | 0 | D13 | 49152
FBPIN | 11 | led_sortie_2_OBUF | 1 | NULL | 0 | led_sortie<2> | 1 | E12 | 49152
FBPIN | 12 | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2 | 1 | NULL | 0 | NULL | 0 | E10 | 49152
FBPIN | 13 | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2 | 1 | NULL | 0 | NULL | 0 | D11 | 49152
FBPIN | 14 | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2 | 1 | NULL | 0 | NULL | 0 | D12 | 49152
FBPIN | 15 | U2/i<26> | 1 | NULL | 0 | NULL | 0 | C13 | 49152
FBPIN | 16 | U2/i<22> | 1 | NULL | 0 | NULL | 0 | B13 | 49152
FBPIN | 17 | U2/i<27> | 1 | NULL | 0 | NULL | 0 | C12 | 49152
FBPIN | 18 | U2/i<23> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | INPUTPINS_FOOBAR9_ | chenillard_COPY_0_COPY_0 | 0 | 0 | 0

BUSINFO | LED_SORTIE<7:0> | 8 | 0 | 1 | led_sortie<0> | 7 | led_sortie<1> | 6 | led_sortie<2> | 5 | led_sortie<3> | 4 | led_sortie<4> | 3 | led_sortie<5> | 2 | led_sortie<6> | 1 | led_sortie<7> | 0

FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | btn_entree | D7 | 1 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | NULL | 2 | U2/i<9> | NULL | 3 | U2/i<6> | NULL | 4 | U2/i<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | U2/i<29> | NULL | 6 | U2/i<25> | NULL | 7 | U2/i<21> | NULL | 8 | led_sortie_4_OBUF.UIM | NULL | 9 | U2/i<8> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | U2/i<7> | NULL | 11 | U2/i<4> | NULL | 12 | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | NULL | 13 | U2/i<18> | NULL | 14 | U2/i<13> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | U2/i<14> | NULL | 16 | U2/i<27> | NULL | 17 | U2/i<11> | NULL | 21 | U2/i<23> | NULL | 22 | led_sortie_3_OBUF.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 26 | U2/i<16> | NULL | 27 | clk_sortie | NULL | 28 | U2/i<3> | NULL | 29 | U2/i<1> | NULL | 30 | U2/i<22> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 31 | U2/i<28> | NULL | 33 | U2/i<2> | NULL | 35 | U2/i<0> | NULL | 37 | U2/i<20> | NULL | 38 | U2/i<17> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 39 | U2/i<26> | NULL | 40 | U2/i<12> | NULL | 41 | U2/i<30> | NULL | 42 | U2/temp_3_or0002/U2/temp_3_or0002_D2.UIM | NULL | 45 | U2/i<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 46 | U2/i<15> | NULL | 47 | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | NULL | 48 | U2/Msub_i_addsub0000__or0008/U2/Msub_i_addsub0000__or0008_D2.UIM | NULL | 49 | U2/i<31> | NULL | 50 | U2/i<24> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 51 | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | NULL | 52 | U2/i<19> | NULL | 53 | U2/temp_4_or0002/U2/temp_4_or0002_D2.UIM | NULL

FB_IMUX_INDEX | FOOBAR1_ | 144 | 109 | 56 | 57 | 58 | 59 | 60 | 61 | 8 | 63 | 64 | 65 | 12 | 31 | 32 | 15 | 142 | 17 | -1 | -1 | -1 | 143 | 1 | -1 | -1 | -1 | 71 | 37 | 125 | 124 | 141 | 68 | -1 | 123 | -1 | 113 | -1 | 70 | 62 | 140 | 35 | 67 | 121 | -1 | -1 | 16 | 34 | 30 | 104 | 66 | 69 | 111 | 33 | 119


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | NULL | 1 | clk_sortie | NULL | 3 | led_sortie_7_OBUF.UIM | NULL | 5 | U2/i<0> | NULL | 7 | U2/i<21> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 8 | U2/i<17> | NULL | 10 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | NULL | 11 | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | NULL | 12 | U2/i<31> | NULL | 13 | U2/i<18> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 14 | U2/Msub_i_addsub0000__or0010/U2/Msub_i_addsub0000__or0010_D2.UIM | NULL | 15 | U2/i<19> | NULL | 16 | U2/i<10> | NULL | 17 | U2/i<3> | NULL | 19 | U2/i<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 20 | U2/i<12> | NULL | 21 | U2/i<23> | NULL | 26 | U2/i<16> | NULL | 28 | btn_entree | D7 | 29 | U2/i<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 30 | U2/i<22> | NULL | 31 | U2/i<28> | NULL | 32 | U2/i<13> | NULL | 33 | U2/i<9> | NULL | 34 | U2/i<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 35 | U2/i<25> | NULL | 36 | U2/i<8> | NULL | 37 | U2/i<20> | NULL | 38 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | NULL | 39 | U2/i<26> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 40 | U2/i<5> | NULL | 41 | U2/i<30> | NULL | 42 | U2/i<6> | NULL | 43 | U2/i<24> | NULL | 44 | U2/i<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 45 | U2/Msub_i_addsub0000__or0012/U2/Msub_i_addsub0000__or0012_D2.UIM | NULL | 46 | U2/i<15> | NULL | 47 | U2/i<27> | NULL | 48 | U2/i<29> | NULL | 49 | U2/Msub_i_addsub0000__or0016/U2/Msub_i_addsub0000__or0016_D2.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 50 | U2/i<14> | NULL | 52 | U2/i_Madd__add0000__and0010/U2/i_Madd__add0000__and0010_D2.UIM | NULL | 53 | U2/i<4> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 108 | 37 | -1 | 21 | -1 | 113 | -1 | 61 | 62 | -1 | 28 | 11 | 66 | 31 | 14 | 33 | 16 | 125 | -1 | 123 | 35 | 143 | -1 | -1 | -1 | -1 | 71 | -1 | 144 | 124 | 141 | 68 | 32 | 56 | 17 | 60 | 63 | 70 | 109 | 140 | 58 | 67 | 57 | 69 | 64 | 30 | 34 | 142 | 59 | 103 | 15 | -1 | 12 | 65


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | clk_sortie/clk_sortie_CE.UIM | NULL | 1 | U1/compt<8> | NULL | 2 | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | NULL | 3 | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | NULL | 4 | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | NULL | 6 | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | NULL | 7 | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | NULL | 8 | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | NULL | 9 | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | NULL | 11 | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | NULL | 12 | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | NULL | 13 | U1/compt<6> | NULL | 14 | U1/compt<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 15 | U1/compt<23> | NULL | 16 | U1/compt<16> | NULL | 17 | U1/compt<10> | NULL | 29 | U1/compt<19> | NULL | 30 | U1/compt<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 31 | U1/compt<13> | NULL | 35 | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | NULL | 37 | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | NULL | 38 | U1/compt<22> | NULL | 39 | U1/compt<21> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 40 | U1/compt<11> | NULL | 45 | U1/compt<14> | NULL | 47 | U1/compt<9> | NULL | 48 | U1/compt<15> | NULL | 50 | U1/compt<17> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 51 | U1/compt<18> | NULL | 52 | U1/compt<20> | NULL | 53 | U1/compt<7> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 36 | 73 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 106 | 53 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 76 | 81 | 80 | -1 | -1 | -1 | 83 | -1 | 84 | 105 | 74 | 52 | -1 | -1 | -1 | -1 | 107 | -1 | 72 | 79 | -1 | 78 | 77 | 75 | 85


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | NULL | 1 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | NULL | 2 | U2/i<9> | NULL | 3 | U2/i<6> | NULL | 4 | U2/i<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 5 | U2/i<29> | NULL | 6 | U2/Msub_i_addsub0000__or0002/U2/Msub_i_addsub0000__or0002_D2.UIM | NULL | 8 | U2/i<17> | NULL | 9 | U2/i<8> | NULL | 10 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 11 | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | NULL | 12 | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | NULL | 13 | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | NULL | 15 | U2/i<24> | NULL | 16 | U2/i<20> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 17 | U2/i<16> | NULL | 22 | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | NULL | 23 | U2/Msub_i_addsub0000__or0028/U2/Msub_i_addsub0000__or0028_D2.UIM | NULL | 25 | U2/i<7> | NULL | 27 | clk_sortie | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 28 | btn_entree | D7 | 31 | U2/i<28> | NULL | 34 | U2/i<21> | NULL | 35 | U2/i<25> | NULL | 38 | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 39 | U2/Msub_i_addsub0000__or0004/U2/Msub_i_addsub0000__or0004_D2.UIM | NULL | 40 | U2/i_Madd__add0000__and0029/U2/i_Madd__add0000__and0029_D2.UIM | NULL | 41 | U2/i_Madd__add0000__and0014/U2/i_Madd__add0000__and0014_D2.UIM | NULL | 43 | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | NULL | 44 | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 45 | U2/i<30> | NULL | 49 | U2/i<31> | NULL | 50 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | NULL | 51 | U2/i_Madd__add0000__and0006/U2/i_Madd__add0000__and0006_D2.UIM | NULL | 53 | U2/i<4> | NULL

FB_IMUX_INDEX | FOOBAR4_ | 54 | 109 | 56 | 57 | 58 | 59 | 114 | -1 | 62 | 63 | 28 | 29 | 138 | 13 | -1 | 69 | 70 | 71 | -1 | -1 | -1 | -1 | 112 | 100 | -1 | 64 | -1 | 37 | 144 | -1 | -1 | 68 | -1 | -1 | 61 | 60 | -1 | -1 | 27 | 55 | 135 | 11 | -1 | 139 | 137 | 67 | -1 | -1 | -1 | 66 | 108 | 111 | -1 | 65


FB_ORDER_OF_INPUTS | FOOBAR5_ | 1 | U1/compt<8> | NULL | 10 | U1/compt<0> | NULL | 11 | U1/Madd_compt_addsub0000__and0005/U1/Madd_compt_addsub0000__and0005_D2.UIM | NULL | 12 | U1/Madd_compt_addsub0000__and0003/U1/Madd_compt_addsub0000__and0003_D2.UIM | NULL | 13 | U1/compt<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 14 | U1/compt<4> | NULL | 15 | U1/compt<3> | NULL | 16 | U1/compt<2> | NULL | 17 | U1/compt<1> | NULL | 24 | U1/compt_addsub0000<12>/U1/compt_addsub0000<12>_D.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 26 | U1/compt<6> | NULL | 33 | U1/compt_addsub0000<18>/U1/compt_addsub0000<18>_D.UIM | NULL | 37 | U1/compt_addsub0000<19>/U1/compt_addsub0000<19>_D.UIM | NULL | 38 | U1/compt_addsub0000<21>/U1/compt_addsub0000<21>_D.UIM | NULL | 42 | U1/compt<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 44 | clk_sortie/clk_sortie_CE.UIM | NULL | 47 | U1/compt_addsub0000<15>/U1/compt_addsub0000<15>_D.UIM | NULL | 48 | U1/compt_addsub0000<13>/U1/compt_addsub0000<13>_D.UIM | NULL | 49 | U1/compt_addsub0000<17>/U1/compt_addsub0000<17>_D.UIM | NULL | 51 | U1/compt_addsub0000<20>/U1/compt_addsub0000<20>_D.UIM | NULL

FB_IMUX_INDEX | FOOBAR5_ | -1 | 73 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | -1 | -1 | -1 | -1 | -1 | -1 | 48 | -1 | 49 | -1 | -1 | -1 | -1 | -1 | -1 | 42 | -1 | -1 | -1 | 41 | 39 | -1 | -1 | -1 | 50 | -1 | 36 | -1 | -1 | 45 | 47 | 43 | -1 | 40 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR6_ | 5 | U2/i<29> | NULL | 6 | U2/i<25> | NULL | 7 | U2/i<21> | NULL | 13 | U2/Msub_i_addsub0000__or0022/U2/Msub_i_addsub0000__or0022_D2.UIM | NULL | 14 | U2/i<28> | NULL
FB_ORDER_OF_INPUTS | FOOBAR6_ | 15 | U2/i<24> | NULL | 26 | U2/i<16> | NULL | 31 | U1/compt_addsub0000<16>/U1/compt_addsub0000<16>_D.UIM | NULL | 32 | U2/Msub_i_addsub0000__or0026/U2/Msub_i_addsub0000__or0026_D2.UIM | NULL | 33 | U2/i<9> | NULL
FB_ORDER_OF_INPUTS | FOOBAR6_ | 36 | U2/i<8> | NULL | 37 | U2/i<20> | NULL | 38 | U2/i<17> | NULL | 39 | U1/compt_addsub0000<22>/U1/compt_addsub0000<22>_D.UIM | NULL | 41 | U1/compt_addsub0000<14>/U1/compt_addsub0000<14>_D.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR6_ | 43 | U2/Msub_i_addsub0000__or0018/U2/Msub_i_addsub0000__or0018_D2.UIM | NULL | 48 | U2/Msub_i_addsub0000__or0014/U2/Msub_i_addsub0000__or0014_D2.UIM | NULL | 52 | U2/Msub_i_addsub0000__or0006/U2/Msub_i_addsub0000__or0006_D2.UIM | NULL

FB_IMUX_INDEX | FOOBAR6_ | -1 | -1 | -1 | -1 | -1 | 59 | 60 | 61 | -1 | -1 | -1 | -1 | -1 | 139 | 68 | 69 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 71 | -1 | -1 | -1 | -1 | 44 | 138 | 56 | -1 | -1 | 63 | 70 | 62 | 38 | -1 | 46 | -1 | 29 | -1 | -1 | -1 | -1 | 13 | -1 | -1 | -1 | 54 | -1


FB_ORDER_OF_INPUTS | FOOBAR7_ | 0 | U2/temp_0_cmp_eq0001/U2/temp_0_cmp_eq0001_D2.UIM | NULL | 1 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | NULL | 2 | U2/i<9> | NULL | 3 | U2/i<6> | NULL | 4 | U2/i<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 5 | U2/i<29> | NULL | 6 | U2/i<25> | NULL | 7 | led_sortie_1_OBUF.UIM | NULL | 8 | $OpTx$FX_DC$247.UIM | NULL | 9 | U2/i<8> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 10 | U2/temp_6_or0002/U2/temp_6_or0002_D2.UIM | NULL | 11 | U2/i<4> | NULL | 12 | led_sortie_6_OBUF.UIM | NULL | 13 | U2/i<30> | NULL | 14 | U2/i<13> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 15 | U2/i<14> | NULL | 16 | U2/i<15> | NULL | 17 | U2/i<11> | NULL | 19 | U2/i<2> | NULL | 21 | U2/i<23> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 22 | U2/i_Madd__add0000__and0002/U2/i_Madd__add0000__and0002_D2.UIM | NULL | 25 | U2/i<7> | NULL | 26 | U2/i<16> | NULL | 27 | clk_sortie | NULL | 28 | U2/i<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 29 | U2/i<1> | NULL | 30 | U2/i<22> | NULL | 31 | U2/i<28> | NULL | 34 | U2/i<21> | NULL | 35 | U2/i<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 37 | U2/i<20> | NULL | 38 | U2/i<17> | NULL | 39 | U2/temp_1_or0002/U2/temp_1_or0002_D2.UIM | NULL | 40 | U2/i<12> | NULL | 42 | U2/i<26> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 43 | U2/i<24> | NULL | 44 | led_sortie_5_OBUF.UIM | NULL | 45 | U2/i<10> | NULL | 47 | U2/i<27> | NULL | 48 | btn_entree | D7
FB_ORDER_OF_INPUTS | FOOBAR7_ | 49 | U2/i<31> | NULL | 50 | U2/i<18> | NULL | 52 | U2/i<19> | NULL

FB_IMUX_INDEX | FOOBAR7_ | 108 | 109 | 56 | 57 | 58 | 59 | 60 | 115 | 116 | 63 | 118 | 65 | 120 | 67 | 32 | 15 | 34 | 17 | -1 | 123 | -1 | 143 | 112 | -1 | -1 | 64 | 71 | 37 | 125 | 124 | 141 | 68 | -1 | -1 | 61 | 113 | -1 | 70 | 62 | 122 | 35 | -1 | 140 | 69 | 110 | 16 | -1 | 142 | 144 | 66 | 31 | -1 | 33 | -1


FB_ORDER_OF_INPUTS | FOOBAR8_ | 0 | btn_entree | D7 | 1 | clk_sortie | NULL | 2 | led_sortie_0_OBUF.UIM | NULL | 5 | U2/i<0> | NULL | 6 | U2/i<25> | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 7 | U2/i<21> | NULL | 8 | U2/i<17> | NULL | 9 | U2/i_Madd__add0000__and0022/U2/i_Madd__add0000__and0022_D2.UIM | NULL | 10 | led_sortie_2_OBUF.UIM | NULL | 11 | U2/Msub_i_addsub0000__or0024/U2/Msub_i_addsub0000__or0024_D2.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 12 | U2/i<31> | NULL | 13 | U2/i<18> | NULL | 14 | U2/i<28> | NULL | 15 | U2/i<19> | NULL | 16 | U2/i<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 17 | U2/i<3> | NULL | 19 | U2/i<2> | NULL | 20 | U2/i<12> | NULL | 21 | U2/i<23> | NULL | 26 | U2/i<16> | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 28 | U2/i_Madd__add0000__and0018/U2/i_Madd__add0000__and0018_D2.UIM | NULL | 29 | U2/Msub_i_addsub0000__or0020/U2/Msub_i_addsub0000__or0020_D2.UIM | NULL | 30 | U2/i<22> | NULL | 32 | U2/i<13> | NULL | 33 | U2/i<9> | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 34 | U2/i<11> | NULL | 35 | U2/i_Madd__add0000__and0026/U2/i_Madd__add0000__and0026_D2.UIM | NULL | 36 | U2/i<8> | NULL | 37 | U2/i<20> | NULL | 38 | U2/i_cmp_eq0000/U2/i_cmp_eq0000_D2.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 39 | U2/i<26> | NULL | 40 | U2/i<5> | NULL | 41 | U2/i<30> | NULL | 42 | U2/i<6> | NULL | 43 | U2/i<24> | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 44 | U2/i<7> | NULL | 45 | U2/i<10> | NULL | 46 | U2/i<15> | NULL | 48 | U2/i<29> | NULL | 49 | $OpTx$FX_DC$244.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR8_ | 50 | U2/i<14> | NULL | 52 | U2/i<27> | NULL | 53 | U2/i<4> | NULL

FB_IMUX_INDEX | FOOBAR8_ | 144 | 37 | 128 | -1 | -1 | 113 | 60 | 61 | 62 | 27 | 136 | 101 | 66 | 31 | 68 | 33 | 124 | 125 | -1 | 123 | 35 | 143 | -1 | -1 | -1 | -1 | 71 | -1 | 28 | 102 | 141 | -1 | 32 | 56 | 17 | 137 | 63 | 70 | 109 | 140 | 58 | 67 | 57 | 69 | 64 | 16 | 34 | -1 | 59 | 117 | 15 | -1 | 142 | 65


GLOBAL_FCLK | clk_entree | 0 | 0
