Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 27 16:53:06 2023
| Host         : LAPTOP-QUANG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   306 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   235 |
| Unused register locations in slices containing registers |  1206 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   306 |
| >= 0 to < 4        |   115 |
| >= 4 to < 6        |    71 |
| >= 6 to < 8        |    34 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     6 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           27 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             277 |          124 |
| Yes          | No                    | No                     |             217 |           95 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1944 |          856 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                               Enable Signal                              |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR[31]_i_1_n_0    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/tx_o_i_1_n_0                                           | sigma/reset_sync/Q[0]                                    |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[9][31]_i_4_0                                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              2 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              3 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              3 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              3 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/reset_sync/arst                                    |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/E[0]                                              | sigma/reset_sync/SR[0]                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/FSM_sequential_state[3]_i_1_n_0                        | sigma/reset_sync/Q[0]                                    |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                4 |              5 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[5]_0                              | sigma/udm/udm_controller/reset_syncbuf_reg[0]_0          |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR[31]_i_1_n_0    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                5 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_2[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_jump_vector_cmd                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR[31]_i_1_n_0    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                5 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_dout_bo[7]_i_1_n_0                           |                                                          |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                5 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                1 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                5 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6           |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/databuf_0                                              | sigma/reset_sync/Q[0]                                    |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                         | sigma/udm/udm_controller/RD_DATA_reg[31]_i_1_n_0         |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte_ff_0                                |                                                          |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte[7]_i_2_n_0                          | sigma/udm/udm_controller/tx_sendbyte[7]_i_1_n_0          |                1 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                6 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                1 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/dout_bo[7]_i_1_n_0                                     | sigma/reset_sync/Q[0]                                    |                1 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                4 |              9 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/udm/uart_rx/SR[0]                                  |                4 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR[31]_i_1_n_0    | sigma/sigma_tile/sfr/core_reset_o_reg_0                  |                5 |              9 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0 |                5 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                5 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[8][31]_i_8_0[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                5 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7           |                2 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_jump_vector_cmd                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8           |                8 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/reset_syncbuf_reg[0]_1                            | sigma/sigma_tile/riscv/reset_syncbuf_reg[0]              |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                2 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/reset_syncbuf_reg[0]_1                            | sigma/sigma_tile/riscv/reset_syncbuf_reg[0]_0            |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                5 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                2 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                5 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_5[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                5 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                3 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5           |                2 |             12 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/reset_sync/SR[0]                                   |                8 |             14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_3[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                5 |             15 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_4[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                9 |             15 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_1[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                9 |             15 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1           |                4 |             15 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR[31]_i_1_n_0    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9           |                9 |             15 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_0[0]                                 | sigma/reset_sync/SR[0]                                   |                8 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_0[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                8 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_3                                    |                                                          |                6 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_0[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |               13 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_jump_vector_cmd                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9           |               10 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_3                                    | sigma/sigma_tile/riscv/bus_we_o_reg                      |                4 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_1[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |               11 |             17 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/reset_sync/Q[0]                                    |                8 |             17 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_3[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                7 |             17 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_4[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |               13 |             17 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_5[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                9 |             20 |
|  sys_clk/inst/clk_out1 | sigma/debouncer/counter_reg[0]_i_1_n_0                                   | sigma/reset_sync/Q[0]                                    |                5 |             20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[8][31]_i_8_0[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |               14 |             22 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9           |               12 |             23 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                         |                                                          |               17 |             24 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_7_2[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |               11 |             26 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/bitperiod_o[28]_i_1_n_0                                | sigma/reset_sync/Q[0]                                    |               12 |             30 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |               10 |             31 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[9][31]_i_4_0                                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |               10 |             31 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_6_0[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/elem[1][31]_i_6_1[0]                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3           |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/core_reset_o_reg_40[0]                            | sigma/reset_sync/SR[0]                                   |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/sfr/timer_value[31]_i_2_n_0                             | sigma/udm/udm_controller/rst_o_reg_1[0]                  |                5 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/core_reset_o_reg_43[0]                            |                                                          |               14 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/clk_counter                                            | sigma/reset_sync/Q[0]                                    |                5 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/clk_counter                                            | sigma/reset_sync/Q[0]                                    |                7 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_complete_w             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |               14 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_addr_bo[31]_i_1_n_0                         | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0 |                7 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_wdata_bo[31]_i_1_n_0                        | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0 |                7 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_1_n_0                     |                                                          |               13 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tr_length[31]_i_2_n_0                           | sigma/udm/udm_controller/tr_length[31]_i_1_n_0           |               12 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[31]_i_1_n_0     | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2           |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q                 | sigma/sigma_tile/sfr/core_reset_o_reg_3[0]               |               13 |             32 |
|  sys_clk/inst/clk_out1 |                                                                          |                                                          |               27 |             48 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_2[0]                                 |                                                          |               11 |             48 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/reset_syncbuf_reg[0][0]                         |                                                          |               30 |             50 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN             |               25 |             61 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q                  | sigma/sigma_tile/sfr/core_reset_o_reg_3[0]               |               17 |             62 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF  |               50 |            116 |
+------------------------+--------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


