{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.767185,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769308,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0028151,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0028474,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000685716,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0028474,
	"finish__design__instance__count__class:fill_cell": 868,
	"finish__design__instance__area__class:fill_cell": 143.555,
	"finish__design__instance__count__class:tap_cell": 104,
	"finish__design__instance__area__class:tap_cell": 3.03264,
	"finish__design__instance__count__class:buffer": 15,
	"finish__design__instance__area__class:buffer": 2.30364,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 0.59778,
	"finish__design__instance__count__class:timing_repair_buffer": 120,
	"finish__design__instance__area__class:timing_repair_buffer": 9.28746,
	"finish__design__instance__count__class:inverter": 25,
	"finish__design__instance__area__class:inverter": 1.3122,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.04374,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 10.8329,
	"finish__design__instance__count__class:multi_input_combinational_cell": 241,
	"finish__design__instance__area__class:multi_input_combinational_cell": 26.1565,
	"finish__design__instance__count": 1416,
	"finish__design__instance__area": 197.122,
	"finish__timing__setup__tns": -510.564,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -59.5727,
	"finish__timing__hold__ws": 27.2975,
	"finish__clock__skew__setup": 3.92185,
	"finish__clock__skew__hold": 6.73981,
	"finish__timing__drv__max_slew_limit": 0.70431,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.797699,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 26,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000551246,
	"finish__power__switching__total": 0.000318368,
	"finish__power__leakage__total": 3.90647e-08,
	"finish__power__total": 0.000869653,
	"finish__design__io": 54,
	"finish__design__die__area": 262.44,
	"finish__design__core__area": 197.122,
	"finish__design__instance__count": 548,
	"finish__design__instance__area": 53.5669,
	"finish__design__instance__count__stdcell": 548,
	"finish__design__instance__area__stdcell": 53.5669,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.271746,
	"finish__design__instance__utilization__stdcell": 0.271746,
	"finish__design__rows": 52,
	"finish__design__rows:asap7sc7p5t": 52,
	"finish__design__sites": 13520,
	"finish__design__sites:asap7sc7p5t": 13520,
	"finish__flow__warnings__count": 19,
	"finish__flow__errors__count": 0
}