// Seed: 2925036541
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4
);
  logic [7:0] id_6;
  static id_7(
      .id_0(id_6[1 : 1'b0]),
      .id_1(id_3),
      .id_2(1),
      .id_3(),
      .id_4(1'b0),
      .id_5(id_3),
      .id_6(1'b0),
      .id_7(1),
      .id_8(id_1)
  );
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    inout supply0 id_2,
    input wire id_3
    , id_20,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    input supply1 id_17,
    input supply1 id_18
);
  assign id_20 = 1'b0;
  module_0(
      id_15, id_1, id_15, id_4, id_4
  );
endmodule
