#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 21 22:50:56 2024
# Process ID: 303244
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/zurich_pll
# Command line: vivado
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/zurich_pll/vivado.log
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/zurich_pll/vivado.jou
#-----------------------------------------------------------
start_gui
ls
source create_project.tcl
update_compile_order -fileset sources_1
get_bd_pins /adc/axis_red_pitaya_adc_0/adc_clk
set_property CONFIG.FREQ_HZ 31250000 [get_bd_pins /adc/axis_red_pitaya_adc_0/adc_clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/zurich_pll/tmp/pll_project/pll_project.srcs/sources_1/bd/system/system.bd}
set_property -dict [ list config.c_is_dual {1}] [get_bd_cells /pll2/axi_gpio_1]
set_property -dict [ list config.c_is_dual {1}] [get_bd_cells /pll2/axi_gpio_3]
undo
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
