{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593742646415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593742646421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 03 09:17:26 2020 " "Processing started: Fri Jul 03 09:17:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593742646421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742646421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniProject -c miniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniProject -c miniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742646421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593742646795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593742646795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file top_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_interface " "Found entity 1: top_interface" {  } { { "top_interface.v" "" { Text "D:/LogicDesign/miniProject/top_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/LogicDesign/miniProject/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separate.v 1 1 " "Found 1 design units, including 1 entities, in source file separate.v" { { "Info" "ISGN_ENTITY_NAME" "1 separate " "Found entity 1: separate" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file second_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_tb " "Found entity 1: second_tb" {  } { { "second_tb.v" "" { Text "D:/LogicDesign/miniProject/second_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file second_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter " "Found entity 1: second_counter" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter " "Found entity 1: minute_counter" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder " "Found entity 1: led7_decoder" {  } { { "led7_decoder.v" "" { Text "D:/LogicDesign/miniProject/led7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660063 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_divider.v(8) " "Verilog HDL information at clock_divider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "clock_divider.v" "" { Text "D:/LogicDesign/miniProject/clock_divider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1593742660065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/LogicDesign/miniProject/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_counter.v(24) " "Verilog HDL information at clock_counter.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1593742660066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_counter " "Found entity 1: clock_counter" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter " "Found entity 1: hour_counter" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file test_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_interface " "Found entity 1: test_interface" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593742660069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660069 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_interface.v(15) " "Verilog HDL Instantiation warning at top_interface.v(15): instance has no name" {  } { { "top_interface.v" "" { Text "D:/LogicDesign/miniProject/top_interface.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1593742660070 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_interface.v(24) " "Verilog HDL Instantiation warning at top_interface.v(24): instance has no name" {  } { { "top_interface.v" "" { Text "D:/LogicDesign/miniProject/top_interface.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1593742660071 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_interface.v(19) " "Verilog HDL Instantiation warning at test_interface.v(19): instance has no name" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1593742660071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_interface " "Elaborating entity \"test_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593742660105 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR test_interface.v(7) " "Output port \"LEDR\" at test_interface.v(7) has no driver" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593742660208 "|test_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_counter:comb_3 " "Elaborating entity \"clock_counter\" for hierarchy \"clock_counter:comb_3\"" {  } { { "test_interface.v" "comb_3" { Text "D:/LogicDesign/miniProject/test_interface.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593742660209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_counter.v(20) " "Verilog HDL assignment warning at clock_counter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660210 "|test_interface|clock_counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "clock_counter.v(26) " "Verilog HDL Case Statement warning at clock_counter.v(26): incomplete case statement has no default case item" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1593742660210 "|test_interface|clock_counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode clock_counter.v(24) " "Verilog HDL Always Construct warning at clock_counter.v(24): inferring latch(es) for variable \"mode\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593742660210 "|test_interface|clock_counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ss clock_counter.v(24) " "Verilog HDL Always Construct warning at clock_counter.v(24): inferring latch(es) for variable \"ss\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 "|test_interface|clock_counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sm clock_counter.v(24) " "Verilog HDL Always Construct warning at clock_counter.v(24): inferring latch(es) for variable \"sm\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 "|test_interface|clock_counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sh clock_counter.v(24) " "Verilog HDL Always Construct warning at clock_counter.v(24): inferring latch(es) for variable \"sh\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 "|test_interface|clock_counter:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh clock_counter.v(24) " "Inferred latch for \"sh\" at clock_counter.v(24)" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 "|test_interface|clock_counter:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm clock_counter.v(24) " "Inferred latch for \"sm\" at clock_counter.v(24)" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 "|test_interface|clock_counter:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss clock_counter.v(24) " "Inferred latch for \"ss\" at clock_counter.v(24)" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 "|test_interface|clock_counter:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode clock_counter.v(24) " "Inferred latch for \"mode\" at clock_counter.v(24)" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 "|test_interface|clock_counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_counter clock_counter:comb_3\|second_counter:u0 " "Elaborating entity \"second_counter\" for hierarchy \"clock_counter:comb_3\|second_counter:u0\"" {  } { { "clock_counter.v" "u0" { Text "D:/LogicDesign/miniProject/clock_counter.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593742660211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 second_counter.v(42) " "Verilog HDL assignment warning at second_counter.v(42): truncated value with size 32 to match size of target (6)" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660213 "|test_interface|clock_counter:comb_3|second_counter:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 second_counter.v(51) " "Verilog HDL assignment warning at second_counter.v(51): truncated value with size 32 to match size of target (6)" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660213 "|test_interface|clock_counter:comb_3|second_counter:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 second_counter.v(67) " "Verilog HDL assignment warning at second_counter.v(67): truncated value with size 32 to match size of target (6)" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660213 "|test_interface|clock_counter:comb_3|second_counter:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 second_counter.v(73) " "Verilog HDL assignment warning at second_counter.v(73): truncated value with size 32 to match size of target (27)" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660214 "|test_interface|clock_counter:comb_3|second_counter:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 second_counter.v(76) " "Verilog HDL assignment warning at second_counter.v(76): truncated value with size 32 to match size of target (1)" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660214 "|test_interface|clock_counter:comb_3|second_counter:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separate clock_counter:comb_3\|second_counter:u0\|separate:a1 " "Elaborating entity \"separate\" for hierarchy \"clock_counter:comb_3\|second_counter:u0\|separate:a1\"" {  } { { "second_counter.v" "a1" { Text "D:/LogicDesign/miniProject/second_counter.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593742660237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separate.v(12) " "Verilog HDL assignment warning at separate.v(12): truncated value with size 32 to match size of target (4)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660238 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separate.v(17) " "Verilog HDL assignment warning at separate.v(17): truncated value with size 32 to match size of target (4)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660238 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separate.v(22) " "Verilog HDL assignment warning at separate.v(22): truncated value with size 32 to match size of target (4)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660238 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separate.v(27) " "Verilog HDL assignment warning at separate.v(27): truncated value with size 32 to match size of target (4)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660238 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separate.v(32) " "Verilog HDL assignment warning at separate.v(32): truncated value with size 32 to match size of target (4)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660238 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 separate.v(5) " "Verilog HDL Always Construct warning at separate.v(5): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593742660238 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 separate.v(5) " "Verilog HDL Always Construct warning at separate.v(5): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593742660238 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] separate.v(9) " "Inferred latch for \"out1\[0\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] separate.v(9) " "Inferred latch for \"out1\[1\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] separate.v(9) " "Inferred latch for \"out1\[2\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] separate.v(9) " "Inferred latch for \"out1\[3\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] separate.v(9) " "Inferred latch for \"out2\[0\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] separate.v(9) " "Inferred latch for \"out2\[1\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] separate.v(9) " "Inferred latch for \"out2\[2\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] separate.v(9) " "Inferred latch for \"out2\[3\]\" at separate.v(9)" {  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742660239 "|top_interface|clock_counter:comb_4|second_counter:u1|separate:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7_decoder clock_counter:comb_3\|second_counter:u0\|led7_decoder:u1 " "Elaborating entity \"led7_decoder\" for hierarchy \"clock_counter:comb_3\|second_counter:u0\|led7_decoder:u1\"" {  } { { "second_counter.v" "u1" { Text "D:/LogicDesign/miniProject/second_counter.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593742660240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_counter clock_counter:comb_3\|minute_counter:u1 " "Elaborating entity \"minute_counter\" for hierarchy \"clock_counter:comb_3\|minute_counter:u1\"" {  } { { "clock_counter.v" "u1" { Text "D:/LogicDesign/miniProject/clock_counter.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593742660241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(45) " "Verilog HDL assignment warning at minute_counter.v(45): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660243 "|minute_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(54) " "Verilog HDL assignment warning at minute_counter.v(54): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660243 "|minute_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(67) " "Verilog HDL assignment warning at minute_counter.v(67): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660243 "|minute_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 minute_counter.v(72) " "Verilog HDL assignment warning at minute_counter.v(72): truncated value with size 32 to match size of target (1)" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660243 "|minute_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_counter clock_counter:comb_3\|hour_counter:u2 " "Elaborating entity \"hour_counter\" for hierarchy \"clock_counter:comb_3\|hour_counter:u2\"" {  } { { "clock_counter.v" "u2" { Text "D:/LogicDesign/miniProject/clock_counter.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593742660244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hour_counter.v(45) " "Verilog HDL assignment warning at hour_counter.v(45): truncated value with size 32 to match size of target (6)" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660245 "|test_interface|clock_counter:comb_3|hour_counter:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hour_counter.v(54) " "Verilog HDL assignment warning at hour_counter.v(54): truncated value with size 32 to match size of target (6)" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660245 "|test_interface|clock_counter:comb_3|hour_counter:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hour_counter.v(65) " "Verilog HDL assignment warning at hour_counter.v(65): truncated value with size 32 to match size of target (6)" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660245 "|test_interface|clock_counter:comb_3|hour_counter:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hour_counter.v(70) " "Verilog HDL assignment warning at hour_counter.v(70): truncated value with size 32 to match size of target (1)" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593742660246 "|test_interface|clock_counter:comb_3|hour_counter:u2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|second_counter:u0\|separate:a1\|out1\[1\] " "Latch clock_counter:comb_3\|second_counter:u0\|separate:a1\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|second_counter:u0\|count_s\[4\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|second_counter:u0\|count_s\[4\]" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661051 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|second_counter:u0\|separate:a1\|out1\[2\] " "Latch clock_counter:comb_3\|second_counter:u0\|separate:a1\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|second_counter:u0\|count_s\[2\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|second_counter:u0\|count_s\[2\]" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661051 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|second_counter:u0\|separate:a1\|out1\[3\] " "Latch clock_counter:comb_3\|second_counter:u0\|separate:a1\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|second_counter:u0\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|second_counter:u0\|count_s\[5\]" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661052 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|second_counter:u0\|separate:a1\|out2\[1\] " "Latch clock_counter:comb_3\|second_counter:u0\|separate:a1\|out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|second_counter:u0\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|second_counter:u0\|count_s\[5\]" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661052 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|second_counter:u0\|separate:a1\|out2\[0\] " "Latch clock_counter:comb_3\|second_counter:u0\|separate:a1\|out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|second_counter:u0\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|second_counter:u0\|count_s\[5\]" {  } { { "second_counter.v" "" { Text "D:/LogicDesign/miniProject/second_counter.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661052 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out1\[1\] " "Latch clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|minute_counter:u1\|count_s\[4\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|minute_counter:u1\|count_s\[4\]" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661052 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out1\[2\] " "Latch clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|minute_counter:u1\|count_s\[2\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|minute_counter:u1\|count_s\[2\]" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661052 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out1\[3\] " "Latch clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|minute_counter:u1\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|minute_counter:u1\|count_s\[5\]" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661052 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out2\[1\] " "Latch clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|minute_counter:u1\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|minute_counter:u1\|count_s\[5\]" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661052 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out2\[0\] " "Latch clock_counter:comb_3\|minute_counter:u1\|separate:a1\|out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|minute_counter:u1\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|minute_counter:u1\|count_s\[5\]" {  } { { "minute_counter.v" "" { Text "D:/LogicDesign/miniProject/minute_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out1\[1\] " "Latch clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|hour_counter:u2\|count_s\[4\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|hour_counter:u2\|count_s\[4\]" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out1\[2\] " "Latch clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|hour_counter:u2\|count_s\[2\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|hour_counter:u2\|count_s\[2\]" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out1\[3\] " "Latch clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|hour_counter:u2\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|hour_counter:u2\|count_s\[5\]" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out2\[1\] " "Latch clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|hour_counter:u2\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|hour_counter:u2\|count_s\[5\]" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out2\[0\] " "Latch clock_counter:comb_3\|hour_counter:u2\|separate:a1\|out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|hour_counter:u2\|count_s\[5\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|hour_counter:u2\|count_s\[5\]" {  } { { "hour_counter.v" "" { Text "D:/LogicDesign/miniProject/hour_counter.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "separate.v" "" { Text "D:/LogicDesign/miniProject/separate.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|mode " "Latch clock_counter:comb_3\|mode has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|count\[2\]" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|ss " "Latch clock_counter:comb_3\|ss has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|count\[2\]" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661053 ""}  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_counter:comb_3\|sm " "Latch clock_counter:comb_3\|sm has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_3\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_3\|count\[2\]" {  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593742661054 ""}  } { { "clock_counter.v" "" { Text "D:/LogicDesign/miniProject/clock_counter.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593742661054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593742661204 "|test_interface|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1593742661204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593742661307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LogicDesign/miniProject/output_files/miniProject.map.smsg " "Generated suppressed messages file D:/LogicDesign/miniProject/output_files/miniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742662230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593742662557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593742662557 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "test_interface.v" "" { Text "D:/LogicDesign/miniProject/test_interface.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593742662769 "|test_interface|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1593742662769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "360 " "Implemented 360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593742662770 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593742662770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593742662770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593742662770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593742662873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 03 09:17:42 2020 " "Processing ended: Fri Jul 03 09:17:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593742662873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593742662873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593742662873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593742662873 ""}
