
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.423510                       # Number of seconds simulated
sim_ticks                                423510266000                       # Number of ticks simulated
final_tick                               923610346000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 230518                       # Simulator instruction rate (inst/s)
host_op_rate                                   230518                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32542221                       # Simulator tick rate (ticks/s)
host_mem_usage                                2337116                       # Number of bytes of host memory used
host_seconds                                 13014.18                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       173824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3597568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3771392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       173824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        173824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3065792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3065792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        56212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       410436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8494642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8905078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       410436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           410436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7239003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7239003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7239003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       410436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8494642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16144081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       58928                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      47903                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     58928                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    47903                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    3771392                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 3065792                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              3771392                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              3065792                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                3836                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                3709                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3251                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                3845                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                3838                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3336                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                3262                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                3531                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                3780                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                3269                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3209                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               3586                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4122                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               4472                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               3857                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               4018                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3154                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2785                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2814                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                3078                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2889                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2741                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2781                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                2994                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                3032                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2931                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2822                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               3094                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3269                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3409                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               3028                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3082                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  423367027000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 58928                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                47903                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   45234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.695457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.463070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.630285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           20230     46.68%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          10397     23.99%     70.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           6923     15.97%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2059      4.75%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            821      1.89%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            899      2.07%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            331      0.76%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            317      0.73%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            233      0.54%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            180      0.42%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            107      0.25%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            114      0.26%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             69      0.16%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             52      0.12%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             40      0.09%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            48      0.11%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            43      0.10%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            34      0.08%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            22      0.05%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            39      0.09%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            20      0.05%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            42      0.10%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            40      0.09%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            90      0.21%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            20      0.05%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            20      0.05%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728             8      0.02%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            42      0.10%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856             7      0.02%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920            12      0.03%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             3      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            21      0.05%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             3      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             7      0.02%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             4      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304             9      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             2      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             1      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             4      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             3      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             4      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43337                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1734079000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3100689000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  294605000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1072005000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     29430.58                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18193.94                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                52624.51                       # Average memory access latency
system.mem_ctrls.avgRdBW                         8.91                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         7.24                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 8.91                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 7.24                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.97                       # Average write queue length over time
system.mem_ctrls.readRowHits                    42874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3962960.44                       # Average gap between requests
system.membus.throughput                     16144081                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               27393                       # Transaction distribution
system.membus.trans_dist::ReadResp              27393                       # Transaction distribution
system.membus.trans_dist::Writeback             47903                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31535                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31535                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       165759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 165759                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      6837184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             6837184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                6837184                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           245027500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          279329500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       195985822                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139703727                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4908832                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137745266                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128581115                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.347030                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22162373                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33057                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            626994626                       # DTB read hits
system.switch_cpus.dtb.read_misses             636542                       # DTB read misses
system.switch_cpus.dtb.read_acv                   179                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627631168                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160013831                       # DTB write hits
system.switch_cpus.dtb.write_misses            114481                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160128312                       # DTB write accesses
system.switch_cpus.dtb.data_hits            787008457                       # DTB hits
system.switch_cpus.dtb.data_misses             751023                       # DTB misses
system.switch_cpus.dtb.data_acv                   179                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787759480                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250189051                       # ITB hits
system.switch_cpus.itb.fetch_misses              3551                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250192602                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                847020533                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    255825062                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2227163638                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           195985822                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150743488                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383577323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21311522                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      189199221                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          198                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19487                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250189051                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1800400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    844479688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.637321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.380015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        460902365     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36731889      4.35%     58.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34530749      4.09%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22162890      2.62%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36035977      4.27%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16925256      2.00%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19238975      2.28%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32935153      3.90%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185016434     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    844479688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.231383                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.629409                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        284360780                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     164197801                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         353032611                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27215656                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15672839                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23633999                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        202322                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2207689841                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        257000                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15672839                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        297948052                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6061108                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96663955                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         366843088                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      61290645                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2190015162                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1345                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         138720                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      46314074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1801701202                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3073584848                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3027336919                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46247929                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        117930527                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249344                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          562                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         169309146                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    637898053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166683873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27180216                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17788875                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2115586557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2074890061                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1058447                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114774492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     76830944                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    844479688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.457004                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.017278                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    193045971     22.86%     22.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    128003655     15.16%     38.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    137989000     16.34%     54.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    128759696     15.25%     69.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100323112     11.88%     81.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83591760      9.90%     91.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47519808      5.63%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21714266      2.57%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3532420      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    844479688                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5586537     24.16%     24.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1995      0.01%     24.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           786      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1194      0.01%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           129      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         1017      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            11      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          180      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13818405     59.75%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3717540     16.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1247836451     60.14%     60.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9402826      0.45%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12036750      0.58%     61.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       389296      0.02%     61.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6514274      0.31%     61.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       191531      0.01%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2061930      0.10%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          398      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631476052     30.43%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160866108      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2074890061                       # Type of FU issued
system.switch_cpus.iq.rate                   2.449634                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23127794                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011147                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4948414817                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2194392783                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2022033073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70031233                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36174427                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34819089                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2058842882                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35060528                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24686775                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30251333                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       141069                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       207821                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9673339                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2663                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33300                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15672839                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1579221                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         33676                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2158422544                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2646407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     637898053                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166683873                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          560                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          11790                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          5023                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       207821                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3442304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1642064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5084368                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2064915590                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627642446                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9974470                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42834899                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787770825                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180770865                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160128379                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.437858                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2059826808                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2056852162                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276198426                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1536476024                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.428338                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830601                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    106679710                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4723309                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    828806849                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.461074                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.728383                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    276042923     33.31%     33.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    162533065     19.61%     52.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88933929     10.73%     63.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50336113      6.07%     69.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60982013      7.36%     77.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42077244      5.08%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31382260      3.79%     85.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26416429      3.19%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     90102873     10.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    828806849                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      90102873                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2880185026                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4308567240                       # The number of ROB writes
system.switch_cpus.timesIdled                   25059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2540845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.423510                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.423510                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.361218                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.361218                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2926615645                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1708644288                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25183374                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23527507                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4350565                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               362                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.011047                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1847220690                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         941604.416939                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          941604.416939                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58928                       # number of replacements
system.l2.tags.tagsinuse                 32115.041796                       # Cycle average of tags in use
system.l2.tags.total_refs                     5787348                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     91027                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.578367                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22832.200163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1178.909567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6519.529695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        952.757994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        631.644376                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.696783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.198960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.029076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.019276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980073                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       421394                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1927044                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2348438                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2440484                       # number of Writeback hits
system.l2.Writeback_hits::total               2440484                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       906623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                906623                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        421394                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2833667                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3255061                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       421394                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2833667                       # number of overall hits
system.l2.overall_hits::total                 3255061                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2716                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        24677                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27393                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        31535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31535                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        56212                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58928                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2716                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        56212                       # number of overall misses
system.l2.overall_misses::total                 58928                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    217996250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1805864500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2023860750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3054185750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3054185750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    217996250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4860050250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5078046500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    217996250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4860050250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5078046500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       424110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1951721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2375831                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2440484                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2440484                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       938158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            938158                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       424110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2889879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3313989                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       424110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2889879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3313989                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.012644                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011530                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.033614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033614                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.019451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017782                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.019451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017782                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80263.715022                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 73180.066459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73882.406089                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96850.665927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96850.665927                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80263.715022                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86459.301395                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86173.745927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80263.715022                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86459.301395                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86173.745927                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                47903                       # number of writebacks
system.l2.writebacks::total                     47903                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        24677                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27393                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        31535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31535                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        56212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        56212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58928                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    186814750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1522501500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1709316250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2692215250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2692215250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    186814750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4214716750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4401531500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    186814750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4214716750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4401531500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.012644                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011530                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.033614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033614                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.019451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.019451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017782                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68783.044919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61697.187665                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62399.746286                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85372.292691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85372.292691                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68783.044919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74978.950224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74693.380057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68783.044919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74978.950224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74693.380057                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   869603968                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2375831                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2375831                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2440484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           938158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          938157                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       848220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8220241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9068461                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27143040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    341143168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          368286208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             368286208                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5317720500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         637792536                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4348315445                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1847220691                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6522428.512190                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6522428.512190                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            424110                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378335964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            425134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            889.921681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   950.754381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    73.245619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.928471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.071529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    249763038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       249763038                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    249763038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        249763038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    249763038                       # number of overall hits
system.cpu.icache.overall_hits::total       249763038                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       426012                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        426012                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       426012                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         426012                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       426012                       # number of overall misses
system.cpu.icache.overall_misses::total        426012                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2414389489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2414389489                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2414389489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2414389489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2414389489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2414389489                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250189050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250189050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250189050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250189050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250189050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250189050                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001703                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001703                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001703                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001703                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001703                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5667.421314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5667.421314                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5667.421314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5667.421314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5667.421314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5667.421314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1406                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1902                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1902                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1902                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1902                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1902                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1902                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       424110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       424110                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       424110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       424110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       424110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       424110                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1495640964                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1495640964                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1495640964                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1495640964                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1495640964                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1495640964                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001695                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001695                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001695                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001695                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3526.540199                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3526.540199                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3526.540199                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3526.540199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3526.540199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3526.540199                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1847220692                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 17357427.311188                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17357427.311188                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2889878                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           755226234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2890900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.242601                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1020.203107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.796893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.996292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    599131044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       599131044                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155112123                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155112123                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          489                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          489                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    754243167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        754243167                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    754243167                       # number of overall hits
system.cpu.dcache.overall_hits::total       754243167                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3150464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3150464                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1897919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1897919                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5048383                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5048383                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5048383                       # number of overall misses
system.cpu.dcache.overall_misses::total       5048383                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  18812210695                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18812210695                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  18997951165                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18997951165                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  37810161860                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37810161860                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  37810161860                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37810161860                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602281508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602281508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759291550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759291550                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759291550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759291550                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005231                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012088                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006649                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006649                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  5971.250805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5971.250805                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10009.885124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10009.885124                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7489.558906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7489.558906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7489.558906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7489.558906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       259643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4805                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              48                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.772678                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.104167                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2440484                       # number of writebacks
system.cpu.dcache.writebacks::total           2440484                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1198631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1198631                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       959877                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       959877                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2158508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2158508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2158508                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2158508                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1951833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1951833                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       938042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       938042                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2889875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2889875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2889875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2889875                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   7980175553                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7980175553                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5983256140                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5983256140                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  13963431693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13963431693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  13963431693                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13963431693                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003806                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003806                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003806                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4088.554478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4088.554478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6378.452287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6378.452287                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  4831.846254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  4831.846254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  4831.846254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  4831.846254                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
