#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000023df92b40c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023df926c150 .scope module, "tb" "tb" 3 91;
 .timescale -12 -12;
L_0000023df92a9220 .functor NOT 1, L_0000023df93255d0, C4<0>, C4<0>, C4<0>;
L_0000023df92a9450 .functor XOR 32, L_0000023df9326c50, L_0000023df9326250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023df92a8c70 .functor XOR 32, L_0000023df92a9450, L_0000023df9325490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023df92aac40_0 .net *"_ivl_10", 31 0, L_0000023df9325490;  1 drivers
v0000023df92aaec0_0 .net *"_ivl_12", 31 0, L_0000023df92a8c70;  1 drivers
v0000023df9326390_0 .net *"_ivl_2", 31 0, L_0000023df9326890;  1 drivers
v0000023df9325170_0 .net *"_ivl_4", 31 0, L_0000023df9326c50;  1 drivers
v0000023df93252b0_0 .net *"_ivl_6", 31 0, L_0000023df9326250;  1 drivers
v0000023df9325e90_0 .net *"_ivl_8", 31 0, L_0000023df92a9450;  1 drivers
v0000023df9325030_0 .var "clk", 0 0;
v0000023df9326070_0 .net "in", 31 0, v0000023df92aa600_0;  1 drivers
v0000023df9325210_0 .net "out_dut", 31 0, v0000023df92aab00_0;  1 drivers
v0000023df9326a70_0 .net "out_ref", 31 0, v0000023df92aa880_0;  1 drivers
v0000023df93264d0_0 .net "reset", 0 0, v0000023df92aa100_0;  1 drivers
v0000023df9325d50_0 .var/2u "stats1", 159 0;
v0000023df9326b10_0 .var/2u "strobe", 0 0;
v0000023df9326bb0_0 .net "tb_match", 0 0, L_0000023df93255d0;  1 drivers
v0000023df93262f0_0 .net "tb_mismatch", 0 0, L_0000023df92a9220;  1 drivers
v0000023df93250d0_0 .net "wavedrom_enable", 0 0, v0000023df92aaba0_0;  1 drivers
v0000023df9325fd0_0 .net "wavedrom_title", 511 0, v0000023df92aa6a0_0;  1 drivers
L_0000023df9326890 .concat [ 32 0 0 0], v0000023df92aa880_0;
L_0000023df9326c50 .concat [ 32 0 0 0], v0000023df92aa880_0;
L_0000023df9326250 .concat [ 32 0 0 0], v0000023df92aab00_0;
L_0000023df9325490 .concat [ 32 0 0 0], v0000023df92aa880_0;
L_0000023df93255d0 .cmp/eeq 32, L_0000023df9326890, L_0000023df92a8c70;
S_0000023df926c2e0 .scope module, "good1" "RefModule" 3 132, 4 2 0, S_0000023df926c150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0000023df92aa1a0_0 .net "clk", 0 0, v0000023df9325030_0;  1 drivers
v0000023df92aa420_0 .var "d_last", 31 0;
v0000023df92aa060_0 .net "in", 31 0, v0000023df92aa600_0;  alias, 1 drivers
v0000023df92aa880_0 .var "out", 31 0;
v0000023df92aa560_0 .net "reset", 0 0, v0000023df92aa100_0;  alias, 1 drivers
E_0000023df92b1770 .event posedge, v0000023df92aa1a0_0;
S_0000023df92c1990 .scope module, "stim1" "stimulus_gen" 3 127, 3 6 0, S_0000023df926c150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 32 "in";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0000023df92aa740_0 .net "clk", 0 0, v0000023df9325030_0;  alias, 1 drivers
v0000023df92aa600_0 .var "in", 31 0;
v0000023df92aa100_0 .var "reset", 0 0;
v0000023df92aaa60_0 .net "tb_match", 0 0, L_0000023df93255d0;  alias, 1 drivers
v0000023df92aaba0_0 .var "wavedrom_enable", 0 0;
v0000023df92aa6a0_0 .var "wavedrom_title", 511 0;
E_0000023df92b1170/0 .event negedge, v0000023df92aa1a0_0;
E_0000023df92b1170/1 .event posedge, v0000023df92aa1a0_0;
E_0000023df92b1170 .event/or E_0000023df92b1170/0, E_0000023df92b1170/1;
E_0000023df92b15b0 .event negedge, v0000023df92aa1a0_0;
S_0000023df92c1b20 .scope task, "wavedrom_start" "wavedrom_start" 3 20, 3 20 0, S_0000023df92c1990;
 .timescale -12 -12;
v0000023df92aa920_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000023df92c1cb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 23, 3 23 0, S_0000023df92c1990;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000023df92b6a80 .scope module, "top_module1" "TopModule" 3 138, 5 3 0, S_0000023df926c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0000023df92aa2e0_0 .net "clk", 0 0, v0000023df9325030_0;  alias, 1 drivers
v0000023df92aace0_0 .net "in", 31 0, v0000023df92aa600_0;  alias, 1 drivers
v0000023df92aab00_0 .var "out", 31 0;
v0000023df92aae20_0 .var "prev_in", 31 0;
v0000023df92aad80_0 .net "reset", 0 0, v0000023df92aa100_0;  alias, 1 drivers
S_0000023df92b6c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0000023df926c150;
 .timescale -12 -12;
E_0000023df92b1cf0 .event edge, v0000023df9326b10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000023df9326b10_0;
    %nor/r;
    %assign/vec4 v0000023df9326b10_0, 0;
    %wait E_0000023df92b1cf0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000023df92c1990;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023df92aa100_0, 0;
    %wait E_0000023df92b1770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023df92aa100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023df92aa600_0, 0, 32;
    %wait E_0000023df92b15b0;
    %wait E_0000023df92b1770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023df92aa100_0, 0, 1;
    %wait E_0000023df92b1770;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023df92aa600_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000023df92aa600_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023df92aa600_0, 0, 32;
    %wait E_0000023df92b1770;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023df92aa600_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023df92aa100_0, 0, 1;
    %wait E_0000023df92b1770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023df92aa100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023df92aa600_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %wait E_0000023df92b15b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000023df92c1cb0;
    %join;
    %wait E_0000023df92b15b0;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b15b0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %wait E_0000023df92b15b0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.17, 5;
    %jmp/1 T_3.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.16;
T_3.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023df92aa100_0, 0;
    %wait E_0000023df92b1770;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %wait E_0000023df92b1770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023df92aa100_0, 0;
    %wait E_0000023df92b1770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023df92aa100_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %wait E_0000023df92b1770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023df92aa100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aa600_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.19, 5;
    %jmp/1 T_3.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1770;
    %jmp T_3.18;
T_3.19 ;
    %pop/vec4 1;
    %wait E_0000023df92b15b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000023df92c1cb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.21, 5;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df92b1170;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %assign/vec4 v0000023df92aa600_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000023df92aa100_0, 0;
    %jmp T_3.20;
T_3.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000023df926c2e0;
T_4 ;
    %wait E_0000023df92b1770;
    %load/vec4 v0000023df92aa060_0;
    %assign/vec4 v0000023df92aa420_0, 0;
    %load/vec4 v0000023df92aa560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aa880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023df92aa880_0;
    %load/vec4 v0000023df92aa060_0;
    %inv;
    %load/vec4 v0000023df92aa420_0;
    %and;
    %or;
    %assign/vec4 v0000023df92aa880_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023df92b6a80;
T_5 ;
    %wait E_0000023df92b1770;
    %load/vec4 v0000023df92aad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aab00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023df92aae20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023df92aab00_0;
    %load/vec4 v0000023df92aace0_0;
    %inv;
    %load/vec4 v0000023df92aae20_0;
    %and;
    %or;
    %assign/vec4 v0000023df92aab00_0, 0;
    %load/vec4 v0000023df92aace0_0;
    %assign/vec4 v0000023df92aae20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023df926c150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023df9325030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023df9326b10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000023df926c150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000023df9325030_0;
    %inv;
    %store/vec4 v0000023df9325030_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000023df926c150;
T_8 ;
    %vpi_call/w 3 119 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 120 "$dumpvars", 32'sb00000000000000000000000000000001, v0000023df92aa740_0, v0000023df93262f0_0, v0000023df9325030_0, v0000023df93264d0_0, v0000023df9326070_0, v0000023df9326a70_0, v0000023df9325210_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000023df926c150;
T_9 ;
    %load/vec4 v0000023df9325d50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000023df9325d50_0, 64, 32>, &PV<v0000023df9325d50_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000023df9325d50_0, 128, 32>, &PV<v0000023df9325d50_0, 0, 32> {0 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", &PV<v0000023df9325d50_0, 128, 32>, &PV<v0000023df9325d50_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000023df926c150;
T_10 ;
    %wait E_0000023df92b1170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023df9325d50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df9325d50_0, 4, 32;
    %load/vec4 v0000023df9326bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000023df9325d50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df9325d50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023df9325d50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df9325d50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000023df9326a70_0;
    %load/vec4 v0000023df9326a70_0;
    %load/vec4 v0000023df9325210_0;
    %xor;
    %load/vec4 v0000023df9326a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000023df9325d50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df9325d50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000023df9325d50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df9325d50_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023df926c150;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 183 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 184 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob066_edgecapture_test.sv";
    "dataset_code-complete-iccad2023/Prob066_edgecapture_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob066_edgecapture/Prob066_edgecapture_sample01.sv";
