verilog xil_defaultlib --include "/home/fongen/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../laserLockingSimulator.gen/sources_1/ip/signalGainOffset_0/hdl/signalGainOffset_v1_0_S00_AXI.v" \
"../../../../laserLockingSimulator.gen/sources_1/ip/signalGainOffset_0/hdl/signalGainOffset.v" \
"../../../../laserLockingSimulator.gen/sources_1/ip/signalGainOffset_0/hdl/signalGainOffset_v1_0.v" \
"../../../../laserLockingSimulator.gen/sources_1/ip/signalGainOffset_0/sim/signalGainOffset_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
