<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4845" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4845{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4845{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4845{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4845{left:89px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_4845{left:174px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_4845{left:344px;bottom:1049px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_4845{left:101px;bottom:1027px;letter-spacing:-0.12px;}
#t8_4845{left:102px;bottom:1010px;letter-spacing:-0.14px;}
#t9_4845{left:232px;bottom:1010px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ta_4845{left:469px;bottom:1010px;letter-spacing:-0.15px;}
#tb_4845{left:648px;bottom:1010px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tc_4845{left:88px;bottom:985px;letter-spacing:-0.17px;}
#td_4845{left:144px;bottom:985px;letter-spacing:-0.16px;}
#te_4845{left:86px;bottom:961px;letter-spacing:-0.17px;}
#tf_4845{left:147px;bottom:961px;letter-spacing:-0.12px;}
#tg_4845{left:190px;bottom:961px;letter-spacing:-0.16px;}
#th_4845{left:447px;bottom:961px;letter-spacing:-0.12px;}
#ti_4845{left:540px;bottom:961px;letter-spacing:-0.12px;}
#tj_4845{left:190px;bottom:936px;letter-spacing:-0.15px;}
#tk_4845{left:540px;bottom:936px;letter-spacing:-0.12px;}
#tl_4845{left:190px;bottom:912px;letter-spacing:-0.18px;}
#tm_4845{left:540px;bottom:912px;letter-spacing:-0.16px;}
#tn_4845{left:540px;bottom:891px;letter-spacing:-0.11px;}
#to_4845{left:540px;bottom:874px;letter-spacing:-0.11px;}
#tp_4845{left:190px;bottom:849px;letter-spacing:-0.2px;}
#tq_4845{left:540px;bottom:849px;letter-spacing:-0.14px;}
#tr_4845{left:540px;bottom:828px;letter-spacing:-0.11px;}
#ts_4845{left:540px;bottom:807px;letter-spacing:-0.11px;}
#tt_4845{left:190px;bottom:782px;letter-spacing:-0.18px;}
#tu_4845{left:540px;bottom:782px;letter-spacing:-0.15px;}
#tv_4845{left:540px;bottom:761px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tw_4845{left:540px;bottom:739px;letter-spacing:-0.11px;}
#tx_4845{left:190px;bottom:715px;letter-spacing:-0.2px;}
#ty_4845{left:540px;bottom:715px;letter-spacing:-0.13px;}
#tz_4845{left:190px;bottom:690px;letter-spacing:-0.2px;}
#t10_4845{left:540px;bottom:690px;letter-spacing:-0.13px;}
#t11_4845{left:87px;bottom:666px;letter-spacing:-0.18px;}
#t12_4845{left:143px;bottom:666px;letter-spacing:-0.17px;}
#t13_4845{left:190px;bottom:666px;letter-spacing:-0.14px;}
#t14_4845{left:447px;bottom:666px;letter-spacing:-0.12px;}
#t15_4845{left:540px;bottom:666px;letter-spacing:-0.12px;}
#t16_4845{left:540px;bottom:645px;letter-spacing:-0.12px;}
#t17_4845{left:540px;bottom:628px;letter-spacing:-0.11px;}
#t18_4845{left:540px;bottom:606px;letter-spacing:-0.11px;}
#t19_4845{left:87px;bottom:582px;letter-spacing:-0.16px;}
#t1a_4845{left:143px;bottom:582px;letter-spacing:-0.16px;}
#t1b_4845{left:190px;bottom:582px;letter-spacing:-0.17px;}
#t1c_4845{left:447px;bottom:582px;letter-spacing:-0.11px;}
#t1d_4845{left:540px;bottom:582px;letter-spacing:-0.12px;}
#t1e_4845{left:540px;bottom:561px;letter-spacing:-0.11px;}
#t1f_4845{left:87px;bottom:536px;letter-spacing:-0.16px;}
#t1g_4845{left:143px;bottom:536px;letter-spacing:-0.16px;}
#t1h_4845{left:190px;bottom:536px;letter-spacing:-0.17px;}
#t1i_4845{left:447px;bottom:536px;letter-spacing:-0.11px;}
#t1j_4845{left:540px;bottom:536px;letter-spacing:-0.12px;}
#t1k_4845{left:540px;bottom:515px;letter-spacing:-0.11px;}
#t1l_4845{left:87px;bottom:490px;letter-spacing:-0.18px;}
#t1m_4845{left:143px;bottom:490px;letter-spacing:-0.17px;}
#t1n_4845{left:190px;bottom:490px;letter-spacing:-0.13px;}
#t1o_4845{left:447px;bottom:490px;letter-spacing:-0.13px;}
#t1p_4845{left:540px;bottom:490px;letter-spacing:-0.11px;}
#t1q_4845{left:540px;bottom:469px;letter-spacing:-0.12px;}
#t1r_4845{left:540px;bottom:448px;letter-spacing:-0.11px;}
#t1s_4845{left:540px;bottom:431px;letter-spacing:-0.11px;}
#t1t_4845{left:190px;bottom:406px;}
#t1u_4845{left:540px;bottom:406px;letter-spacing:-0.15px;}
#t1v_4845{left:540px;bottom:385px;letter-spacing:-0.11px;}
#t1w_4845{left:540px;bottom:368px;letter-spacing:-0.12px;}
#t1x_4845{left:540px;bottom:351px;letter-spacing:-0.11px;}
#t1y_4845{left:540px;bottom:334px;letter-spacing:-0.14px;}
#t1z_4845{left:190px;bottom:310px;}
#t20_4845{left:540px;bottom:310px;letter-spacing:-0.14px;}
#t21_4845{left:190px;bottom:286px;}
#t22_4845{left:540px;bottom:286px;letter-spacing:-0.16px;}
#t23_4845{left:190px;bottom:261px;}
#t24_4845{left:540px;bottom:261px;letter-spacing:-0.14px;}
#t25_4845{left:540px;bottom:240px;letter-spacing:-0.1px;word-spacing:-0.1px;}
#t26_4845{left:540px;bottom:223px;letter-spacing:-0.11px;}
#t27_4845{left:540px;bottom:202px;letter-spacing:-0.12px;}
#t28_4845{left:540px;bottom:185px;letter-spacing:-0.1px;}
#t29_4845{left:190px;bottom:160px;}
#t2a_4845{left:540px;bottom:160px;letter-spacing:-0.15px;}
#t2b_4845{left:540px;bottom:139px;letter-spacing:-0.11px;}
#t2c_4845{left:540px;bottom:122px;letter-spacing:-0.14px;}

.s1_4845{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4845{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4845{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4845{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_4845{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4845" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4845Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4845" style="-webkit-user-select: none;"><object width="935" height="1210" data="4845/4845.svg" type="image/svg+xml" id="pdf4845" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4845" class="t s1_4845">Vol. 4 </span><span id="t2_4845" class="t s1_4845">2-323 </span>
<span id="t3_4845" class="t s2_4845">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4845" class="t s3_4845">Table 2-46. </span><span id="t5_4845" class="t s3_4845">Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t6_4845" class="t s3_4845">Performance Hybrid Architecture </span>
<span id="t7_4845" class="t s4_4845">Register </span>
<span id="t8_4845" class="t s4_4845">Address </span><span id="t9_4845" class="t s4_4845">Register Name / Bit Fields </span><span id="ta_4845" class="t s4_4845">Scope </span><span id="tb_4845" class="t s4_4845">Bit Description </span>
<span id="tc_4845" class="t s4_4845">Hex </span><span id="td_4845" class="t s4_4845">Dec </span>
<span id="te_4845" class="t s5_4845">33H </span><span id="tf_4845" class="t s5_4845">51 </span><span id="tg_4845" class="t s5_4845">MSR_MEMORY_CTRL </span><span id="th_4845" class="t s5_4845">Core </span><span id="ti_4845" class="t s5_4845">Memory Control Register </span>
<span id="tj_4845" class="t s5_4845">26:0 </span><span id="tk_4845" class="t s5_4845">Reserved. </span>
<span id="tl_4845" class="t s5_4845">27 </span><span id="tm_4845" class="t s5_4845">UC_STORE_THROTTLE </span>
<span id="tn_4845" class="t s5_4845">If set to 1, when enabled, the processor will only </span>
<span id="to_4845" class="t s5_4845">allow one in-progress UC store at a time. </span>
<span id="tp_4845" class="t s5_4845">28 </span><span id="tq_4845" class="t s5_4845">UC_LOCK_DISABLE </span>
<span id="tr_4845" class="t s5_4845">If set to 1, a UC lock will cause a #GP(0) exception. </span>
<span id="ts_4845" class="t s5_4845">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="tt_4845" class="t s5_4845">29 </span><span id="tu_4845" class="t s5_4845">SPLIT_LOCK_DISABLE </span>
<span id="tv_4845" class="t s5_4845">If set to 1, a split lock will cause an #AC(0) exception. </span>
<span id="tw_4845" class="t s5_4845">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="tx_4845" class="t s5_4845">30 </span><span id="ty_4845" class="t s5_4845">Reserved. </span>
<span id="tz_4845" class="t s5_4845">31 </span><span id="t10_4845" class="t s5_4845">Reserved. </span>
<span id="t11_4845" class="t s5_4845">BCH </span><span id="t12_4845" class="t s5_4845">188 </span><span id="t13_4845" class="t s5_4845">IA32_MISC_PACKAGE_CTLS </span><span id="t14_4845" class="t s5_4845">Package </span><span id="t15_4845" class="t s5_4845">Power Filtering Control (R/W) </span>
<span id="t16_4845" class="t s5_4845">IA32_ARCH_CAPABILITIES[bit 10] enumerates </span>
<span id="t17_4845" class="t s5_4845">support for this MSR. </span>
<span id="t18_4845" class="t s5_4845">See Table 2-2. </span>
<span id="t19_4845" class="t s5_4845">C7H </span><span id="t1a_4845" class="t s5_4845">199 </span><span id="t1b_4845" class="t s5_4845">IA32_PMC6 </span><span id="t1c_4845" class="t s5_4845">Core </span><span id="t1d_4845" class="t s5_4845">General Performance Counter 6 (R/W) </span>
<span id="t1e_4845" class="t s5_4845">See Table 2-2. </span>
<span id="t1f_4845" class="t s5_4845">C8H </span><span id="t1g_4845" class="t s5_4845">200 </span><span id="t1h_4845" class="t s5_4845">IA32_PMC7 </span><span id="t1i_4845" class="t s5_4845">Core </span><span id="t1j_4845" class="t s5_4845">General Performance Counter 7 (R/W) </span>
<span id="t1k_4845" class="t s5_4845">See Table 2-2. </span>
<span id="t1l_4845" class="t s5_4845">CFH </span><span id="t1m_4845" class="t s5_4845">207 </span><span id="t1n_4845" class="t s5_4845">IA32_CORE_CAPABILITIES </span><span id="t1o_4845" class="t s5_4845">Package </span><span id="t1p_4845" class="t s5_4845">IA32 Core Capabilities Register (R/O) </span>
<span id="t1q_4845" class="t s5_4845">If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. </span>
<span id="t1r_4845" class="t s5_4845">This MSR provides an architectural enumeration </span>
<span id="t1s_4845" class="t s5_4845">function for model-specific behavior. </span>
<span id="t1t_4845" class="t s5_4845">0 </span><span id="t1u_4845" class="t s5_4845">STLB_QOS_SUPPORTED </span>
<span id="t1v_4845" class="t s5_4845">When set to 1, the STLB QoS feature is supported </span>
<span id="t1w_4845" class="t s5_4845">and the STLB QoS MSRs (1A8FH -1A97H) are </span>
<span id="t1x_4845" class="t s5_4845">accessible. When set to 0, access to these MSRs will </span>
<span id="t1y_4845" class="t s5_4845">#GP. </span>
<span id="t1z_4845" class="t s5_4845">1 </span><span id="t20_4845" class="t s5_4845">Reserved </span>
<span id="t21_4845" class="t s5_4845">2 </span><span id="t22_4845" class="t s5_4845">FUSA_SUPPORTED </span>
<span id="t23_4845" class="t s5_4845">3 </span><span id="t24_4845" class="t s5_4845">RSM_IN_CPL0_ONLY </span>
<span id="t25_4845" class="t s5_4845">When set to 1, the RSM instruction is only allowed in </span>
<span id="t26_4845" class="t s5_4845">CPL0 (#GP triggered in any CPL != 0). </span>
<span id="t27_4845" class="t s5_4845">When set to 0, then any CPL may execute the RSM </span>
<span id="t28_4845" class="t s5_4845">instruction. </span>
<span id="t29_4845" class="t s5_4845">4 </span><span id="t2a_4845" class="t s5_4845">UC_LOCK_DISABLE_SUPPORTED </span>
<span id="t2b_4845" class="t s5_4845">When read as 1, software can set bit 28 of </span>
<span id="t2c_4845" class="t s5_4845">MSR_MEMORY_CTRL (MSR address 33H). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
