{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655567325962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655567325963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 20:18:45 2022 " "Processing started: Sat Jun 18 20:18:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655567325963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567325963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accelerator -c Accelerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accelerator -c Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567325963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655567326228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655567326228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlleracc.v 1 1 " "Found 1 design units, including 1 entities, in source file controlleracc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerAcc " "Found entity 1: ControllerAcc" {  } { { "ControllerAcc.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/ControllerAcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "exp codes/exp codes/register18.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "exp codes/exp codes/register.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "exp codes/exp codes/mux2to1.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "exp codes/exp codes/multiplier.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "exp codes/exp codes/exponential.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "exp codes/exp codes/Datapath.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "exp codes/exp codes/Counter.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "exp codes/exp codes/Controller.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "exp codes/exp codes/adder.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accelerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accelerator " "Found entity 1: Accelerator" {  } { { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567331886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567331886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Accelerator " "Elaborating entity \"Accelerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655567332019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerAcc ControllerAcc:cntrl " "Elaborating entity \"ControllerAcc\" for hierarchy \"ControllerAcc:cntrl\"" {  } { { "Accelerator.bdf" "cntrl" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 440 32 224 584 "cntrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 ControllerAcc.v(10) " "Verilog HDL assignment warning at ControllerAcc.v(10): truncated value with size 7 to match size of target (6)" {  } { { "ControllerAcc.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/ControllerAcc.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655567332044 "|Accelerator|ControllerAcc:cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:exp " "Elaborating entity \"exponential\" for hierarchy \"exponential:exp\"" {  } { { "Accelerator.bdf" "exp" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 248 568 752 360 "exp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller exponential:exp\|controller:control " "Elaborating entity \"controller\" for hierarchy \"exponential:exp\|controller:control\"" {  } { { "exp codes/exp codes/exponential.v" "control" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath exponential:exp\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"exponential:exp\|datapath:dP\"" {  } { { "exp codes/exp codes/exponential.v" "dP" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:exp\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:exp\|datapath:dP\|register:regx\"" {  } { { "exp codes/exp codes/Datapath.v" "regx" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:exp\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:exp\|datapath:dP\|counter:count\"" {  } { { "exp codes/exp codes/Datapath.v" "count" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:exp\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:exp\|datapath:dP\|LUT:lut\"" {  } { { "exp codes/exp codes/Datapath.v" "lut" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332082 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332088 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:exp\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:exp\|datapath:dP\|mux2to1:mux\"" {  } { { "exp codes/exp codes/Datapath.v" "mux" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:exp\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:exp\|datapath:dP\|multiplier:mult\"" {  } { { "exp codes/exp codes/Datapath.v" "mult" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:exp\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:exp\|datapath:dP\|adder:add\"" {  } { { "exp codes/exp codes/Datapath.v" "add" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:exp\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:exp\|datapath:dP\|register18:rres\"" {  } { { "exp codes/exp codes/Datapath.v" "rres" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"Rom:rom\"" {  } { { "Accelerator.bdf" "rom" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "altsyncram_component" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file File.mif " "Parameter \"init_file\" = \"File.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332240 ""}  } { { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655567332240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ql91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ql91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ql91 " "Found entity 1: altsyncram_ql91" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567332285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ql91 Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated " "Elaborating entity \"altsyncram_ql91\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo\"" {  } { { "Accelerator.bdf" "fifo" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 264 824 1000 432 "fifo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567332447 ""}  } { { "FIFO.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655567332447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pj21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pj21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pj21 " "Found entity 1: scfifo_pj21" {  } { { "db/scfifo_pj21.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/scfifo_pj21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567332475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pj21 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated " "Elaborating entity \"scfifo_pj21\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q21 " "Found entity 1: a_dpfifo_0q21" {  } { { "db/a_dpfifo_0q21.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567332489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q21 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo " "Elaborating entity \"a_dpfifo_0q21\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\"" {  } { { "db/scfifo_pj21.tdf" "dpfifo" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/scfifo_pj21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_n4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_n4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_n4e " "Found entity 1: a_fefifo_n4e" {  } { { "db/a_fefifo_n4e.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_fefifo_n4e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567332502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_n4e FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state " "Elaborating entity \"a_fefifo_n4e\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state\"" {  } { { "db/a_dpfifo_0q21.tdf" "fifo_state" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567332542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_n4e.tdf" "count_usedw" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_fefifo_n4e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ahm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ahm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ahm1 " "Found entity 1: altsyncram_ahm1" {  } { { "db/altsyncram_ahm1.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ahm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567332575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ahm1 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|altsyncram_ahm1:FIFOram " "Elaborating entity \"altsyncram_ahm1\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|altsyncram_ahm1:FIFOram\"" {  } { { "db/a_dpfifo_0q21.tdf" "FIFOram" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567332613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567332613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0q21.tdf" "rd_ptr_count" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567332614 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "exponential:exp\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"exponential:exp\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "exp codes/exp codes/multiplier.v" "Mult0" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655567333198 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655567333198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "exp codes/exp codes/multiplier.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567333261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333261 ""}  } { { "exp codes/exp codes/multiplier.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655567333261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655567333292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567333292 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[12\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[8\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[6\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[11\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[9\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655567333379 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655567333379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655567333445 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655567333619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655567333849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655567333849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655567333977 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655567333977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655567333977 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655567333977 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1655567333977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655567333977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655567333990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 20:18:53 2022 " "Processing ended: Sat Jun 18 20:18:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655567333990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655567333990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655567333990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655567333990 ""}
