INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Wed Jan 03 23:38:32 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035ffg676-2 
Execute       create_platform xc7z035ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.295 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.386 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.399 sec.
Execute   set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
Execute     create_platform xc7z035ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 840.020 MB.
INFO: [HLS 200-10] Analyzing design file 'DynMap/DynMap_4HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling DynMap/DynMap_4HLS.cpp as C++
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang DynMap/DynMap_4HLS.cpp -foptimization-record-file=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.cpp.clang.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.cpp.clang.err.log 
Command       ap_eval done; 0.121 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top runOne -name=runOne 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/clang.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.198 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.176 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/all.directive.json -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.366 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.206 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.63 sec.
Execute         source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.775 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.158 sec.
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.clang.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.222 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.255 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/DynMap_4HLS.g.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.546 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.547 sec.
Execute       run_link_or_opt -opt -out D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=runOne -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=runOne -reflow-float-conversion -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.618 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.619 sec.
Execute       run_link_or_opt -out D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=runOne 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=runOne -mllvm -hls-db-dir -mllvm D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.696 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:20:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:52)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:26:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<113, 60, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<113>::ap_uint<113, false>(ap_int_base<113, false> const&)' into 'ap_int_base<113, false>::RType<113, false>::arg1 operator>><113, false>(ap_int_base<113, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<113, false>::operator==<113, false>(ap_int_base<113, false> const&) const' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<113, false>::RType<113, false>::arg1 operator>><113, false>(ap_int_base<113, false> const&, int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<113, false>::operator==<113, false>(ap_int_base<113, false> const&) const' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<113, false>::RType<113, false>::arg1 operator>><113, false>(ap_int_base<113, false> const&, int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<113, false>::ap_int_base(int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 8, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, 8, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, true>::ap_bit_ref(ap_int_base<8, true>*, int)' into 'ap_int_base<8, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::to_int() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator signed char() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1041:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<113, 60, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator signed char() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<113, 60, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, true>::operator=(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator[](int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, true>::operator=(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator[](int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 8, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<8, 8, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, double>(double, bool)' into '__hls_fptosi_double_i8' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'ceil' into 'calculate_startII()' (DynMap/DynMap_4HLS.cpp:750:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i8' into 'calculate_startII()' (DynMap/DynMap_4HLS.cpp:750:0)
INFO: [HLS 214-178] Inlining function 'char const& std::max<char>(char const&, char const&)' into 'calculate_startII()' (DynMap/DynMap_4HLS.cpp:750:0)
INFO: [HLS 214-178] Inlining function 'Bypass_XbarIn_Direction(char, char)' into 'BypassOptPlacement_Gen_Record()' (DynMap/DynMap_4HLS.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Bypass_XbarOut_Direction(char, char)' into 'BypassOptPlacement_Gen_Record()' (DynMap/DynMap_4HLS.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'DynamicPlacement_SrcTgtInit_BypassMode(char, char)' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'Update_BypassSrcInfo()' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'Caculate_SrcToTgt_Distance_BypassMode()' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'SrcToTgt_Distance_Satisfy_Topology_BypassMode()' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'PlacementDynamic_Record(char)' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'Calculate_CurToPred_Distance()' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'CurToPred_Distance_Satisfy_Topology()' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'bypassOptGen_and_Placement(char, char)' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'CurOptPotentialPlacement_List_LevelInfo_Gen()' into 'dynamic_placement_routing()' (DynMap/DynMap_4HLS.cpp:594:0)
INFO: [HLS 214-178] Inlining function 'kernel_shape_idx_generator(char, char)' into 'runOne(char)' (DynMap/DynMap_4HLS.cpp:777:0)
INFO: [HLS 214-178] Inlining function 'calculate_startII()' into 'runOne(char)' (DynMap/DynMap_4HLS.cpp:777:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.478 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.077 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top runOne -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.0.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.1.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.427 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.g.1.bc to D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.o.1.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (DynMap/DynMap_4HLS.cpp:54) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_3' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_5' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_6' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_7' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_8' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_9' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_1' (DynMap/DynMap_4HLS.cpp:187) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_233_3' (DynMap/DynMap_4HLS.cpp:233) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_4' (DynMap/DynMap_4HLS.cpp:280) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_5' (DynMap/DynMap_4HLS.cpp:272) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (DynMap/DynMap_4HLS.cpp:13) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (DynMap/DynMap_4HLS.cpp:33) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (DynMap/DynMap_4HLS.cpp:40) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_1' (DynMap/DynMap_4HLS.cpp:128) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_4' (DynMap/DynMap_4HLS.cpp:361) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (DynMap/DynMap_4HLS.cpp:451) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_470_5' (DynMap/DynMap_4HLS.cpp:470) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_480_7' (DynMap/DynMap_4HLS.cpp:478) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_498_9' (DynMap/DynMap_4HLS.cpp:498) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_508_10' (DynMap/DynMap_4HLS.cpp:508) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_518_12' (DynMap/DynMap_4HLS.cpp:516) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_14' (DynMap/DynMap_4HLS.cpp:562) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_577_16' (DynMap/DynMap_4HLS.cpp:575) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_611_4' (DynMap/DynMap_4HLS.cpp:612) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_5' (DynMap/DynMap_4HLS.cpp:618) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_624_6' (DynMap/DynMap_4HLS.cpp:624) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (DynMap/DynMap_4HLS.cpp:376) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_2' (DynMap/DynMap_4HLS.cpp:388) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_398_3' (DynMap/DynMap_4HLS.cpp:398) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_415_5' (DynMap/DynMap_4HLS.cpp:415) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_601_2' (DynMap/DynMap_4HLS.cpp:601) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_687_7' (DynMap/DynMap_4HLS.cpp:687) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_693_9' (DynMap/DynMap_4HLS.cpp:693) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_699_12' (DynMap/DynMap_4HLS.cpp:699) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_704_13' (DynMap/DynMap_4HLS.cpp:704) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_707_14' (DynMap/DynMap_4HLS.cpp:707) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_710_15' (DynMap/DynMap_4HLS.cpp:710) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_713_16' (DynMap/DynMap_4HLS.cpp:713) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_716_17' (DynMap/DynMap_4HLS.cpp:716) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_719_18' (DynMap/DynMap_4HLS.cpp:719) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_726_20' (DynMap/DynMap_4HLS.cpp:726) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_738_22' (DynMap/DynMap_4HLS.cpp:738) in function 'Reset' automatically.
INFO: [XFORM 203-102] Partitioning array 'bpsStride' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Tile2XY' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'potentialPlacement_wrAddr_List' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'potentialPlacement_wrAddr_List' in dimension 1 completely.
Command         transform done; 0.852 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:14:18) to (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:44:1) in function 'generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DynMap/DynMap_4HLS.cpp:532:18) to (DynMap/DynMap_4HLS.cpp:562:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DynMap/DynMap_4HLS.cpp:199:32) to (DynMap/DynMap_4HLS.cpp:233:27) in function 'BypassOptPlacement_Gen_Record'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DynMap/DynMap_4HLS.cpp:197:16) to (DynMap/DynMap_4HLS.cpp:249:23) in function 'BypassOptPlacement_Gen_Record'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<double>' into 'runOne' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7) automatically.
Command         transform done; 0.528 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 1.077 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.o.2.bc -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_608_3' (DynMap/DynMap_4HLS.cpp:608:36) in function 'dynamic_placement_routing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_4' (DynMap/DynMap_4HLS.cpp:415:41) in function 'dynamic_placement_routing' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_596_1' (DynMap/DynMap_4HLS.cpp:597:16) in function 'dynamic_placement_routing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (DynMap/DynMap_4HLS.cpp:320:24) in function 'RoutingAvailability_CheckPredecessor_and_Placement' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_288_1' (DynMap/DynMap_4HLS.cpp:291:9) in function 'RoutingAvailability_CheckPredecessor_and_Placement' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_339_3' (DynMap/DynMap_4HLS.cpp:337:18) in function 'RoutingAvailability_CheckPredecessor_and_Placement' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_314_1' (DynMap/DynMap_4HLS.cpp:317:14) in function 'RoutingAvailability_CheckPredecessor_and_Placement' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_686_6' (DynMap/DynMap_4HLS.cpp:686:36) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_685_5' (DynMap/DynMap_4HLS.cpp:685:32) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_692_8' (DynMap/DynMap_4HLS.cpp:692:32) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_698_11' (DynMap/DynMap_4HLS.cpp:698:37) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_697_10' (DynMap/DynMap_4HLS.cpp:697:33) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_724_19' (DynMap/DynMap_4HLS.cpp:724:33) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_736_21' (DynMap/DynMap_4HLS.cpp:736:33) in function 'Reset'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_438_3' (DynMap/DynMap_4HLS.cpp:438:40) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_2' (DynMap/DynMap_4HLS.cpp:437:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_429_1' (DynMap/DynMap_4HLS.cpp:429:32) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_6' (DynMap/DynMap_4HLS.cpp:477:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_497_8' (DynMap/DynMap_4HLS.cpp:497:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_11' (DynMap/DynMap_4HLS.cpp:515:41) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_13' (DynMap/DynMap_4HLS.cpp:532:18) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_574_15' (DynMap/DynMap_4HLS.cpp:574:41) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_199_2' (DynMap/DynMap_4HLS.cpp:199:32) in function 'BypassOptPlacement_Gen_Record'.
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:636:95)
INFO: [HLS 200-472] Inferring partial write operation for 'predOpt_idx_List' (DynMap/DynMap_4HLS.cpp:641:55)
INFO: [HLS 200-472] Inferring partial write operation for 'predecessors' (DynMap/DynMap_4HLS.cpp:642:51)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:391:71)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_occupy' (DynMap/DynMap_4HLS.cpp:6:51)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:7:56)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_values' (DynMap/DynMap_4HLS.cpp:8:54)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_done_values' (DynMap/DynMap_4HLS.cpp:9:39)
INFO: [HLS 200-472] Inferring partial write operation for 'bypassPreds' (DynMap/DynMap_4HLS.cpp:324:49)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:338:64)
INFO: [HLS 200-472] Inferring partial write operation for 'predecessors' (DynMap/DynMap_4HLS.cpp:675:25)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:678:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:63:69)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:71:68)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:77:66)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:85:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:96:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:104:66)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:110:68)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:118:69)
INFO: [HLS 200-472] Inferring partial write operation for 'potentialPlacement_AllPreds' (DynMap/DynMap_4HLS.cpp:460:79)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:487:75)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:525:79)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:584:79)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass' (DynMap/DynMap_4HLS.cpp:259:75)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass_occupy' (DynMap/DynMap_4HLS.cpp:260:95)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass_occupy' (DynMap/DynMap_4HLS.cpp:261:93)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_keys' (DynMap/DynMap_4HLS.cpp:262:76)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:263:78)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_keys' (DynMap/DynMap_4HLS.cpp:264:74)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_values' (DynMap/DynMap_4HLS.cpp:265:76)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_done_values' (DynMap/DynMap_4HLS.cpp:267:61)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:401:71)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:417:75)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass' (DynMap/DynMap_4HLS.cpp:688:47)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_occupy' (DynMap/DynMap_4HLS.cpp:694:44)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass_occupy' (DynMap/DynMap_4HLS.cpp:700:54)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_keys' (DynMap/DynMap_4HLS.cpp:705:47)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_values' (DynMap/DynMap_4HLS.cpp:708:49)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_keys' (DynMap/DynMap_4HLS.cpp:711:49)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:714:51)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_done_values' (DynMap/DynMap_4HLS.cpp:717:34)
INFO: [HLS 200-472] Inferring partial write operation for 'intersection' (DynMap/DynMap_4HLS.cpp:500:55)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:564:83)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:509:75)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:471:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:741:51)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:729:53)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_keys' (DynMap/DynMap_4HLS.cpp:720:47)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_keys' (DynMap/DynMap_4HLS.cpp:721:49)
Command         transform done; 1.423 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.425 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.974 sec.
Command     elaborate done; 11.721 sec.
Execute     ap_eval exec zip -j D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.135 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'runOne' ...
Execute       ap_set_top_model runOne 
Execute       get_model_list runOne -filter all-wo-channel -topdown 
Execute       preproc_iomode -model runOne 
Execute       preproc_iomode -model dynamic_placement_routing 
Execute       preproc_iomode -model RoutingAvailability_CheckPredecessor_and_Placement 
Execute       preproc_iomode -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       preproc_iomode -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       preproc_iomode -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       preproc_iomode -model BypassOptPlacement_Gen_Record 
Execute       preproc_iomode -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       preproc_iomode -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       preproc_iomode -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       preproc_iomode -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       preproc_iomode -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       preproc_iomode -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       preproc_iomode -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       preproc_iomode -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       preproc_iomode -model Reset 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_719_18 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_716_17 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_713_16 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_710_15 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_707_14 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_704_13 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       preproc_iomode -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       get_model_list runOne -filter all-wo-channel 
INFO-FLOW: Model list for configure: Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 Reset_Pipeline_VITIS_LOOP_704_13 Reset_Pipeline_VITIS_LOOP_707_14 Reset_Pipeline_VITIS_LOOP_710_15 Reset_Pipeline_VITIS_LOOP_713_16 Reset_Pipeline_VITIS_LOOP_716_17 Reset_Pipeline_VITIS_LOOP_719_18 Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 Reset dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 CurOptPotentialPlacement_List_BypassLess_Gen dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 BypassOptPlacement_Gen_Record Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 Dependency_Update_BypassMode_SrcTgt RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 RoutingAvailability_CheckPredecessor_and_Placement dynamic_placement_routing runOne
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_704_13 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_704_13 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_704_13 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_707_14 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_707_14 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_707_14 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_710_15 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_710_15 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_710_15 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_713_16 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_713_16 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_713_16 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_716_17 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_716_17 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_716_17 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_719_18 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_719_18 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_719_18 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
INFO-FLOW: Configuring Module : Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       apply_spec_resource_limit Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
INFO-FLOW: Configuring Module : Reset ...
Execute       set_default_model Reset 
Execute       apply_spec_resource_limit Reset 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
INFO-FLOW: Configuring Module : CurOptPotentialPlacement_List_BypassLess_Gen ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       apply_spec_resource_limit CurOptPotentialPlacement_List_BypassLess_Gen 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
INFO-FLOW: Configuring Module : dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       apply_spec_resource_limit dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
INFO-FLOW: Configuring Module : RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       apply_spec_resource_limit RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Configuring Module : RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       apply_spec_resource_limit RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
INFO-FLOW: Configuring Module : BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       apply_spec_resource_limit BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
INFO-FLOW: Configuring Module : BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       apply_spec_resource_limit BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
INFO-FLOW: Configuring Module : BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       apply_spec_resource_limit BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
INFO-FLOW: Configuring Module : BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       apply_spec_resource_limit BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
INFO-FLOW: Configuring Module : BypassOptPlacement_Gen_Record ...
Execute       set_default_model BypassOptPlacement_Gen_Record 
Execute       apply_spec_resource_limit BypassOptPlacement_Gen_Record 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
INFO-FLOW: Configuring Module : Dependency_Update_BypassMode_SrcTgt ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt 
Execute       apply_spec_resource_limit Dependency_Update_BypassMode_SrcTgt 
INFO-FLOW: Configuring Module : RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       apply_spec_resource_limit RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
INFO-FLOW: Configuring Module : RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       apply_spec_resource_limit RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
INFO-FLOW: Configuring Module : RoutingAvailability_CheckPredecessor_and_Placement ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement 
Execute       apply_spec_resource_limit RoutingAvailability_CheckPredecessor_and_Placement 
INFO-FLOW: Configuring Module : dynamic_placement_routing ...
Execute       set_default_model dynamic_placement_routing 
Execute       apply_spec_resource_limit dynamic_placement_routing 
INFO-FLOW: Configuring Module : runOne ...
Execute       set_default_model runOne 
Execute       apply_spec_resource_limit runOne 
INFO-FLOW: Model list for preprocess: Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 Reset_Pipeline_VITIS_LOOP_704_13 Reset_Pipeline_VITIS_LOOP_707_14 Reset_Pipeline_VITIS_LOOP_710_15 Reset_Pipeline_VITIS_LOOP_713_16 Reset_Pipeline_VITIS_LOOP_716_17 Reset_Pipeline_VITIS_LOOP_719_18 Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 Reset dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 CurOptPotentialPlacement_List_BypassLess_Gen dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 BypassOptPlacement_Gen_Record Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 Dependency_Update_BypassMode_SrcTgt RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 RoutingAvailability_CheckPredecessor_and_Placement dynamic_placement_routing runOne
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_704_13 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_704_13 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_704_13 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_704_13 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_707_14 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_707_14 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_707_14 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_707_14 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_710_15 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_710_15 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_710_15 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_710_15 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_713_16 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_713_16 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_713_16 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_713_16 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_716_17 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_716_17 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_716_17 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_716_17 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_719_18 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_719_18 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_719_18 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_719_18 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
INFO-FLOW: Preprocessing Module: Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 ...
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       cdfg_preprocess -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
INFO-FLOW: Preprocessing Module: Reset ...
Execute       set_default_model Reset 
Execute       cdfg_preprocess -model Reset 
Execute       rtl_gen_preprocess Reset 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
INFO-FLOW: Preprocessing Module: CurOptPotentialPlacement_List_BypassLess_Gen ...
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       cdfg_preprocess -model CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 ...
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       cdfg_preprocess -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
INFO-FLOW: Preprocessing Module: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       cdfg_preprocess -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Preprocessing Module: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       cdfg_preprocess -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
INFO-FLOW: Preprocessing Module: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       cdfg_preprocess -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
INFO-FLOW: Preprocessing Module: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       cdfg_preprocess -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
INFO-FLOW: Preprocessing Module: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       cdfg_preprocess -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
INFO-FLOW: Preprocessing Module: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 ...
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       cdfg_preprocess -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
INFO-FLOW: Preprocessing Module: BypassOptPlacement_Gen_Record ...
Execute       set_default_model BypassOptPlacement_Gen_Record 
Execute       cdfg_preprocess -model BypassOptPlacement_Gen_Record 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
INFO-FLOW: Preprocessing Module: Dependency_Update_BypassMode_SrcTgt ...
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt 
Execute       cdfg_preprocess -model Dependency_Update_BypassMode_SrcTgt 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt 
INFO-FLOW: Preprocessing Module: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       cdfg_preprocess -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
INFO-FLOW: Preprocessing Module: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       cdfg_preprocess -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
INFO-FLOW: Preprocessing Module: RoutingAvailability_CheckPredecessor_and_Placement ...
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement 
Execute       cdfg_preprocess -model RoutingAvailability_CheckPredecessor_and_Placement 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement 
INFO-FLOW: Preprocessing Module: dynamic_placement_routing ...
Execute       set_default_model dynamic_placement_routing 
Execute       cdfg_preprocess -model dynamic_placement_routing 
Execute       rtl_gen_preprocess dynamic_placement_routing 
INFO-FLOW: Preprocessing Module: runOne ...
Execute       set_default_model runOne 
Execute       cdfg_preprocess -model runOne 
Execute       rtl_gen_preprocess runOne 
WARNING: [SYN 201-107] Renaming port name 'runOne/idx_pd' to 'runOne/idx_pd_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 Reset_Pipeline_VITIS_LOOP_704_13 Reset_Pipeline_VITIS_LOOP_707_14 Reset_Pipeline_VITIS_LOOP_710_15 Reset_Pipeline_VITIS_LOOP_713_16 Reset_Pipeline_VITIS_LOOP_716_17 Reset_Pipeline_VITIS_LOOP_719_18 Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 Reset dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 CurOptPotentialPlacement_List_BypassLess_Gen dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 BypassOptPlacement_Gen_Record Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 Dependency_Update_BypassMode_SrcTgt RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 RoutingAvailability_CheckPredecessor_and_Placement dynamic_placement_routing runOne
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln688) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_692_8_VITIS_LOOP_693_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_692_8_VITIS_LOOP_693_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_704_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_704_13 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_704_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_704_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_704_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_704_13.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_704_13 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_704_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_704_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_707_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_707_14 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_707_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_707_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_707_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_707_14.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_707_14 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_707_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_707_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_710_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_710_15 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_710_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_710_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_710_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_710_15.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_710_15 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_710_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_710_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_713_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_713_16 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_713_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_713_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_713_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_713_16.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_713_16 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_713_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_713_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_716_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_716_17 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_716_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_716_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_716_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_716_17.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_716_17 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_716_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_716_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_719_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_719_18 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_719_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_719_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_719_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_719_18.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_719_18 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_719_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_719_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_19_VITIS_LOOP_726_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_724_19_VITIS_LOOP_726_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       schedule -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_736_21_VITIS_LOOP_738_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_736_21_VITIS_LOOP_738_22'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.sched.adb -f 
INFO-FLOW: Finish scheduling Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.
Execute       set_default_model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       bind -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.bind.adb -f 
INFO-FLOW: Finish binding Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reset 
Execute       schedule -model Reset 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.sched.adb -f 
INFO-FLOW: Finish scheduling Reset.
Execute       set_default_model Reset 
Execute       bind -model Reset 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.133 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.bind.adb -f 
INFO-FLOW: Finish binding Reset.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_601_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln602', DynMap/DynMap_4HLS.cpp:602)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_601_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_611_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln612', DynMap/DynMap_4HLS.cpp:612)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_611_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln619', DynMap/DynMap_4HLS.cpp:619)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_618_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_624_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln626', DynMap/DynMap_4HLS.cpp:626)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_624_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_453_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln454', DynMap/DynMap_4HLS.cpp:454)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_453_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_8_VITIS_LOOP_498_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_497_8_VITIS_LOOP_498_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_562_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_577_16'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln578', DynMap/DynMap_4HLS.cpp:578)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_577_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_508_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_508_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_518_12'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln519', DynMap/DynMap_4HLS.cpp:519)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_518_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_470_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_470_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_480_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln481', DynMap/DynMap_4HLS.cpp:481)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_480_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       schedule -model CurOptPotentialPlacement_List_BypassLess_Gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.sched.adb -f 
INFO-FLOW: Finish scheduling CurOptPotentialPlacement_List_BypassLess_Gen.
Execute       set_default_model CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       bind -model CurOptPotentialPlacement_List_BypassLess_Gen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.bind.adb -f 
INFO-FLOW: Finish binding CurOptPotentialPlacement_List_BypassLess_Gen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln378', DynMap/DynMap_4HLS.cpp:378)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_388_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln390', DynMap/DynMap_4HLS.cpp:390)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_388_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       schedule -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_415_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_415_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.
Execute       set_default_model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       bind -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       schedule -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln15', DynMap/DynMap_4HLS.cpp:15)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.sched.adb -f 
INFO-FLOW: Finish scheduling RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       bind -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.bind.adb -f 
INFO-FLOW: Finish binding RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln33', DynMap/DynMap_4HLS.cpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       schedule -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', DynMap/DynMap_4HLS.cpp:40)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.sched.adb -f 
INFO-FLOW: Finish scheduling RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       bind -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.bind.adb -f 
INFO-FLOW: Finish binding RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       schedule -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln189', DynMap/DynMap_4HLS.cpp:189)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_188_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.sched.adb -f 
INFO-FLOW: Finish scheduling BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       bind -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.bind.adb -f 
INFO-FLOW: Finish binding BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       schedule -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2_VITIS_LOOP_233_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln234', DynMap/DynMap_4HLS.cpp:234)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln234', DynMap/DynMap_4HLS.cpp:234)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-885] The II Violation in module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3' (loop 'VITIS_LOOP_199_2_VITIS_LOOP_233_3'): Unable to schedule 'load' operation ('xDiff', DynMap/DynMap_4HLS.cpp:202) on array 'bpsStride_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'bpsStride_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_199_2_VITIS_LOOP_233_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.sched.adb -f 
INFO-FLOW: Finish scheduling BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       bind -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.bind.adb -f 
INFO-FLOW: Finish binding BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       schedule -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 13 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 14, loop 'VITIS_LOOP_249_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.sched.adb -f 
INFO-FLOW: Finish scheduling BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       bind -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.bind.adb -f 
INFO-FLOW: Finish binding BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       schedule -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln257', DynMap/DynMap_4HLS.cpp:257)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_255_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.sched.adb -f 
INFO-FLOW: Finish scheduling BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.
Execute       set_default_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       bind -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.bind.adb -f 
INFO-FLOW: Finish binding BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BypassOptPlacement_Gen_Record 
Execute       schedule -model BypassOptPlacement_Gen_Record 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.sched.adb -f 
INFO-FLOW: Finish scheduling BypassOptPlacement_Gen_Record.
Execute       set_default_model BypassOptPlacement_Gen_Record 
Execute       bind -model BypassOptPlacement_Gen_Record 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.143 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.bind.adb -f 
INFO-FLOW: Finish binding BypassOptPlacement_Gen_Record.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln54', DynMap/DynMap_4HLS.cpp:54)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln62', DynMap/DynMap_4HLS.cpp:62)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln70', DynMap/DynMap_4HLS.cpp:70)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_69_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln76', DynMap/DynMap_4HLS.cpp:76)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_75_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln84', DynMap/DynMap_4HLS.cpp:84)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_83_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln95', DynMap/DynMap_4HLS.cpp:95)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_94_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', DynMap/DynMap_4HLS.cpp:103)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_102_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln109', DynMap/DynMap_4HLS.cpp:109)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_108_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_9'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', DynMap/DynMap_4HLS.cpp:117)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_116_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt 
Execute       schedule -model Dependency_Update_BypassMode_SrcTgt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.sched.adb -f 
INFO-FLOW: Finish scheduling Dependency_Update_BypassMode_SrcTgt.
Execute       set_default_model Dependency_Update_BypassMode_SrcTgt 
Execute       bind -model Dependency_Update_BypassMode_SrcTgt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.bind.adb -f 
INFO-FLOW: Finish binding Dependency_Update_BypassMode_SrcTgt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       schedule -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln128', DynMap/DynMap_4HLS.cpp:128)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_127_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.sched.adb -f 
INFO-FLOW: Finish scheduling RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       bind -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.bind.adb -f 
INFO-FLOW: Finish binding RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       schedule -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_354_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('placement_dynamic_occupy_load', DynMap/DynMap_4HLS.cpp:356) on array 'placement_dynamic_occupy') in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 13, loop 'VITIS_LOOP_354_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.sched.adb -f 
INFO-FLOW: Finish scheduling RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       bind -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.bind.adb -f 
INFO-FLOW: Finish binding RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement 
Execute       schedule -model RoutingAvailability_CheckPredecessor_and_Placement 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln341) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.111 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.sched.adb -f 
INFO-FLOW: Finish scheduling RoutingAvailability_CheckPredecessor_and_Placement.
Execute       set_default_model RoutingAvailability_CheckPredecessor_and_Placement 
Execute       bind -model RoutingAvailability_CheckPredecessor_and_Placement 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.303 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.bind.adb -f 
INFO-FLOW: Finish binding RoutingAvailability_CheckPredecessor_and_Placement.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_placement_routing 
Execute       schedule -model dynamic_placement_routing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_placement_routing.
Execute       set_default_model dynamic_placement_routing 
Execute       bind -model dynamic_placement_routing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.217 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.451 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.bind.adb -f 
INFO-FLOW: Finish binding dynamic_placement_routing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runOne' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runOne 
Execute       schedule -model runOne 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.131 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.sched.adb -f 
INFO-FLOW: Finish scheduling runOne.
Execute       set_default_model runOne 
Execute       bind -model runOne 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.311 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.672 sec.
Execute       db_write -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.bind.adb -f 
INFO-FLOW: Finish binding runOne.
Execute       get_model_list runOne -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_704_13 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_707_14 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_710_15 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_713_16 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_716_17 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_719_18 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       rtl_gen_preprocess Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       rtl_gen_preprocess Reset 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       rtl_gen_preprocess CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       rtl_gen_preprocess dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       rtl_gen_preprocess BypassOptPlacement_Gen_Record 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       rtl_gen_preprocess Dependency_Update_BypassMode_SrcTgt 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       rtl_gen_preprocess RoutingAvailability_CheckPredecessor_and_Placement 
Execute       rtl_gen_preprocess dynamic_placement_routing 
Execute       rtl_gen_preprocess runOne 
INFO-FLOW: Model list for RTL generation: Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 Reset_Pipeline_VITIS_LOOP_704_13 Reset_Pipeline_VITIS_LOOP_707_14 Reset_Pipeline_VITIS_LOOP_710_15 Reset_Pipeline_VITIS_LOOP_713_16 Reset_Pipeline_VITIS_LOOP_716_17 Reset_Pipeline_VITIS_LOOP_719_18 Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 Reset dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 CurOptPotentialPlacement_List_BypassLess_Gen dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 BypassOptPlacement_Gen_Record Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 Dependency_Update_BypassMode_SrcTgt RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 RoutingAvailability_CheckPredecessor_and_Placement dynamic_placement_routing runOne
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' pipeline 'VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' pipeline 'VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_704_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_704_13 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_704_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_704_13 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_704_13 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_704_13 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_704_13 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_704_13 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_704_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_704_13 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_704_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_704_13 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_704_13 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_704_13 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_704_13 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_707_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_707_14 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_707_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_707_14 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_707_14 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_707_14 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_707_14 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_707_14 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_707_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_707_14 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_707_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_707_14 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_707_14 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_707_14 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_707_14 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_710_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_710_15 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_710_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_710_15 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_710_15 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_710_15 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_710_15 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_710_15 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_710_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_710_15 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_710_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_710_15 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_710_15 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_710_15 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_710_15 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_713_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_713_16 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_713_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_713_16 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_713_16 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_713_16 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_713_16 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_713_16 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_713_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_713_16 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_713_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_713_16 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_713_16 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_713_16 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_713_16 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_716_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_716_17 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_716_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_716_17 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_716_17 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_716_17 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_716_17 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_716_17 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_716_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_716_17 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_716_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_716_17 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_716_17 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_716_17 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_716_17 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_719_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_719_18 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_719_18' pipeline 'VITIS_LOOP_719_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_719_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_719_18 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_719_18 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_719_18 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_719_18 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_719_18 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_719_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_719_18 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_719_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_719_18 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_719_18 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_719_18 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_719_18 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kernels_values1_ROM_AUTO_1R' to 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20' pipeline 'VITIS_LOOP_724_19_VITIS_LOOP_726_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kernels_values1_ROM_AUTO_1R' to 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22' pipeline 'VITIS_LOOP_736_21_VITIS_LOOP_738_22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       gen_rtl Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
Execute       syn_report -csynth -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.adb 
Execute       db_write -model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Reset -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reset -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Reset 
Execute       gen_rtl Reset -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Reset 
Execute       syn_report -csynth -model Reset -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Reset -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Reset_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Reset -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.136 sec.
Execute       db_write -model Reset -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.adb 
Execute       db_write -model Reset -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Reset -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_placement_static_kernels_values_ROM_AUTO_1R' to 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_placement_static_kernels_dEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocated_tiles_shapes_values_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' pipeline 'VITIS_LOOP_497_8_VITIS_LOOP_498_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_allocated_tiles_shapes_values_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_allocfYi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' pipeline 'VITIS_LOOP_562_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10' pipeline 'VITIS_LOOP_508_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5' pipeline 'VITIS_LOOP_470_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CurOptPotentialPlacement_List_BypassLess_Gen -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'potentialPlacement_wrAddr_List_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'potentialPlacement_wrAddr_List_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_AUTO_1R1W' to 'CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       gen_rtl CurOptPotentialPlacement_List_BypassLess_Gen -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen 
Execute       syn_report -csynth -model CurOptPotentialPlacement_List_BypassLess_Gen -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CurOptPotentialPlacement_List_BypassLess_Gen -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/CurOptPotentialPlacement_List_BypassLess_Gen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CurOptPotentialPlacement_List_BypassLess_Gen -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.184 sec.
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.adb 
Execute       db_write -model CurOptPotentialPlacement_List_BypassLess_Gen -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CurOptPotentialPlacement_List_BypassLess_Gen -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2Level_keys_ROM_AUTO_1R' to 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3' pipeline 'VITIS_LOOP_398_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5' pipeline 'VITIS_LOOP_415_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       gen_rtl dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
Execute       syn_report -csynth -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.adb 
Execute       db_write -model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
Execute       syn_report -csynth -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.adb 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
Execute       syn_report -csynth -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.adb 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
Execute       syn_report -csynth -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.adb 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsStride_0_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsStride_1_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tile_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_allocated_tiles_shapes_values_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_alloocq' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
Execute       syn_report -csynth -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.adb 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'srem_8ns_8ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
Execute       syn_report -csynth -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.adb 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5' pipeline 'VITIS_LOOP_255_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       gen_rtl BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
Execute       syn_report -csynth -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.adb 
Execute       db_write -model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BypassOptPlacement_Gen_Record -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl BypassOptPlacement_Gen_Record -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_BypassOptPlacement_Gen_Record 
Execute       gen_rtl BypassOptPlacement_Gen_Record -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_BypassOptPlacement_Gen_Record 
Execute       syn_report -csynth -model BypassOptPlacement_Gen_Record -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BypassOptPlacement_Gen_Record -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/BypassOptPlacement_Gen_Record_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BypassOptPlacement_Gen_Record -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.167 sec.
Execute       db_write -model BypassOptPlacement_Gen_Record -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.adb 
Execute       db_write -model BypassOptPlacement_Gen_Record -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BypassOptPlacement_Gen_Record -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dependency_Update_BypassMode_SrcTgt -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_Dependency_Update_BypassMode_SrcTgt 
Execute       gen_rtl Dependency_Update_BypassMode_SrcTgt -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_Dependency_Update_BypassMode_SrcTgt 
Execute       syn_report -csynth -model Dependency_Update_BypassMode_SrcTgt -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dependency_Update_BypassMode_SrcTgt -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/Dependency_Update_BypassMode_SrcTgt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dependency_Update_BypassMode_SrcTgt -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.adb 
Execute       db_write -model Dependency_Update_BypassMode_SrcTgt -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dependency_Update_BypassMode_SrcTgt -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
Execute       syn_report -csynth -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.adb 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'srem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
Execute       syn_report -csynth -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.adb 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RoutingAvailability_CheckPredecessor_and_Placement -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'RoutingAvailability_CheckPredecessor_and_Placement_placement_static_kernels_values_ROM_AUTO_1R' to 'RoutingAvailability_CheckPredecessor_and_Placement_placement_static_kernels_vpcA' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'bypassSrcOpt_keyIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassTgtOpt_keyIdx' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_7ns_8s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_8ns_8ns_7_12_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement'.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_RoutingAvailability_CheckPredecessor_and_Placement 
Execute       gen_rtl RoutingAvailability_CheckPredecessor_and_Placement -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement 
Execute       syn_report -csynth -model RoutingAvailability_CheckPredecessor_and_Placement -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RoutingAvailability_CheckPredecessor_and_Placement -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/RoutingAvailability_CheckPredecessor_and_Placement_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RoutingAvailability_CheckPredecessor_and_Placement -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.322 sec.
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.adb 
Execute       db_write -model RoutingAvailability_CheckPredecessor_and_Placement -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoutingAvailability_CheckPredecessor_and_Placement -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dynamic_placement_routing -top_prefix runOne_ -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'curOpt_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'predecessors_wrAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'predsNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROM_AUTO_1R' to 'dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'curOptPotentialPlacement_wrAddr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUTO_1R' to 'dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUTO_1R' to 'dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamic_placement_routing -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne_dynamic_placement_routing 
Execute       gen_rtl dynamic_placement_routing -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne_dynamic_placement_routing 
Execute       syn_report -csynth -model dynamic_placement_routing -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dynamic_placement_routing -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/dynamic_placement_routing_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dynamic_placement_routing -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.473 sec.
Execute       db_write -model dynamic_placement_routing -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.adb 
Execute       db_write -model dynamic_placement_routing -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamic_placement_routing -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runOne' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runOne -top_prefix  -sub_prefix runOne_ -mg_file D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'runOne/testCaseIdx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'runOne' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kernel_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shape_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'threshold' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'DynamicPlacement_II' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IDX_pd' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'idx_pd_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IDX_pd_modulo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IDX_pd_bypass' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassOptIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassOpt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassSrcOpt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassTgtOpt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'predTile1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassSrcTile' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassTgtTile' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dependency_forward' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dependency_backward' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassOpt_wrAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'CurOptPotentialPlacement_List_BypassLess_Gen_YChanges' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_8s_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runOne'.
Command       create_rtl_model done; 0.431 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 1.077 GB.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       gen_rtl runOne -istop -style xilinx -f -lang vhdl -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/vhdl/runOne 
Execute       gen_rtl runOne -istop -style xilinx -f -lang vlog -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/verilog/runOne 
Execute       syn_report -csynth -model runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/runOne_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/runOne_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.709 sec.
Execute       db_write -model runOne -f -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.adb 
Execute       db_write -model runOne -bindview -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runOne -p D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne 
Execute       export_constraint_db -f -tool general -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute       syn_report -designview -model runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.design.xml 
Command       syn_report done; 0.519 sec.
Execute       syn_report -csynthDesign -model runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model runOne -o D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks runOne 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain runOne 
INFO-FLOW: Model list for RTL component generation: Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 Reset_Pipeline_VITIS_LOOP_704_13 Reset_Pipeline_VITIS_LOOP_707_14 Reset_Pipeline_VITIS_LOOP_710_15 Reset_Pipeline_VITIS_LOOP_713_16 Reset_Pipeline_VITIS_LOOP_716_17 Reset_Pipeline_VITIS_LOOP_719_18 Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 Reset dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 CurOptPotentialPlacement_List_BypassLess_Gen dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 BypassOptPlacement_Gen_Record Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 Dependency_Update_BypassMode_SrcTgt RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 RoutingAvailability_CheckPredecessor_and_Placement dynamic_placement_routing runOne
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.compgen.tcl 
INFO-FLOW: Found component runOne_mac_muladd_4ns_7ns_7ns_10_4_1.
INFO-FLOW: Append model runOne_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_704_13] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_707_14] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_710_15] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_713_16] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_716_17] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_719_18] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.compgen.tcl 
INFO-FLOW: Found component runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R.
INFO-FLOW: Append model runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.compgen.tcl 
INFO-FLOW: Found component runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb.
INFO-FLOW: Append model runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.compgen.tcl 
INFO-FLOW: Found component runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud.
INFO-FLOW: Append model runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Reset] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.compgen.tcl 
INFO-FLOW: Found component runOne_mul_3ns_8ns_10_1_1.
INFO-FLOW: Append model runOne_mul_3ns_8ns_10_1_1
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.compgen.tcl 
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.compgen.tcl 
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.compgen.tcl 
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.compgen.tcl 
INFO-FLOW: Found component runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg.
INFO-FLOW: Append model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CurOptPotentialPlacement_List_BypassLess_Gen] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.compgen.tcl 
INFO-FLOW: Found component runOne_mul_7ns_8ns_15_1_1.
INFO-FLOW: Append model runOne_mul_7ns_8ns_15_1_1
INFO-FLOW: Found component runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j.
INFO-FLOW: Append model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
INFO-FLOW: Found component runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi.
INFO-FLOW: Append model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
INFO-FLOW: Found component runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC.
INFO-FLOW: Append model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
INFO-FLOW: Found component runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.compgen.tcl 
INFO-FLOW: Found component runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM.
INFO-FLOW: Append model runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO-FLOW: Handling components in module [RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Handling components in module [RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
INFO-FLOW: Handling components in module [BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.compgen.tcl 
INFO-FLOW: Handling components in module [BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.compgen.tcl 
INFO-FLOW: Found component runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW.
INFO-FLOW: Append model runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
INFO-FLOW: Found component runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6.
INFO-FLOW: Append model runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
INFO-FLOW: Found component runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg.
INFO-FLOW: Append model runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
INFO-FLOW: Handling components in module [BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.compgen.tcl 
INFO-FLOW: Found component runOne_srem_8ns_8ns_8_12_1.
INFO-FLOW: Append model runOne_srem_8ns_8ns_8_12_1
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.compgen.tcl 
INFO-FLOW: Found component runOne_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [BypassOptPlacement_Gen_Record] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.compgen.tcl 
INFO-FLOW: Found component runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R.
INFO-FLOW: Append model runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
INFO-FLOW: Found component runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R.
INFO-FLOW: Append model runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.compgen.tcl 
INFO-FLOW: Handling components in module [Dependency_Update_BypassMode_SrcTgt] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.compgen.tcl 
INFO-FLOW: Handling components in module [RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.compgen.tcl 
INFO-FLOW: Handling components in module [RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.compgen.tcl 
INFO-FLOW: Found component runOne_srem_8ns_8ns_7_12_1.
INFO-FLOW: Append model runOne_srem_8ns_8ns_7_12_1
INFO-FLOW: Handling components in module [RoutingAvailability_CheckPredecessor_and_Placement] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.compgen.tcl 
INFO-FLOW: Found component runOne_srem_8ns_8ns_7_12_seq_1.
INFO-FLOW: Append model runOne_srem_8ns_8ns_7_12_seq_1
INFO-FLOW: Found component runOne_mac_muladd_3ns_7ns_8s_10_4_1.
INFO-FLOW: Append model runOne_mac_muladd_3ns_7ns_8s_10_4_1
INFO-FLOW: Found component runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dynamic_placement_routing] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.compgen.tcl 
INFO-FLOW: Found component runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R.
INFO-FLOW: Append model runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
INFO-FLOW: Found component runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R.
INFO-FLOW: Append model runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
INFO-FLOW: Found component runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK.
INFO-FLOW: Append model runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
INFO-FLOW: Found component runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU.
INFO-FLOW: Append model runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
INFO-FLOW: Found component runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4.
INFO-FLOW: Append model runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
INFO-FLOW: Handling components in module [runOne] ... 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.tcl 
INFO-FLOW: Found component runOne_ddiv_64ns_64ns_64_31_no_dsp_1.
INFO-FLOW: Append model runOne_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: Found component runOne_sitodp_32ns_64_5_no_dsp_1.
INFO-FLOW: Append model runOne_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: Found component runOne_mul_8s_10ns_18_1_1.
INFO-FLOW: Append model runOne_mul_8s_10ns_18_1_1
INFO-FLOW: Found component runOne_srem_8s_5ns_8_12_seq_1.
INFO-FLOW: Append model runOne_srem_8s_5ns_8_12_seq_1
INFO-FLOW: Found component runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R.
INFO-FLOW: Append model runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
INFO-FLOW: Found component runOne_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model runOne_mask_table_ROM_AUTO_1R
INFO-FLOW: Found component runOne_predecessors_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_predecessors_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_placement_dynamic_bypass_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_placement_dynamic_occupy_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_placement_done_values_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_placement_done_values_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_dependency_predecessor_values_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_dependency_predecessor_values_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_dependency_successor_values_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_dependency_successor_values_RAM_AUTO_1R1W
INFO-FLOW: Found component runOne_curOptPotentialPlacement_RAM_AUTO_1R1W.
INFO-FLOW: Append model runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_704_13
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_707_14
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_710_15
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_713_16
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_716_17
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_719_18
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
INFO-FLOW: Append model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
INFO-FLOW: Append model Reset
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
INFO-FLOW: Append model CurOptPotentialPlacement_List_BypassLess_Gen
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
INFO-FLOW: Append model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
INFO-FLOW: Append model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: Append model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
INFO-FLOW: Append model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
INFO-FLOW: Append model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
INFO-FLOW: Append model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
INFO-FLOW: Append model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
INFO-FLOW: Append model BypassOptPlacement_Gen_Record
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
INFO-FLOW: Append model Dependency_Update_BypassMode_SrcTgt
INFO-FLOW: Append model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
INFO-FLOW: Append model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
INFO-FLOW: Append model RoutingAvailability_CheckPredecessor_and_Placement
INFO-FLOW: Append model dynamic_placement_routing
INFO-FLOW: Append model runOne
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: runOne_mac_muladd_4ns_7ns_7ns_10_4_1 runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R runOne_flow_control_loop_pipe_sequential_init runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb runOne_flow_control_loop_pipe_sequential_init runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud runOne_flow_control_loop_pipe_sequential_init runOne_mul_3ns_8ns_10_1_1 runOne_flow_control_loop_pipe_sequential_init runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_mul_7ns_8ns_15_1_1 runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6 runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg runOne_srem_8ns_8ns_8_12_1 runOne_flow_control_loop_pipe_sequential_init runOne_flow_control_loop_pipe_sequential_init runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R runOne_srem_8ns_8ns_7_12_1 runOne_srem_8ns_8ns_7_12_seq_1 runOne_mac_muladd_3ns_7ns_8s_10_4_1 runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4 runOne_ddiv_64ns_64ns_64_31_no_dsp_1 runOne_sitodp_32ns_64_5_no_dsp_1 runOne_mul_8s_10ns_18_1_1 runOne_srem_8s_5ns_8_12_seq_1 runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R runOne_mask_table_ROM_AUTO_1R runOne_predecessors_RAM_AUTO_1R1W runOne_placement_dynamic_bypass_RAM_AUTO_1R1W runOne_placement_dynamic_occupy_RAM_AUTO_1R1W runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W runOne_placement_done_values_RAM_AUTO_1R1W runOne_dependency_predecessor_values_RAM_AUTO_1R1W runOne_dependency_successor_values_RAM_AUTO_1R1W runOne_curOptPotentialPlacement_RAM_AUTO_1R1W Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 Reset_Pipeline_VITIS_LOOP_704_13 Reset_Pipeline_VITIS_LOOP_707_14 Reset_Pipeline_VITIS_LOOP_710_15 Reset_Pipeline_VITIS_LOOP_713_16 Reset_Pipeline_VITIS_LOOP_716_17 Reset_Pipeline_VITIS_LOOP_719_18 Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 Reset dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 CurOptPotentialPlacement_List_BypassLess_Gen dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 BypassOptPlacement_Gen_Record Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 Dependency_Update_BypassMode_SrcTgt RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 RoutingAvailability_CheckPredecessor_and_Placement dynamic_placement_routing runOne
INFO-FLOW: Generating D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model runOne_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_mul_3ns_8ns_10_1_1
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_mul_7ns_8ns_15_1_1
INFO-FLOW: To file: write model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
INFO-FLOW: To file: write model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
INFO-FLOW: To file: write model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
INFO-FLOW: To file: write model runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
INFO-FLOW: To file: write model runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
INFO-FLOW: To file: write model runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
INFO-FLOW: To file: write model runOne_srem_8ns_8ns_8_12_1
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
INFO-FLOW: To file: write model runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
INFO-FLOW: To file: write model runOne_srem_8ns_8ns_7_12_1
INFO-FLOW: To file: write model runOne_srem_8ns_8ns_7_12_seq_1
INFO-FLOW: To file: write model runOne_mac_muladd_3ns_7ns_8s_10_4_1
INFO-FLOW: To file: write model runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
INFO-FLOW: To file: write model runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
INFO-FLOW: To file: write model runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
INFO-FLOW: To file: write model runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
INFO-FLOW: To file: write model runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
INFO-FLOW: To file: write model runOne_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: To file: write model runOne_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: To file: write model runOne_mul_8s_10ns_18_1_1
INFO-FLOW: To file: write model runOne_srem_8s_5ns_8_12_seq_1
INFO-FLOW: To file: write model runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
INFO-FLOW: To file: write model runOne_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model runOne_predecessors_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_placement_done_values_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_dependency_predecessor_values_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_dependency_successor_values_RAM_AUTO_1R1W
INFO-FLOW: To file: write model runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_704_13
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_707_14
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_710_15
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_713_16
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_716_17
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_719_18
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
INFO-FLOW: To file: write model Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
INFO-FLOW: To file: write model Reset
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
INFO-FLOW: To file: write model CurOptPotentialPlacement_List_BypassLess_Gen
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
INFO-FLOW: To file: write model dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
INFO-FLOW: To file: write model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: To file: write model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
INFO-FLOW: To file: write model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
INFO-FLOW: To file: write model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
INFO-FLOW: To file: write model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
INFO-FLOW: To file: write model BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
INFO-FLOW: To file: write model BypassOptPlacement_Gen_Record
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
INFO-FLOW: To file: write model Dependency_Update_BypassMode_SrcTgt
INFO-FLOW: To file: write model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
INFO-FLOW: To file: write model RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
INFO-FLOW: To file: write model RoutingAvailability_CheckPredecessor_and_Placement
INFO-FLOW: To file: write model dynamic_placement_routing
INFO-FLOW: To file: write model runOne
INFO-FLOW: Generating D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/vlog' tclDir='D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db' modelList='runOne_mac_muladd_4ns_7ns_7ns_10_4_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_3ns_8ns_10_1_1
runOne_flow_control_loop_pipe_sequential_init
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_7ns_8ns_15_1_1
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
runOne_srem_8ns_8ns_8_12_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
runOne_srem_8ns_8ns_7_12_1
runOne_srem_8ns_8ns_7_12_seq_1
runOne_mac_muladd_3ns_7ns_8s_10_4_1
runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
runOne_ddiv_64ns_64ns_64_31_no_dsp_1
runOne_sitodp_32ns_64_5_no_dsp_1
runOne_mul_8s_10ns_18_1_1
runOne_srem_8s_5ns_8_12_seq_1
runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
runOne_mask_table_ROM_AUTO_1R
runOne_predecessors_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
runOne_placement_done_values_RAM_AUTO_1R1W
runOne_dependency_predecessor_values_RAM_AUTO_1R1W
runOne_dependency_successor_values_RAM_AUTO_1R1W
runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
Reset_Pipeline_VITIS_LOOP_704_13
Reset_Pipeline_VITIS_LOOP_707_14
Reset_Pipeline_VITIS_LOOP_710_15
Reset_Pipeline_VITIS_LOOP_713_16
Reset_Pipeline_VITIS_LOOP_716_17
Reset_Pipeline_VITIS_LOOP_719_18
Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
Reset
dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
CurOptPotentialPlacement_List_BypassLess_Gen
dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
BypassOptPlacement_Gen_Record
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
Dependency_Update_BypassMode_SrcTgt
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
RoutingAvailability_CheckPredecessor_and_Placement
dynamic_placement_routing
runOne
' expOnly='0'
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Command       ap_source done; 0.119 sec.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Command       ap_source done; 0.106 sec.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.compgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info 
INFO: [RTMG 210-278] Implementing memory 'runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Command       ap_source done; 0.219 sec.
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.tcl 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'runOne_mask_table_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_predecessors_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_bypass_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_occupy_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_done_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_dependency_predecessor_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_dependency_successor_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'runOne_curOptPotentialPlacement_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute         ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Command       ap_source done; 0.338 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='runOne_mac_muladd_4ns_7ns_7ns_10_4_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_3ns_8ns_10_1_1
runOne_flow_control_loop_pipe_sequential_init
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_7ns_8ns_15_1_1
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
runOne_srem_8ns_8ns_8_12_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
runOne_srem_8ns_8ns_7_12_1
runOne_srem_8ns_8ns_7_12_seq_1
runOne_mac_muladd_3ns_7ns_8s_10_4_1
runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
runOne_ddiv_64ns_64ns_64_31_no_dsp_1
runOne_sitodp_32ns_64_5_no_dsp_1
runOne_mul_8s_10ns_18_1_1
runOne_srem_8s_5ns_8_12_seq_1
runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
runOne_mask_table_ROM_AUTO_1R
runOne_predecessors_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
runOne_placement_done_values_RAM_AUTO_1R1W
runOne_dependency_predecessor_values_RAM_AUTO_1R1W
runOne_dependency_successor_values_RAM_AUTO_1R1W
runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
Reset_Pipeline_VITIS_LOOP_704_13
Reset_Pipeline_VITIS_LOOP_707_14
Reset_Pipeline_VITIS_LOOP_710_15
Reset_Pipeline_VITIS_LOOP_713_16
Reset_Pipeline_VITIS_LOOP_716_17
Reset_Pipeline_VITIS_LOOP_719_18
Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
Reset
dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
CurOptPotentialPlacement_List_BypassLess_Gen
dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
BypassOptPlacement_Gen_Record
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
Dependency_Update_BypassMode_SrcTgt
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
RoutingAvailability_CheckPredecessor_and_Placement
dynamic_placement_routing
runOne
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute       sc_get_clocks runOne 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute       source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP runOne DATA {runOne {DEPTH 1 CHILDREN {Reset dynamic_placement_routing} BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_10ns_18_1_1_U342 SOURCE DynMap/DynMap_4HLS.cpp:778 VARIABLE mul_ln778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_fu_570_p2 SOURCE DynMap/DynMap_4HLS.cpp:778 VARIABLE sub_ln778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_1_fu_612_p2 SOURCE DynMap/DynMap_4HLS.cpp:778 VARIABLE sub_ln778_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln765_fu_680_p2 SOURCE DynMap/DynMap_4HLS.cpp:765 VARIABLE add_ln765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE DynMap/DynMap_4HLS.cpp:771 VARIABLE add_ln771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_549_p2 SOURCE DynMap/DynMap_4HLS.cpp:767 VARIABLE add_ln767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE DynMap/DynMap_4HLS.cpp:768 VARIABLE add_ln768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_549_p2 SOURCE DynMap/DynMap_4HLS.cpp:766 VARIABLE add_ln766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE DynMap/DynMap_4HLS.cpp:763 VARIABLE add_ln763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U339 SOURCE DynMap/DynMap_4HLS.cpp:754 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_V_1_fu_852_p2 SOURCE {r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:177} VARIABLE data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_1017_p2 SOURCE {r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513} VARIABLE add_ln513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_1031_p2 SOURCE {r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1364} VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_1099_p2 SOURCE {r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666} VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln797_fu_1192_p2 SOURCE DynMap/DynMap_4HLS.cpp:797 VARIABLE add_ln797 LOOP VITIS_LOOP_783_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME startII_5_fu_1198_p2 SOURCE DynMap/DynMap_4HLS.cpp:794 VARIABLE startII_5 LOOP VITIS_LOOP_783_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DFG_NodesCount_kernels_values_U SOURCE {} VARIABLE DFG_NodesCount_kernels_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME CGRA_NumTiles_shapes_values_U SOURCE {} VARIABLE CGRA_NumTiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME predecessors_U SOURCE {} VARIABLE predecessors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME placement_dynamic_bypass_U SOURCE {} VARIABLE placement_dynamic_bypass LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME placement_dynamic_occupy_U SOURCE {} VARIABLE placement_dynamic_occupy LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME placement_dynamic_bypass_occupy_U SOURCE {} VARIABLE placement_dynamic_bypass_occupy LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME placement_dynamic_dict_Opt2PC_keys_U SOURCE {} VARIABLE placement_dynamic_dict_Opt2PC_keys LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME placement_dynamic_dict_Opt2PC_values_U SOURCE {} VARIABLE placement_dynamic_dict_Opt2PC_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME placement_dynamic_dict_Opt2Tile_keys_U SOURCE {} VARIABLE placement_dynamic_dict_Opt2Tile_keys LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME placement_dynamic_dict_Opt2Tile_values_U SOURCE {} VARIABLE placement_dynamic_dict_Opt2Tile_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME placement_done_values_U SOURCE {} VARIABLE placement_done_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME placement_static_kernels_values_U SOURCE {} VARIABLE placement_static_kernels_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dependency_predecessor_values_U SOURCE {} VARIABLE dependency_predecessor_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dependency_successor_values_U SOURCE {} VARIABLE dependency_successor_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME curOptPotentialPlacement_U SOURCE {} VARIABLE curOptPotentialPlacement LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 2 BRAM 36 URAM 0}} Reset {DEPTH 2 CHILDREN {Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 Reset_Pipeline_VITIS_LOOP_704_13 Reset_Pipeline_VITIS_LOOP_707_14 Reset_Pipeline_VITIS_LOOP_710_15 Reset_Pipeline_VITIS_LOOP_713_16 Reset_Pipeline_VITIS_LOOP_716_17 Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 Reset_Pipeline_VITIS_LOOP_719_18} BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U24 SOURCE DynMap/DynMap_4HLS.cpp:727 VARIABLE mul_ln727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln674_fu_396_p2 SOURCE DynMap/DynMap_4HLS.cpp:674 VARIABLE add_ln674 LOOP VITIS_LOOP_674_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln677_fu_426_p2 SOURCE DynMap/DynMap_4HLS.cpp:677 VARIABLE add_ln677 LOOP VITIS_LOOP_677_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln724_fu_459_p2 SOURCE DynMap/DynMap_4HLS.cpp:724 VARIABLE add_ln724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln736_fu_488_p2 SOURCE DynMap/DynMap_4HLS.cpp:736 VARIABLE add_ln736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 11 URAM 0}} Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln685_1_fu_128_p2 SOURCE DynMap/DynMap_4HLS.cpp:685 VARIABLE add_ln685_1 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln685_fu_140_p2 SOURCE DynMap/DynMap_4HLS.cpp:685 VARIABLE add_ln685 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U1 SOURCE DynMap/DynMap_4HLS.cpp:688 VARIABLE mul_ln688 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln686_fu_223_p2 SOURCE DynMap/DynMap_4HLS.cpp:686 VARIABLE add_ln686 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U1 SOURCE DynMap/DynMap_4HLS.cpp:688 VARIABLE add_ln688 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln688_1_fu_280_p2 SOURCE DynMap/DynMap_4HLS.cpp:688 VARIABLE add_ln688_1 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_fu_254_p2 SOURCE DynMap/DynMap_4HLS.cpp:687 VARIABLE add_ln687 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln686_1_fu_164_p2 SOURCE DynMap/DynMap_4HLS.cpp:686 VARIABLE add_ln686_1 LOOP VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln692_1_fu_96_p2 SOURCE DynMap/DynMap_4HLS.cpp:692 VARIABLE add_ln692_1 LOOP VITIS_LOOP_692_8_VITIS_LOOP_693_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln692_fu_108_p2 SOURCE DynMap/DynMap_4HLS.cpp:692 VARIABLE add_ln692 LOOP VITIS_LOOP_692_8_VITIS_LOOP_693_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln694_fu_148_p2 SOURCE DynMap/DynMap_4HLS.cpp:694 VARIABLE add_ln694 LOOP VITIS_LOOP_692_8_VITIS_LOOP_693_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln693_fu_159_p2 SOURCE DynMap/DynMap_4HLS.cpp:693 VARIABLE add_ln693 LOOP VITIS_LOOP_692_8_VITIS_LOOP_693_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_1_fu_126_p2 SOURCE DynMap/DynMap_4HLS.cpp:697 VARIABLE add_ln697_1 LOOP VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_fu_144_p2 SOURCE DynMap/DynMap_4HLS.cpp:697 VARIABLE add_ln697 LOOP VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln698_fu_198_p2 SOURCE DynMap/DynMap_4HLS.cpp:698 VARIABLE add_ln698 LOOP VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln700_fu_230_p2 SOURCE DynMap/DynMap_4HLS.cpp:700 VARIABLE add_ln700 LOOP VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln700_1_fu_291_p2 SOURCE DynMap/DynMap_4HLS.cpp:700 VARIABLE add_ln700_1 LOOP VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln699_fu_236_p2 SOURCE DynMap/DynMap_4HLS.cpp:699 VARIABLE add_ln699 LOOP VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln698_1_fu_242_p2 SOURCE DynMap/DynMap_4HLS.cpp:698 VARIABLE add_ln698_1 LOOP VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_704_13 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln704_fu_62_p2 SOURCE DynMap/DynMap_4HLS.cpp:704 VARIABLE add_ln704 LOOP VITIS_LOOP_704_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_707_14 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln707_fu_62_p2 SOURCE DynMap/DynMap_4HLS.cpp:707 VARIABLE add_ln707 LOOP VITIS_LOOP_707_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_710_15 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln710_fu_62_p2 SOURCE DynMap/DynMap_4HLS.cpp:710 VARIABLE add_ln710 LOOP VITIS_LOOP_710_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_713_16 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_fu_62_p2 SOURCE DynMap/DynMap_4HLS.cpp:713 VARIABLE add_ln713 LOOP VITIS_LOOP_713_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_716_17 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln716_fu_62_p2 SOURCE DynMap/DynMap_4HLS.cpp:716 VARIABLE add_ln716 LOOP VITIS_LOOP_716_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln724_1_fu_136_p2 SOURCE DynMap/DynMap_4HLS.cpp:724 VARIABLE add_ln724_1 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_13_fu_148_p2 SOURCE DynMap/DynMap_4HLS.cpp:724 VARIABLE i_13 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln732_fu_267_p2 SOURCE DynMap/DynMap_4HLS.cpp:732 VARIABLE add_ln732 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_fu_200_p2 SOURCE DynMap/DynMap_4HLS.cpp:727 VARIABLE add_ln727 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_1_fu_225_p2 SOURCE DynMap/DynMap_4HLS.cpp:727 VARIABLE add_ln727_1 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln732_1_fu_276_p2 SOURCE DynMap/DynMap_4HLS.cpp:732 VARIABLE add_ln732_1 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_2_fu_234_p2 SOURCE DynMap/DynMap_4HLS.cpp:727 VARIABLE add_ln727_2 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln726_fu_176_p2 SOURCE DynMap/DynMap_4HLS.cpp:726 VARIABLE add_ln726 LOOP VITIS_LOOP_724_19_VITIS_LOOP_726_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dependency_predecessors_kernels_values1_U SOURCE {} VARIABLE dependency_predecessors_kernels_values1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 3 URAM 0}} Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln736_1_fu_140_p2 SOURCE DynMap/DynMap_4HLS.cpp:736 VARIABLE add_ln736_1 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_152_p2 SOURCE DynMap/DynMap_4HLS.cpp:736 VARIABLE i_11 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_fu_271_p2 SOURCE DynMap/DynMap_4HLS.cpp:744 VARIABLE add_ln744 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_fu_184_p2 SOURCE DynMap/DynMap_4HLS.cpp:739 VARIABLE add_ln739 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_1_fu_229_p2 SOURCE DynMap/DynMap_4HLS.cpp:739 VARIABLE add_ln739_1 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_1_fu_280_p2 SOURCE DynMap/DynMap_4HLS.cpp:744 VARIABLE add_ln744_1 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_2_fu_238_p2 SOURCE DynMap/DynMap_4HLS.cpp:739 VARIABLE add_ln739_2 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln738_fu_190_p2 SOURCE DynMap/DynMap_4HLS.cpp:738 VARIABLE add_ln738 LOOP VITIS_LOOP_736_21_VITIS_LOOP_738_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dependency_successors_kernels_values1_U SOURCE {} VARIABLE dependency_successors_kernels_values1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 7 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 7 URAM 0}} Reset_Pipeline_VITIS_LOOP_719_18 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_15_fu_109_p2 SOURCE DynMap/DynMap_4HLS.cpp:719 VARIABLE i_15 LOOP VITIS_LOOP_719_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln720_fu_119_p2 SOURCE DynMap/DynMap_4HLS.cpp:720 VARIABLE add_ln720 LOOP VITIS_LOOP_719_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME placement_static_kernels_values_U SOURCE {} VARIABLE placement_static_kernels_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} dynamic_placement_routing {DEPTH 2 CHILDREN {dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 CurOptPotentialPlacement_List_BypassLess_Gen dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 RoutingAvailability_CheckPredecessor_and_Placement dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5} BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U300 SOURCE DynMap/DynMap_4HLS.cpp:374 VARIABLE mul_ln374 LOOP VITIS_LOOP_596_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME placedOpts_Counter_2_fu_668_p2 SOURCE DynMap/DynMap_4HLS.cpp:659 VARIABLE placedOpts_Counter_2 LOOP VITIS_LOOP_596_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln602_fu_704_p2 SOURCE DynMap/DynMap_4HLS.cpp:602 VARIABLE add_ln602 LOOP VITIS_LOOP_596_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_720_p2 SOURCE DynMap/DynMap_4HLS.cpp:374 VARIABLE add_ln374 LOOP VITIS_LOOP_596_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_743_p2 SOURCE DynMap/DynMap_4HLS.cpp:608 VARIABLE i LOOP VITIS_LOOP_608_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln609_fu_753_p2 SOURCE DynMap/DynMap_4HLS.cpp:609 VARIABLE add_ln609 LOOP VITIS_LOOP_608_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln619_fu_814_p2 SOURCE DynMap/DynMap_4HLS.cpp:619 VARIABLE add_ln619 LOOP VITIS_LOOP_608_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln636_fu_852_p2 SOURCE DynMap/DynMap_4HLS.cpp:636 VARIABLE add_ln636 LOOP VITIS_LOOP_608_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln643_fu_827_p2 SOURCE DynMap/DynMap_4HLS.cpp:643 VARIABLE add_ln643 LOOP VITIS_LOOP_608_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dynamic_level_3_fu_946_p2 SOURCE DynMap/DynMap_4HLS.cpp:409 VARIABLE dynamic_level_3 LOOP VITIS_LOOP_408_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_974_p2 SOURCE DynMap/DynMap_4HLS.cpp:382 VARIABLE empty_83 LOOP VITIS_LOOP_408_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln415_fu_997_p2 SOURCE DynMap/DynMap_4HLS.cpp:415 VARIABLE add_ln415 LOOP VITIS_LOOP_408_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln596_fu_1014_p2 SOURCE DynMap/DynMap_4HLS.cpp:596 VARIABLE add_ln596 LOOP VITIS_LOOP_596_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME predOpt_idx_List_U SOURCE {} VARIABLE predOpt_idx_List LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME placement_static_Opt2Tile_kernels_values1_U SOURCE {} VARIABLE placement_static_Opt2Tile_kernels_values1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME placement_static_Tile2Level_values_U SOURCE {} VARIABLE placement_static_Tile2Level_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_Maxlevels_dynamic_shapes_values_U SOURCE {} VARIABLE allocated_tiles_Maxlevels_dynamic_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_levelsValidLen_shapes_values_U SOURCE {} VARIABLE allocated_tiles_levelsValidLen_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_levels_dynamic_shapes_values_U SOURCE {} VARIABLE allocated_tiles_levels_dynamic_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME Tile2XY_0_U SOURCE {} VARIABLE Tile2XY_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME Tile2XY_1_U SOURCE {} VARIABLE Tile2XY_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME xy2Tile_U SOURCE {} VARIABLE xy2Tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_shapes_values_U SOURCE {} VARIABLE allocated_tiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 9 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_87_p2 SOURCE {} VARIABLE i_1 LOOP VITIS_LOOP_601_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln602_1_fu_97_p2 SOURCE DynMap/DynMap_4HLS.cpp:602 VARIABLE add_ln602_1 LOOP VITIS_LOOP_601_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln611_fu_93_p2 SOURCE DynMap/DynMap_4HLS.cpp:611 VARIABLE add_ln611 LOOP VITIS_LOOP_611_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_fu_103_p2 SOURCE DynMap/DynMap_4HLS.cpp:612 VARIABLE add_ln612 LOOP VITIS_LOOP_611_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME placement_static_kernels_values_U SOURCE {} VARIABLE placement_static_kernels_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME predPredsNum_3_fu_87_p2 SOURCE DynMap/DynMap_4HLS.cpp:618 VARIABLE predPredsNum_3 LOOP VITIS_LOOP_618_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln619_1_fu_97_p2 SOURCE DynMap/DynMap_4HLS.cpp:619 VARIABLE add_ln619_1 LOOP VITIS_LOOP_618_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_103_p2 SOURCE DynMap/DynMap_4HLS.cpp:624 VARIABLE j_2 LOOP VITIS_LOOP_624_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln627_fu_113_p2 SOURCE DynMap/DynMap_4HLS.cpp:627 VARIABLE add_ln627 LOOP VITIS_LOOP_624_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen {DEPTH 3 CHILDREN {CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME potentialPlacement_AllPreds_U SOURCE DynMap/DynMap_4HLS.cpp:425 VARIABLE potentialPlacement_AllPreds LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME intersection_U SOURCE DynMap/DynMap_4HLS.cpp:496 VARIABLE intersection LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_42_fu_688_p2 SOURCE DynMap/DynMap_4HLS.cpp:429 VARIABLE i_42 LOOP VITIS_LOOP_429_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_764_p2 SOURCE DynMap/DynMap_4HLS.cpp:437 VARIABLE x LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_2_fu_791_p2 SOURCE DynMap/DynMap_4HLS.cpp:437 VARIABLE add_ln437_2 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_fu_797_p2 SOURCE DynMap/DynMap_4HLS.cpp:437 VARIABLE add_ln437 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_mid1_fu_862_p2 SOURCE DynMap/DynMap_4HLS.cpp:437 VARIABLE x_mid1 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_1_fu_895_p2 SOURCE DynMap/DynMap_4HLS.cpp:437 VARIABLE add_ln437_1 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_fu_908_p2 SOURCE DynMap/DynMap_4HLS.cpp:440 VARIABLE y LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_1_fu_913_p2 SOURCE DynMap/DynMap_4HLS.cpp:440 VARIABLE y_1 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_fu_953_p2 SOURCE DynMap/DynMap_4HLS.cpp:460 VARIABLE add_ln460 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME potentialPlacement_wrAddr_2_fu_963_p2 SOURCE DynMap/DynMap_4HLS.cpp:461 VARIABLE potentialPlacement_wrAddr_2 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln438_fu_969_p2 SOURCE DynMap/DynMap_4HLS.cpp:438 VARIABLE add_ln438 LOOP VITIS_LOOP_437_2_VITIS_LOOP_438_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_15_1_1_U100 SOURCE DynMap/DynMap_4HLS.cpp:497 VARIABLE mul_ln497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME predX_0_7_fu_1093_p2 SOURCE DynMap/DynMap_4HLS.cpp:540 VARIABLE predX_0_7 LOOP VITIS_LOOP_536_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME predX_0_8_fu_1104_p2 SOURCE DynMap/DynMap_4HLS.cpp:547 VARIABLE predX_0_8 LOOP VITIS_LOOP_536_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME predY_0_7_fu_1131_p2 SOURCE DynMap/DynMap_4HLS.cpp:551 VARIABLE predY_0_7 LOOP VITIS_LOOP_536_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME predY_0_8_fu_1142_p2 SOURCE DynMap/DynMap_4HLS.cpp:558 VARIABLE predY_0_8 LOOP VITIS_LOOP_536_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln561_fu_1180_p2 SOURCE DynMap/DynMap_4HLS.cpp:561 VARIABLE add_ln561 LOOP VITIS_LOOP_536_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_47_fu_1257_p2 SOURCE DynMap/DynMap_4HLS.cpp:574 VARIABLE i_47 LOOP VITIS_LOOP_574_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_619_p2 SOURCE DynMap/DynMap_4HLS.cpp:585 VARIABLE add_ln585 LOOP VITIS_LOOP_574_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_46_fu_1318_p2 SOURCE DynMap/DynMap_4HLS.cpp:515 VARIABLE i_46 LOOP VITIS_LOOP_515_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_619_p2 SOURCE DynMap/DynMap_4HLS.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_515_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_43_fu_1379_p2 SOURCE DynMap/DynMap_4HLS.cpp:477 VARIABLE i_43 LOOP VITIS_LOOP_477_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_619_p2 SOURCE DynMap/DynMap_4HLS.cpp:488 VARIABLE add_ln488 LOOP VITIS_LOOP_477_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME CGRA_NumTiles_shapes_values_U SOURCE {} VARIABLE CGRA_NumTiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_U SOURCE {} VARIABLE CurOptPotentialPlacement_List_BypassLess_Gen_XChanges LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_U SOURCE {} VARIABLE CurOptPotentialPlacement_List_BypassLess_Gen_YChanges LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_36_fu_84_p2 SOURCE DynMap/DynMap_4HLS.cpp:472 VARIABLE i_36 LOOP VITIS_LOOP_470_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_12_fu_99_p2 SOURCE DynMap/DynMap_4HLS.cpp:453 VARIABLE j_12 LOOP VITIS_LOOP_453_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_shapes_values_U SOURCE {} VARIABLE allocated_tiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln497_fu_192_p2 SOURCE DynMap/DynMap_4HLS.cpp:497 VARIABLE add_ln497 LOOP VITIS_LOOP_497_8_VITIS_LOOP_498_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_33_fu_201_p2 SOURCE DynMap/DynMap_4HLS.cpp:497 VARIABLE i_33 LOOP VITIS_LOOP_497_8_VITIS_LOOP_498_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_232_p2 SOURCE DynMap/DynMap_4HLS.cpp:499 VARIABLE add_ln499 LOOP VITIS_LOOP_497_8_VITIS_LOOP_498_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_fu_278_p2 SOURCE DynMap/DynMap_4HLS.cpp:501 VARIABLE add_ln501 LOOP VITIS_LOOP_497_8_VITIS_LOOP_498_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_9_fu_243_p2 SOURCE DynMap/DynMap_4HLS.cpp:498 VARIABLE j_9 LOOP VITIS_LOOP_497_8_VITIS_LOOP_498_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_31_fu_84_p2 SOURCE DynMap/DynMap_4HLS.cpp:510 VARIABLE i_31 LOOP VITIS_LOOP_508_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_29_fu_148_p2 SOURCE DynMap/DynMap_4HLS.cpp:562 VARIABLE i_29 LOOP VITIS_LOOP_562_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln565_fu_185_p2 SOURCE DynMap/DynMap_4HLS.cpp:565 VARIABLE add_ln565 LOOP VITIS_LOOP_562_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_shapes_values_U SOURCE {} VARIABLE allocated_tiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_93_p2 SOURCE DynMap/DynMap_4HLS.cpp:577 VARIABLE j_5 LOOP VITIS_LOOP_577_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_89_p2 SOURCE DynMap/DynMap_4HLS.cpp:518 VARIABLE j_7 LOOP VITIS_LOOP_518_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_11_fu_93_p2 SOURCE DynMap/DynMap_4HLS.cpp:480 VARIABLE j_11 LOOP VITIS_LOOP_480_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tileID_2_fu_92_p2 SOURCE DynMap/DynMap_4HLS.cpp:377 VARIABLE tileID_2 LOOP VITIS_LOOP_377_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME placement_static_Tile2Level_keys_U SOURCE {} VARIABLE placement_static_Tile2Level_keys LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_109_p2 SOURCE DynMap/DynMap_4HLS.cpp:388 VARIABLE i_7 LOOP VITIS_LOOP_388_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_116_p2 SOURCE DynMap/DynMap_4HLS.cpp:398 VARIABLE i_6 LOOP VITIS_LOOP_398_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_161_p2 SOURCE DynMap/DynMap_4HLS.cpp:402 VARIABLE add_ln402 LOOP VITIS_LOOP_398_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoutingAvailability_CheckPredecessor_and_Placement {DEPTH 3 CHILDREN {RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 BypassOptPlacement_Gen_Record Dependency_Update_BypassMode_SrcTgt RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bypassPreds_U SOURCE DynMap/DynMap_4HLS.cpp:313 VARIABLE bypassPreds LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME initial_IDX_pd_fu_735_p2 SOURCE DynMap/DynMap_4HLS.cpp:299 VARIABLE initial_IDX_pd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME upperLimit_fu_763_p2 SOURCE DynMap/DynMap_4HLS.cpp:303 VARIABLE upperLimit LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_814_p2 SOURCE DynMap/DynMap_4HLS.cpp:314 VARIABLE i_9 LOOP VITIS_LOOP_314_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_852_p2 SOURCE DynMap/DynMap_4HLS.cpp:319 VARIABLE j_3 LOOP VITIS_LOOP_319_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln20_fu_911_p2 SOURCE DynMap/DynMap_4HLS.cpp:20 VARIABLE sub_ln20 LOOP VITIS_LOOP_319_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_209_fu_922_p2 SOURCE DynMap/DynMap_4HLS.cpp:20 VARIABLE empty_209 LOOP VITIS_LOOP_319_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_fu_932_p2 SOURCE DynMap/DynMap_4HLS.cpp:21 VARIABLE sub_ln21 LOOP VITIS_LOOP_319_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_210_fu_943_p2 SOURCE DynMap/DynMap_4HLS.cpp:21 VARIABLE empty_210 LOOP VITIS_LOOP_319_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bypassPreds_wrAddr_2_fu_1028_p2 SOURCE DynMap/DynMap_4HLS.cpp:325 VARIABLE bypassPreds_wrAddr_2 LOOP VITIS_LOOP_319_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_1_fu_1044_p2 SOURCE DynMap/DynMap_4HLS.cpp:339 VARIABLE k_1 LOOP VITIS_LOOP_339_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_7ns_8s_10_4_1_U261 SOURCE DynMap/DynMap_4HLS.cpp:341 VARIABLE mul_ln341 LOOP VITIS_LOOP_339_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_7ns_8s_10_4_1_U261 SOURCE DynMap/DynMap_4HLS.cpp:341 VARIABLE add_ln341 LOOP VITIS_LOOP_339_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_fu_1232_p2 SOURCE DynMap/DynMap_4HLS.cpp:137 VARIABLE sub_ln137 LOOP VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_213_fu_1244_p2 SOURCE DynMap/DynMap_4HLS.cpp:137 VARIABLE empty_213 LOOP VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln138_fu_1258_p2 SOURCE DynMap/DynMap_4HLS.cpp:138 VARIABLE sub_ln138 LOOP VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_214_fu_1270_p2 SOURCE DynMap/DynMap_4HLS.cpp:138 VARIABLE empty_214 LOOP VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME upperLimit_2_fu_1380_p2 SOURCE DynMap/DynMap_4HLS.cpp:349 VARIABLE upperLimit_2 LOOP VITIS_LOOP_314_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_1432_p2 SOURCE DynMap/DynMap_4HLS.cpp:6 VARIABLE add_ln6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME placement_static_kernels_values_U SOURCE {} VARIABLE placement_static_kernels_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 3 URAM 0}} RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_106_p2 SOURCE DynMap/DynMap_4HLS.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_14_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_116_p2 SOURCE DynMap/DynMap_4HLS.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_120_p2 SOURCE DynMap/DynMap_4HLS.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BypassOptPlacement_Gen_Record {DEPTH 4 CHILDREN {BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_552_p2 SOURCE DynMap/DynMap_4HLS.cpp:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_564_p2 SOURCE DynMap/DynMap_4HLS.cpp:192 VARIABLE add_ln192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME upperLimit_fu_580_p2 SOURCE DynMap/DynMap_4HLS.cpp:194 VARIABLE upperLimit LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln192_fu_527_p2 SOURCE DynMap/DynMap_4HLS.cpp:192 VARIABLE sub_ln192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp25_cast_op_fu_796_p2 SOURCE DynMap/DynMap_4HLS.cpp:149 VARIABLE sel_tmp25_cast_op LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp42_op_fu_817_p2 SOURCE DynMap/DynMap_4HLS.cpp:149 VARIABLE sel_tmp42_op LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_882_p2 SOURCE DynMap/DynMap_4HLS.cpp:268 VARIABLE add_ln268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME Tile2XY_0_U SOURCE {} VARIABLE Tile2XY_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME Tile2XY_1_U SOURCE {} VARIABLE Tile2XY_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME CGRA_NumTiles_shapes_values_U SOURCE {} VARIABLE CGRA_NumTiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_shapes_values_U SOURCE {} VARIABLE allocated_tiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bypassSrcOptIdx_2_fu_85_p2 SOURCE DynMap/DynMap_4HLS.cpp:188 VARIABLE bypassSrcOptIdx_2 LOOP VITIS_LOOP_188_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_2_fu_368_p2 SOURCE DynMap/DynMap_4HLS.cpp:202 VARIABLE x_2 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_394_p2 SOURCE DynMap/DynMap_4HLS.cpp:202 VARIABLE empty LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_2_fu_402_p2 SOURCE DynMap/DynMap_4HLS.cpp:215 VARIABLE y_2 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_226_fu_428_p2 SOURCE DynMap/DynMap_4HLS.cpp:215 VARIABLE empty_226 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_1_fu_467_p2 SOURCE DynMap/DynMap_4HLS.cpp:199 VARIABLE add_ln199_1 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_348_p2 SOURCE DynMap/DynMap_4HLS.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_2_mid1_fu_476_p2 SOURCE DynMap/DynMap_4HLS.cpp:202 VARIABLE x_2_mid1 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_481_p2 SOURCE DynMap/DynMap_4HLS.cpp:202 VARIABLE p_mid1 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_2_mid1_fu_490_p2 SOURCE DynMap/DynMap_4HLS.cpp:215 VARIABLE y_2_mid1 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid112_fu_495_p2 SOURCE DynMap/DynMap_4HLS.cpp:215 VARIABLE p_mid112 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_50_fu_563_p2 SOURCE DynMap/DynMap_4HLS.cpp:233 VARIABLE i_50 LOOP VITIS_LOOP_199_2_VITIS_LOOP_233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bpsStride_0_U SOURCE {} VARIABLE bpsStride_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bpsStride_1_U SOURCE {} VARIABLE bpsStride_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME xy2Tile_U SOURCE {} VARIABLE xy2Tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME allocated_tiles_shapes_values_U SOURCE {} VARIABLE allocated_tiles_shapes_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME formerPC_fu_216_p2 SOURCE DynMap/DynMap_4HLS.cpp:251 VARIABLE formerPC LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_231_p2 SOURCE DynMap/DynMap_4HLS.cpp:252 VARIABLE add_ln252 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_251_p2 SOURCE DynMap/DynMap_4HLS.cpp:253 VARIABLE add_ln253 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_289_p2 SOURCE DynMap/DynMap_4HLS.cpp:280 VARIABLE add_ln280 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_1_fu_107_p2 SOURCE DynMap/DynMap_4HLS.cpp:257 VARIABLE add_ln257_1 LOOP VITIS_LOOP_255_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_90_p2 SOURCE DynMap/DynMap_4HLS.cpp:257 VARIABLE add_ln257 LOOP VITIS_LOOP_255_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt {DEPTH 4 CHILDREN {Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_297_p2 SOURCE DynMap/DynMap_4HLS.cpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_330_p2 SOURCE DynMap/DynMap_4HLS.cpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_355_p2 SOURCE DynMap/DynMap_4HLS.cpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_396_p2 SOURCE DynMap/DynMap_4HLS.cpp:84 VARIABLE add_ln84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_433_p2 SOURCE DynMap/DynMap_4HLS.cpp:95 VARIABLE add_ln95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_491_p2 SOURCE DynMap/DynMap_4HLS.cpp:109 VARIABLE add_ln109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_466_p2 SOURCE DynMap/DynMap_4HLS.cpp:103 VARIABLE add_ln103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_532_p2 SOURCE DynMap/DynMap_4HLS.cpp:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_85_p2 SOURCE DynMap/DynMap_4HLS.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_114_p2 SOURCE DynMap/DynMap_4HLS.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_124_p2 SOURCE DynMap/DynMap_4HLS.cpp:62 VARIABLE add_ln62_1 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_102_p2 SOURCE DynMap/DynMap_4HLS.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_112_p2 SOURCE DynMap/DynMap_4HLS.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_102_p2 SOURCE DynMap/DynMap_4HLS.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_112_p2 SOURCE DynMap/DynMap_4HLS.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_75_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_110_p2 SOURCE DynMap/DynMap_4HLS.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_120_p2 SOURCE DynMap/DynMap_4HLS.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_83_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_114_p2 SOURCE DynMap/DynMap_4HLS.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_124_p2 SOURCE DynMap/DynMap_4HLS.cpp:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_102_p2 SOURCE DynMap/DynMap_4HLS.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_102_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_112_p2 SOURCE DynMap/DynMap_4HLS.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_102_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_102_p2 SOURCE DynMap/DynMap_4HLS.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_108_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_112_p2 SOURCE DynMap/DynMap_4HLS.cpp:109 VARIABLE add_ln109_1 LOOP VITIS_LOOP_108_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_110_p2 SOURCE DynMap/DynMap_4HLS.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_116_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_120_p2 SOURCE DynMap/DynMap_4HLS.cpp:117 VARIABLE add_ln117_1 LOOP VITIS_LOOP_116_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_116_p2 SOURCE DynMap/DynMap_4HLS.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_fu_123_p2 SOURCE DynMap/DynMap_4HLS.cpp:356 VARIABLE add_ln356 LOOP VITIS_LOOP_354_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_fu_137_p2 SOURCE DynMap/DynMap_4HLS.cpp:361 VARIABLE add_ln361 LOOP VITIS_LOOP_354_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_116_p2 SOURCE DynMap/DynMap_4HLS.cpp:415 VARIABLE i_4 LOOP VITIS_LOOP_415_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_fu_131_p2 SOURCE DynMap/DynMap_4HLS.cpp:418 VARIABLE add_ln418 LOOP VITIS_LOOP_415_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.244 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for runOne.
INFO: [VLOG 209-307] Generating Verilog RTL for runOne.
Execute       syn_report -model runOne -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.15 MHz
Command     autosyn done; 24.131 sec.
Command   csynth_design done; 35.994 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 35.994 seconds; current allocated memory: 276.281 MB.
Command ap_source done; 36.51 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Wed Jan 03 23:39:21 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035ffg676-2 
Execute       create_platform xc7z035ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.298 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.391 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.402 sec.
Execute   set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
Execute     create_platform xc7z035ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design -wave_debug -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
INFO-FLOW: TB processing: D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/main.cpp D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.349 sec.
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
INFO-FLOW: TB processing: D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/DynMap_4HLS.cpp D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/DynMap_4HLS.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/DynMap_4HLS.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/DynMap_4HLS.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.325 sec.
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.304 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Wed Jan 03 23:45:44 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035ffg676-2 
Execute       create_platform xc7z035ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.293 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.387 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.399 sec.
Execute   set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
Execute     create_platform xc7z035ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
INFO-FLOW: TB processing: D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/main.cpp D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.352 sec.
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
INFO-FLOW: TB processing: D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/DynMap_4HLS.cpp D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/DynMap_4HLS.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/DynMap_4HLS.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/./sim/autowrap/testbench/DynMap_4HLS.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.332 sec.
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.121 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 52.543 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 67.498 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 67.498 seconds; current allocated memory: 281.230 MB.
Command ap_source done; 68.007 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Wed Jan 03 23:47:37 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035ffg676-2 
Execute       create_platform xc7z035ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.292 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.383 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.394 sec.
Execute   set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
Execute     create_platform xc7z035ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=runOne xml_exists=0
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=121 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='runOne_mac_muladd_4ns_7ns_7ns_10_4_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_3ns_8ns_10_1_1
runOne_flow_control_loop_pipe_sequential_init
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_7ns_8ns_15_1_1
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
runOne_srem_8ns_8ns_8_12_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
runOne_srem_8ns_8ns_7_12_1
runOne_srem_8ns_8ns_7_12_seq_1
runOne_mac_muladd_3ns_7ns_8s_10_4_1
runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
runOne_ddiv_64ns_64ns_64_31_no_dsp_1
runOne_sitodp_32ns_64_5_no_dsp_1
runOne_mul_8s_10ns_18_1_1
runOne_srem_8s_5ns_8_12_seq_1
runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
runOne_mask_table_ROM_AUTO_1R
runOne_predecessors_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
runOne_placement_done_values_RAM_AUTO_1R1W
runOne_dependency_predecessor_values_RAM_AUTO_1R1W
runOne_dependency_successor_values_RAM_AUTO_1R1W
runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
Reset_Pipeline_VITIS_LOOP_704_13
Reset_Pipeline_VITIS_LOOP_707_14
Reset_Pipeline_VITIS_LOOP_710_15
Reset_Pipeline_VITIS_LOOP_713_16
Reset_Pipeline_VITIS_LOOP_716_17
Reset_Pipeline_VITIS_LOOP_719_18
Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
Reset
dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
CurOptPotentialPlacement_List_BypassLess_Gen
dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
BypassOptPlacement_Gen_Record
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
Dependency_Update_BypassMode_SrcTgt
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
RoutingAvailability_CheckPredecessor_and_Placement
dynamic_placement_routing
runOne
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     sc_get_clocks runOne 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=runOne
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: failed result=1 D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 11.576 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.576 seconds; current allocated memory: 294.996 MB.
Command ap_source done; error code: 1; 12.076 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Thu Jan 04 10:44:14 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035-ffg676-2 
Execute       create_platform xc7z035-ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.308 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.411 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.425 sec.
Execute   set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
Execute     create_platform xc7z035-ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DynMap/solution1/directives.tcl 
Execute     set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=runOne xml_exists=1
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=121 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='runOne_mac_muladd_4ns_7ns_7ns_10_4_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_3ns_8ns_10_1_1
runOne_flow_control_loop_pipe_sequential_init
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_7ns_8ns_15_1_1
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
runOne_srem_8ns_8ns_8_12_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
runOne_srem_8ns_8ns_7_12_1
runOne_srem_8ns_8ns_7_12_seq_1
runOne_mac_muladd_3ns_7ns_8s_10_4_1
runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
runOne_ddiv_64ns_64ns_64_31_no_dsp_1
runOne_sitodp_32ns_64_5_no_dsp_1
runOne_mul_8s_10ns_18_1_1
runOne_srem_8s_5ns_8_12_seq_1
runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
runOne_mask_table_ROM_AUTO_1R
runOne_predecessors_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
runOne_placement_done_values_RAM_AUTO_1R1W
runOne_dependency_predecessor_values_RAM_AUTO_1R1W
runOne_dependency_successor_values_RAM_AUTO_1R1W
runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
Reset_Pipeline_VITIS_LOOP_704_13
Reset_Pipeline_VITIS_LOOP_707_14
Reset_Pipeline_VITIS_LOOP_710_15
Reset_Pipeline_VITIS_LOOP_713_16
Reset_Pipeline_VITIS_LOOP_716_17
Reset_Pipeline_VITIS_LOOP_719_18
Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
Reset
dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
CurOptPotentialPlacement_List_BypassLess_Gen
dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
BypassOptPlacement_Gen_Record
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
Dependency_Update_BypassMode_SrcTgt
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
RoutingAvailability_CheckPredecessor_and_Placement
dynamic_placement_routing
runOne
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     sc_get_clocks runOne 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=runOne
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: failed result=1 D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 13.327 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.327 seconds; current allocated memory: 242.574 MB.
Command ap_source done; error code: 1; 13.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Mon Jan 04 10:57:41 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035-ffg676-2 
Execute       create_platform xc7z035-ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 2.85 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.941 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.952 sec.
Execute   set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
Execute     create_platform xc7z035-ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DynMap/solution1/directives.tcl 
Execute     set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=runOne xml_exists=1
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=121 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='runOne_mac_muladd_4ns_7ns_7ns_10_4_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_3ns_8ns_10_1_1
runOne_flow_control_loop_pipe_sequential_init
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_7ns_8ns_15_1_1
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
runOne_srem_8ns_8ns_8_12_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
runOne_srem_8ns_8ns_7_12_1
runOne_srem_8ns_8ns_7_12_seq_1
runOne_mac_muladd_3ns_7ns_8s_10_4_1
runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
runOne_ddiv_64ns_64ns_64_31_no_dsp_1
runOne_sitodp_32ns_64_5_no_dsp_1
runOne_mul_8s_10ns_18_1_1
runOne_srem_8s_5ns_8_12_seq_1
runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
runOne_mask_table_ROM_AUTO_1R
runOne_predecessors_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
runOne_placement_done_values_RAM_AUTO_1R1W
runOne_dependency_predecessor_values_RAM_AUTO_1R1W
runOne_dependency_successor_values_RAM_AUTO_1R1W
runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
Reset_Pipeline_VITIS_LOOP_704_13
Reset_Pipeline_VITIS_LOOP_707_14
Reset_Pipeline_VITIS_LOOP_710_15
Reset_Pipeline_VITIS_LOOP_713_16
Reset_Pipeline_VITIS_LOOP_716_17
Reset_Pipeline_VITIS_LOOP_719_18
Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
Reset
dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
CurOptPotentialPlacement_List_BypassLess_Gen
dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
BypassOptPlacement_Gen_Record
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
Dependency_Update_BypassMode_SrcTgt
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
RoutingAvailability_CheckPredecessor_and_Placement
dynamic_placement_routing
runOne
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     sc_get_clocks runOne 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=runOne
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s DynMap/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file DynMap/solution1/impl/export.zip
Command   export_design done; 45.539 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 45.54 seconds; current allocated memory: 289.922 MB.
Command ap_source done; 48.602 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Thu Jan 04 11:04:12 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035-ffg676-2 
Execute       create_platform xc7z035-ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.318 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.416 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.428 sec.
Execute   set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
Execute     create_platform xc7z035-ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DynMap/solution1/directives.tcl 
Execute     set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
Execute   csim_design -clean -O -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.758 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.925 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.925 seconds; current allocated memory: 274.863 MB.
Command ap_source done; 9.471 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Thu Jan 04 11:08:52 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035-ffg676-2 
Execute       create_platform xc7z035-ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.312 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.404 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.417 sec.
Execute   set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
Execute     create_platform xc7z035-ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DynMap/solution1/directives.tcl 
Execute     set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
Execute   csim_design -clean -O -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.267 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.382 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 272.539 MB.
Command ap_source done; 1.911 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Thu Jan 04 11:10:09 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035-ffg676-2 
Execute       create_platform xc7z035-ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.304 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.396 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.409 sec.
Execute   set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
Execute     create_platform xc7z035-ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DynMap/solution1/directives.tcl 
Execute     set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
Execute   csim_design -clean -O -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.328 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.405 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.405 seconds; current allocated memory: 272.551 MB.
Command ap_source done; 1.925 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1 opened at Mon Jan 04 11:11:11 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z035-ffg676-2 
Execute       create_platform xc7z035-ffg676-2 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
Command       create_platform done; 0.294 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z035-ffg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.385 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.397 sec.
Execute   set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
Execute     create_platform xc7z035-ffg676-2 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DynMap/solution1/directives.tcl 
Execute     set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=runOne xml_exists=1
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=121 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='runOne_mac_muladd_4ns_7ns_7ns_10_4_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
runOne_flow_control_loop_pipe_sequential_init
runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_3ns_8ns_10_1_1
runOne_flow_control_loop_pipe_sequential_init
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_mul_7ns_8ns_15_1_1
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
runOne_srem_8ns_8ns_8_12_1
runOne_flow_control_loop_pipe_sequential_init
runOne_flow_control_loop_pipe_sequential_init
runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
runOne_srem_8ns_8ns_7_12_1
runOne_srem_8ns_8ns_7_12_seq_1
runOne_mac_muladd_3ns_7ns_8s_10_4_1
runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
runOne_ddiv_64ns_64ns_64_31_no_dsp_1
runOne_sitodp_32ns_64_5_no_dsp_1
runOne_mul_8s_10ns_18_1_1
runOne_srem_8s_5ns_8_12_seq_1
runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
runOne_mask_table_ROM_AUTO_1R
runOne_predecessors_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
runOne_placement_done_values_RAM_AUTO_1R1W
runOne_dependency_predecessor_values_RAM_AUTO_1R1W
runOne_dependency_successor_values_RAM_AUTO_1R1W
runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
Reset_Pipeline_VITIS_LOOP_704_13
Reset_Pipeline_VITIS_LOOP_707_14
Reset_Pipeline_VITIS_LOOP_710_15
Reset_Pipeline_VITIS_LOOP_713_16
Reset_Pipeline_VITIS_LOOP_716_17
Reset_Pipeline_VITIS_LOOP_719_18
Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
Reset
dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
CurOptPotentialPlacement_List_BypassLess_Gen
dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
BypassOptPlacement_Gen_Record
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
Dependency_Update_BypassMode_SrcTgt
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
RoutingAvailability_CheckPredecessor_and_Placement
dynamic_placement_routing
runOne
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_704_13.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_707_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_710_15.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_713_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_716_17.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_719_18.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Reset.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/CurOptPotentialPlacement_List_BypassLess_Gen.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/BypassOptPlacement_Gen_Record.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/Dependency_Update_BypassMode_SrcTgt.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/RoutingAvailability_CheckPredecessor_and_Placement.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/dynamic_placement_routing.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     sc_get_clocks runOne 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/misc/runOne_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to runOne
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=runOne
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.rtl_wrap.cfg.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.constraint.tcl 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/runOne.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z035-ffg676-2 -data names -quiet 
Execute     ap_part_info -name xc7z035-ffg676-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s DynMap/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file DynMap/solution1/impl/export.zip
Command   export_design done; 12.616 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.616 seconds; current allocated memory: 281.559 MB.
Command ap_source done; 13.121 sec.
Execute cleanup_all 
