- reset only upon edges of reset signal. Although divided, it's indeed clock signal after all. 
- reset must be lift from 0 to 1, in order to stimulate dclk. 