/u1/local/leonardo/bin/Linux/spectrum -file syn_rtl.txt 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2008b.3 (Release Production Release, compiled Dec  8 2008 at 13:18:31)
Copyright 1990-2008 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2008 Compuware Corporation

Checking Security ...
Info: setting process to typical
Info, Working Directory is now '/afs/slac.stanford.edu/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/out'
Info, History file moved to new working directory
Info, Log file moved to new working directory
Info: setting temp to 25
Info: setting voltage to 2.5
Info: setting max_fanout_load to 0.000000
Reading library file `/u1/local/leonardo/lib/tsmm025DL.syn`...
Warning: No temperature derating factors specified.
         Temperature specification ignored.
Warning: No voltage derating factors specified.
         Voltage specification ignored.
Warning: Invalid process 'typical' specified. Ignoring process specification.... 
Delays assume: Process=typical Temp= 25.0 C  Voltage=2.50 V  
Info: setting encoding to auto
Info: setting encoding to Gray
-- Reading file /u1/local/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /u/ey/rherbst/projects/w_si/cores/dig_core/rtl/reg_rw_32.vhd into library work
-- Reading file /u1/local/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library ieee
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /u1/local/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library ieee
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /u1/local/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library ieee
-- Loading entity reg_rw_32 into library work
-- Loading architecture reg_rw_32 of reg_rw_32 into library work
-- Reading vhdl file /u/ey/rherbst/projects/w_si/cores/dig_core/rtl/analog_control.vhd into library work
-- Loading entity analog_control into library work
-- Loading architecture analog_control of analog_control into library work
-- Reading vhdl file /u/ey/rherbst/projects/w_si/cores/dig_core/rtl/command_control.vhd into library work
-- Loading entity command_control into library work
-- Loading architecture command_control of command_control into library work
-- Reading vhdl file /u/ey/rherbst/projects/w_si/cores/dig_core/rtl/readout_control.vhd into library work
-- Loading entity readout_control into library work
-- Loading architecture readout_control of readout_control into library work
-- Reading vhdl file /u/ey/rherbst/projects/w_si/cores/dig_core/rtl/memory_array_control.vhd into library work
-- Loading entity memory_array_control into library work
-- Loading architecture memory_array_control of memory_array_control into library work
-- Compiling root entity memory_array_control(memory_array_control)
-- Compiling entity command_control(command_control)
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/command_control.vhd",line 598: Warning, index value 0 TO 63 could be out of prefix index constraint 21 DOWNTO 0.
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/command_control.vhd",line 606: Info, others clause is never selected for synthesis.
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/command_control.vhd",line 659: Info, others clause is never selected for synthesis.
-- Compiling entity reg_rw_32(reg_rw_32)
-- Compiling entity analog_control(analog_control)
-- Compiling entity readout_control(readout_control)
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/readout_control.vhd",line 150: Warning, index value 0 TO 511 could be out of prefix index constraint 20 DOWNTO 0.
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/readout_control.vhd",line 342: Warning, index value 0 TO 511 could be out of prefix index constraint 20 DOWNTO 0.
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1911
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1902
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1903
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1904
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1905
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1906
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1907
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1908
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1909
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1886_0
-- Start pre-optimization for design .work.command_control.command_control_unfold_4007
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/command_control.vhd", line 241:Info, Inferred counter instance 'cmd_cnt' of type 'counter_up_sclear_aclear_clock_6'
-- Start pre-optimization for design .work.analog_control.analog_control_unfold_3853
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/analog_control.vhd", line 176:Info, Inferred counter instance 'mst_cnt' of type 'counter_up_sclear_aclear_clock_16'
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/analog_control.vhd", line 183:Info, Inferred counter instance 'sub_cnt' of type 'counter_up_sclear_aclear_clock_16'
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/analog_control.vhd", line 557:Info, Inferred counter instance 'cal_cnt' of type 'counter_up_cnt_en_sclear_aclear_clock_12'
-- Start pre-optimization for design .work.readout_control.readout_control_unfold_4049
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/readout_control.vhd", line 178:Info, Inferred counter instance 'row_cnt' of type 'counter_up_cnt_en_sclear_aclear_clock_5'
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/readout_control.vhd", line 185:Info, Inferred counter instance 'col_cnt' of type 'counter_up_cnt_en_sclear_aclear_clock_5'
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/readout_control.vhd", line 192:Info, Inferred counter instance 'typ_cnt' of type 'counter_up_cnt_en_sclear_aclear_clock_4'
"/u/ey/rherbst/projects/w_si/cores/dig_core/rtl/readout_control.vhd", line 199:Info, Inferred counter instance 'st_cnt' of type 'counter_up_sclear_aclear_clock_9'
-- Start pre-optimization for design .work.memory_array_control.memory_array_control
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1911
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1902
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1903
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1904
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1905
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1906
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1907
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1908
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1909
-- Start pre-optimization for design .work.reg_rw_32.reg_rw_32_unfold_1886_0
-- Start pre-optimization for design .work.command_control.command_control_unfold_4007
-- Start pre-optimization for design .work.analog_control.analog_control_unfold_3853
-- Start pre-optimization for design .work.readout_control.readout_control_unfold_4049
-- Start pre-optimization for design .work.memory_array_control.memory_array_control
Info: setting input2register to 10.000000
Info: setting register2output to 10.000000
Info: setting register2register to 30.000000
-- Optimizing netlist .work.memory_array_control.memory_array_control
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
-- Start timing optimization for design .work.memory_array_control.memory_array_control

Initial Timing Optimization Statistics:
---------------------------------------

	Clock                  : Frequency
      ------------------------------------

	sysclk                 : 566.5 MHz


	Most Critical Slack    :    -1735.3
	Sum of Negative Slacks : -1263650.3
	Area                   :   172193.4

                                                             
Final Timing Optimization Statistics:
-------------------------------------

	Clock                  : Frequency
      ------------------------------------

	sysclk                 : 690.4 MHz


	Most Critical Slack    :    -1418.4
	Sum of Negative Slacks : -1277967.4
	Area                   :   191493.1

	Total time taken : 95 cpu secs
AutoWrite args are : -format Verilog memory_array_control.v
-- Writing file memory_array_control.v
AutoWrite args are : -format EDIF memory_array_control.edf
-- Writing file memory_array_control.edf
