Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Oct 15 21:59:06 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file lab8_elevator_control_control_sets_placed.rpt
| Design       : lab8_elevator_control
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+------------------+------------------+----------------+
|               Clock Signal               | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+------------------+------------------+----------------+
|  l2_control/lift_register_reg[3]_i_2_n_0 |               |                  |                1 |              1 |
|  clk_IBUF_BUFG                           |               |                  |                1 |              1 |
|  l1_control/lift_register_reg[3]_i_2_n_0 |               |                  |                1 |              1 |
|  l2_control/lift_register_reg[2]_i_2_n_0 |               |                  |                1 |              1 |
|  l1_control/lift_register_reg[2]_i_2_n_0 |               |                  |                1 |              1 |
|  l1_control/lift_register_reg[1]_i_2_n_0 |               |                  |                1 |              1 |
|  l2_control/lift_register_reg[1]_i_2_n_0 |               |                  |                1 |              1 |
|  display/clock                           |               |                  |                2 |              9 |
|  clk_IBUF_BUFG                           |               | display/clear    |                5 |             17 |
+------------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


