#ifndef JOS_KERN_E1000_H
#define JOS_KERN_E1000_H

#include <kern/pci.h>

#define E1000_VENDORID 0x8086
#define E1000_DEVICEID 0x100E
#define E1000_MAX_TX_NDESC 64
#define E1000_MAX_RX_NDESC 128
#define E1000_MAX_BUFLEN 2048 // also used for both receive and trasmit, we don't need to do it
#define E1000_MIN_BUFLEN 48
#define E1000_TIPG_DEFAULT 0x0060200A // default according to dev guide table 13-77

#define E1000_CTRL     0x00000  /* Device Control - RW */
#define E1000_CTRL_DUP 0x00004  /* Device Control Duplicate (Shadow) - RW */
#define E1000_STATUS   0x00008  /* Device Status - RO */
#define E1000_IMS      0x000D0  /* Interrupt Mask Set - RW */
#define E1000_RCTL     0x00100  /* RX Control - RW */
  /* Receive Control */
  #define E1000_RCTL_RST            0x00000001    /* Software reset */
  #define E1000_RCTL_EN             0x00000002    /* enable */
  #define E1000_RCTL_SBP            0x00000004    /* store bad packet */
  #define E1000_RCTL_UPE            0x00000008    /* unicast promiscuous enable */
  #define E1000_RCTL_MPE            0x00000010    /* multicast promiscuous enab */
  #define E1000_RCTL_LPE            0x00000020    /* long packet enable */
  #define E1000_RCTL_LBM_NO         0x00000000    /* no loopback mode */
  #define E1000_RCTL_LBM_MAC        0x00000040    /* MAC loopback mode */
  #define E1000_RCTL_LBM_SLP        0x00000080    /* serial link loopback mode */
  #define E1000_RCTL_LBM_TCVR       0x000000C0    /* tcvr loopback mode */
  #define E1000_RCTL_DTYP_MASK      0x00000C00    /* Descriptor type mask */
  #define E1000_RCTL_DTYP_PS        0x00000400    /* Packet Split descriptor */
  #define E1000_RCTL_RDMTS_HALF     0x00000000    /* rx desc min threshold size */
  #define E1000_RCTL_RDMTS_QUAT     0x00000100    /* rx desc min threshold size */
  #define E1000_RCTL_RDMTS_EIGTH    0x00000200    /* rx desc min threshold size */
  #define E1000_RCTL_MO_SHIFT       12            /* multicast offset shift */
  #define E1000_RCTL_MO_0           0x00000000    /* multicast offset 11:0 */
  #define E1000_RCTL_MO_1           0x00001000    /* multicast offset 12:1 */
  #define E1000_RCTL_MO_2           0x00002000    /* multicast offset 13:2 */
  #define E1000_RCTL_MO_3           0x00003000    /* multicast offset 15:4 */
  #define E1000_RCTL_MDR            0x00004000    /* multicast desc ring 0 */
  #define E1000_RCTL_BAM            0x00008000    /* broadcast enable */
  /* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */
  #define E1000_RCTL_SZ_2048        0x00000000    /* rx buffer size 2048 */
  #define E1000_RCTL_SZ_1024        0x00010000    /* rx buffer size 1024 */
  #define E1000_RCTL_SZ_512         0x00020000    /* rx buffer size 512 */
  #define E1000_RCTL_SZ_256         0x00030000    /* rx buffer size 256 */
  /* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */
  #define E1000_RCTL_SZ_16384       0x00010000    /* rx buffer size 16384 */
  #define E1000_RCTL_SZ_8192        0x00020000    /* rx buffer size 8192 */
  #define E1000_RCTL_SZ_4096        0x00030000    /* rx buffer size 4096 */
  #define E1000_RCTL_VFE            0x00040000    /* vlan filter enable */
  #define E1000_RCTL_CFIEN          0x00080000    /* canonical form enable */
  #define E1000_RCTL_CFI            0x00100000    /* canonical form indicator */
  #define E1000_RCTL_DPF            0x00400000    /* discard pause frames */
  #define E1000_RCTL_PMCF           0x00800000    /* pass MAC control frames */
  #define E1000_RCTL_BSEX           0x02000000    /* Buffer size extension */
  #define E1000_RCTL_SECRC          0x04000000    /* Strip Ethernet CRC */
#define E1000_RDBAL    0x02800  /* RX Descriptor Base Address Low - RW */
#define E1000_RDBAH    0x02804  /* RX Descriptor Base Address High - RW */
#define E1000_RDLEN    0x02808  /* RX Descriptor Length - RW */
#define E1000_RDH      0x02810  /* RX Descriptor Head - RW */
#define E1000_RDT      0x02818  /* RX Descriptor Tail - RW */
#define E1000_TCTL     0x00400  /* TX Control - RW */ // 4 byte
  #define E1000_TCTL_RST    0x00000001    /* software reset */
  #define E1000_TCTL_EN     0x00000002    /* enable tx */
  #define E1000_TCTL_BCE    0x00000004    /* busy check enable */
  #define E1000_TCTL_PSP    0x00000008    /* pad short packets */
  #define E1000_TCTL_CT     0x00000ff0    /* collision threshold */
  #define E1000_TCTL_COLD   0x003ff000    /* collision distance */
  #define E1000_TCTL_SWXOFF 0x00400000    /* SW Xoff transmission */
  #define E1000_TCTL_PBE    0x00800000    /* Packet Burst Enable */
  #define E1000_TCTL_RTLC   0x01000000    /* Re-transmit on late collision */
  #define E1000_TCTL_NRTU   0x02000000    /* No Re-transmit on underrun */
  #define E1000_TCTL_MULR   0x10000000    /* Multiple request support */
#define E1000_TCTL_EXT 0x00404  /* Extended TX Control - RW */
#define E1000_TIPG     0x00410  /* TX Inter-packet gap -RW */ // 4 bytes
#define E1000_TDBAL    0x03800  /* TX Descriptor Base Address Low - RW */
#define E1000_TDBAH    0x03804  /* TX Descriptor Base Address High - RW */
#define E1000_TDLEN    0x03808  /* TX Descriptor Length - RW */
#define E1000_TDH      0x03810  /* TX Descriptor Head - RW */
#define E1000_TDT      0x03818  /* TX Descripotr Tail - RW */
#define E1000_MTA      0x05200  /* Multicast Table Array - RW Array */
#define E1000_RA       0x05400  /* Receive Address - RW Array */

#define E1000_TCTL_CT_SHIFT 4
#define E1000_TCTL_COLD_SHIFT 12

/* Transmit Descriptor bit definitions */
#define E1000_TXD_CMD_EOP 0x01
#define E1000_TXD_CMD_IFCS 0x02
#define E1000_TXD_CMD_IC 0x04
#define E1000_TXD_CMD_RS 0x08
#define E1000_TXD_CMD_RPS 0x10
#define E1000_TXD_CMD_DEXT 0x20
#define E1000_TXD_CMD_VLE 0x40
#define E1000_TXD_CMD_IDE 0x80
#define E1000_TXD_STAT_DD 0x1
#define E1000_TXD_STAT_EC 0x2
#define E1000_TXD_STAT_LC 0x4
#define E1000_TXD_STAT_TU 0x8

#define E1000_RXD_STAT_DD       0x01    /* Descriptor Done */
#define E1000_RXD_STAT_EOP      0x02    /* End of Packet */
#define E1000_RXD_STAT_IXSM     0x04    /* Ignore checksum */
#define E1000_RXD_STAT_VP       0x08    /* IEEE VLAN Packet */
#define E1000_RXD_STAT_UDPCS    0x10    /* UDP xsum caculated */
#define E1000_RXD_STAT_TCPCS    0x20    /* TCP xsum calculated */
#define E1000_RXD_STAT_IPCS     0x40    /* IP xsum calculated */
#define E1000_RXD_STAT_PIF      0x80    /* passed in-exact filter */

struct tx_desc
{
	uint32_t addr;
	uint32_t addr64; // for 64 bit machine, always 0 for us
	uint16_t length;
	uint8_t cso;
	uint8_t cmd;
	uint8_t status;
	uint8_t css;
	uint16_t special;
} __attribute__((__packed__));

struct rx_desc {
    uint32_t addr; /* Address of the descriptor's data buffer */
		uint32_t addr64;
    uint16_t length;     /* Length of data DMAed into data buffer */
    uint16_t csum;       /* Packet checksum */
    uint8_t status;      /* Descriptor status */
    uint8_t errors;      /* Descriptor Errors */
    uint16_t special;
} __attribute__((__packed__));

int e1000_init(struct pci_func *pcif);
int e1000_transmit(void *buf, uint32_t len);
int e1000_receive(void *buf, uint32_t len);

#endif  // SOL >= 6
