# Copyright (C) 2023  AGH University of Science and Technology
# MTM UEC2
# Author: Piotr Kaczmarczyk
#
# Description:
# List of files defining the modules used during the test.
# Specify the file paths relative to THIS file.
# For syntax detail see AMD Xilinx UG 900:
# https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation/Project-File-.prj-Syntax


sv work     ../../rtl/decode.sv \
            ../../rtl/imem.sv \
            ../../rtl/top_micro.sv \
            ../../rtl/output_sig.sv \
            micro_test_tb.sv

verilog work ../common/glbl.v \
    ../../fpga/rtl/clk_wiz_0_clk_wiz.v \
    ../../rtl/adder.v \
    ../../rtl/alu.v \
    ../../rtl/branch_ctl.v \
    ../../rtl/control_unit.v \
    ../../rtl/flopenr.v \
    ../../rtl/flopr.v \
    ../../rtl/list_ch06_02_debounce.v \
    ../../rtl/list_ch04_15_disp_hex_mux.v \
    ../../rtl/micro.v \
    ../../rtl/mux2.v \
    ../../rtl/regfile.v 