<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): I2S Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">I2S Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__I2S__Peripheral__Access__Layer.html">I2S Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for I2S Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__I2S__Register__Masks.png" border="0" usemap="#agroup____I2S____Register____Masks" alt=""/></div>
<map name="agroup____I2S____Register____Masks" id="agroup____I2S____Register____Masks">
<area shape="rect" title=" " alt="" coords="215,13,361,38"/>
<area shape="rect" href="group__I2S__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,167,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabc61a36a7417bd6953f629a9e758b51a"><td class="memItemLeft" align="right" valign="top"><a id="gabc61a36a7417bd6953f629a9e758b51a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TDR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gabc61a36a7417bd6953f629a9e758b51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2caa64ff40cf6a97b6c1c2baa64c77d"><td class="memItemLeft" align="right" valign="top"><a id="gae2caa64ff40cf6a97b6c1c2baa64c77d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TFR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae2caa64ff40cf6a97b6c1c2baa64c77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2daa64d898edf97a42ab82ccf4500b74"><td class="memItemLeft" align="right" valign="top"><a id="ga2daa64d898edf97a42ab82ccf4500b74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RDR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2daa64d898edf97a42ab82ccf4500b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5ee3aee6e56a411048d23c72b907ee"><td class="memItemLeft" align="right" valign="top"><a id="ga5f5ee3aee6e56a411048d23c72b907ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RFR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5f5ee3aee6e56a411048d23c72b907ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">VERID - Version ID Register</h2></td></tr>
<tr class="memitem:gaf028ee82b1460f646b9f7d2ca2fb56f7"><td class="memItemLeft" align="right" valign="top"><a id="gaf028ee82b1460f646b9f7d2ca2fb56f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_VERID_FEATURE_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaf028ee82b1460f646b9f7d2ca2fb56f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad489e2e8882e09955044a65ae97f7247"><td class="memItemLeft" align="right" valign="top"><a id="gad489e2e8882e09955044a65ae97f7247"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_VERID_FEATURE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad489e2e8882e09955044a65ae97f7247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd0cc095aa5a1087da5bd165828dab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#gabdd0cc095aa5a1087da5bd165828dab2">I2S_VERID_FEATURE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_VERID_FEATURE_SHIFT)) &amp; I2S_VERID_FEATURE_MASK)</td></tr>
<tr class="separator:gabdd0cc095aa5a1087da5bd165828dab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcb4f829ce5174671e3460c128e2408"><td class="memItemLeft" align="right" valign="top"><a id="ga7dcb4f829ce5174671e3460c128e2408"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_VERID_MINOR_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga7dcb4f829ce5174671e3460c128e2408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3feb6f9dcef54b75ad654a2f309a64cf"><td class="memItemLeft" align="right" valign="top"><a id="ga3feb6f9dcef54b75ad654a2f309a64cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_VERID_MINOR_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3feb6f9dcef54b75ad654a2f309a64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36733c1eab0cf06e0ca56f307ce2ffd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga36733c1eab0cf06e0ca56f307ce2ffd3">I2S_VERID_MINOR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_VERID_MINOR_SHIFT)) &amp; I2S_VERID_MINOR_MASK)</td></tr>
<tr class="separator:ga36733c1eab0cf06e0ca56f307ce2ffd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9175050c62be3c51c36eaa027ba135"><td class="memItemLeft" align="right" valign="top"><a id="gaff9175050c62be3c51c36eaa027ba135"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_VERID_MAJOR_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:gaff9175050c62be3c51c36eaa027ba135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8581ced461647c0550d66c62230a12d"><td class="memItemLeft" align="right" valign="top"><a id="gab8581ced461647c0550d66c62230a12d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_VERID_MAJOR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab8581ced461647c0550d66c62230a12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4115917fbcb1e4d0ffffb537e5608db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga4115917fbcb1e4d0ffffb537e5608db0">I2S_VERID_MAJOR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_VERID_MAJOR_SHIFT)) &amp; I2S_VERID_MAJOR_MASK)</td></tr>
<tr class="separator:ga4115917fbcb1e4d0ffffb537e5608db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PARAM - Parameter Register</h2></td></tr>
<tr class="memitem:ga10f835ef06210d6fd4bc40bd877bea5d"><td class="memItemLeft" align="right" valign="top"><a id="ga10f835ef06210d6fd4bc40bd877bea5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_PARAM_DATALINE_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga10f835ef06210d6fd4bc40bd877bea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcd65ef2a6b0a423f101c24911b4c71"><td class="memItemLeft" align="right" valign="top"><a id="gaefcd65ef2a6b0a423f101c24911b4c71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_PARAM_DATALINE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaefcd65ef2a6b0a423f101c24911b4c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69dc642e0da987f51541a640d24ebf33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga69dc642e0da987f51541a640d24ebf33">I2S_PARAM_DATALINE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_PARAM_DATALINE_SHIFT)) &amp; I2S_PARAM_DATALINE_MASK)</td></tr>
<tr class="separator:ga69dc642e0da987f51541a640d24ebf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdc8eee0205cca1caf1ed559064adaa"><td class="memItemLeft" align="right" valign="top"><a id="ga9cdc8eee0205cca1caf1ed559064adaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_PARAM_FIFO_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga9cdc8eee0205cca1caf1ed559064adaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfdf1dbf009b48fd33f8749a684f6dbc"><td class="memItemLeft" align="right" valign="top"><a id="gabfdf1dbf009b48fd33f8749a684f6dbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_PARAM_FIFO_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabfdf1dbf009b48fd33f8749a684f6dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519b19fc53e93d1464aa5fa9f2cf5207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga519b19fc53e93d1464aa5fa9f2cf5207">I2S_PARAM_FIFO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_PARAM_FIFO_SHIFT)) &amp; I2S_PARAM_FIFO_MASK)</td></tr>
<tr class="separator:ga519b19fc53e93d1464aa5fa9f2cf5207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb699b487d605d22663816ca0b0be3f"><td class="memItemLeft" align="right" valign="top"><a id="gabfb699b487d605d22663816ca0b0be3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_PARAM_FRAME_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gabfb699b487d605d22663816ca0b0be3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42cee55401365b061eed7be7d8c19cd"><td class="memItemLeft" align="right" valign="top"><a id="gab42cee55401365b061eed7be7d8c19cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_PARAM_FRAME_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab42cee55401365b061eed7be7d8c19cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97f643e8e6e7a53e7d3504a3917f907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#gaf97f643e8e6e7a53e7d3504a3917f907">I2S_PARAM_FRAME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_PARAM_FRAME_SHIFT)) &amp; I2S_PARAM_FRAME_MASK)</td></tr>
<tr class="separator:gaf97f643e8e6e7a53e7d3504a3917f907"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCSR - SAI Transmit Control Register</h2></td></tr>
<tr class="memitem:gae565812ade16ef43b2c8de0da9434dc7"><td class="memItemLeft" align="right" valign="top"><a id="gae565812ade16ef43b2c8de0da9434dc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FRDE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gae565812ade16ef43b2c8de0da9434dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625ff0e116f205afc5810d46b33889e8"><td class="memItemLeft" align="right" valign="top"><a id="ga625ff0e116f205afc5810d46b33889e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FRDE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga625ff0e116f205afc5810d46b33889e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c433954a4c5379e414224a3739917f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga39c433954a4c5379e414224a3739917f">I2S_TCSR_FRDE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRDE_SHIFT)) &amp; I2S_TCSR_FRDE_MASK)</td></tr>
<tr class="separator:ga39c433954a4c5379e414224a3739917f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee38c9bb8913b7ad39101588a3b6f81"><td class="memItemLeft" align="right" valign="top"><a id="ga1ee38c9bb8913b7ad39101588a3b6f81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FWDE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga1ee38c9bb8913b7ad39101588a3b6f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711259f1f84d00f66491a4369794c9be"><td class="memItemLeft" align="right" valign="top"><a id="ga711259f1f84d00f66491a4369794c9be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FWDE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga711259f1f84d00f66491a4369794c9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521b14eeb19323fd1c1be8fc41244eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga521b14eeb19323fd1c1be8fc41244eac">I2S_TCSR_FWDE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWDE_SHIFT)) &amp; I2S_TCSR_FWDE_MASK)</td></tr>
<tr class="separator:ga521b14eeb19323fd1c1be8fc41244eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4df5fe488cb4d2acb0bfd546f660507"><td class="memItemLeft" align="right" valign="top"><a id="gaa4df5fe488cb4d2acb0bfd546f660507"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FRIE_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gaa4df5fe488cb4d2acb0bfd546f660507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80718274a142dbe1c9b84baddb880fe"><td class="memItemLeft" align="right" valign="top"><a id="gae80718274a142dbe1c9b84baddb880fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FRIE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae80718274a142dbe1c9b84baddb880fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fc6ae4e8416b444cde4a23da832d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga46fc6ae4e8416b444cde4a23da832d42">I2S_TCSR_FRIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRIE_SHIFT)) &amp; I2S_TCSR_FRIE_MASK)</td></tr>
<tr class="separator:ga46fc6ae4e8416b444cde4a23da832d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd03b204167fc3671c12fa3462d38fb"><td class="memItemLeft" align="right" valign="top"><a id="ga4cd03b204167fc3671c12fa3462d38fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FWIE_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga4cd03b204167fc3671c12fa3462d38fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666587a04effa8fc8ff5411eacbee7db"><td class="memItemLeft" align="right" valign="top"><a id="ga666587a04effa8fc8ff5411eacbee7db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FWIE_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga666587a04effa8fc8ff5411eacbee7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88e6e28efd9bc5ef3d3a1e490fa2bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaf88e6e28efd9bc5ef3d3a1e490fa2bc4">I2S_TCSR_FWIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWIE_SHIFT)) &amp; I2S_TCSR_FWIE_MASK)</td></tr>
<tr class="separator:gaf88e6e28efd9bc5ef3d3a1e490fa2bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396da367b36ad3ece4724ee59140968f"><td class="memItemLeft" align="right" valign="top"><a id="ga396da367b36ad3ece4724ee59140968f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FEIE_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga396da367b36ad3ece4724ee59140968f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6115a14264154cbd0f1b604dbe873a14"><td class="memItemLeft" align="right" valign="top"><a id="ga6115a14264154cbd0f1b604dbe873a14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FEIE_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga6115a14264154cbd0f1b604dbe873a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37d201d00631fc28269558ab97a0c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gae37d201d00631fc28269558ab97a0c6b">I2S_TCSR_FEIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FEIE_SHIFT)) &amp; I2S_TCSR_FEIE_MASK)</td></tr>
<tr class="separator:gae37d201d00631fc28269558ab97a0c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e74dea26989013c641104d00be6e21"><td class="memItemLeft" align="right" valign="top"><a id="gaf9e74dea26989013c641104d00be6e21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_SEIE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gaf9e74dea26989013c641104d00be6e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a9beb768f09b6866b75294f36a8331"><td class="memItemLeft" align="right" valign="top"><a id="gac1a9beb768f09b6866b75294f36a8331"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_SEIE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac1a9beb768f09b6866b75294f36a8331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1f3e77b4e3a893b4497eb3cf4eca95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga1b1f3e77b4e3a893b4497eb3cf4eca95">I2S_TCSR_SEIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SEIE_SHIFT)) &amp; I2S_TCSR_SEIE_MASK)</td></tr>
<tr class="separator:ga1b1f3e77b4e3a893b4497eb3cf4eca95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae340c4e140f6777c4f3288008cef9807"><td class="memItemLeft" align="right" valign="top"><a id="gae340c4e140f6777c4f3288008cef9807"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_WSIE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gae340c4e140f6777c4f3288008cef9807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c64bdcf18c8ac184ac66c2517171eb"><td class="memItemLeft" align="right" valign="top"><a id="ga80c64bdcf18c8ac184ac66c2517171eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_WSIE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga80c64bdcf18c8ac184ac66c2517171eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771b4ce67515a275eb33936c40f785e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga771b4ce67515a275eb33936c40f785e2">I2S_TCSR_WSIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_WSIE_SHIFT)) &amp; I2S_TCSR_WSIE_MASK)</td></tr>
<tr class="separator:ga771b4ce67515a275eb33936c40f785e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370db03ac48bd51b4192f6e36b80cd43"><td class="memItemLeft" align="right" valign="top"><a id="ga370db03ac48bd51b4192f6e36b80cd43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FRF_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga370db03ac48bd51b4192f6e36b80cd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcefe209e87357f5e9d3c764c6da831"><td class="memItemLeft" align="right" valign="top"><a id="ga2dcefe209e87357f5e9d3c764c6da831"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FRF_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2dcefe209e87357f5e9d3c764c6da831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f727690f9a668fa150bbc65bdeb9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga26f727690f9a668fa150bbc65bdeb9aa">I2S_TCSR_FRF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRF_SHIFT)) &amp; I2S_TCSR_FRF_MASK)</td></tr>
<tr class="separator:ga26f727690f9a668fa150bbc65bdeb9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcaea4a4f528b0d25ff0f0b72d4a4c93"><td class="memItemLeft" align="right" valign="top"><a id="gabcaea4a4f528b0d25ff0f0b72d4a4c93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FWF_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gabcaea4a4f528b0d25ff0f0b72d4a4c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb29b185e9330124f8777c090685d49"><td class="memItemLeft" align="right" valign="top"><a id="ga7cb29b185e9330124f8777c090685d49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FWF_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga7cb29b185e9330124f8777c090685d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51266d9349bd0ebfe25f095384d307e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gac51266d9349bd0ebfe25f095384d307e">I2S_TCSR_FWF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWF_SHIFT)) &amp; I2S_TCSR_FWF_MASK)</td></tr>
<tr class="separator:gac51266d9349bd0ebfe25f095384d307e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545f4444c3ca226a3318c67b76061406"><td class="memItemLeft" align="right" valign="top"><a id="ga545f4444c3ca226a3318c67b76061406"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FEF_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga545f4444c3ca226a3318c67b76061406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00880fa506ae5f85e2cf22d7251cc217"><td class="memItemLeft" align="right" valign="top"><a id="ga00880fa506ae5f85e2cf22d7251cc217"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FEF_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga00880fa506ae5f85e2cf22d7251cc217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfa2263a509ac6cd3eb923eebd7b99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga2cfa2263a509ac6cd3eb923eebd7b99e">I2S_TCSR_FEF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FEF_SHIFT)) &amp; I2S_TCSR_FEF_MASK)</td></tr>
<tr class="separator:ga2cfa2263a509ac6cd3eb923eebd7b99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdb1a4476b3a25a9f1af0475beb81d6"><td class="memItemLeft" align="right" valign="top"><a id="gaafdb1a4476b3a25a9f1af0475beb81d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_SEF_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gaafdb1a4476b3a25a9f1af0475beb81d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab079539e78cc6efb8d477dfe1f349f00"><td class="memItemLeft" align="right" valign="top"><a id="gab079539e78cc6efb8d477dfe1f349f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_SEF_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab079539e78cc6efb8d477dfe1f349f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507cded79868dc38e0b3d3a209142a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga507cded79868dc38e0b3d3a209142a5c">I2S_TCSR_SEF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SEF_SHIFT)) &amp; I2S_TCSR_SEF_MASK)</td></tr>
<tr class="separator:ga507cded79868dc38e0b3d3a209142a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bbf55e664f0a0b688fbb1c2db634e9"><td class="memItemLeft" align="right" valign="top"><a id="ga85bbf55e664f0a0b688fbb1c2db634e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_WSF_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga85bbf55e664f0a0b688fbb1c2db634e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbec49ae50a286ce9bc59f20cbcd6b4e"><td class="memItemLeft" align="right" valign="top"><a id="gafbec49ae50a286ce9bc59f20cbcd6b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_WSF_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gafbec49ae50a286ce9bc59f20cbcd6b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5522bb2f11ca63fbcb3891d448ff9014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga5522bb2f11ca63fbcb3891d448ff9014">I2S_TCSR_WSF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_WSF_SHIFT)) &amp; I2S_TCSR_WSF_MASK)</td></tr>
<tr class="separator:ga5522bb2f11ca63fbcb3891d448ff9014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5f12f7b64d57e778e3025ce7cb1294"><td class="memItemLeft" align="right" valign="top"><a id="ga0f5f12f7b64d57e778e3025ce7cb1294"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_SR_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga0f5f12f7b64d57e778e3025ce7cb1294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a40505d50cdd19b7e37eaa0d6cc184"><td class="memItemLeft" align="right" valign="top"><a id="gab1a40505d50cdd19b7e37eaa0d6cc184"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_SR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab1a40505d50cdd19b7e37eaa0d6cc184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d5de5437373e43e577317266eb183c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga56d5de5437373e43e577317266eb183c">I2S_TCSR_SR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SR_SHIFT)) &amp; I2S_TCSR_SR_MASK)</td></tr>
<tr class="separator:ga56d5de5437373e43e577317266eb183c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab914972c0af99c736c0873d7c9f325f6"><td class="memItemLeft" align="right" valign="top"><a id="gab914972c0af99c736c0873d7c9f325f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FR_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gab914972c0af99c736c0873d7c9f325f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3fc16502863ff4fa31702ca5add676"><td class="memItemLeft" align="right" valign="top"><a id="gaee3fc16502863ff4fa31702ca5add676"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_FR_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaee3fc16502863ff4fa31702ca5add676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8369db06565088d76c18fd617cc619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga9c8369db06565088d76c18fd617cc619">I2S_TCSR_FR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FR_SHIFT)) &amp; I2S_TCSR_FR_MASK)</td></tr>
<tr class="separator:ga9c8369db06565088d76c18fd617cc619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a283a2875596890e8d014ba29a2d764"><td class="memItemLeft" align="right" valign="top"><a id="ga1a283a2875596890e8d014ba29a2d764"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_BCE_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga1a283a2875596890e8d014ba29a2d764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf492ab7f9cc04accd4b8d144a195d8"><td class="memItemLeft" align="right" valign="top"><a id="gabcf492ab7f9cc04accd4b8d144a195d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_BCE_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gabcf492ab7f9cc04accd4b8d144a195d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b07774ec3fd2493e1c1812d5b675b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga81b07774ec3fd2493e1c1812d5b675b9">I2S_TCSR_BCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_BCE_SHIFT)) &amp; I2S_TCSR_BCE_MASK)</td></tr>
<tr class="separator:ga81b07774ec3fd2493e1c1812d5b675b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168b4f72e1d68208f211020224bc4f1d"><td class="memItemLeft" align="right" valign="top"><a id="ga168b4f72e1d68208f211020224bc4f1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_DBGE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga168b4f72e1d68208f211020224bc4f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45053916a88f0ce8d3a0798b7529f976"><td class="memItemLeft" align="right" valign="top"><a id="ga45053916a88f0ce8d3a0798b7529f976"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_DBGE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga45053916a88f0ce8d3a0798b7529f976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ef4ea76a14383e93fb581192065792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga68ef4ea76a14383e93fb581192065792">I2S_TCSR_DBGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_DBGE_SHIFT)) &amp; I2S_TCSR_DBGE_MASK)</td></tr>
<tr class="separator:ga68ef4ea76a14383e93fb581192065792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2692628bf911b8951e8f77dbd6809f87"><td class="memItemLeft" align="right" valign="top"><a id="ga2692628bf911b8951e8f77dbd6809f87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_STOPE_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga2692628bf911b8951e8f77dbd6809f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931d31ce7c806e53554e29d7cf0db6ed"><td class="memItemLeft" align="right" valign="top"><a id="ga931d31ce7c806e53554e29d7cf0db6ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_STOPE_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga931d31ce7c806e53554e29d7cf0db6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5eb31f5368b5e55b8714521269280d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gacd5eb31f5368b5e55b8714521269280d">I2S_TCSR_STOPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_STOPE_SHIFT)) &amp; I2S_TCSR_STOPE_MASK)</td></tr>
<tr class="separator:gacd5eb31f5368b5e55b8714521269280d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38911a5988cffd69ad0817c00522518c"><td class="memItemLeft" align="right" valign="top"><a id="ga38911a5988cffd69ad0817c00522518c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_TE_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga38911a5988cffd69ad0817c00522518c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02a94b13756ac9869d4125313c7d651"><td class="memItemLeft" align="right" valign="top"><a id="gab02a94b13756ac9869d4125313c7d651"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCSR_TE_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab02a94b13756ac9869d4125313c7d651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb75742a5e1f1475456289655ef36d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gabb75742a5e1f1475456289655ef36d16">I2S_TCSR_TE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_TE_SHIFT)) &amp; I2S_TCSR_TE_MASK)</td></tr>
<tr class="separator:gabb75742a5e1f1475456289655ef36d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCR1 - SAI Transmit Configuration 1 Register</h2></td></tr>
<tr class="memitem:ga26d9f7626514208432dc7850225cc752"><td class="memItemLeft" align="right" valign="top"><a id="ga26d9f7626514208432dc7850225cc752"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR1_TFW_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga26d9f7626514208432dc7850225cc752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0a40da6ee3bcfa9f8088dcfbb676c7"><td class="memItemLeft" align="right" valign="top"><a id="ga2a0a40da6ee3bcfa9f8088dcfbb676c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR1_TFW_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a0a40da6ee3bcfa9f8088dcfbb676c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9addcfc5012395e9d579bdf7091dddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gad9addcfc5012395e9d579bdf7091dddc">I2S_TCR1_TFW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR1_TFW_SHIFT)) &amp; I2S_TCR1_TFW_MASK)</td></tr>
<tr class="separator:gad9addcfc5012395e9d579bdf7091dddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCR2 - SAI Transmit Configuration 2 Register</h2></td></tr>
<tr class="memitem:ga9bbd597b1d3a839f74d15c3b6c309bb7"><td class="memItemLeft" align="right" valign="top"><a id="ga9bbd597b1d3a839f74d15c3b6c309bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_DIV_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga9bbd597b1d3a839f74d15c3b6c309bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad553f8b1c1cc03ded483d997640b410a"><td class="memItemLeft" align="right" valign="top"><a id="gad553f8b1c1cc03ded483d997640b410a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_DIV_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad553f8b1c1cc03ded483d997640b410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a576437056ff39e6a6e0474cbd8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga89a576437056ff39e6a6e0474cbd8371">I2S_TCR2_DIV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_DIV_SHIFT)) &amp; I2S_TCR2_DIV_MASK)</td></tr>
<tr class="separator:ga89a576437056ff39e6a6e0474cbd8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5946c8455382794be20e9454c7d688"><td class="memItemLeft" align="right" valign="top"><a id="gacd5946c8455382794be20e9454c7d688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCD_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gacd5946c8455382794be20e9454c7d688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6578a7b0e95314b9211083cd31494e"><td class="memItemLeft" align="right" valign="top"><a id="ga2c6578a7b0e95314b9211083cd31494e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCD_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2c6578a7b0e95314b9211083cd31494e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1f6042bd19880b4d9b8d4d98d05458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga3f1f6042bd19880b4d9b8d4d98d05458">I2S_TCR2_BCD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCD_SHIFT)) &amp; I2S_TCR2_BCD_MASK)</td></tr>
<tr class="separator:ga3f1f6042bd19880b4d9b8d4d98d05458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd80d1c94434950d1e8bd33024b04018"><td class="memItemLeft" align="right" valign="top"><a id="gacd80d1c94434950d1e8bd33024b04018"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCP_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gacd80d1c94434950d1e8bd33024b04018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb7626321ba09185e45c9136b804732"><td class="memItemLeft" align="right" valign="top"><a id="gaafb7626321ba09185e45c9136b804732"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCP_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaafb7626321ba09185e45c9136b804732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61cc7161583ab9401ff3e8be5ce1517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gad61cc7161583ab9401ff3e8be5ce1517">I2S_TCR2_BCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCP_SHIFT)) &amp; I2S_TCR2_BCP_MASK)</td></tr>
<tr class="separator:gad61cc7161583ab9401ff3e8be5ce1517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d35574d74902b5a5dac263afe83957"><td class="memItemLeft" align="right" valign="top"><a id="ga69d35574d74902b5a5dac263afe83957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_MSEL_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:ga69d35574d74902b5a5dac263afe83957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2208b190e1f9a951d300e726f6df76"><td class="memItemLeft" align="right" valign="top"><a id="ga3f2208b190e1f9a951d300e726f6df76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_MSEL_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga3f2208b190e1f9a951d300e726f6df76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25200cfc40c741f71b96bb14ada7c47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga25200cfc40c741f71b96bb14ada7c47f">I2S_TCR2_MSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_MSEL_SHIFT)) &amp; I2S_TCR2_MSEL_MASK)</td></tr>
<tr class="separator:ga25200cfc40c741f71b96bb14ada7c47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e16e8f58e2213ea6ea8fbe96f6b0b09"><td class="memItemLeft" align="right" valign="top"><a id="ga1e16e8f58e2213ea6ea8fbe96f6b0b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCI_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga1e16e8f58e2213ea6ea8fbe96f6b0b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9612abbad00a02a4d3dc1a7dfe6463d"><td class="memItemLeft" align="right" valign="top"><a id="gaa9612abbad00a02a4d3dc1a7dfe6463d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCI_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaa9612abbad00a02a4d3dc1a7dfe6463d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e192671fc355bfb6578c7596158633d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga5e192671fc355bfb6578c7596158633d">I2S_TCR2_BCI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCI_SHIFT)) &amp; I2S_TCR2_BCI_MASK)</td></tr>
<tr class="separator:ga5e192671fc355bfb6578c7596158633d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8969a374d290181e8f2c7a1c5ff4f31b"><td class="memItemLeft" align="right" valign="top"><a id="ga8969a374d290181e8f2c7a1c5ff4f31b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCS_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga8969a374d290181e8f2c7a1c5ff4f31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9b5cf67219ec5115ced3b69bfda155"><td class="memItemLeft" align="right" valign="top"><a id="ga4f9b5cf67219ec5115ced3b69bfda155"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_BCS_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga4f9b5cf67219ec5115ced3b69bfda155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ef4100a746df4bf4b7dff201b29c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gac2ef4100a746df4bf4b7dff201b29c4f">I2S_TCR2_BCS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCS_SHIFT)) &amp; I2S_TCR2_BCS_MASK)</td></tr>
<tr class="separator:gac2ef4100a746df4bf4b7dff201b29c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2626d37b42ede711d867e8f750fb2c2c"><td class="memItemLeft" align="right" valign="top"><a id="ga2626d37b42ede711d867e8f750fb2c2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_SYNC_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga2626d37b42ede711d867e8f750fb2c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7817b4e017fd01d7ca9a59e87008656f"><td class="memItemLeft" align="right" valign="top"><a id="ga7817b4e017fd01d7ca9a59e87008656f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR2_SYNC_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga7817b4e017fd01d7ca9a59e87008656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91c3899959e7f1cf7e0a464df66a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaf91c3899959e7f1cf7e0a464df66a8e2">I2S_TCR2_SYNC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_SYNC_SHIFT)) &amp; I2S_TCR2_SYNC_MASK)</td></tr>
<tr class="separator:gaf91c3899959e7f1cf7e0a464df66a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCR3 - SAI Transmit Configuration 3 Register</h2></td></tr>
<tr class="memitem:ga49de2df89ebdb02cdb32c8a15f9ac7b4"><td class="memItemLeft" align="right" valign="top"><a id="ga49de2df89ebdb02cdb32c8a15f9ac7b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR3_WDFL_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga49de2df89ebdb02cdb32c8a15f9ac7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984179c79c4fc833f32c031c69a33cd9"><td class="memItemLeft" align="right" valign="top"><a id="ga984179c79c4fc833f32c031c69a33cd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR3_WDFL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga984179c79c4fc833f32c031c69a33cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d01cab13a8777ad0e326259faeb685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga61d01cab13a8777ad0e326259faeb685">I2S_TCR3_WDFL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_WDFL_SHIFT)) &amp; I2S_TCR3_WDFL_MASK)</td></tr>
<tr class="separator:ga61d01cab13a8777ad0e326259faeb685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bcb7b4d391b96f7fd8f566579bf7e2"><td class="memItemLeft" align="right" valign="top"><a id="ga27bcb7b4d391b96f7fd8f566579bf7e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR3_TCE_MASK</b>&#160;&#160;&#160;(0xF0000U)  /* Merged from fields with different position or width, of widths (1, 4), largest definition used */</td></tr>
<tr class="separator:ga27bcb7b4d391b96f7fd8f566579bf7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6791fd5b9271db39f4f91173ed3c30d"><td class="memItemLeft" align="right" valign="top"><a id="gab6791fd5b9271db39f4f91173ed3c30d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR3_TCE_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab6791fd5b9271db39f4f91173ed3c30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1daa102ea7a383ef2562a20c3be3d06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga1daa102ea7a383ef2562a20c3be3d06d">I2S_TCR3_TCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_TCE_SHIFT)) &amp; I2S_TCR3_TCE_MASK)  /* Merged from fields with different position or width, of widths (1, 4), largest definition used */</td></tr>
<tr class="separator:ga1daa102ea7a383ef2562a20c3be3d06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade84cab7933171a25008e4c930ff7788"><td class="memItemLeft" align="right" valign="top"><a id="gade84cab7933171a25008e4c930ff7788"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR3_CFR_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:gade84cab7933171a25008e4c930ff7788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243fc4c660aed1ecc12548bd10b54a13"><td class="memItemLeft" align="right" valign="top"><a id="ga243fc4c660aed1ecc12548bd10b54a13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR3_CFR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga243fc4c660aed1ecc12548bd10b54a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332c4c7aedc784b2cc5dc555e61d07c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga332c4c7aedc784b2cc5dc555e61d07c7">I2S_TCR3_CFR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_CFR_SHIFT)) &amp; I2S_TCR3_CFR_MASK)</td></tr>
<tr class="separator:ga332c4c7aedc784b2cc5dc555e61d07c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCR4 - SAI Transmit Configuration 4 Register</h2></td></tr>
<tr class="memitem:ga895aea8d5cc09529dfca99dc5c511644"><td class="memItemLeft" align="right" valign="top"><a id="ga895aea8d5cc09529dfca99dc5c511644"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FSD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga895aea8d5cc09529dfca99dc5c511644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4999938fd48b7f2f316e1563277ec"><td class="memItemLeft" align="right" valign="top"><a id="ga61e4999938fd48b7f2f316e1563277ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FSD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga61e4999938fd48b7f2f316e1563277ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdece778125e163ce2b777e766056596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gabdece778125e163ce2b777e766056596">I2S_TCR4_FSD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSD_SHIFT)) &amp; I2S_TCR4_FSD_MASK)</td></tr>
<tr class="separator:gabdece778125e163ce2b777e766056596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040aed413399e30e47219d040ff46c9d"><td class="memItemLeft" align="right" valign="top"><a id="ga040aed413399e30e47219d040ff46c9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FSP_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga040aed413399e30e47219d040ff46c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dba321e9103f28b6b66b072dae99b7"><td class="memItemLeft" align="right" valign="top"><a id="ga48dba321e9103f28b6b66b072dae99b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FSP_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga48dba321e9103f28b6b66b072dae99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a199149352bad62faa547f0a423b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga90a199149352bad62faa547f0a423b4d">I2S_TCR4_FSP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSP_SHIFT)) &amp; I2S_TCR4_FSP_MASK)</td></tr>
<tr class="separator:ga90a199149352bad62faa547f0a423b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67ec1e7c4543fa360fd690fd1fba664"><td class="memItemLeft" align="right" valign="top"><a id="gab67ec1e7c4543fa360fd690fd1fba664"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_ONDEM_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gab67ec1e7c4543fa360fd690fd1fba664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff81794acf5620eff37548849937f1f"><td class="memItemLeft" align="right" valign="top"><a id="gadff81794acf5620eff37548849937f1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_ONDEM_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadff81794acf5620eff37548849937f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aee52eb13e32a04ddc5f3859355aa17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga1aee52eb13e32a04ddc5f3859355aa17">I2S_TCR4_ONDEM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_ONDEM_SHIFT)) &amp; I2S_TCR4_ONDEM_MASK)</td></tr>
<tr class="separator:ga1aee52eb13e32a04ddc5f3859355aa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1431c095df0a4ca821052d83ca72ca96"><td class="memItemLeft" align="right" valign="top"><a id="ga1431c095df0a4ca821052d83ca72ca96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FSE_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga1431c095df0a4ca821052d83ca72ca96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967f80d877a02e10cfe3041c0547c67f"><td class="memItemLeft" align="right" valign="top"><a id="ga967f80d877a02e10cfe3041c0547c67f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga967f80d877a02e10cfe3041c0547c67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6307c965fa00d0cca8684a24ed16384c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga6307c965fa00d0cca8684a24ed16384c">I2S_TCR4_FSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSE_SHIFT)) &amp; I2S_TCR4_FSE_MASK)</td></tr>
<tr class="separator:ga6307c965fa00d0cca8684a24ed16384c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3331c691867adbb231a8d1d7ccb4ce94"><td class="memItemLeft" align="right" valign="top"><a id="ga3331c691867adbb231a8d1d7ccb4ce94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_MF_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga3331c691867adbb231a8d1d7ccb4ce94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d02d7aac86c3c6389035e2e3a8a96b"><td class="memItemLeft" align="right" valign="top"><a id="ga63d02d7aac86c3c6389035e2e3a8a96b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_MF_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga63d02d7aac86c3c6389035e2e3a8a96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga848e9e62f5c0c7c45c68c817eb0a1f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga848e9e62f5c0c7c45c68c817eb0a1f0a">I2S_TCR4_MF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_MF_SHIFT)) &amp; I2S_TCR4_MF_MASK)</td></tr>
<tr class="separator:ga848e9e62f5c0c7c45c68c817eb0a1f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c9ee3442a0f59c46e7c1e64de8c10b"><td class="memItemLeft" align="right" valign="top"><a id="gaf1c9ee3442a0f59c46e7c1e64de8c10b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_CHMOD_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaf1c9ee3442a0f59c46e7c1e64de8c10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208521914a75ed0c0b51a64fd7b8ff71"><td class="memItemLeft" align="right" valign="top"><a id="ga208521914a75ed0c0b51a64fd7b8ff71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_CHMOD_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga208521914a75ed0c0b51a64fd7b8ff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a6e6fe09db3a74667bebd161e4c448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga32a6e6fe09db3a74667bebd161e4c448">I2S_TCR4_CHMOD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_CHMOD_SHIFT)) &amp; I2S_TCR4_CHMOD_MASK)</td></tr>
<tr class="separator:ga32a6e6fe09db3a74667bebd161e4c448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239e1c4ba761520bf2d7e0cf65c39d54"><td class="memItemLeft" align="right" valign="top"><a id="ga239e1c4ba761520bf2d7e0cf65c39d54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_SYWD_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga239e1c4ba761520bf2d7e0cf65c39d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd23753698d7fb9a8948b1db0443fa4f"><td class="memItemLeft" align="right" valign="top"><a id="gadd23753698d7fb9a8948b1db0443fa4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_SYWD_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadd23753698d7fb9a8948b1db0443fa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d1dade93eeda4a8a6914f60cbb9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga3d6d1dade93eeda4a8a6914f60cbb9fc">I2S_TCR4_SYWD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_SYWD_SHIFT)) &amp; I2S_TCR4_SYWD_MASK)</td></tr>
<tr class="separator:ga3d6d1dade93eeda4a8a6914f60cbb9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1348cbea02cf3f38b5112c2ed27fafa0"><td class="memItemLeft" align="right" valign="top"><a id="ga1348cbea02cf3f38b5112c2ed27fafa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FRSZ_MASK</b>&#160;&#160;&#160;(0x1F0000U)</td></tr>
<tr class="separator:ga1348cbea02cf3f38b5112c2ed27fafa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db678baf12c9937bc1f2899876ed142"><td class="memItemLeft" align="right" valign="top"><a id="ga7db678baf12c9937bc1f2899876ed142"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FRSZ_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7db678baf12c9937bc1f2899876ed142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb8adc59ed93d7a11923941424e20e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaadb8adc59ed93d7a11923941424e20e5">I2S_TCR4_FRSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FRSZ_SHIFT)) &amp; I2S_TCR4_FRSZ_MASK)</td></tr>
<tr class="separator:gaadb8adc59ed93d7a11923941424e20e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a66c3e070758a9d495e6e2cbd897498"><td class="memItemLeft" align="right" valign="top"><a id="ga1a66c3e070758a9d495e6e2cbd897498"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FPACK_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:ga1a66c3e070758a9d495e6e2cbd897498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d7ba0afa6ff54f6ed535fac1fa737b"><td class="memItemLeft" align="right" valign="top"><a id="gaf6d7ba0afa6ff54f6ed535fac1fa737b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FPACK_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaf6d7ba0afa6ff54f6ed535fac1fa737b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc164dd1d69467e5a2b1371a3e49d1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gacc164dd1d69467e5a2b1371a3e49d1d4">I2S_TCR4_FPACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FPACK_SHIFT)) &amp; I2S_TCR4_FPACK_MASK)</td></tr>
<tr class="separator:gacc164dd1d69467e5a2b1371a3e49d1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cbb777b90d137328bd94943fdccea9c"><td class="memItemLeft" align="right" valign="top"><a id="ga6cbb777b90d137328bd94943fdccea9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FCOMB_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:ga6cbb777b90d137328bd94943fdccea9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4238f213118443e62186f925de8b3245"><td class="memItemLeft" align="right" valign="top"><a id="ga4238f213118443e62186f925de8b3245"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FCOMB_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga4238f213118443e62186f925de8b3245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83baa9312b486f7aac0f34d12531b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gad83baa9312b486f7aac0f34d12531b00">I2S_TCR4_FCOMB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FCOMB_SHIFT)) &amp; I2S_TCR4_FCOMB_MASK)</td></tr>
<tr class="separator:gad83baa9312b486f7aac0f34d12531b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f898c04e26b43e82cb5d238df56b8e"><td class="memItemLeft" align="right" valign="top"><a id="ga56f898c04e26b43e82cb5d238df56b8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FCONT_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga56f898c04e26b43e82cb5d238df56b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d786bb96d035781c3b0f3bc391b5e0"><td class="memItemLeft" align="right" valign="top"><a id="ga95d786bb96d035781c3b0f3bc391b5e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR4_FCONT_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga95d786bb96d035781c3b0f3bc391b5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324f43dd4a4d4349e3515b85196f836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga324f43dd4a4d4349e3515b85196f836f">I2S_TCR4_FCONT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FCONT_SHIFT)) &amp; I2S_TCR4_FCONT_MASK)</td></tr>
<tr class="separator:ga324f43dd4a4d4349e3515b85196f836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCR5 - SAI Transmit Configuration 5 Register</h2></td></tr>
<tr class="memitem:ga95e32e5df1218cb76b09a99f46d9eca2"><td class="memItemLeft" align="right" valign="top"><a id="ga95e32e5df1218cb76b09a99f46d9eca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR5_FBT_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga95e32e5df1218cb76b09a99f46d9eca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeadb079b059ec5d832aa9bce021f0ab"><td class="memItemLeft" align="right" valign="top"><a id="gaaeadb079b059ec5d832aa9bce021f0ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR5_FBT_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaeadb079b059ec5d832aa9bce021f0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae719019b98cc529d200d8570f3b62f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gae719019b98cc529d200d8570f3b62f05">I2S_TCR5_FBT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_FBT_SHIFT)) &amp; I2S_TCR5_FBT_MASK)</td></tr>
<tr class="separator:gae719019b98cc529d200d8570f3b62f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6552a52f0e99068ae8869056e78ccb"><td class="memItemLeft" align="right" valign="top"><a id="ga8c6552a52f0e99068ae8869056e78ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR5_W0W_MASK</b>&#160;&#160;&#160;(0x1F0000U)</td></tr>
<tr class="separator:ga8c6552a52f0e99068ae8869056e78ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9f1161cd97d2be7e9ee7f680293e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga0b9f1161cd97d2be7e9ee7f680293e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR5_W0W_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0b9f1161cd97d2be7e9ee7f680293e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0a26e0153652855de151bbbc7e8303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga5b0a26e0153652855de151bbbc7e8303">I2S_TCR5_W0W</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_W0W_SHIFT)) &amp; I2S_TCR5_W0W_MASK)</td></tr>
<tr class="separator:ga5b0a26e0153652855de151bbbc7e8303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d0e32e2822b95984bd4c98097848e0"><td class="memItemLeft" align="right" valign="top"><a id="gac7d0e32e2822b95984bd4c98097848e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR5_WNW_MASK</b>&#160;&#160;&#160;(0x1F000000U)</td></tr>
<tr class="separator:gac7d0e32e2822b95984bd4c98097848e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76459cafce1757f4ea37a3fca81514a7"><td class="memItemLeft" align="right" valign="top"><a id="ga76459cafce1757f4ea37a3fca81514a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TCR5_WNW_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga76459cafce1757f4ea37a3fca81514a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875934bf1e82a195cf9bd7414c9deac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga875934bf1e82a195cf9bd7414c9deac1">I2S_TCR5_WNW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_WNW_SHIFT)) &amp; I2S_TCR5_WNW_MASK)</td></tr>
<tr class="separator:ga875934bf1e82a195cf9bd7414c9deac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TDR - SAI Transmit Data Register</h2></td></tr>
<tr class="memitem:gaa3e1fe9a61d8485d2d6968dfcf779502"><td class="memItemLeft" align="right" valign="top"><a id="gaa3e1fe9a61d8485d2d6968dfcf779502"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TDR_TDR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaa3e1fe9a61d8485d2d6968dfcf779502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf46b25f4f14b34413430bc2071c1a13"><td class="memItemLeft" align="right" valign="top"><a id="gacf46b25f4f14b34413430bc2071c1a13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TDR_TDR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf46b25f4f14b34413430bc2071c1a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6f8f2157a35e011d88193360f25f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gabe6f8f2157a35e011d88193360f25f94">I2S_TDR_TDR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TDR_TDR_SHIFT)) &amp; I2S_TDR_TDR_MASK)</td></tr>
<tr class="separator:gabe6f8f2157a35e011d88193360f25f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TFR - SAI Transmit FIFO Register</h2></td></tr>
<tr class="memitem:ga7c4e30b6d86edce6e8767f7800ef88a4"><td class="memItemLeft" align="right" valign="top"><a id="ga7c4e30b6d86edce6e8767f7800ef88a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TFR_RFP_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga7c4e30b6d86edce6e8767f7800ef88a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eee8668c1cef6c911103d45234930b3"><td class="memItemLeft" align="right" valign="top"><a id="ga9eee8668c1cef6c911103d45234930b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TFR_RFP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9eee8668c1cef6c911103d45234930b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3bcbec6628bf077ca879fe9a98e43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga1d3bcbec6628bf077ca879fe9a98e43d">I2S_TFR_RFP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_RFP_SHIFT)) &amp; I2S_TFR_RFP_MASK)</td></tr>
<tr class="separator:ga1d3bcbec6628bf077ca879fe9a98e43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62f96d35bbfdc150f3d3cc9a0a27077"><td class="memItemLeft" align="right" valign="top"><a id="gae62f96d35bbfdc150f3d3cc9a0a27077"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TFR_WFP_MASK</b>&#160;&#160;&#160;(0x3F0000U)</td></tr>
<tr class="separator:gae62f96d35bbfdc150f3d3cc9a0a27077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c81603713aba769396b8c4921078c2"><td class="memItemLeft" align="right" valign="top"><a id="ga76c81603713aba769396b8c4921078c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TFR_WFP_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga76c81603713aba769396b8c4921078c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b920f661b6f4cf70114b456f0e8304c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga1b920f661b6f4cf70114b456f0e8304c">I2S_TFR_WFP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_WFP_SHIFT)) &amp; I2S_TFR_WFP_MASK)</td></tr>
<tr class="separator:ga1b920f661b6f4cf70114b456f0e8304c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626cb6010272ed28ee8954c3e4ab49f0"><td class="memItemLeft" align="right" valign="top"><a id="ga626cb6010272ed28ee8954c3e4ab49f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TFR_WCP_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga626cb6010272ed28ee8954c3e4ab49f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210b0be0143aa3168bdbf824e4cede17"><td class="memItemLeft" align="right" valign="top"><a id="ga210b0be0143aa3168bdbf824e4cede17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TFR_WCP_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga210b0be0143aa3168bdbf824e4cede17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d6b79604d39f4298be59d4cf81e30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gac0d6b79604d39f4298be59d4cf81e30d">I2S_TFR_WCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_WCP_SHIFT)) &amp; I2S_TFR_WCP_MASK)</td></tr>
<tr class="separator:gac0d6b79604d39f4298be59d4cf81e30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TMR - SAI Transmit Mask Register</h2></td></tr>
<tr class="memitem:ga0c694ab6fec26ca6fc159fe1d8ccb591"><td class="memItemLeft" align="right" valign="top"><a id="ga0c694ab6fec26ca6fc159fe1d8ccb591"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TMR_TWM_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga0c694ab6fec26ca6fc159fe1d8ccb591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ccb20fbe6c1de252bfe8ffba29fb3e"><td class="memItemLeft" align="right" valign="top"><a id="ga50ccb20fbe6c1de252bfe8ffba29fb3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_TMR_TWM_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga50ccb20fbe6c1de252bfe8ffba29fb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68d207aaa25383b7b3b2dd23c2a6d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gad68d207aaa25383b7b3b2dd23c2a6d13">I2S_TMR_TWM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TMR_TWM_SHIFT)) &amp; I2S_TMR_TWM_MASK)</td></tr>
<tr class="separator:gad68d207aaa25383b7b3b2dd23c2a6d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RCSR - SAI Receive Control Register</h2></td></tr>
<tr class="memitem:gaf82cfc347ee6a04baec92ebf5198b06c"><td class="memItemLeft" align="right" valign="top"><a id="gaf82cfc347ee6a04baec92ebf5198b06c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FRDE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaf82cfc347ee6a04baec92ebf5198b06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989180bd00d082c32921f39944f70c01"><td class="memItemLeft" align="right" valign="top"><a id="ga989180bd00d082c32921f39944f70c01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FRDE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga989180bd00d082c32921f39944f70c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93476dee09249d87aeb1baa1b408bcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga93476dee09249d87aeb1baa1b408bcac">I2S_RCSR_FRDE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRDE_SHIFT)) &amp; I2S_RCSR_FRDE_MASK)</td></tr>
<tr class="separator:ga93476dee09249d87aeb1baa1b408bcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9d1c2766ec4f47df5ea6316e050cd0"><td class="memItemLeft" align="right" valign="top"><a id="gaba9d1c2766ec4f47df5ea6316e050cd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FWDE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaba9d1c2766ec4f47df5ea6316e050cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c4253d0b73811583bb620a5f61f1ad"><td class="memItemLeft" align="right" valign="top"><a id="gac9c4253d0b73811583bb620a5f61f1ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FWDE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac9c4253d0b73811583bb620a5f61f1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad238520fd9565eeeddc5f6a6b74536db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gad238520fd9565eeeddc5f6a6b74536db">I2S_RCSR_FWDE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWDE_SHIFT)) &amp; I2S_RCSR_FWDE_MASK)</td></tr>
<tr class="separator:gad238520fd9565eeeddc5f6a6b74536db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cd414600a5d5077af214ef0c166dc0"><td class="memItemLeft" align="right" valign="top"><a id="ga97cd414600a5d5077af214ef0c166dc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FRIE_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga97cd414600a5d5077af214ef0c166dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7d0729441e65e811ddbcf701db7692"><td class="memItemLeft" align="right" valign="top"><a id="ga4f7d0729441e65e811ddbcf701db7692"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FRIE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4f7d0729441e65e811ddbcf701db7692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7498183d0dea3664abba6bff62103d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gab7498183d0dea3664abba6bff62103d5">I2S_RCSR_FRIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRIE_SHIFT)) &amp; I2S_RCSR_FRIE_MASK)</td></tr>
<tr class="separator:gab7498183d0dea3664abba6bff62103d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220d8d29a1d3adbf9b2e25b2a0e43fa7"><td class="memItemLeft" align="right" valign="top"><a id="ga220d8d29a1d3adbf9b2e25b2a0e43fa7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FWIE_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga220d8d29a1d3adbf9b2e25b2a0e43fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d98fa004363d636a9d0496cb02772c"><td class="memItemLeft" align="right" valign="top"><a id="ga95d98fa004363d636a9d0496cb02772c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FWIE_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga95d98fa004363d636a9d0496cb02772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad498425ee81dec130c3354dde24be894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gad498425ee81dec130c3354dde24be894">I2S_RCSR_FWIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWIE_SHIFT)) &amp; I2S_RCSR_FWIE_MASK)</td></tr>
<tr class="separator:gad498425ee81dec130c3354dde24be894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dba3c878ec84f736d69a57424783f8"><td class="memItemLeft" align="right" valign="top"><a id="ga52dba3c878ec84f736d69a57424783f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FEIE_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga52dba3c878ec84f736d69a57424783f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c8463f4f1e02e0a0b66e3fcaf4a305"><td class="memItemLeft" align="right" valign="top"><a id="ga60c8463f4f1e02e0a0b66e3fcaf4a305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FEIE_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga60c8463f4f1e02e0a0b66e3fcaf4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371029dc122e68d6de26a1c9aa824456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga371029dc122e68d6de26a1c9aa824456">I2S_RCSR_FEIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FEIE_SHIFT)) &amp; I2S_RCSR_FEIE_MASK)</td></tr>
<tr class="separator:ga371029dc122e68d6de26a1c9aa824456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc833e7868c81ddd83a8f22dc03818f2"><td class="memItemLeft" align="right" valign="top"><a id="gadc833e7868c81ddd83a8f22dc03818f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_SEIE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gadc833e7868c81ddd83a8f22dc03818f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9347f84652309d5fb61d3ee801a2e5c2"><td class="memItemLeft" align="right" valign="top"><a id="ga9347f84652309d5fb61d3ee801a2e5c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_SEIE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga9347f84652309d5fb61d3ee801a2e5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27d56fdd84614d0c7e84d735f58b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga4d27d56fdd84614d0c7e84d735f58b06">I2S_RCSR_SEIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SEIE_SHIFT)) &amp; I2S_RCSR_SEIE_MASK)</td></tr>
<tr class="separator:ga4d27d56fdd84614d0c7e84d735f58b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036e89b6f177e5e8345a404813a280a0"><td class="memItemLeft" align="right" valign="top"><a id="ga036e89b6f177e5e8345a404813a280a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_WSIE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga036e89b6f177e5e8345a404813a280a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8098ed540d0c07df3e2b016fe65a9e5c"><td class="memItemLeft" align="right" valign="top"><a id="ga8098ed540d0c07df3e2b016fe65a9e5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_WSIE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8098ed540d0c07df3e2b016fe65a9e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15d66a50ee5c456b600d38332cfbe59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gad15d66a50ee5c456b600d38332cfbe59">I2S_RCSR_WSIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_WSIE_SHIFT)) &amp; I2S_RCSR_WSIE_MASK)</td></tr>
<tr class="separator:gad15d66a50ee5c456b600d38332cfbe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d74ae3611f2cf19e24ccbe0dc8954e1"><td class="memItemLeft" align="right" valign="top"><a id="ga0d74ae3611f2cf19e24ccbe0dc8954e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FRF_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga0d74ae3611f2cf19e24ccbe0dc8954e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba9ef68184846438336caac1a9b545d"><td class="memItemLeft" align="right" valign="top"><a id="ga6ba9ef68184846438336caac1a9b545d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FRF_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6ba9ef68184846438336caac1a9b545d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8924a0bcc008ed414348c0982bc242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga2b8924a0bcc008ed414348c0982bc242">I2S_RCSR_FRF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRF_SHIFT)) &amp; I2S_RCSR_FRF_MASK)</td></tr>
<tr class="separator:ga2b8924a0bcc008ed414348c0982bc242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00407ae9539455c97266c28c4ca1b14"><td class="memItemLeft" align="right" valign="top"><a id="gaf00407ae9539455c97266c28c4ca1b14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FWF_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gaf00407ae9539455c97266c28c4ca1b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b1db4fbb777b2fea1370fc4739f6fe"><td class="memItemLeft" align="right" valign="top"><a id="gaf6b1db4fbb777b2fea1370fc4739f6fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FWF_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf6b1db4fbb777b2fea1370fc4739f6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d8f62d95d315bb25038de4db15607a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga52d8f62d95d315bb25038de4db15607a">I2S_RCSR_FWF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWF_SHIFT)) &amp; I2S_RCSR_FWF_MASK)</td></tr>
<tr class="separator:ga52d8f62d95d315bb25038de4db15607a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19cc8504d7958933dc2ad606612672f"><td class="memItemLeft" align="right" valign="top"><a id="gae19cc8504d7958933dc2ad606612672f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FEF_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gae19cc8504d7958933dc2ad606612672f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8c449f2ef79ebd2f5f5c7ece147bf"><td class="memItemLeft" align="right" valign="top"><a id="ga0ca8c449f2ef79ebd2f5f5c7ece147bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FEF_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga0ca8c449f2ef79ebd2f5f5c7ece147bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2c46e0a32f1eda43d6d874baf41932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga9c2c46e0a32f1eda43d6d874baf41932">I2S_RCSR_FEF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FEF_SHIFT)) &amp; I2S_RCSR_FEF_MASK)</td></tr>
<tr class="separator:ga9c2c46e0a32f1eda43d6d874baf41932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c11fda39cb358eee170388ab7b7417"><td class="memItemLeft" align="right" valign="top"><a id="gaf3c11fda39cb358eee170388ab7b7417"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_SEF_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gaf3c11fda39cb358eee170388ab7b7417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70011d51385aea06b36d00242d4a65b0"><td class="memItemLeft" align="right" valign="top"><a id="ga70011d51385aea06b36d00242d4a65b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_SEF_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga70011d51385aea06b36d00242d4a65b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dd3984f4ffb10689169e2e31646136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gac8dd3984f4ffb10689169e2e31646136">I2S_RCSR_SEF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SEF_SHIFT)) &amp; I2S_RCSR_SEF_MASK)</td></tr>
<tr class="separator:gac8dd3984f4ffb10689169e2e31646136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14ba358b2ee10ed6187cd42ce5f8283"><td class="memItemLeft" align="right" valign="top"><a id="gaa14ba358b2ee10ed6187cd42ce5f8283"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_WSF_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gaa14ba358b2ee10ed6187cd42ce5f8283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff061f9865f4a60d0d64f65ee778428"><td class="memItemLeft" align="right" valign="top"><a id="gabff061f9865f4a60d0d64f65ee778428"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_WSF_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gabff061f9865f4a60d0d64f65ee778428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf24c20b0cb2e36e5cd0049b1c7cf1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaaf24c20b0cb2e36e5cd0049b1c7cf1bc">I2S_RCSR_WSF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_WSF_SHIFT)) &amp; I2S_RCSR_WSF_MASK)</td></tr>
<tr class="separator:gaaf24c20b0cb2e36e5cd0049b1c7cf1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1b2649bf3f1ed282bdc66bf270c2b8"><td class="memItemLeft" align="right" valign="top"><a id="gaee1b2649bf3f1ed282bdc66bf270c2b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_SR_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gaee1b2649bf3f1ed282bdc66bf270c2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e35d0667c6e8c5aa9ce6acb88bbfaf1"><td class="memItemLeft" align="right" valign="top"><a id="ga8e35d0667c6e8c5aa9ce6acb88bbfaf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_SR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8e35d0667c6e8c5aa9ce6acb88bbfaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce0e63a74163daa706fec70fdae8cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga2ce0e63a74163daa706fec70fdae8cb1">I2S_RCSR_SR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SR_SHIFT)) &amp; I2S_RCSR_SR_MASK)</td></tr>
<tr class="separator:ga2ce0e63a74163daa706fec70fdae8cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b3d3641e9acb08f9c001d655f22de7"><td class="memItemLeft" align="right" valign="top"><a id="ga33b3d3641e9acb08f9c001d655f22de7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FR_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga33b3d3641e9acb08f9c001d655f22de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee534215dedadf1826ad34193850dca"><td class="memItemLeft" align="right" valign="top"><a id="gafee534215dedadf1826ad34193850dca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_FR_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gafee534215dedadf1826ad34193850dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975e6b6f7abf546301b5a8da88432066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga975e6b6f7abf546301b5a8da88432066">I2S_RCSR_FR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FR_SHIFT)) &amp; I2S_RCSR_FR_MASK)</td></tr>
<tr class="separator:ga975e6b6f7abf546301b5a8da88432066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae667249649209bb97b5bbbc5fd782"><td class="memItemLeft" align="right" valign="top"><a id="ga54ae667249649209bb97b5bbbc5fd782"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_BCE_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga54ae667249649209bb97b5bbbc5fd782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db23fcadacc96fdf65ce93ff944c40d"><td class="memItemLeft" align="right" valign="top"><a id="ga6db23fcadacc96fdf65ce93ff944c40d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_BCE_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6db23fcadacc96fdf65ce93ff944c40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d75fbadb9cf213a640ef75cb23c2278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga0d75fbadb9cf213a640ef75cb23c2278">I2S_RCSR_BCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_BCE_SHIFT)) &amp; I2S_RCSR_BCE_MASK)</td></tr>
<tr class="separator:ga0d75fbadb9cf213a640ef75cb23c2278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b612d1b86edf89a8e6c3bfb5a8bce4e"><td class="memItemLeft" align="right" valign="top"><a id="ga3b612d1b86edf89a8e6c3bfb5a8bce4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_DBGE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga3b612d1b86edf89a8e6c3bfb5a8bce4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631cd411a0272dfbd2cf89390a60ae98"><td class="memItemLeft" align="right" valign="top"><a id="ga631cd411a0272dfbd2cf89390a60ae98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_DBGE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga631cd411a0272dfbd2cf89390a60ae98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec93fc9c79aced80bdae5febc174538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga0ec93fc9c79aced80bdae5febc174538">I2S_RCSR_DBGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_DBGE_SHIFT)) &amp; I2S_RCSR_DBGE_MASK)</td></tr>
<tr class="separator:ga0ec93fc9c79aced80bdae5febc174538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e7cececc92de704481e691cf2d07da"><td class="memItemLeft" align="right" valign="top"><a id="ga44e7cececc92de704481e691cf2d07da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_STOPE_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga44e7cececc92de704481e691cf2d07da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb5b025ffa2d2916eec0a3fc9a973aa"><td class="memItemLeft" align="right" valign="top"><a id="ga6bb5b025ffa2d2916eec0a3fc9a973aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_STOPE_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga6bb5b025ffa2d2916eec0a3fc9a973aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c5064c5d823baad8b7cfe544b21038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga48c5064c5d823baad8b7cfe544b21038">I2S_RCSR_STOPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_STOPE_SHIFT)) &amp; I2S_RCSR_STOPE_MASK)</td></tr>
<tr class="separator:ga48c5064c5d823baad8b7cfe544b21038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72205d781328e9b391811123b8e115f"><td class="memItemLeft" align="right" valign="top"><a id="gad72205d781328e9b391811123b8e115f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_RE_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gad72205d781328e9b391811123b8e115f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedda1d8255b891c8abfaf0104a73e6bf"><td class="memItemLeft" align="right" valign="top"><a id="gaedda1d8255b891c8abfaf0104a73e6bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCSR_RE_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaedda1d8255b891c8abfaf0104a73e6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6797b95fb36e01f9e2dc267acf18eae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga6797b95fb36e01f9e2dc267acf18eae1">I2S_RCSR_RE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_RE_SHIFT)) &amp; I2S_RCSR_RE_MASK)</td></tr>
<tr class="separator:ga6797b95fb36e01f9e2dc267acf18eae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RCR1 - SAI Receive Configuration 1 Register</h2></td></tr>
<tr class="memitem:gaa01b4e3c93f7d6e394ae98744b23ce2e"><td class="memItemLeft" align="right" valign="top"><a id="gaa01b4e3c93f7d6e394ae98744b23ce2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR1_RFW_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:gaa01b4e3c93f7d6e394ae98744b23ce2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0377763c289535be469c9c34d4e5db0a"><td class="memItemLeft" align="right" valign="top"><a id="ga0377763c289535be469c9c34d4e5db0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR1_RFW_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0377763c289535be469c9c34d4e5db0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd25b9a6ddd7887e010e4fac7ecb842c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gabd25b9a6ddd7887e010e4fac7ecb842c">I2S_RCR1_RFW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR1_RFW_SHIFT)) &amp; I2S_RCR1_RFW_MASK)</td></tr>
<tr class="separator:gabd25b9a6ddd7887e010e4fac7ecb842c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RCR2 - SAI Receive Configuration 2 Register</h2></td></tr>
<tr class="memitem:ga2a4f6e6b8d73e0abf6f0d5b0979182e2"><td class="memItemLeft" align="right" valign="top"><a id="ga2a4f6e6b8d73e0abf6f0d5b0979182e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_DIV_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga2a4f6e6b8d73e0abf6f0d5b0979182e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a14126d11b963220e6b98c027be2e1"><td class="memItemLeft" align="right" valign="top"><a id="gaa9a14126d11b963220e6b98c027be2e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_DIV_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa9a14126d11b963220e6b98c027be2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee150fec7431041bd054a753160464e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gacee150fec7431041bd054a753160464e">I2S_RCR2_DIV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_DIV_SHIFT)) &amp; I2S_RCR2_DIV_MASK)</td></tr>
<tr class="separator:gacee150fec7431041bd054a753160464e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada87418ab4529692585474e6586d0dc2"><td class="memItemLeft" align="right" valign="top"><a id="gada87418ab4529692585474e6586d0dc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCD_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gada87418ab4529692585474e6586d0dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a6f638b14d217719d05d50e7d010ed"><td class="memItemLeft" align="right" valign="top"><a id="ga13a6f638b14d217719d05d50e7d010ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCD_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga13a6f638b14d217719d05d50e7d010ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8645abb4994f1d9074dfba544c595b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga8645abb4994f1d9074dfba544c595b86">I2S_RCR2_BCD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCD_SHIFT)) &amp; I2S_RCR2_BCD_MASK)</td></tr>
<tr class="separator:ga8645abb4994f1d9074dfba544c595b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131afd85c44b3770c4f13aa313255d7"><td class="memItemLeft" align="right" valign="top"><a id="ga2131afd85c44b3770c4f13aa313255d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCP_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga2131afd85c44b3770c4f13aa313255d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab6e46c9fe897adc5d9205c5eed1af4"><td class="memItemLeft" align="right" valign="top"><a id="ga5ab6e46c9fe897adc5d9205c5eed1af4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCP_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga5ab6e46c9fe897adc5d9205c5eed1af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b80ac02d7cc3a6fe56f551f4523d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga23b80ac02d7cc3a6fe56f551f4523d1b">I2S_RCR2_BCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCP_SHIFT)) &amp; I2S_RCR2_BCP_MASK)</td></tr>
<tr class="separator:ga23b80ac02d7cc3a6fe56f551f4523d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6545e7c28305ad5d4b65a439db838"><td class="memItemLeft" align="right" valign="top"><a id="gaedf6545e7c28305ad5d4b65a439db838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_MSEL_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:gaedf6545e7c28305ad5d4b65a439db838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12cb75f50dddf2a5364e04a0ec59b83"><td class="memItemLeft" align="right" valign="top"><a id="gad12cb75f50dddf2a5364e04a0ec59b83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_MSEL_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gad12cb75f50dddf2a5364e04a0ec59b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae884163868d00afe144cc15cfd48936b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gae884163868d00afe144cc15cfd48936b">I2S_RCR2_MSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_MSEL_SHIFT)) &amp; I2S_RCR2_MSEL_MASK)</td></tr>
<tr class="separator:gae884163868d00afe144cc15cfd48936b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38210c72a39c29ee6ce38ff654c471cb"><td class="memItemLeft" align="right" valign="top"><a id="ga38210c72a39c29ee6ce38ff654c471cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCI_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga38210c72a39c29ee6ce38ff654c471cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c819f98fdcd09a87ed34dd47b5fb4b"><td class="memItemLeft" align="right" valign="top"><a id="gae2c819f98fdcd09a87ed34dd47b5fb4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCI_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gae2c819f98fdcd09a87ed34dd47b5fb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2224148c3142c45e740da7c06f07a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gada2224148c3142c45e740da7c06f07a9">I2S_RCR2_BCI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCI_SHIFT)) &amp; I2S_RCR2_BCI_MASK)</td></tr>
<tr class="separator:gada2224148c3142c45e740da7c06f07a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4983d1c1366069cf6e768f5fefe84ff"><td class="memItemLeft" align="right" valign="top"><a id="gae4983d1c1366069cf6e768f5fefe84ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCS_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gae4983d1c1366069cf6e768f5fefe84ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad737555e622d9b49f092a83f4e7ea85"><td class="memItemLeft" align="right" valign="top"><a id="gaad737555e622d9b49f092a83f4e7ea85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_BCS_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaad737555e622d9b49f092a83f4e7ea85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2ea46104aa285f8f0e323c0051425e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaed2ea46104aa285f8f0e323c0051425e">I2S_RCR2_BCS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCS_SHIFT)) &amp; I2S_RCR2_BCS_MASK)</td></tr>
<tr class="separator:gaed2ea46104aa285f8f0e323c0051425e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a919e7fd69cca38a1454b2883fc0f0"><td class="memItemLeft" align="right" valign="top"><a id="gaf1a919e7fd69cca38a1454b2883fc0f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_SYNC_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gaf1a919e7fd69cca38a1454b2883fc0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb530a10a74f4c58a1866ba1d62fedd"><td class="memItemLeft" align="right" valign="top"><a id="ga9bb530a10a74f4c58a1866ba1d62fedd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR2_SYNC_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9bb530a10a74f4c58a1866ba1d62fedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29dd6e89e4b93cd2ca8ce5af3ede012b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga29dd6e89e4b93cd2ca8ce5af3ede012b">I2S_RCR2_SYNC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_SYNC_SHIFT)) &amp; I2S_RCR2_SYNC_MASK)</td></tr>
<tr class="separator:ga29dd6e89e4b93cd2ca8ce5af3ede012b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RCR3 - SAI Receive Configuration 3 Register</h2></td></tr>
<tr class="memitem:gab98b46b5057b2fd18a0fefb93eb20450"><td class="memItemLeft" align="right" valign="top"><a id="gab98b46b5057b2fd18a0fefb93eb20450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR3_WDFL_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:gab98b46b5057b2fd18a0fefb93eb20450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab28291891b0e5ced36d580cef82982d"><td class="memItemLeft" align="right" valign="top"><a id="gaab28291891b0e5ced36d580cef82982d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR3_WDFL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab28291891b0e5ced36d580cef82982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18826ab90db71ce827a4ad913cf66387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga18826ab90db71ce827a4ad913cf66387">I2S_RCR3_WDFL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_WDFL_SHIFT)) &amp; I2S_RCR3_WDFL_MASK)</td></tr>
<tr class="separator:ga18826ab90db71ce827a4ad913cf66387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1609ba1986cd2320ff34a1308599c93b"><td class="memItemLeft" align="right" valign="top"><a id="ga1609ba1986cd2320ff34a1308599c93b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR3_RCE_MASK</b>&#160;&#160;&#160;(0xF0000U)  /* Merged from fields with different position or width, of widths (1, 4), largest definition used */</td></tr>
<tr class="separator:ga1609ba1986cd2320ff34a1308599c93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed5dcaaac88cd06cfc10bb290c7f097"><td class="memItemLeft" align="right" valign="top"><a id="ga1ed5dcaaac88cd06cfc10bb290c7f097"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR3_RCE_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1ed5dcaaac88cd06cfc10bb290c7f097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bdf74b0c7537c65dfdb73ef6f966e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga7bdf74b0c7537c65dfdb73ef6f966e92">I2S_RCR3_RCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_RCE_SHIFT)) &amp; I2S_RCR3_RCE_MASK)  /* Merged from fields with different position or width, of widths (1, 4), largest definition used */</td></tr>
<tr class="separator:ga7bdf74b0c7537c65dfdb73ef6f966e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f07d737062df98de2bd66a652b8e6d3"><td class="memItemLeft" align="right" valign="top"><a id="ga0f07d737062df98de2bd66a652b8e6d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR3_CFR_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga0f07d737062df98de2bd66a652b8e6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb815d976014bbbbd3f43516fa50dce"><td class="memItemLeft" align="right" valign="top"><a id="gaafb815d976014bbbbd3f43516fa50dce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR3_CFR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaafb815d976014bbbbd3f43516fa50dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25140301adb303a0824ab415658fa2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga25140301adb303a0824ab415658fa2ce">I2S_RCR3_CFR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_CFR_SHIFT)) &amp; I2S_RCR3_CFR_MASK)</td></tr>
<tr class="separator:ga25140301adb303a0824ab415658fa2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RCR4 - SAI Receive Configuration 4 Register</h2></td></tr>
<tr class="memitem:ga73d35aef97f3e91b82beb86b19b0b04f"><td class="memItemLeft" align="right" valign="top"><a id="ga73d35aef97f3e91b82beb86b19b0b04f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FSD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga73d35aef97f3e91b82beb86b19b0b04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d17b5f07f9c4c8ba9e25ff5352d47c"><td class="memItemLeft" align="right" valign="top"><a id="gab4d17b5f07f9c4c8ba9e25ff5352d47c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FSD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab4d17b5f07f9c4c8ba9e25ff5352d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a11a82efd12c21f47c47bee9b78a05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga7a11a82efd12c21f47c47bee9b78a05b">I2S_RCR4_FSD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSD_SHIFT)) &amp; I2S_RCR4_FSD_MASK)</td></tr>
<tr class="separator:ga7a11a82efd12c21f47c47bee9b78a05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebeb77b006bfdfa2a247a1004b3ed26"><td class="memItemLeft" align="right" valign="top"><a id="gadebeb77b006bfdfa2a247a1004b3ed26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FSP_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gadebeb77b006bfdfa2a247a1004b3ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac009d35af5a1ed6a1201d23dbcfcea72"><td class="memItemLeft" align="right" valign="top"><a id="gac009d35af5a1ed6a1201d23dbcfcea72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FSP_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac009d35af5a1ed6a1201d23dbcfcea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30f3088f3fc06a88cb66be264c1f1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaf30f3088f3fc06a88cb66be264c1f1fd">I2S_RCR4_FSP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSP_SHIFT)) &amp; I2S_RCR4_FSP_MASK)</td></tr>
<tr class="separator:gaf30f3088f3fc06a88cb66be264c1f1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d083c54686d86bec786c6c4260cf0cc"><td class="memItemLeft" align="right" valign="top"><a id="ga6d083c54686d86bec786c6c4260cf0cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_ONDEM_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga6d083c54686d86bec786c6c4260cf0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5219325c7b456a9d797629e1fb666066"><td class="memItemLeft" align="right" valign="top"><a id="ga5219325c7b456a9d797629e1fb666066"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_ONDEM_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5219325c7b456a9d797629e1fb666066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3555543b835c33f5c150d9c6bf4e5c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga3555543b835c33f5c150d9c6bf4e5c23">I2S_RCR4_ONDEM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_ONDEM_SHIFT)) &amp; I2S_RCR4_ONDEM_MASK)</td></tr>
<tr class="separator:ga3555543b835c33f5c150d9c6bf4e5c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6885d55f2de2dcd4649b15582dbd63"><td class="memItemLeft" align="right" valign="top"><a id="ga9c6885d55f2de2dcd4649b15582dbd63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FSE_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga9c6885d55f2de2dcd4649b15582dbd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d794e272f05da947af5073c3340a6e"><td class="memItemLeft" align="right" valign="top"><a id="ga37d794e272f05da947af5073c3340a6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga37d794e272f05da947af5073c3340a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b25faa1ab7fa308da12ba8729f0415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaf8b25faa1ab7fa308da12ba8729f0415">I2S_RCR4_FSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSE_SHIFT)) &amp; I2S_RCR4_FSE_MASK)</td></tr>
<tr class="separator:gaf8b25faa1ab7fa308da12ba8729f0415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7256d017dda987fcd8ac9daae80208b7"><td class="memItemLeft" align="right" valign="top"><a id="ga7256d017dda987fcd8ac9daae80208b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_MF_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga7256d017dda987fcd8ac9daae80208b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2764bf30039c2f06ef202b86052ba4"><td class="memItemLeft" align="right" valign="top"><a id="gace2764bf30039c2f06ef202b86052ba4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_MF_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gace2764bf30039c2f06ef202b86052ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddcb2181392f5f4d0b72bebac1e792d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga3ddcb2181392f5f4d0b72bebac1e792d">I2S_RCR4_MF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_MF_SHIFT)) &amp; I2S_RCR4_MF_MASK)</td></tr>
<tr class="separator:ga3ddcb2181392f5f4d0b72bebac1e792d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb484ccadebeaab844b5dcfa0c89950"><td class="memItemLeft" align="right" valign="top"><a id="ga1fb484ccadebeaab844b5dcfa0c89950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_SYWD_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga1fb484ccadebeaab844b5dcfa0c89950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad9893dd40464452393719f845ae58d"><td class="memItemLeft" align="right" valign="top"><a id="ga5ad9893dd40464452393719f845ae58d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_SYWD_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5ad9893dd40464452393719f845ae58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500886836a634bbb05fe4c03b091c2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga500886836a634bbb05fe4c03b091c2b9">I2S_RCR4_SYWD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_SYWD_SHIFT)) &amp; I2S_RCR4_SYWD_MASK)</td></tr>
<tr class="separator:ga500886836a634bbb05fe4c03b091c2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eda652c5a5ee719963f7103561bdc73"><td class="memItemLeft" align="right" valign="top"><a id="ga8eda652c5a5ee719963f7103561bdc73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FRSZ_MASK</b>&#160;&#160;&#160;(0x1F0000U)</td></tr>
<tr class="separator:ga8eda652c5a5ee719963f7103561bdc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae89e490a3b7562ea1a9a2992a6a97a7"><td class="memItemLeft" align="right" valign="top"><a id="gaae89e490a3b7562ea1a9a2992a6a97a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FRSZ_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaae89e490a3b7562ea1a9a2992a6a97a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe4075aea194d85306a3f92420895f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga9fe4075aea194d85306a3f92420895f3">I2S_RCR4_FRSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FRSZ_SHIFT)) &amp; I2S_RCR4_FRSZ_MASK)</td></tr>
<tr class="separator:ga9fe4075aea194d85306a3f92420895f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d25c11d3750678f1d7df118281511f"><td class="memItemLeft" align="right" valign="top"><a id="ga36d25c11d3750678f1d7df118281511f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FPACK_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:ga36d25c11d3750678f1d7df118281511f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad125cc45c6446716ca5d830039e97a50"><td class="memItemLeft" align="right" valign="top"><a id="gad125cc45c6446716ca5d830039e97a50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FPACK_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad125cc45c6446716ca5d830039e97a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8953b14698f72dea2f9530f21a3aadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaf8953b14698f72dea2f9530f21a3aadf">I2S_RCR4_FPACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FPACK_SHIFT)) &amp; I2S_RCR4_FPACK_MASK)</td></tr>
<tr class="separator:gaf8953b14698f72dea2f9530f21a3aadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1782c37a1c0a8bc9272971f39ea15da3"><td class="memItemLeft" align="right" valign="top"><a id="ga1782c37a1c0a8bc9272971f39ea15da3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FCOMB_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:ga1782c37a1c0a8bc9272971f39ea15da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9560b20a1fe6f787a404ecbe0b576ba7"><td class="memItemLeft" align="right" valign="top"><a id="ga9560b20a1fe6f787a404ecbe0b576ba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FCOMB_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga9560b20a1fe6f787a404ecbe0b576ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259c59f05ff7808151341bb625dd83f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga259c59f05ff7808151341bb625dd83f4">I2S_RCR4_FCOMB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FCOMB_SHIFT)) &amp; I2S_RCR4_FCOMB_MASK)</td></tr>
<tr class="separator:ga259c59f05ff7808151341bb625dd83f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3427091f1601630e520d4c1109c8c5"><td class="memItemLeft" align="right" valign="top"><a id="ga2c3427091f1601630e520d4c1109c8c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FCONT_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga2c3427091f1601630e520d4c1109c8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f780016475b9206e43d36e62a4e8ed1"><td class="memItemLeft" align="right" valign="top"><a id="ga6f780016475b9206e43d36e62a4e8ed1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR4_FCONT_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6f780016475b9206e43d36e62a4e8ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cd9fc1793db5a3111e8e38f9afcc89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gac3cd9fc1793db5a3111e8e38f9afcc89">I2S_RCR4_FCONT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FCONT_SHIFT)) &amp; I2S_RCR4_FCONT_MASK)</td></tr>
<tr class="separator:gac3cd9fc1793db5a3111e8e38f9afcc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RCR5 - SAI Receive Configuration 5 Register</h2></td></tr>
<tr class="memitem:ga54847f1139b421f0f0df7af775a11996"><td class="memItemLeft" align="right" valign="top"><a id="ga54847f1139b421f0f0df7af775a11996"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR5_FBT_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga54847f1139b421f0f0df7af775a11996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8f4784a8f4ce3235e31483d0b6e5f4"><td class="memItemLeft" align="right" valign="top"><a id="gabe8f4784a8f4ce3235e31483d0b6e5f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR5_FBT_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabe8f4784a8f4ce3235e31483d0b6e5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833530d170a05c8c6e3812b44bd01bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga833530d170a05c8c6e3812b44bd01bc4">I2S_RCR5_FBT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_FBT_SHIFT)) &amp; I2S_RCR5_FBT_MASK)</td></tr>
<tr class="separator:ga833530d170a05c8c6e3812b44bd01bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ac7b9671ee42b3ff23e61fbc762bd6"><td class="memItemLeft" align="right" valign="top"><a id="ga21ac7b9671ee42b3ff23e61fbc762bd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR5_W0W_MASK</b>&#160;&#160;&#160;(0x1F0000U)</td></tr>
<tr class="separator:ga21ac7b9671ee42b3ff23e61fbc762bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b13ac40203b26b4adeb037896cbb88e"><td class="memItemLeft" align="right" valign="top"><a id="ga1b13ac40203b26b4adeb037896cbb88e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR5_W0W_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1b13ac40203b26b4adeb037896cbb88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bbc5e0cd36dc9f547c58d21dcd98e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#gaf0bbc5e0cd36dc9f547c58d21dcd98e5">I2S_RCR5_W0W</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_W0W_SHIFT)) &amp; I2S_RCR5_W0W_MASK)</td></tr>
<tr class="separator:gaf0bbc5e0cd36dc9f547c58d21dcd98e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d2caff41f65c7c2c24510803d8000f"><td class="memItemLeft" align="right" valign="top"><a id="gab6d2caff41f65c7c2c24510803d8000f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR5_WNW_MASK</b>&#160;&#160;&#160;(0x1F000000U)</td></tr>
<tr class="separator:gab6d2caff41f65c7c2c24510803d8000f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade327b408882d6b24c668c4d7d4c52c8"><td class="memItemLeft" align="right" valign="top"><a id="gade327b408882d6b24c668c4d7d4c52c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RCR5_WNW_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gade327b408882d6b24c668c4d7d4c52c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe4fc2933c0338095194c6c09bb0512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga2fe4fc2933c0338095194c6c09bb0512">I2S_RCR5_WNW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_WNW_SHIFT)) &amp; I2S_RCR5_WNW_MASK)</td></tr>
<tr class="separator:ga2fe4fc2933c0338095194c6c09bb0512"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RDR - SAI Receive Data Register</h2></td></tr>
<tr class="memitem:gaccf614975eae2e2df22dafe25a0f15e5"><td class="memItemLeft" align="right" valign="top"><a id="gaccf614975eae2e2df22dafe25a0f15e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RDR_RDR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaccf614975eae2e2df22dafe25a0f15e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044f3938825909104af369aa0c62f2f5"><td class="memItemLeft" align="right" valign="top"><a id="ga044f3938825909104af369aa0c62f2f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RDR_RDR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga044f3938825909104af369aa0c62f2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116e8038e227181784edc27efd68458d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga116e8038e227181784edc27efd68458d">I2S_RDR_RDR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RDR_RDR_SHIFT)) &amp; I2S_RDR_RDR_MASK)</td></tr>
<tr class="separator:ga116e8038e227181784edc27efd68458d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RFR - SAI Receive FIFO Register</h2></td></tr>
<tr class="memitem:ga47151099035d8d850a3fb194cdb35bb2"><td class="memItemLeft" align="right" valign="top"><a id="ga47151099035d8d850a3fb194cdb35bb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RFR_RFP_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga47151099035d8d850a3fb194cdb35bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffec4d33d58891c8388e1e85b206f58"><td class="memItemLeft" align="right" valign="top"><a id="ga7ffec4d33d58891c8388e1e85b206f58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RFR_RFP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ffec4d33d58891c8388e1e85b206f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f5461338aaab9b151fa6e7272f3cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga48f5461338aaab9b151fa6e7272f3cdb">I2S_RFR_RFP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_RFP_SHIFT)) &amp; I2S_RFR_RFP_MASK)</td></tr>
<tr class="separator:ga48f5461338aaab9b151fa6e7272f3cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c02cd7496f1c9013fbaef9e10c3f18"><td class="memItemLeft" align="right" valign="top"><a id="gaf9c02cd7496f1c9013fbaef9e10c3f18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RFR_RCP_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gaf9c02cd7496f1c9013fbaef9e10c3f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978bd3b1dd58a8c0cd512ae60dd1f973"><td class="memItemLeft" align="right" valign="top"><a id="ga978bd3b1dd58a8c0cd512ae60dd1f973"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RFR_RCP_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga978bd3b1dd58a8c0cd512ae60dd1f973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c294ff2feed928d123f50e8ecef627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga88c294ff2feed928d123f50e8ecef627">I2S_RFR_RCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_RCP_SHIFT)) &amp; I2S_RFR_RCP_MASK)</td></tr>
<tr class="separator:ga88c294ff2feed928d123f50e8ecef627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ca8fb387a14c562c2721c054f25acc"><td class="memItemLeft" align="right" valign="top"><a id="ga14ca8fb387a14c562c2721c054f25acc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RFR_WFP_MASK</b>&#160;&#160;&#160;(0x3F0000U)</td></tr>
<tr class="separator:ga14ca8fb387a14c562c2721c054f25acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1890bc961298234e8516b19b4523bfb5"><td class="memItemLeft" align="right" valign="top"><a id="ga1890bc961298234e8516b19b4523bfb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RFR_WFP_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1890bc961298234e8516b19b4523bfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f424cc6a0d2f577d7356b4abb83e43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga9f424cc6a0d2f577d7356b4abb83e43c">I2S_RFR_WFP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_WFP_SHIFT)) &amp; I2S_RFR_WFP_MASK)</td></tr>
<tr class="separator:ga9f424cc6a0d2f577d7356b4abb83e43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMR - SAI Receive Mask Register</h2></td></tr>
<tr class="memitem:ga72f2c1e6c8be00aa0227c8d924c3506a"><td class="memItemLeft" align="right" valign="top"><a id="ga72f2c1e6c8be00aa0227c8d924c3506a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RMR_RWM_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga72f2c1e6c8be00aa0227c8d924c3506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69010ae59c583206d59a8cc0c681c04"><td class="memItemLeft" align="right" valign="top"><a id="gaf69010ae59c583206d59a8cc0c681c04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S_RMR_RWM_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf69010ae59c583206d59a8cc0c681c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c42aae38ae5b259cf5def11533ba076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2S__Register__Masks.html#ga7c42aae38ae5b259cf5def11533ba076">I2S_RMR_RWM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RMR_RWM_SHIFT)) &amp; I2S_RMR_RWM_MASK)</td></tr>
<tr class="separator:ga7c42aae38ae5b259cf5def11533ba076"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga69dc642e0da987f51541a640d24ebf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69dc642e0da987f51541a640d24ebf33">&#9670;&nbsp;</a></span>I2S_PARAM_DATALINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_PARAM_DATALINE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_PARAM_DATALINE_SHIFT)) &amp; I2S_PARAM_DATALINE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATALINE - Number of Datalines </p>

</div>
</div>
<a id="ga519b19fc53e93d1464aa5fa9f2cf5207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519b19fc53e93d1464aa5fa9f2cf5207">&#9670;&nbsp;</a></span>I2S_PARAM_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_PARAM_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_PARAM_FIFO_SHIFT)) &amp; I2S_PARAM_FIFO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO - FIFO Size </p>

</div>
</div>
<a id="gaf97f643e8e6e7a53e7d3504a3917f907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf97f643e8e6e7a53e7d3504a3917f907">&#9670;&nbsp;</a></span>I2S_PARAM_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_PARAM_FRAME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_PARAM_FRAME_SHIFT)) &amp; I2S_PARAM_FRAME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRAME - Frame Size </p>

</div>
</div>
<a id="gabd25b9a6ddd7887e010e4fac7ecb842c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd25b9a6ddd7887e010e4fac7ecb842c">&#9670;&nbsp;</a></span>I2S_RCR1_RFW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR1_RFW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR1_RFW_SHIFT)) &amp; I2S_RCR1_RFW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFW - Receive FIFO Watermark </p>

</div>
</div>
<a id="ga8645abb4994f1d9074dfba544c595b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8645abb4994f1d9074dfba544c595b86">&#9670;&nbsp;</a></span>I2S_RCR2_BCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_BCD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCD_SHIFT)) &amp; I2S_RCR2_BCD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCD - Bit Clock Direction 0b0..Bit clock is generated externally in Slave mode. 0b1..Bit clock is generated internally in Master mode. </p>

</div>
</div>
<a id="gada2224148c3142c45e740da7c06f07a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2224148c3142c45e740da7c06f07a9">&#9670;&nbsp;</a></span>I2S_RCR2_BCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_BCI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCI_SHIFT)) &amp; I2S_RCR2_BCI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCI - Bit Clock Input 0b0..No effect. 0b1..Internal logic is clocked as if bit clock was externally generated. </p>

</div>
</div>
<a id="ga23b80ac02d7cc3a6fe56f551f4523d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23b80ac02d7cc3a6fe56f551f4523d1b">&#9670;&nbsp;</a></span>I2S_RCR2_BCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_BCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCP_SHIFT)) &amp; I2S_RCR2_BCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCP - Bit Clock Polarity 0b0..Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge. 0b1..Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge. </p>

</div>
</div>
<a id="gaed2ea46104aa285f8f0e323c0051425e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2ea46104aa285f8f0e323c0051425e">&#9670;&nbsp;</a></span>I2S_RCR2_BCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_BCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_BCS_SHIFT)) &amp; I2S_RCR2_BCS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCS - Bit Clock Swap 0b0..Use the normal bit clock source. 0b1..Swap the bit clock source. </p>

</div>
</div>
<a id="gacee150fec7431041bd054a753160464e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee150fec7431041bd054a753160464e">&#9670;&nbsp;</a></span>I2S_RCR2_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_DIV_SHIFT)) &amp; I2S_RCR2_DIV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIV - Bit Clock Divide </p>

</div>
</div>
<a id="gae884163868d00afe144cc15cfd48936b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae884163868d00afe144cc15cfd48936b">&#9670;&nbsp;</a></span>I2S_RCR2_MSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_MSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_MSEL_SHIFT)) &amp; I2S_RCR2_MSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSEL - MCLK Select 0b00..Bus Clock selected. 0b01..Master Clock (MCLK) 1 option selected. 0b10..Master Clock (MCLK) 2 option selected. 0b11..Master Clock (MCLK) 3 option selected. </p>

</div>
</div>
<a id="ga29dd6e89e4b93cd2ca8ce5af3ede012b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29dd6e89e4b93cd2ca8ce5af3ede012b">&#9670;&nbsp;</a></span>I2S_RCR2_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_SYNC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR2_SYNC_SHIFT)) &amp; I2S_RCR2_SYNC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYNC - Synchronous Mode 0b0..Asynchronous mode. 0b1..Synchronous with transmitter. </p>

</div>
</div>
<a id="ga25140301adb303a0824ab415658fa2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25140301adb303a0824ab415658fa2ce">&#9670;&nbsp;</a></span>I2S_RCR3_CFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR3_CFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_CFR_SHIFT)) &amp; I2S_RCR3_CFR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CFR - Channel FIFO Reset </p>

</div>
</div>
<a id="ga7bdf74b0c7537c65dfdb73ef6f966e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bdf74b0c7537c65dfdb73ef6f966e92">&#9670;&nbsp;</a></span>I2S_RCR3_RCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR3_RCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_RCE_SHIFT)) &amp; I2S_RCR3_RCE_MASK)  /* Merged from fields with different position or width, of widths (1, 4), largest definition used */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCE - Receive Channel Enable </p>

</div>
</div>
<a id="ga18826ab90db71ce827a4ad913cf66387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18826ab90db71ce827a4ad913cf66387">&#9670;&nbsp;</a></span>I2S_RCR3_WDFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR3_WDFL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR3_WDFL_SHIFT)) &amp; I2S_RCR3_WDFL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDFL - Word Flag Configuration </p>

</div>
</div>
<a id="ga259c59f05ff7808151341bb625dd83f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259c59f05ff7808151341bb625dd83f4">&#9670;&nbsp;</a></span>I2S_RCR4_FCOMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_FCOMB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FCOMB_SHIFT)) &amp; I2S_RCR4_FCOMB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FCOMB - FIFO Combine Mode 0b00..FIFO combine mode disabled. 0b01..FIFO combine mode enabled on FIFO writes (from receive shift registers). 0b10..FIFO combine mode enabled on FIFO reads (by software). 0b11..FIFO combine mode enabled on FIFO writes (from receive shift registers) and reads (by software). </p>

</div>
</div>
<a id="gac3cd9fc1793db5a3111e8e38f9afcc89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3cd9fc1793db5a3111e8e38f9afcc89">&#9670;&nbsp;</a></span>I2S_RCR4_FCONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_FCONT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FCONT_SHIFT)) &amp; I2S_RCR4_FCONT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FCONT - FIFO Continue on Error 0b0..On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared. 0b1..On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared. </p>

</div>
</div>
<a id="gaf8953b14698f72dea2f9530f21a3aadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8953b14698f72dea2f9530f21a3aadf">&#9670;&nbsp;</a></span>I2S_RCR4_FPACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_FPACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FPACK_SHIFT)) &amp; I2S_RCR4_FPACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPACK - FIFO Packing Mode 0b00..FIFO packing is disabled 0b01..Reserved. 0b10..8-bit FIFO packing is enabled 0b11..16-bit FIFO packing is enabled </p>

</div>
</div>
<a id="ga9fe4075aea194d85306a3f92420895f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe4075aea194d85306a3f92420895f3">&#9670;&nbsp;</a></span>I2S_RCR4_FRSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_FRSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FRSZ_SHIFT)) &amp; I2S_RCR4_FRSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRSZ - Frame Size </p>

</div>
</div>
<a id="ga7a11a82efd12c21f47c47bee9b78a05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a11a82efd12c21f47c47bee9b78a05b">&#9670;&nbsp;</a></span>I2S_RCR4_FSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_FSD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSD_SHIFT)) &amp; I2S_RCR4_FSD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSD - Frame Sync Direction 0b0..Frame Sync is generated externally in Slave mode. 0b1..Frame Sync is generated internally in Master mode. </p>

</div>
</div>
<a id="gaf8b25faa1ab7fa308da12ba8729f0415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8b25faa1ab7fa308da12ba8729f0415">&#9670;&nbsp;</a></span>I2S_RCR4_FSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_FSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSE_SHIFT)) &amp; I2S_RCR4_FSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSE - Frame Sync Early 0b0..Frame sync asserts with the first bit of the frame. 0b1..Frame sync asserts one bit before the first bit of the frame. </p>

</div>
</div>
<a id="gaf30f3088f3fc06a88cb66be264c1f1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30f3088f3fc06a88cb66be264c1f1fd">&#9670;&nbsp;</a></span>I2S_RCR4_FSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_FSP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_FSP_SHIFT)) &amp; I2S_RCR4_FSP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSP - Frame Sync Polarity 0b0..Frame sync is active high. 0b1..Frame sync is active low. </p>

</div>
</div>
<a id="ga3ddcb2181392f5f4d0b72bebac1e792d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ddcb2181392f5f4d0b72bebac1e792d">&#9670;&nbsp;</a></span>I2S_RCR4_MF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_MF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_MF_SHIFT)) &amp; I2S_RCR4_MF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MF - MSB First 0b0..LSB is received first. 0b1..MSB is received first. </p>

</div>
</div>
<a id="ga3555543b835c33f5c150d9c6bf4e5c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3555543b835c33f5c150d9c6bf4e5c23">&#9670;&nbsp;</a></span>I2S_RCR4_ONDEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_ONDEM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_ONDEM_SHIFT)) &amp; I2S_RCR4_ONDEM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ONDEM - On Demand Mode 0b0..Internal frame sync is generated continuously. 0b1..Internal frame sync is generated when the FIFO warning flag is clear. </p>

</div>
</div>
<a id="ga500886836a634bbb05fe4c03b091c2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga500886836a634bbb05fe4c03b091c2b9">&#9670;&nbsp;</a></span>I2S_RCR4_SYWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_SYWD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR4_SYWD_SHIFT)) &amp; I2S_RCR4_SYWD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYWD - Sync Width </p>

</div>
</div>
<a id="ga833530d170a05c8c6e3812b44bd01bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga833530d170a05c8c6e3812b44bd01bc4">&#9670;&nbsp;</a></span>I2S_RCR5_FBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR5_FBT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_FBT_SHIFT)) &amp; I2S_RCR5_FBT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FBT - First Bit Shifted </p>

</div>
</div>
<a id="gaf0bbc5e0cd36dc9f547c58d21dcd98e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0bbc5e0cd36dc9f547c58d21dcd98e5">&#9670;&nbsp;</a></span>I2S_RCR5_W0W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR5_W0W</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_W0W_SHIFT)) &amp; I2S_RCR5_W0W_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>W0W - Word 0 Width </p>

</div>
</div>
<a id="ga2fe4fc2933c0338095194c6c09bb0512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fe4fc2933c0338095194c6c09bb0512">&#9670;&nbsp;</a></span>I2S_RCR5_WNW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR5_WNW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCR5_WNW_SHIFT)) &amp; I2S_RCR5_WNW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WNW - Word N Width </p>

</div>
</div>
<a id="ga0d75fbadb9cf213a640ef75cb23c2278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d75fbadb9cf213a640ef75cb23c2278">&#9670;&nbsp;</a></span>I2S_RCSR_BCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_BCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_BCE_SHIFT)) &amp; I2S_RCSR_BCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCE - Bit Clock Enable 0b0..Receive bit clock is disabled. 0b1..Receive bit clock is enabled. </p>

</div>
</div>
<a id="ga0ec93fc9c79aced80bdae5febc174538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ec93fc9c79aced80bdae5febc174538">&#9670;&nbsp;</a></span>I2S_RCSR_DBGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_DBGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_DBGE_SHIFT)) &amp; I2S_RCSR_DBGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBGE - Debug Enable 0b0..Receiver is disabled in Debug mode, after completing the current frame. 0b1..Receiver is enabled in Debug mode. </p>

</div>
</div>
<a id="ga9c2c46e0a32f1eda43d6d874baf41932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2c46e0a32f1eda43d6d874baf41932">&#9670;&nbsp;</a></span>I2S_RCSR_FEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FEF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FEF_SHIFT)) &amp; I2S_RCSR_FEF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FEF - FIFO Error Flag 0b0..Receive overflow not detected. 0b1..Receive overflow detected. </p>

</div>
</div>
<a id="ga371029dc122e68d6de26a1c9aa824456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga371029dc122e68d6de26a1c9aa824456">&#9670;&nbsp;</a></span>I2S_RCSR_FEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FEIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FEIE_SHIFT)) &amp; I2S_RCSR_FEIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FEIE - FIFO Error Interrupt Enable 0b0..Disables the interrupt. 0b1..Enables the interrupt. </p>

</div>
</div>
<a id="ga975e6b6f7abf546301b5a8da88432066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975e6b6f7abf546301b5a8da88432066">&#9670;&nbsp;</a></span>I2S_RCSR_FR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FR_SHIFT)) &amp; I2S_RCSR_FR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FR - FIFO Reset 0b0..No effect. 0b1..FIFO reset. </p>

</div>
</div>
<a id="ga93476dee09249d87aeb1baa1b408bcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93476dee09249d87aeb1baa1b408bcac">&#9670;&nbsp;</a></span>I2S_RCSR_FRDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FRDE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRDE_SHIFT)) &amp; I2S_RCSR_FRDE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRDE - FIFO Request DMA Enable 0b0..Disables the DMA request. 0b1..Enables the DMA request. </p>

</div>
</div>
<a id="ga2b8924a0bcc008ed414348c0982bc242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b8924a0bcc008ed414348c0982bc242">&#9670;&nbsp;</a></span>I2S_RCSR_FRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FRF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRF_SHIFT)) &amp; I2S_RCSR_FRF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRF - FIFO Request Flag 0b0..Receive FIFO watermark not reached. 0b1..Receive FIFO watermark has been reached. </p>

</div>
</div>
<a id="gab7498183d0dea3664abba6bff62103d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7498183d0dea3664abba6bff62103d5">&#9670;&nbsp;</a></span>I2S_RCSR_FRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FRIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FRIE_SHIFT)) &amp; I2S_RCSR_FRIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRIE - FIFO Request Interrupt Enable 0b0..Disables the interrupt. 0b1..Enables the interrupt. </p>

</div>
</div>
<a id="gad238520fd9565eeeddc5f6a6b74536db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad238520fd9565eeeddc5f6a6b74536db">&#9670;&nbsp;</a></span>I2S_RCSR_FWDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FWDE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWDE_SHIFT)) &amp; I2S_RCSR_FWDE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FWDE - FIFO Warning DMA Enable 0b0..Disables the DMA request. 0b1..Enables the DMA request. </p>

</div>
</div>
<a id="ga52d8f62d95d315bb25038de4db15607a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52d8f62d95d315bb25038de4db15607a">&#9670;&nbsp;</a></span>I2S_RCSR_FWF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FWF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWF_SHIFT)) &amp; I2S_RCSR_FWF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FWF - FIFO Warning Flag 0b0..No enabled receive FIFO is full. 0b1..Enabled receive FIFO is full. </p>

</div>
</div>
<a id="gad498425ee81dec130c3354dde24be894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad498425ee81dec130c3354dde24be894">&#9670;&nbsp;</a></span>I2S_RCSR_FWIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_FWIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_FWIE_SHIFT)) &amp; I2S_RCSR_FWIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FWIE - FIFO Warning Interrupt Enable 0b0..Disables the interrupt. 0b1..Enables the interrupt. </p>

</div>
</div>
<a id="ga6797b95fb36e01f9e2dc267acf18eae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6797b95fb36e01f9e2dc267acf18eae1">&#9670;&nbsp;</a></span>I2S_RCSR_RE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_RE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_RE_SHIFT)) &amp; I2S_RCSR_RE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RE - Receiver Enable 0b0..Receiver is disabled. 0b1..Receiver is enabled, or receiver has been disabled and has not yet reached end of frame. </p>

</div>
</div>
<a id="gac8dd3984f4ffb10689169e2e31646136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8dd3984f4ffb10689169e2e31646136">&#9670;&nbsp;</a></span>I2S_RCSR_SEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_SEF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SEF_SHIFT)) &amp; I2S_RCSR_SEF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEF - Sync Error Flag 0b0..Sync error not detected. 0b1..Frame sync error detected. </p>

</div>
</div>
<a id="ga4d27d56fdd84614d0c7e84d735f58b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d27d56fdd84614d0c7e84d735f58b06">&#9670;&nbsp;</a></span>I2S_RCSR_SEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_SEIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SEIE_SHIFT)) &amp; I2S_RCSR_SEIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEIE - Sync Error Interrupt Enable 0b0..Disables interrupt. 0b1..Enables interrupt. </p>

</div>
</div>
<a id="ga2ce0e63a74163daa706fec70fdae8cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce0e63a74163daa706fec70fdae8cb1">&#9670;&nbsp;</a></span>I2S_RCSR_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_SR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_SR_SHIFT)) &amp; I2S_RCSR_SR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SR - Software Reset 0b0..No effect. 0b1..Software reset. </p>

</div>
</div>
<a id="ga48c5064c5d823baad8b7cfe544b21038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c5064c5d823baad8b7cfe544b21038">&#9670;&nbsp;</a></span>I2S_RCSR_STOPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_STOPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_STOPE_SHIFT)) &amp; I2S_RCSR_STOPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOPE - Stop Enable 0b0..Receiver disabled in Stop mode. 0b1..Receiver enabled in Stop mode. </p>

</div>
</div>
<a id="gaaf24c20b0cb2e36e5cd0049b1c7cf1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf24c20b0cb2e36e5cd0049b1c7cf1bc">&#9670;&nbsp;</a></span>I2S_RCSR_WSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_WSF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_WSF_SHIFT)) &amp; I2S_RCSR_WSF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WSF - Word Start Flag 0b0..Start of word not detected. 0b1..Start of word detected. </p>

</div>
</div>
<a id="gad15d66a50ee5c456b600d38332cfbe59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad15d66a50ee5c456b600d38332cfbe59">&#9670;&nbsp;</a></span>I2S_RCSR_WSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_WSIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RCSR_WSIE_SHIFT)) &amp; I2S_RCSR_WSIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WSIE - Word Start Interrupt Enable 0b0..Disables interrupt. 0b1..Enables interrupt. </p>

</div>
</div>
<a id="ga116e8038e227181784edc27efd68458d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga116e8038e227181784edc27efd68458d">&#9670;&nbsp;</a></span>I2S_RDR_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RDR_RDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RDR_RDR_SHIFT)) &amp; I2S_RDR_RDR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDR - Receive Data Register </p>

</div>
</div>
<a id="ga88c294ff2feed928d123f50e8ecef627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88c294ff2feed928d123f50e8ecef627">&#9670;&nbsp;</a></span>I2S_RFR_RCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RFR_RCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_RCP_SHIFT)) &amp; I2S_RFR_RCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCP - Receive Channel Pointer 0b0..No effect. 0b1..FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read. </p>

</div>
</div>
<a id="ga48f5461338aaab9b151fa6e7272f3cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f5461338aaab9b151fa6e7272f3cdb">&#9670;&nbsp;</a></span>I2S_RFR_RFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RFR_RFP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_RFP_SHIFT)) &amp; I2S_RFR_RFP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFP - Read FIFO Pointer </p>

</div>
</div>
<a id="ga9f424cc6a0d2f577d7356b4abb83e43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f424cc6a0d2f577d7356b4abb83e43c">&#9670;&nbsp;</a></span>I2S_RFR_WFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RFR_WFP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RFR_WFP_SHIFT)) &amp; I2S_RFR_WFP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WFP - Write FIFO Pointer </p>

</div>
</div>
<a id="ga7c42aae38ae5b259cf5def11533ba076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c42aae38ae5b259cf5def11533ba076">&#9670;&nbsp;</a></span>I2S_RMR_RWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RMR_RWM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_RMR_RWM_SHIFT)) &amp; I2S_RMR_RWM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RWM - Receive Word Mask 0b00000000000000000000000000000000..Word N is enabled. 0b00000000000000000000000000000001..Word N is masked. </p>

</div>
</div>
<a id="gad9addcfc5012395e9d579bdf7091dddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9addcfc5012395e9d579bdf7091dddc">&#9670;&nbsp;</a></span>I2S_TCR1_TFW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR1_TFW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR1_TFW_SHIFT)) &amp; I2S_TCR1_TFW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TFW - Transmit FIFO Watermark </p>

</div>
</div>
<a id="ga3f1f6042bd19880b4d9b8d4d98d05458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1f6042bd19880b4d9b8d4d98d05458">&#9670;&nbsp;</a></span>I2S_TCR2_BCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_BCD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCD_SHIFT)) &amp; I2S_TCR2_BCD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCD - Bit Clock Direction 0b0..Bit clock is generated externally in Slave mode. 0b1..Bit clock is generated internally in Master mode. </p>

</div>
</div>
<a id="ga5e192671fc355bfb6578c7596158633d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e192671fc355bfb6578c7596158633d">&#9670;&nbsp;</a></span>I2S_TCR2_BCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_BCI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCI_SHIFT)) &amp; I2S_TCR2_BCI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCI - Bit Clock Input 0b0..No effect. 0b1..Internal logic is clocked as if bit clock was externally generated. </p>

</div>
</div>
<a id="gad61cc7161583ab9401ff3e8be5ce1517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad61cc7161583ab9401ff3e8be5ce1517">&#9670;&nbsp;</a></span>I2S_TCR2_BCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_BCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCP_SHIFT)) &amp; I2S_TCR2_BCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCP - Bit Clock Polarity 0b0..Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge. 0b1..Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge. </p>

</div>
</div>
<a id="gac2ef4100a746df4bf4b7dff201b29c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2ef4100a746df4bf4b7dff201b29c4f">&#9670;&nbsp;</a></span>I2S_TCR2_BCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_BCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_BCS_SHIFT)) &amp; I2S_TCR2_BCS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCS - Bit Clock Swap 0b0..Use the normal bit clock source. 0b1..Swap the bit clock source. </p>

</div>
</div>
<a id="ga89a576437056ff39e6a6e0474cbd8371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a576437056ff39e6a6e0474cbd8371">&#9670;&nbsp;</a></span>I2S_TCR2_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_DIV_SHIFT)) &amp; I2S_TCR2_DIV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIV - Bit Clock Divide </p>

</div>
</div>
<a id="ga25200cfc40c741f71b96bb14ada7c47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25200cfc40c741f71b96bb14ada7c47f">&#9670;&nbsp;</a></span>I2S_TCR2_MSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_MSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_MSEL_SHIFT)) &amp; I2S_TCR2_MSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSEL - MCLK Select 0b00..Bus Clock selected. 0b01..Master Clock (MCLK) 1 option selected. 0b10..Master Clock (MCLK) 2 option selected. 0b11..Master Clock (MCLK) 3 option selected. </p>

</div>
</div>
<a id="gaf91c3899959e7f1cf7e0a464df66a8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91c3899959e7f1cf7e0a464df66a8e2">&#9670;&nbsp;</a></span>I2S_TCR2_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_SYNC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR2_SYNC_SHIFT)) &amp; I2S_TCR2_SYNC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYNC - Synchronous Mode 0b0..Asynchronous mode. 0b1..Synchronous with receiver. </p>

</div>
</div>
<a id="ga332c4c7aedc784b2cc5dc555e61d07c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga332c4c7aedc784b2cc5dc555e61d07c7">&#9670;&nbsp;</a></span>I2S_TCR3_CFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR3_CFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_CFR_SHIFT)) &amp; I2S_TCR3_CFR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CFR - Channel FIFO Reset </p>

</div>
</div>
<a id="ga1daa102ea7a383ef2562a20c3be3d06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1daa102ea7a383ef2562a20c3be3d06d">&#9670;&nbsp;</a></span>I2S_TCR3_TCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR3_TCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_TCE_SHIFT)) &amp; I2S_TCR3_TCE_MASK)  /* Merged from fields with different position or width, of widths (1, 4), largest definition used */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCE - Transmit Channel Enable </p>

</div>
</div>
<a id="ga61d01cab13a8777ad0e326259faeb685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61d01cab13a8777ad0e326259faeb685">&#9670;&nbsp;</a></span>I2S_TCR3_WDFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR3_WDFL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR3_WDFL_SHIFT)) &amp; I2S_TCR3_WDFL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDFL - Word Flag Configuration </p>

</div>
</div>
<a id="ga32a6e6fe09db3a74667bebd161e4c448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a6e6fe09db3a74667bebd161e4c448">&#9670;&nbsp;</a></span>I2S_TCR4_CHMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_CHMOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_CHMOD_SHIFT)) &amp; I2S_TCR4_CHMOD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHMOD - Channel Mode 0b0..TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled. 0b1..Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled. </p>

</div>
</div>
<a id="gad83baa9312b486f7aac0f34d12531b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad83baa9312b486f7aac0f34d12531b00">&#9670;&nbsp;</a></span>I2S_TCR4_FCOMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_FCOMB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FCOMB_SHIFT)) &amp; I2S_TCR4_FCOMB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FCOMB - FIFO Combine Mode 0b00..FIFO combine mode disabled. 0b01..FIFO combine mode enabled on FIFO reads (from transmit shift registers). 0b10..FIFO combine mode enabled on FIFO writes (by software). 0b11..FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software). </p>

</div>
</div>
<a id="ga324f43dd4a4d4349e3515b85196f836f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga324f43dd4a4d4349e3515b85196f836f">&#9670;&nbsp;</a></span>I2S_TCR4_FCONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_FCONT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FCONT_SHIFT)) &amp; I2S_TCR4_FCONT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FCONT - FIFO Continue on Error 0b0..On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared. 0b1..On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared. </p>

</div>
</div>
<a id="gacc164dd1d69467e5a2b1371a3e49d1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc164dd1d69467e5a2b1371a3e49d1d4">&#9670;&nbsp;</a></span>I2S_TCR4_FPACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_FPACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FPACK_SHIFT)) &amp; I2S_TCR4_FPACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPACK - FIFO Packing Mode 0b00..FIFO packing is disabled 0b01..Reserved 0b10..8-bit FIFO packing is enabled 0b11..16-bit FIFO packing is enabled </p>

</div>
</div>
<a id="gaadb8adc59ed93d7a11923941424e20e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadb8adc59ed93d7a11923941424e20e5">&#9670;&nbsp;</a></span>I2S_TCR4_FRSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_FRSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FRSZ_SHIFT)) &amp; I2S_TCR4_FRSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRSZ - Frame size </p>

</div>
</div>
<a id="gabdece778125e163ce2b777e766056596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdece778125e163ce2b777e766056596">&#9670;&nbsp;</a></span>I2S_TCR4_FSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_FSD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSD_SHIFT)) &amp; I2S_TCR4_FSD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSD - Frame Sync Direction 0b0..Frame sync is generated externally in Slave mode. 0b1..Frame sync is generated internally in Master mode. </p>

</div>
</div>
<a id="ga6307c965fa00d0cca8684a24ed16384c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6307c965fa00d0cca8684a24ed16384c">&#9670;&nbsp;</a></span>I2S_TCR4_FSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_FSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSE_SHIFT)) &amp; I2S_TCR4_FSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSE - Frame Sync Early 0b0..Frame sync asserts with the first bit of the frame. 0b1..Frame sync asserts one bit before the first bit of the frame. </p>

</div>
</div>
<a id="ga90a199149352bad62faa547f0a423b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a199149352bad62faa547f0a423b4d">&#9670;&nbsp;</a></span>I2S_TCR4_FSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_FSP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_FSP_SHIFT)) &amp; I2S_TCR4_FSP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSP - Frame Sync Polarity 0b0..Frame sync is active high. 0b1..Frame sync is active low. </p>

</div>
</div>
<a id="ga848e9e62f5c0c7c45c68c817eb0a1f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga848e9e62f5c0c7c45c68c817eb0a1f0a">&#9670;&nbsp;</a></span>I2S_TCR4_MF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_MF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_MF_SHIFT)) &amp; I2S_TCR4_MF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MF - MSB First 0b0..LSB is transmitted first. 0b1..MSB is transmitted first. </p>

</div>
</div>
<a id="ga1aee52eb13e32a04ddc5f3859355aa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aee52eb13e32a04ddc5f3859355aa17">&#9670;&nbsp;</a></span>I2S_TCR4_ONDEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_ONDEM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_ONDEM_SHIFT)) &amp; I2S_TCR4_ONDEM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ONDEM - On Demand Mode 0b0..Internal frame sync is generated continuously. 0b1..Internal frame sync is generated when the FIFO warning flag is clear. </p>

</div>
</div>
<a id="ga3d6d1dade93eeda4a8a6914f60cbb9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6d1dade93eeda4a8a6914f60cbb9fc">&#9670;&nbsp;</a></span>I2S_TCR4_SYWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_SYWD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR4_SYWD_SHIFT)) &amp; I2S_TCR4_SYWD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYWD - Sync Width </p>

</div>
</div>
<a id="gae719019b98cc529d200d8570f3b62f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae719019b98cc529d200d8570f3b62f05">&#9670;&nbsp;</a></span>I2S_TCR5_FBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR5_FBT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_FBT_SHIFT)) &amp; I2S_TCR5_FBT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FBT - First Bit Shifted </p>

</div>
</div>
<a id="ga5b0a26e0153652855de151bbbc7e8303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0a26e0153652855de151bbbc7e8303">&#9670;&nbsp;</a></span>I2S_TCR5_W0W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR5_W0W</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_W0W_SHIFT)) &amp; I2S_TCR5_W0W_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>W0W - Word 0 Width </p>

</div>
</div>
<a id="ga875934bf1e82a195cf9bd7414c9deac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875934bf1e82a195cf9bd7414c9deac1">&#9670;&nbsp;</a></span>I2S_TCR5_WNW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR5_WNW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCR5_WNW_SHIFT)) &amp; I2S_TCR5_WNW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WNW - Word N Width </p>

</div>
</div>
<a id="ga81b07774ec3fd2493e1c1812d5b675b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b07774ec3fd2493e1c1812d5b675b9">&#9670;&nbsp;</a></span>I2S_TCSR_BCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_BCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_BCE_SHIFT)) &amp; I2S_TCSR_BCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCE - Bit Clock Enable 0b0..Transmit bit clock is disabled. 0b1..Transmit bit clock is enabled. </p>

</div>
</div>
<a id="ga68ef4ea76a14383e93fb581192065792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ef4ea76a14383e93fb581192065792">&#9670;&nbsp;</a></span>I2S_TCSR_DBGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_DBGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_DBGE_SHIFT)) &amp; I2S_TCSR_DBGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBGE - Debug Enable 0b0..Transmitter is disabled in Debug mode, after completing the current frame. 0b1..Transmitter is enabled in Debug mode. </p>

</div>
</div>
<a id="ga2cfa2263a509ac6cd3eb923eebd7b99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cfa2263a509ac6cd3eb923eebd7b99e">&#9670;&nbsp;</a></span>I2S_TCSR_FEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FEF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FEF_SHIFT)) &amp; I2S_TCSR_FEF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FEF - FIFO Error Flag 0b0..Transmit underrun not detected. 0b1..Transmit underrun detected. </p>

</div>
</div>
<a id="gae37d201d00631fc28269558ab97a0c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae37d201d00631fc28269558ab97a0c6b">&#9670;&nbsp;</a></span>I2S_TCSR_FEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FEIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FEIE_SHIFT)) &amp; I2S_TCSR_FEIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FEIE - FIFO Error Interrupt Enable 0b0..Disables the interrupt. 0b1..Enables the interrupt. </p>

</div>
</div>
<a id="ga9c8369db06565088d76c18fd617cc619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c8369db06565088d76c18fd617cc619">&#9670;&nbsp;</a></span>I2S_TCSR_FR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FR_SHIFT)) &amp; I2S_TCSR_FR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FR - FIFO Reset 0b0..No effect. 0b1..FIFO reset. </p>

</div>
</div>
<a id="ga39c433954a4c5379e414224a3739917f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39c433954a4c5379e414224a3739917f">&#9670;&nbsp;</a></span>I2S_TCSR_FRDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FRDE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRDE_SHIFT)) &amp; I2S_TCSR_FRDE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRDE - FIFO Request DMA Enable 0b0..Disables the DMA request. 0b1..Enables the DMA request. </p>

</div>
</div>
<a id="ga26f727690f9a668fa150bbc65bdeb9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f727690f9a668fa150bbc65bdeb9aa">&#9670;&nbsp;</a></span>I2S_TCSR_FRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FRF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRF_SHIFT)) &amp; I2S_TCSR_FRF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRF - FIFO Request Flag 0b0..Transmit FIFO watermark has not been reached. 0b1..Transmit FIFO watermark has been reached. </p>

</div>
</div>
<a id="ga46fc6ae4e8416b444cde4a23da832d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46fc6ae4e8416b444cde4a23da832d42">&#9670;&nbsp;</a></span>I2S_TCSR_FRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FRIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FRIE_SHIFT)) &amp; I2S_TCSR_FRIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRIE - FIFO Request Interrupt Enable 0b0..Disables the interrupt. 0b1..Enables the interrupt. </p>

</div>
</div>
<a id="ga521b14eeb19323fd1c1be8fc41244eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga521b14eeb19323fd1c1be8fc41244eac">&#9670;&nbsp;</a></span>I2S_TCSR_FWDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FWDE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWDE_SHIFT)) &amp; I2S_TCSR_FWDE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FWDE - FIFO Warning DMA Enable 0b0..Disables the DMA request. 0b1..Enables the DMA request. </p>

</div>
</div>
<a id="gac51266d9349bd0ebfe25f095384d307e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac51266d9349bd0ebfe25f095384d307e">&#9670;&nbsp;</a></span>I2S_TCSR_FWF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FWF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWF_SHIFT)) &amp; I2S_TCSR_FWF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FWF - FIFO Warning Flag 0b0..No enabled transmit FIFO is empty. 0b1..Enabled transmit FIFO is empty. </p>

</div>
</div>
<a id="gaf88e6e28efd9bc5ef3d3a1e490fa2bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf88e6e28efd9bc5ef3d3a1e490fa2bc4">&#9670;&nbsp;</a></span>I2S_TCSR_FWIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_FWIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_FWIE_SHIFT)) &amp; I2S_TCSR_FWIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FWIE - FIFO Warning Interrupt Enable 0b0..Disables the interrupt. 0b1..Enables the interrupt. </p>

</div>
</div>
<a id="ga507cded79868dc38e0b3d3a209142a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga507cded79868dc38e0b3d3a209142a5c">&#9670;&nbsp;</a></span>I2S_TCSR_SEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_SEF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SEF_SHIFT)) &amp; I2S_TCSR_SEF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEF - Sync Error Flag 0b0..Sync error not detected. 0b1..Frame sync error detected. </p>

</div>
</div>
<a id="ga1b1f3e77b4e3a893b4497eb3cf4eca95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1f3e77b4e3a893b4497eb3cf4eca95">&#9670;&nbsp;</a></span>I2S_TCSR_SEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_SEIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SEIE_SHIFT)) &amp; I2S_TCSR_SEIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEIE - Sync Error Interrupt Enable 0b0..Disables interrupt. 0b1..Enables interrupt. </p>

</div>
</div>
<a id="ga56d5de5437373e43e577317266eb183c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d5de5437373e43e577317266eb183c">&#9670;&nbsp;</a></span>I2S_TCSR_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_SR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_SR_SHIFT)) &amp; I2S_TCSR_SR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SR - Software Reset 0b0..No effect. 0b1..Software reset. </p>

</div>
</div>
<a id="gacd5eb31f5368b5e55b8714521269280d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd5eb31f5368b5e55b8714521269280d">&#9670;&nbsp;</a></span>I2S_TCSR_STOPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_STOPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_STOPE_SHIFT)) &amp; I2S_TCSR_STOPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOPE - Stop Enable 0b0..Transmitter disabled in Stop mode. 0b1..Transmitter enabled in Stop mode. </p>

</div>
</div>
<a id="gabb75742a5e1f1475456289655ef36d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb75742a5e1f1475456289655ef36d16">&#9670;&nbsp;</a></span>I2S_TCSR_TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_TE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_TE_SHIFT)) &amp; I2S_TCSR_TE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TE - Transmitter Enable 0b0..Transmitter is disabled. 0b1..Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame. </p>

</div>
</div>
<a id="ga5522bb2f11ca63fbcb3891d448ff9014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5522bb2f11ca63fbcb3891d448ff9014">&#9670;&nbsp;</a></span>I2S_TCSR_WSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_WSF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_WSF_SHIFT)) &amp; I2S_TCSR_WSF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WSF - Word Start Flag 0b0..Start of word not detected. 0b1..Start of word detected. </p>

</div>
</div>
<a id="ga771b4ce67515a275eb33936c40f785e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga771b4ce67515a275eb33936c40f785e2">&#9670;&nbsp;</a></span>I2S_TCSR_WSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_WSIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TCSR_WSIE_SHIFT)) &amp; I2S_TCSR_WSIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WSIE - Word Start Interrupt Enable 0b0..Disables interrupt. 0b1..Enables interrupt. </p>

</div>
</div>
<a id="gabe6f8f2157a35e011d88193360f25f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe6f8f2157a35e011d88193360f25f94">&#9670;&nbsp;</a></span>I2S_TDR_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TDR_TDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TDR_TDR_SHIFT)) &amp; I2S_TDR_TDR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDR - Transmit Data Register </p>

</div>
</div>
<a id="ga1d3bcbec6628bf077ca879fe9a98e43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d3bcbec6628bf077ca879fe9a98e43d">&#9670;&nbsp;</a></span>I2S_TFR_RFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TFR_RFP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_RFP_SHIFT)) &amp; I2S_TFR_RFP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFP - Read FIFO Pointer </p>

</div>
</div>
<a id="gac0d6b79604d39f4298be59d4cf81e30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0d6b79604d39f4298be59d4cf81e30d">&#9670;&nbsp;</a></span>I2S_TFR_WCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TFR_WCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_WCP_SHIFT)) &amp; I2S_TFR_WCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WCP - Write Channel Pointer 0b0..No effect. 0b1..FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write. </p>

</div>
</div>
<a id="ga1b920f661b6f4cf70114b456f0e8304c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b920f661b6f4cf70114b456f0e8304c">&#9670;&nbsp;</a></span>I2S_TFR_WFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TFR_WFP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TFR_WFP_SHIFT)) &amp; I2S_TFR_WFP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WFP - Write FIFO Pointer </p>

</div>
</div>
<a id="gad68d207aaa25383b7b3b2dd23c2a6d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad68d207aaa25383b7b3b2dd23c2a6d13">&#9670;&nbsp;</a></span>I2S_TMR_TWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TMR_TWM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_TMR_TWM_SHIFT)) &amp; I2S_TMR_TWM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWM - Transmit Word Mask 0b00000000000000000000000000000000..Word N is enabled. 0b00000000000000000000000000000001..Word N is masked. The transmit data pins are tri-stated or drive zero when masked. </p>

</div>
</div>
<a id="gabdd0cc095aa5a1087da5bd165828dab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdd0cc095aa5a1087da5bd165828dab2">&#9670;&nbsp;</a></span>I2S_VERID_FEATURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_VERID_FEATURE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_VERID_FEATURE_SHIFT)) &amp; I2S_VERID_FEATURE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FEATURE - Feature Specification Number 0b0000000000000000..Standard feature set. </p>

</div>
</div>
<a id="ga4115917fbcb1e4d0ffffb537e5608db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4115917fbcb1e4d0ffffb537e5608db0">&#9670;&nbsp;</a></span>I2S_VERID_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_VERID_MAJOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_VERID_MAJOR_SHIFT)) &amp; I2S_VERID_MAJOR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAJOR - Major Version Number </p>

</div>
</div>
<a id="ga36733c1eab0cf06e0ca56f307ce2ffd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36733c1eab0cf06e0ca56f307ce2ffd3">&#9670;&nbsp;</a></span>I2S_VERID_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_VERID_MINOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; I2S_VERID_MINOR_SHIFT)) &amp; I2S_VERID_MINOR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MINOR - Minor Version Number </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
