Fitter Place Stage Report for quartus_compile
Wed Apr  5 16:35:37 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Fitter DSP Block Usage Summary
  9. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,538 / 427,200      ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 2,538                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,166 / 427,200      ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 1,081                ;       ;
;         [b] ALMs used for LUT logic                         ; 464                  ;       ;
;         [c] ALMs used for registers                         ; 1,111                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 510                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 897 / 427,200        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 269 / 427,200        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ;       ;
;         [c] Due to LAB input limits                         ; 5                    ;       ;
;         [d] Due to virtual I/Os                             ; 264                  ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 448 / 42,720         ; 1 %   ;
;     -- Logic LABs                                           ; 397                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 51                   ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 2,854                ;       ;
;     -- 7 input functions                                    ; 0                    ;       ;
;     -- 6 input functions                                    ; 160                  ;       ;
;     -- 5 input functions                                    ; 491                  ;       ;
;     -- 4 input functions                                    ; 415                  ;       ;
;     -- <=3 input functions                                  ; 1,788                ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,027                ;       ;
; Memory ALUT usage                                           ; 650                  ;       ;
;     -- 64-address deep                                      ; 0                    ;       ;
;     -- 32-address deep                                      ; 650                  ;       ;
;                                                             ;                      ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 5,126                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 4,383 / 854,400      ; < 1 % ;
;         -- Secondary logic registers                        ; 743 / 854,400        ; < 1 % ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 5,126                ;       ;
;         -- Routing optimization registers                   ; 0                    ;       ;
;                                                             ;                      ;       ;
; ALMs adjustment for power estimation                        ; 506                  ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 528                  ;       ;
; I/O pins                                                    ; 0 / 928              ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52               ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203              ; 0 %   ;
;                                                             ;                      ;       ;
; M20K blocks                                                 ; 7 / 2,713            ; < 1 % ;
; Total MLAB memory bits                                      ; 19,492               ;       ;
; Total block memory bits                                     ; 37,952 / 55,562,240  ; < 1 % ;
; Total block memory implementation bits                      ; 143,360 / 55,562,240 ; < 1 % ;
;                                                             ;                      ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,518            ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 2                    ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                    ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                    ;       ;
;                                                             ;                      ;       ;
; IOPLLs                                                      ; 0 / 16               ; 0 %   ;
; FPLLs                                                       ; 0 / 32               ; 0 %   ;
; Global signals                                              ; 1                    ;       ;
;     -- Global clocks                                        ; 1 / 32               ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16               ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384              ; 0 %   ;
; JTAGs                                                       ; 0 / 1                ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4                ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96               ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96               ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96               ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96               ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96               ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96               ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16               ; 0 %   ;
; Maximum fan-out                                             ; 6650                 ;       ;
; Highest non-global fan-out                                  ; 1725                 ;       ;
; Total fan-out                                               ; 36648                ;       ;
; Average fan-out                                             ; 3.95                 ;       ;
+-------------------------------------------------------------+----------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                   ; 2537.2 (326.2)       ; 3165.0 (215.0)                   ; 896.0 (153.0)                                     ; 268.2 (264.2)                    ; 510.0 (0.0)          ; 2854 (0)            ; 5126 (529)                ; 0 (0)         ; 37952             ; 7     ; 2          ; 0    ; 528          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; quartus_compile                                                  ; altera_work  ;
;    |bicg_inst|                                                                                                      ; 2211.0 (0.5)         ; 2950.0 (0.5)                     ; 743.0 (0.0)                                       ; 4.0 (0.0)                        ; 510.0 (0.0)          ; 2854 (1)            ; 4597 (0)                  ; 0 (0)         ; 37952             ; 7     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg                                                             ; bicg         ;
;       |bicg_internal_inst|                                                                                          ; 2210.5 (0.0)         ; 2949.5 (0.0)                     ; 743.0 (0.0)                                       ; 4.0 (0.0)                        ; 510.0 (0.0)          ; 2853 (0)            ; 4597 (0)                  ; 0 (0)         ; 37952             ; 7     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; bicg_internal                                                    ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                               ; 191.2 (0.0)          ; 333.8 (0.0)                      ; 143.1 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 258 (0)             ; 729 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                     ; bicg_internal_ic_15469424733605983529                            ; N/A          ;
;             |a[0].a|                                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |a[1].a|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |a[2].a|                                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |a[3].a|                                                                                                ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |a[4].a|                                                                                                ; 82.5 (82.5)          ; 91.2 (91.2)                      ; 8.8 (8.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 223 (223)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                              ; 6.4 (6.4)            ; 38.9 (38.9)                      ; 32.6 (32.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                              ; 23.5 (23.5)          ; 25.0 (25.0)                      ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                              ; 3.2 (3.2)            ; 22.5 (22.5)                      ; 19.5 (19.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[3].dp|                                                                                              ; 2.5 (2.5)            ; 20.8 (20.8)                      ; 18.3 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[4].dp|                                                                                              ; 16.8 (16.8)          ; 31.2 (31.2)                      ; 14.4 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[5].dp|                                                                                              ; 16.7 (16.7)          ; 17.2 (17.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[6].dp|                                                                                              ; 6.7 (6.7)            ; 23.9 (23.9)                      ; 17.3 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[7].dp|                                                                                              ; 3.2 (3.2)            ; 22.6 (22.6)                      ; 19.4 (19.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[1].m_endp|                                                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_host_endpoint                                             ; N/A          ;
;             |s.s_endp|                                                                                              ; 25.9 (0.0)           ; 35.4 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                ; 25.9 (19.4)          ; 35.4 (26.9)                      ; 9.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 84 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_ic_agent_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                       ; 6.5 (6.5)            ; 8.5 (8.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_to_avm                                                    ; N/A          ;
;          |bicg_internal|                                                                                            ; 1935.6 (0.3)         ; 2499.7 (0.5)                     ; 567.1 (0.2)                                       ; 3.0 (0.0)                        ; 470.0 (0.0)          ; 2532 (1)            ; 3699 (0)                  ; 0 (0)         ; 5184              ; 5     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; bicg_function_wrapper                                            ; N/A          ;
;             |thebicg_function|                                                                                      ; 1935.2 (0.0)         ; 2499.2 (0.0)                     ; 567.0 (0.0)                                       ; 3.0 (0.0)                        ; 470.0 (0.0)          ; 2531 (0)            ; 3699 (0)                  ; 0 (0)         ; 5184              ; 5     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function                                                                                                                                                                                                                                                                                                                                                                                                                                 ; bicg_function                                                    ; N/A          ;
;                |thebb_bicg_B10|                                                                                     ; 4.3 (0.0)            ; 5.1 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10                                                                                                                                                                                                                                                                                                                                                                                                                  ; bicg_bb_B10                                                      ; N/A          ;
;                   |thebb_bicg_B10_stall_region|                                                                     ; 4.3 (0.0)            ; 5.1 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10|thebb_bicg_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                      ; bicg_bb_B10_stall_region                                         ; N/A          ;
;                      |thei_iowr_bl_return_bicg_unnamed_bicg19_bicg0|                                                ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10|thebb_bicg_B10_stall_region|thei_iowr_bl_return_bicg_unnamed_bicg19_bicg0                                                                                                                                                                                                                                                                                                                                        ; bicg_i_iowr_bl_return_unnamed_bicg19_bicg0                       ; N/A          ;
;                         |theiowr|                                                                                   ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10|thebb_bicg_B10_stall_region|thei_iowr_bl_return_bicg_unnamed_bicg19_bicg0|theiowr                                                                                                                                                                                                                                                                                                                                ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                              ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10|thebb_bicg_B10_stall_region|thei_iowr_bl_return_bicg_unnamed_bicg19_bicg0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                      ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_bicg1|                                             ; 2.7 (0.0)            ; 3.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10|thebb_bicg_B10_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1                                                                                                                                                                                                                                                                                                                                     ; bicg_i_llvm_fpga_push_token_i1_throttle_push_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_bicg1|                                          ; 2.7 (0.0)            ; 3.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10|thebb_bicg_B10_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|thei_llvm_fpga_push_token_i1_throttle_push_bicg1                                                                                                                                                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                   ; 2.7 (2.7)            ; 3.1 (3.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10|thebb_bicg_B10_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|fifo                                                                                                                                                                                                                                                                               ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_bicg_B10_sr_0_aunroll_x|                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B10_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B10_sr_0                                                 ; N/A          ;
;                |thebb_bicg_B11|                                                                                     ; 114.4 (0.0)          ; 153.2 (0.0)                      ; 39.3 (0.0)                                        ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 200 (0)             ; 288 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11                                                                                                                                                                                                                                                                                                                                                                                                                  ; bicg_bb_B11                                                      ; N/A          ;
;                   |thebb_bicg_B11_stall_region|                                                                     ; 113.1 (0.0)          ; 151.7 (0.0)                      ; 39.1 (0.0)                                        ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 196 (0)             ; 287 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region                                                                                                                                                                                                                                                                                                                                                                                      ; bicg_bb_B11_stall_region                                         ; N/A          ;
;                      |thebicg_B11_merge_reg_aunroll_x|                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thebicg_B11_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                      ; bicg_B11_merge_reg                                               ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|                              ; 112.2 (0.5)          ; 150.7 (0.5)                      ; 38.9 (0.0)                                        ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 195 (1)             ; 285 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x                                                                                                                                                                                                                                                                                                                      ; bicg_i_sfc_s_c0_in_for_body73_s_c0_enter14811_bicg1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|              ; 21.8 (0.3)           ; 27.1 (0.5)                       ; 5.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x                                                                                                                                                                                                                                         ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body73_s_c0_exit152_bicg0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x| ; 18.5 (0.0)           ; 23.6 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x                                                                                                                                                  ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t152_bicg1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|                  ; 18.5 (0.0)           ; 23.6 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 18.5 (1.8)           ; 23.6 (2.8)                       ; 5.1 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_full_detector                                                                                                                                                        ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0003_bicg1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|                     ; 89.9 (48.3)          ; 123.1 (68.8)                     ; 33.7 (21.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 173 (101)           ; 252 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x                                                                                                                                                                                                                                                ; bicg_i_sfc_logic_s_c0_in_for_body73_s_c0_enter14811_bicg0        ; N/A          ;
;                            |i_masked_bicg31_delay|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|i_masked_bicg31_delay                                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist5_i_masked_bicg31_q_8|                                                            ; 0.2 (0.2)            ; 2.2 (2.2)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist5_i_masked_bicg31_q_8                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_7_bicg18|                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_mem_memdep_7_bicg18                                                                                                                                                                                                             ; bicg_i_llvm_fpga_mem_memdep_7_0                                  ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_7_bicg1|                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_mem_memdep_7_bicg18|thei_llvm_fpga_mem_memdep_7_bicg1                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_mem_memdep_7_bicg18|thei_llvm_fpga_mem_memdep_7_bicg1|pipelined_write                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_bicg20_bicg15|                                               ; 5.1 (2.5)            ; 14.6 (11.8)                      ; 9.5 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 35 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg20_bicg15                                                                                                                                                                                                       ; bicg_i_llvm_fpga_mem_unnamed_20_bicg0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_bicg20_bicg1|                                             ; 2.6 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg20_bicg15|thei_llvm_fpga_mem_unnamed_bicg20_bicg1                                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                   ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg20_bicg15|thei_llvm_fpga_mem_unnamed_bicg20_bicg1|pipelined_read                                                                                                                                                ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_bicg6|                                               ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_bicg6                                                                                                                                                                                                       ; bicg_i_llvm_fpga_pipeline_keep_going_0                           ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_bicg1|                                            ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_bicg6|thei_llvm_fpga_pipeline_keep_going_bicg1                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_bicg6|thei_llvm_fpga_pipeline_keep_going_bicg1|pop2                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                             ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_bicg6|thei_llvm_fpga_pipeline_keep_going_bicg1|push                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_bicg6|thei_llvm_fpga_pipeline_keep_going_bicg1|push|staging_reg                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i69_038_pop20_bicg12|                                            ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i69_038_pop20_bicg12                                                                                                                                                                                                    ; bicg_i_llvm_fpga_pop_i32_i69_038_pop20_0                         ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i69_038_pop20_bicg1|                                          ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i69_038_pop20_bicg12|thei_llvm_fpga_pop_i32_i69_038_pop20_bicg1                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups_pop22_bicg2|                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop22_bicg2                                                                                                                                                                                                     ; bicg_i_llvm_fpga_pop_i4_cleanups_pop22_0                         ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups_pop22_bicg1|                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop22_bicg2|thei_llvm_fpga_pop_i4_cleanups_pop22_bicg1                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv17_pop19_bicg21|                                   ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv17_pop19_bicg21                                                                                                                                                                                           ; bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv17_pop19_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv17_pop19_bicg1|                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv17_pop19_bicg21|thei_llvm_fpga_pop_i6_fpga_indvars_iv17_pop19_bicg1                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_bicg11|                                          ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_bicg11                                                                                                                                                                                                  ; bicg_i_llvm_fpga_push_i1_lastiniteration_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_bicg1|                                        ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_bicg11|thei_llvm_fpga_push_i1_lastiniteration_bicg1                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_bicg11|thei_llvm_fpga_push_i1_lastiniteration_bicg1|staging_reg                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_bicg25|                                              ; 8.6 (0.0)            ; 10.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_bicg25                                                                                                                                                                                                      ; bicg_i_llvm_fpga_push_i1_notexitcond_0                           ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_bicg1|                                            ; 8.6 (0.0)            ; 10.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_bicg25|thei_llvm_fpga_push_i1_notexitcond_bicg1                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 8.6 (0.7)            ; 10.5 (1.0)                       ; 1.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_bicg25|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                          ; 7.9 (7.9)            ; 9.5 (9.5)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_bicg25|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo                                                                                                                                                   ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i69_038_push20_bicg20|                                          ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i69_038_push20_bicg20                                                                                                                                                                                                  ; bicg_i_llvm_fpga_push_i32_i69_038_push20_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i69_038_push20_bicg1|                                        ; 9.0 (0.2)            ; 9.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i69_038_push20_bicg20|thei_llvm_fpga_push_i32_i69_038_push20_bicg1                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i69_038_push20_bicg20|thei_llvm_fpga_push_i32_i69_038_push20_bicg1|fifo                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups_push22_bicg28|                                          ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_bicg28                                                                                                                                                                                                  ; bicg_i_llvm_fpga_push_i4_cleanups_push22_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups_push22_bicg1|                                        ; 0.9 (0.0)            ; 1.2 (0.3)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_bicg28|thei_llvm_fpga_push_i4_cleanups_push22_bicg1                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_bicg28|thei_llvm_fpga_push_i4_cleanups_push22_bicg1|fifo                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations_push21_bicg9|                                       ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push21_bicg9                                                                                                                                                                                               ; bicg_i_llvm_fpga_push_i4_initerations_push21_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations_push21_bicg1|                                    ; 1.1 (0.2)            ; 1.1 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push21_bicg9|thei_llvm_fpga_push_i4_initerations_push21_bicg1                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push21_bicg9|thei_llvm_fpga_push_i4_initerations_push21_bicg1|fifo                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv17_push19_bicg30|                                 ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv17_push19_bicg30                                                                                                                                                                                         ; bicg_i_llvm_fpga_push_i6_fpga_indvars_iv17_push19_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv17_push19_bicg1|                               ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv17_push19_bicg30|thei_llvm_fpga_push_i6_fpga_indvars_iv17_push19_bicg1                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv17_push19_bicg30|thei_llvm_fpga_push_i6_fpga_indvars_iv17_push19_bicg1|fifo                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                   |thebicg_B11_branch|                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebicg_B11_branch                                                                                                                                                                                                                                                                                                                                                                                               ; bicg_B11_branch                                                  ; N/A          ;
;                   |thebicg_B11_merge|                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebicg_B11_merge                                                                                                                                                                                                                                                                                                                                                                                                ; bicg_B11_merge                                                   ; N/A          ;
;                |thebb_bicg_B11_sr_1_aunroll_x|                                                                      ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B11_sr_1                                                 ; N/A          ;
;                |thebb_bicg_B1_start|                                                                                ; 217.2 (0.0)          ; 281.5 (0.0)                      ; 64.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 314 (0)             ; 623 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start                                                                                                                                                                                                                                                                                                                                                                                                             ; bicg_bb_B1_start                                                 ; N/A          ;
;                   |thebb_bicg_B1_start_stall_region|                                                                ; 217.2 (0.0)          ; 281.5 (0.0)                      ; 64.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 314 (0)             ; 623 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                            ; bicg_bb_B1_start_stall_region                                    ; N/A          ;
;                      |thebicg_B1_start_merge_reg|                                                                   ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thebicg_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                 ; bicg_B1_start_merge_reg                                          ; N/A          ;
;                      |thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|                                         ; 92.1 (0.0)           ; 158.1 (0.0)                      ; 66.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (0)             ; 311 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x                                                                                                                                                                                                                                                                                                                       ; bicg_i_iord_bl_call_unnamed_bicg2_bicg0                          ; N/A          ;
;                         |theiord|                                                                                   ; 92.1 (0.0)           ; 158.1 (0.0)                      ; 66.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (0)             ; 311 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                               ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                              ; 92.1 (0.0)           ; 158.1 (0.0)                      ; 66.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (0)             ; 311 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                     ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                         ; 92.1 (92.1)          ; 158.1 (158.1)                    ; 66.0 (66.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (249)           ; 311 (311)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|                                   ; 58.9 (0.0)           ; 58.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4                                                                                                                                                                                                                                                                                                                 ; bicg_i_llvm_fpga_ffwd_source_p1024a30i32_unnamed_3_bicg0         ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|                                ; 58.9 (58.9)          ; 58.9 (58.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1                                                                                                                                                                                                                                                      ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg4_bicg5|                                      ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg4_bicg5                                                                                                                                                                                                                                                                                                                    ; bicg_i_llvm_fpga_ffwd_source_p1024i32_unnamed_4_bicg0            ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg4_bicg1|                                   ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg4_bicg5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg4_bicg1                                                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg5_bicg6|                                      ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg5_bicg6                                                                                                                                                                                                                                                                                                                    ; bicg_i_llvm_fpga_ffwd_source_p1024i32_unnamed_5_bicg0            ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg5_bicg1|                                   ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg5_bicg6|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg5_bicg1                                                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg7|                                      ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg7                                                                                                                                                                                                                                                                                                                    ; bicg_i_llvm_fpga_ffwd_source_p1024i32_unnamed_6_bicg0            ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg1|                                   ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg7|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg1                                                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg8|                                      ; 15.5 (0.0)           ; 15.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg8                                                                                                                                                                                                                                                                                                                    ; bicg_i_llvm_fpga_ffwd_source_p1024i32_unnamed_7_bicg0            ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg1|                                   ; 15.5 (15.5)          ; 15.8 (15.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg8|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg1                                                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|                                            ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1                                                                                                                                                                                                                                                                                                                          ; bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                  ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|                                         ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1                                                                                                                                                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg                                                                                                                                                                                                                                                                    ; bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg              ; N/A          ;
;                |thebb_bicg_B2_sr_0_aunroll_x|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B2_sr_0                                                  ; N/A          ;
;                |thebb_bicg_B3|                                                                                      ; 74.7 (0.0)           ; 81.3 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 102 (0)             ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3                                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B3                                                       ; N/A          ;
;                   |thebb_bicg_B3_stall_region|                                                                      ; 74.3 (0.5)           ; 81.0 (0.5)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 101 (1)             ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                        ; bicg_bb_B3_stall_region                                          ; N/A          ;
;                      |thebicg_B3_merge_reg_aunroll_x|                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebicg_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                         ; bicg_B3_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|                                  ; 72.4 (0.3)           ; 79.2 (0.5)                       ; 6.8 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 98 (1)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x                                                                                                                                                                                                                                                                                                                            ; bicg_i_sfc_s_c0_in_for_body_s_c0_enter959_bicg1                  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|                 ; 32.8 (0.0)           ; 39.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x                                                                                                                                                                                                                                                  ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit97_bicg0    ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|    ; 29.8 (0.0)           ; 36.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x                                                                                                                                                              ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000it97_bicg1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|                     ; 29.8 (0.0)           ; 36.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 29.8 (2.2)           ; 36.0 (3.0)                       ; 6.2 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                ; dpram_sa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 1.2 (0.0)            ; 2.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_full_detector|          ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_full_detector                                                                                                                                                                    ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_bicg1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_full_detector|       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_full_detector                                                                                      ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|                         ; 39.2 (11.8)          ; 39.7 (13.0)                      ; 0.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (38)             ; 45 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x                                                                                                                                                                                                                                                          ; bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter959_bicg0            ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going65_bicg2|                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_bicg2                                                                                                                                                                                                               ; bicg_i_llvm_fpga_pipeline_keep_going65_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going65_bicg1|                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_bicg2|thei_llvm_fpga_pipeline_keep_going65_bicg1                                                                                                                                                                    ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_043_pop15_bicg10|                                              ; 13.8 (0.0)           ; 13.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i_043_pop15_bicg10                                                                                                                                                                                                                ; bicg_i_llvm_fpga_pop_i32_i_043_pop15_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_043_pop15_bicg1|                                            ; 13.8 (13.8)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i_043_pop15_bicg10|thei_llvm_fpga_pop_i32_i_043_pop15_bicg1                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv8_pop14_bicg3|                                     ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv8_pop14_bicg3                                                                                                                                                                                                       ; bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv8_pop14_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv8_pop14_bicg1|                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv8_pop14_bicg3|thei_llvm_fpga_pop_i6_fpga_indvars_iv8_pop14_bicg1                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_043_push15_bicg12|                                            ; 9.3 (0.0)            ; 9.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_043_push15_bicg12                                                                                                                                                                                                              ; bicg_i_llvm_fpga_push_i32_i_043_push15_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_043_push15_bicg1|                                          ; 9.3 (0.2)            ; 9.3 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_043_push15_bicg12|thei_llvm_fpga_push_i32_i_043_push15_bicg1                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_043_push15_bicg12|thei_llvm_fpga_push_i32_i_043_push15_bicg1|fifo                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv8_push14_bicg9|                                   ; 2.0 (0.0)            ; 2.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv8_push14_bicg9                                                                                                                                                                                                     ; bicg_i_llvm_fpga_push_i6_fpga_indvars_iv8_push14_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv8_push14_bicg1|                                ; 2.0 (0.0)            ; 2.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv8_push14_bicg9|thei_llvm_fpga_push_i6_fpga_indvars_iv8_push14_bicg1                                                                                                                                                ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 2.0 (2.0)            ; 2.6 (2.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter959_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv8_push14_bicg9|thei_llvm_fpga_push_i6_fpga_indvars_iv8_push14_bicg1|fifo                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                   |thebicg_B3_merge|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebicg_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                  ; bicg_B3_merge                                                    ; N/A          ;
;                |thebb_bicg_B3_sr_1_aunroll_x|                                                                       ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B3_sr_1                                                  ; N/A          ;
;                |thebb_bicg_B4|                                                                                      ; 746.8 (0.0)          ; 926.2 (0.0)                      ; 180.9 (0.0)                                       ; 1.5 (0.0)                        ; 260.0 (0.0)          ; 840 (0)             ; 1080 (0)                  ; 0 (0)         ; 384               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4                                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B4                                                       ; N/A          ;
;                   |thebb_bicg_B4_stall_region|                                                                      ; 745.8 (126.8)        ; 925.2 (126.8)                    ; 180.9 (0.0)                                       ; 1.5 (0.0)                        ; 260.0 (0.0)          ; 838 (284)           ; 1079 (77)                 ; 0 (0)         ; 384               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                        ; bicg_bb_B4_stall_region                                          ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg10|                                               ; 11.0 (0.0)           ; 25.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg10                                                                                                                                                                                                                                                                                                                                         ; bicg_i_llvm_fpga_ffwd_dest_p1024i32_p4724_0                      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg1|                                             ; 11.0 (11.0)          ; 25.5 (25.5)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg10|thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg1                                                                                                                                                                                                                                                                                           ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024i32_q4623_bicg5|                                                ; 9.0 (0.0)            ; 20.8 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_q4623_bicg5                                                                                                                                                                                                                                                                                                                                          ; bicg_i_llvm_fpga_ffwd_dest_p1024i32_q4623_0                      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024i32_q4623_bicg1|                                             ; 9.0 (9.0)            ; 20.8 (20.8)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_q4623_bicg5|thei_llvm_fpga_ffwd_dest_p1024i32_q4623_bicg1                                                                                                                                                                                                                                                                                            ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg15|                                               ; 10.0 (0.0)           ; 18.7 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg15                                                                                                                                                                                                                                                                                                                                         ; bicg_i_llvm_fpga_ffwd_dest_p1024i32_r4825_0                      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg1|                                             ; 10.0 (10.0)          ; 18.7 (18.7)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg15|thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg1                                                                                                                                                                                                                                                                                           ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024i32_s4521_bicg0|                                                ; 7.8 (0.0)            ; 20.6 (0.0)                       ; 12.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_s4521_bicg0                                                                                                                                                                                                                                                                                                                                          ; bicg_i_llvm_fpga_ffwd_dest_p1024i32_s4521_0                      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024i32_s4521_bicg1|                                             ; 7.8 (7.8)            ; 20.6 (20.6)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_s4521_bicg0|thei_llvm_fpga_ffwd_dest_p1024i32_s4521_bicg1                                                                                                                                                                                                                                                                                            ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_1_bicg9|                                                            ; 7.3 (0.0)            ; 9.2 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_1_bicg9                                                                                                                                                                                                                                                                                                                                                      ; bicg_i_llvm_fpga_mem_memdep_1_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_1_bicg1|                                                         ; 7.3 (0.0)            ; 9.2 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_1_bicg9|thei_llvm_fpga_mem_memdep_1_bicg1                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                        ; 7.3 (5.7)            ; 9.2 (5.7)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_1_bicg9|thei_llvm_fpga_mem_memdep_1_bicg1|pipelined_write                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                            ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_1_bicg9|thei_llvm_fpga_mem_memdep_1_bicg1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                  ; 1.5 (1.5)            ; 3.5 (2.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_1_bicg9|thei_llvm_fpga_mem_memdep_1_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_1_bicg9|thei_llvm_fpga_mem_memdep_1_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_2_bicg14|                                                           ; 6.3 (0.0)            ; 8.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_2_bicg14                                                                                                                                                                                                                                                                                                                                                     ; bicg_i_llvm_fpga_mem_memdep_2_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_2_bicg1|                                                         ; 6.3 (0.0)            ; 8.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_2_bicg14|thei_llvm_fpga_mem_memdep_2_bicg1                                                                                                                                                                                                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                        ; 6.3 (5.0)            ; 8.5 (5.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_2_bicg14|thei_llvm_fpga_mem_memdep_2_bicg1|pipelined_write                                                                                                                                                                                                                                                                                                   ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                            ; 1.3 (0.0)            ; 3.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_2_bicg14|thei_llvm_fpga_mem_memdep_2_bicg1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                  ; 1.3 (1.5)            ; 3.5 (2.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_2_bicg14|thei_llvm_fpga_mem_memdep_2_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_2_bicg14|thei_llvm_fpga_mem_memdep_2_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_3_bicg19|                                                           ; 6.8 (0.0)            ; 7.6 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_3_bicg19                                                                                                                                                                                                                                                                                                                                                     ; bicg_i_llvm_fpga_mem_memdep_3_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_3_bicg1|                                                         ; 6.8 (0.0)            ; 7.6 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_3_bicg19|thei_llvm_fpga_mem_memdep_3_bicg1                                                                                                                                                                                                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                        ; 6.8 (4.3)            ; 7.6 (4.3)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_3_bicg19|thei_llvm_fpga_mem_memdep_3_bicg1|pipelined_write                                                                                                                                                                                                                                                                                                   ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                            ; 1.8 (0.0)            ; 3.2 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_3_bicg19|thei_llvm_fpga_mem_memdep_3_bicg1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                  ; 1.8 (1.5)            ; 3.2 (2.0)                        ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_3_bicg19|thei_llvm_fpga_mem_memdep_3_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_3_bicg19|thei_llvm_fpga_mem_memdep_3_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_bicg4|                                                              ; 6.7 (0.0)            ; 9.0 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_bicg4                                                                                                                                                                                                                                                                                                                                                        ; bicg_i_llvm_fpga_mem_memdep_0                                    ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_bicg1|                                                           ; 6.7 (0.0)            ; 9.0 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_bicg4|thei_llvm_fpga_mem_memdep_bicg1                                                                                                                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                        ; 6.7 (5.5)            ; 9.0 (5.8)                        ; 2.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_bicg4|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write                                                                                                                                                                                                                                                                                                        ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                            ; 1.2 (0.0)            ; 3.2 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_bicg4|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                  ; 1.2 (1.2)            ; 3.2 (1.7)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_bicg4|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                               ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_bicg4|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_bicg10_bicg12|                                                     ; 152.2 (0.0)          ; 190.5 (0.0)                      ; 38.9 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 135 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12                                                                                                                                                                                                                                                                                                                                               ; bicg_i_llvm_fpga_mem_unnamed_10_bicg0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_bicg10_bicg1|                                                   ; 147.5 (0.0)          ; 180.7 (0.0)                      ; 33.7 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 134 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1                                                                                                                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                         ; 147.5 (13.5)         ; 180.7 (17.7)                     ; 33.7 (4.2)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 134 (43)            ; 154 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read                                                                                                                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                           ; 33.2 (0.0)           ; 42.7 (0.0)                       ; 10.0 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 33.2 (2.6)           ; 42.7 (2.8)                       ; 10.0 (0.5)                                        ; 0.5 (0.2)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 4.3 (4.5)            ; 7.7 (6.2)                        ; 3.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                          ; 53.3 (0.0)           ; 62.0 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 53.3 (1.3)           ; 62.0 (2.2)                       ; 8.7 (0.8)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                               ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 6.0 (6.0)            ; 8.5 (7.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                            ; 27.5 (0.0)           ; 30.7 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 27.5 (4.3)           ; 30.7 (4.3)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                           ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                   ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.0 (5.0)            ; 6.3 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 5.0 (5.0)            ; 6.3 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                            ; 20.0 (0.0)           ; 27.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 20.0 (3.8)           ; 27.7 (5.7)                       ; 7.7 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                           ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                   ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_bicg10_bicg2|                                                      ; 4.7 (4.7)            ; 9.8 (9.8)                        ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thereaddata_reg_unnamed_bicg10_bicg2                                                                                                                                                                                                                                                                                                          ; bicg_readdata_reg_unnamed_10_bicg2                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_bicg11_bicg17|                                                     ; 99.3 (0.0)           ; 120.5 (0.0)                      ; 21.7 (0.0)                                        ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 83 (0)              ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17                                                                                                                                                                                                                                                                                                                                               ; bicg_i_llvm_fpga_mem_unnamed_11_bicg0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_bicg11_bicg1|                                                   ; 98.8 (0.0)           ; 119.7 (0.0)                      ; 21.4 (0.0)                                        ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 82 (0)              ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1                                                                                                                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                         ; 98.8 (4.3)           ; 119.7 (4.8)                      ; 21.4 (0.5)                                        ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 82 (10)             ; 114 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read                                                                                                                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                           ; 12.8 (0.0)           ; 19.2 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 12.8 (2.0)           ; 19.2 (3.2)                       ; 6.8 (1.3)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 22 (4)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 5.8 (5.8)            ; 8.0 (6.5)                        ; 2.5 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                               |input_fifo|                                                                          ; 56.0 (0.0)           ; 63.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 56.0 (1.8)           ; 63.7 (2.5)                       ; 7.7 (0.7)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                               ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 6.2 (5.7)            ; 8.5 (7.0)                        ; 2.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                            ; 25.7 (0.0)           ; 32.0 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 25.7 (5.0)           ; 32.0 (5.2)                       ; 6.4 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                           ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                   ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_bicg11_bicg3|                                                      ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thereaddata_reg_unnamed_bicg11_bicg3                                                                                                                                                                                                                                                                                                          ; bicg_readdata_reg_unnamed_11_bicg3                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_bicg8_bicg2|                                                       ; 100.1 (0.0)          ; 120.6 (0.0)                      ; 20.5 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 84 (0)              ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2                                                                                                                                                                                                                                                                                                                                                 ; bicg_i_llvm_fpga_mem_unnamed_8_bicg0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_bicg8_bicg1|                                                    ; 99.1 (0.0)           ; 119.1 (0.0)                      ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 83 (0)              ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1                                                                                                                                                                                                                                                                                                          ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                         ; 99.1 (3.7)           ; 119.1 (3.7)                      ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 83 (9)              ; 114 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read                                                                                                                                                                                                                                                                                           ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                           ; 11.8 (0.0)           ; 18.1 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 11.8 (1.5)           ; 18.1 (2.7)                       ; 6.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (4)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.5 (5.2)            ; 6.7 (5.2)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 4.8 (4.8)            ; 7.7 (6.2)                        ; 2.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |input_fifo|                                                                          ; 55.8 (0.0)           ; 63.3 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 55.8 (1.8)           ; 63.3 (2.3)                       ; 7.5 (0.6)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                  ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 6.0 (6.0)            ; 8.5 (7.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                            ; 27.2 (0.0)           ; 34.1 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 30 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 27.2 (5.3)           ; 34.1 (6.5)                       ; 6.9 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 30 (11)             ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                      ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.0 (5.0)            ; 6.3 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 5.2 (5.2)            ; 7.3 (6.0)                        ; 2.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 1.2 (0.0)            ; 1.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_bicg8_bicg0|                                                       ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thereaddata_reg_unnamed_bicg8_bicg0                                                                                                                                                                                                                                                                                                             ; bicg_readdata_reg_unnamed_8_bicg0                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_bicg9_bicg7|                                                       ; 155.3 (0.0)          ; 194.8 (0.0)                      ; 40.0 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 135 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7                                                                                                                                                                                                                                                                                                                                                 ; bicg_i_llvm_fpga_mem_unnamed_9_bicg0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_bicg9_bicg1|                                                    ; 150.0 (0.0)          ; 184.3 (0.0)                      ; 34.8 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 134 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1                                                                                                                                                                                                                                                                                                          ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                         ; 150.0 (14.5)         ; 184.3 (17.6)                     ; 34.8 (3.1)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 134 (43)            ; 154 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read                                                                                                                                                                                                                                                                                           ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                           ; 35.3 (0.0)           ; 44.0 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 35.3 (2.8)           ; 44.0 (3.5)                       ; 8.7 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                   ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 4.8 (4.8)            ; 7.7 (6.2)                        ; 2.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 1.2 (0.0)            ; 2.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                          ; 53.7 (0.0)           ; 63.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 53.7 (1.7)           ; 63.2 (2.0)                       ; 9.5 (0.3)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                  ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 6.0 (5.7)            ; 8.7 (7.2)                        ; 2.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                            ; 26.0 (0.0)           ; 32.1 (0.0)                       ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 26.0 (5.0)           ; 32.1 (5.7)                       ; 6.1 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                      ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 5.0 (5.0)            ; 6.2 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                            ; 20.5 (0.0)           ; 27.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 20.5 (4.2)           ; 27.5 (5.5)                       ; 7.5 (1.7)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                      ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_bicg9_bicg1|                                                       ; 5.3 (5.3)            ; 10.5 (10.5)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thereaddata_reg_unnamed_bicg9_bicg1                                                                                                                                                                                                                                                                                                             ; bicg_readdata_reg_unnamed_9_bicg1                                ; N/A          ;
;                      |theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|                                            ; 16.8 (0.0)           ; 26.0 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 47 (0)                    ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                      ; 16.8 (0.0)           ; 26.0 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 47 (0)                    ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo                                                                                                                                                                                                                                                                                                                                 ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                          ; 16.8 (0.0)           ; 26.0 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 47 (0)                    ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                          ; 16.8 (2.5)           ; 26.0 (2.8)                       ; 9.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (3)              ; 47 (3)                    ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                  ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                        ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                         ; altera_syncram_le72                                              ; N/A          ;
;                                        |altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                             ; altsyncram_0kb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                ; 6.3 (6.2)            ; 9.2 (7.7)                        ; 2.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                 ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                 ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_stall_entry_o5_34_fifo|                                                            ; 17.5 (0.0)           ; 26.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                      ; 17.5 (0.0)           ; 26.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo                                                                                                                                                                                                                                                                                                                                                 ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                          ; 17.5 (0.0)           ; 26.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                          ; 17.5 (2.3)           ; 26.0 (2.8)                       ; 8.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                  ; 6.0 (6.0)            ; 8.2 (6.7)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                        ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                         ; altera_syncram_de72                                              ; N/A          ;
;                                        |altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                             ; altsyncram_ojb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                ; 6.0 (6.2)            ; 9.0 (7.5)                        ; 3.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                 ; 1.7 (0.0)            ; 2.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                 ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                   |thebicg_B4_branch|                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebicg_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                 ; bicg_B4_branch                                                   ; N/A          ;
;                |thebb_bicg_B4_sr_0_aunroll_x|                                                                       ; 27.2 (27.2)          ; 39.1 (39.1)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B4_sr_0                                                  ; N/A          ;
;                |thebb_bicg_B5|                                                                                      ; 403.0 (0.0)          ; 527.2 (0.0)                      ; 125.2 (0.0)                                       ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 600 (0)             ; 717 (0)                   ; 0 (0)         ; 4800              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5                                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B5                                                       ; N/A          ;
;                   |thebb_bicg_B5_stall_region|                                                                      ; 387.7 (5.2)          ; 493.0 (5.2)                      ; 106.3 (0.0)                                       ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 563 (10)            ; 653 (3)                   ; 0 (0)         ; 4800              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                        ; bicg_bb_B5_stall_region                                          ; N/A          ;
;                      |thebicg_B5_merge_reg_aunroll_x|                                                               ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thebicg_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                         ; bicg_B5_merge_reg                                                ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                    ; 18.0 (0.0)           ; 25.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                      ; 18.0 (0.0)           ; 25.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                         ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                          ; 18.0 (0.0)           ; 25.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                          ; 18.0 (2.8)           ; 25.0 (3.1)                       ; 7.5 (0.4)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                           ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                  ; 6.5 (6.2)            ; 8.5 (7.0)                        ; 2.3 (0.8)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                 ; altera_syncram_1i72                                              ; N/A          ;
;                                        |altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                     ; altsyncram_cnb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                ; 6.7 (6.5)            ; 8.1 (7.0)                        ; 1.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.2 (0.2)            ; 1.1 (1.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                 ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                 ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thecoalesced_delay_1_fifo|                                                                    ; 17.0 (0.0)           ; 28.3 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                      ; 17.0 (0.0)           ; 28.3 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                         ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                          ; 17.0 (0.0)           ; 28.3 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                          ; 17.0 (2.7)           ; 28.3 (2.7)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                           ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                  ; 6.2 (6.2)            ; 8.0 (6.5)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                 ; altera_syncram_3i72                                              ; N/A          ;
;                                        |altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                     ; altsyncram_enb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                ; 6.0 (6.0)            ; 10.0 (8.5)                       ; 4.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                 ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 1.5 (1.5)            ; 3.5 (3.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                 ; 0.5 (0.0)            ; 3.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                     ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_4_bicg4|                                                            ; 8.7 (0.0)            ; 11.7 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_memdep_4_bicg4                                                                                                                                                                                                                                                                                                                                                      ; bicg_i_llvm_fpga_mem_memdep_4_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_4_bicg1|                                                         ; 8.7 (0.0)            ; 11.7 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_memdep_4_bicg4|thei_llvm_fpga_mem_memdep_4_bicg1                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                        ; 8.7 (4.7)            ; 11.7 (5.5)                       ; 3.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (9)              ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_memdep_4_bicg4|thei_llvm_fpga_mem_memdep_4_bicg1|pipelined_write                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                            ; 4.0 (0.0)            ; 6.2 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_memdep_4_bicg4|thei_llvm_fpga_mem_memdep_4_bicg1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                  ; 4.0 (4.0)            ; 6.2 (4.7)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_memdep_4_bicg4|thei_llvm_fpga_mem_memdep_4_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_memdep_4_bicg4|thei_llvm_fpga_mem_memdep_4_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_bicg12_bicg3|                                                      ; 152.0 (0.0)          ; 196.3 (0.0)                      ; 44.3 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3                                                                                                                                                                                                                                                                                                                                                ; bicg_i_llvm_fpga_mem_unnamed_12_bicg0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_bicg12_bicg1|                                                   ; 151.5 (0.0)          ; 187.8 (0.0)                      ; 36.3 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1                                                                                                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                         ; 151.5 (19.5)         ; 187.8 (19.8)                     ; 36.3 (0.3)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read                                                                                                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                           ; 32.5 (0.0)           ; 42.9 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 32.5 (2.2)           ; 42.9 (2.7)                       ; 10.4 (0.5)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                 ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 4.3 (4.5)            ; 7.7 (6.2)                        ; 3.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                          ; 53.0 (0.0)           ; 64.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 53.0 (1.7)           ; 64.0 (3.3)                       ; 11.0 (1.7)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.7 (5.2)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 5.3 (5.0)            ; 7.5 (6.0)                        ; 2.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                            ; 26.5 (0.0)           ; 33.9 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 26.5 (4.7)           ; 33.9 (5.9)                       ; 7.4 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                            ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                   ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                    ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                             ; 4.7 (4.7)            ; 7.0 (5.5)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                            ; 20.0 (0.0)           ; 27.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                              ; 20.0 (3.8)           ; 27.2 (5.2)                       ; 7.2 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                            ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                   ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                    ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                        ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                              ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_bicg12_bicg4|                                                      ; 0.5 (0.5)            ; 8.6 (8.6)                        ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thereaddata_reg_unnamed_bicg12_bicg4                                                                                                                                                                                                                                                                                                           ; bicg_readdata_reg_unnamed_12_bicg4                               ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|                               ; 177.2 (0.3)          ; 217.2 (0.3)                      ; 40.6 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 336 (1)             ; 315 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x                                                                                                                                                                                                                                                                                                                         ; bicg_i_sfc_s_c0_in_for_body9_s_c0_enter10012_bicg1               ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_bicgs_c0_exit105_bicg1_aunroll_x|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_bicgs_c0_exit105_bicg1_aunroll_x                                                                                                                                                                                                                                             ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body9_s_c0_exit105_bicg0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_bicgs_c0_exit105_bicg1|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_bicgs_c0_exit105_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_bicgs_c0_exit105_bicg1                                                                                                                                                                           ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|                      ; 176.5 (121.2)        ; 216.9 (144.8)                    ; 40.9 (24.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 334 (245)           ; 315 (169)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x                                                                                                                                                                                                                                                    ; bicg_i_sfc_logic_s_c0_in_for_body9_s_c0_enter10012_bicg0         ; N/A          ;
;                            |i_masked60_bicg32_delay|                                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|i_masked60_bicg32_delay                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|                                      ; 18.2 (0.0)           ; 30.3 (0.0)                       ; 12.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17                                                                                                                                                                                                  ; bicg_i_llvm_fpga_ffwd_dest_p1024a30i32_a4420_0                   ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|                                    ; 18.2 (18.2)          ; 30.3 (30.3)                      ; 12.1 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1                                                                                                                                                 ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going51_bicg6|                                             ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going51_bicg6                                                                                                                                                                                                         ; bicg_i_llvm_fpga_pipeline_keep_going51_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going51_bicg1|                                          ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going51_bicg6|thei_llvm_fpga_pipeline_keep_going51_bicg1                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going51_bicg6|thei_llvm_fpga_pipeline_keep_going51_bicg1|pop2                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                             ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going51_bicg6|thei_llvm_fpga_pipeline_keep_going51_bicg1|push                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                   ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going51_bicg6|thei_llvm_fpga_pipeline_keep_going51_bicg1|push|staging_reg                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp6374_pop27_bicg33|                                          ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp6374_pop27_bicg33                                                                                                                                                                                                      ; bicg_i_llvm_fpga_pop_i1_notcmp6374_pop27_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp6374_pop27_bicg1|                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp6374_pop27_bicg33|thei_llvm_fpga_pop_i1_notcmp6374_pop27_bicg1                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups54_pop26_bicg2|                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups54_pop26_bicg2                                                                                                                                                                                                       ; bicg_i_llvm_fpga_pop_i2_cleanups54_pop26_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups54_pop26_bicg1|                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups54_pop26_bicg2|thei_llvm_fpga_pop_i2_cleanups54_pop26_bicg1                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_043_pop1575_pop28_bicg12|                                      ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i_043_pop1575_pop28_bicg12                                                                                                                                                                                                  ; bicg_i_llvm_fpga_pop_i32_i_043_pop1575_pop28_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_043_pop1575_pop28_bicg1|                                    ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i_043_pop1575_pop28_bicg12|thei_llvm_fpga_pop_i32_i_043_pop1575_pop28_bicg1                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_042_pop24_bicg15|                                              ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_j_042_pop24_bicg15                                                                                                                                                                                                          ; bicg_i_llvm_fpga_pop_i32_j_042_pop24_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_042_pop24_bicg1|                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_j_042_pop24_bicg15|thei_llvm_fpga_pop_i32_j_042_pop24_bicg1                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop23_bicg22|                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop23_bicg22                                                                                                                                                                                                 ; bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop23_0                  ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop23_bicg1|                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop23_bicg22|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop23_bicg1                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration53_bicg11|                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration53_bicg11                                                                                                                                                                                                    ; bicg_i_llvm_fpga_push_i1_lastiniteration53_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration53_bicg1|                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration53_bicg11|thei_llvm_fpga_push_i1_lastiniteration53_bicg1                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration53_bicg11|thei_llvm_fpga_push_i1_lastiniteration53_bicg1|staging_reg                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp6374_push27_bicg34|                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notcmp6374_push27_bicg34                                                                                                                                                                                                    ; bicg_i_llvm_fpga_push_i1_notcmp6374_push27_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp6374_push27_bicg1|                                      ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notcmp6374_push27_bicg34|thei_llvm_fpga_push_i1_notcmp6374_push27_bicg1                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notcmp6374_push27_bicg34|thei_llvm_fpga_push_i1_notcmp6374_push27_bicg1|fifo                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond61_bicg26|                                            ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond61_bicg26                                                                                                                                                                                                        ; bicg_i_llvm_fpga_push_i1_notexitcond61_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond61_bicg1|                                          ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond61_bicg26|thei_llvm_fpga_push_i1_notexitcond61_bicg1                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond61_bicg26|thei_llvm_fpga_push_i1_notexitcond61_bicg1|staging_reg                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups54_push26_bicg29|                                        ; 0.8 (0.0)            ; 0.9 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i2_cleanups54_push26_bicg29                                                                                                                                                                                                    ; bicg_i_llvm_fpga_push_i2_cleanups54_push26_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups54_push26_bicg1|                                      ; 0.8 (0.0)            ; 0.9 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i2_cleanups54_push26_bicg29|thei_llvm_fpga_push_i2_cleanups54_push26_bicg1                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i2_cleanups54_push26_bicg29|thei_llvm_fpga_push_i2_cleanups54_push26_bicg1|fifo                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_043_pop1575_push28_bicg13|                                    ; 4.9 (0.0)            ; 12.1 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_043_pop1575_push28_bicg13                                                                                                                                                                                                ; bicg_i_llvm_fpga_push_i32_i_043_pop1575_push28_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_043_pop1575_push28_bicg1|                                  ; 4.9 (0.0)            ; 12.1 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_043_pop1575_push28_bicg13|thei_llvm_fpga_push_i32_i_043_pop1575_push28_bicg1                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 4.9 (4.9)            ; 12.1 (12.1)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_043_pop1575_push28_bicg13|thei_llvm_fpga_push_i32_i_043_pop1575_push28_bicg1|fifo                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_042_push24_bicg21|                                            ; 9.2 (0.0)            ; 9.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i32_j_042_push24_bicg21                                                                                                                                                                                                        ; bicg_i_llvm_fpga_push_i32_j_042_push24_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_042_push24_bicg1|                                          ; 9.2 (0.2)            ; 9.3 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i32_j_042_push24_bicg21|thei_llvm_fpga_push_i32_j_042_push24_bicg1                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 8.9 (8.9)            ; 9.1 (9.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i32_j_042_push24_bicg21|thei_llvm_fpga_push_i32_j_042_push24_bicg1|fifo                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv_push23_bicg31|                                   ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push23_bicg31                                                                                                                                                                                               ; bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push23_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv_push23_bicg1|                                 ; 2.3 (0.3)            ; 2.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push23_bicg31|thei_llvm_fpga_push_i6_fpga_indvars_iv_push23_bicg1                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push23_bicg31|thei_llvm_fpga_push_i6_fpga_indvars_iv_push23_bicg1|fifo                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                   |thebicg_B5_branch|                                                                               ; 6.5 (6.5)            ; 25.3 (25.3)                      ; 18.8 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebicg_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                 ; bicg_B5_branch                                                   ; N/A          ;
;                   |thebicg_B5_merge|                                                                                ; 8.8 (8.8)            ; 8.9 (8.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebicg_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                  ; bicg_B5_merge                                                    ; N/A          ;
;                |thebb_bicg_B5_sr_1_aunroll_x|                                                                       ; 5.8 (5.8)            ; 12.8 (12.8)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B5_sr_1                                                  ; N/A          ;
;                |thebb_bicg_B6_sr_0_aunroll_x|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B6_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B6_sr_0                                                  ; N/A          ;
;                |thebb_bicg_B7|                                                                                      ; 106.3 (0.0)          ; 137.6 (0.0)                      ; 31.3 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 83 (0)              ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7                                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B7                                                       ; N/A          ;
;                   |thebb_bicg_B7_stall_region|                                                                      ; 106.0 (13.3)         ; 137.3 (24.5)                     ; 31.3 (11.2)                                       ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 82 (12)             ; 176 (51)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                        ; bicg_bb_B7_stall_region                                          ; N/A          ;
;                      |thebicg_B7_merge_reg_aunroll_x|                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thebicg_B7_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                         ; bicg_B7_merge_reg                                                ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg3|                                                 ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg3                                                                                                                                                                                                                                                                                                                                           ; bicg_i_llvm_fpga_pop_i1_memdep_phi_pop18_0                       ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg1|                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg3|thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg1                                                                                                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg3_reg|                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg3|thei_llvm_fpga_pop_i1_memdep_phi_pop18_bicg3_reg                                                                                                                                                                                                                                                                                          ; bicg_i_llvm_fpga_pop_i1_memdep_phi_pop18_3_reg                   ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|                              ; 89.8 (0.5)           ; 109.9 (0.5)                      ; 20.1 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 65 (1)              ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x                                                                                                                                                                                                                                                                                                                        ; bicg_i_sfc_s_c0_in_for_body39_s_c0_enter11010_bicg1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|              ; 42.5 (0.3)           ; 48.9 (0.3)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x                                                                                                                                                                                                                                           ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body39_s_c0_exit118_bicg0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x| ; 39.2 (0.0)           ; 45.6 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x                                                                                                                                                    ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t118_bicg1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|                  ; 39.2 (0.0)           ; 45.6 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 39.2 (2.5)           ; 45.6 (2.9)                       ; 6.4 (0.4)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated   ; dpram_fc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_full_detector                                                                                                                                                          ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_bicg1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_full_detector                                                                         ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|                     ; 46.8 (11.7)          ; 60.5 (16.0)                      ; 13.7 (4.4)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 43 (23)             ; 89 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x                                                                                                                                                                                                                                                  ; bicg_i_sfc_logic_s_c0_in_for_body39_s_c0_enter11010_bicg0        ; N/A          ;
;                            |redist5_i_idxprom40_bicg4_vt_join_q_4_mem_dmem|                                         ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist5_i_idxprom40_bicg4_vt_join_q_4_mem_dmem                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                      ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist5_i_idxprom40_bicg4_vt_join_q_4_mem_dmem|auto_generated                                                                                                                                                                                    ; altera_syncram_1j62                                              ; N/A          ;
;                                  |altsyncram1|                                                                      ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist5_i_idxprom40_bicg4_vt_join_q_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                        ; altsyncram_k6a4                                                  ; N/A          ;
;                            |redist6_i_arrayidx416_bicg5_vt_join_q_4_mem_dmem|                                       ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist6_i_arrayidx416_bicg5_vt_join_q_4_mem_dmem                                                                                                                                                                                                 ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                      ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist6_i_arrayidx416_bicg5_vt_join_q_4_mem_dmem|auto_generated                                                                                                                                                                                  ; altera_syncram_1j62                                              ; N/A          ;
;                                  |altsyncram1|                                                                      ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist6_i_arrayidx416_bicg5_vt_join_q_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                      ; altsyncram_k6a4                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_bicg13_bicg6|                                                ; 5.0 (2.5)            ; 14.5 (12.0)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 35 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg13_bicg6                                                                                                                                                                                                          ; bicg_i_llvm_fpga_mem_unnamed_13_bicg0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_bicg13_bicg1|                                             ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg13_bicg6|thei_llvm_fpga_mem_unnamed_bicg13_bicg1                                                                                                                                                                  ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg13_bicg6|thei_llvm_fpga_mem_unnamed_bicg13_bicg1|pipelined_read                                                                                                                                                   ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going44_bicg2|                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_bicg2                                                                                                                                                                                                       ; bicg_i_llvm_fpga_pipeline_keep_going44_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going44_bicg1|                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_bicg2|thei_llvm_fpga_pipeline_keep_going44_bicg1                                                                                                                                                            ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i35_041_pop17_bicg3|                                             ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i35_041_pop17_bicg3                                                                                                                                                                                                       ; bicg_i_llvm_fpga_pop_i32_i35_041_pop17_0                         ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i35_041_pop17_bicg1|                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i35_041_pop17_bicg3|thei_llvm_fpga_pop_i32_i35_041_pop17_bicg1                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop16_bicg7|                                    ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop16_bicg7                                                                                                                                                                                              ; bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv14_pop16_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop16_bicg1|                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop16_bicg7|thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop16_bicg1                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i35_041_push17_bicg15|                                          ; 3.4 (0.0)            ; 3.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i35_041_push17_bicg15                                                                                                                                                                                                    ; bicg_i_llvm_fpga_push_i32_i35_041_push17_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i35_041_push17_bicg1|                                        ; 3.4 (0.2)            ; 3.5 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i35_041_push17_bicg15|thei_llvm_fpga_push_i32_i35_041_push17_bicg1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i35_041_push17_bicg15|thei_llvm_fpga_push_i32_i35_041_push17_bicg1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv14_push16_bicg13|                                 ; 2.0 (0.0)            ; 2.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push16_bicg13                                                                                                                                                                                           ; bicg_i_llvm_fpga_push_i6_fpga_indvars_iv14_push16_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv14_push16_bicg1|                               ; 2.0 (0.0)            ; 2.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push16_bicg13|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push16_bicg1                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 2.0 (2.0)            ; 2.6 (2.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push16_bicg13|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push16_bicg1|fifo                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                   |thebicg_B7_merge|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebicg_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                  ; bicg_B7_merge                                                    ; N/A          ;
;                |thebb_bicg_B7_sr_1_aunroll_x|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B7_sr_1                                                  ; N/A          ;
;                |thebb_bicg_B8|                                                                                      ; 17.1 (0.0)           ; 18.6 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8                                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B8                                                       ; N/A          ;
;                   |thebb_bicg_B8_stall_region|                                                                      ; 15.6 (3.9)           ; 17.2 (4.5)                       ; 1.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 22 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                        ; bicg_bb_B8_stall_region                                          ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_5_bicg1|                                                            ; 8.2 (0.0)            ; 9.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_mem_memdep_5_bicg1                                                                                                                                                                                                                                                                                                                                                      ; bicg_i_llvm_fpga_mem_memdep_5_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_5_bicg1|                                                         ; 8.2 (0.0)            ; 9.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_mem_memdep_5_bicg1|thei_llvm_fpga_mem_memdep_5_bicg1                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                        ; 8.2 (5.5)            ; 9.5 (5.5)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (11)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_mem_memdep_5_bicg1|thei_llvm_fpga_mem_memdep_5_bicg1|pipelined_write                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                            ; 1.8 (0.0)            ; 4.0 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_mem_memdep_5_bicg1|thei_llvm_fpga_mem_memdep_5_bicg1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                  ; 1.8 (2.0)            ; 4.0 (2.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_mem_memdep_5_bicg1|thei_llvm_fpga_mem_memdep_5_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_mem_memdep_5_bicg1|thei_llvm_fpga_mem_memdep_5_bicg1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push18_bicg0|                                               ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg0                                                                                                                                                                                                                                                                                                                                         ; bicg_i_llvm_fpga_push_i1_memdep_phi_push18_0                     ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push18_bicg1|                                            ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg0|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg1                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                   ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg0|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg1|fifo                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                ; 2.5 (0.5)            ; 2.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg0|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg1|fifo|fifo                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg0|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg1|fifo|fifo|fifo                                                                                                                                                                                                                                                                           ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebb_bicg_B8_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg0|thei_llvm_fpga_push_i1_memdep_phi_push18_bicg1|fifo|staging_reg                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                   |thebicg_B8_branch|                                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8|thebicg_B8_branch                                                                                                                                                                                                                                                                                                                                                                                                 ; bicg_B8_branch                                                   ; N/A          ;
;                |thebb_bicg_B8_sr_0_aunroll_x|                                                                       ; 5.7 (5.7)            ; 14.0 (14.0)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B8_sr_0                                                  ; N/A          ;
;                |thebb_bicg_B9|                                                                                      ; 186.8 (0.0)          ; 270.4 (0.0)                      ; 83.5 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 256 (0)             ; 496 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9                                                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_bb_B9                                                       ; N/A          ;
;                   |thebb_bicg_B9_stall_region|                                                                      ; 167.8 (0.0)          ; 245.0 (0.0)                      ; 77.3 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 204 (0)             ; 456 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                        ; bicg_bb_B9_stall_region                                          ; N/A          ;
;                      |thebicg_B9_merge_reg_aunroll_x|                                                               ; 12.9 (12.9)          ; 12.9 (12.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thebicg_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                         ; bicg_B9_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|                              ; 154.7 (0.3)          ; 232.1 (0.3)                      ; 77.4 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 203 (1)             ; 406 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x                                                                                                                                                                                                                                                                                                                        ; bicg_i_sfc_s_c0_in_for_body46_s_c0_enter12813_bicg1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|              ; 30.8 (0.2)           ; 37.8 (0.2)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x                                                                                                                                                                                                                                           ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body46_s_c0_exit139_bicg0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x| ; 27.3 (0.0)           ; 34.6 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x                                                                                                                                                    ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t139_bicg1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|                  ; 27.3 (0.0)           ; 34.6 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                       ; 27.3 (1.3)           ; 34.6 (3.0)                       ; 7.2 (1.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                        ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                               ; 5.0 (5.0)            ; 6.2 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                     ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                           ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                             ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated   ; dpram_fc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                              ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                              ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                  ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_full_detector                                                                                                                                                          ; bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_bicg1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_full_detector                                                                         ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|                     ; 123.5 (50.8)         ; 194.0 (80.0)                     ; 70.4 (29.2)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 181 (102)           ; 373 (197)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x                                                                                                                                                                                                                                                  ; bicg_i_sfc_logic_s_c0_in_for_body46_s_c0_enter12813_bicg0        ; N/A          ;
;                            |i_masked39_bicg45_delay|                                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_masked39_bicg45_delay                                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist21_i_masked39_bicg45_q_10|                                                        ; 0.2 (0.2)            ; 2.5 (2.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist26_i_llvm_fpga_pop_i1_notcmp4279_pop37_bicg50_out_data_out_10|                    ; 0.2 (0.2)            ; 2.2 (2.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp4279_pop37_bicg50_out_data_out_10                                                                                                                                                                              ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist7_sync_together114_aunroll_x_in_c0_eni7_4_tpl_9_mem_dmem|                         ; 20.2 (0.0)           ; 21.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist7_sync_together114_aunroll_x_in_c0_eni7_4_tpl_9_mem_dmem                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                      ; 20.2 (0.0)           ; 21.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist7_sync_together114_aunroll_x_in_c0_eni7_4_tpl_9_mem_dmem|auto_generated                                                                                                                                                                    ; altera_syncram_7j62                                              ; N/A          ;
;                                  |altsyncram1|                                                                      ; 20.2 (20.2)          ; 21.5 (21.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist7_sync_together114_aunroll_x_in_c0_eni7_4_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                        ; altsyncram_q6a4                                                  ; N/A          ;
;                            |redist8_sync_together114_aunroll_x_in_c0_eni7_5_tpl_9_mem_dmem|                         ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist8_sync_together114_aunroll_x_in_c0_eni7_5_tpl_9_mem_dmem                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                      ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist8_sync_together114_aunroll_x_in_c0_eni7_5_tpl_9_mem_dmem|auto_generated                                                                                                                                                                    ; altera_syncram_hj62                                              ; N/A          ;
;                                  |altsyncram1|                                                                      ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist8_sync_together114_aunroll_x_in_c0_eni7_5_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                        ; altsyncram_47a4                                                  ; N/A          ;
;                            |redist9_sync_together114_aunroll_x_in_c0_eni7_6_tpl_9|                                  ; 0.2 (0.2)            ; 2.2 (2.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist9_sync_together114_aunroll_x_in_c0_eni7_6_tpl_9                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_6_bicg26|                                                     ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_memdep_6_bicg26                                                                                                                                                                                                               ; bicg_i_llvm_fpga_mem_memdep_6_0                                  ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_6_bicg1|                                                   ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_memdep_6_bicg26|thei_llvm_fpga_mem_memdep_6_bicg1                                                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                  ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_memdep_6_bicg26|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write                                                                                                                                                             ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_bicg16_bicg19|                                               ; 0.0 (0.0)            ; 13.4 (13.4)                      ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg16_bicg19                                                                                                                                                                                                         ; bicg_i_llvm_fpga_mem_unnamed_16_bicg0                            ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_bicg18_bicg28|                                               ; 0.2 (0.2)            ; 16.0 (16.0)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28                                                                                                                                                                                                         ; bicg_i_llvm_fpga_mem_unnamed_18_bicg0                            ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going30_bicg6|                                             ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going30_bicg6                                                                                                                                                                                                       ; bicg_i_llvm_fpga_pipeline_keep_going30_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going30_bicg1|                                          ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going30_bicg6|thei_llvm_fpga_pipeline_keep_going30_bicg1                                                                                                                                                            ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going30_bicg6|thei_llvm_fpga_pipeline_keep_going30_bicg1|pop2                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                             ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going30_bicg6|thei_llvm_fpga_pipeline_keep_going30_bicg1|push                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going30_bicg6|thei_llvm_fpga_pipeline_keep_going30_bicg1|push|staging_reg                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond1678_pop36_bicg48|                                        ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1678_pop36_bicg48                                                                                                                                                                                                  ; bicg_i_llvm_fpga_pop_i1_exitcond1678_pop36_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond1678_pop36_bicg1|                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1678_pop36_bicg48|thei_llvm_fpga_pop_i1_exitcond1678_pop36_bicg1                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp4279_pop37_bicg50|                                          ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp4279_pop37_bicg50                                                                                                                                                                                                    ; bicg_i_llvm_fpga_pop_i1_notcmp4279_pop37_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp4279_pop37_bicg1|                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp4279_pop37_bicg50|thei_llvm_fpga_pop_i1_notcmp4279_pop37_bicg1                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups33_pop33_bicg2|                                           ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups33_pop33_bicg2                                                                                                                                                                                                     ; bicg_i_llvm_fpga_pop_i2_cleanups33_pop33_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups33_pop33_bicg1|                                        ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups33_pop33_bicg2|thei_llvm_fpga_pop_i2_cleanups33_pop33_bicg1                                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j42_040_pop30_bicg16|                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_j42_040_pop30_bicg16                                                                                                                                                                                                      ; bicg_i_llvm_fpga_pop_i32_j42_040_pop30_0                         ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j42_040_pop30_bicg1|                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_j42_040_pop30_bicg16|thei_llvm_fpga_pop_i32_j42_040_pop30_bicg1                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_tmp_q_039_pop31_bicg30|                                          ; 9.6 (0.0)            ; 10.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_q_039_pop31_bicg30                                                                                                                                                                                                    ; bicg_i_llvm_fpga_pop_i32_tmp_q_039_pop31_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_tmp_q_039_pop31_bicg1|                                        ; 9.6 (9.6)            ; 10.4 (10.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_q_039_pop31_bicg30|thei_llvm_fpga_pop_i32_tmp_q_039_pop31_bicg1                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom4076_pop34_bicg12|                                        ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom4076_pop34_bicg12                                                                                                                                                                                                  ; bicg_i_llvm_fpga_pop_i64_idxprom4076_pop34_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom4076_pop34_bicg1|                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom4076_pop34_bicg12|thei_llvm_fpga_pop_i64_idxprom4076_pop34_bicg1                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop29_bicg35|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop29_bicg35                                                                                                                                                                                             ; bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv11_pop29_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop29_bicg1|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop29_bicg35|thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop29_bicg1                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_p66i32_arrayidx41677_pop35_bicg46|                                   ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_p66i32_arrayidx41677_pop35_bicg46                                                                                                                                                                                             ; bicg_i_llvm_fpga_pop_p66i32_arrayidx41677_pop35_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_p66i32_arrayidx41677_pop35_bicg1|                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_pop_p66i32_arrayidx41677_pop35_bicg46|thei_llvm_fpga_pop_p66i32_arrayidx41677_pop35_bicg1                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond1678_push36_bicg49|                                      ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1678_push36_bicg49                                                                                                                                                                                                ; bicg_i_llvm_fpga_push_i1_exitcond1678_push36_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond1678_push36_bicg1|                                    ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1678_push36_bicg49|thei_llvm_fpga_push_i1_exitcond1678_push36_bicg1                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1678_push36_bicg49|thei_llvm_fpga_push_i1_exitcond1678_push36_bicg1|staging_reg                                                                                                                                   ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration32_bicg11|                                        ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration32_bicg11                                                                                                                                                                                                  ; bicg_i_llvm_fpga_push_i1_lastiniteration32_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration32_bicg1|                                      ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration32_bicg11|thei_llvm_fpga_push_i1_lastiniteration32_bicg1                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration32_bicg11|thei_llvm_fpga_push_i1_lastiniteration32_bicg1|staging_reg                                                                                                                                       ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp4279_push37_bicg51|                                        ; 0.9 (0.0)            ; 1.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notcmp4279_push37_bicg51                                                                                                                                                                                                  ; bicg_i_llvm_fpga_push_i1_notcmp4279_push37_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp4279_push37_bicg1|                                      ; 0.9 (0.0)            ; 1.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notcmp4279_push37_bicg51|thei_llvm_fpga_push_i1_notcmp4279_push37_bicg1                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notcmp4279_push37_bicg51|thei_llvm_fpga_push_i1_notcmp4279_push37_bicg1|staging_reg                                                                                                                                       ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond40_bicg39|                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond40_bicg39                                                                                                                                                                                                      ; bicg_i_llvm_fpga_push_i1_notexitcond40_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond40_bicg1|                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond40_bicg39|thei_llvm_fpga_push_i1_notexitcond40_bicg1                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond40_bicg39|thei_llvm_fpga_push_i1_notexitcond40_bicg1|staging_reg                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups33_push33_bicg42|                                        ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i2_cleanups33_push33_bicg42                                                                                                                                                                                                  ; bicg_i_llvm_fpga_push_i2_cleanups33_push33_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups33_push33_bicg1|                                      ; 1.2 (0.3)            ; 1.3 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i2_cleanups33_push33_bicg42|thei_llvm_fpga_push_i2_cleanups33_push33_bicg1                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i2_cleanups33_push33_bicg42|thei_llvm_fpga_push_i2_cleanups33_push33_bicg1|fifo                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j42_040_push30_bicg34|                                          ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i32_j42_040_push30_bicg34                                                                                                                                                                                                    ; bicg_i_llvm_fpga_push_i32_j42_040_push30_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j42_040_push30_bicg1|                                        ; 3.7 (0.2)            ; 3.7 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i32_j42_040_push30_bicg34|thei_llvm_fpga_push_i32_j42_040_push30_bicg1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i32_j42_040_push30_bicg34|thei_llvm_fpga_push_i32_j42_040_push30_bicg1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_tmp_q_039_push31_bicg32|                                        ; 8.6 (0.0)            ; 8.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i32_tmp_q_039_push31_bicg32                                                                                                                                                                                                  ; bicg_i_llvm_fpga_push_i32_tmp_q_039_push31_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i32_tmp_q_039_push31_bicg1|                                      ; 8.6 (0.0)            ; 8.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i32_tmp_q_039_push31_bicg32|thei_llvm_fpga_push_i32_tmp_q_039_push31_bicg1                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i32_tmp_q_039_push31_bicg32|thei_llvm_fpga_push_i32_tmp_q_039_push31_bicg1|staging_reg                                                                                                                                       ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom4076_push34_bicg13|                                      ; 2.2 (0.0)            ; 3.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i64_idxprom4076_push34_bicg13                                                                                                                                                                                                ; bicg_i_llvm_fpga_push_i64_idxprom4076_push34_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom4076_push34_bicg1|                                    ; 2.2 (0.0)            ; 3.5 (0.3)                        ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i64_idxprom4076_push34_bicg13|thei_llvm_fpga_push_i64_idxprom4076_push34_bicg1                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 2.2 (2.2)            ; 3.2 (3.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i64_idxprom4076_push34_bicg13|thei_llvm_fpga_push_i64_idxprom4076_push34_bicg1|fifo                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv11_push29_bicg44|                                 ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push29_bicg44                                                                                                                                                                                           ; bicg_i_llvm_fpga_push_i6_fpga_indvars_iv11_push29_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv11_push29_bicg1|                               ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push29_bicg44|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push29_bicg1                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push29_bicg44|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push29_bicg1|fifo                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_p66i32_arrayidx41677_push35_bicg47|                                 ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_p66i32_arrayidx41677_push35_bicg47                                                                                                                                                                                           ; bicg_i_llvm_fpga_push_p66i32_arrayidx41677_push35_0              ; N/A          ;
;                               |thei_llvm_fpga_push_p66i32_arrayidx41677_push35_bicg1|                               ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_p66i32_arrayidx41677_push35_bicg47|thei_llvm_fpga_push_p66i32_arrayidx41677_push35_bicg1                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                      ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_push_p66i32_arrayidx41677_push35_bicg47|thei_llvm_fpga_push_p66i32_arrayidx41677_push35_bicg1|staging_reg                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                   |thebicg_B9_branch|                                                                               ; 6.5 (6.5)            ; 12.7 (12.7)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebicg_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                 ; bicg_B9_branch                                                   ; N/A          ;
;                   |thebicg_B9_merge|                                                                                ; 12.6 (12.6)          ; 12.6 (12.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebicg_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                  ; bicg_B9_merge                                                    ; N/A          ;
;                |thebb_bicg_B9_sr_1_aunroll_x|                                                                       ; 10.7 (10.7)          ; 14.8 (14.8)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; bicg_bb_B9_sr_1                                                  ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going30_bicg6_sr|                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going30_bicg6_sr                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_i_llvm_fpga_pipeline_keep_going30_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going51_bicg6_sr|                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going51_bicg6_sr                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_i_llvm_fpga_pipeline_keep_going51_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going65_bicg2_sr|                                                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going65_bicg2_sr                                                                                                                                                                                                                                                                                                                                                                                   ; bicg_i_llvm_fpga_pipeline_keep_going65_2_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_bicg6_sr|                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going_bicg6_sr                                                                                                                                                                                                                                                                                                                                                                                     ; bicg_i_llvm_fpga_pipeline_keep_going_6_sr                        ; N/A          ;
;                |theloop_limiter_bicg0|                                                                              ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg0                                                                                                                                                                                                                                                                                                                                                                                                           ; bicg_loop_limiter_0                                              ; N/A          ;
;                   |thelimiter|                                                                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_bicg1|                                                                              ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg1                                                                                                                                                                                                                                                                                                                                                                                                           ; bicg_loop_limiter_1                                              ; N/A          ;
;                   |thelimiter|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_bicg2|                                                                              ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg2                                                                                                                                                                                                                                                                                                                                                                                                           ; bicg_loop_limiter_2                                              ; N/A          ;
;                   |thelimiter|                                                                                      ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_bicg3|                                                                              ; 1.3 (0.0)            ; 1.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg3                                                                                                                                                                                                                                                                                                                                                                                                           ; bicg_loop_limiter_3                                              ; N/A          ;
;                   |thelimiter|                                                                                      ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_bicg4|                                                                              ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg4                                                                                                                                                                                                                                                                                                                                                                                                           ; bicg_loop_limiter_4                                              ; N/A          ;
;                   |thelimiter|                                                                                      ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg4|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                ; acl_loop_limiter                                                 ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                ; 3.0 (3.0)            ; 18.6 (18.6)                      ; 16.1 (16.1)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                          ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                       ; altera_syncram_9f82                                              ; N/A          ;
;                            |altsyncram1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                           ; altsyncram_h1a4                                                  ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|                                       ; 1.4 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                             ; bicg_internal_ic_12602697559612266443                            ; N/A          ;
;             |a[0].a|                                                                                                ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                ; 30.5 (10.7)          ; 33.1 (11.8)                      ; 2.6 (1.1)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 51 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                          ; 19.8 (0.0)           ; 21.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                       ; 19.8 (0.0)           ; 21.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |MLAB.hld_ram_lower_mlab_simple_dual_port_inst|                                                   ; 19.8 (-0.2)          ; 21.3 (1.3)                       ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                                                                                                              ; hld_ram_lower_mlab_simple_dual_port                              ; N/A          ;
;                      |altdpram_inst|                                                                                ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst                                                                                                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                         |auto_generated|                                                                            ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                                                                                                                 ; dpram_j762                                                       ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                       ; 12.6 (0.0)           ; 13.6 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                             ; bicg_internal_ic_12602697559612266443                            ; N/A          ;
;             |a[0].a|                                                                                                ; 12.6 (12.6)          ; 13.6 (13.6)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                       ; 9.2 (0.0)            ; 11.6 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                             ; bicg_internal_ic_15935031490842569768                            ; N/A          ;
;             |a[0].a|                                                                                                ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb2                                                         ; N/A          ;
;             |s.s_endp|                                                                                              ; 6.5 (0.0)            ; 9.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                ; 6.5 (1.0)            ; 9.0 (1.5)                        ; 2.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_agent_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                       ; 5.5 (5.5)            ; 7.5 (7.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|                                                ; 26.8 (7.0)           ; 37.1 (15.5)                      ; 10.2 (8.5)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (1)               ; 48 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                          ; 19.8 (0.0)           ; 21.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                       ; 19.8 (0.0)           ; 21.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |MLAB.hld_ram_lower_mlab_simple_dual_port_inst|                                                   ; 19.8 (-0.2)          ; 21.5 (1.5)                       ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                                                                                                              ; hld_ram_lower_mlab_simple_dual_port                              ; N/A          ;
;                      |altdpram_inst|                                                                                ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst                                                                                                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                         |auto_generated|                                                                            ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; bicg_inst|bicg_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                                                                                                                 ; dpram_j762                                                       ; N/A          ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; bicg_inst                 ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 2537.2 / 427200 ( < 1 % ) ; 2211.0 / 427200 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 3165.0 / 427200 ( < 1 % ) ; 2950.0 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 896.0 / 427200 ( < 1 % )  ; 743.0 / 427200 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 268.2 / 427200 ( < 1 % )  ; 4.0 / 427200 ( < 1 % )    ;
; ALMs used for memory                                  ; 510.0                     ; 510.0                     ;
; Combinational ALUTs                                   ; 2854                      ; 2854                      ;
; Dedicated Logic Registers                             ; 5126 / 1708800 ( < 1 % )  ; 4597 / 1708800 ( < 1 % )  ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 37952                     ; 37952                     ;
; M20Ks                                                 ; 7 / 2713 ( < 1 % )        ; 7 / 2713 ( < 1 % )        ;
; DSP Blocks                                            ; 2 / 1518 ( < 1 % )        ; 2 / 1518 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; Virtual Pins                                          ; 528                       ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 388                       ;
;     -- Output Ports                                   ; 0                         ; 140                       ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 8617                      ; 140                       ;
;     -- Registered Input Connections                   ; 2496                      ; 135                       ;
;     -- Output Connections                             ; 140                       ; 8617                      ;
;     -- Registered Output Connections                  ; 140                       ; 6866                      ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 9819                      ; 37705                     ;
;     -- Registered Connections                         ; 2778                      ; 24834                     ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 8757                      ;
;     -- bicg_inst                                      ; 8757                      ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; Name                                                                                                                                                                                                                                                                        ; Fan-Out ; Physical Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; sync_resetn[2]                                                                                                                                                                                                                                                              ; 1725    ; 134              ;
; bicg_inst|~GND                                                                                                                                                                                                                                                              ; 1333    ; 67               ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid ; 631     ; 295              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                           ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_bicgs_c0_exit152_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X105_Y122_N0                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter959_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit97_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 33                          ; 32                          ; 33                          ; 1056                ; 0           ; 2     ; None ; LAB_X109_Y125_N0, LAB_X109_Y124_N0                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X98_Y112_N0, LAB_X96_Y112_N0                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X90_Y122_N0, LAB_X92_Y122_N0, LAB_X90_Y121_N0, LAB_X90_Y117_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X88_Y118_N0                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X94_Y117_N0                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 61                          ; 32                          ; 61                          ; 1952                ; 0           ; 4     ; None ; LAB_X90_Y124_N0, LAB_X88_Y123_N0, LAB_X88_Y122_N0, LAB_X88_Y124_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg11_bicg17|thei_llvm_fpga_mem_unnamed_bicg11_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X92_Y117_N0                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 61                          ; 32                          ; 61                          ; 1952                ; 0           ; 4     ; None ; LAB_X86_Y123_N0, LAB_X86_Y121_N0, LAB_X86_Y120_N0, LAB_X86_Y118_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg2|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X90_Y115_N0                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X98_Y114_N0, LAB_X96_Y114_N0                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X92_Y124_N0, LAB_X92_Y125_N0, LAB_X92_Y123_N0, LAB_X92_Y118_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X90_Y114_N0                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg9_bicg7|thei_llvm_fpga_mem_unnamed_bicg9_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X92_Y114_N0                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                    ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 5            ; 64           ; 5            ; yes                    ; no                      ; yes                    ; yes                     ; 320   ; 64                          ; 4                           ; 64                          ; 5                           ; 320                 ; 1           ; 0     ; None ; M20K_X106_Y113_N0                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                    ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64    ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X84_Y117_N0                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                            ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 65           ; 64           ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 4160  ; 64                          ; 10                          ; 64                          ; 11                          ; 704                 ; 1           ; 0     ; None ; M20K_X106_Y121_N0                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                            ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 66           ; 64           ; 66           ; yes                    ; no                      ; yes                    ; yes                     ; 4224  ; 64                          ; 63                          ; 64                          ; 64                          ; 4096                ; 2           ; 0     ; None ; M20K_X106_Y123_N0, M20K_X106_Y120_N0                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X105_Y113_N0, LAB_X105_Y111_N0                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X94_Y127_N0, LAB_X96_Y126_N0, LAB_X96_Y125_N0, LAB_X94_Y125_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X111_Y123_N0                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X88_Y114_N0                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192  ; 32                          ; 49                          ; 32                          ; 49                          ; 1568                ; 0           ; 3     ; None ; LAB_X109_Y116_N0, LAB_X109_Y118_N0, LAB_X109_Y117_N0               ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist5_i_idxprom40_bicg4_vt_join_q_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 64           ; 2            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 128   ; 2                           ; 9                           ; 2                           ; 9                           ; 18                  ; 0           ; 1     ; None ; LAB_X107_Y117_N0                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist6_i_arrayidx416_bicg5_vt_join_q_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 64           ; 2            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 128   ; 2                           ; 5                           ; 2                           ; 5                           ; 10                  ; 0           ; 1     ; None ; LAB_X109_Y119_N0                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body46_bicgs_c0_exit139_bicg0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192  ; 32                          ; 40                          ; 32                          ; 40                          ; 1280                ; 0           ; 2     ; None ; LAB_X103_Y113_N0, LAB_X103_Y114_N0                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist7_sync_together114_aunroll_x_in_c0_eni7_4_tpl_9_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 0           ; 2     ; None ; LAB_X105_Y119_N0, LAB_X105_Y118_N0                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist8_sync_together114_aunroll_x_in_c0_eni7_5_tpl_9_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 64           ; 8            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 512   ; 8                           ; 5                           ; 8                           ; 5                           ; 40                  ; 0           ; 1     ; None ; LAB_X107_Y120_N0                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                  ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 31                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X106_Y117_N0, M20K_X106_Y118_N0                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X107_Y114_N0, LAB_X109_Y114_N0                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X98_Y116_N0, LAB_X96_Y116_N0                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                              ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                           ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X84_Y117_N0      ; 64                      ; 0.3                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                 ;
; M20K_X106_Y113_N0     ; 320                     ; 1.6                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist0_i_arrayidx192_bicg0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y121_N0     ; 704                     ; 3.4                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                         ;
; M20K_X106_Y120_N0     ; 1536                    ; 7.5                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                         ;
; M20K_X106_Y123_N0     ; 2560                    ; 12.5                          ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                         ;
; M20K_X106_Y118_N0     ; 12288                   ; 60.0                          ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                               ;
; M20K_X106_Y117_N0     ; 20480                   ; 100.0                         ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                               ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of Two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 16:32:23 2023
    Info: System process ID: 108387
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/bicg/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:16
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during Global Placement is 1.96 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:33
Info (11888): Total time spent on timing analysis during Global Placement is 0.01 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.


