<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4054" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4054{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4054{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4054{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4054{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t5_4054{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_4054{left:69px;bottom:1045px;}
#t7_4054{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t8_4054{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t9_4054{left:95px;bottom:1014px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#ta_4054{left:69px;bottom:988px;}
#tb_4054{left:95px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tc_4054{left:95px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_4054{left:69px;bottom:916px;letter-spacing:0.13px;}
#te_4054{left:151px;bottom:916px;letter-spacing:0.15px;word-spacing:0.01px;}
#tf_4054{left:69px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_4054{left:69px;bottom:875px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_4054{left:421px;bottom:882px;}
#ti_4054{left:435px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_4054{left:69px;bottom:859px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tk_4054{left:69px;bottom:790px;letter-spacing:0.16px;}
#tl_4054{left:150px;bottom:790px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tm_4054{left:69px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#tn_4054{left:69px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_4054{left:69px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tp_4054{left:69px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_4054{left:69px;bottom:681px;}
#tr_4054{left:95px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_4054{left:95px;bottom:668px;letter-spacing:-0.16px;}
#tt_4054{left:69px;bottom:641px;}
#tu_4054{left:95px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tv_4054{left:95px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_4054{left:69px;bottom:601px;}
#tx_4054{left:95px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#ty_4054{left:95px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_4054{left:69px;bottom:562px;}
#t10_4054{left:95px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_4054{left:95px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_4054{left:95px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_4054{left:730px;bottom:538px;}
#t14_4054{left:745px;bottom:532px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t15_4054{left:95px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t16_4054{left:69px;bottom:488px;}
#t17_4054{left:95px;bottom:492px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t18_4054{left:69px;bottom:465px;}
#t19_4054{left:95px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1a_4054{left:501px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t1b_4054{left:95px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.34px;}
#t1c_4054{left:421px;bottom:459px;}
#t1d_4054{left:69px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1e_4054{left:69px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_4054{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1g_4054{left:69px;bottom:318px;letter-spacing:0.15px;}
#t1h_4054{left:150px;bottom:318px;letter-spacing:0.22px;word-spacing:0.05px;}
#t1i_4054{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1j_4054{left:421px;bottom:293px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1k_4054{left:501px;bottom:293px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1l_4054{left:69px;bottom:276px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1m_4054{left:69px;bottom:252px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#t1n_4054{left:117px;bottom:252px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t1o_4054{left:69px;bottom:235px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1p_4054{left:69px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1q_4054{left:69px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1r_4054{left:69px;bottom:149px;letter-spacing:-0.12px;}
#t1s_4054{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t1t_4054{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t1u_4054{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4054{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4054{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4054{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4054{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4054{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4054{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4054{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4054{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_4054{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4054" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4054Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4054" style="-webkit-user-select: none;"><object width="935" height="1210" data="4054/4054.svg" type="image/svg+xml" id="pdf4054" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4054" class="t s1_4054">28-32 </span><span id="t2_4054" class="t s1_4054">Vol. 3C </span>
<span id="t3_4054" class="t s2_4054">VM EXITS </span>
<span id="t4_4054" class="t s3_4054">Section 29.4 describes how the VMX architecture controls how a logical processor manages information in the TLBs </span>
<span id="t5_4054" class="t s3_4054">and paging-structure caches. The following items detail how VM exits invalidate cached mappings: </span>
<span id="t6_4054" class="t s4_4054">• </span><span id="t7_4054" class="t s3_4054">If the “enable VPID” VM-execution control is 0, the logical processor invalidates linear mappings and combined </span>
<span id="t8_4054" class="t s3_4054">mappings associated with VPID 0000H (for all PCIDs); combined mappings for VPID 0000H are invalidated for </span>
<span id="t9_4054" class="t s3_4054">all EP4TA values (EP4TA is the value of bits 51:12 of EPTP). </span>
<span id="ta_4054" class="t s4_4054">• </span><span id="tb_4054" class="t s3_4054">VM exits are not required to invalidate any guest-physical mappings, nor are they required to invalidate any </span>
<span id="tc_4054" class="t s3_4054">linear mappings or combined mappings if the “enable VPID” VM-execution control is 1. </span>
<span id="td_4054" class="t s5_4054">28.5.6 </span><span id="te_4054" class="t s5_4054">Clearing Address-Range Monitoring </span>
<span id="tf_4054" class="t s3_4054">The Intel 64 and IA-32 architectures allow software to monitor a specified address range using the MONITOR and </span>
<span id="tg_4054" class="t s3_4054">MWAIT instructions. See Section 9.10.4 in the Intel </span>
<span id="th_4054" class="t s6_4054">® </span>
<span id="ti_4054" class="t s3_4054">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tj_4054" class="t s3_4054">Volume 3A. VM exits clear any address-range monitoring that may be in effect. </span>
<span id="tk_4054" class="t s7_4054">28.6 </span><span id="tl_4054" class="t s7_4054">LOADING MSRS </span>
<span id="tm_4054" class="t s3_4054">VM exits may load MSRs from the VM-exit MSR-load area (see Section 25.7.2). Specifically each entry in that area </span>
<span id="tn_4054" class="t s3_4054">(up to the number specified in the VM-exit MSR-load count) is processed in order by loading the MSR indexed by </span>
<span id="to_4054" class="t s3_4054">bits 31:0 with the contents of bits 127:64 as they would be written by WRMSR. </span>
<span id="tp_4054" class="t s3_4054">Processing of an entry fails in any of the following cases: </span>
<span id="tq_4054" class="t s4_4054">• </span><span id="tr_4054" class="t s3_4054">The value of bits 31:0 is either C0000100H (the IA32_FS_BASE MSR) or C0000101H (the IA32_GS_BASE </span>
<span id="ts_4054" class="t s3_4054">MSR). </span>
<span id="tt_4054" class="t s4_4054">• </span><span id="tu_4054" class="t s3_4054">The value of bits 31:8 is 000008H, meaning that the indexed MSR is one that allows access to an APIC register </span>
<span id="tv_4054" class="t s3_4054">when the local APIC is in x2APIC mode. </span>
<span id="tw_4054" class="t s4_4054">• </span><span id="tx_4054" class="t s3_4054">The value of bits 31:0 indicates an MSR that can be written only in system-management mode (SMM) and the </span>
<span id="ty_4054" class="t s3_4054">VM exit will not end in SMM. (IA32_SMM_MONITOR_CTL is an MSR that can be written only in SMM.) </span>
<span id="tz_4054" class="t s4_4054">• </span><span id="t10_4054" class="t s3_4054">The value of bits 31:0 indicates an MSR that cannot be loaded on VM exits for model-specific reasons. A </span>
<span id="t11_4054" class="t s3_4054">processor may prevent loading of certain MSRs even if they can normally be written by WRMSR. Such model- </span>
<span id="t12_4054" class="t s3_4054">specific behavior is documented in Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="t13_4054" class="t s6_4054">® </span>
<span id="t14_4054" class="t s3_4054">64 and IA-32 </span>
<span id="t15_4054" class="t s3_4054">Architectures Software Developer’s Manual, Volume 4. </span>
<span id="t16_4054" class="t s4_4054">• </span><span id="t17_4054" class="t s3_4054">Bits 63:32 are not all 0. </span>
<span id="t18_4054" class="t s4_4054">• </span><span id="t19_4054" class="t s3_4054">An attempt to write bits 127:64 to the MSR indexed by bits </span><span id="t1a_4054" class="t s3_4054">31:0 of the entry would cause a general-protection </span>
<span id="t1b_4054" class="t s3_4054">exception if executed via WRMSR with CPL = 0. </span>
<span id="t1c_4054" class="t s6_4054">1 </span>
<span id="t1d_4054" class="t s3_4054">If processing fails for any entry, a VMX abort occurs. See Section 28.7. </span>
<span id="t1e_4054" class="t s3_4054">If any MSR is being loaded in such a way that would architecturally require a TLB flush, the TLBs are updated so </span>
<span id="t1f_4054" class="t s3_4054">that, after VM exit, the logical processor does not use any translations that were cached before the transition. </span>
<span id="t1g_4054" class="t s7_4054">28.7 </span><span id="t1h_4054" class="t s7_4054">VMX ABORTS </span>
<span id="t1i_4054" class="t s3_4054">A problem encountered during a VM exit leads to a </span><span id="t1j_4054" class="t s8_4054">VMX abort</span><span id="t1k_4054" class="t s3_4054">. A VMX abort takes a logical processor into a shut- </span>
<span id="t1l_4054" class="t s3_4054">down state as described below. </span>
<span id="t1m_4054" class="t s3_4054">A VMX </span><span id="t1n_4054" class="t s3_4054">abort does not modify the VMCS data in the VMCS region of any active VMCS. The contents of these data are </span>
<span id="t1o_4054" class="t s3_4054">thus suspect after the VMX abort. </span>
<span id="t1p_4054" class="t s3_4054">On a VMX abort, a logical processor saves a nonzero 32-bit VMX-abort indicator field at byte offset 4 in the VMCS </span>
<span id="t1q_4054" class="t s3_4054">region of the VMCS whose misconfiguration caused the failure (see Section 25.2). The following values are used: </span>
<span id="t1r_4054" class="t s9_4054">1. </span><span id="t1s_4054" class="t s9_4054">Note the following about processors that support Intel 64 architecture. If CR0.PG = 1, WRMSR to the IA32_EFER MSR causes a gen- </span>
<span id="t1t_4054" class="t s9_4054">eral-protection exception if it would modify the LME bit. Since CR0.PG is always 1 in VMX operation, the IA32_EFER MSR should not </span>
<span id="t1u_4054" class="t s9_4054">be included in the VM-exit MSR-load area for the purpose of modifying the LME bit. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
