0.7
2020.1
May 27 2020
20:09:33
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v,1626482877,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sim_1/new/tb_top.v,,baudrate_generator;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;interface_rx;rx_uart;top;top_uart;tx_uart,,,../../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sim_1/new/tb_pipeline.v,1623183836,verilog,,,,tb_pipeline,,,../../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sim_1/new/tb_top.v,1626479207,verilog,,,,tb_top,,,../../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
