// Seed: 1798718402
module module_0 ();
  reg id_1;
  always
    if (id_1) begin
      begin
        id_1 = 1;
      end
      id_1 = #1 1;
      $display();
      id_1 += id_1;
    end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1 && id_3;
  wire id_4;
  assign id_3 = $display;
  wire id_5;
  assign id_2 = 1;
  tri1 id_6 = id_4 + (1 == 1'b0);
  wire id_7;
  module_0();
  assign id_1 = id_6 * id_5;
  wire id_8;
endmodule
