# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proyecto_ALU.srcs/sources_1/ip/vio_0_1/sim/vio_0.vhd" \
"../../../../Proyecto_ALU.srcs/sources_1/imports/src/components/sumador/sum1b.vhd" \
"../../../../Proyecto_ALU.srcs/sources_1/imports/src/components/sumador/sumNb.vhd" \
"../../../../Proyecto_ALU.srcs/sources_1/imports/codigo_original/subtractor4b.vhd" \
"../../../../Proyecto_ALU.srcs/sources_1/imports/src/top/ALU.vhd" \
"../../../../Proyecto_ALU.srcs/sim_1/imports/testbench/ALU_tb.vhd" \

# Do not sort compile order
nosort
