# 👋 Hi, I'm Hari Prasad Reddy K  

🎓 *Electronics and Communication Engineering Student* at VIT Bhopal University
💡 Passionate about *Embedded Systems | VLSI | FPGA Enthusiast*
🔬 Always exploring ways to blend *hardware & software* for real-world problem solving  

---

## 🛠 Technical Skills  
- *Languages:* Python, Verilog, MATLAB  
- *Domains:* VLSI Design, Digital Logic Design, Internet of Things  
- *Tools & Platforms:* Arduino IDE, FPGA Boards, Tinkercad, Xilinx Vivado, Multisim  

---

## 🚀 Projects  

- *🔹 SPI Protocol Design using Verilog on FPGA*  
  Designed and implemented an SPI protocol in Verilog with *100% functional accuracy, synthesized on FPGA, and optimized RTL logic to reduce gate count by **25%*.

- *🔹 IoT Garbage Monitoring System*  
  Developed a *smart bin alert system* using ESP32 and ultrasonic sensors, integrated with *Blynk IoT* for real-time notifications, improving *waste collection efficiency*.

- *🔹 Home Automation System*  
  Built a *Bluetooth-enabled appliance control system* using Arduino Nano and HC05, achieving *real-time wireless scheduling and switching* for improved energy efficiency.  

---

## 📜 Certifications  
- *VLSI Design* – Maven Silicon  
- *Embedded Systems* – Maven Silicon  
- *Applied Machine Learning in Python* – University of Michigan (Coursera)  

---

## 🌟 Achievements & Activities  
- 🏆 *Kabaddi National Championship – Gold Medalist*  
- 🎤 Core Member, *Open-Source Club (Event Management Team)* at VIT Bhopal  

---

## 📫 Connect with Me  
- 📧 Email: [katherapallihari@gmail.com](mailto:katherapallihari@gmail.com)  
- 💻 GitHub: [HariK-ECE](https://github.com/HariK-ECE)  

---

✨ “Always learning, always building.”
