
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034865                       # Number of seconds simulated
sim_ticks                                 34864725735                       # Number of ticks simulated
final_tick                               561168775743                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 270085                       # Simulator instruction rate (inst/s)
host_op_rate                                   340557                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2860855                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903708                       # Number of bytes of host memory used
host_seconds                                 12186.82                       # Real time elapsed on the host
sim_insts                                  3291483248                       # Number of instructions simulated
sim_ops                                    4150304471                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       592000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1016704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1889664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3504000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1591936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1591936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4625                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7943                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14763                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27375                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12437                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12437                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16979913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29161394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     54199881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100502727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58741                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             161539                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45660362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45660362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45660362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16979913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29161394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     54199881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              146163089                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83608456                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31516346                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25710711                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101479                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13447475                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12437132                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3262648                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92688                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32667412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171238658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31516346                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15699780                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37128137                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10967591                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4666359                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15903394                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83310663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46182526     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3030453      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4567840      5.48%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3164731      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219380      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2171491      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311930      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2800285      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862027     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83310663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376952                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048102                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33599365                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4894991                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35450714                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517091                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8848494                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311112                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205078449                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1241                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8848494                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35464200                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         500400                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1692520                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34064703                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740340                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198997291                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150646                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279066542                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926353441                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926353441                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107076110                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35934                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17153                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8134846                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18250320                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344288                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       111851                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3189116                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185529727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148224550                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294190                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61799317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189194961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83310663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779179                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.914653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29616449     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16578573     19.90%     55.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12307720     14.77%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8035328      9.65%     79.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8008163      9.61%     89.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3905828      4.69%     94.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3431317      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       643421      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       783864      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83310663                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808567     71.34%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160174     14.13%     85.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       164728     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    123999384     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872235      1.26%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568162      9.83%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7767682      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148224550                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772842                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1133469                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381187414                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247363668                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144137464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149358019                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467256                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7074510                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          384                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237265                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8848494                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         262508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49060                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185563973                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       638162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18250320                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344288                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17152                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          384                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1280631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2423904                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145512132                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13617076                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2712410                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21202230                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20689954                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7585154                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740400                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144199360                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144137464                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93400003                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265357399                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723958                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351978                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62300030                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118419                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74462169                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175726                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28332898     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21386535     28.72%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8072895     10.84%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527756      6.08%     83.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3850963      5.17%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1720741      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1651445      2.22%     93.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119156      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3799780      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74462169                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3799780                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256226571                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379982522                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 297793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836085                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836085                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196051                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196051                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653521468                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200489130                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188510081                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83608456                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30607226                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24893769                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2046655                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13099479                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12069297                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3147627                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90349                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33876457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167210601                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30607226                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15216924                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35128153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10497938                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5143044                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16551740                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       808983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82564233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47436080     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1886138      2.28%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2453673      2.97%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3730605      4.52%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3616394      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2749520      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1634268      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2462379      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16595176     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82564233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366078                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999925                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35002475                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5028386                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33852730                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       264303                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8416338                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5194749                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200029777                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8416338                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36841125                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1012854                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1321128                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32235207                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2737574                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194235452                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          746                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1182224                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       860311                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           53                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270598150                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    904639724                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    904639724                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168309990                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102288097                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41206                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23218                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7740872                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17999148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9553503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185229                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3188968                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180534955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145466918                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       273161                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58687052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178386676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82564233                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761864                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897449                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28529658     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18197804     22.04%     56.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11775983     14.26%     70.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8001534      9.69%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7499676      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3996150      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2945650      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       883032      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       734746      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82564233                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         716944     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147123     14.22%     83.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170861     16.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121047414     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2054614      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16431      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14355219      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7993240      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145466918                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739859                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1034938                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374806167                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239261973                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141373913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146501856                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       491821                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6892047                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2148                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2434023                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8416338                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         592665                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97134                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180574098                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1175885                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17999148                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9553503                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22711                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          869                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1255276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406482                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142667396                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13513492                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2799521                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21324594                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19981788                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7811102                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706375                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141411572                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141373913                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90822608                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255053439                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690904                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356092                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98571922                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121148893                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59425451                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2080430                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74147895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28439733     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21375915     28.83%     67.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7871971     10.62%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4508974      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3763825      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1866261      2.52%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1832937      2.47%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       788345      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3699934      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74147895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98571922                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121148893                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18226577                       # Number of memory references committed
system.switch_cpus1.commit.loads             11107097                       # Number of loads committed
system.switch_cpus1.commit.membars              16432                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17375290                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109199588                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2471946                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3699934                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251022305                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369569401                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1044223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98571922                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121148893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98571922                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848197                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848197                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178971                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178971                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       642018963                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195257767                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184769806                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32864                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83608456                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30284757                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24618465                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065066                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12559399                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11807974                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3191001                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87010                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30365299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167944026                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30284757                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14998975                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36932731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11098101                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6072126                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14871616                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       887933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82357546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.519679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45424815     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3243639      3.94%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2613841      3.17%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6380022      7.75%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1725977      2.10%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2213830      2.69%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1606064      1.95%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          901126      1.09%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18248232     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82357546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362221                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.008697                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31769187                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5886790                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35514815                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       240435                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8946316                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5167460                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41373                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200818399                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79547                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8946316                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34096239                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1311786                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1142009                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33372901                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3488292                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193743490                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30635                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1442602                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1085774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1683                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    271233688                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    904457305                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    904457305                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166171637                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105061932                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39498                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22115                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9569249                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18077915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9203266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       142098                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2549955                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183183508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37955                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145495048                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       282115                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63345970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193386469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82357546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766627                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.890424                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28510128     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17855394     21.68%     56.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11424118     13.87%     70.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8619362     10.47%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7474066      9.08%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3839311      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3312340      4.02%     98.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       616143      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       706684      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82357546                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         851807     70.74%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177369     14.73%     85.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175013     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121211818     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2070285      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16096      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14428127      9.92%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7768722      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145495048                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.740195                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1204198                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008277                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374833954                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246568018                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141784336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146699246                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       543714                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7141451                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2785                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2363510                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8946316                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         534961                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        78866                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183221463                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       392960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18077915                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9203266                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21859                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1229955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167606                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2397561                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143173737                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13542006                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2321310                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21095946                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20196450                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7553940                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.712431                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141878096                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141784336                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92397440                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260928283                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.695813                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354110                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97350327                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119555646                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63666385                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069262                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73411230                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.142732                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28415497     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20407761     27.80%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8308543     11.32%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4666165      6.36%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3804422      5.18%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1530626      2.09%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1821082      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       922078      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3535056      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73411230                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97350327                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119555646                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17776197                       # Number of memory references committed
system.switch_cpus2.commit.loads             10936452                       # Number of loads committed
system.switch_cpus2.commit.membars              16096                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17178055                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107723780                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2433992                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3535056                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           253098205                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375396156                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1250910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97350327                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119555646                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97350327                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858841                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858841                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164360                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164360                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       644067694                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195936258                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185286348                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32192                       # number of misc regfile writes
system.l2.replacements                          27376                       # number of replacements
system.l2.tagsinuse                      32767.971562                       # Cycle average of tags in use
system.l2.total_refs                          1623530                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60144                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.994048                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1234.852770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.414054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2050.305361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.207475                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3542.144081                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.800025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5362.150846                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4780.328852                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8358.840374                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7401.927724                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037685                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.062570                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000373                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.108098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.163640                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145884                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.255092                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.225889                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43693                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56033                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128168                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54184                       # number of Writeback hits
system.l2.Writeback_hits::total                 54184                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43693                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56033                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128168                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28442                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43693                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56033                       # number of overall hits
system.l2.overall_hits::total                  128168                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4625                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7935                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14763                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27367                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7943                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14763                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27375                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4625                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7943                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14763                       # number of overall misses
system.l2.overall_misses::total                 27375                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       711456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    253906029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       679335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    410712290                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       719777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    748868443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1415597330                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       356559                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        356559                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       711456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    253906029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       679335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    411068849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       719777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    748868443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1415953889                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       711456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    253906029                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       679335                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    411068849                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       719777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    748868443                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1415953889                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        70796                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              155535                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54184                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54184                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 8                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33067                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51636                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        70796                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               155543                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33067                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51636                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        70796                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              155543                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.139868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.208529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175954                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.139868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.153827                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.208529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175996                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.139868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.153827                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.208529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175996                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        44466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54898.600865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48523.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51759.582861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51412.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 50726.034207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51726.434392                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 44569.875000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44569.875000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        44466                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54898.600865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48523.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51752.341559                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51412.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 50726.034207                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51724.342977                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        44466                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54898.600865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48523.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51752.341559                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51412.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 50726.034207                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51724.342977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12437                       # number of writebacks
system.l2.writebacks::total                     12437                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4625                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14763                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27367                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27375                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       619316                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    227175768                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       597744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    364599091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       637476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    663400853                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1257030248                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       309699                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       309699                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       619316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    227175768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       597744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    364908790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       637476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    663400853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1257339947                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       619316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    227175768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       597744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    364908790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       637476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    663400853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1257339947                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.139868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.208529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175954                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.139868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.153827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.208529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175996                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.139868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.153827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.208529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175996                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38707.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49119.084973                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        42696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45948.215627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        45534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44936.723769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45932.336317                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 38712.375000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38712.375000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38707.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49119.084973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        42696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45940.927861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        45534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 44936.723769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45930.226374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38707.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49119.084973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        42696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45940.927861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        45534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 44936.723769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45930.226374                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996223                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015911027                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198941.616883                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996223                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15903375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15903375                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15903375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15903375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15903375                       # number of overall hits
system.cpu0.icache.overall_hits::total       15903375                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       912361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       912361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       912361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       912361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       912361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       912361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15903394                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15903394                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15903394                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15903394                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15903394                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15903394                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        48019                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        48019                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        48019                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        48019                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        48019                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        48019                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       732468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       732468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       732468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       732468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       732468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       732468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45779.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45779.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45779.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45779.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45779.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45779.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33067                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163642391                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33323                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4910.794076                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414543                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585457                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10361781                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10361781                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17434630                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17434630                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17434630                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17434630                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67434                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67434                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67434                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67434                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67434                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67434                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1790830535                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1790830535                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1790830535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1790830535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1790830535                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1790830535                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10429215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10429215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17502064                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17502064                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17502064                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17502064                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006466                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003853                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003853                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003853                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26556.789379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26556.789379                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26556.789379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26556.789379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26556.789379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26556.789379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9423                       # number of writebacks
system.cpu0.dcache.writebacks::total             9423                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34367                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34367                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34367                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34367                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33067                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33067                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33067                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    505774553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    505774553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    505774553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    505774553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    505774553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    505774553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15295.447213                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15295.447213                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15295.447213                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15295.447213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15295.447213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15295.447213                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997208                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013413517                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039061.402414                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997208                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16551722                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16551722                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16551722                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16551722                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16551722                       # number of overall hits
system.cpu1.icache.overall_hits::total       16551722                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       887981                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       887981                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       887981                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       887981                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       887981                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       887981                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16551740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16551740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16551740                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16551740                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16551740                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16551740                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49332.277778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49332.277778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49332.277778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49332.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49332.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49332.277778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       695013                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       695013                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       695013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       695013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       695013                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       695013                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49643.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49643.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49643.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49643.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49643.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49643.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51636                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172885639                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51892                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3331.643394                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.273276                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.726724                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911224                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088776                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10281409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10281409                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7082620                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7082620                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17370                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16432                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17364029                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17364029                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17364029                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17364029                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131618                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131618                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2985                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2985                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134603                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134603                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134603                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134603                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4182820614                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4182820614                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    179943195                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    179943195                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4362763809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4362763809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4362763809                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4362763809                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10413027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10413027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7085605                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7085605                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17498632                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17498632                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17498632                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17498632                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012640                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007692                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007692                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007692                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31780.004361                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31780.004361                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 60282.477387                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60282.477387                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32412.084493                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32412.084493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32412.084493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32412.084493                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       320486                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 29135.090909                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23920                       # number of writebacks
system.cpu1.dcache.writebacks::total            23920                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79990                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2977                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2977                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82967                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82967                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82967                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82967                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51628                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51636                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51636                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    808262368                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    808262368                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       367126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       367126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    808629494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    808629494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    808629494                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    808629494                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15655.504145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15655.504145                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 45890.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45890.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15660.188512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15660.188512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15660.188512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15660.188512                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996302                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013586037                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2039408.525151                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996302                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14871601                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14871601                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14871601                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14871601                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14871601                       # number of overall hits
system.cpu2.icache.overall_hits::total       14871601                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       839562                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       839562                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       839562                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       839562                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       839562                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       839562                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14871616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14871616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14871616                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14871616                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14871616                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14871616                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55970.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55970.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55970.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55970.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55970.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55970.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       735447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       735447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       735447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       735447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       735447                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       735447                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52531.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52531.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52531.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52531.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52531.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52531.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70795                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179898611                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71051                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2531.964518                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.398753                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.601247                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899995                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100005                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10290494                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10290494                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6807553                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6807553                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21485                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16096                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16096                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17098047                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17098047                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17098047                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17098047                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       148343                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       148343                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148343                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148343                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148343                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148343                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4508180227                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4508180227                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4508180227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4508180227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4508180227                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4508180227                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10438837                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10438837                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6807553                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6807553                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16096                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16096                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17246390                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17246390                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17246390                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17246390                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014211                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008601                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008601                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008601                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008601                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30390.245762                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30390.245762                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30390.245762                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30390.245762                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30390.245762                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30390.245762                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20841                       # number of writebacks
system.cpu2.dcache.writebacks::total            20841                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        77547                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77547                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        77547                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        77547                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        77547                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        77547                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70796                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70796                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70796                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70796                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70796                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70796                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1250650804                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1250650804                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1250650804                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1250650804                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1250650804                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1250650804                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17665.557433                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17665.557433                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17665.557433                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17665.557433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17665.557433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17665.557433                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
