
TimeBox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008024  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  080081b4  080081b4  000181b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008260  08008260  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08008260  08008260  00018260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008268  08008268  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008268  08008268  00018268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800826c  0800826c  0001826c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08008270  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001974  200001e8  08008458  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b5c  08008458  00021b5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015843  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000031f8  00000000  00000000  00035a5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000db8  00000000  00000000  00038c58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c40  00000000  00000000  00039a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023f5a  00000000  00000000  0003a650  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ed6d  00000000  00000000  0005e5aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca5a7  00000000  00000000  0006d317  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001378be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aec  00000000  00000000  0013793c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800819c 	.word	0x0800819c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800819c 	.word	0x0800819c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <__aeabi_uldivmod>:
 8000628:	b953      	cbnz	r3, 8000640 <__aeabi_uldivmod+0x18>
 800062a:	b94a      	cbnz	r2, 8000640 <__aeabi_uldivmod+0x18>
 800062c:	2900      	cmp	r1, #0
 800062e:	bf08      	it	eq
 8000630:	2800      	cmpeq	r0, #0
 8000632:	bf1c      	itt	ne
 8000634:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000638:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800063c:	f000 b972 	b.w	8000924 <__aeabi_idiv0>
 8000640:	f1ad 0c08 	sub.w	ip, sp, #8
 8000644:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000648:	f000 f806 	bl	8000658 <__udivmoddi4>
 800064c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000650:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000654:	b004      	add	sp, #16
 8000656:	4770      	bx	lr

08000658 <__udivmoddi4>:
 8000658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800065c:	9e08      	ldr	r6, [sp, #32]
 800065e:	4604      	mov	r4, r0
 8000660:	4688      	mov	r8, r1
 8000662:	2b00      	cmp	r3, #0
 8000664:	d14b      	bne.n	80006fe <__udivmoddi4+0xa6>
 8000666:	428a      	cmp	r2, r1
 8000668:	4615      	mov	r5, r2
 800066a:	d967      	bls.n	800073c <__udivmoddi4+0xe4>
 800066c:	fab2 f282 	clz	r2, r2
 8000670:	b14a      	cbz	r2, 8000686 <__udivmoddi4+0x2e>
 8000672:	f1c2 0720 	rsb	r7, r2, #32
 8000676:	fa01 f302 	lsl.w	r3, r1, r2
 800067a:	fa20 f707 	lsr.w	r7, r0, r7
 800067e:	4095      	lsls	r5, r2
 8000680:	ea47 0803 	orr.w	r8, r7, r3
 8000684:	4094      	lsls	r4, r2
 8000686:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800068a:	0c23      	lsrs	r3, r4, #16
 800068c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000690:	fa1f fc85 	uxth.w	ip, r5
 8000694:	fb0e 8817 	mls	r8, lr, r7, r8
 8000698:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800069c:	fb07 f10c 	mul.w	r1, r7, ip
 80006a0:	4299      	cmp	r1, r3
 80006a2:	d909      	bls.n	80006b8 <__udivmoddi4+0x60>
 80006a4:	18eb      	adds	r3, r5, r3
 80006a6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80006aa:	f080 811b 	bcs.w	80008e4 <__udivmoddi4+0x28c>
 80006ae:	4299      	cmp	r1, r3
 80006b0:	f240 8118 	bls.w	80008e4 <__udivmoddi4+0x28c>
 80006b4:	3f02      	subs	r7, #2
 80006b6:	442b      	add	r3, r5
 80006b8:	1a5b      	subs	r3, r3, r1
 80006ba:	b2a4      	uxth	r4, r4
 80006bc:	fbb3 f0fe 	udiv	r0, r3, lr
 80006c0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006c8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006cc:	45a4      	cmp	ip, r4
 80006ce:	d909      	bls.n	80006e4 <__udivmoddi4+0x8c>
 80006d0:	192c      	adds	r4, r5, r4
 80006d2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80006d6:	f080 8107 	bcs.w	80008e8 <__udivmoddi4+0x290>
 80006da:	45a4      	cmp	ip, r4
 80006dc:	f240 8104 	bls.w	80008e8 <__udivmoddi4+0x290>
 80006e0:	3802      	subs	r0, #2
 80006e2:	442c      	add	r4, r5
 80006e4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006e8:	eba4 040c 	sub.w	r4, r4, ip
 80006ec:	2700      	movs	r7, #0
 80006ee:	b11e      	cbz	r6, 80006f8 <__udivmoddi4+0xa0>
 80006f0:	40d4      	lsrs	r4, r2
 80006f2:	2300      	movs	r3, #0
 80006f4:	e9c6 4300 	strd	r4, r3, [r6]
 80006f8:	4639      	mov	r1, r7
 80006fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006fe:	428b      	cmp	r3, r1
 8000700:	d909      	bls.n	8000716 <__udivmoddi4+0xbe>
 8000702:	2e00      	cmp	r6, #0
 8000704:	f000 80eb 	beq.w	80008de <__udivmoddi4+0x286>
 8000708:	2700      	movs	r7, #0
 800070a:	e9c6 0100 	strd	r0, r1, [r6]
 800070e:	4638      	mov	r0, r7
 8000710:	4639      	mov	r1, r7
 8000712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000716:	fab3 f783 	clz	r7, r3
 800071a:	2f00      	cmp	r7, #0
 800071c:	d147      	bne.n	80007ae <__udivmoddi4+0x156>
 800071e:	428b      	cmp	r3, r1
 8000720:	d302      	bcc.n	8000728 <__udivmoddi4+0xd0>
 8000722:	4282      	cmp	r2, r0
 8000724:	f200 80fa 	bhi.w	800091c <__udivmoddi4+0x2c4>
 8000728:	1a84      	subs	r4, r0, r2
 800072a:	eb61 0303 	sbc.w	r3, r1, r3
 800072e:	2001      	movs	r0, #1
 8000730:	4698      	mov	r8, r3
 8000732:	2e00      	cmp	r6, #0
 8000734:	d0e0      	beq.n	80006f8 <__udivmoddi4+0xa0>
 8000736:	e9c6 4800 	strd	r4, r8, [r6]
 800073a:	e7dd      	b.n	80006f8 <__udivmoddi4+0xa0>
 800073c:	b902      	cbnz	r2, 8000740 <__udivmoddi4+0xe8>
 800073e:	deff      	udf	#255	; 0xff
 8000740:	fab2 f282 	clz	r2, r2
 8000744:	2a00      	cmp	r2, #0
 8000746:	f040 808f 	bne.w	8000868 <__udivmoddi4+0x210>
 800074a:	1b49      	subs	r1, r1, r5
 800074c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000750:	fa1f f885 	uxth.w	r8, r5
 8000754:	2701      	movs	r7, #1
 8000756:	fbb1 fcfe 	udiv	ip, r1, lr
 800075a:	0c23      	lsrs	r3, r4, #16
 800075c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000760:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000764:	fb08 f10c 	mul.w	r1, r8, ip
 8000768:	4299      	cmp	r1, r3
 800076a:	d907      	bls.n	800077c <__udivmoddi4+0x124>
 800076c:	18eb      	adds	r3, r5, r3
 800076e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000772:	d202      	bcs.n	800077a <__udivmoddi4+0x122>
 8000774:	4299      	cmp	r1, r3
 8000776:	f200 80cd 	bhi.w	8000914 <__udivmoddi4+0x2bc>
 800077a:	4684      	mov	ip, r0
 800077c:	1a59      	subs	r1, r3, r1
 800077e:	b2a3      	uxth	r3, r4
 8000780:	fbb1 f0fe 	udiv	r0, r1, lr
 8000784:	fb0e 1410 	mls	r4, lr, r0, r1
 8000788:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800078c:	fb08 f800 	mul.w	r8, r8, r0
 8000790:	45a0      	cmp	r8, r4
 8000792:	d907      	bls.n	80007a4 <__udivmoddi4+0x14c>
 8000794:	192c      	adds	r4, r5, r4
 8000796:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800079a:	d202      	bcs.n	80007a2 <__udivmoddi4+0x14a>
 800079c:	45a0      	cmp	r8, r4
 800079e:	f200 80b6 	bhi.w	800090e <__udivmoddi4+0x2b6>
 80007a2:	4618      	mov	r0, r3
 80007a4:	eba4 0408 	sub.w	r4, r4, r8
 80007a8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80007ac:	e79f      	b.n	80006ee <__udivmoddi4+0x96>
 80007ae:	f1c7 0c20 	rsb	ip, r7, #32
 80007b2:	40bb      	lsls	r3, r7
 80007b4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80007b8:	ea4e 0e03 	orr.w	lr, lr, r3
 80007bc:	fa01 f407 	lsl.w	r4, r1, r7
 80007c0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007c4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007c8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007cc:	4325      	orrs	r5, r4
 80007ce:	fbb3 f9f8 	udiv	r9, r3, r8
 80007d2:	0c2c      	lsrs	r4, r5, #16
 80007d4:	fb08 3319 	mls	r3, r8, r9, r3
 80007d8:	fa1f fa8e 	uxth.w	sl, lr
 80007dc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80007e0:	fb09 f40a 	mul.w	r4, r9, sl
 80007e4:	429c      	cmp	r4, r3
 80007e6:	fa02 f207 	lsl.w	r2, r2, r7
 80007ea:	fa00 f107 	lsl.w	r1, r0, r7
 80007ee:	d90b      	bls.n	8000808 <__udivmoddi4+0x1b0>
 80007f0:	eb1e 0303 	adds.w	r3, lr, r3
 80007f4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80007f8:	f080 8087 	bcs.w	800090a <__udivmoddi4+0x2b2>
 80007fc:	429c      	cmp	r4, r3
 80007fe:	f240 8084 	bls.w	800090a <__udivmoddi4+0x2b2>
 8000802:	f1a9 0902 	sub.w	r9, r9, #2
 8000806:	4473      	add	r3, lr
 8000808:	1b1b      	subs	r3, r3, r4
 800080a:	b2ad      	uxth	r5, r5
 800080c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000810:	fb08 3310 	mls	r3, r8, r0, r3
 8000814:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000818:	fb00 fa0a 	mul.w	sl, r0, sl
 800081c:	45a2      	cmp	sl, r4
 800081e:	d908      	bls.n	8000832 <__udivmoddi4+0x1da>
 8000820:	eb1e 0404 	adds.w	r4, lr, r4
 8000824:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000828:	d26b      	bcs.n	8000902 <__udivmoddi4+0x2aa>
 800082a:	45a2      	cmp	sl, r4
 800082c:	d969      	bls.n	8000902 <__udivmoddi4+0x2aa>
 800082e:	3802      	subs	r0, #2
 8000830:	4474      	add	r4, lr
 8000832:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000836:	fba0 8902 	umull	r8, r9, r0, r2
 800083a:	eba4 040a 	sub.w	r4, r4, sl
 800083e:	454c      	cmp	r4, r9
 8000840:	46c2      	mov	sl, r8
 8000842:	464b      	mov	r3, r9
 8000844:	d354      	bcc.n	80008f0 <__udivmoddi4+0x298>
 8000846:	d051      	beq.n	80008ec <__udivmoddi4+0x294>
 8000848:	2e00      	cmp	r6, #0
 800084a:	d069      	beq.n	8000920 <__udivmoddi4+0x2c8>
 800084c:	ebb1 050a 	subs.w	r5, r1, sl
 8000850:	eb64 0403 	sbc.w	r4, r4, r3
 8000854:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000858:	40fd      	lsrs	r5, r7
 800085a:	40fc      	lsrs	r4, r7
 800085c:	ea4c 0505 	orr.w	r5, ip, r5
 8000860:	e9c6 5400 	strd	r5, r4, [r6]
 8000864:	2700      	movs	r7, #0
 8000866:	e747      	b.n	80006f8 <__udivmoddi4+0xa0>
 8000868:	f1c2 0320 	rsb	r3, r2, #32
 800086c:	fa20 f703 	lsr.w	r7, r0, r3
 8000870:	4095      	lsls	r5, r2
 8000872:	fa01 f002 	lsl.w	r0, r1, r2
 8000876:	fa21 f303 	lsr.w	r3, r1, r3
 800087a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800087e:	4338      	orrs	r0, r7
 8000880:	0c01      	lsrs	r1, r0, #16
 8000882:	fbb3 f7fe 	udiv	r7, r3, lr
 8000886:	fa1f f885 	uxth.w	r8, r5
 800088a:	fb0e 3317 	mls	r3, lr, r7, r3
 800088e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000892:	fb07 f308 	mul.w	r3, r7, r8
 8000896:	428b      	cmp	r3, r1
 8000898:	fa04 f402 	lsl.w	r4, r4, r2
 800089c:	d907      	bls.n	80008ae <__udivmoddi4+0x256>
 800089e:	1869      	adds	r1, r5, r1
 80008a0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80008a4:	d22f      	bcs.n	8000906 <__udivmoddi4+0x2ae>
 80008a6:	428b      	cmp	r3, r1
 80008a8:	d92d      	bls.n	8000906 <__udivmoddi4+0x2ae>
 80008aa:	3f02      	subs	r7, #2
 80008ac:	4429      	add	r1, r5
 80008ae:	1acb      	subs	r3, r1, r3
 80008b0:	b281      	uxth	r1, r0
 80008b2:	fbb3 f0fe 	udiv	r0, r3, lr
 80008b6:	fb0e 3310 	mls	r3, lr, r0, r3
 80008ba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008be:	fb00 f308 	mul.w	r3, r0, r8
 80008c2:	428b      	cmp	r3, r1
 80008c4:	d907      	bls.n	80008d6 <__udivmoddi4+0x27e>
 80008c6:	1869      	adds	r1, r5, r1
 80008c8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80008cc:	d217      	bcs.n	80008fe <__udivmoddi4+0x2a6>
 80008ce:	428b      	cmp	r3, r1
 80008d0:	d915      	bls.n	80008fe <__udivmoddi4+0x2a6>
 80008d2:	3802      	subs	r0, #2
 80008d4:	4429      	add	r1, r5
 80008d6:	1ac9      	subs	r1, r1, r3
 80008d8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008dc:	e73b      	b.n	8000756 <__udivmoddi4+0xfe>
 80008de:	4637      	mov	r7, r6
 80008e0:	4630      	mov	r0, r6
 80008e2:	e709      	b.n	80006f8 <__udivmoddi4+0xa0>
 80008e4:	4607      	mov	r7, r0
 80008e6:	e6e7      	b.n	80006b8 <__udivmoddi4+0x60>
 80008e8:	4618      	mov	r0, r3
 80008ea:	e6fb      	b.n	80006e4 <__udivmoddi4+0x8c>
 80008ec:	4541      	cmp	r1, r8
 80008ee:	d2ab      	bcs.n	8000848 <__udivmoddi4+0x1f0>
 80008f0:	ebb8 0a02 	subs.w	sl, r8, r2
 80008f4:	eb69 020e 	sbc.w	r2, r9, lr
 80008f8:	3801      	subs	r0, #1
 80008fa:	4613      	mov	r3, r2
 80008fc:	e7a4      	b.n	8000848 <__udivmoddi4+0x1f0>
 80008fe:	4660      	mov	r0, ip
 8000900:	e7e9      	b.n	80008d6 <__udivmoddi4+0x27e>
 8000902:	4618      	mov	r0, r3
 8000904:	e795      	b.n	8000832 <__udivmoddi4+0x1da>
 8000906:	4667      	mov	r7, ip
 8000908:	e7d1      	b.n	80008ae <__udivmoddi4+0x256>
 800090a:	4681      	mov	r9, r0
 800090c:	e77c      	b.n	8000808 <__udivmoddi4+0x1b0>
 800090e:	3802      	subs	r0, #2
 8000910:	442c      	add	r4, r5
 8000912:	e747      	b.n	80007a4 <__udivmoddi4+0x14c>
 8000914:	f1ac 0c02 	sub.w	ip, ip, #2
 8000918:	442b      	add	r3, r5
 800091a:	e72f      	b.n	800077c <__udivmoddi4+0x124>
 800091c:	4638      	mov	r0, r7
 800091e:	e708      	b.n	8000732 <__udivmoddi4+0xda>
 8000920:	4637      	mov	r7, r6
 8000922:	e6e9      	b.n	80006f8 <__udivmoddi4+0xa0>

08000924 <__aeabi_idiv0>:
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop

08000928 <TurnHexIntoDec>:
/* USER CODE BEGIN 0 */

//Time is storing in format that being in Hex visually looks like the real time in Dec
//So this function translate this format into real Dec number of time digits
uint8_t TurnHexIntoDec(uint8_t hex)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	71fb      	strb	r3, [r7, #7]
	return ((hex & 0x000F) + ((hex >> 4) & 0x000F)*10);
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 030f 	and.w	r3, r3, #15
 8000938:	b2da      	uxtb	r2, r3
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	091b      	lsrs	r3, r3, #4
 800093e:	b2db      	uxtb	r3, r3
 8000940:	4619      	mov	r1, r3
 8000942:	0089      	lsls	r1, r1, #2
 8000944:	440b      	add	r3, r1
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	b2db      	uxtb	r3, r3
 800094a:	4413      	add	r3, r2
 800094c:	b2db      	uxtb	r3, r3
}
 800094e:	4618      	mov	r0, r3
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
	...

0800095c <TurnDecIntoHex>:

uint8_t TurnDecIntoHex(uint8_t dec)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
	return ((((uint8_t)(floor(dec/10))) << 4) + dec%10);
 8000966:	79fb      	ldrb	r3, [r7, #7]
 8000968:	4a11      	ldr	r2, [pc, #68]	; (80009b0 <TurnDecIntoHex+0x54>)
 800096a:	fba2 2303 	umull	r2, r3, r2, r3
 800096e:	08db      	lsrs	r3, r3, #3
 8000970:	b2db      	uxtb	r3, r3
 8000972:	4618      	mov	r0, r3
 8000974:	f7ff fdce 	bl	8000514 <__aeabi_i2d>
 8000978:	4603      	mov	r3, r0
 800097a:	460c      	mov	r4, r1
 800097c:	4618      	mov	r0, r3
 800097e:	4621      	mov	r1, r4
 8000980:	f7ff fe32 	bl	80005e8 <__aeabi_d2uiz>
 8000984:	4603      	mov	r3, r0
 8000986:	b2db      	uxtb	r3, r3
 8000988:	011b      	lsls	r3, r3, #4
 800098a:	b2d8      	uxtb	r0, r3
 800098c:	79fa      	ldrb	r2, [r7, #7]
 800098e:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <TurnDecIntoHex+0x54>)
 8000990:	fba3 1302 	umull	r1, r3, r3, r2
 8000994:	08d9      	lsrs	r1, r3, #3
 8000996:	460b      	mov	r3, r1
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	440b      	add	r3, r1
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	4403      	add	r3, r0
 80009a4:	b2db      	uxtb	r3, r3
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd90      	pop	{r4, r7, pc}
 80009ae:	bf00      	nop
 80009b0:	cccccccd 	.word	0xcccccccd

080009b4 <SetTime>:

void SetTime(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	/** Initialize RTC and set the Time and Date*/
	sTime.Hours = 0x1;
 80009ba:	2301      	movs	r3, #1
 80009bc:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x23;
 80009be:	2323      	movs	r3, #35	; 0x23
 80009c0:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	2201      	movs	r2, #1
 80009d2:	4619      	mov	r1, r3
 80009d4:	4812      	ldr	r0, [pc, #72]	; (8000a20 <SetTime+0x6c>)
 80009d6:	f002 ff37 	bl	8003848 <HAL_RTC_SetTime>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <SetTime+0x30>
	{
	Error_Handler();
 80009e0:	f000 fa76 	bl	8000ed0 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 80009e4:	2305      	movs	r3, #5
 80009e6:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_FEBRUARY;
 80009e8:	2302      	movs	r3, #2
 80009ea:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x19;
 80009ec:	2319      	movs	r3, #25
 80009ee:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x21;
 80009f0:	2321      	movs	r3, #33	; 0x21
 80009f2:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80009f4:	463b      	mov	r3, r7
 80009f6:	2201      	movs	r2, #1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4809      	ldr	r0, [pc, #36]	; (8000a20 <SetTime+0x6c>)
 80009fc:	f003 f83f 	bl	8003a7e <HAL_RTC_SetDate>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <SetTime+0x56>
	{
	Error_Handler();
 8000a06:	f000 fa63 	bl	8000ed0 <Error_Handler>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000a0a:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000a0e:	2101      	movs	r1, #1
 8000a10:	4803      	ldr	r0, [pc, #12]	; (8000a20 <SetTime+0x6c>)
 8000a12:	f003 fb63 	bl	80040dc <HAL_RTCEx_BKUPWrite>
}
 8000a16:	bf00      	nop
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000220 	.word	0x20000220

08000a24 <SetAlarm>:

void SetAlarm(uint8_t SetInHours, uint8_t SetInMinutes)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08c      	sub	sp, #48	; 0x30
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	460a      	mov	r2, r1
 8000a2e:	71fb      	strb	r3, [r7, #7]
 8000a30:	4613      	mov	r3, r2
 8000a32:	71bb      	strb	r3, [r7, #6]
	RTC_AlarmTypeDef sAlarm;

	sAlarm.AlarmTime.Hours = TurnDecIntoHex(SetInHours);
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f7ff ff90 	bl	800095c <TurnDecIntoHex>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	723b      	strb	r3, [r7, #8]
	sAlarm.AlarmTime.Minutes = TurnDecIntoHex(SetInMinutes);
 8000a40:	79bb      	ldrb	r3, [r7, #6]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff ff8a 	bl	800095c <TurnDecIntoHex>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	727b      	strb	r3, [r7, #9]
	sAlarm.AlarmTime.Seconds = 0x0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	72bb      	strb	r3, [r7, #10]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	623b      	str	r3, [r7, #32]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	627b      	str	r3, [r7, #36]	; 0x24
	sAlarm.AlarmDateWeekDay = 0x19;
 8000a68:	2319      	movs	r3, #25
 8000a6a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	sAlarm.Alarm = RTC_ALARM_A;
 8000a6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a72:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000a74:	f107 0308 	add.w	r3, r7, #8
 8000a78:	2201      	movs	r2, #1
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	; (8000a94 <SetAlarm+0x70>)
 8000a7e:	f003 f8f5 	bl	8003c6c <HAL_RTC_SetAlarm_IT>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SetAlarm+0x68>
	{
	Error_Handler();
 8000a88:	f000 fa22 	bl	8000ed0 <Error_Handler>
	}
}
 8000a8c:	bf00      	nop
 8000a8e:	3730      	adds	r7, #48	; 0x30
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	20000220 	.word	0x20000220

08000a98 <GetTimeDate>:

void GetTimeDate (void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af02      	add	r7, sp, #8
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	/* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8000a9e:	463b      	mov	r3, r7
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4812      	ldr	r0, [pc, #72]	; (8000af0 <GetTimeDate+0x58>)
 8000aa6:	f002 ff8c 	bl	80039c2 <HAL_RTC_GetTime>
	/* Get the RTC Curret Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BCD);
 8000aaa:	f107 0314 	add.w	r3, r7, #20
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	480f      	ldr	r0, [pc, #60]	; (8000af0 <GetTimeDate+0x58>)
 8000ab4:	f003 f88a 	bl	8003bcc <HAL_RTC_GetDate>

	/* Display time Format: hh:mm:ss */
	sprintf((char*)time,"%02x:%02x:%02x",gTime.Hours, gTime.Minutes, gTime.Seconds);
 8000ab8:	783b      	ldrb	r3, [r7, #0]
 8000aba:	461a      	mov	r2, r3
 8000abc:	787b      	ldrb	r3, [r7, #1]
 8000abe:	4619      	mov	r1, r3
 8000ac0:	78bb      	ldrb	r3, [r7, #2]
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	490b      	ldr	r1, [pc, #44]	; (8000af4 <GetTimeDate+0x5c>)
 8000ac8:	480b      	ldr	r0, [pc, #44]	; (8000af8 <GetTimeDate+0x60>)
 8000aca:	f007 f819 	bl	8007b00 <siprintf>

	/* Display date Format: yy-mm-dd */
	sprintf((char*)date,"%02x-%02x-%02x",2000+gDate.Year, gDate.Month, gDate.Date);
 8000ace:	7dfb      	ldrb	r3, [r7, #23]
 8000ad0:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8000ad4:	7d7b      	ldrb	r3, [r7, #21]
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	7dbb      	ldrb	r3, [r7, #22]
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	460b      	mov	r3, r1
 8000ade:	4907      	ldr	r1, [pc, #28]	; (8000afc <GetTimeDate+0x64>)
 8000ae0:	4807      	ldr	r0, [pc, #28]	; (8000b00 <GetTimeDate+0x68>)
 8000ae2:	f007 f80d 	bl	8007b00 <siprintf>

}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000220 	.word	0x20000220
 8000af4:	080081b4 	.word	0x080081b4
 8000af8:	20000264 	.word	0x20000264
 8000afc:	080081c4 	.word	0x080081c4
 8000b00:	20000270 	.word	0x20000270

08000b04 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	alarm = 1;
 8000b0c:	4b04      	ldr	r3, [pc, #16]	; (8000b20 <HAL_RTC_AlarmAEventCallback+0x1c>)
 8000b0e:	2201      	movs	r2, #1
 8000b10:	701a      	strb	r2, [r3, #0]
}
 8000b12:	bf00      	nop
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	20000204 	.word	0x20000204

08000b24 <ToDoOnAlarm>:

void ToDoOnAlarm (void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000b28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b2c:	4803      	ldr	r0, [pc, #12]	; (8000b3c <ToDoOnAlarm+0x18>)
 8000b2e:	f000 feec 	bl	800190a <HAL_GPIO_TogglePin>
	Alarmed = 1;
 8000b32:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <ToDoOnAlarm+0x1c>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40021400 	.word	0x40021400
 8000b40:	20000205 	.word	0x20000205

08000b44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b48:	f000 fb56 	bl	80011f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b4c:	f000 f87a 	bl	8000c44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b50:	f000 f930 	bl	8000db4 <MX_GPIO_Init>
  MX_RTC_Init();
 8000b54:	f000 f8f6 	bl	8000d44 <MX_RTC_Init>
  MX_USB_DEVICE_Init();
 8000b58:	f006 f9fe 	bl	8006f58 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	482a      	ldr	r0, [pc, #168]	; (8000c08 <main+0xc4>)
 8000b60:	f003 fad6 	bl	8004110 <HAL_RTCEx_BKUPRead>
 8000b64:	4602      	mov	r2, r0
 8000b66:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d001      	beq.n	8000b72 <main+0x2e>
  {
	  SetTime();
 8000b6e:	f7ff ff21 	bl	80009b4 <SetTime>

//	!!
//	  if I upload conf. from cubemxconfigurator I need to delete set time from MX_RTC_Init()!
//	  !!

	  TestNumberDecToHex = TurnDecIntoHex(TestNumberDec);
 8000b72:	4b26      	ldr	r3, [pc, #152]	; (8000c0c <main+0xc8>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff fef0 	bl	800095c <TurnDecIntoHex>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4b23      	ldr	r3, [pc, #140]	; (8000c10 <main+0xcc>)
 8000b82:	701a      	strb	r2, [r3, #0]
	  TestNumberHexToDec = TurnHexIntoDec(TestNumberHex);
 8000b84:	4b23      	ldr	r3, [pc, #140]	; (8000c14 <main+0xd0>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fecd 	bl	8000928 <TurnHexIntoDec>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	461a      	mov	r2, r3
 8000b92:	4b21      	ldr	r3, [pc, #132]	; (8000c18 <main+0xd4>)
 8000b94:	701a      	strb	r2, [r3, #0]

	  if (SetTheAlarm)
 8000b96:	4b21      	ldr	r3, [pc, #132]	; (8000c1c <main+0xd8>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d019      	beq.n	8000bd2 <main+0x8e>
	  {
		  SetAlarm(SetHours, SetMinutes);
 8000b9e:	4b20      	ldr	r3, [pc, #128]	; (8000c20 <main+0xdc>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b2da      	uxtb	r2, r3
 8000ba4:	4b1f      	ldr	r3, [pc, #124]	; (8000c24 <main+0xe0>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	4619      	mov	r1, r3
 8000bac:	4610      	mov	r0, r2
 8000bae:	f7ff ff39 	bl	8000a24 <SetAlarm>
		  TestDec = SetHours;
 8000bb2:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <main+0xdc>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <main+0xe4>)
 8000bba:	701a      	strb	r2, [r3, #0]
		  TestHex = SetMinutes;
 8000bbc:	4b19      	ldr	r3, [pc, #100]	; (8000c24 <main+0xe0>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4b1a      	ldr	r3, [pc, #104]	; (8000c2c <main+0xe8>)
 8000bc4:	701a      	strb	r2, [r3, #0]
		  AlarmSeted = 1;
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <main+0xec>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	701a      	strb	r2, [r3, #0]
		  SetTheAlarm = 0;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <main+0xd8>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	701a      	strb	r2, [r3, #0]
	  }

	  GetTimeDate();
 8000bd2:	f7ff ff61 	bl	8000a98 <GetTimeDate>

	  if (Toggle)
 8000bd6:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <main+0xf0>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d00a      	beq.n	8000bf4 <main+0xb0>
	  {
		  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8000bde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000be2:	4815      	ldr	r0, [pc, #84]	; (8000c38 <main+0xf4>)
 8000be4:	f000 fe91 	bl	800190a <HAL_GPIO_TogglePin>
		  Toggle = 0;
 8000be8:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <main+0xf0>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	701a      	strb	r2, [r3, #0]
		  Alarmed = 0;
 8000bee:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <main+0xf8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
	  }

	  if (alarm)
 8000bf4:	4b12      	ldr	r3, [pc, #72]	; (8000c40 <main+0xfc>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d0ba      	beq.n	8000b72 <main+0x2e>
	  {
		  ToDoOnAlarm();
 8000bfc:	f7ff ff92 	bl	8000b24 <ToDoOnAlarm>
		  alarm = 0;
 8000c00:	4b0f      	ldr	r3, [pc, #60]	; (8000c40 <main+0xfc>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]
	  TestNumberDecToHex = TurnDecIntoHex(TestNumberDec);
 8000c06:	e7b4      	b.n	8000b72 <main+0x2e>
 8000c08:	20000220 	.word	0x20000220
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	2000021c 	.word	0x2000021c
 8000c14:	20000001 	.word	0x20000001
 8000c18:	20000260 	.word	0x20000260
 8000c1c:	20000207 	.word	0x20000207
 8000c20:	2000027a 	.word	0x2000027a
 8000c24:	20000208 	.word	0x20000208
 8000c28:	2000021d 	.word	0x2000021d
 8000c2c:	2000021f 	.word	0x2000021f
 8000c30:	20000209 	.word	0x20000209
 8000c34:	20000206 	.word	0x20000206
 8000c38:	40021400 	.word	0x40021400
 8000c3c:	20000205 	.word	0x20000205
 8000c40:	20000204 	.word	0x20000204

08000c44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b098      	sub	sp, #96	; 0x60
 8000c48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c4e:	2230      	movs	r2, #48	; 0x30
 8000c50:	2100      	movs	r1, #0
 8000c52:	4618      	mov	r0, r3
 8000c54:	f006 fe94 	bl	8007980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c58:	f107 031c 	add.w	r3, r7, #28
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	4b30      	ldr	r3, [pc, #192]	; (8000d3c <SystemClock_Config+0xf8>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7e:	4a2f      	ldr	r2, [pc, #188]	; (8000d3c <SystemClock_Config+0xf8>)
 8000c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c84:	6413      	str	r3, [r2, #64]	; 0x40
 8000c86:	4b2d      	ldr	r3, [pc, #180]	; (8000d3c <SystemClock_Config+0xf8>)
 8000c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c92:	2300      	movs	r3, #0
 8000c94:	607b      	str	r3, [r7, #4]
 8000c96:	4b2a      	ldr	r3, [pc, #168]	; (8000d40 <SystemClock_Config+0xfc>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a29      	ldr	r2, [pc, #164]	; (8000d40 <SystemClock_Config+0xfc>)
 8000c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ca0:	6013      	str	r3, [r2, #0]
 8000ca2:	4b27      	ldr	r3, [pc, #156]	; (8000d40 <SystemClock_Config+0xfc>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000cae:	2306      	movs	r3, #6
 8000cb0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cba:	2310      	movs	r3, #16
 8000cbc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000cc6:	230a      	movs	r3, #10
 8000cc8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000cca:	233c      	movs	r3, #60	; 0x3c
 8000ccc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 ffd6 	bl	8002c8c <HAL_RCC_OscConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000ce6:	f000 f8f3 	bl	8000ed0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cea:	230f      	movs	r3, #15
 8000cec:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cfe:	f107 031c 	add.w	r3, r7, #28
 8000d02:	2100      	movs	r1, #0
 8000d04:	4618      	mov	r0, r3
 8000d06:	f002 fa31 	bl	800316c <HAL_RCC_ClockConfig>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000d10:	f000 f8de 	bl	8000ed0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d14:	2302      	movs	r3, #2
 8000d16:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d1c:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d1e:	f107 030c 	add.w	r3, r7, #12
 8000d22:	4618      	mov	r0, r3
 8000d24:	f002 fbec 	bl	8003500 <HAL_RCCEx_PeriphCLKConfig>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000d2e:	f000 f8cf 	bl	8000ed0 <Error_Handler>
  }
}
 8000d32:	bf00      	nop
 8000d34:	3760      	adds	r7, #96	; 0x60
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40007000 	.word	0x40007000

08000d44 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b090      	sub	sp, #64	; 0x40
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000d5e:	463b      	mov	r3, r7
 8000d60:	2228      	movs	r2, #40	; 0x28
 8000d62:	2100      	movs	r1, #0
 8000d64:	4618      	mov	r0, r3
 8000d66:	f006 fe0b 	bl	8007980 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <MX_RTC_Init+0x68>)
 8000d6c:	4a10      	ldr	r2, [pc, #64]	; (8000db0 <MX_RTC_Init+0x6c>)
 8000d6e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d70:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <MX_RTC_Init+0x68>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d76:	4b0d      	ldr	r3, [pc, #52]	; (8000dac <MX_RTC_Init+0x68>)
 8000d78:	227f      	movs	r2, #127	; 0x7f
 8000d7a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <MX_RTC_Init+0x68>)
 8000d7e:	22ff      	movs	r2, #255	; 0xff
 8000d80:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d82:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <MX_RTC_Init+0x68>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <MX_RTC_Init+0x68>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d8e:	4b07      	ldr	r3, [pc, #28]	; (8000dac <MX_RTC_Init+0x68>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d94:	4805      	ldr	r0, [pc, #20]	; (8000dac <MX_RTC_Init+0x68>)
 8000d96:	f002 fc95 	bl	80036c4 <HAL_RTC_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000da0:	f000 f896 	bl	8000ed0 <Error_Handler>
//  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	3740      	adds	r7, #64	; 0x40
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000220 	.word	0x20000220
 8000db0:	40002800 	.word	0x40002800

08000db4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dba:	f107 0314 	add.w	r3, r7, #20
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
 8000dc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
 8000dce:	4b3c      	ldr	r3, [pc, #240]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	4a3b      	ldr	r2, [pc, #236]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000dd4:	f043 0310 	orr.w	r3, r3, #16
 8000dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dda:	4b39      	ldr	r3, [pc, #228]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	f003 0310 	and.w	r3, r3, #16
 8000de2:	613b      	str	r3, [r7, #16]
 8000de4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b35      	ldr	r3, [pc, #212]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a34      	ldr	r2, [pc, #208]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000df0:	f043 0304 	orr.w	r3, r3, #4
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b32      	ldr	r3, [pc, #200]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f003 0304 	and.w	r3, r3, #4
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	4b2e      	ldr	r3, [pc, #184]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	4a2d      	ldr	r2, [pc, #180]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e0c:	f043 0320 	orr.w	r3, r3, #32
 8000e10:	6313      	str	r3, [r2, #48]	; 0x30
 8000e12:	4b2b      	ldr	r3, [pc, #172]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	f003 0320 	and.w	r3, r3, #32
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	4b27      	ldr	r3, [pc, #156]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e26:	4a26      	ldr	r2, [pc, #152]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e2e:	4b24      	ldr	r3, [pc, #144]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	603b      	str	r3, [r7, #0]
 8000e3e:	4b20      	ldr	r3, [pc, #128]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	4a1f      	ldr	r2, [pc, #124]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4a:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <MX_GPIO_Init+0x10c>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	603b      	str	r3, [r7, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000e5c:	4819      	ldr	r0, [pc, #100]	; (8000ec4 <MX_GPIO_Init+0x110>)
 8000e5e:	f000 fd3b 	bl	80018d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY1_Pin KEY0_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 8000e62:	2318      	movs	r3, #24
 8000e64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e66:	4b18      	ldr	r3, [pc, #96]	; (8000ec8 <MX_GPIO_Init+0x114>)
 8000e68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e6e:	f107 0314 	add.w	r3, r7, #20
 8000e72:	4619      	mov	r1, r3
 8000e74:	4815      	ldr	r0, [pc, #84]	; (8000ecc <MX_GPIO_Init+0x118>)
 8000e76:	f000 fb95 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8000e7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e80:	2311      	movs	r3, #17
 8000e82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	4619      	mov	r1, r3
 8000e92:	480c      	ldr	r0, [pc, #48]	; (8000ec4 <MX_GPIO_Init+0x110>)
 8000e94:	f000 fb86 	bl	80015a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2102      	movs	r1, #2
 8000e9c:	2009      	movs	r0, #9
 8000e9e:	f000 fb3c 	bl	800151a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000ea2:	2009      	movs	r0, #9
 8000ea4:	f000 fb55 	bl	8001552 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2102      	movs	r1, #2
 8000eac:	200a      	movs	r0, #10
 8000eae:	f000 fb34 	bl	800151a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000eb2:	200a      	movs	r0, #10
 8000eb4:	f000 fb4d 	bl	8001552 <HAL_NVIC_EnableIRQ>

}
 8000eb8:	bf00      	nop
 8000eba:	3728      	adds	r7, #40	; 0x28
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	40021400 	.word	0x40021400
 8000ec8:	10110000 	.word	0x10110000
 8000ecc:	40021000 	.word	0x40021000

08000ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ed4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed6:	e7fe      	b.n	8000ed6 <Error_Handler+0x6>

08000ed8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	607b      	str	r3, [r7, #4]
 8000ee2:	4b10      	ldr	r3, [pc, #64]	; (8000f24 <HAL_MspInit+0x4c>)
 8000ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee6:	4a0f      	ldr	r2, [pc, #60]	; (8000f24 <HAL_MspInit+0x4c>)
 8000ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eec:	6453      	str	r3, [r2, #68]	; 0x44
 8000eee:	4b0d      	ldr	r3, [pc, #52]	; (8000f24 <HAL_MspInit+0x4c>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	603b      	str	r3, [r7, #0]
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <HAL_MspInit+0x4c>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f02:	4a08      	ldr	r2, [pc, #32]	; (8000f24 <HAL_MspInit+0x4c>)
 8000f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f08:	6413      	str	r3, [r2, #64]	; 0x40
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <HAL_MspInit+0x4c>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f12:	603b      	str	r3, [r7, #0]
 8000f14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800

08000f28 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a08      	ldr	r2, [pc, #32]	; (8000f58 <HAL_RTC_MspInit+0x30>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d10a      	bne.n	8000f50 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f3a:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <HAL_RTC_MspInit+0x34>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2100      	movs	r1, #0
 8000f44:	2029      	movs	r0, #41	; 0x29
 8000f46:	f000 fae8 	bl	800151a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000f4a:	2029      	movs	r0, #41	; 0x29
 8000f4c:	f000 fb01 	bl	8001552 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40002800 	.word	0x40002800
 8000f5c:	42470e3c 	.word	0x42470e3c

08000f60 <HAL_RTC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a06      	ldr	r2, [pc, #24]	; (8000f88 <HAL_RTC_MspDeInit+0x28>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d105      	bne.n	8000f7e <HAL_RTC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_RTC_MspDeInit+0x2c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]

    /* RTC interrupt DeInit */
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 8000f78:	2029      	movs	r0, #41	; 0x29
 8000f7a:	f000 faf8 	bl	800156e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }

}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40002800 	.word	0x40002800
 8000f8c:	42470e3c 	.word	0x42470e3c

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <NMI_Handler+0x4>

08000f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <UsageFault_Handler+0x4>

08000fae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fdc:	f000 f95e 	bl	800129c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	; 0x28
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

	if (HAL_GetTick() - JitterButtonK0 > 300)
 8000fea:	f000 f96b 	bl	80012c4 <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	4b1a      	ldr	r3, [pc, #104]	; (800105c <EXTI3_IRQHandler+0x78>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000ffa:	d927      	bls.n	800104c <EXTI3_IRQHandler+0x68>
	{
		JitterButtonK0 = HAL_GetTick();
 8000ffc:	f000 f962 	bl	80012c4 <HAL_GetTick>
 8001000:	4603      	mov	r3, r0
 8001002:	b2da      	uxtb	r2, r3
 8001004:	4b15      	ldr	r3, [pc, #84]	; (800105c <EXTI3_IRQHandler+0x78>)
 8001006:	701a      	strb	r2, [r3, #0]

//		here is our action on KEY1 button
		RTC_TimeTypeDef gTime;
		RTC_TimeTypeDef sTime;

		HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2201      	movs	r2, #1
 800100e:	4619      	mov	r1, r3
 8001010:	4813      	ldr	r0, [pc, #76]	; (8001060 <EXTI3_IRQHandler+0x7c>)
 8001012:	f002 fcd6 	bl	80039c2 <HAL_RTC_GetTime>
		sTime.Hours = gTime.Hours;
 8001016:	7d3b      	ldrb	r3, [r7, #20]
 8001018:	703b      	strb	r3, [r7, #0]
		sTime.Minutes = gTime.Minutes;
 800101a:	7d7b      	ldrb	r3, [r7, #21]
 800101c:	707b      	strb	r3, [r7, #1]
		sTime.Seconds = TurnDecIntoHex(TurnHexIntoDec(gTime.Seconds)-7);
 800101e:	7dbb      	ldrb	r3, [r7, #22]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fc81 	bl	8000928 <TurnHexIntoDec>
 8001026:	4603      	mov	r3, r0
 8001028:	3b07      	subs	r3, #7
 800102a:	b2db      	uxtb	r3, r3
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff fc95 	bl	800095c <TurnDecIntoHex>
 8001032:	4603      	mov	r3, r0
 8001034:	70bb      	strb	r3, [r7, #2]

		if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001036:	463b      	mov	r3, r7
 8001038:	2201      	movs	r2, #1
 800103a:	4619      	mov	r1, r3
 800103c:	4808      	ldr	r0, [pc, #32]	; (8001060 <EXTI3_IRQHandler+0x7c>)
 800103e:	f002 fc03 	bl	8003848 <HAL_RTC_SetTime>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <EXTI3_IRQHandler+0x68>
		{
		  Error_Handler();
 8001048:	f7ff ff42 	bl	8000ed0 <Error_Handler>
//		HAL_Delay(1000);
//		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	}

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800104c:	2008      	movs	r0, #8
 800104e:	f000 fc77 	bl	8001940 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	3728      	adds	r7, #40	; 0x28
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	2000020a 	.word	0x2000020a
 8001060:	20000220 	.word	0x20000220

08001064 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

	if (HAL_GetTick() - JitterButtonK1 > 300)
 800106a:	f000 f92b 	bl	80012c4 <HAL_GetTick>
 800106e:	4602      	mov	r2, r0
 8001070:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <EXTI4_IRQHandler+0x78>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800107a:	d927      	bls.n	80010cc <EXTI4_IRQHandler+0x68>
	{
		JitterButtonK1 = HAL_GetTick();
 800107c:	f000 f922 	bl	80012c4 <HAL_GetTick>
 8001080:	4603      	mov	r3, r0
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b15      	ldr	r3, [pc, #84]	; (80010dc <EXTI4_IRQHandler+0x78>)
 8001086:	701a      	strb	r2, [r3, #0]

//		here is our action on KEY1 button
		RTC_TimeTypeDef gTime;
		RTC_TimeTypeDef sTime;

		HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	2201      	movs	r2, #1
 800108e:	4619      	mov	r1, r3
 8001090:	4813      	ldr	r0, [pc, #76]	; (80010e0 <EXTI4_IRQHandler+0x7c>)
 8001092:	f002 fc96 	bl	80039c2 <HAL_RTC_GetTime>
		sTime.Hours = gTime.Hours;
 8001096:	7d3b      	ldrb	r3, [r7, #20]
 8001098:	703b      	strb	r3, [r7, #0]
		sTime.Minutes = gTime.Minutes;
 800109a:	7d7b      	ldrb	r3, [r7, #21]
 800109c:	707b      	strb	r3, [r7, #1]
		sTime.Seconds = TurnDecIntoHex(TurnHexIntoDec(gTime.Seconds)+3);
 800109e:	7dbb      	ldrb	r3, [r7, #22]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff fc41 	bl	8000928 <TurnHexIntoDec>
 80010a6:	4603      	mov	r3, r0
 80010a8:	3303      	adds	r3, #3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fc55 	bl	800095c <TurnDecIntoHex>
 80010b2:	4603      	mov	r3, r0
 80010b4:	70bb      	strb	r3, [r7, #2]

		if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010b6:	463b      	mov	r3, r7
 80010b8:	2201      	movs	r2, #1
 80010ba:	4619      	mov	r1, r3
 80010bc:	4808      	ldr	r0, [pc, #32]	; (80010e0 <EXTI4_IRQHandler+0x7c>)
 80010be:	f002 fbc3 	bl	8003848 <HAL_RTC_SetTime>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <EXTI4_IRQHandler+0x68>
		{
		  Error_Handler();
 80010c8:	f7ff ff02 	bl	8000ed0 <Error_Handler>
//		HAL_Delay(1000);
//		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
	}

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80010cc:	2010      	movs	r0, #16
 80010ce:	f000 fc37 	bl	8001940 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	3728      	adds	r7, #40	; 0x28
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	2000020b 	.word	0x2000020b
 80010e0:	20000220 	.word	0x20000220

080010e4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80010e8:	4802      	ldr	r0, [pc, #8]	; (80010f4 <RTC_Alarm_IRQHandler+0x10>)
 80010ea:	f002 fef7 	bl	8003edc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000220 	.word	0x20000220

080010f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80010fc:	4802      	ldr	r0, [pc, #8]	; (8001108 <OTG_FS_IRQHandler+0x10>)
 80010fe:	f000 fd92 	bl	8001c26 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20001750 	.word	0x20001750

0800110c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001114:	4a14      	ldr	r2, [pc, #80]	; (8001168 <_sbrk+0x5c>)
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <_sbrk+0x60>)
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001120:	4b13      	ldr	r3, [pc, #76]	; (8001170 <_sbrk+0x64>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <_sbrk+0x64>)
 800112a:	4a12      	ldr	r2, [pc, #72]	; (8001174 <_sbrk+0x68>)
 800112c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <_sbrk+0x64>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4413      	add	r3, r2
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	429a      	cmp	r2, r3
 800113a:	d207      	bcs.n	800114c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800113c:	f006 fbe6 	bl	800790c <__errno>
 8001140:	4602      	mov	r2, r0
 8001142:	230c      	movs	r3, #12
 8001144:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800114a:	e009      	b.n	8001160 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800114c:	4b08      	ldr	r3, [pc, #32]	; (8001170 <_sbrk+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001152:	4b07      	ldr	r3, [pc, #28]	; (8001170 <_sbrk+0x64>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4413      	add	r3, r2
 800115a:	4a05      	ldr	r2, [pc, #20]	; (8001170 <_sbrk+0x64>)
 800115c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800115e:	68fb      	ldr	r3, [r7, #12]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20020000 	.word	0x20020000
 800116c:	00000400 	.word	0x00000400
 8001170:	2000020c 	.word	0x2000020c
 8001174:	20001b60 	.word	0x20001b60

08001178 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <SystemInit+0x28>)
 800117e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001182:	4a07      	ldr	r2, [pc, #28]	; (80011a0 <SystemInit+0x28>)
 8001184:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001188:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <SystemInit+0x28>)
 800118e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001192:	609a      	str	r2, [r3, #8]
#endif
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80011a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80011aa:	e003      	b.n	80011b4 <LoopCopyDataInit>

080011ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80011ac:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80011ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80011b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80011b2:	3104      	adds	r1, #4

080011b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80011b4:	480b      	ldr	r0, [pc, #44]	; (80011e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80011b6:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80011b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80011ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80011bc:	d3f6      	bcc.n	80011ac <CopyDataInit>
  ldr  r2, =_sbss
 80011be:	4a0b      	ldr	r2, [pc, #44]	; (80011ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80011c0:	e002      	b.n	80011c8 <LoopFillZerobss>

080011c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80011c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80011c4:	f842 3b04 	str.w	r3, [r2], #4

080011c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80011ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80011cc:	d3f9      	bcc.n	80011c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80011ce:	f7ff ffd3 	bl	8001178 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011d2:	f006 fba1 	bl	8007918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011d6:	f7ff fcb5 	bl	8000b44 <main>
  bx  lr    
 80011da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80011dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80011e0:	08008270 	.word	0x08008270
  ldr  r0, =_sdata
 80011e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80011e8:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 80011ec:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 80011f0:	20001b5c 	.word	0x20001b5c

080011f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f4:	e7fe      	b.n	80011f4 <ADC_IRQHandler>
	...

080011f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011fc:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <HAL_Init+0x40>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a0d      	ldr	r2, [pc, #52]	; (8001238 <HAL_Init+0x40>)
 8001202:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001206:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001208:	4b0b      	ldr	r3, [pc, #44]	; (8001238 <HAL_Init+0x40>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a0a      	ldr	r2, [pc, #40]	; (8001238 <HAL_Init+0x40>)
 800120e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001212:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001214:	4b08      	ldr	r3, [pc, #32]	; (8001238 <HAL_Init+0x40>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a07      	ldr	r2, [pc, #28]	; (8001238 <HAL_Init+0x40>)
 800121a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800121e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001220:	2003      	movs	r0, #3
 8001222:	f000 f96f 	bl	8001504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001226:	2000      	movs	r0, #0
 8001228:	f000 f808 	bl	800123c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800122c:	f7ff fe54 	bl	8000ed8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023c00 	.word	0x40023c00

0800123c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_InitTick+0x54>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b12      	ldr	r3, [pc, #72]	; (8001294 <HAL_InitTick+0x58>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001252:	fbb3 f3f1 	udiv	r3, r3, r1
 8001256:	fbb2 f3f3 	udiv	r3, r2, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 f995 	bl	800158a <HAL_SYSTICK_Config>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e00e      	b.n	8001288 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b0f      	cmp	r3, #15
 800126e:	d80a      	bhi.n	8001286 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001270:	2200      	movs	r2, #0
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001278:	f000 f94f 	bl	800151a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800127c:	4a06      	ldr	r2, [pc, #24]	; (8001298 <HAL_InitTick+0x5c>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	e000      	b.n	8001288 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000004 	.word	0x20000004
 8001294:	2000000c 	.word	0x2000000c
 8001298:	20000008 	.word	0x20000008

0800129c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a0:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_IncTick+0x20>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <HAL_IncTick+0x24>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4413      	add	r3, r2
 80012ac:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <HAL_IncTick+0x24>)
 80012ae:	6013      	str	r3, [r2, #0]
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	2000000c 	.word	0x2000000c
 80012c0:	2000027c 	.word	0x2000027c

080012c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b03      	ldr	r3, [pc, #12]	; (80012d8 <HAL_GetTick+0x14>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	2000027c 	.word	0x2000027c

080012dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e4:	f7ff ffee 	bl	80012c4 <HAL_GetTick>
 80012e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012f4:	d005      	beq.n	8001302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <HAL_Delay+0x40>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001302:	bf00      	nop
 8001304:	f7ff ffde 	bl	80012c4 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	429a      	cmp	r2, r3
 8001312:	d8f7      	bhi.n	8001304 <HAL_Delay+0x28>
  {
  }
}
 8001314:	bf00      	nop
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	2000000c 	.word	0x2000000c

08001320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <__NVIC_SetPriorityGrouping+0x44>)
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800133c:	4013      	ands	r3, r2
 800133e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001348:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800134c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001350:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001352:	4a04      	ldr	r2, [pc, #16]	; (8001364 <__NVIC_SetPriorityGrouping+0x44>)
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	60d3      	str	r3, [r2, #12]
}
 8001358:	bf00      	nop
 800135a:	3714      	adds	r7, #20
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <__NVIC_GetPriorityGrouping+0x18>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	f003 0307 	and.w	r3, r3, #7
}
 8001376:	4618      	mov	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800138e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001392:	2b00      	cmp	r3, #0
 8001394:	db0b      	blt.n	80013ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	f003 021f 	and.w	r2, r3, #31
 800139c:	4907      	ldr	r1, [pc, #28]	; (80013bc <__NVIC_EnableIRQ+0x38>)
 800139e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a2:	095b      	lsrs	r3, r3, #5
 80013a4:	2001      	movs	r0, #1
 80013a6:	fa00 f202 	lsl.w	r2, r0, r2
 80013aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000e100 	.word	0xe000e100

080013c0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	db10      	blt.n	80013f4 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	f003 021f 	and.w	r2, r3, #31
 80013d8:	4909      	ldr	r1, [pc, #36]	; (8001400 <__NVIC_DisableIRQ+0x40>)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	095b      	lsrs	r3, r3, #5
 80013e0:	2001      	movs	r0, #1
 80013e2:	fa00 f202 	lsl.w	r2, r0, r2
 80013e6:	3320      	adds	r3, #32
 80013e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80013ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80013f0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000e100 	.word	0xe000e100

08001404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	6039      	str	r1, [r7, #0]
 800140e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001414:	2b00      	cmp	r3, #0
 8001416:	db0a      	blt.n	800142e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	b2da      	uxtb	r2, r3
 800141c:	490c      	ldr	r1, [pc, #48]	; (8001450 <__NVIC_SetPriority+0x4c>)
 800141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001422:	0112      	lsls	r2, r2, #4
 8001424:	b2d2      	uxtb	r2, r2
 8001426:	440b      	add	r3, r1
 8001428:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800142c:	e00a      	b.n	8001444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	b2da      	uxtb	r2, r3
 8001432:	4908      	ldr	r1, [pc, #32]	; (8001454 <__NVIC_SetPriority+0x50>)
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	f003 030f 	and.w	r3, r3, #15
 800143a:	3b04      	subs	r3, #4
 800143c:	0112      	lsls	r2, r2, #4
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	440b      	add	r3, r1
 8001442:	761a      	strb	r2, [r3, #24]
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000e100 	.word	0xe000e100
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001458:	b480      	push	{r7}
 800145a:	b089      	sub	sp, #36	; 0x24
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f003 0307 	and.w	r3, r3, #7
 800146a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	f1c3 0307 	rsb	r3, r3, #7
 8001472:	2b04      	cmp	r3, #4
 8001474:	bf28      	it	cs
 8001476:	2304      	movcs	r3, #4
 8001478:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3304      	adds	r3, #4
 800147e:	2b06      	cmp	r3, #6
 8001480:	d902      	bls.n	8001488 <NVIC_EncodePriority+0x30>
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3b03      	subs	r3, #3
 8001486:	e000      	b.n	800148a <NVIC_EncodePriority+0x32>
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800148c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	43da      	mvns	r2, r3
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	401a      	ands	r2, r3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	fa01 f303 	lsl.w	r3, r1, r3
 80014aa:	43d9      	mvns	r1, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b0:	4313      	orrs	r3, r2
         );
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3724      	adds	r7, #36	; 0x24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014d0:	d301      	bcc.n	80014d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014d2:	2301      	movs	r3, #1
 80014d4:	e00f      	b.n	80014f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d6:	4a0a      	ldr	r2, [pc, #40]	; (8001500 <SysTick_Config+0x40>)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3b01      	subs	r3, #1
 80014dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014de:	210f      	movs	r1, #15
 80014e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014e4:	f7ff ff8e 	bl	8001404 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e8:	4b05      	ldr	r3, [pc, #20]	; (8001500 <SysTick_Config+0x40>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ee:	4b04      	ldr	r3, [pc, #16]	; (8001500 <SysTick_Config+0x40>)
 80014f0:	2207      	movs	r2, #7
 80014f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	e000e010 	.word	0xe000e010

08001504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ff07 	bl	8001320 <__NVIC_SetPriorityGrouping>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800151a:	b580      	push	{r7, lr}
 800151c:	b086      	sub	sp, #24
 800151e:	af00      	add	r7, sp, #0
 8001520:	4603      	mov	r3, r0
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
 8001526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800152c:	f7ff ff1c 	bl	8001368 <__NVIC_GetPriorityGrouping>
 8001530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	6978      	ldr	r0, [r7, #20]
 8001538:	f7ff ff8e 	bl	8001458 <NVIC_EncodePriority>
 800153c:	4602      	mov	r2, r0
 800153e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001542:	4611      	mov	r1, r2
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff5d 	bl	8001404 <__NVIC_SetPriority>
}
 800154a:	bf00      	nop
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	4603      	mov	r3, r0
 800155a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800155c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff ff0f 	bl	8001384 <__NVIC_EnableIRQ>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	4603      	mov	r3, r0
 8001576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff ff1f 	bl	80013c0 <__NVIC_DisableIRQ>
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff ff94 	bl	80014c0 <SysTick_Config>
 8001598:	4603      	mov	r3, r0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b089      	sub	sp, #36	; 0x24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
 80015be:	e16b      	b.n	8001898 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015c0:	2201      	movs	r2, #1
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	4013      	ands	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	429a      	cmp	r2, r3
 80015da:	f040 815a 	bne.w	8001892 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d00b      	beq.n	80015fe <HAL_GPIO_Init+0x5a>
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d007      	beq.n	80015fe <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015f2:	2b11      	cmp	r3, #17
 80015f4:	d003      	beq.n	80015fe <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b12      	cmp	r3, #18
 80015fc:	d130      	bne.n	8001660 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	2203      	movs	r2, #3
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	43db      	mvns	r3, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	4013      	ands	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	68da      	ldr	r2, [r3, #12]
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4313      	orrs	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001634:	2201      	movs	r2, #1
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	43db      	mvns	r3, r3
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	4013      	ands	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	091b      	lsrs	r3, r3, #4
 800164a:	f003 0201 	and.w	r2, r3, #1
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	4313      	orrs	r3, r2
 8001658:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	2203      	movs	r2, #3
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	4013      	ands	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	4313      	orrs	r3, r2
 8001688:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d003      	beq.n	80016a0 <HAL_GPIO_Init+0xfc>
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	2b12      	cmp	r3, #18
 800169e:	d123      	bne.n	80016e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	08da      	lsrs	r2, r3, #3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3208      	adds	r2, #8
 80016a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	f003 0307 	and.w	r3, r3, #7
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	220f      	movs	r2, #15
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	4013      	ands	r3, r2
 80016c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	691a      	ldr	r2, [r3, #16]
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	08da      	lsrs	r2, r3, #3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3208      	adds	r2, #8
 80016e2:	69b9      	ldr	r1, [r7, #24]
 80016e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	2203      	movs	r2, #3
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f003 0203 	and.w	r2, r3, #3
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4313      	orrs	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001724:	2b00      	cmp	r3, #0
 8001726:	f000 80b4 	beq.w	8001892 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	4b5f      	ldr	r3, [pc, #380]	; (80018ac <HAL_GPIO_Init+0x308>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001732:	4a5e      	ldr	r2, [pc, #376]	; (80018ac <HAL_GPIO_Init+0x308>)
 8001734:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001738:	6453      	str	r3, [r2, #68]	; 0x44
 800173a:	4b5c      	ldr	r3, [pc, #368]	; (80018ac <HAL_GPIO_Init+0x308>)
 800173c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001746:	4a5a      	ldr	r2, [pc, #360]	; (80018b0 <HAL_GPIO_Init+0x30c>)
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	089b      	lsrs	r3, r3, #2
 800174c:	3302      	adds	r3, #2
 800174e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	f003 0303 	and.w	r3, r3, #3
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	220f      	movs	r2, #15
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a51      	ldr	r2, [pc, #324]	; (80018b4 <HAL_GPIO_Init+0x310>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d02b      	beq.n	80017ca <HAL_GPIO_Init+0x226>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a50      	ldr	r2, [pc, #320]	; (80018b8 <HAL_GPIO_Init+0x314>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d025      	beq.n	80017c6 <HAL_GPIO_Init+0x222>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a4f      	ldr	r2, [pc, #316]	; (80018bc <HAL_GPIO_Init+0x318>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d01f      	beq.n	80017c2 <HAL_GPIO_Init+0x21e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a4e      	ldr	r2, [pc, #312]	; (80018c0 <HAL_GPIO_Init+0x31c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d019      	beq.n	80017be <HAL_GPIO_Init+0x21a>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a4d      	ldr	r2, [pc, #308]	; (80018c4 <HAL_GPIO_Init+0x320>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d013      	beq.n	80017ba <HAL_GPIO_Init+0x216>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a4c      	ldr	r2, [pc, #304]	; (80018c8 <HAL_GPIO_Init+0x324>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d00d      	beq.n	80017b6 <HAL_GPIO_Init+0x212>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a4b      	ldr	r2, [pc, #300]	; (80018cc <HAL_GPIO_Init+0x328>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d007      	beq.n	80017b2 <HAL_GPIO_Init+0x20e>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a4a      	ldr	r2, [pc, #296]	; (80018d0 <HAL_GPIO_Init+0x32c>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d101      	bne.n	80017ae <HAL_GPIO_Init+0x20a>
 80017aa:	2307      	movs	r3, #7
 80017ac:	e00e      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017ae:	2308      	movs	r3, #8
 80017b0:	e00c      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017b2:	2306      	movs	r3, #6
 80017b4:	e00a      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017b6:	2305      	movs	r3, #5
 80017b8:	e008      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017ba:	2304      	movs	r3, #4
 80017bc:	e006      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017be:	2303      	movs	r3, #3
 80017c0:	e004      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017c2:	2302      	movs	r3, #2
 80017c4:	e002      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <HAL_GPIO_Init+0x228>
 80017ca:	2300      	movs	r3, #0
 80017cc:	69fa      	ldr	r2, [r7, #28]
 80017ce:	f002 0203 	and.w	r2, r2, #3
 80017d2:	0092      	lsls	r2, r2, #2
 80017d4:	4093      	lsls	r3, r2
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017dc:	4934      	ldr	r1, [pc, #208]	; (80018b0 <HAL_GPIO_Init+0x30c>)
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	089b      	lsrs	r3, r3, #2
 80017e2:	3302      	adds	r3, #2
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017ea:	4b3a      	ldr	r3, [pc, #232]	; (80018d4 <HAL_GPIO_Init+0x330>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	43db      	mvns	r3, r3
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	4013      	ands	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d003      	beq.n	800180e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	4313      	orrs	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800180e:	4a31      	ldr	r2, [pc, #196]	; (80018d4 <HAL_GPIO_Init+0x330>)
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001814:	4b2f      	ldr	r3, [pc, #188]	; (80018d4 <HAL_GPIO_Init+0x330>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	43db      	mvns	r3, r3
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4013      	ands	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d003      	beq.n	8001838 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	4313      	orrs	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001838:	4a26      	ldr	r2, [pc, #152]	; (80018d4 <HAL_GPIO_Init+0x330>)
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800183e:	4b25      	ldr	r3, [pc, #148]	; (80018d4 <HAL_GPIO_Init+0x330>)
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	43db      	mvns	r3, r3
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	4013      	ands	r3, r2
 800184c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	4313      	orrs	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001862:	4a1c      	ldr	r2, [pc, #112]	; (80018d4 <HAL_GPIO_Init+0x330>)
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001868:	4b1a      	ldr	r3, [pc, #104]	; (80018d4 <HAL_GPIO_Init+0x330>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	43db      	mvns	r3, r3
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	4013      	ands	r3, r2
 8001876:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	4313      	orrs	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800188c:	4a11      	ldr	r2, [pc, #68]	; (80018d4 <HAL_GPIO_Init+0x330>)
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	3301      	adds	r3, #1
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	2b0f      	cmp	r3, #15
 800189c:	f67f ae90 	bls.w	80015c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018a0:	bf00      	nop
 80018a2:	3724      	adds	r7, #36	; 0x24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40013800 	.word	0x40013800
 80018b4:	40020000 	.word	0x40020000
 80018b8:	40020400 	.word	0x40020400
 80018bc:	40020800 	.word	0x40020800
 80018c0:	40020c00 	.word	0x40020c00
 80018c4:	40021000 	.word	0x40021000
 80018c8:	40021400 	.word	0x40021400
 80018cc:	40021800 	.word	0x40021800
 80018d0:	40021c00 	.word	0x40021c00
 80018d4:	40013c00 	.word	0x40013c00

080018d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	460b      	mov	r3, r1
 80018e2:	807b      	strh	r3, [r7, #2]
 80018e4:	4613      	mov	r3, r2
 80018e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018e8:	787b      	ldrb	r3, [r7, #1]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d003      	beq.n	80018f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ee:	887a      	ldrh	r2, [r7, #2]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018f4:	e003      	b.n	80018fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018f6:	887b      	ldrh	r3, [r7, #2]
 80018f8:	041a      	lsls	r2, r3, #16
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	619a      	str	r2, [r3, #24]
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	695a      	ldr	r2, [r3, #20]
 800191a:	887b      	ldrh	r3, [r7, #2]
 800191c:	401a      	ands	r2, r3
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	429a      	cmp	r2, r3
 8001922:	d104      	bne.n	800192e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001924:	887b      	ldrh	r3, [r7, #2]
 8001926:	041a      	lsls	r2, r3, #16
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800192c:	e002      	b.n	8001934 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800192e:	887a      	ldrh	r2, [r7, #2]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	619a      	str	r2, [r3, #24]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800194c:	695a      	ldr	r2, [r3, #20]
 800194e:	88fb      	ldrh	r3, [r7, #6]
 8001950:	4013      	ands	r3, r2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d006      	beq.n	8001964 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001956:	4a05      	ldr	r2, [pc, #20]	; (800196c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001958:	88fb      	ldrh	r3, [r7, #6]
 800195a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800195c:	88fb      	ldrh	r3, [r7, #6]
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f806 	bl	8001970 <HAL_GPIO_EXTI_Callback>
  }
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40013c00 	.word	0x40013c00

08001970 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001986:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001988:	b08f      	sub	sp, #60	; 0x3c
 800198a:	af0a      	add	r7, sp, #40	; 0x28
 800198c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d101      	bne.n	8001998 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e10f      	b.n	8001bb8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d106      	bne.n	80019b8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f005 fcae 	bl	8007314 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2203      	movs	r2, #3
 80019bc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d102      	bne.n	80019d2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f002 fcd1 	bl	800437e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	603b      	str	r3, [r7, #0]
 80019e2:	687e      	ldr	r6, [r7, #4]
 80019e4:	466d      	mov	r5, sp
 80019e6:	f106 0410 	add.w	r4, r6, #16
 80019ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80019fa:	1d33      	adds	r3, r6, #4
 80019fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019fe:	6838      	ldr	r0, [r7, #0]
 8001a00:	f002 fba8 	bl	8004154 <USB_CoreInit>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d005      	beq.n	8001a16 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e0d0      	b.n	8001bb8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f002 fcbf 	bl	80043a0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a22:	2300      	movs	r3, #0
 8001a24:	73fb      	strb	r3, [r7, #15]
 8001a26:	e04a      	b.n	8001abe <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a28:	7bfa      	ldrb	r2, [r7, #15]
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	1a9b      	subs	r3, r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	440b      	add	r3, r1
 8001a36:	333d      	adds	r3, #61	; 0x3d
 8001a38:	2201      	movs	r2, #1
 8001a3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a3c:	7bfa      	ldrb	r2, [r7, #15]
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	4613      	mov	r3, r2
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	1a9b      	subs	r3, r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	440b      	add	r3, r1
 8001a4a:	333c      	adds	r3, #60	; 0x3c
 8001a4c:	7bfa      	ldrb	r2, [r7, #15]
 8001a4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a50:	7bfa      	ldrb	r2, [r7, #15]
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	b298      	uxth	r0, r3
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	00db      	lsls	r3, r3, #3
 8001a5c:	1a9b      	subs	r3, r3, r2
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	440b      	add	r3, r1
 8001a62:	3342      	adds	r3, #66	; 0x42
 8001a64:	4602      	mov	r2, r0
 8001a66:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a68:	7bfa      	ldrb	r2, [r7, #15]
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	00db      	lsls	r3, r3, #3
 8001a70:	1a9b      	subs	r3, r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	440b      	add	r3, r1
 8001a76:	333f      	adds	r3, #63	; 0x3f
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	1a9b      	subs	r3, r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	3344      	adds	r3, #68	; 0x44
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	3348      	adds	r3, #72	; 0x48
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001aa4:	7bfa      	ldrb	r2, [r7, #15]
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	00db      	lsls	r3, r3, #3
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	440b      	add	r3, r1
 8001ab2:	3350      	adds	r3, #80	; 0x50
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	3301      	adds	r3, #1
 8001abc:	73fb      	strb	r3, [r7, #15]
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d3af      	bcc.n	8001a28 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ac8:	2300      	movs	r3, #0
 8001aca:	73fb      	strb	r3, [r7, #15]
 8001acc:	e044      	b.n	8001b58 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ace:	7bfa      	ldrb	r2, [r7, #15]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	00db      	lsls	r3, r3, #3
 8001ad6:	1a9b      	subs	r3, r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	440b      	add	r3, r1
 8001adc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	00db      	lsls	r3, r3, #3
 8001aec:	1a9b      	subs	r3, r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	440b      	add	r3, r1
 8001af2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001af6:	7bfa      	ldrb	r2, [r7, #15]
 8001af8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001afa:	7bfa      	ldrb	r2, [r7, #15]
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	1a9b      	subs	r3, r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	440b      	add	r3, r1
 8001b08:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b10:	7bfa      	ldrb	r2, [r7, #15]
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	1a9b      	subs	r3, r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	440b      	add	r3, r1
 8001b1e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b26:	7bfa      	ldrb	r2, [r7, #15]
 8001b28:	6879      	ldr	r1, [r7, #4]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	1a9b      	subs	r3, r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	1a9b      	subs	r3, r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	440b      	add	r3, r1
 8001b4a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	3301      	adds	r3, #1
 8001b56:	73fb      	strb	r3, [r7, #15]
 8001b58:	7bfa      	ldrb	r2, [r7, #15]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d3b5      	bcc.n	8001ace <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	603b      	str	r3, [r7, #0]
 8001b68:	687e      	ldr	r6, [r7, #4]
 8001b6a:	466d      	mov	r5, sp
 8001b6c:	f106 0410 	add.w	r4, r6, #16
 8001b70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b78:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b7c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b80:	1d33      	adds	r3, r6, #4
 8001b82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b84:	6838      	ldr	r0, [r7, #0]
 8001b86:	f002 fc35 	bl	80043f4 <USB_DevInit>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d005      	beq.n	8001b9c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e00d      	b.n	8001bb8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f003 fc7d 	bl	80054b0 <USB_DevDisconnect>

  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001bc0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d101      	bne.n	8001bdc <HAL_PCD_Start+0x1c>
 8001bd8:	2302      	movs	r3, #2
 8001bda:	e020      	b.n	8001c1e <HAL_PCD_Start+0x5e>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d109      	bne.n	8001c00 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d005      	beq.n	8001c00 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bf8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f002 fba9 	bl	800435c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 fc2d 	bl	800546e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c26:	b590      	push	{r4, r7, lr}
 8001c28:	b08d      	sub	sp, #52	; 0x34
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c34:	6a3b      	ldr	r3, [r7, #32]
 8001c36:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f003 fceb 	bl	8005618 <USB_GetMode>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f040 839d 	bne.w	8002384 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f003 fc4f 	bl	80054f2 <USB_ReadInterrupts>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 8393 	beq.w	8002382 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f003 fc46 	bl	80054f2 <USB_ReadInterrupts>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d107      	bne.n	8001c80 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	695a      	ldr	r2, [r3, #20]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f002 0202 	and.w	r2, r2, #2
 8001c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f003 fc34 	bl	80054f2 <USB_ReadInterrupts>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	f003 0310 	and.w	r3, r3, #16
 8001c90:	2b10      	cmp	r3, #16
 8001c92:	d161      	bne.n	8001d58 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	699a      	ldr	r2, [r3, #24]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 0210 	bic.w	r2, r2, #16
 8001ca2:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8001ca4:	6a3b      	ldr	r3, [r7, #32]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	f003 020f 	and.w	r2, r3, #15
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	1a9b      	subs	r3, r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	0c5b      	lsrs	r3, r3, #17
 8001cc8:	f003 030f 	and.w	r3, r3, #15
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d124      	bne.n	8001d1a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d035      	beq.n	8001d48 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	091b      	lsrs	r3, r3, #4
 8001ce4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ce6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	461a      	mov	r2, r3
 8001cee:	6a38      	ldr	r0, [r7, #32]
 8001cf0:	f003 fa9a 	bl	8005228 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	68da      	ldr	r2, [r3, #12]
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	091b      	lsrs	r3, r3, #4
 8001cfc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d00:	441a      	add	r2, r3
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	699a      	ldr	r2, [r3, #24]
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	091b      	lsrs	r3, r3, #4
 8001d0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d12:	441a      	add	r2, r3
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	619a      	str	r2, [r3, #24]
 8001d18:	e016      	b.n	8001d48 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	0c5b      	lsrs	r3, r3, #17
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	2b06      	cmp	r3, #6
 8001d24:	d110      	bne.n	8001d48 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001d2c:	2208      	movs	r2, #8
 8001d2e:	4619      	mov	r1, r3
 8001d30:	6a38      	ldr	r0, [r7, #32]
 8001d32:	f003 fa79 	bl	8005228 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	699a      	ldr	r2, [r3, #24]
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d42:	441a      	add	r2, r3
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699a      	ldr	r2, [r3, #24]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0210 	orr.w	r2, r2, #16
 8001d56:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f003 fbc8 	bl	80054f2 <USB_ReadInterrupts>
 8001d62:	4603      	mov	r3, r0
 8001d64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d68:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001d6c:	d16e      	bne.n	8001e4c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f003 fbce 	bl	8005518 <USB_ReadDevAllOutEpInterrupt>
 8001d7c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001d7e:	e062      	b.n	8001e46 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d057      	beq.n	8001e3a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	4611      	mov	r1, r2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f003 fbf3 	bl	8005580 <USB_ReadDevOutEPInterrupt>
 8001d9a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d00c      	beq.n	8001dc0 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da8:	015a      	lsls	r2, r3, #5
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	4413      	add	r3, r2
 8001dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001db2:	461a      	mov	r2, r3
 8001db4:	2301      	movs	r3, #1
 8001db6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001db8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 fdb0 	bl	8002920 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	f003 0308 	and.w	r3, r3, #8
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00c      	beq.n	8001de4 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	015a      	lsls	r2, r3, #5
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	2308      	movs	r3, #8
 8001dda:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001ddc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 feaa 	bl	8002b38 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	f003 0310 	and.w	r3, r3, #16
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d008      	beq.n	8001e00 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df0:	015a      	lsls	r2, r3, #5
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	4413      	add	r3, r2
 8001df6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	2310      	movs	r3, #16
 8001dfe:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	f003 0320 	and.w	r3, r3, #32
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d008      	beq.n	8001e1c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0c:	015a      	lsls	r2, r3, #5
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	4413      	add	r3, r2
 8001e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e16:	461a      	mov	r2, r3
 8001e18:	2320      	movs	r3, #32
 8001e1a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d009      	beq.n	8001e3a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	015a      	lsls	r2, r3, #5
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e32:	461a      	mov	r2, r3
 8001e34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e38:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e42:	085b      	lsrs	r3, r3, #1
 8001e44:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d199      	bne.n	8001d80 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f003 fb4e 	bl	80054f2 <USB_ReadInterrupts>
 8001e56:	4603      	mov	r3, r0
 8001e58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e5c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001e60:	f040 80c0 	bne.w	8001fe4 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f003 fb6f 	bl	800554c <USB_ReadDevAllInEpInterrupt>
 8001e6e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001e74:	e0b2      	b.n	8001fdc <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 80a7 	beq.w	8001fd0 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e88:	b2d2      	uxtb	r2, r2
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f003 fb95 	bl	80055bc <USB_ReadDevInEPInterrupt>
 8001e92:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d057      	beq.n	8001f4e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	f003 030f 	and.w	r3, r3, #15
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001eb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	69f9      	ldr	r1, [r7, #28]
 8001eba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec4:	015a      	lsls	r2, r3, #5
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	4413      	add	r3, r2
 8001eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ece:	461a      	mov	r2, r3
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d132      	bne.n	8001f42 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	1a9b      	subs	r3, r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	440b      	add	r3, r1
 8001eea:	3348      	adds	r3, #72	; 0x48
 8001eec:	6819      	ldr	r1, [r3, #0]
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	1a9b      	subs	r3, r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	4403      	add	r3, r0
 8001efc:	3344      	adds	r3, #68	; 0x44
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4419      	add	r1, r3
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f06:	4613      	mov	r3, r2
 8001f08:	00db      	lsls	r3, r3, #3
 8001f0a:	1a9b      	subs	r3, r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4403      	add	r3, r0
 8001f10:	3348      	adds	r3, #72	; 0x48
 8001f12:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d113      	bne.n	8001f42 <HAL_PCD_IRQHandler+0x31c>
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f1e:	4613      	mov	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	440b      	add	r3, r1
 8001f28:	3350      	adds	r3, #80	; 0x50
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d108      	bne.n	8001f42 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	f003 fb9d 	bl	800567c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	4619      	mov	r1, r3
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f005 fa64 	bl	8007416 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	f003 0308 	and.w	r3, r3, #8
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d008      	beq.n	8001f6a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5a:	015a      	lsls	r2, r3, #5
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	4413      	add	r3, r2
 8001f60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f64:	461a      	mov	r2, r3
 8001f66:	2308      	movs	r3, #8
 8001f68:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	f003 0310 	and.w	r3, r3, #16
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d008      	beq.n	8001f86 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	015a      	lsls	r2, r3, #5
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f80:	461a      	mov	r2, r3
 8001f82:	2310      	movs	r3, #16
 8001f84:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d008      	beq.n	8001fa2 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	015a      	lsls	r2, r3, #5
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2340      	movs	r3, #64	; 0x40
 8001fa0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d008      	beq.n	8001fbe <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	015a      	lsls	r2, r3, #5
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001fb8:	461a      	mov	r2, r3
 8001fba:	2302      	movs	r3, #2
 8001fbc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001fc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 fc1b 	bl	8002806 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fd8:	085b      	lsrs	r3, r3, #1
 8001fda:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f47f af49 	bne.w	8001e76 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f003 fa82 	bl	80054f2 <USB_ReadInterrupts>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001ff4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001ff8:	d122      	bne.n	8002040 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	69fa      	ldr	r2, [r7, #28]
 8002004:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002008:	f023 0301 	bic.w	r3, r3, #1
 800200c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002014:	2b01      	cmp	r3, #1
 8002016:	d108      	bne.n	800202a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002020:	2100      	movs	r1, #0
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 fe26 	bl	8002c74 <HAL_PCDEx_LPM_Callback>
 8002028:	e002      	b.n	8002030 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f005 fa6a 	bl	8007504 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	695a      	ldr	r2, [r3, #20]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800203e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	f003 fa54 	bl	80054f2 <USB_ReadInterrupts>
 800204a:	4603      	mov	r3, r0
 800204c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002050:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002054:	d112      	bne.n	800207c <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d102      	bne.n	800206c <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f005 fa26 	bl	80074b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	695a      	ldr	r2, [r3, #20]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800207a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f003 fa36 	bl	80054f2 <USB_ReadInterrupts>
 8002086:	4603      	mov	r3, r0
 8002088:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800208c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002090:	f040 80c7 	bne.w	8002222 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	69fa      	ldr	r2, [r7, #28]
 800209e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020a2:	f023 0301 	bic.w	r3, r3, #1
 80020a6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2110      	movs	r1, #16
 80020ae:	4618      	mov	r0, r3
 80020b0:	f002 fb04 	bl	80046bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020b4:	2300      	movs	r3, #0
 80020b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020b8:	e056      	b.n	8002168 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80020ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020bc:	015a      	lsls	r2, r3, #5
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	4413      	add	r3, r2
 80020c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80020c6:	461a      	mov	r2, r3
 80020c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80020cc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80020ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020d0:	015a      	lsls	r2, r3, #5
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	4413      	add	r3, r2
 80020d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020de:	0151      	lsls	r1, r2, #5
 80020e0:	69fa      	ldr	r2, [r7, #28]
 80020e2:	440a      	add	r2, r1
 80020e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80020e8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80020ec:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80020ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f0:	015a      	lsls	r2, r3, #5
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	4413      	add	r3, r2
 80020f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020fe:	0151      	lsls	r1, r2, #5
 8002100:	69fa      	ldr	r2, [r7, #28]
 8002102:	440a      	add	r2, r1
 8002104:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002108:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800210c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800210e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002110:	015a      	lsls	r2, r3, #5
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	4413      	add	r3, r2
 8002116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800211a:	461a      	mov	r2, r3
 800211c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002120:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002124:	015a      	lsls	r2, r3, #5
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	4413      	add	r3, r2
 800212a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002132:	0151      	lsls	r1, r2, #5
 8002134:	69fa      	ldr	r2, [r7, #28]
 8002136:	440a      	add	r2, r1
 8002138:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800213c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002140:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002144:	015a      	lsls	r2, r3, #5
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	4413      	add	r3, r2
 800214a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002152:	0151      	lsls	r1, r2, #5
 8002154:	69fa      	ldr	r2, [r7, #28]
 8002156:	440a      	add	r2, r1
 8002158:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800215c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002160:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002164:	3301      	adds	r3, #1
 8002166:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800216e:	429a      	cmp	r2, r3
 8002170:	d3a3      	bcc.n	80020ba <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	69fa      	ldr	r2, [r7, #28]
 800217c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002180:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002184:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	2b00      	cmp	r3, #0
 800218c:	d016      	beq.n	80021bc <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002194:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002198:	69fa      	ldr	r2, [r7, #28]
 800219a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800219e:	f043 030b 	orr.w	r3, r3, #11
 80021a2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ae:	69fa      	ldr	r2, [r7, #28]
 80021b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021b4:	f043 030b 	orr.w	r3, r3, #11
 80021b8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ba:	e015      	b.n	80021e8 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021c2:	695b      	ldr	r3, [r3, #20]
 80021c4:	69fa      	ldr	r2, [r7, #28]
 80021c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021ce:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80021d2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	69fa      	ldr	r2, [r7, #28]
 80021de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021e2:	f043 030b 	orr.w	r3, r3, #11
 80021e6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	69fa      	ldr	r2, [r7, #28]
 80021f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021f6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80021fa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6818      	ldr	r0, [r3, #0]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800220c:	461a      	mov	r2, r3
 800220e:	f003 fa35 	bl	800567c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	695a      	ldr	r2, [r3, #20]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002220:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f003 f963 	bl	80054f2 <USB_ReadInterrupts>
 800222c:	4603      	mov	r3, r0
 800222e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002232:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002236:	d124      	bne.n	8002282 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4618      	mov	r0, r3
 800223e:	f003 f9f9 	bl	8005634 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f002 fa99 	bl	800477e <USB_GetDevSpeed>
 800224c:	4603      	mov	r3, r0
 800224e:	461a      	mov	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681c      	ldr	r4, [r3, #0]
 8002258:	f001 f946 	bl	80034e8 <HAL_RCC_GetHCLKFreq>
 800225c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002262:	b2db      	uxtb	r3, r3
 8002264:	461a      	mov	r2, r3
 8002266:	4620      	mov	r0, r4
 8002268:	f001 ffd6 	bl	8004218 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f005 f8fa 	bl	8007466 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002280:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f003 f933 	bl	80054f2 <USB_ReadInterrupts>
 800228c:	4603      	mov	r3, r0
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	2b08      	cmp	r3, #8
 8002294:	d10a      	bne.n	80022ac <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f005 f8d7 	bl	800744a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	695a      	ldr	r2, [r3, #20]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f002 0208 	and.w	r2, r2, #8
 80022aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f003 f91e 	bl	80054f2 <USB_ReadInterrupts>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022c0:	d10f      	bne.n	80022e2 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	4619      	mov	r1, r3
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f005 f939 	bl	8007544 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695a      	ldr	r2, [r3, #20]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80022e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f003 f903 	bl	80054f2 <USB_ReadInterrupts>
 80022ec:	4603      	mov	r3, r0
 80022ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80022f6:	d10f      	bne.n	8002318 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80022fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	4619      	mov	r1, r3
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f005 f90c 	bl	8007520 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	695a      	ldr	r2, [r3, #20]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002316:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f003 f8e8 	bl	80054f2 <USB_ReadInterrupts>
 8002322:	4603      	mov	r3, r0
 8002324:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800232c:	d10a      	bne.n	8002344 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f005 f91a 	bl	8007568 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	695a      	ldr	r2, [r3, #20]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002342:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f003 f8d2 	bl	80054f2 <USB_ReadInterrupts>
 800234e:	4603      	mov	r3, r0
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b04      	cmp	r3, #4
 8002356:	d115      	bne.n	8002384 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	d002      	beq.n	8002370 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f005 f90a 	bl	8007584 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	6859      	ldr	r1, [r3, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	430a      	orrs	r2, r1
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	e000      	b.n	8002384 <HAL_PCD_IRQHandler+0x75e>
      return;
 8002382:	bf00      	nop
    }
  }
}
 8002384:	3734      	adds	r7, #52	; 0x34
 8002386:	46bd      	mov	sp, r7
 8002388:	bd90      	pop	{r4, r7, pc}

0800238a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	460b      	mov	r3, r1
 8002394:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <HAL_PCD_SetAddress+0x1a>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e013      	b.n	80023cc <HAL_PCD_SetAddress+0x42>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	78fa      	ldrb	r2, [r7, #3]
 80023b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	78fa      	ldrb	r2, [r7, #3]
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f003 f830 	bl	8005422 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	4608      	mov	r0, r1
 80023de:	4611      	mov	r1, r2
 80023e0:	461a      	mov	r2, r3
 80023e2:	4603      	mov	r3, r0
 80023e4:	70fb      	strb	r3, [r7, #3]
 80023e6:	460b      	mov	r3, r1
 80023e8:	803b      	strh	r3, [r7, #0]
 80023ea:	4613      	mov	r3, r2
 80023ec:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80023f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	da0f      	bge.n	800241a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	f003 020f 	and.w	r2, r3, #15
 8002400:	4613      	mov	r3, r2
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	3338      	adds	r3, #56	; 0x38
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	4413      	add	r3, r2
 800240e:	3304      	adds	r3, #4
 8002410:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2201      	movs	r2, #1
 8002416:	705a      	strb	r2, [r3, #1]
 8002418:	e00f      	b.n	800243a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	f003 020f 	and.w	r2, r3, #15
 8002420:	4613      	mov	r3, r2
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	1a9b      	subs	r3, r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	4413      	add	r3, r2
 8002430:	3304      	adds	r3, #4
 8002432:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800243a:	78fb      	ldrb	r3, [r7, #3]
 800243c:	f003 030f 	and.w	r3, r3, #15
 8002440:	b2da      	uxtb	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002446:	883a      	ldrh	r2, [r7, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	78ba      	ldrb	r2, [r7, #2]
 8002450:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	785b      	ldrb	r3, [r3, #1]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d004      	beq.n	8002464 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	b29a      	uxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002464:	78bb      	ldrb	r3, [r7, #2]
 8002466:	2b02      	cmp	r3, #2
 8002468:	d102      	bne.n	8002470 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002476:	2b01      	cmp	r3, #1
 8002478:	d101      	bne.n	800247e <HAL_PCD_EP_Open+0xaa>
 800247a:	2302      	movs	r3, #2
 800247c:	e00e      	b.n	800249c <HAL_PCD_EP_Open+0xc8>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68f9      	ldr	r1, [r7, #12]
 800248c:	4618      	mov	r0, r3
 800248e:	f002 f99b 	bl	80047c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800249a:	7afb      	ldrb	r3, [r7, #11]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80024b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	da0f      	bge.n	80024d8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024b8:	78fb      	ldrb	r3, [r7, #3]
 80024ba:	f003 020f 	and.w	r2, r3, #15
 80024be:	4613      	mov	r3, r2
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	3338      	adds	r3, #56	; 0x38
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	4413      	add	r3, r2
 80024cc:	3304      	adds	r3, #4
 80024ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2201      	movs	r2, #1
 80024d4:	705a      	strb	r2, [r3, #1]
 80024d6:	e00f      	b.n	80024f8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024d8:	78fb      	ldrb	r3, [r7, #3]
 80024da:	f003 020f 	and.w	r2, r3, #15
 80024de:	4613      	mov	r3, r2
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	1a9b      	subs	r3, r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	4413      	add	r3, r2
 80024ee:	3304      	adds	r3, #4
 80024f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2200      	movs	r2, #0
 80024f6:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80024f8:	78fb      	ldrb	r3, [r7, #3]
 80024fa:	f003 030f 	and.w	r3, r3, #15
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800250a:	2b01      	cmp	r3, #1
 800250c:	d101      	bne.n	8002512 <HAL_PCD_EP_Close+0x6e>
 800250e:	2302      	movs	r3, #2
 8002510:	e00e      	b.n	8002530 <HAL_PCD_EP_Close+0x8c>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68f9      	ldr	r1, [r7, #12]
 8002520:	4618      	mov	r0, r3
 8002522:	f002 f9d9 	bl	80048d8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	607a      	str	r2, [r7, #4]
 8002542:	603b      	str	r3, [r7, #0]
 8002544:	460b      	mov	r3, r1
 8002546:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002548:	7afb      	ldrb	r3, [r7, #11]
 800254a:	f003 020f 	and.w	r2, r3, #15
 800254e:	4613      	mov	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	1a9b      	subs	r3, r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	4413      	add	r3, r2
 800255e:	3304      	adds	r3, #4
 8002560:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	2200      	movs	r2, #0
 8002572:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	2200      	movs	r2, #0
 8002578:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800257a:	7afb      	ldrb	r3, [r7, #11]
 800257c:	f003 030f 	and.w	r3, r3, #15
 8002580:	b2da      	uxtb	r2, r3
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d102      	bne.n	8002594 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002594:	7afb      	ldrb	r3, [r7, #11]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	2b00      	cmp	r3, #0
 800259c:	d109      	bne.n	80025b2 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6818      	ldr	r0, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	461a      	mov	r2, r3
 80025aa:	6979      	ldr	r1, [r7, #20]
 80025ac:	f002 fcb4 	bl	8004f18 <USB_EP0StartXfer>
 80025b0:	e008      	b.n	80025c4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6818      	ldr	r0, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	461a      	mov	r2, r3
 80025be:	6979      	ldr	r1, [r7, #20]
 80025c0:	f002 fa66 	bl	8004a90 <USB_EPStartXfer>
  }

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3718      	adds	r7, #24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	460b      	mov	r3, r1
 80025d8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80025da:	78fb      	ldrb	r3, [r7, #3]
 80025dc:	f003 020f 	and.w	r2, r3, #15
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80025f0:	681b      	ldr	r3, [r3, #0]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b086      	sub	sp, #24
 8002602:	af00      	add	r7, sp, #0
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	460b      	mov	r3, r1
 800260c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800260e:	7afb      	ldrb	r3, [r7, #11]
 8002610:	f003 020f 	and.w	r2, r3, #15
 8002614:	4613      	mov	r3, r2
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	3338      	adds	r3, #56	; 0x38
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	4413      	add	r3, r2
 8002622:	3304      	adds	r3, #4
 8002624:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2200      	movs	r2, #0
 8002636:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2201      	movs	r2, #1
 800263c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800263e:	7afb      	ldrb	r3, [r7, #11]
 8002640:	f003 030f 	and.w	r3, r3, #15
 8002644:	b2da      	uxtb	r2, r3
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d102      	bne.n	8002658 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002658:	7afb      	ldrb	r3, [r7, #11]
 800265a:	f003 030f 	and.w	r3, r3, #15
 800265e:	2b00      	cmp	r3, #0
 8002660:	d109      	bne.n	8002676 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6818      	ldr	r0, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	461a      	mov	r2, r3
 800266e:	6979      	ldr	r1, [r7, #20]
 8002670:	f002 fc52 	bl	8004f18 <USB_EP0StartXfer>
 8002674:	e008      	b.n	8002688 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6818      	ldr	r0, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	b2db      	uxtb	r3, r3
 8002680:	461a      	mov	r2, r3
 8002682:	6979      	ldr	r1, [r7, #20]
 8002684:	f002 fa04 	bl	8004a90 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3718      	adds	r7, #24
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b084      	sub	sp, #16
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	460b      	mov	r3, r1
 800269c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800269e:	78fb      	ldrb	r3, [r7, #3]
 80026a0:	f003 020f 	and.w	r2, r3, #15
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d901      	bls.n	80026b0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e050      	b.n	8002752 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80026b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	da0f      	bge.n	80026d8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026b8:	78fb      	ldrb	r3, [r7, #3]
 80026ba:	f003 020f 	and.w	r2, r3, #15
 80026be:	4613      	mov	r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	1a9b      	subs	r3, r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	3338      	adds	r3, #56	; 0x38
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	3304      	adds	r3, #4
 80026ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2201      	movs	r2, #1
 80026d4:	705a      	strb	r2, [r3, #1]
 80026d6:	e00d      	b.n	80026f4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026d8:	78fa      	ldrb	r2, [r7, #3]
 80026da:	4613      	mov	r3, r2
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	3304      	adds	r3, #4
 80026ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2201      	movs	r2, #1
 80026f8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026fa:	78fb      	ldrb	r3, [r7, #3]
 80026fc:	f003 030f 	and.w	r3, r3, #15
 8002700:	b2da      	uxtb	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800270c:	2b01      	cmp	r3, #1
 800270e:	d101      	bne.n	8002714 <HAL_PCD_EP_SetStall+0x82>
 8002710:	2302      	movs	r3, #2
 8002712:	e01e      	b.n	8002752 <HAL_PCD_EP_SetStall+0xc0>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68f9      	ldr	r1, [r7, #12]
 8002722:	4618      	mov	r0, r3
 8002724:	f002 fda9 	bl	800527a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002728:	78fb      	ldrb	r3, [r7, #3]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10a      	bne.n	8002748 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	b2d9      	uxtb	r1, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002742:	461a      	mov	r2, r3
 8002744:	f002 ff9a 	bl	800567c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b084      	sub	sp, #16
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	460b      	mov	r3, r1
 8002764:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002766:	78fb      	ldrb	r3, [r7, #3]
 8002768:	f003 020f 	and.w	r2, r3, #15
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	429a      	cmp	r2, r3
 8002772:	d901      	bls.n	8002778 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e042      	b.n	80027fe <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002778:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800277c:	2b00      	cmp	r3, #0
 800277e:	da0f      	bge.n	80027a0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002780:	78fb      	ldrb	r3, [r7, #3]
 8002782:	f003 020f 	and.w	r2, r3, #15
 8002786:	4613      	mov	r3, r2
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	1a9b      	subs	r3, r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	3338      	adds	r3, #56	; 0x38
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	4413      	add	r3, r2
 8002794:	3304      	adds	r3, #4
 8002796:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2201      	movs	r2, #1
 800279c:	705a      	strb	r2, [r3, #1]
 800279e:	e00f      	b.n	80027c0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027a0:	78fb      	ldrb	r3, [r7, #3]
 80027a2:	f003 020f 	and.w	r2, r3, #15
 80027a6:	4613      	mov	r3, r2
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	1a9b      	subs	r3, r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	4413      	add	r3, r2
 80027b6:	3304      	adds	r3, #4
 80027b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027c6:	78fb      	ldrb	r3, [r7, #3]
 80027c8:	f003 030f 	and.w	r3, r3, #15
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d101      	bne.n	80027e0 <HAL_PCD_EP_ClrStall+0x86>
 80027dc:	2302      	movs	r3, #2
 80027de:	e00e      	b.n	80027fe <HAL_PCD_EP_ClrStall+0xa4>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68f9      	ldr	r1, [r7, #12]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f002 fdb1 	bl	8005356 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b08a      	sub	sp, #40	; 0x28
 800280a:	af02      	add	r7, sp, #8
 800280c:	6078      	str	r0, [r7, #4]
 800280e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	4613      	mov	r3, r2
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	1a9b      	subs	r3, r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	3338      	adds	r3, #56	; 0x38
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	4413      	add	r3, r2
 800282a:	3304      	adds	r3, #4
 800282c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	699a      	ldr	r2, [r3, #24]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	429a      	cmp	r2, r3
 8002838:	d901      	bls.n	800283e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e06c      	b.n	8002918 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	69fa      	ldr	r2, [r7, #28]
 8002850:	429a      	cmp	r2, r3
 8002852:	d902      	bls.n	800285a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	3303      	adds	r3, #3
 800285e:	089b      	lsrs	r3, r3, #2
 8002860:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002862:	e02b      	b.n	80028bc <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	69fa      	ldr	r2, [r7, #28]
 8002876:	429a      	cmp	r2, r3
 8002878:	d902      	bls.n	8002880 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	3303      	adds	r3, #3
 8002884:	089b      	lsrs	r3, r3, #2
 8002886:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	68d9      	ldr	r1, [r3, #12]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	b2da      	uxtb	r2, r3
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002898:	b2db      	uxtb	r3, r3
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	4603      	mov	r3, r0
 800289e:	6978      	ldr	r0, [r7, #20]
 80028a0:	f002 fc8d 	bl	80051be <USB_WritePacket>

    ep->xfer_buff  += len;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	441a      	add	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	699a      	ldr	r2, [r3, #24]
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	441a      	add	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	015a      	lsls	r2, r3, #5
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4413      	add	r3, r2
 80028c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d809      	bhi.n	80028e6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028da:	429a      	cmp	r2, r3
 80028dc:	d203      	bcs.n	80028e6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1be      	bne.n	8002864 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	695a      	ldr	r2, [r3, #20]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	699b      	ldr	r3, [r3, #24]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d811      	bhi.n	8002916 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	f003 030f 	and.w	r3, r3, #15
 80028f8:	2201      	movs	r2, #1
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002906:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	43db      	mvns	r3, r3
 800290c:	6939      	ldr	r1, [r7, #16]
 800290e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002912:	4013      	ands	r3, r2
 8002914:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3720      	adds	r7, #32
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	333c      	adds	r3, #60	; 0x3c
 8002938:	3304      	adds	r3, #4
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	015a      	lsls	r2, r3, #5
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4413      	add	r3, r2
 8002946:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	2b01      	cmp	r3, #1
 8002954:	f040 80a0 	bne.w	8002a98 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f003 0308 	and.w	r3, r3, #8
 800295e:	2b00      	cmp	r3, #0
 8002960:	d015      	beq.n	800298e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4a72      	ldr	r2, [pc, #456]	; (8002b30 <PCD_EP_OutXfrComplete_int+0x210>)
 8002966:	4293      	cmp	r3, r2
 8002968:	f240 80dd 	bls.w	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 80d7 	beq.w	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	015a      	lsls	r2, r3, #5
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4413      	add	r3, r2
 8002980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002984:	461a      	mov	r2, r3
 8002986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800298a:	6093      	str	r3, [r2, #8]
 800298c:	e0cb      	b.n	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	f003 0320 	and.w	r3, r3, #32
 8002994:	2b00      	cmp	r3, #0
 8002996:	d009      	beq.n	80029ac <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	015a      	lsls	r2, r3, #5
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4413      	add	r3, r2
 80029a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029a4:	461a      	mov	r2, r3
 80029a6:	2320      	movs	r3, #32
 80029a8:	6093      	str	r3, [r2, #8]
 80029aa:	e0bc      	b.n	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f040 80b7 	bne.w	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4a5d      	ldr	r2, [pc, #372]	; (8002b30 <PCD_EP_OutXfrComplete_int+0x210>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d90f      	bls.n	80029e0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00a      	beq.n	80029e0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	015a      	lsls	r2, r3, #5
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	4413      	add	r3, r2
 80029d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029d6:	461a      	mov	r2, r3
 80029d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029dc:	6093      	str	r3, [r2, #8]
 80029de:	e0a2      	b.n	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80029e0:	6879      	ldr	r1, [r7, #4]
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	4613      	mov	r3, r2
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	1a9b      	subs	r3, r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80029f2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	0159      	lsls	r1, r3, #5
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	440b      	add	r3, r1
 80029fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8002a06:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	683a      	ldr	r2, [r7, #0]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	1a9b      	subs	r3, r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4403      	add	r3, r0
 8002a16:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002a1a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	4613      	mov	r3, r2
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	1a9b      	subs	r3, r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	440b      	add	r3, r1
 8002a2a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002a2e:	6819      	ldr	r1, [r3, #0]
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	1a9b      	subs	r3, r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4403      	add	r3, r0
 8002a3e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4419      	add	r1, r3
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	00db      	lsls	r3, r3, #3
 8002a4e:	1a9b      	subs	r3, r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4403      	add	r3, r0
 8002a54:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002a58:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d114      	bne.n	8002a8a <PCD_EP_OutXfrComplete_int+0x16a>
 8002a60:	6879      	ldr	r1, [r7, #4]
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	4613      	mov	r3, r2
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	1a9b      	subs	r3, r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d108      	bne.n	8002a8a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6818      	ldr	r0, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002a82:	461a      	mov	r2, r3
 8002a84:	2101      	movs	r1, #1
 8002a86:	f002 fdf9 	bl	800567c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	4619      	mov	r1, r3
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f004 fca5 	bl	80073e0 <HAL_PCD_DataOutStageCallback>
 8002a96:	e046      	b.n	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	4a26      	ldr	r2, [pc, #152]	; (8002b34 <PCD_EP_OutXfrComplete_int+0x214>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d124      	bne.n	8002aea <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00a      	beq.n	8002ac0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	015a      	lsls	r2, r3, #5
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002abc:	6093      	str	r3, [r2, #8]
 8002abe:	e032      	b.n	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	f003 0320 	and.w	r3, r3, #32
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d008      	beq.n	8002adc <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	015a      	lsls	r2, r3, #5
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	2320      	movs	r3, #32
 8002ada:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f004 fc7c 	bl	80073e0 <HAL_PCD_DataOutStageCallback>
 8002ae8:	e01d      	b.n	8002b26 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d114      	bne.n	8002b1a <PCD_EP_OutXfrComplete_int+0x1fa>
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	4613      	mov	r3, r2
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	1a9b      	subs	r3, r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	440b      	add	r3, r1
 8002afe:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d108      	bne.n	8002b1a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6818      	ldr	r0, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002b12:	461a      	mov	r2, r3
 8002b14:	2100      	movs	r1, #0
 8002b16:	f002 fdb1 	bl	800567c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	4619      	mov	r1, r3
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f004 fc5d 	bl	80073e0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	4f54300a 	.word	0x4f54300a
 8002b34:	4f54310a 	.word	0x4f54310a

08002b38 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	333c      	adds	r3, #60	; 0x3c
 8002b50:	3304      	adds	r3, #4
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	015a      	lsls	r2, r3, #5
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4a15      	ldr	r2, [pc, #84]	; (8002bc0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d90e      	bls.n	8002b8c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d009      	beq.n	8002b8c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	015a      	lsls	r2, r3, #5
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	4413      	add	r3, r2
 8002b80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b84:	461a      	mov	r2, r3
 8002b86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b8a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f004 fc15 	bl	80073bc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	4a0a      	ldr	r2, [pc, #40]	; (8002bc0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d90c      	bls.n	8002bb4 <PCD_EP_OutSetupPacket_int+0x7c>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d108      	bne.n	8002bb4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6818      	ldr	r0, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002bac:	461a      	mov	r2, r3
 8002bae:	2101      	movs	r1, #1
 8002bb0:	f002 fd64 	bl	800567c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	4f54300a 	.word	0x4f54300a

08002bc4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	460b      	mov	r3, r1
 8002bce:	70fb      	strb	r3, [r7, #3]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bda:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002bdc:	78fb      	ldrb	r3, [r7, #3]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d107      	bne.n	8002bf2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002be2:	883b      	ldrh	r3, [r7, #0]
 8002be4:	0419      	lsls	r1, r3, #16
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	629a      	str	r2, [r3, #40]	; 0x28
 8002bf0:	e028      	b.n	8002c44 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf8:	0c1b      	lsrs	r3, r3, #16
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002c00:	2300      	movs	r3, #0
 8002c02:	73fb      	strb	r3, [r7, #15]
 8002c04:	e00d      	b.n	8002c22 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	7bfb      	ldrb	r3, [r7, #15]
 8002c0c:	3340      	adds	r3, #64	; 0x40
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	0c1b      	lsrs	r3, r3, #16
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	4413      	add	r3, r2
 8002c1a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	73fb      	strb	r3, [r7, #15]
 8002c22:	7bfa      	ldrb	r2, [r7, #15]
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d3ec      	bcc.n	8002c06 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002c2c:	883b      	ldrh	r3, [r7, #0]
 8002c2e:	0418      	lsls	r0, r3, #16
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6819      	ldr	r1, [r3, #0]
 8002c34:	78fb      	ldrb	r3, [r7, #3]
 8002c36:	3b01      	subs	r3, #1
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	4302      	orrs	r2, r0
 8002c3c:	3340      	adds	r3, #64	; 0x40
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e25b      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d075      	beq.n	8002d96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002caa:	4ba3      	ldr	r3, [pc, #652]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 030c 	and.w	r3, r3, #12
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d00c      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cb6:	4ba0      	ldr	r3, [pc, #640]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cbe:	2b08      	cmp	r3, #8
 8002cc0:	d112      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cc2:	4b9d      	ldr	r3, [pc, #628]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cce:	d10b      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd0:	4b99      	ldr	r3, [pc, #612]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d05b      	beq.n	8002d94 <HAL_RCC_OscConfig+0x108>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d157      	bne.n	8002d94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e236      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cf0:	d106      	bne.n	8002d00 <HAL_RCC_OscConfig+0x74>
 8002cf2:	4b91      	ldr	r3, [pc, #580]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a90      	ldr	r2, [pc, #576]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	e01d      	b.n	8002d3c <HAL_RCC_OscConfig+0xb0>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d08:	d10c      	bne.n	8002d24 <HAL_RCC_OscConfig+0x98>
 8002d0a:	4b8b      	ldr	r3, [pc, #556]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a8a      	ldr	r2, [pc, #552]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d14:	6013      	str	r3, [r2, #0]
 8002d16:	4b88      	ldr	r3, [pc, #544]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a87      	ldr	r2, [pc, #540]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d20:	6013      	str	r3, [r2, #0]
 8002d22:	e00b      	b.n	8002d3c <HAL_RCC_OscConfig+0xb0>
 8002d24:	4b84      	ldr	r3, [pc, #528]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a83      	ldr	r2, [pc, #524]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	4b81      	ldr	r3, [pc, #516]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a80      	ldr	r2, [pc, #512]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d013      	beq.n	8002d6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d44:	f7fe fabe 	bl	80012c4 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d4c:	f7fe faba 	bl	80012c4 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b64      	cmp	r3, #100	; 0x64
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e1fb      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5e:	4b76      	ldr	r3, [pc, #472]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0f0      	beq.n	8002d4c <HAL_RCC_OscConfig+0xc0>
 8002d6a:	e014      	b.n	8002d96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d6c:	f7fe faaa 	bl	80012c4 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d74:	f7fe faa6 	bl	80012c4 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	; 0x64
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e1e7      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d86:	4b6c      	ldr	r3, [pc, #432]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f0      	bne.n	8002d74 <HAL_RCC_OscConfig+0xe8>
 8002d92:	e000      	b.n	8002d96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d063      	beq.n	8002e6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002da2:	4b65      	ldr	r3, [pc, #404]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 030c 	and.w	r3, r3, #12
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00b      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dae:	4b62      	ldr	r3, [pc, #392]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002db6:	2b08      	cmp	r3, #8
 8002db8:	d11c      	bne.n	8002df4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dba:	4b5f      	ldr	r3, [pc, #380]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d116      	bne.n	8002df4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dc6:	4b5c      	ldr	r3, [pc, #368]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d005      	beq.n	8002dde <HAL_RCC_OscConfig+0x152>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d001      	beq.n	8002dde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e1bb      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dde:	4b56      	ldr	r3, [pc, #344]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	4952      	ldr	r1, [pc, #328]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002df2:	e03a      	b.n	8002e6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d020      	beq.n	8002e3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dfc:	4b4f      	ldr	r3, [pc, #316]	; (8002f3c <HAL_RCC_OscConfig+0x2b0>)
 8002dfe:	2201      	movs	r2, #1
 8002e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e02:	f7fe fa5f 	bl	80012c4 <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e0a:	f7fe fa5b 	bl	80012c4 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e19c      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1c:	4b46      	ldr	r3, [pc, #280]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d0f0      	beq.n	8002e0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e28:	4b43      	ldr	r3, [pc, #268]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	4940      	ldr	r1, [pc, #256]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	600b      	str	r3, [r1, #0]
 8002e3c:	e015      	b.n	8002e6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e3e:	4b3f      	ldr	r3, [pc, #252]	; (8002f3c <HAL_RCC_OscConfig+0x2b0>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7fe fa3e 	bl	80012c4 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e4c:	f7fe fa3a 	bl	80012c4 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e17b      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5e:	4b36      	ldr	r3, [pc, #216]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d030      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d016      	beq.n	8002eac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e7e:	4b30      	ldr	r3, [pc, #192]	; (8002f40 <HAL_RCC_OscConfig+0x2b4>)
 8002e80:	2201      	movs	r2, #1
 8002e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e84:	f7fe fa1e 	bl	80012c4 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e8c:	f7fe fa1a 	bl	80012c4 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e15b      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9e:	4b26      	ldr	r3, [pc, #152]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002ea0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0f0      	beq.n	8002e8c <HAL_RCC_OscConfig+0x200>
 8002eaa:	e015      	b.n	8002ed8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eac:	4b24      	ldr	r3, [pc, #144]	; (8002f40 <HAL_RCC_OscConfig+0x2b4>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eb2:	f7fe fa07 	bl	80012c4 <HAL_GetTick>
 8002eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eba:	f7fe fa03 	bl	80012c4 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e144      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ecc:	4b1a      	ldr	r3, [pc, #104]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002ece:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1f0      	bne.n	8002eba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 80a0 	beq.w	8003026 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eea:	4b13      	ldr	r3, [pc, #76]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10f      	bne.n	8002f16 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	4b0f      	ldr	r3, [pc, #60]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	4a0e      	ldr	r2, [pc, #56]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f04:	6413      	str	r3, [r2, #64]	; 0x40
 8002f06:	4b0c      	ldr	r3, [pc, #48]	; (8002f38 <HAL_RCC_OscConfig+0x2ac>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f12:	2301      	movs	r3, #1
 8002f14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f16:	4b0b      	ldr	r3, [pc, #44]	; (8002f44 <HAL_RCC_OscConfig+0x2b8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d121      	bne.n	8002f66 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f22:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <HAL_RCC_OscConfig+0x2b8>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a07      	ldr	r2, [pc, #28]	; (8002f44 <HAL_RCC_OscConfig+0x2b8>)
 8002f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f2e:	f7fe f9c9 	bl	80012c4 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f34:	e011      	b.n	8002f5a <HAL_RCC_OscConfig+0x2ce>
 8002f36:	bf00      	nop
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	42470000 	.word	0x42470000
 8002f40:	42470e80 	.word	0x42470e80
 8002f44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f48:	f7fe f9bc 	bl	80012c4 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e0fd      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5a:	4b81      	ldr	r3, [pc, #516]	; (8003160 <HAL_RCC_OscConfig+0x4d4>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d0f0      	beq.n	8002f48 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d106      	bne.n	8002f7c <HAL_RCC_OscConfig+0x2f0>
 8002f6e:	4b7d      	ldr	r3, [pc, #500]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f72:	4a7c      	ldr	r2, [pc, #496]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	6713      	str	r3, [r2, #112]	; 0x70
 8002f7a:	e01c      	b.n	8002fb6 <HAL_RCC_OscConfig+0x32a>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2b05      	cmp	r3, #5
 8002f82:	d10c      	bne.n	8002f9e <HAL_RCC_OscConfig+0x312>
 8002f84:	4b77      	ldr	r3, [pc, #476]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f88:	4a76      	ldr	r2, [pc, #472]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002f8a:	f043 0304 	orr.w	r3, r3, #4
 8002f8e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f90:	4b74      	ldr	r3, [pc, #464]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f94:	4a73      	ldr	r2, [pc, #460]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002f96:	f043 0301 	orr.w	r3, r3, #1
 8002f9a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f9c:	e00b      	b.n	8002fb6 <HAL_RCC_OscConfig+0x32a>
 8002f9e:	4b71      	ldr	r3, [pc, #452]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa2:	4a70      	ldr	r2, [pc, #448]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002fa4:	f023 0301 	bic.w	r3, r3, #1
 8002fa8:	6713      	str	r3, [r2, #112]	; 0x70
 8002faa:	4b6e      	ldr	r3, [pc, #440]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fae:	4a6d      	ldr	r2, [pc, #436]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002fb0:	f023 0304 	bic.w	r3, r3, #4
 8002fb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d015      	beq.n	8002fea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fbe:	f7fe f981 	bl	80012c4 <HAL_GetTick>
 8002fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc4:	e00a      	b.n	8002fdc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fc6:	f7fe f97d 	bl	80012c4 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e0bc      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fdc:	4b61      	ldr	r3, [pc, #388]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8002fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0ee      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x33a>
 8002fe8:	e014      	b.n	8003014 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fea:	f7fe f96b 	bl	80012c4 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ff0:	e00a      	b.n	8003008 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff2:	f7fe f967 	bl	80012c4 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003000:	4293      	cmp	r3, r2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e0a6      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003008:	4b56      	ldr	r3, [pc, #344]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 800300a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300c:	f003 0302 	and.w	r3, r3, #2
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1ee      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003014:	7dfb      	ldrb	r3, [r7, #23]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d105      	bne.n	8003026 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800301a:	4b52      	ldr	r3, [pc, #328]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	4a51      	ldr	r2, [pc, #324]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8003020:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003024:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 8092 	beq.w	8003154 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003030:	4b4c      	ldr	r3, [pc, #304]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 030c 	and.w	r3, r3, #12
 8003038:	2b08      	cmp	r3, #8
 800303a:	d05c      	beq.n	80030f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	2b02      	cmp	r3, #2
 8003042:	d141      	bne.n	80030c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003044:	4b48      	ldr	r3, [pc, #288]	; (8003168 <HAL_RCC_OscConfig+0x4dc>)
 8003046:	2200      	movs	r2, #0
 8003048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304a:	f7fe f93b 	bl	80012c4 <HAL_GetTick>
 800304e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003050:	e008      	b.n	8003064 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003052:	f7fe f937 	bl	80012c4 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e078      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003064:	4b3f      	ldr	r3, [pc, #252]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1f0      	bne.n	8003052 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69da      	ldr	r2, [r3, #28]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	431a      	orrs	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307e:	019b      	lsls	r3, r3, #6
 8003080:	431a      	orrs	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003086:	085b      	lsrs	r3, r3, #1
 8003088:	3b01      	subs	r3, #1
 800308a:	041b      	lsls	r3, r3, #16
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003092:	061b      	lsls	r3, r3, #24
 8003094:	4933      	ldr	r1, [pc, #204]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8003096:	4313      	orrs	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800309a:	4b33      	ldr	r3, [pc, #204]	; (8003168 <HAL_RCC_OscConfig+0x4dc>)
 800309c:	2201      	movs	r2, #1
 800309e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a0:	f7fe f910 	bl	80012c4 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a8:	f7fe f90c 	bl	80012c4 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e04d      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ba:	4b2a      	ldr	r3, [pc, #168]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x41c>
 80030c6:	e045      	b.n	8003154 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c8:	4b27      	ldr	r3, [pc, #156]	; (8003168 <HAL_RCC_OscConfig+0x4dc>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ce:	f7fe f8f9 	bl	80012c4 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d6:	f7fe f8f5 	bl	80012c4 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e036      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030e8:	4b1e      	ldr	r3, [pc, #120]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1f0      	bne.n	80030d6 <HAL_RCC_OscConfig+0x44a>
 80030f4:	e02e      	b.n	8003154 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d101      	bne.n	8003102 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e029      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003102:	4b18      	ldr	r3, [pc, #96]	; (8003164 <HAL_RCC_OscConfig+0x4d8>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	429a      	cmp	r2, r3
 8003114:	d11c      	bne.n	8003150 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003120:	429a      	cmp	r2, r3
 8003122:	d115      	bne.n	8003150 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800312a:	4013      	ands	r3, r2
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003130:	4293      	cmp	r3, r2
 8003132:	d10d      	bne.n	8003150 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800313e:	429a      	cmp	r2, r3
 8003140:	d106      	bne.n	8003150 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800314c:	429a      	cmp	r2, r3
 800314e:	d001      	beq.n	8003154 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40007000 	.word	0x40007000
 8003164:	40023800 	.word	0x40023800
 8003168:	42470060 	.word	0x42470060

0800316c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e0cc      	b.n	800331a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003180:	4b68      	ldr	r3, [pc, #416]	; (8003324 <HAL_RCC_ClockConfig+0x1b8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 030f 	and.w	r3, r3, #15
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	429a      	cmp	r2, r3
 800318c:	d90c      	bls.n	80031a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318e:	4b65      	ldr	r3, [pc, #404]	; (8003324 <HAL_RCC_ClockConfig+0x1b8>)
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003196:	4b63      	ldr	r3, [pc, #396]	; (8003324 <HAL_RCC_ClockConfig+0x1b8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e0b8      	b.n	800331a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d020      	beq.n	80031f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0304 	and.w	r3, r3, #4
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d005      	beq.n	80031cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031c0:	4b59      	ldr	r3, [pc, #356]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	4a58      	ldr	r2, [pc, #352]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80031c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0308 	and.w	r3, r3, #8
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d005      	beq.n	80031e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031d8:	4b53      	ldr	r3, [pc, #332]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	4a52      	ldr	r2, [pc, #328]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80031de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e4:	4b50      	ldr	r3, [pc, #320]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	494d      	ldr	r1, [pc, #308]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d044      	beq.n	800328c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d107      	bne.n	800321a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320a:	4b47      	ldr	r3, [pc, #284]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d119      	bne.n	800324a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e07f      	b.n	800331a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2b02      	cmp	r3, #2
 8003220:	d003      	beq.n	800322a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003226:	2b03      	cmp	r3, #3
 8003228:	d107      	bne.n	800323a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322a:	4b3f      	ldr	r3, [pc, #252]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d109      	bne.n	800324a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e06f      	b.n	800331a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800323a:	4b3b      	ldr	r3, [pc, #236]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e067      	b.n	800331a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800324a:	4b37      	ldr	r3, [pc, #220]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f023 0203 	bic.w	r2, r3, #3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	4934      	ldr	r1, [pc, #208]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 8003258:	4313      	orrs	r3, r2
 800325a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800325c:	f7fe f832 	bl	80012c4 <HAL_GetTick>
 8003260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003262:	e00a      	b.n	800327a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003264:	f7fe f82e 	bl	80012c4 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e04f      	b.n	800331a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327a:	4b2b      	ldr	r3, [pc, #172]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f003 020c 	and.w	r2, r3, #12
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	429a      	cmp	r2, r3
 800328a:	d1eb      	bne.n	8003264 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800328c:	4b25      	ldr	r3, [pc, #148]	; (8003324 <HAL_RCC_ClockConfig+0x1b8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 030f 	and.w	r3, r3, #15
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d20c      	bcs.n	80032b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329a:	4b22      	ldr	r3, [pc, #136]	; (8003324 <HAL_RCC_ClockConfig+0x1b8>)
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a2:	4b20      	ldr	r3, [pc, #128]	; (8003324 <HAL_RCC_ClockConfig+0x1b8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 030f 	and.w	r3, r3, #15
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d001      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e032      	b.n	800331a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d008      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032c0:	4b19      	ldr	r3, [pc, #100]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	4916      	ldr	r1, [pc, #88]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d009      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032de:	4b12      	ldr	r3, [pc, #72]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	490e      	ldr	r1, [pc, #56]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032f2:	f000 f821 	bl	8003338 <HAL_RCC_GetSysClockFreq>
 80032f6:	4601      	mov	r1, r0
 80032f8:	4b0b      	ldr	r3, [pc, #44]	; (8003328 <HAL_RCC_ClockConfig+0x1bc>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	091b      	lsrs	r3, r3, #4
 80032fe:	f003 030f 	and.w	r3, r3, #15
 8003302:	4a0a      	ldr	r2, [pc, #40]	; (800332c <HAL_RCC_ClockConfig+0x1c0>)
 8003304:	5cd3      	ldrb	r3, [r2, r3]
 8003306:	fa21 f303 	lsr.w	r3, r1, r3
 800330a:	4a09      	ldr	r2, [pc, #36]	; (8003330 <HAL_RCC_ClockConfig+0x1c4>)
 800330c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800330e:	4b09      	ldr	r3, [pc, #36]	; (8003334 <HAL_RCC_ClockConfig+0x1c8>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f7fd ff92 	bl	800123c <HAL_InitTick>

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40023c00 	.word	0x40023c00
 8003328:	40023800 	.word	0x40023800
 800332c:	0800821c 	.word	0x0800821c
 8003330:	20000004 	.word	0x20000004
 8003334:	20000008 	.word	0x20000008

08003338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	607b      	str	r3, [r7, #4]
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	2300      	movs	r3, #0
 8003348:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800334a:	2300      	movs	r3, #0
 800334c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800334e:	4b63      	ldr	r3, [pc, #396]	; (80034dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 030c 	and.w	r3, r3, #12
 8003356:	2b04      	cmp	r3, #4
 8003358:	d007      	beq.n	800336a <HAL_RCC_GetSysClockFreq+0x32>
 800335a:	2b08      	cmp	r3, #8
 800335c:	d008      	beq.n	8003370 <HAL_RCC_GetSysClockFreq+0x38>
 800335e:	2b00      	cmp	r3, #0
 8003360:	f040 80b4 	bne.w	80034cc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003364:	4b5e      	ldr	r3, [pc, #376]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003366:	60bb      	str	r3, [r7, #8]
       break;
 8003368:	e0b3      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800336a:	4b5e      	ldr	r3, [pc, #376]	; (80034e4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800336c:	60bb      	str	r3, [r7, #8]
      break;
 800336e:	e0b0      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003370:	4b5a      	ldr	r3, [pc, #360]	; (80034dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003378:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800337a:	4b58      	ldr	r3, [pc, #352]	; (80034dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d04a      	beq.n	800341c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003386:	4b55      	ldr	r3, [pc, #340]	; (80034dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	099b      	lsrs	r3, r3, #6
 800338c:	f04f 0400 	mov.w	r4, #0
 8003390:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	ea03 0501 	and.w	r5, r3, r1
 800339c:	ea04 0602 	and.w	r6, r4, r2
 80033a0:	4629      	mov	r1, r5
 80033a2:	4632      	mov	r2, r6
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	f04f 0400 	mov.w	r4, #0
 80033ac:	0154      	lsls	r4, r2, #5
 80033ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033b2:	014b      	lsls	r3, r1, #5
 80033b4:	4619      	mov	r1, r3
 80033b6:	4622      	mov	r2, r4
 80033b8:	1b49      	subs	r1, r1, r5
 80033ba:	eb62 0206 	sbc.w	r2, r2, r6
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	f04f 0400 	mov.w	r4, #0
 80033c6:	0194      	lsls	r4, r2, #6
 80033c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80033cc:	018b      	lsls	r3, r1, #6
 80033ce:	1a5b      	subs	r3, r3, r1
 80033d0:	eb64 0402 	sbc.w	r4, r4, r2
 80033d4:	f04f 0100 	mov.w	r1, #0
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	00e2      	lsls	r2, r4, #3
 80033de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80033e2:	00d9      	lsls	r1, r3, #3
 80033e4:	460b      	mov	r3, r1
 80033e6:	4614      	mov	r4, r2
 80033e8:	195b      	adds	r3, r3, r5
 80033ea:	eb44 0406 	adc.w	r4, r4, r6
 80033ee:	f04f 0100 	mov.w	r1, #0
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	0262      	lsls	r2, r4, #9
 80033f8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80033fc:	0259      	lsls	r1, r3, #9
 80033fe:	460b      	mov	r3, r1
 8003400:	4614      	mov	r4, r2
 8003402:	4618      	mov	r0, r3
 8003404:	4621      	mov	r1, r4
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f04f 0400 	mov.w	r4, #0
 800340c:	461a      	mov	r2, r3
 800340e:	4623      	mov	r3, r4
 8003410:	f7fd f90a 	bl	8000628 <__aeabi_uldivmod>
 8003414:	4603      	mov	r3, r0
 8003416:	460c      	mov	r4, r1
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	e049      	b.n	80034b0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800341c:	4b2f      	ldr	r3, [pc, #188]	; (80034dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	099b      	lsrs	r3, r3, #6
 8003422:	f04f 0400 	mov.w	r4, #0
 8003426:	f240 11ff 	movw	r1, #511	; 0x1ff
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	ea03 0501 	and.w	r5, r3, r1
 8003432:	ea04 0602 	and.w	r6, r4, r2
 8003436:	4629      	mov	r1, r5
 8003438:	4632      	mov	r2, r6
 800343a:	f04f 0300 	mov.w	r3, #0
 800343e:	f04f 0400 	mov.w	r4, #0
 8003442:	0154      	lsls	r4, r2, #5
 8003444:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003448:	014b      	lsls	r3, r1, #5
 800344a:	4619      	mov	r1, r3
 800344c:	4622      	mov	r2, r4
 800344e:	1b49      	subs	r1, r1, r5
 8003450:	eb62 0206 	sbc.w	r2, r2, r6
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	f04f 0400 	mov.w	r4, #0
 800345c:	0194      	lsls	r4, r2, #6
 800345e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003462:	018b      	lsls	r3, r1, #6
 8003464:	1a5b      	subs	r3, r3, r1
 8003466:	eb64 0402 	sbc.w	r4, r4, r2
 800346a:	f04f 0100 	mov.w	r1, #0
 800346e:	f04f 0200 	mov.w	r2, #0
 8003472:	00e2      	lsls	r2, r4, #3
 8003474:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003478:	00d9      	lsls	r1, r3, #3
 800347a:	460b      	mov	r3, r1
 800347c:	4614      	mov	r4, r2
 800347e:	195b      	adds	r3, r3, r5
 8003480:	eb44 0406 	adc.w	r4, r4, r6
 8003484:	f04f 0100 	mov.w	r1, #0
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	02a2      	lsls	r2, r4, #10
 800348e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003492:	0299      	lsls	r1, r3, #10
 8003494:	460b      	mov	r3, r1
 8003496:	4614      	mov	r4, r2
 8003498:	4618      	mov	r0, r3
 800349a:	4621      	mov	r1, r4
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f04f 0400 	mov.w	r4, #0
 80034a2:	461a      	mov	r2, r3
 80034a4:	4623      	mov	r3, r4
 80034a6:	f7fd f8bf 	bl	8000628 <__aeabi_uldivmod>
 80034aa:	4603      	mov	r3, r0
 80034ac:	460c      	mov	r4, r1
 80034ae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034b0:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	0c1b      	lsrs	r3, r3, #16
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	3301      	adds	r3, #1
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c8:	60bb      	str	r3, [r7, #8]
      break;
 80034ca:	e002      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034cc:	4b04      	ldr	r3, [pc, #16]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80034ce:	60bb      	str	r3, [r7, #8]
      break;
 80034d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034d2:	68bb      	ldr	r3, [r7, #8]
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3714      	adds	r7, #20
 80034d8:	46bd      	mov	sp, r7
 80034da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034dc:	40023800 	.word	0x40023800
 80034e0:	00f42400 	.word	0x00f42400
 80034e4:	007a1200 	.word	0x007a1200

080034e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034ec:	4b03      	ldr	r3, [pc, #12]	; (80034fc <HAL_RCC_GetHCLKFreq+0x14>)
 80034ee:	681b      	ldr	r3, [r3, #0]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	20000004 	.word	0x20000004

08003500 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	d105      	bne.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003524:	2b00      	cmp	r3, #0
 8003526:	d035      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003528:	4b62      	ldr	r3, [pc, #392]	; (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800352e:	f7fd fec9 	bl	80012c4 <HAL_GetTick>
 8003532:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003536:	f7fd fec5 	bl	80012c4 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e0b0      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003548:	4b5b      	ldr	r3, [pc, #364]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1f0      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	019a      	lsls	r2, r3, #6
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	071b      	lsls	r3, r3, #28
 8003560:	4955      	ldr	r1, [pc, #340]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003562:	4313      	orrs	r3, r2
 8003564:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003568:	4b52      	ldr	r3, [pc, #328]	; (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800356a:	2201      	movs	r2, #1
 800356c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800356e:	f7fd fea9 	bl	80012c4 <HAL_GetTick>
 8003572:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003574:	e008      	b.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003576:	f7fd fea5 	bl	80012c4 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e090      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003588:	4b4b      	ldr	r3, [pc, #300]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0f0      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 8083 	beq.w	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80035a2:	2300      	movs	r3, #0
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	4b44      	ldr	r3, [pc, #272]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035aa:	4a43      	ldr	r2, [pc, #268]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035b0:	6413      	str	r3, [r2, #64]	; 0x40
 80035b2:	4b41      	ldr	r3, [pc, #260]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80035be:	4b3f      	ldr	r3, [pc, #252]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a3e      	ldr	r2, [pc, #248]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035ca:	f7fd fe7b 	bl	80012c4 <HAL_GetTick>
 80035ce:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80035d0:	e008      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80035d2:	f7fd fe77 	bl	80012c4 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d901      	bls.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e062      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80035e4:	4b35      	ldr	r3, [pc, #212]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0f0      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035f0:	4b31      	ldr	r3, [pc, #196]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035f8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d02f      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	429a      	cmp	r2, r3
 800360c:	d028      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800360e:	4b2a      	ldr	r3, [pc, #168]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003616:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003618:	4b29      	ldr	r3, [pc, #164]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800361a:	2201      	movs	r2, #1
 800361c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800361e:	4b28      	ldr	r3, [pc, #160]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003624:	4a24      	ldr	r2, [pc, #144]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800362a:	4b23      	ldr	r3, [pc, #140]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800362c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b01      	cmp	r3, #1
 8003634:	d114      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003636:	f7fd fe45 	bl	80012c4 <HAL_GetTick>
 800363a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800363c:	e00a      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800363e:	f7fd fe41 	bl	80012c4 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	f241 3288 	movw	r2, #5000	; 0x1388
 800364c:	4293      	cmp	r3, r2
 800364e:	d901      	bls.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e02a      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003654:	4b18      	ldr	r3, [pc, #96]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0ee      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003668:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800366c:	d10d      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800366e:	4b12      	ldr	r3, [pc, #72]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800367e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003682:	490d      	ldr	r1, [pc, #52]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003684:	4313      	orrs	r3, r2
 8003686:	608b      	str	r3, [r1, #8]
 8003688:	e005      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800368a:	4b0b      	ldr	r3, [pc, #44]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	4a0a      	ldr	r2, [pc, #40]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003690:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003694:	6093      	str	r3, [r2, #8]
 8003696:	4b08      	ldr	r3, [pc, #32]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003698:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a2:	4905      	ldr	r1, [pc, #20]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	42470068 	.word	0x42470068
 80036b8:	40023800 	.word	0x40023800
 80036bc:	40007000 	.word	0x40007000
 80036c0:	42470e40 	.word	0x42470e40

080036c4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e0a4      	b.n	8003820 <HAL_RTC_Init+0x15c>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	7f5b      	ldrb	r3, [r3, #29]
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d126      	bne.n	800372e <HAL_RTC_Init+0x6a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	771a      	strb	r2, [r3, #28]

    hrtc->AlarmAEventCallback          =  HAL_RTC_AlarmAEventCallback;        /* Legacy weak AlarmAEventCallback      */
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a4f      	ldr	r2, [pc, #316]	; (8003828 <HAL_RTC_Init+0x164>)
 80036ea:	621a      	str	r2, [r3, #32]
    hrtc->AlarmBEventCallback          =  HAL_RTCEx_AlarmBEventCallback;      /* Legacy weak AlarmBEventCallback      */
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a4f      	ldr	r2, [pc, #316]	; (800382c <HAL_RTC_Init+0x168>)
 80036f0:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->TimeStampEventCallback       =  HAL_RTCEx_TimeStampEventCallback;   /* Legacy weak TimeStampEventCallback   */
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a4e      	ldr	r2, [pc, #312]	; (8003830 <HAL_RTC_Init+0x16c>)
 80036f6:	629a      	str	r2, [r3, #40]	; 0x28
    hrtc->WakeUpTimerEventCallback     =  HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a4e      	ldr	r2, [pc, #312]	; (8003834 <HAL_RTC_Init+0x170>)
 80036fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hrtc->Tamper1EventCallback         =  HAL_RTCEx_Tamper1EventCallback;     /* Legacy weak Tamper1EventCallback     */
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a4d      	ldr	r2, [pc, #308]	; (8003838 <HAL_RTC_Init+0x174>)
 8003702:	631a      	str	r2, [r3, #48]	; 0x30
    hrtc->Tamper2EventCallback         =  HAL_RTCEx_Tamper2EventCallback;     /* Legacy weak Tamper2EventCallback     */
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a4d      	ldr	r2, [pc, #308]	; (800383c <HAL_RTC_Init+0x178>)
 8003708:	635a      	str	r2, [r3, #52]	; 0x34

    if(hrtc->MspInitCallback == NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370e:	2b00      	cmp	r3, #0
 8003710:	d102      	bne.n	8003718 <HAL_RTC_Init+0x54>
    {
      hrtc->MspInitCallback = HAL_RTC_MspInit;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a4a      	ldr	r2, [pc, #296]	; (8003840 <HAL_RTC_Init+0x17c>)
 8003716:	639a      	str	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware */
    hrtc->MspInitCallback(hrtc);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	4798      	blx	r3

    if(hrtc->MspDeInitCallback == NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003724:	2b00      	cmp	r3, #0
 8003726:	d102      	bne.n	800372e <HAL_RTC_Init+0x6a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a46      	ldr	r2, [pc, #280]	; (8003844 <HAL_RTC_Init+0x180>)
 800372c:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_RTC_MspInit(hrtc);
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2202      	movs	r2, #2
 8003732:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	22ca      	movs	r2, #202	; 0xca
 800373a:	625a      	str	r2, [r3, #36]	; 0x24
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2253      	movs	r2, #83	; 0x53
 8003742:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 fc39 	bl	8003fbc <RTC_EnterInitMode>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d008      	beq.n	8003762 <HAL_RTC_Init+0x9e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	22ff      	movs	r2, #255	; 0xff
 8003756:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2204      	movs	r2, #4
 800375c:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e05e      	b.n	8003820 <HAL_RTC_Init+0x15c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003770:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003774:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6899      	ldr	r1, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	431a      	orrs	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	68d2      	ldr	r2, [r2, #12]
 800379c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6919      	ldr	r1, [r3, #16]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	041a      	lsls	r2, r3, #16
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68da      	ldr	r2, [r3, #12]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037c0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f003 0320 	and.w	r3, r3, #32
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10e      	bne.n	80037ee <HAL_RTC_Init+0x12a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 fbcb 	bl	8003f6c <HAL_RTC_WaitForSynchro>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d008      	beq.n	80037ee <HAL_RTC_Init+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	22ff      	movs	r2, #255	; 0xff
 80037e2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2204      	movs	r2, #4
 80037e8:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e018      	b.n	8003820 <HAL_RTC_Init+0x15c>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037fc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	699a      	ldr	r2, [r3, #24]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	430a      	orrs	r2, r1
 800380e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	22ff      	movs	r2, #255	; 0xff
 8003816:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800381e:	2300      	movs	r3, #0
  }
}
 8003820:	4618      	mov	r0, r3
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	08000b05 	.word	0x08000b05
 800382c:	08004141 	.word	0x08004141
 8003830:	0800408d 	.word	0x0800408d
 8003834:	080040c9 	.word	0x080040c9
 8003838:	080040a1 	.word	0x080040a1
 800383c:	080040b5 	.word	0x080040b5
 8003840:	08000f29 	.word	0x08000f29
 8003844:	08000f61 	.word	0x08000f61

08003848 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003848:	b590      	push	{r4, r7, lr}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	7f1b      	ldrb	r3, [r3, #28]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_RTC_SetTime+0x1c>
 8003860:	2302      	movs	r3, #2
 8003862:	e0aa      	b.n	80039ba <HAL_RTC_SetTime+0x172>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2201      	movs	r2, #1
 8003868:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2202      	movs	r2, #2
 800386e:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d126      	bne.n	80038c4 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003880:	2b00      	cmp	r3, #0
 8003882:	d102      	bne.n	800388a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	2200      	movs	r2, #0
 8003888:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f000 fbc0 	bl	8004014 <RTC_ByteToBcd2>
 8003894:	4603      	mov	r3, r0
 8003896:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	785b      	ldrb	r3, [r3, #1]
 800389c:	4618      	mov	r0, r3
 800389e:	f000 fbb9 	bl	8004014 <RTC_ByteToBcd2>
 80038a2:	4603      	mov	r3, r0
 80038a4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80038a6:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	789b      	ldrb	r3, [r3, #2]
 80038ac:	4618      	mov	r0, r3
 80038ae:	f000 fbb1 	bl	8004014 <RTC_ByteToBcd2>
 80038b2:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80038b4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	78db      	ldrb	r3, [r3, #3]
 80038bc:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80038be:	4313      	orrs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	e018      	b.n	80038f6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d102      	bne.n	80038d8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2200      	movs	r2, #0
 80038d6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	785b      	ldrb	r3, [r3, #1]
 80038e2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80038e4:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80038ea:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	78db      	ldrb	r3, [r3, #3]
 80038f0:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80038f2:	4313      	orrs	r3, r2
 80038f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	22ca      	movs	r2, #202	; 0xca
 80038fc:	625a      	str	r2, [r3, #36]	; 0x24
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2253      	movs	r2, #83	; 0x53
 8003904:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 fb58 	bl	8003fbc <RTC_EnterInitMode>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00b      	beq.n	800392a <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	22ff      	movs	r2, #255	; 0xff
 8003918:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2204      	movs	r2, #4
 800391e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e047      	b.n	80039ba <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003934:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003938:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003948:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6899      	ldr	r1, [r3, #8]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	68da      	ldr	r2, [r3, #12]
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	431a      	orrs	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68da      	ldr	r2, [r3, #12]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003970:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f003 0320 	and.w	r3, r3, #32
 800397c:	2b00      	cmp	r3, #0
 800397e:	d111      	bne.n	80039a4 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 faf3 	bl	8003f6c <HAL_RTC_WaitForSynchro>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00b      	beq.n	80039a4 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	22ff      	movs	r2, #255	; 0xff
 8003992:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2204      	movs	r2, #4
 8003998:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e00a      	b.n	80039ba <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	22ff      	movs	r2, #255	; 0xff
 80039aa:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2201      	movs	r2, #1
 80039b0:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80039b8:	2300      	movs	r3, #0
  }
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	371c      	adds	r7, #28
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd90      	pop	{r4, r7, pc}

080039c2 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b086      	sub	sp, #24
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	60f8      	str	r0, [r7, #12]
 80039ca:	60b9      	str	r1, [r7, #8]
 80039cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80039f4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80039f8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	0c1b      	lsrs	r3, r3, #16
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	0a1b      	lsrs	r3, r3, #8
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	0c1b      	lsrs	r3, r3, #16
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d11a      	bne.n	8003a74 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fb04 	bl	8004050 <RTC_Bcd2ToByte>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	785b      	ldrb	r3, [r3, #1]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 fafb 	bl	8004050 <RTC_Bcd2ToByte>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	789b      	ldrb	r3, [r3, #2]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 faf2 	bl	8004050 <RTC_Bcd2ToByte>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	461a      	mov	r2, r3
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a7e:	b590      	push	{r4, r7, lr}
 8003a80:	b087      	sub	sp, #28
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	60f8      	str	r0, [r7, #12]
 8003a86:	60b9      	str	r1, [r7, #8]
 8003a88:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	7f1b      	ldrb	r3, [r3, #28]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d101      	bne.n	8003a9a <HAL_RTC_SetDate+0x1c>
 8003a96:	2302      	movs	r3, #2
 8003a98:	e094      	b.n	8003bc4 <HAL_RTC_SetDate+0x146>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10e      	bne.n	8003aca <HAL_RTC_SetDate+0x4c>
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	785b      	ldrb	r3, [r3, #1]
 8003ab0:	f003 0310 	and.w	r3, r3, #16
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d008      	beq.n	8003aca <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	785b      	ldrb	r3, [r3, #1]
 8003abc:	f023 0310 	bic.w	r3, r3, #16
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	330a      	adds	r3, #10
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d11c      	bne.n	8003b0a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	78db      	ldrb	r3, [r3, #3]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 fa9d 	bl	8004014 <RTC_ByteToBcd2>
 8003ada:	4603      	mov	r3, r0
 8003adc:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	785b      	ldrb	r3, [r3, #1]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 fa96 	bl	8004014 <RTC_ByteToBcd2>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003aec:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	789b      	ldrb	r3, [r3, #2]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f000 fa8e 	bl	8004014 <RTC_ByteToBcd2>
 8003af8:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003afa:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b04:	4313      	orrs	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	e00e      	b.n	8003b28 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	78db      	ldrb	r3, [r3, #3]
 8003b0e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	785b      	ldrb	r3, [r3, #1]
 8003b14:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003b16:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003b1c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003b24:	4313      	orrs	r3, r2
 8003b26:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	22ca      	movs	r2, #202	; 0xca
 8003b2e:	625a      	str	r2, [r3, #36]	; 0x24
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2253      	movs	r2, #83	; 0x53
 8003b36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 fa3f 	bl	8003fbc <RTC_EnterInitMode>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00b      	beq.n	8003b5c <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	22ff      	movs	r2, #255	; 0xff
 8003b4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2204      	movs	r2, #4
 8003b50:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e033      	b.n	8003bc4 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b66:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003b6a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b7a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d111      	bne.n	8003bae <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 f9ee 	bl	8003f6c <HAL_RTC_WaitForSynchro>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00b      	beq.n	8003bae <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	22ff      	movs	r2, #255	; 0xff
 8003b9c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2204      	movs	r2, #4
 8003ba2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e00a      	b.n	8003bc4 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	22ff      	movs	r2, #255	; 0xff
 8003bb4:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
  }
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	371c      	adds	r7, #28
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd90      	pop	{r4, r7, pc}

08003bcc <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003be6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003bea:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	0c1b      	lsrs	r3, r3, #16
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	0a1b      	lsrs	r3, r3, #8
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	f003 031f 	and.w	r3, r3, #31
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c0e:	b2da      	uxtb	r2, r3
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	0b5b      	lsrs	r3, r3, #13
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	b2da      	uxtb	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d11a      	bne.n	8003c60 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	78db      	ldrb	r3, [r3, #3]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fa0e 	bl	8004050 <RTC_Bcd2ToByte>
 8003c34:	4603      	mov	r3, r0
 8003c36:	461a      	mov	r2, r3
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	785b      	ldrb	r3, [r3, #1]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f000 fa05 	bl	8004050 <RTC_Bcd2ToByte>
 8003c46:	4603      	mov	r3, r0
 8003c48:	461a      	mov	r2, r3
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	789b      	ldrb	r3, [r3, #2]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 f9fc 	bl	8004050 <RTC_Bcd2ToByte>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
	...

08003c6c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003c6c:	b590      	push	{r4, r7, lr}
 8003c6e:	b089      	sub	sp, #36	; 0x24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	61fb      	str	r3, [r7, #28]
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8003c80:	4b93      	ldr	r3, [pc, #588]	; (8003ed0 <HAL_RTC_SetAlarm_IT+0x264>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a93      	ldr	r2, [pc, #588]	; (8003ed4 <HAL_RTC_SetAlarm_IT+0x268>)
 8003c86:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8a:	0adb      	lsrs	r3, r3, #11
 8003c8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c90:	fb02 f303 	mul.w	r3, r2, r3
 8003c94:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	7f1b      	ldrb	r3, [r3, #28]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RTC_SetAlarm_IT+0x36>
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	e111      	b.n	8003ec6 <HAL_RTC_SetAlarm_IT+0x25a>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2202      	movs	r2, #2
 8003cac:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d137      	bne.n	8003d24 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d102      	bne.n	8003cc8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 f9a1 	bl	8004014 <RTC_ByteToBcd2>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	785b      	ldrb	r3, [r3, #1]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 f99a 	bl	8004014 <RTC_ByteToBcd2>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003ce4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	789b      	ldrb	r3, [r3, #2]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 f992 	bl	8004014 <RTC_ByteToBcd2>
 8003cf0:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003cf2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	78db      	ldrb	r3, [r3, #3]
 8003cfa:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003cfc:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 f984 	bl	8004014 <RTC_ByteToBcd2>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003d10:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003d18:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61fb      	str	r3, [r7, #28]
 8003d22:	e023      	b.n	8003d6c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d102      	bne.n	8003d38 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	2200      	movs	r2, #0
 8003d36:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	785b      	ldrb	r3, [r3, #1]
 8003d42:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003d44:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003d4a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	78db      	ldrb	r3, [r3, #3]
 8003d50:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003d52:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d5a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003d5c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003d62:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	22ca      	movs	r2, #202	; 0xca
 8003d7e:	625a      	str	r2, [r3, #36]	; 0x24
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2253      	movs	r2, #83	; 0x53
 8003d86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d90:	d141      	bne.n	8003e16 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003da0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003db2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	1e5a      	subs	r2, r3, #1
 8003db8:	617a      	str	r2, [r7, #20]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10b      	bne.n	8003dd6 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	22ff      	movs	r2, #255	; 0xff
 8003dc4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2203      	movs	r2, #3
 8003dca:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e077      	b.n	8003ec6 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0e7      	beq.n	8003db4 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	69fa      	ldr	r2, [r7, #28]
 8003dea:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e02:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689a      	ldr	r2, [r3, #8]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e12:	609a      	str	r2, [r3, #8]
 8003e14:	e040      	b.n	8003e98 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e24:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f462 7220 	orn	r2, r2, #640	; 0x280
 8003e36:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	1e5a      	subs	r2, r3, #1
 8003e3c:	617a      	str	r2, [r7, #20]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10b      	bne.n	8003e5a <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	22ff      	movs	r2, #255	; 0xff
 8003e48:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e035      	b.n	8003ec6 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0e7      	beq.n	8003e38 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	69fa      	ldr	r2, [r7, #28]
 8003e6e:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e86:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689a      	ldr	r2, [r3, #8]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e96:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003e98:	4b0f      	ldr	r3, [pc, #60]	; (8003ed8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a0e      	ldr	r2, [pc, #56]	; (8003ed8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003e9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ea2:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8003ea4:	4b0c      	ldr	r3, [pc, #48]	; (8003ed8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	4a0b      	ldr	r2, [pc, #44]	; (8003ed8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003eaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003eae:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	22ff      	movs	r2, #255	; 0xff
 8003eb6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3724      	adds	r7, #36	; 0x24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd90      	pop	{r4, r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	20000004 	.word	0x20000004
 8003ed4:	10624dd3 	.word	0x10624dd3
 8003ed8:	40013c00 	.word	0x40013c00

08003edc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d013      	beq.n	8003f1a <HAL_RTC_AlarmIRQHandler+0x3e>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00c      	beq.n	8003f1a <HAL_RTC_AlarmIRQHandler+0x3e>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	4798      	blx	r3
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003f18:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d013      	beq.n	8003f50 <HAL_RTC_AlarmIRQHandler+0x74>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00c      	beq.n	8003f50 <HAL_RTC_AlarmIRQHandler+0x74>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	4798      	blx	r3
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8003f4e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003f50:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <HAL_RTC_AlarmIRQHandler+0x8c>)
 8003f52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f56:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	775a      	strb	r2, [r3, #29]
}
 8003f5e:	bf00      	nop
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40013c00 	.word	0x40013c00

08003f6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68da      	ldr	r2, [r3, #12]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f86:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f88:	f7fd f99c 	bl	80012c4 <HAL_GetTick>
 8003f8c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003f8e:	e009      	b.n	8003fa4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003f90:	f7fd f998 	bl	80012c4 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e007      	b.n	8003fb4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f003 0320 	and.w	r3, r3, #32
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d0ee      	beq.n	8003f90 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d119      	bne.n	800400a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fde:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003fe0:	f7fd f970 	bl	80012c4 <HAL_GetTick>
 8003fe4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003fe6:	e009      	b.n	8003ffc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003fe8:	f7fd f96c 	bl	80012c4 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ff6:	d901      	bls.n	8003ffc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e007      	b.n	800400c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0ee      	beq.n	8003fe8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8004022:	e005      	b.n	8004030 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	3301      	adds	r3, #1
 8004028:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800402a:	79fb      	ldrb	r3, [r7, #7]
 800402c:	3b0a      	subs	r3, #10
 800402e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	2b09      	cmp	r3, #9
 8004034:	d8f6      	bhi.n	8004024 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	b2db      	uxtb	r3, r3
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	b2da      	uxtb	r2, r3
 800403e:	79fb      	ldrb	r3, [r7, #7]
 8004040:	4313      	orrs	r3, r2
 8004042:	b2db      	uxtb	r3, r3
}
 8004044:	4618      	mov	r0, r3
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800405e:	79fb      	ldrb	r3, [r7, #7]
 8004060:	091b      	lsrs	r3, r3, #4
 8004062:	b2db      	uxtb	r3, r3
 8004064:	461a      	mov	r2, r3
 8004066:	4613      	mov	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4413      	add	r3, r2
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004070:	79fb      	ldrb	r3, [r7, #7]
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	b2da      	uxtb	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	b2db      	uxtb	r3, r3
 800407c:	4413      	add	r3, r2
 800407e:	b2db      	uxtb	r3, r3
}
 8004080:	4618      	mov	r0, r3
 8004082:	3714      	adds	r7, #20
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <HAL_RTCEx_TimeStampEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_TimeStampEventCallback could be implemented in the user file
  */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <HAL_RTCEx_Tamper1EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_Tamper1EventCallback could be implemented in the user file
   */
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_RTCEx_Tamper2EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_Tamper2EventCallback could be implemented in the user file
   */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80040dc:	b480      	push	{r7}
 80040de:	b087      	sub	sp, #28
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3350      	adds	r3, #80	; 0x50
 80040f2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	4413      	add	r3, r2
 80040fc:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	601a      	str	r2, [r3, #0]
}
 8004104:	bf00      	nop
 8004106:	371c      	adds	r7, #28
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3350      	adds	r3, #80	; 0x50
 8004124:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	4413      	add	r3, r2
 800412e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
}
 8004134:	4618      	mov	r0, r3
 8004136:	3714      	adds	r7, #20
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004154:	b084      	sub	sp, #16
 8004156:	b580      	push	{r7, lr}
 8004158:	b084      	sub	sp, #16
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
 800415e:	f107 001c 	add.w	r0, r7, #28
 8004162:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004168:	2b01      	cmp	r3, #1
 800416a:	d122      	bne.n	80041b2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004170:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004180:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004196:	2b01      	cmp	r3, #1
 8004198:	d105      	bne.n	80041a6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f001 fac6 	bl	8005738 <USB_CoreReset>
 80041ac:	4603      	mov	r3, r0
 80041ae:	73fb      	strb	r3, [r7, #15]
 80041b0:	e01a      	b.n	80041e8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f001 faba 	bl	8005738 <USB_CoreReset>
 80041c4:	4603      	mov	r3, r0
 80041c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80041c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	639a      	str	r2, [r3, #56]	; 0x38
 80041da:	e005      	b.n	80041e8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80041e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d10b      	bne.n	8004206 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f043 0206 	orr.w	r2, r3, #6
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f043 0220 	orr.w	r2, r3, #32
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004206:	7bfb      	ldrb	r3, [r7, #15]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004212:	b004      	add	sp, #16
 8004214:	4770      	bx	lr
	...

08004218 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	4613      	mov	r3, r2
 8004224:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004226:	79fb      	ldrb	r3, [r7, #7]
 8004228:	2b02      	cmp	r3, #2
 800422a:	d165      	bne.n	80042f8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	4a41      	ldr	r2, [pc, #260]	; (8004334 <USB_SetTurnaroundTime+0x11c>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d906      	bls.n	8004242 <USB_SetTurnaroundTime+0x2a>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4a40      	ldr	r2, [pc, #256]	; (8004338 <USB_SetTurnaroundTime+0x120>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d802      	bhi.n	8004242 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800423c:	230f      	movs	r3, #15
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	e062      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4a3c      	ldr	r2, [pc, #240]	; (8004338 <USB_SetTurnaroundTime+0x120>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d906      	bls.n	8004258 <USB_SetTurnaroundTime+0x40>
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	4a3b      	ldr	r2, [pc, #236]	; (800433c <USB_SetTurnaroundTime+0x124>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d802      	bhi.n	8004258 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004252:	230e      	movs	r3, #14
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	e057      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	4a38      	ldr	r2, [pc, #224]	; (800433c <USB_SetTurnaroundTime+0x124>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d906      	bls.n	800426e <USB_SetTurnaroundTime+0x56>
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	4a37      	ldr	r2, [pc, #220]	; (8004340 <USB_SetTurnaroundTime+0x128>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d802      	bhi.n	800426e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004268:	230d      	movs	r3, #13
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	e04c      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	4a33      	ldr	r2, [pc, #204]	; (8004340 <USB_SetTurnaroundTime+0x128>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d906      	bls.n	8004284 <USB_SetTurnaroundTime+0x6c>
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	4a32      	ldr	r2, [pc, #200]	; (8004344 <USB_SetTurnaroundTime+0x12c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d802      	bhi.n	8004284 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800427e:	230c      	movs	r3, #12
 8004280:	617b      	str	r3, [r7, #20]
 8004282:	e041      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	4a2f      	ldr	r2, [pc, #188]	; (8004344 <USB_SetTurnaroundTime+0x12c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d906      	bls.n	800429a <USB_SetTurnaroundTime+0x82>
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4a2e      	ldr	r2, [pc, #184]	; (8004348 <USB_SetTurnaroundTime+0x130>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d802      	bhi.n	800429a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004294:	230b      	movs	r3, #11
 8004296:	617b      	str	r3, [r7, #20]
 8004298:	e036      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	4a2a      	ldr	r2, [pc, #168]	; (8004348 <USB_SetTurnaroundTime+0x130>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d906      	bls.n	80042b0 <USB_SetTurnaroundTime+0x98>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	4a29      	ldr	r2, [pc, #164]	; (800434c <USB_SetTurnaroundTime+0x134>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d802      	bhi.n	80042b0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80042aa:	230a      	movs	r3, #10
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	e02b      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	4a26      	ldr	r2, [pc, #152]	; (800434c <USB_SetTurnaroundTime+0x134>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d906      	bls.n	80042c6 <USB_SetTurnaroundTime+0xae>
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	4a25      	ldr	r2, [pc, #148]	; (8004350 <USB_SetTurnaroundTime+0x138>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d802      	bhi.n	80042c6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80042c0:	2309      	movs	r3, #9
 80042c2:	617b      	str	r3, [r7, #20]
 80042c4:	e020      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	4a21      	ldr	r2, [pc, #132]	; (8004350 <USB_SetTurnaroundTime+0x138>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d906      	bls.n	80042dc <USB_SetTurnaroundTime+0xc4>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	4a20      	ldr	r2, [pc, #128]	; (8004354 <USB_SetTurnaroundTime+0x13c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d802      	bhi.n	80042dc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80042d6:	2308      	movs	r3, #8
 80042d8:	617b      	str	r3, [r7, #20]
 80042da:	e015      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	4a1d      	ldr	r2, [pc, #116]	; (8004354 <USB_SetTurnaroundTime+0x13c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d906      	bls.n	80042f2 <USB_SetTurnaroundTime+0xda>
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	4a1c      	ldr	r2, [pc, #112]	; (8004358 <USB_SetTurnaroundTime+0x140>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d802      	bhi.n	80042f2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80042ec:	2307      	movs	r3, #7
 80042ee:	617b      	str	r3, [r7, #20]
 80042f0:	e00a      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80042f2:	2306      	movs	r3, #6
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	e007      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d102      	bne.n	8004304 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80042fe:	2309      	movs	r3, #9
 8004300:	617b      	str	r3, [r7, #20]
 8004302:	e001      	b.n	8004308 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004304:	2309      	movs	r3, #9
 8004306:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	029b      	lsls	r3, r3, #10
 800431c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004320:	431a      	orrs	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	371c      	adds	r7, #28
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	00d8acbf 	.word	0x00d8acbf
 8004338:	00e4e1bf 	.word	0x00e4e1bf
 800433c:	00f423ff 	.word	0x00f423ff
 8004340:	0106737f 	.word	0x0106737f
 8004344:	011a499f 	.word	0x011a499f
 8004348:	01312cff 	.word	0x01312cff
 800434c:	014ca43f 	.word	0x014ca43f
 8004350:	016e35ff 	.word	0x016e35ff
 8004354:	01a6ab1f 	.word	0x01a6ab1f
 8004358:	01e847ff 	.word	0x01e847ff

0800435c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f043 0201 	orr.w	r2, r3, #1
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f023 0201 	bic.w	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	460b      	mov	r3, r1
 80043aa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80043b8:	78fb      	ldrb	r3, [r7, #3]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d106      	bne.n	80043cc <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	60da      	str	r2, [r3, #12]
 80043ca:	e00b      	b.n	80043e4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80043cc:	78fb      	ldrb	r3, [r7, #3]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d106      	bne.n	80043e0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	60da      	str	r2, [r3, #12]
 80043de:	e001      	b.n	80043e4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e003      	b.n	80043ec <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80043e4:	2032      	movs	r0, #50	; 0x32
 80043e6:	f7fc ff79 	bl	80012dc <HAL_Delay>

  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80043f4:	b084      	sub	sp, #16
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b086      	sub	sp, #24
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004402:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800440e:	2300      	movs	r3, #0
 8004410:	613b      	str	r3, [r7, #16]
 8004412:	e009      	b.n	8004428 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	3340      	adds	r3, #64	; 0x40
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	2200      	movs	r2, #0
 8004420:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	3301      	adds	r3, #1
 8004426:	613b      	str	r3, [r7, #16]
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	2b0e      	cmp	r3, #14
 800442c:	d9f2      	bls.n	8004414 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800442e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004430:	2b00      	cmp	r3, #0
 8004432:	d11c      	bne.n	800446e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004442:	f043 0302 	orr.w	r3, r3, #2
 8004446:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004458:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004464:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	639a      	str	r2, [r3, #56]	; 0x38
 800446c:	e00b      	b.n	8004486 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004472:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800448c:	461a      	mov	r2, r3
 800448e:	2300      	movs	r3, #0
 8004490:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004498:	4619      	mov	r1, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044a0:	461a      	mov	r2, r3
 80044a2:	680b      	ldr	r3, [r1, #0]
 80044a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80044a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d10c      	bne.n	80044c6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80044ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d104      	bne.n	80044bc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80044b2:	2100      	movs	r1, #0
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f949 	bl	800474c <USB_SetDevSpeed>
 80044ba:	e008      	b.n	80044ce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80044bc:	2101      	movs	r1, #1
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 f944 	bl	800474c <USB_SetDevSpeed>
 80044c4:	e003      	b.n	80044ce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80044c6:	2103      	movs	r1, #3
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f93f 	bl	800474c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80044ce:	2110      	movs	r1, #16
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f8f3 	bl	80046bc <USB_FlushTxFifo>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f911 	bl	8004708 <USB_FlushRxFifo>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044f6:	461a      	mov	r2, r3
 80044f8:	2300      	movs	r3, #0
 80044fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004502:	461a      	mov	r2, r3
 8004504:	2300      	movs	r3, #0
 8004506:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800450e:	461a      	mov	r2, r3
 8004510:	2300      	movs	r3, #0
 8004512:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004514:	2300      	movs	r3, #0
 8004516:	613b      	str	r3, [r7, #16]
 8004518:	e043      	b.n	80045a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	015a      	lsls	r2, r3, #5
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	4413      	add	r3, r2
 8004522:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800452c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004530:	d118      	bne.n	8004564 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10a      	bne.n	800454e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	015a      	lsls	r2, r3, #5
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4413      	add	r3, r2
 8004540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004544:	461a      	mov	r2, r3
 8004546:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800454a:	6013      	str	r3, [r2, #0]
 800454c:	e013      	b.n	8004576 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	015a      	lsls	r2, r3, #5
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	4413      	add	r3, r2
 8004556:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800455a:	461a      	mov	r2, r3
 800455c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	e008      	b.n	8004576 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	015a      	lsls	r2, r3, #5
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4413      	add	r3, r2
 800456c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004570:	461a      	mov	r2, r3
 8004572:	2300      	movs	r3, #0
 8004574:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	015a      	lsls	r2, r3, #5
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	4413      	add	r3, r2
 800457e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004582:	461a      	mov	r2, r3
 8004584:	2300      	movs	r3, #0
 8004586:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	015a      	lsls	r2, r3, #5
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4413      	add	r3, r2
 8004590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004594:	461a      	mov	r2, r3
 8004596:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800459a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	3301      	adds	r3, #1
 80045a0:	613b      	str	r3, [r7, #16]
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d3b7      	bcc.n	800451a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045aa:	2300      	movs	r3, #0
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	e043      	b.n	8004638 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	015a      	lsls	r2, r3, #5
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4413      	add	r3, r2
 80045b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045c6:	d118      	bne.n	80045fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	015a      	lsls	r2, r3, #5
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045da:	461a      	mov	r2, r3
 80045dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	e013      	b.n	800460c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045f0:	461a      	mov	r2, r3
 80045f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	e008      	b.n	800460c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	4413      	add	r3, r2
 8004602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004606:	461a      	mov	r2, r3
 8004608:	2300      	movs	r3, #0
 800460a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	015a      	lsls	r2, r3, #5
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4413      	add	r3, r2
 8004614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004618:	461a      	mov	r2, r3
 800461a:	2300      	movs	r3, #0
 800461c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	015a      	lsls	r2, r3, #5
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	4413      	add	r3, r2
 8004626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800462a:	461a      	mov	r2, r3
 800462c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004630:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	3301      	adds	r3, #1
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	429a      	cmp	r2, r3
 800463e:	d3b7      	bcc.n	80045b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800464e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004652:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004660:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004664:	2b00      	cmp	r3, #0
 8004666:	d105      	bne.n	8004674 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	f043 0210 	orr.w	r2, r3, #16
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	699a      	ldr	r2, [r3, #24]
 8004678:	4b0f      	ldr	r3, [pc, #60]	; (80046b8 <USB_DevInit+0x2c4>)
 800467a:	4313      	orrs	r3, r2
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f043 0208 	orr.w	r2, r3, #8
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004692:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004694:	2b01      	cmp	r3, #1
 8004696:	d107      	bne.n	80046a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80046a0:	f043 0304 	orr.w	r3, r3, #4
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80046a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046b4:	b004      	add	sp, #16
 80046b6:	4770      	bx	lr
 80046b8:	803c3800 	.word	0x803c3800

080046bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	019b      	lsls	r3, r3, #6
 80046ce:	f043 0220 	orr.w	r2, r3, #32
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	3301      	adds	r3, #1
 80046da:	60fb      	str	r3, [r7, #12]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	4a09      	ldr	r2, [pc, #36]	; (8004704 <USB_FlushTxFifo+0x48>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d901      	bls.n	80046e8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e006      	b.n	80046f6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	691b      	ldr	r3, [r3, #16]
 80046ec:	f003 0320 	and.w	r3, r3, #32
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d0f0      	beq.n	80046d6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	00030d40 	.word	0x00030d40

08004708 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2210      	movs	r2, #16
 8004718:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	3301      	adds	r3, #1
 800471e:	60fb      	str	r3, [r7, #12]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4a09      	ldr	r2, [pc, #36]	; (8004748 <USB_FlushRxFifo+0x40>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d901      	bls.n	800472c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e006      	b.n	800473a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b10      	cmp	r3, #16
 8004736:	d0f0      	beq.n	800471a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	00030d40 	.word	0x00030d40

0800474c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	78fb      	ldrb	r3, [r7, #3]
 8004766:	68f9      	ldr	r1, [r7, #12]
 8004768:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800476c:	4313      	orrs	r3, r2
 800476e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr

0800477e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800477e:	b480      	push	{r7}
 8004780:	b087      	sub	sp, #28
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	f003 0306 	and.w	r3, r3, #6
 8004796:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d102      	bne.n	80047a4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800479e:	2300      	movs	r3, #0
 80047a0:	75fb      	strb	r3, [r7, #23]
 80047a2:	e00a      	b.n	80047ba <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d002      	beq.n	80047b0 <USB_GetDevSpeed+0x32>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2b06      	cmp	r3, #6
 80047ae:	d102      	bne.n	80047b6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80047b0:	2302      	movs	r3, #2
 80047b2:	75fb      	strb	r3, [r7, #23]
 80047b4:	e001      	b.n	80047ba <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80047b6:	230f      	movs	r3, #15
 80047b8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80047ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80047bc:	4618      	mov	r0, r3
 80047be:	371c      	adds	r7, #28
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	785b      	ldrb	r3, [r3, #1]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d13a      	bne.n	800485a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ea:	69da      	ldr	r2, [r3, #28]
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	f003 030f 	and.w	r3, r3, #15
 80047f4:	2101      	movs	r1, #1
 80047f6:	fa01 f303 	lsl.w	r3, r1, r3
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	68f9      	ldr	r1, [r7, #12]
 80047fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004802:	4313      	orrs	r3, r2
 8004804:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	015a      	lsls	r2, r3, #5
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	4413      	add	r3, r2
 800480e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d155      	bne.n	80048c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	015a      	lsls	r2, r3, #5
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4413      	add	r3, r2
 8004824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	78db      	ldrb	r3, [r3, #3]
 8004836:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004838:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	059b      	lsls	r3, r3, #22
 800483e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004840:	4313      	orrs	r3, r2
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	0151      	lsls	r1, r2, #5
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	440a      	add	r2, r1
 800484a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800484e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004852:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004856:	6013      	str	r3, [r2, #0]
 8004858:	e036      	b.n	80048c8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004860:	69da      	ldr	r2, [r3, #28]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	f003 030f 	and.w	r3, r3, #15
 800486a:	2101      	movs	r1, #1
 800486c:	fa01 f303 	lsl.w	r3, r1, r3
 8004870:	041b      	lsls	r3, r3, #16
 8004872:	68f9      	ldr	r1, [r7, #12]
 8004874:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004878:	4313      	orrs	r3, r2
 800487a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4413      	add	r3, r2
 8004884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d11a      	bne.n	80048c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	015a      	lsls	r2, r3, #5
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	4413      	add	r3, r2
 800489a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	78db      	ldrb	r3, [r3, #3]
 80048ac:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80048ae:	430b      	orrs	r3, r1
 80048b0:	4313      	orrs	r3, r2
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	0151      	lsls	r1, r2, #5
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	440a      	add	r2, r1
 80048ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048c6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3714      	adds	r7, #20
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr
	...

080048d8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	785b      	ldrb	r3, [r3, #1]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d161      	bne.n	80049b8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	015a      	lsls	r2, r3, #5
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004906:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800490a:	d11f      	bne.n	800494c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	015a      	lsls	r2, r3, #5
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4413      	add	r3, r2
 8004914:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	0151      	lsls	r1, r2, #5
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	440a      	add	r2, r1
 8004922:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004926:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800492a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	4413      	add	r3, r2
 8004934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	0151      	lsls	r1, r2, #5
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	440a      	add	r2, r1
 8004942:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004946:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800494a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004952:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	f003 030f 	and.w	r3, r3, #15
 800495c:	2101      	movs	r1, #1
 800495e:	fa01 f303 	lsl.w	r3, r1, r3
 8004962:	b29b      	uxth	r3, r3
 8004964:	43db      	mvns	r3, r3
 8004966:	68f9      	ldr	r1, [r7, #12]
 8004968:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800496c:	4013      	ands	r3, r2
 800496e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	2101      	movs	r1, #1
 8004982:	fa01 f303 	lsl.w	r3, r1, r3
 8004986:	b29b      	uxth	r3, r3
 8004988:	43db      	mvns	r3, r3
 800498a:	68f9      	ldr	r1, [r7, #12]
 800498c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004990:	4013      	ands	r3, r2
 8004992:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	015a      	lsls	r2, r3, #5
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4413      	add	r3, r2
 800499c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	0159      	lsls	r1, r3, #5
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	440b      	add	r3, r1
 80049aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049ae:	4619      	mov	r1, r3
 80049b0:	4b35      	ldr	r3, [pc, #212]	; (8004a88 <USB_DeactivateEndpoint+0x1b0>)
 80049b2:	4013      	ands	r3, r2
 80049b4:	600b      	str	r3, [r1, #0]
 80049b6:	e060      	b.n	8004a7a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	015a      	lsls	r2, r3, #5
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4413      	add	r3, r2
 80049c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80049ce:	d11f      	bne.n	8004a10 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	0151      	lsls	r1, r2, #5
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	440a      	add	r2, r1
 80049e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049ea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80049ee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	015a      	lsls	r2, r3, #5
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	0151      	lsls	r1, r2, #5
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	440a      	add	r2, r1
 8004a06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a0a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004a0e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	f003 030f 	and.w	r3, r3, #15
 8004a20:	2101      	movs	r1, #1
 8004a22:	fa01 f303 	lsl.w	r3, r1, r3
 8004a26:	041b      	lsls	r3, r3, #16
 8004a28:	43db      	mvns	r3, r3
 8004a2a:	68f9      	ldr	r1, [r7, #12]
 8004a2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a30:	4013      	ands	r3, r2
 8004a32:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a3a:	69da      	ldr	r2, [r3, #28]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	f003 030f 	and.w	r3, r3, #15
 8004a44:	2101      	movs	r1, #1
 8004a46:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4a:	041b      	lsls	r3, r3, #16
 8004a4c:	43db      	mvns	r3, r3
 8004a4e:	68f9      	ldr	r1, [r7, #12]
 8004a50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a54:	4013      	ands	r3, r2
 8004a56:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	0159      	lsls	r1, r3, #5
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	440b      	add	r3, r1
 8004a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a72:	4619      	mov	r1, r3
 8004a74:	4b05      	ldr	r3, [pc, #20]	; (8004a8c <USB_DeactivateEndpoint+0x1b4>)
 8004a76:	4013      	ands	r3, r2
 8004a78:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	ec337800 	.word	0xec337800
 8004a8c:	eff37800 	.word	0xeff37800

08004a90 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b08a      	sub	sp, #40	; 0x28
 8004a94:	af02      	add	r7, sp, #8
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	785b      	ldrb	r3, [r3, #1]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	f040 815c 	bne.w	8004d6a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d132      	bne.n	8004b20 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	0151      	lsls	r1, r2, #5
 8004acc:	69fa      	ldr	r2, [r7, #28]
 8004ace:	440a      	add	r2, r1
 8004ad0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ad4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004ad8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004adc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	0151      	lsls	r1, r2, #5
 8004af0:	69fa      	ldr	r2, [r7, #28]
 8004af2:	440a      	add	r2, r1
 8004af4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004af8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004afc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	015a      	lsls	r2, r3, #5
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	4413      	add	r3, r2
 8004b06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	0151      	lsls	r1, r2, #5
 8004b10:	69fa      	ldr	r2, [r7, #28]
 8004b12:	440a      	add	r2, r1
 8004b14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b18:	0cdb      	lsrs	r3, r3, #19
 8004b1a:	04db      	lsls	r3, r3, #19
 8004b1c:	6113      	str	r3, [r2, #16]
 8004b1e:	e074      	b.n	8004c0a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	015a      	lsls	r2, r3, #5
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	4413      	add	r3, r2
 8004b28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	0151      	lsls	r1, r2, #5
 8004b32:	69fa      	ldr	r2, [r7, #28]
 8004b34:	440a      	add	r2, r1
 8004b36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b3a:	0cdb      	lsrs	r3, r3, #19
 8004b3c:	04db      	lsls	r3, r3, #19
 8004b3e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	0151      	lsls	r1, r2, #5
 8004b52:	69fa      	ldr	r2, [r7, #28]
 8004b54:	440a      	add	r2, r1
 8004b56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b5a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b5e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b62:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	015a      	lsls	r2, r3, #5
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b70:	691a      	ldr	r2, [r3, #16]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	6959      	ldr	r1, [r3, #20]
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	440b      	add	r3, r1
 8004b7c:	1e59      	subs	r1, r3, #1
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b86:	04d9      	lsls	r1, r3, #19
 8004b88:	4b9d      	ldr	r3, [pc, #628]	; (8004e00 <USB_EPStartXfer+0x370>)
 8004b8a:	400b      	ands	r3, r1
 8004b8c:	69b9      	ldr	r1, [r7, #24]
 8004b8e:	0148      	lsls	r0, r1, #5
 8004b90:	69f9      	ldr	r1, [r7, #28]
 8004b92:	4401      	add	r1, r0
 8004b94:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	015a      	lsls	r2, r3, #5
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba8:	691a      	ldr	r2, [r3, #16]
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bb2:	69b9      	ldr	r1, [r7, #24]
 8004bb4:	0148      	lsls	r0, r1, #5
 8004bb6:	69f9      	ldr	r1, [r7, #28]
 8004bb8:	4401      	add	r1, r0
 8004bba:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	78db      	ldrb	r3, [r3, #3]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d11f      	bne.n	8004c0a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	015a      	lsls	r2, r3, #5
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	0151      	lsls	r1, r2, #5
 8004bdc:	69fa      	ldr	r2, [r7, #28]
 8004bde:	440a      	add	r2, r1
 8004be0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004be4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004be8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	015a      	lsls	r2, r3, #5
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	0151      	lsls	r1, r2, #5
 8004bfc:	69fa      	ldr	r2, [r7, #28]
 8004bfe:	440a      	add	r2, r1
 8004c00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c04:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c08:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d14b      	bne.n	8004ca8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d009      	beq.n	8004c2c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	015a      	lsls	r2, r3, #5
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c24:	461a      	mov	r2, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	78db      	ldrb	r3, [r3, #3]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d128      	bne.n	8004c86 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d110      	bne.n	8004c66 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	015a      	lsls	r2, r3, #5
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	0151      	lsls	r1, r2, #5
 8004c56:	69fa      	ldr	r2, [r7, #28]
 8004c58:	440a      	add	r2, r1
 8004c5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c5e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c62:	6013      	str	r3, [r2, #0]
 8004c64:	e00f      	b.n	8004c86 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	015a      	lsls	r2, r3, #5
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	0151      	lsls	r1, r2, #5
 8004c78:	69fa      	ldr	r2, [r7, #28]
 8004c7a:	440a      	add	r2, r1
 8004c7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c84:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	015a      	lsls	r2, r3, #5
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	0151      	lsls	r1, r2, #5
 8004c98:	69fa      	ldr	r2, [r7, #28]
 8004c9a:	440a      	add	r2, r1
 8004c9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ca0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	e12f      	b.n	8004f08 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	015a      	lsls	r2, r3, #5
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	0151      	lsls	r1, r2, #5
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	440a      	add	r2, r1
 8004cbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cc2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004cc6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	78db      	ldrb	r3, [r3, #3]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d015      	beq.n	8004cfc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	695b      	ldr	r3, [r3, #20]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 8117 	beq.w	8004f08 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ce0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	f003 030f 	and.w	r3, r3, #15
 8004cea:	2101      	movs	r1, #1
 8004cec:	fa01 f303 	lsl.w	r3, r1, r3
 8004cf0:	69f9      	ldr	r1, [r7, #28]
 8004cf2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	634b      	str	r3, [r1, #52]	; 0x34
 8004cfa:	e105      	b.n	8004f08 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d110      	bne.n	8004d2e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69ba      	ldr	r2, [r7, #24]
 8004d1c:	0151      	lsls	r1, r2, #5
 8004d1e:	69fa      	ldr	r2, [r7, #28]
 8004d20:	440a      	add	r2, r1
 8004d22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d26:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004d2a:	6013      	str	r3, [r2, #0]
 8004d2c:	e00f      	b.n	8004d4e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	015a      	lsls	r2, r3, #5
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	4413      	add	r3, r2
 8004d36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	0151      	lsls	r1, r2, #5
 8004d40:	69fa      	ldr	r2, [r7, #28]
 8004d42:	440a      	add	r2, r1
 8004d44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d4c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	68d9      	ldr	r1, [r3, #12]
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	781a      	ldrb	r2, [r3, #0]
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	b298      	uxth	r0, r3
 8004d5c:	79fb      	ldrb	r3, [r7, #7]
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	4603      	mov	r3, r0
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f000 fa2b 	bl	80051be <USB_WritePacket>
 8004d68:	e0ce      	b.n	8004f08 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	015a      	lsls	r2, r3, #5
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	4413      	add	r3, r2
 8004d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	0151      	lsls	r1, r2, #5
 8004d7c:	69fa      	ldr	r2, [r7, #28]
 8004d7e:	440a      	add	r2, r1
 8004d80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d84:	0cdb      	lsrs	r3, r3, #19
 8004d86:	04db      	lsls	r3, r3, #19
 8004d88:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	015a      	lsls	r2, r3, #5
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	4413      	add	r3, r2
 8004d92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	0151      	lsls	r1, r2, #5
 8004d9c:	69fa      	ldr	r2, [r7, #28]
 8004d9e:	440a      	add	r2, r1
 8004da0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004da4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004da8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004dac:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d126      	bne.n	8004e04 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	015a      	lsls	r2, r3, #5
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dc2:	691a      	ldr	r2, [r3, #16]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dcc:	69b9      	ldr	r1, [r7, #24]
 8004dce:	0148      	lsls	r0, r1, #5
 8004dd0:	69f9      	ldr	r1, [r7, #28]
 8004dd2:	4401      	add	r1, r0
 8004dd4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	015a      	lsls	r2, r3, #5
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	4413      	add	r3, r2
 8004de4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	0151      	lsls	r1, r2, #5
 8004dee:	69fa      	ldr	r2, [r7, #28]
 8004df0:	440a      	add	r2, r1
 8004df2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004df6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004dfa:	6113      	str	r3, [r2, #16]
 8004dfc:	e036      	b.n	8004e6c <USB_EPStartXfer+0x3dc>
 8004dfe:	bf00      	nop
 8004e00:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	695a      	ldr	r2, [r3, #20]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	1e5a      	subs	r2, r3, #1
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e18:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e26:	691a      	ldr	r2, [r3, #16]
 8004e28:	8afb      	ldrh	r3, [r7, #22]
 8004e2a:	04d9      	lsls	r1, r3, #19
 8004e2c:	4b39      	ldr	r3, [pc, #228]	; (8004f14 <USB_EPStartXfer+0x484>)
 8004e2e:	400b      	ands	r3, r1
 8004e30:	69b9      	ldr	r1, [r7, #24]
 8004e32:	0148      	lsls	r0, r1, #5
 8004e34:	69f9      	ldr	r1, [r7, #28]
 8004e36:	4401      	add	r1, r0
 8004e38:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	015a      	lsls	r2, r3, #5
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	4413      	add	r3, r2
 8004e48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e4c:	691a      	ldr	r2, [r3, #16]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	8af9      	ldrh	r1, [r7, #22]
 8004e54:	fb01 f303 	mul.w	r3, r1, r3
 8004e58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e5c:	69b9      	ldr	r1, [r7, #24]
 8004e5e:	0148      	lsls	r0, r1, #5
 8004e60:	69f9      	ldr	r1, [r7, #28]
 8004e62:	4401      	add	r1, r0
 8004e64:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004e6c:	79fb      	ldrb	r3, [r7, #7]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d10d      	bne.n	8004e8e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d009      	beq.n	8004e8e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	68d9      	ldr	r1, [r3, #12]
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	015a      	lsls	r2, r3, #5
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	4413      	add	r3, r2
 8004e86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e8a:	460a      	mov	r2, r1
 8004e8c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	78db      	ldrb	r3, [r3, #3]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d128      	bne.n	8004ee8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d110      	bne.n	8004ec8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	0151      	lsls	r1, r2, #5
 8004eb8:	69fa      	ldr	r2, [r7, #28]
 8004eba:	440a      	add	r2, r1
 8004ebc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ec0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ec4:	6013      	str	r3, [r2, #0]
 8004ec6:	e00f      	b.n	8004ee8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	015a      	lsls	r2, r3, #5
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69ba      	ldr	r2, [r7, #24]
 8004ed8:	0151      	lsls	r1, r2, #5
 8004eda:	69fa      	ldr	r2, [r7, #28]
 8004edc:	440a      	add	r2, r1
 8004ede:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ee2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ee6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	015a      	lsls	r2, r3, #5
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	4413      	add	r3, r2
 8004ef0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	69ba      	ldr	r2, [r7, #24]
 8004ef8:	0151      	lsls	r1, r2, #5
 8004efa:	69fa      	ldr	r2, [r7, #28]
 8004efc:	440a      	add	r2, r1
 8004efe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f02:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f06:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3720      	adds	r7, #32
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	1ff80000 	.word	0x1ff80000

08004f18 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	4613      	mov	r3, r2
 8004f24:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	785b      	ldrb	r3, [r3, #1]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	f040 80cd 	bne.w	80050d4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d132      	bne.n	8004fa8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	0151      	lsls	r1, r2, #5
 8004f54:	697a      	ldr	r2, [r7, #20]
 8004f56:	440a      	add	r2, r1
 8004f58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f5c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004f60:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004f64:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	015a      	lsls	r2, r3, #5
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	0151      	lsls	r1, r2, #5
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	440a      	add	r2, r1
 8004f7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004f84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	015a      	lsls	r2, r3, #5
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	0151      	lsls	r1, r2, #5
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	440a      	add	r2, r1
 8004f9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fa0:	0cdb      	lsrs	r3, r3, #19
 8004fa2:	04db      	lsls	r3, r3, #19
 8004fa4:	6113      	str	r3, [r2, #16]
 8004fa6:	e04e      	b.n	8005046 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	0151      	lsls	r1, r2, #5
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	440a      	add	r2, r1
 8004fbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fc2:	0cdb      	lsrs	r3, r3, #19
 8004fc4:	04db      	lsls	r3, r3, #19
 8004fc6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	015a      	lsls	r2, r3, #5
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	0151      	lsls	r1, r2, #5
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	440a      	add	r2, r1
 8004fde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fe2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004fe6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004fea:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	695a      	ldr	r2, [r3, #20]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d903      	bls.n	8005000 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	015a      	lsls	r2, r3, #5
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	4413      	add	r3, r2
 8005008:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	0151      	lsls	r1, r2, #5
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	440a      	add	r2, r1
 8005016:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800501a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800501e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	015a      	lsls	r2, r3, #5
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	4413      	add	r3, r2
 8005028:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800502c:	691a      	ldr	r2, [r3, #16]
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005036:	6939      	ldr	r1, [r7, #16]
 8005038:	0148      	lsls	r0, r1, #5
 800503a:	6979      	ldr	r1, [r7, #20]
 800503c:	4401      	add	r1, r0
 800503e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005042:	4313      	orrs	r3, r2
 8005044:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d11e      	bne.n	800508a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d009      	beq.n	8005068 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	015a      	lsls	r2, r3, #5
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	4413      	add	r3, r2
 800505c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005060:	461a      	mov	r2, r3
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	015a      	lsls	r2, r3, #5
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	4413      	add	r3, r2
 8005070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	0151      	lsls	r1, r2, #5
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	440a      	add	r2, r1
 800507e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005082:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005086:	6013      	str	r3, [r2, #0]
 8005088:	e092      	b.n	80051b0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	015a      	lsls	r2, r3, #5
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	4413      	add	r3, r2
 8005092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	0151      	lsls	r1, r2, #5
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	440a      	add	r2, r1
 80050a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80050a8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d07e      	beq.n	80051b0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	2101      	movs	r1, #1
 80050c4:	fa01 f303 	lsl.w	r3, r1, r3
 80050c8:	6979      	ldr	r1, [r7, #20]
 80050ca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050ce:	4313      	orrs	r3, r2
 80050d0:	634b      	str	r3, [r1, #52]	; 0x34
 80050d2:	e06d      	b.n	80051b0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	015a      	lsls	r2, r3, #5
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	4413      	add	r3, r2
 80050dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	0151      	lsls	r1, r2, #5
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	440a      	add	r2, r1
 80050ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050ee:	0cdb      	lsrs	r3, r3, #19
 80050f0:	04db      	lsls	r3, r3, #19
 80050f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	015a      	lsls	r2, r3, #5
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	4413      	add	r3, r2
 80050fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	0151      	lsls	r1, r2, #5
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	440a      	add	r2, r1
 800510a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800510e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005112:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005116:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	689a      	ldr	r2, [r3, #8]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	015a      	lsls	r2, r3, #5
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	4413      	add	r3, r2
 8005130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	0151      	lsls	r1, r2, #5
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	440a      	add	r2, r1
 800513e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005142:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005146:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	015a      	lsls	r2, r3, #5
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	4413      	add	r3, r2
 8005150:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005154:	691a      	ldr	r2, [r3, #16]
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800515e:	6939      	ldr	r1, [r7, #16]
 8005160:	0148      	lsls	r0, r1, #5
 8005162:	6979      	ldr	r1, [r7, #20]
 8005164:	4401      	add	r1, r0
 8005166:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800516a:	4313      	orrs	r3, r2
 800516c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d10d      	bne.n	8005190 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	68d9      	ldr	r1, [r3, #12]
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	015a      	lsls	r2, r3, #5
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	4413      	add	r3, r2
 8005188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800518c:	460a      	mov	r2, r1
 800518e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	015a      	lsls	r2, r3, #5
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	4413      	add	r3, r2
 8005198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	0151      	lsls	r1, r2, #5
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	440a      	add	r2, r1
 80051a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051aa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80051ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	371c      	adds	r7, #28
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr

080051be <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80051be:	b480      	push	{r7}
 80051c0:	b089      	sub	sp, #36	; 0x24
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	60f8      	str	r0, [r7, #12]
 80051c6:	60b9      	str	r1, [r7, #8]
 80051c8:	4611      	mov	r1, r2
 80051ca:	461a      	mov	r2, r3
 80051cc:	460b      	mov	r3, r1
 80051ce:	71fb      	strb	r3, [r7, #7]
 80051d0:	4613      	mov	r3, r2
 80051d2:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80051dc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d11a      	bne.n	800521a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80051e4:	88bb      	ldrh	r3, [r7, #4]
 80051e6:	3303      	adds	r3, #3
 80051e8:	089b      	lsrs	r3, r3, #2
 80051ea:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80051ec:	2300      	movs	r3, #0
 80051ee:	61bb      	str	r3, [r7, #24]
 80051f0:	e00f      	b.n	8005212 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80051f2:	79fb      	ldrb	r3, [r7, #7]
 80051f4:	031a      	lsls	r2, r3, #12
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051fe:	461a      	mov	r2, r3
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	3304      	adds	r3, #4
 800520a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	3301      	adds	r3, #1
 8005210:	61bb      	str	r3, [r7, #24]
 8005212:	69ba      	ldr	r2, [r7, #24]
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	429a      	cmp	r2, r3
 8005218:	d3eb      	bcc.n	80051f2 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3724      	adds	r7, #36	; 0x24
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005228:	b480      	push	{r7}
 800522a:	b089      	sub	sp, #36	; 0x24
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	4613      	mov	r3, r2
 8005234:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800523e:	88fb      	ldrh	r3, [r7, #6]
 8005240:	3303      	adds	r3, #3
 8005242:	089b      	lsrs	r3, r3, #2
 8005244:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005246:	2300      	movs	r3, #0
 8005248:	61bb      	str	r3, [r7, #24]
 800524a:	e00b      	b.n	8005264 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	601a      	str	r2, [r3, #0]
    pDest++;
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	3304      	adds	r3, #4
 800525c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	3301      	adds	r3, #1
 8005262:	61bb      	str	r3, [r7, #24]
 8005264:	69ba      	ldr	r2, [r7, #24]
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	429a      	cmp	r2, r3
 800526a:	d3ef      	bcc.n	800524c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800526c:	69fb      	ldr	r3, [r7, #28]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3724      	adds	r7, #36	; 0x24
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800527a:	b480      	push	{r7}
 800527c:	b085      	sub	sp, #20
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
 8005282:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	785b      	ldrb	r3, [r3, #1]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d12c      	bne.n	80052f0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	015a      	lsls	r2, r3, #5
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	4413      	add	r3, r2
 800529e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	db12      	blt.n	80052ce <USB_EPSetStall+0x54>
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00f      	beq.n	80052ce <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	0151      	lsls	r1, r2, #5
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	440a      	add	r2, r1
 80052c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052c8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052cc:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	0151      	lsls	r1, r2, #5
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	440a      	add	r2, r1
 80052e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	e02b      	b.n	8005348 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	015a      	lsls	r2, r3, #5
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	4413      	add	r3, r2
 80052f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	db12      	blt.n	8005328 <USB_EPSetStall+0xae>
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00f      	beq.n	8005328 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	015a      	lsls	r2, r3, #5
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	4413      	add	r3, r2
 8005310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68ba      	ldr	r2, [r7, #8]
 8005318:	0151      	lsls	r1, r2, #5
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	440a      	add	r2, r1
 800531e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005322:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005326:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	015a      	lsls	r2, r3, #5
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	4413      	add	r3, r2
 8005330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	0151      	lsls	r1, r2, #5
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	440a      	add	r2, r1
 800533e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005342:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005346:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3714      	adds	r7, #20
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005356:	b480      	push	{r7}
 8005358:	b085      	sub	sp, #20
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
 800535e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	785b      	ldrb	r3, [r3, #1]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d128      	bne.n	80053c4 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	015a      	lsls	r2, r3, #5
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	4413      	add	r3, r2
 800537a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68ba      	ldr	r2, [r7, #8]
 8005382:	0151      	lsls	r1, r2, #5
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	440a      	add	r2, r1
 8005388:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800538c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005390:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	78db      	ldrb	r3, [r3, #3]
 8005396:	2b03      	cmp	r3, #3
 8005398:	d003      	beq.n	80053a2 <USB_EPClearStall+0x4c>
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	78db      	ldrb	r3, [r3, #3]
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d138      	bne.n	8005414 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	015a      	lsls	r2, r3, #5
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	4413      	add	r3, r2
 80053aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	0151      	lsls	r1, r2, #5
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	440a      	add	r2, r1
 80053b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053c0:	6013      	str	r3, [r2, #0]
 80053c2:	e027      	b.n	8005414 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	015a      	lsls	r2, r3, #5
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	4413      	add	r3, r2
 80053cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68ba      	ldr	r2, [r7, #8]
 80053d4:	0151      	lsls	r1, r2, #5
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	440a      	add	r2, r1
 80053da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053e2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	78db      	ldrb	r3, [r3, #3]
 80053e8:	2b03      	cmp	r3, #3
 80053ea:	d003      	beq.n	80053f4 <USB_EPClearStall+0x9e>
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	78db      	ldrb	r3, [r3, #3]
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d10f      	bne.n	8005414 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	015a      	lsls	r2, r3, #5
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	4413      	add	r3, r2
 80053fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	0151      	lsls	r1, r2, #5
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	440a      	add	r2, r1
 800540a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800540e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005412:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3714      	adds	r7, #20
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005422:	b480      	push	{r7}
 8005424:	b085      	sub	sp, #20
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
 800542a:	460b      	mov	r3, r1
 800542c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005440:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005444:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005456:	68f9      	ldr	r1, [r7, #12]
 8005458:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800545c:	4313      	orrs	r3, r2
 800545e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800546e:	b480      	push	{r7}
 8005470:	b085      	sub	sp, #20
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005488:	f023 0303 	bic.w	r3, r3, #3
 800548c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800549c:	f023 0302 	bic.w	r3, r3, #2
 80054a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3714      	adds	r7, #20
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80054ca:	f023 0303 	bic.w	r3, r3, #3
 80054ce:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054de:	f043 0302 	orr.w	r3, r3, #2
 80054e2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3714      	adds	r7, #20
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80054f2:	b480      	push	{r7}
 80054f4:	b085      	sub	sp, #20
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	4013      	ands	r3, r2
 8005508:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800550a:	68fb      	ldr	r3, [r7, #12]
}
 800550c:	4618      	mov	r0, r3
 800550e:	3714      	adds	r7, #20
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	4013      	ands	r3, r2
 800553a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	0c1b      	lsrs	r3, r3, #16
}
 8005540:	4618      	mov	r0, r3
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005568:	69db      	ldr	r3, [r3, #28]
 800556a:	68ba      	ldr	r2, [r7, #8]
 800556c:	4013      	ands	r3, r2
 800556e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	b29b      	uxth	r3, r3
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	460b      	mov	r3, r1
 800558a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005590:	78fb      	ldrb	r3, [r7, #3]
 8005592:	015a      	lsls	r2, r3, #5
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	4413      	add	r3, r2
 8005598:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	68ba      	ldr	r2, [r7, #8]
 80055aa:	4013      	ands	r3, r2
 80055ac:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80055ae:	68bb      	ldr	r3, [r7, #8]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80055bc:	b480      	push	{r7}
 80055be:	b087      	sub	sp, #28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	460b      	mov	r3, r1
 80055c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055de:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80055e0:	78fb      	ldrb	r3, [r7, #3]
 80055e2:	f003 030f 	and.w	r3, r3, #15
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	fa22 f303 	lsr.w	r3, r2, r3
 80055ec:	01db      	lsls	r3, r3, #7
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	693a      	ldr	r2, [r7, #16]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80055f6:	78fb      	ldrb	r3, [r7, #3]
 80055f8:	015a      	lsls	r2, r3, #5
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	4413      	add	r3, r2
 80055fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	4013      	ands	r3, r2
 8005608:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800560a:	68bb      	ldr	r3, [r7, #8]
}
 800560c:	4618      	mov	r0, r3
 800560e:	371c      	adds	r7, #28
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	695b      	ldr	r3, [r3, #20]
 8005624:	f003 0301 	and.w	r3, r3, #1
}
 8005628:	4618      	mov	r0, r3
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800564e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005652:	f023 0307 	bic.w	r3, r3, #7
 8005656:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800566a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
	...

0800567c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	460b      	mov	r3, r1
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	333c      	adds	r3, #60	; 0x3c
 8005692:	3304      	adds	r3, #4
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	4a26      	ldr	r2, [pc, #152]	; (8005734 <USB_EP0_OutStart+0xb8>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d90a      	bls.n	80056b6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80056ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056b0:	d101      	bne.n	80056b6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80056b2:	2300      	movs	r3, #0
 80056b4:	e037      	b.n	8005726 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056bc:	461a      	mov	r2, r3
 80056be:	2300      	movs	r3, #0
 80056c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056e4:	f043 0318 	orr.w	r3, r3, #24
 80056e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056f8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80056fc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80056fe:	7afb      	ldrb	r3, [r7, #11]
 8005700:	2b01      	cmp	r3, #1
 8005702:	d10f      	bne.n	8005724 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800570a:	461a      	mov	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800571e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005722:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	4f54300a 	.word	0x4f54300a

08005738 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005740:	2300      	movs	r3, #0
 8005742:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	3301      	adds	r3, #1
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	4a13      	ldr	r2, [pc, #76]	; (800579c <USB_CoreReset+0x64>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d901      	bls.n	8005756 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e01b      	b.n	800578e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	2b00      	cmp	r3, #0
 800575c:	daf2      	bge.n	8005744 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	f043 0201 	orr.w	r2, r3, #1
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	3301      	adds	r3, #1
 8005772:	60fb      	str	r3, [r7, #12]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	4a09      	ldr	r2, [pc, #36]	; (800579c <USB_CoreReset+0x64>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d901      	bls.n	8005780 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e006      	b.n	800578e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b01      	cmp	r3, #1
 800578a:	d0f0      	beq.n	800576e <USB_CoreReset+0x36>

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	00030d40 	.word	0x00030d40

080057a0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	460b      	mov	r3, r1
 80057aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80057ac:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80057b0:	f002 f8d6 	bl	8007960 <malloc>
 80057b4:	4603      	mov	r3, r0
 80057b6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d105      	bne.n	80057ca <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80057c6:	2302      	movs	r3, #2
 80057c8:	e066      	b.n	8005898 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	7c1b      	ldrb	r3, [r3, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d119      	bne.n	800580e <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80057da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057de:	2202      	movs	r2, #2
 80057e0:	2181      	movs	r1, #129	; 0x81
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f001 ff43 	bl	800766e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80057ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057f2:	2202      	movs	r2, #2
 80057f4:	2101      	movs	r1, #1
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f001 ff39 	bl	800766e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2210      	movs	r2, #16
 8005808:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800580c:	e016      	b.n	800583c <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800580e:	2340      	movs	r3, #64	; 0x40
 8005810:	2202      	movs	r2, #2
 8005812:	2181      	movs	r1, #129	; 0x81
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f001 ff2a 	bl	800766e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005820:	2340      	movs	r3, #64	; 0x40
 8005822:	2202      	movs	r2, #2
 8005824:	2101      	movs	r1, #1
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f001 ff21 	bl	800766e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2210      	movs	r2, #16
 8005838:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800583c:	2308      	movs	r3, #8
 800583e:	2203      	movs	r2, #3
 8005840:	2182      	movs	r1, #130	; 0x82
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f001 ff13 	bl	800766e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	7c1b      	ldrb	r3, [r3, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d109      	bne.n	8005886 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005878:	f44f 7300 	mov.w	r3, #512	; 0x200
 800587c:	2101      	movs	r1, #1
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f001 ffe4 	bl	800784c <USBD_LL_PrepareReceive>
 8005884:	e007      	b.n	8005896 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800588c:	2340      	movs	r3, #64	; 0x40
 800588e:	2101      	movs	r1, #1
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f001 ffdb 	bl	800784c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	460b      	mov	r3, r1
 80058aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 80058ac:	2300      	movs	r3, #0
 80058ae:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80058b0:	2181      	movs	r1, #129	; 0x81
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f001 ff01 	bl	80076ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80058be:	2101      	movs	r1, #1
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f001 fefa 	bl	80076ba <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80058ce:	2182      	movs	r1, #130	; 0x82
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f001 fef2 	bl	80076ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00e      	beq.n	800590e <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005900:	4618      	mov	r0, r3
 8005902:	f002 f835 	bl	8007970 <free>
    pdev->pClassData = NULL;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800590e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005928:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800592a:	2300      	movs	r3, #0
 800592c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8005932:	2300      	movs	r3, #0
 8005934:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800593e:	2b00      	cmp	r3, #0
 8005940:	d03a      	beq.n	80059b8 <USBD_CDC_Setup+0xa0>
 8005942:	2b20      	cmp	r3, #32
 8005944:	f040 8097 	bne.w	8005a76 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	88db      	ldrh	r3, [r3, #6]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d029      	beq.n	80059a4 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	b25b      	sxtb	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	da11      	bge.n	800597e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	683a      	ldr	r2, [r7, #0]
 8005964:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8005966:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005968:	683a      	ldr	r2, [r7, #0]
 800596a:	88d2      	ldrh	r2, [r2, #6]
 800596c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800596e:	6939      	ldr	r1, [r7, #16]
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	88db      	ldrh	r3, [r3, #6]
 8005974:	461a      	mov	r2, r3
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f001 fa6d 	bl	8006e56 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800597c:	e082      	b.n	8005a84 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	785a      	ldrb	r2, [r3, #1]
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	88db      	ldrh	r3, [r3, #6]
 800598c:	b2da      	uxtb	r2, r3
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005994:	6939      	ldr	r1, [r7, #16]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	88db      	ldrh	r3, [r3, #6]
 800599a:	461a      	mov	r2, r3
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f001 fa86 	bl	8006eae <USBD_CtlPrepareRx>
    break;
 80059a2:	e06f      	b.n	8005a84 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	683a      	ldr	r2, [r7, #0]
 80059ae:	7850      	ldrb	r0, [r2, #1]
 80059b0:	2200      	movs	r2, #0
 80059b2:	6839      	ldr	r1, [r7, #0]
 80059b4:	4798      	blx	r3
    break;
 80059b6:	e065      	b.n	8005a84 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	785b      	ldrb	r3, [r3, #1]
 80059bc:	2b0b      	cmp	r3, #11
 80059be:	d84f      	bhi.n	8005a60 <USBD_CDC_Setup+0x148>
 80059c0:	a201      	add	r2, pc, #4	; (adr r2, 80059c8 <USBD_CDC_Setup+0xb0>)
 80059c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c6:	bf00      	nop
 80059c8:	080059f9 	.word	0x080059f9
 80059cc:	08005a6f 	.word	0x08005a6f
 80059d0:	08005a61 	.word	0x08005a61
 80059d4:	08005a61 	.word	0x08005a61
 80059d8:	08005a61 	.word	0x08005a61
 80059dc:	08005a61 	.word	0x08005a61
 80059e0:	08005a61 	.word	0x08005a61
 80059e4:	08005a61 	.word	0x08005a61
 80059e8:	08005a61 	.word	0x08005a61
 80059ec:	08005a61 	.word	0x08005a61
 80059f0:	08005a21 	.word	0x08005a21
 80059f4:	08005a49 	.word	0x08005a49
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059fe:	2b03      	cmp	r3, #3
 8005a00:	d107      	bne.n	8005a12 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005a02:	f107 030c 	add.w	r3, r7, #12
 8005a06:	2202      	movs	r2, #2
 8005a08:	4619      	mov	r1, r3
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f001 fa23 	bl	8006e56 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8005a10:	e030      	b.n	8005a74 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8005a12:	6839      	ldr	r1, [r7, #0]
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f001 f9ad 	bl	8006d74 <USBD_CtlError>
        ret = USBD_FAIL;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	75fb      	strb	r3, [r7, #23]
      break;
 8005a1e:	e029      	b.n	8005a74 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a26:	2b03      	cmp	r3, #3
 8005a28:	d107      	bne.n	8005a3a <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005a2a:	f107 030f 	add.w	r3, r7, #15
 8005a2e:	2201      	movs	r2, #1
 8005a30:	4619      	mov	r1, r3
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f001 fa0f 	bl	8006e56 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8005a38:	e01c      	b.n	8005a74 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8005a3a:	6839      	ldr	r1, [r7, #0]
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f001 f999 	bl	8006d74 <USBD_CtlError>
        ret = USBD_FAIL;
 8005a42:	2303      	movs	r3, #3
 8005a44:	75fb      	strb	r3, [r7, #23]
      break;
 8005a46:	e015      	b.n	8005a74 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a4e:	2b03      	cmp	r3, #3
 8005a50:	d00f      	beq.n	8005a72 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8005a52:	6839      	ldr	r1, [r7, #0]
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f001 f98d 	bl	8006d74 <USBD_CtlError>
        ret = USBD_FAIL;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005a5e:	e008      	b.n	8005a72 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8005a60:	6839      	ldr	r1, [r7, #0]
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f001 f986 	bl	8006d74 <USBD_CtlError>
      ret = USBD_FAIL;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	75fb      	strb	r3, [r7, #23]
      break;
 8005a6c:	e002      	b.n	8005a74 <USBD_CDC_Setup+0x15c>
      break;
 8005a6e:	bf00      	nop
 8005a70:	e008      	b.n	8005a84 <USBD_CDC_Setup+0x16c>
      break;
 8005a72:	bf00      	nop
    }
    break;
 8005a74:	e006      	b.n	8005a84 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8005a76:	6839      	ldr	r1, [r7, #0]
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f001 f97b 	bl	8006d74 <USBD_CtlError>
    ret = USBD_FAIL;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	75fb      	strb	r3, [r7, #23]
    break;
 8005a82:	bf00      	nop
  }

  return (uint8_t)ret;
 8005a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop

08005a90 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	460b      	mov	r3, r1
 8005a9a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8005aa2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e049      	b.n	8005b46 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ab8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005aba:	78fa      	ldrb	r2, [r7, #3]
 8005abc:	6879      	ldr	r1, [r7, #4]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	440b      	add	r3, r1
 8005ac8:	3318      	adds	r3, #24
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d029      	beq.n	8005b24 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005ad0:	78fa      	ldrb	r2, [r7, #3]
 8005ad2:	6879      	ldr	r1, [r7, #4]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	4413      	add	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	440b      	add	r3, r1
 8005ade:	3318      	adds	r3, #24
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	78f9      	ldrb	r1, [r7, #3]
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	00db      	lsls	r3, r3, #3
 8005aea:	1a5b      	subs	r3, r3, r1
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	4403      	add	r3, r0
 8005af0:	3344      	adds	r3, #68	; 0x44
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	fbb2 f1f3 	udiv	r1, r2, r3
 8005af8:	fb03 f301 	mul.w	r3, r3, r1
 8005afc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d110      	bne.n	8005b24 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8005b02:	78fa      	ldrb	r2, [r7, #3]
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	4613      	mov	r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	4413      	add	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	440b      	add	r3, r1
 8005b10:	3318      	adds	r3, #24
 8005b12:	2200      	movs	r2, #0
 8005b14:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005b16:	78f9      	ldrb	r1, [r7, #3]
 8005b18:	2300      	movs	r3, #0
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f001 fe74 	bl	800780a <USBD_LL_Transmit>
 8005b22:	e00f      	b.n	8005b44 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005b40:	78fa      	ldrb	r2, [r7, #3]
 8005b42:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}

08005b4e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b084      	sub	sp, #16
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	460b      	mov	r3, r1
 8005b58:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b60:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e015      	b.n	8005b9c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005b70:	78fb      	ldrb	r3, [r7, #3]
 8005b72:	4619      	mov	r1, r3
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f001 fe8a 	bl	800788e <USBD_LL_GetRxDataSize>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005b96:	4611      	mov	r1, r2
 8005b98:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005bb2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d015      	beq.n	8005bea <USBD_CDC_EP0_RxReady+0x46>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005bc4:	2bff      	cmp	r3, #255	; 0xff
 8005bc6:	d010      	beq.n	8005bea <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8005bd6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005bde:	b292      	uxth	r2, r2
 8005be0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	22ff      	movs	r2, #255	; 0xff
 8005be6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2243      	movs	r2, #67	; 0x43
 8005c00:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8005c02:	4b03      	ldr	r3, [pc, #12]	; (8005c10 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr
 8005c10:	20000098 	.word	0x20000098

08005c14 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2243      	movs	r2, #67	; 0x43
 8005c20:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8005c22:	4b03      	ldr	r3, [pc, #12]	; (8005c30 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr
 8005c30:	20000054 	.word	0x20000054

08005c34 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2243      	movs	r2, #67	; 0x43
 8005c40:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8005c42:	4b03      	ldr	r3, [pc, #12]	; (8005c50 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr
 8005c50:	200000dc 	.word	0x200000dc

08005c54 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	220a      	movs	r2, #10
 8005c60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005c62:	4b03      	ldr	r3, [pc, #12]	; (8005c70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	20000010 	.word	0x20000010

08005c74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d101      	bne.n	8005c88 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e004      	b.n	8005c92 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	683a      	ldr	r2, [r7, #0]
 8005c8c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b087      	sub	sp, #28
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	60f8      	str	r0, [r7, #12]
 8005ca6:	60b9      	str	r1, [r7, #8]
 8005ca8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005cb0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	371c      	adds	r7, #28
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ce0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	683a      	ldr	r2, [r7, #0]
 8005ce6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3714      	adds	r7, #20
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005d06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e016      	b.n	8005d44 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	7c1b      	ldrb	r3, [r3, #16]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d109      	bne.n	8005d32 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005d24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d28:	2101      	movs	r1, #1
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f001 fd8e 	bl	800784c <USBD_LL_PrepareReceive>
 8005d30:	e007      	b.n	8005d42 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005d38:	2340      	movs	r3, #64	; 0x40
 8005d3a:	2101      	movs	r1, #1
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f001 fd85 	bl	800784c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	4613      	mov	r3, r2
 8005d58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d101      	bne.n	8005d64 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e025      	b.n	8005db0 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d003      	beq.n	8005d96 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	68ba      	ldr	r2, [r7, #8]
 8005d92:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	79fa      	ldrb	r2, [r7, #7]
 8005da2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f001 fbfb 	bl	80075a0 <USBD_LL_Init>
 8005daa:	4603      	mov	r3, r0
 8005dac:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3718      	adds	r7, #24
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e010      	b.n	8005df2 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de0:	f107 020e 	add.w	r2, r7, #14
 8005de4:	4610      	mov	r0, r2
 8005de6:	4798      	blx	r3
 8005de8:	4602      	mov	r2, r0
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b082      	sub	sp, #8
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f001 fc18 	bl	8007638 <USBD_LL_Start>
 8005e08:	4603      	mov	r3, r0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	460b      	mov	r3, r1
 8005e32:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005e34:	2303      	movs	r3, #3
 8005e36:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d009      	beq.n	8005e56 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	78fa      	ldrb	r2, [r7, #3]
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	4798      	blx	r3
 8005e52:	4603      	mov	r3, r0
 8005e54:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	460b      	mov	r3, r1
 8005e6a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d007      	beq.n	8005e86 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	78fa      	ldrb	r2, [r7, #3]
 8005e80:	4611      	mov	r1, r2
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	4798      	blx	r3
  }

  return USBD_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3708      	adds	r7, #8
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005ea0:	6839      	ldr	r1, [r7, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 ff2c 	bl	8006d00 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005ec4:	f003 031f 	and.w	r3, r3, #31
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d00e      	beq.n	8005eea <USBD_LL_SetupStage+0x5a>
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d302      	bcc.n	8005ed6 <USBD_LL_SetupStage+0x46>
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d014      	beq.n	8005efe <USBD_LL_SetupStage+0x6e>
 8005ed4:	e01d      	b.n	8005f12 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005edc:	4619      	mov	r1, r3
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 fa18 	bl	8006314 <USBD_StdDevReq>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ee8:	e020      	b.n	8005f2c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 fa7c 	bl	80063f0 <USBD_StdItfReq>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	73fb      	strb	r3, [r7, #15]
      break;
 8005efc:	e016      	b.n	8005f2c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005f04:	4619      	mov	r1, r3
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 fab8 	bl	800647c <USBD_StdEPReq>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f10:	e00c      	b.n	8005f2c <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005f18:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	4619      	mov	r1, r3
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f001 fbe9 	bl	80076f8 <USBD_LL_StallEP>
 8005f26:	4603      	mov	r3, r0
 8005f28:	73fb      	strb	r3, [r7, #15]
      break;
 8005f2a:	bf00      	nop
  }

  return ret;
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b086      	sub	sp, #24
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	60f8      	str	r0, [r7, #12]
 8005f3e:	460b      	mov	r3, r1
 8005f40:	607a      	str	r2, [r7, #4]
 8005f42:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005f44:	7afb      	ldrb	r3, [r7, #11]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d137      	bne.n	8005fba <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005f50:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d14a      	bne.n	8005ff2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	689a      	ldr	r2, [r3, #8]
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d913      	bls.n	8005f90 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	1ad2      	subs	r2, r2, r3
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	68da      	ldr	r2, [r3, #12]
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	bf28      	it	cs
 8005f82:	4613      	movcs	r3, r2
 8005f84:	461a      	mov	r2, r3
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 ffad 	bl	8006ee8 <USBD_CtlContinueRx>
 8005f8e:	e030      	b.n	8005ff2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00a      	beq.n	8005fb2 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d105      	bne.n	8005fb2 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 ffa9 	bl	8006f0a <USBD_CtlSendStatus>
 8005fb8:	e01b      	b.n	8005ff2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d013      	beq.n	8005fee <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005fcc:	2b03      	cmp	r3, #3
 8005fce:	d10e      	bne.n	8005fee <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	7afa      	ldrb	r2, [r7, #11]
 8005fda:	4611      	mov	r1, r2
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	4798      	blx	r3
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8005fe4:	7dfb      	ldrb	r3, [r7, #23]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8005fea:	7dfb      	ldrb	r3, [r7, #23]
 8005fec:	e002      	b.n	8005ff4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e000      	b.n	8005ff4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3718      	adds	r7, #24
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b086      	sub	sp, #24
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	460b      	mov	r3, r1
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800600a:	7afb      	ldrb	r3, [r7, #11]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d16a      	bne.n	80060e6 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	3314      	adds	r3, #20
 8006014:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800601c:	2b02      	cmp	r3, #2
 800601e:	d155      	bne.n	80060cc <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	429a      	cmp	r2, r3
 800602a:	d914      	bls.n	8006056 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	1ad2      	subs	r2, r2, r3
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	461a      	mov	r2, r3
 8006040:	6879      	ldr	r1, [r7, #4]
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 ff22 	bl	8006e8c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006048:	2300      	movs	r3, #0
 800604a:	2200      	movs	r2, #0
 800604c:	2100      	movs	r1, #0
 800604e:	68f8      	ldr	r0, [r7, #12]
 8006050:	f001 fbfc 	bl	800784c <USBD_LL_PrepareReceive>
 8006054:	e03a      	b.n	80060cc <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	68da      	ldr	r2, [r3, #12]
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	429a      	cmp	r2, r3
 8006060:	d11c      	bne.n	800609c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	685a      	ldr	r2, [r3, #4]
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800606a:	429a      	cmp	r2, r3
 800606c:	d316      	bcc.n	800609c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006078:	429a      	cmp	r2, r3
 800607a:	d20f      	bcs.n	800609c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800607c:	2200      	movs	r2, #0
 800607e:	2100      	movs	r1, #0
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f000 ff03 	bl	8006e8c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800608e:	2300      	movs	r3, #0
 8006090:	2200      	movs	r2, #0
 8006092:	2100      	movs	r1, #0
 8006094:	68f8      	ldr	r0, [r7, #12]
 8006096:	f001 fbd9 	bl	800784c <USBD_LL_PrepareReceive>
 800609a:	e017      	b.n	80060cc <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00a      	beq.n	80060be <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80060ae:	2b03      	cmp	r3, #3
 80060b0:	d105      	bne.n	80060be <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80060be:	2180      	movs	r1, #128	; 0x80
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f001 fb19 	bl	80076f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 ff32 	bl	8006f30 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d123      	bne.n	800611e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7ff fe9b 	bl	8005e12 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80060e4:	e01b      	b.n	800611e <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d013      	beq.n	800611a <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80060f8:	2b03      	cmp	r3, #3
 80060fa:	d10e      	bne.n	800611a <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	7afa      	ldrb	r2, [r7, #11]
 8006106:	4611      	mov	r1, r2
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	4798      	blx	r3
 800610c:	4603      	mov	r3, r0
 800610e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8006110:	7dfb      	ldrb	r3, [r7, #23]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d003      	beq.n	800611e <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8006116:	7dfb      	ldrb	r3, [r7, #23]
 8006118:	e002      	b.n	8006120 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800611a:	2303      	movs	r3, #3
 800611c:	e000      	b.n	8006120 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3718      	adds	r7, #24
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006154:	2b00      	cmp	r3, #0
 8006156:	d009      	beq.n	800616c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	6852      	ldr	r2, [r2, #4]
 8006164:	b2d2      	uxtb	r2, r2
 8006166:	4611      	mov	r1, r2
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800616c:	2340      	movs	r3, #64	; 0x40
 800616e:	2200      	movs	r2, #0
 8006170:	2100      	movs	r1, #0
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f001 fa7b 	bl	800766e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2240      	movs	r2, #64	; 0x40
 8006184:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006188:	2340      	movs	r3, #64	; 0x40
 800618a:	2200      	movs	r2, #0
 800618c:	2180      	movs	r1, #128	; 0x80
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f001 fa6d 	bl	800766e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2240      	movs	r2, #64	; 0x40
 800619e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80061aa:	b480      	push	{r7}
 80061ac:	b083      	sub	sp, #12
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	6078      	str	r0, [r7, #4]
 80061b2:	460b      	mov	r3, r1
 80061b4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	78fa      	ldrb	r2, [r7, #3]
 80061ba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2204      	movs	r2, #4
 80061e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006202:	2b04      	cmp	r3, #4
 8006204:	d105      	bne.n	8006212 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006212:	2300      	movs	r3, #0
}
 8006214:	4618      	mov	r0, r3
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800622e:	2b03      	cmp	r3, #3
 8006230:	d10b      	bne.n	800624a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d005      	beq.n	800624a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3708      	adds	r7, #8
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	460b      	mov	r3, r1
 800625e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr

0800626e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800626e:	b480      	push	{r7}
 8006270:	b083      	sub	sp, #12
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
 8006276:	460b      	mov	r3, r1
 8006278:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800627a:	2300      	movs	r3, #0
}
 800627c:	4618      	mov	r0, r3
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b082      	sub	sp, #8
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d009      	beq.n	80062cc <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	6852      	ldr	r2, [r2, #4]
 80062c4:	b2d2      	uxtb	r2, r2
 80062c6:	4611      	mov	r1, r2
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	4798      	blx	r3
  }

  return USBD_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3708      	adds	r7, #8
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80062d6:	b480      	push	{r7}
 80062d8:	b087      	sub	sp, #28
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	3301      	adds	r3, #1
 80062ec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80062f4:	8a3b      	ldrh	r3, [r7, #16]
 80062f6:	021b      	lsls	r3, r3, #8
 80062f8:	b21a      	sxth	r2, r3
 80062fa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80062fe:	4313      	orrs	r3, r2
 8006300:	b21b      	sxth	r3, r3
 8006302:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006304:	89fb      	ldrh	r3, [r7, #14]
}
 8006306:	4618      	mov	r0, r3
 8006308:	371c      	adds	r7, #28
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
	...

08006314 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800631e:	2300      	movs	r3, #0
 8006320:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800632a:	2b20      	cmp	r3, #32
 800632c:	d004      	beq.n	8006338 <USBD_StdDevReq+0x24>
 800632e:	2b40      	cmp	r3, #64	; 0x40
 8006330:	d002      	beq.n	8006338 <USBD_StdDevReq+0x24>
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00a      	beq.n	800634c <USBD_StdDevReq+0x38>
 8006336:	e050      	b.n	80063da <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	6839      	ldr	r1, [r7, #0]
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	4798      	blx	r3
 8006346:	4603      	mov	r3, r0
 8006348:	73fb      	strb	r3, [r7, #15]
    break;
 800634a:	e04b      	b.n	80063e4 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	785b      	ldrb	r3, [r3, #1]
 8006350:	2b09      	cmp	r3, #9
 8006352:	d83c      	bhi.n	80063ce <USBD_StdDevReq+0xba>
 8006354:	a201      	add	r2, pc, #4	; (adr r2, 800635c <USBD_StdDevReq+0x48>)
 8006356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635a:	bf00      	nop
 800635c:	080063b1 	.word	0x080063b1
 8006360:	080063c5 	.word	0x080063c5
 8006364:	080063cf 	.word	0x080063cf
 8006368:	080063bb 	.word	0x080063bb
 800636c:	080063cf 	.word	0x080063cf
 8006370:	0800638f 	.word	0x0800638f
 8006374:	08006385 	.word	0x08006385
 8006378:	080063cf 	.word	0x080063cf
 800637c:	080063a7 	.word	0x080063a7
 8006380:	08006399 	.word	0x08006399
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8006384:	6839      	ldr	r1, [r7, #0]
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f9ce 	bl	8006728 <USBD_GetDescriptor>
      break;
 800638c:	e024      	b.n	80063d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800638e:	6839      	ldr	r1, [r7, #0]
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 fb33 	bl	80069fc <USBD_SetAddress>
      break;
 8006396:	e01f      	b.n	80063d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8006398:	6839      	ldr	r1, [r7, #0]
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 fb70 	bl	8006a80 <USBD_SetConfig>
 80063a0:	4603      	mov	r3, r0
 80063a2:	73fb      	strb	r3, [r7, #15]
      break;
 80063a4:	e018      	b.n	80063d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 80063a6:	6839      	ldr	r1, [r7, #0]
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 fc0d 	bl	8006bc8 <USBD_GetConfig>
      break;
 80063ae:	e013      	b.n	80063d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80063b0:	6839      	ldr	r1, [r7, #0]
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 fc3c 	bl	8006c30 <USBD_GetStatus>
      break;
 80063b8:	e00e      	b.n	80063d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80063ba:	6839      	ldr	r1, [r7, #0]
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 fc6a 	bl	8006c96 <USBD_SetFeature>
      break;
 80063c2:	e009      	b.n	80063d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80063c4:	6839      	ldr	r1, [r7, #0]
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fc79 	bl	8006cbe <USBD_ClrFeature>
      break;
 80063cc:	e004      	b.n	80063d8 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80063ce:	6839      	ldr	r1, [r7, #0]
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 fccf 	bl	8006d74 <USBD_CtlError>
      break;
 80063d6:	bf00      	nop
    }
    break;
 80063d8:	e004      	b.n	80063e4 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80063da:	6839      	ldr	r1, [r7, #0]
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 fcc9 	bl	8006d74 <USBD_CtlError>
    break;
 80063e2:	bf00      	nop
  }

  return ret;
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop

080063f0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80063fa:	2300      	movs	r3, #0
 80063fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006406:	2b20      	cmp	r3, #32
 8006408:	d003      	beq.n	8006412 <USBD_StdItfReq+0x22>
 800640a:	2b40      	cmp	r3, #64	; 0x40
 800640c:	d001      	beq.n	8006412 <USBD_StdItfReq+0x22>
 800640e:	2b00      	cmp	r3, #0
 8006410:	d12a      	bne.n	8006468 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006418:	3b01      	subs	r3, #1
 800641a:	2b02      	cmp	r3, #2
 800641c:	d81d      	bhi.n	800645a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	889b      	ldrh	r3, [r3, #4]
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2b01      	cmp	r3, #1
 8006426:	d813      	bhi.n	8006450 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	6839      	ldr	r1, [r7, #0]
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	4798      	blx	r3
 8006436:	4603      	mov	r3, r0
 8006438:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	88db      	ldrh	r3, [r3, #6]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d110      	bne.n	8006464 <USBD_StdItfReq+0x74>
 8006442:	7bfb      	ldrb	r3, [r7, #15]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10d      	bne.n	8006464 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fd5e 	bl	8006f0a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800644e:	e009      	b.n	8006464 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8006450:	6839      	ldr	r1, [r7, #0]
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 fc8e 	bl	8006d74 <USBD_CtlError>
      break;
 8006458:	e004      	b.n	8006464 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800645a:	6839      	ldr	r1, [r7, #0]
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 fc89 	bl	8006d74 <USBD_CtlError>
      break;
 8006462:	e000      	b.n	8006466 <USBD_StdItfReq+0x76>
      break;
 8006464:	bf00      	nop
    }
    break;
 8006466:	e004      	b.n	8006472 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8006468:	6839      	ldr	r1, [r7, #0]
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fc82 	bl	8006d74 <USBD_CtlError>
    break;
 8006470:	bf00      	nop
  }

  return ret;
 8006472:	7bfb      	ldrb	r3, [r7, #15]
}
 8006474:	4618      	mov	r0, r3
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	889b      	ldrh	r3, [r3, #4]
 800648e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006498:	2b20      	cmp	r3, #32
 800649a:	d004      	beq.n	80064a6 <USBD_StdEPReq+0x2a>
 800649c:	2b40      	cmp	r3, #64	; 0x40
 800649e:	d002      	beq.n	80064a6 <USBD_StdEPReq+0x2a>
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00a      	beq.n	80064ba <USBD_StdEPReq+0x3e>
 80064a4:	e135      	b.n	8006712 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	6839      	ldr	r1, [r7, #0]
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	4798      	blx	r3
 80064b4:	4603      	mov	r3, r0
 80064b6:	73fb      	strb	r3, [r7, #15]
    break;
 80064b8:	e130      	b.n	800671c <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	785b      	ldrb	r3, [r3, #1]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d03e      	beq.n	8006540 <USBD_StdEPReq+0xc4>
 80064c2:	2b03      	cmp	r3, #3
 80064c4:	d002      	beq.n	80064cc <USBD_StdEPReq+0x50>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d077      	beq.n	80065ba <USBD_StdEPReq+0x13e>
 80064ca:	e11c      	b.n	8006706 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d002      	beq.n	80064dc <USBD_StdEPReq+0x60>
 80064d6:	2b03      	cmp	r3, #3
 80064d8:	d015      	beq.n	8006506 <USBD_StdEPReq+0x8a>
 80064da:	e02b      	b.n	8006534 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80064dc:	7bbb      	ldrb	r3, [r7, #14]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00c      	beq.n	80064fc <USBD_StdEPReq+0x80>
 80064e2:	7bbb      	ldrb	r3, [r7, #14]
 80064e4:	2b80      	cmp	r3, #128	; 0x80
 80064e6:	d009      	beq.n	80064fc <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80064e8:	7bbb      	ldrb	r3, [r7, #14]
 80064ea:	4619      	mov	r1, r3
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f001 f903 	bl	80076f8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80064f2:	2180      	movs	r1, #128	; 0x80
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f001 f8ff 	bl	80076f8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80064fa:	e020      	b.n	800653e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 80064fc:	6839      	ldr	r1, [r7, #0]
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 fc38 	bl	8006d74 <USBD_CtlError>
        break;
 8006504:	e01b      	b.n	800653e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	885b      	ldrh	r3, [r3, #2]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10e      	bne.n	800652c <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800650e:	7bbb      	ldrb	r3, [r7, #14]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00b      	beq.n	800652c <USBD_StdEPReq+0xb0>
 8006514:	7bbb      	ldrb	r3, [r7, #14]
 8006516:	2b80      	cmp	r3, #128	; 0x80
 8006518:	d008      	beq.n	800652c <USBD_StdEPReq+0xb0>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	88db      	ldrh	r3, [r3, #6]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d104      	bne.n	800652c <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8006522:	7bbb      	ldrb	r3, [r7, #14]
 8006524:	4619      	mov	r1, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f001 f8e6 	bl	80076f8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 fcec 	bl	8006f0a <USBD_CtlSendStatus>

        break;
 8006532:	e004      	b.n	800653e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8006534:	6839      	ldr	r1, [r7, #0]
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 fc1c 	bl	8006d74 <USBD_CtlError>
        break;
 800653c:	bf00      	nop
      }
      break;
 800653e:	e0e7      	b.n	8006710 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006546:	2b02      	cmp	r3, #2
 8006548:	d002      	beq.n	8006550 <USBD_StdEPReq+0xd4>
 800654a:	2b03      	cmp	r3, #3
 800654c:	d015      	beq.n	800657a <USBD_StdEPReq+0xfe>
 800654e:	e02d      	b.n	80065ac <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006550:	7bbb      	ldrb	r3, [r7, #14]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00c      	beq.n	8006570 <USBD_StdEPReq+0xf4>
 8006556:	7bbb      	ldrb	r3, [r7, #14]
 8006558:	2b80      	cmp	r3, #128	; 0x80
 800655a:	d009      	beq.n	8006570 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800655c:	7bbb      	ldrb	r3, [r7, #14]
 800655e:	4619      	mov	r1, r3
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f001 f8c9 	bl	80076f8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006566:	2180      	movs	r1, #128	; 0x80
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f001 f8c5 	bl	80076f8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800656e:	e023      	b.n	80065b8 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8006570:	6839      	ldr	r1, [r7, #0]
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fbfe 	bl	8006d74 <USBD_CtlError>
        break;
 8006578:	e01e      	b.n	80065b8 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	885b      	ldrh	r3, [r3, #2]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d119      	bne.n	80065b6 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8006582:	7bbb      	ldrb	r3, [r7, #14]
 8006584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006588:	2b00      	cmp	r3, #0
 800658a:	d004      	beq.n	8006596 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800658c:	7bbb      	ldrb	r3, [r7, #14]
 800658e:	4619      	mov	r1, r3
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f001 f8d0 	bl	8007736 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fcb7 	bl	8006f0a <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	6839      	ldr	r1, [r7, #0]
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	4798      	blx	r3
        }
        break;
 80065aa:	e004      	b.n	80065b6 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 80065ac:	6839      	ldr	r1, [r7, #0]
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 fbe0 	bl	8006d74 <USBD_CtlError>
        break;
 80065b4:	e000      	b.n	80065b8 <USBD_StdEPReq+0x13c>
        break;
 80065b6:	bf00      	nop
      }
      break;
 80065b8:	e0aa      	b.n	8006710 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d002      	beq.n	80065ca <USBD_StdEPReq+0x14e>
 80065c4:	2b03      	cmp	r3, #3
 80065c6:	d032      	beq.n	800662e <USBD_StdEPReq+0x1b2>
 80065c8:	e097      	b.n	80066fa <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80065ca:	7bbb      	ldrb	r3, [r7, #14]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d007      	beq.n	80065e0 <USBD_StdEPReq+0x164>
 80065d0:	7bbb      	ldrb	r3, [r7, #14]
 80065d2:	2b80      	cmp	r3, #128	; 0x80
 80065d4:	d004      	beq.n	80065e0 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 80065d6:	6839      	ldr	r1, [r7, #0]
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 fbcb 	bl	8006d74 <USBD_CtlError>
          break;
 80065de:	e091      	b.n	8006704 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80065e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	da0b      	bge.n	8006600 <USBD_StdEPReq+0x184>
 80065e8:	7bbb      	ldrb	r3, [r7, #14]
 80065ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80065ee:	4613      	mov	r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4413      	add	r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	3310      	adds	r3, #16
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	4413      	add	r3, r2
 80065fc:	3304      	adds	r3, #4
 80065fe:	e00b      	b.n	8006618 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8006600:	7bbb      	ldrb	r3, [r7, #14]
 8006602:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006606:	4613      	mov	r3, r2
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	4413      	add	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	4413      	add	r3, r2
 8006616:	3304      	adds	r3, #4
 8006618:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	2200      	movs	r2, #0
 800661e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	2202      	movs	r2, #2
 8006624:	4619      	mov	r1, r3
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 fc15 	bl	8006e56 <USBD_CtlSendData>
        break;
 800662c:	e06a      	b.n	8006704 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800662e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006632:	2b00      	cmp	r3, #0
 8006634:	da11      	bge.n	800665a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006636:	7bbb      	ldrb	r3, [r7, #14]
 8006638:	f003 020f 	and.w	r2, r3, #15
 800663c:	6879      	ldr	r1, [r7, #4]
 800663e:	4613      	mov	r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	4413      	add	r3, r2
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	440b      	add	r3, r1
 8006648:	3324      	adds	r3, #36	; 0x24
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d117      	bne.n	8006680 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8006650:	6839      	ldr	r1, [r7, #0]
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 fb8e 	bl	8006d74 <USBD_CtlError>
            break;
 8006658:	e054      	b.n	8006704 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800665a:	7bbb      	ldrb	r3, [r7, #14]
 800665c:	f003 020f 	and.w	r2, r3, #15
 8006660:	6879      	ldr	r1, [r7, #4]
 8006662:	4613      	mov	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	440b      	add	r3, r1
 800666c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006670:	881b      	ldrh	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d104      	bne.n	8006680 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8006676:	6839      	ldr	r1, [r7, #0]
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fb7b 	bl	8006d74 <USBD_CtlError>
            break;
 800667e:	e041      	b.n	8006704 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006680:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006684:	2b00      	cmp	r3, #0
 8006686:	da0b      	bge.n	80066a0 <USBD_StdEPReq+0x224>
 8006688:	7bbb      	ldrb	r3, [r7, #14]
 800668a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800668e:	4613      	mov	r3, r2
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	4413      	add	r3, r2
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	3310      	adds	r3, #16
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	4413      	add	r3, r2
 800669c:	3304      	adds	r3, #4
 800669e:	e00b      	b.n	80066b8 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 80066a0:	7bbb      	ldrb	r3, [r7, #14]
 80066a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80066a6:	4613      	mov	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4413      	add	r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	4413      	add	r3, r2
 80066b6:	3304      	adds	r3, #4
 80066b8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80066ba:	7bbb      	ldrb	r3, [r7, #14]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d002      	beq.n	80066c6 <USBD_StdEPReq+0x24a>
 80066c0:	7bbb      	ldrb	r3, [r7, #14]
 80066c2:	2b80      	cmp	r3, #128	; 0x80
 80066c4:	d103      	bne.n	80066ce <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]
 80066cc:	e00e      	b.n	80066ec <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80066ce:	7bbb      	ldrb	r3, [r7, #14]
 80066d0:	4619      	mov	r1, r3
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f001 f84e 	bl	8007774 <USBD_LL_IsStallEP>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	2201      	movs	r2, #1
 80066e2:	601a      	str	r2, [r3, #0]
 80066e4:	e002      	b.n	80066ec <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	2200      	movs	r2, #0
 80066ea:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2202      	movs	r2, #2
 80066f0:	4619      	mov	r1, r3
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 fbaf 	bl	8006e56 <USBD_CtlSendData>
          break;
 80066f8:	e004      	b.n	8006704 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 80066fa:	6839      	ldr	r1, [r7, #0]
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 fb39 	bl	8006d74 <USBD_CtlError>
        break;
 8006702:	bf00      	nop
      }
      break;
 8006704:	e004      	b.n	8006710 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8006706:	6839      	ldr	r1, [r7, #0]
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 fb33 	bl	8006d74 <USBD_CtlError>
      break;
 800670e:	bf00      	nop
    }
    break;
 8006710:	e004      	b.n	800671c <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8006712:	6839      	ldr	r1, [r7, #0]
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f000 fb2d 	bl	8006d74 <USBD_CtlError>
    break;
 800671a:	bf00      	nop
  }

  return ret;
 800671c:	7bfb      	ldrb	r3, [r7, #15]
}
 800671e:	4618      	mov	r0, r3
 8006720:	3710      	adds	r7, #16
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
	...

08006728 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006736:	2300      	movs	r3, #0
 8006738:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800673a:	2300      	movs	r3, #0
 800673c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	885b      	ldrh	r3, [r3, #2]
 8006742:	0a1b      	lsrs	r3, r3, #8
 8006744:	b29b      	uxth	r3, r3
 8006746:	3b01      	subs	r3, #1
 8006748:	2b06      	cmp	r3, #6
 800674a:	f200 8128 	bhi.w	800699e <USBD_GetDescriptor+0x276>
 800674e:	a201      	add	r2, pc, #4	; (adr r2, 8006754 <USBD_GetDescriptor+0x2c>)
 8006750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006754:	08006771 	.word	0x08006771
 8006758:	08006789 	.word	0x08006789
 800675c:	080067c9 	.word	0x080067c9
 8006760:	0800699f 	.word	0x0800699f
 8006764:	0800699f 	.word	0x0800699f
 8006768:	0800693f 	.word	0x0800693f
 800676c:	0800696b 	.word	0x0800696b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	7c12      	ldrb	r2, [r2, #16]
 800677c:	f107 0108 	add.w	r1, r7, #8
 8006780:	4610      	mov	r0, r2
 8006782:	4798      	blx	r3
 8006784:	60f8      	str	r0, [r7, #12]
    break;
 8006786:	e112      	b.n	80069ae <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	7c1b      	ldrb	r3, [r3, #16]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10d      	bne.n	80067ac <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006798:	f107 0208 	add.w	r2, r7, #8
 800679c:	4610      	mov	r0, r2
 800679e:	4798      	blx	r3
 80067a0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	3301      	adds	r3, #1
 80067a6:	2202      	movs	r2, #2
 80067a8:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80067aa:	e100      	b.n	80069ae <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b4:	f107 0208 	add.w	r2, r7, #8
 80067b8:	4610      	mov	r0, r2
 80067ba:	4798      	blx	r3
 80067bc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	3301      	adds	r3, #1
 80067c2:	2202      	movs	r2, #2
 80067c4:	701a      	strb	r2, [r3, #0]
    break;
 80067c6:	e0f2      	b.n	80069ae <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	885b      	ldrh	r3, [r3, #2]
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b05      	cmp	r3, #5
 80067d0:	f200 80ac 	bhi.w	800692c <USBD_GetDescriptor+0x204>
 80067d4:	a201      	add	r2, pc, #4	; (adr r2, 80067dc <USBD_GetDescriptor+0xb4>)
 80067d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067da:	bf00      	nop
 80067dc:	080067f5 	.word	0x080067f5
 80067e0:	08006829 	.word	0x08006829
 80067e4:	0800685d 	.word	0x0800685d
 80067e8:	08006891 	.word	0x08006891
 80067ec:	080068c5 	.word	0x080068c5
 80067f0:	080068f9 	.word	0x080068f9
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00b      	beq.n	8006818 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	7c12      	ldrb	r2, [r2, #16]
 800680c:	f107 0108 	add.w	r1, r7, #8
 8006810:	4610      	mov	r0, r2
 8006812:	4798      	blx	r3
 8006814:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006816:	e091      	b.n	800693c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8006818:	6839      	ldr	r1, [r7, #0]
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 faaa 	bl	8006d74 <USBD_CtlError>
        err++;
 8006820:	7afb      	ldrb	r3, [r7, #11]
 8006822:	3301      	adds	r3, #1
 8006824:	72fb      	strb	r3, [r7, #11]
      break;
 8006826:	e089      	b.n	800693c <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00b      	beq.n	800684c <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	7c12      	ldrb	r2, [r2, #16]
 8006840:	f107 0108 	add.w	r1, r7, #8
 8006844:	4610      	mov	r0, r2
 8006846:	4798      	blx	r3
 8006848:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800684a:	e077      	b.n	800693c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800684c:	6839      	ldr	r1, [r7, #0]
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 fa90 	bl	8006d74 <USBD_CtlError>
        err++;
 8006854:	7afb      	ldrb	r3, [r7, #11]
 8006856:	3301      	adds	r3, #1
 8006858:	72fb      	strb	r3, [r7, #11]
      break;
 800685a:	e06f      	b.n	800693c <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00b      	beq.n	8006880 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	7c12      	ldrb	r2, [r2, #16]
 8006874:	f107 0108 	add.w	r1, r7, #8
 8006878:	4610      	mov	r0, r2
 800687a:	4798      	blx	r3
 800687c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800687e:	e05d      	b.n	800693c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8006880:	6839      	ldr	r1, [r7, #0]
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 fa76 	bl	8006d74 <USBD_CtlError>
        err++;
 8006888:	7afb      	ldrb	r3, [r7, #11]
 800688a:	3301      	adds	r3, #1
 800688c:	72fb      	strb	r3, [r7, #11]
      break;
 800688e:	e055      	b.n	800693c <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00b      	beq.n	80068b4 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	7c12      	ldrb	r2, [r2, #16]
 80068a8:	f107 0108 	add.w	r1, r7, #8
 80068ac:	4610      	mov	r0, r2
 80068ae:	4798      	blx	r3
 80068b0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80068b2:	e043      	b.n	800693c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80068b4:	6839      	ldr	r1, [r7, #0]
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 fa5c 	bl	8006d74 <USBD_CtlError>
        err++;
 80068bc:	7afb      	ldrb	r3, [r7, #11]
 80068be:	3301      	adds	r3, #1
 80068c0:	72fb      	strb	r3, [r7, #11]
      break;
 80068c2:	e03b      	b.n	800693c <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068ca:	695b      	ldr	r3, [r3, #20]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00b      	beq.n	80068e8 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068d6:	695b      	ldr	r3, [r3, #20]
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	7c12      	ldrb	r2, [r2, #16]
 80068dc:	f107 0108 	add.w	r1, r7, #8
 80068e0:	4610      	mov	r0, r2
 80068e2:	4798      	blx	r3
 80068e4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80068e6:	e029      	b.n	800693c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80068e8:	6839      	ldr	r1, [r7, #0]
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 fa42 	bl	8006d74 <USBD_CtlError>
        err++;
 80068f0:	7afb      	ldrb	r3, [r7, #11]
 80068f2:	3301      	adds	r3, #1
 80068f4:	72fb      	strb	r3, [r7, #11]
      break;
 80068f6:	e021      	b.n	800693c <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d00b      	beq.n	800691c <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800690a:	699b      	ldr	r3, [r3, #24]
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	7c12      	ldrb	r2, [r2, #16]
 8006910:	f107 0108 	add.w	r1, r7, #8
 8006914:	4610      	mov	r0, r2
 8006916:	4798      	blx	r3
 8006918:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800691a:	e00f      	b.n	800693c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800691c:	6839      	ldr	r1, [r7, #0]
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fa28 	bl	8006d74 <USBD_CtlError>
        err++;
 8006924:	7afb      	ldrb	r3, [r7, #11]
 8006926:	3301      	adds	r3, #1
 8006928:	72fb      	strb	r3, [r7, #11]
      break;
 800692a:	e007      	b.n	800693c <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800692c:	6839      	ldr	r1, [r7, #0]
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fa20 	bl	8006d74 <USBD_CtlError>
      err++;
 8006934:	7afb      	ldrb	r3, [r7, #11]
 8006936:	3301      	adds	r3, #1
 8006938:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800693a:	bf00      	nop
    }
    break;
 800693c:	e037      	b.n	80069ae <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	7c1b      	ldrb	r3, [r3, #16]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d109      	bne.n	800695a <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800694c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800694e:	f107 0208 	add.w	r2, r7, #8
 8006952:	4610      	mov	r0, r2
 8006954:	4798      	blx	r3
 8006956:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8006958:	e029      	b.n	80069ae <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800695a:	6839      	ldr	r1, [r7, #0]
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 fa09 	bl	8006d74 <USBD_CtlError>
      err++;
 8006962:	7afb      	ldrb	r3, [r7, #11]
 8006964:	3301      	adds	r3, #1
 8006966:	72fb      	strb	r3, [r7, #11]
    break;
 8006968:	e021      	b.n	80069ae <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	7c1b      	ldrb	r3, [r3, #16]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10d      	bne.n	800698e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697a:	f107 0208 	add.w	r2, r7, #8
 800697e:	4610      	mov	r0, r2
 8006980:	4798      	blx	r3
 8006982:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	3301      	adds	r3, #1
 8006988:	2207      	movs	r2, #7
 800698a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800698c:	e00f      	b.n	80069ae <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800698e:	6839      	ldr	r1, [r7, #0]
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 f9ef 	bl	8006d74 <USBD_CtlError>
      err++;
 8006996:	7afb      	ldrb	r3, [r7, #11]
 8006998:	3301      	adds	r3, #1
 800699a:	72fb      	strb	r3, [r7, #11]
    break;
 800699c:	e007      	b.n	80069ae <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800699e:	6839      	ldr	r1, [r7, #0]
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 f9e7 	bl	8006d74 <USBD_CtlError>
    err++;
 80069a6:	7afb      	ldrb	r3, [r7, #11]
 80069a8:	3301      	adds	r3, #1
 80069aa:	72fb      	strb	r3, [r7, #11]
    break;
 80069ac:	bf00      	nop
  }

  if (err != 0U)
 80069ae:	7afb      	ldrb	r3, [r7, #11]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d11e      	bne.n	80069f2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	88db      	ldrh	r3, [r3, #6]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d016      	beq.n	80069ea <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 80069bc:	893b      	ldrh	r3, [r7, #8]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00e      	beq.n	80069e0 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	88da      	ldrh	r2, [r3, #6]
 80069c6:	893b      	ldrh	r3, [r7, #8]
 80069c8:	4293      	cmp	r3, r2
 80069ca:	bf28      	it	cs
 80069cc:	4613      	movcs	r3, r2
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80069d2:	893b      	ldrh	r3, [r7, #8]
 80069d4:	461a      	mov	r2, r3
 80069d6:	68f9      	ldr	r1, [r7, #12]
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fa3c 	bl	8006e56 <USBD_CtlSendData>
 80069de:	e009      	b.n	80069f4 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f9c6 	bl	8006d74 <USBD_CtlError>
 80069e8:	e004      	b.n	80069f4 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 fa8d 	bl	8006f0a <USBD_CtlSendStatus>
 80069f0:	e000      	b.n	80069f4 <USBD_GetDescriptor+0x2cc>
    return;
 80069f2:	bf00      	nop
    }
  }
}
 80069f4:	3710      	adds	r7, #16
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop

080069fc <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	889b      	ldrh	r3, [r3, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d130      	bne.n	8006a70 <USBD_SetAddress+0x74>
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	88db      	ldrh	r3, [r3, #6]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d12c      	bne.n	8006a70 <USBD_SetAddress+0x74>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	885b      	ldrh	r3, [r3, #2]
 8006a1a:	2b7f      	cmp	r3, #127	; 0x7f
 8006a1c:	d828      	bhi.n	8006a70 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	885b      	ldrh	r3, [r3, #2]
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a28:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a30:	2b03      	cmp	r3, #3
 8006a32:	d104      	bne.n	8006a3e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006a34:	6839      	ldr	r1, [r7, #0]
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f99c 	bl	8006d74 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a3c:	e01c      	b.n	8006a78 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	7bfa      	ldrb	r2, [r7, #15]
 8006a42:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006a46:	7bfb      	ldrb	r3, [r7, #15]
 8006a48:	4619      	mov	r1, r3
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 febe 	bl	80077cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 fa5a 	bl	8006f0a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d004      	beq.n	8006a66 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a64:	e008      	b.n	8006a78 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a6e:	e003      	b.n	8006a78 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006a70:	6839      	ldr	r1, [r7, #0]
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f97e 	bl	8006d74 <USBD_CtlError>
  }
}
 8006a78:	bf00      	nop
 8006a7a:	3710      	adds	r7, #16
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	885b      	ldrh	r3, [r3, #2]
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	4b4b      	ldr	r3, [pc, #300]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006a96:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006a98:	4b4a      	ldr	r3, [pc, #296]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d905      	bls.n	8006aac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006aa0:	6839      	ldr	r1, [r7, #0]
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f966 	bl	8006d74 <USBD_CtlError>
    return USBD_FAIL;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e087      	b.n	8006bbc <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d002      	beq.n	8006abc <USBD_SetConfig+0x3c>
 8006ab6:	2b03      	cmp	r3, #3
 8006ab8:	d025      	beq.n	8006b06 <USBD_SetConfig+0x86>
 8006aba:	e071      	b.n	8006ba0 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8006abc:	4b41      	ldr	r3, [pc, #260]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d01c      	beq.n	8006afe <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8006ac4:	4b3f      	ldr	r3, [pc, #252]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	461a      	mov	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8006ace:	4b3d      	ldr	r3, [pc, #244]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f7ff f9a7 	bl	8005e28 <USBD_SetClassConfig>
 8006ada:	4603      	mov	r3, r0
 8006adc:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8006ade:	7bfb      	ldrb	r3, [r7, #15]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d004      	beq.n	8006aee <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 f944 	bl	8006d74 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8006aec:	e065      	b.n	8006bba <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 fa0b 	bl	8006f0a <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2203      	movs	r2, #3
 8006af8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8006afc:	e05d      	b.n	8006bba <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 fa03 	bl	8006f0a <USBD_CtlSendStatus>
    break;
 8006b04:	e059      	b.n	8006bba <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8006b06:	4b2f      	ldr	r3, [pc, #188]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d112      	bne.n	8006b34 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2202      	movs	r2, #2
 8006b12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8006b16:	4b2b      	ldr	r3, [pc, #172]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006b20:	4b28      	ldr	r3, [pc, #160]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	4619      	mov	r1, r3
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7ff f99a 	bl	8005e60 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 f9ec 	bl	8006f0a <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8006b32:	e042      	b.n	8006bba <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8006b34:	4b23      	ldr	r3, [pc, #140]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d02a      	beq.n	8006b98 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	4619      	mov	r1, r3
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff f988 	bl	8005e60 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8006b50:	4b1c      	ldr	r3, [pc, #112]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	461a      	mov	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8006b5a:	4b1a      	ldr	r3, [pc, #104]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	4619      	mov	r1, r3
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f7ff f961 	bl	8005e28 <USBD_SetClassConfig>
 8006b66:	4603      	mov	r3, r0
 8006b68:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8006b6a:	7bfb      	ldrb	r3, [r7, #15]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d00f      	beq.n	8006b90 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8006b70:	6839      	ldr	r1, [r7, #0]
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f8fe 	bl	8006d74 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	4619      	mov	r1, r3
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f7ff f96d 	bl	8005e60 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2202      	movs	r2, #2
 8006b8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8006b8e:	e014      	b.n	8006bba <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 f9ba 	bl	8006f0a <USBD_CtlSendStatus>
    break;
 8006b96:	e010      	b.n	8006bba <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f9b6 	bl	8006f0a <USBD_CtlSendStatus>
    break;
 8006b9e:	e00c      	b.n	8006bba <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8006ba0:	6839      	ldr	r1, [r7, #0]
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f8e6 	bl	8006d74 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006ba8:	4b06      	ldr	r3, [pc, #24]	; (8006bc4 <USBD_SetConfig+0x144>)
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	4619      	mov	r1, r3
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f7ff f956 	bl	8005e60 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	73fb      	strb	r3, [r7, #15]
    break;
 8006bb8:	bf00      	nop
  }

  return ret;
 8006bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3710      	adds	r7, #16
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}
 8006bc4:	20000210 	.word	0x20000210

08006bc8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	88db      	ldrh	r3, [r3, #6]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d004      	beq.n	8006be4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006bda:	6839      	ldr	r1, [r7, #0]
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f8c9 	bl	8006d74 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8006be2:	e021      	b.n	8006c28 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	db17      	blt.n	8006c1e <USBD_GetConfig+0x56>
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	dd02      	ble.n	8006bf8 <USBD_GetConfig+0x30>
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d00b      	beq.n	8006c0e <USBD_GetConfig+0x46>
 8006bf6:	e012      	b.n	8006c1e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	3308      	adds	r3, #8
 8006c02:	2201      	movs	r2, #1
 8006c04:	4619      	mov	r1, r3
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f925 	bl	8006e56 <USBD_CtlSendData>
      break;
 8006c0c:	e00c      	b.n	8006c28 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	3304      	adds	r3, #4
 8006c12:	2201      	movs	r2, #1
 8006c14:	4619      	mov	r1, r3
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f91d 	bl	8006e56 <USBD_CtlSendData>
      break;
 8006c1c:	e004      	b.n	8006c28 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8006c1e:	6839      	ldr	r1, [r7, #0]
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 f8a7 	bl	8006d74 <USBD_CtlError>
      break;
 8006c26:	bf00      	nop
}
 8006c28:	bf00      	nop
 8006c2a:	3708      	adds	r7, #8
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c40:	3b01      	subs	r3, #1
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d81e      	bhi.n	8006c84 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	88db      	ldrh	r3, [r3, #6]
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d004      	beq.n	8006c58 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8006c4e:	6839      	ldr	r1, [r7, #0]
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f88f 	bl	8006d74 <USBD_CtlError>
      break;
 8006c56:	e01a      	b.n	8006c8e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d005      	beq.n	8006c74 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	f043 0202 	orr.w	r2, r3, #2
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	330c      	adds	r3, #12
 8006c78:	2202      	movs	r2, #2
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 f8ea 	bl	8006e56 <USBD_CtlSendData>
    break;
 8006c82:	e004      	b.n	8006c8e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8006c84:	6839      	ldr	r1, [r7, #0]
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 f874 	bl	8006d74 <USBD_CtlError>
    break;
 8006c8c:	bf00      	nop
  }
}
 8006c8e:	bf00      	nop
 8006c90:	3708      	adds	r7, #8
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b082      	sub	sp, #8
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
 8006c9e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	885b      	ldrh	r3, [r3, #2]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d106      	bne.n	8006cb6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 f92a 	bl	8006f0a <USBD_CtlSendStatus>
  }
}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b082      	sub	sp, #8
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d80b      	bhi.n	8006cec <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	885b      	ldrh	r3, [r3, #2]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d10c      	bne.n	8006cf6 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 f910 	bl	8006f0a <USBD_CtlSendStatus>
      }
      break;
 8006cea:	e004      	b.n	8006cf6 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006cec:	6839      	ldr	r1, [r7, #0]
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f840 	bl	8006d74 <USBD_CtlError>
      break;
 8006cf4:	e000      	b.n	8006cf8 <USBD_ClrFeature+0x3a>
      break;
 8006cf6:	bf00      	nop
  }
}
 8006cf8:	bf00      	nop
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	781a      	ldrb	r2, [r3, #0]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	781a      	ldrb	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	3301      	adds	r3, #1
 8006d28:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f7ff fad3 	bl	80062d6 <SWAPBYTE>
 8006d30:	4603      	mov	r3, r0
 8006d32:	461a      	mov	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	3301      	adds	r3, #1
 8006d42:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f7ff fac6 	bl	80062d6 <SWAPBYTE>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	3301      	adds	r3, #1
 8006d56:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f7ff fab9 	bl	80062d6 <SWAPBYTE>
 8006d64:	4603      	mov	r3, r0
 8006d66:	461a      	mov	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	80da      	strh	r2, [r3, #6]
}
 8006d6c:	bf00      	nop
 8006d6e:	3710      	adds	r7, #16
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d7e:	2180      	movs	r1, #128	; 0x80
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 fcb9 	bl	80076f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006d86:	2100      	movs	r1, #0
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f000 fcb5 	bl	80076f8 <USBD_LL_StallEP>
}
 8006d8e:	bf00      	nop
 8006d90:	3708      	adds	r7, #8
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}

08006d96 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006d96:	b580      	push	{r7, lr}
 8006d98:	b086      	sub	sp, #24
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	60f8      	str	r0, [r7, #12]
 8006d9e:	60b9      	str	r1, [r7, #8]
 8006da0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006da2:	2300      	movs	r3, #0
 8006da4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d036      	beq.n	8006e1a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006db0:	6938      	ldr	r0, [r7, #16]
 8006db2:	f000 f836 	bl	8006e22 <USBD_GetLen>
 8006db6:	4603      	mov	r3, r0
 8006db8:	3301      	adds	r3, #1
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	005b      	lsls	r3, r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006dc4:	7dfb      	ldrb	r3, [r7, #23]
 8006dc6:	68ba      	ldr	r2, [r7, #8]
 8006dc8:	4413      	add	r3, r2
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	7812      	ldrb	r2, [r2, #0]
 8006dce:	701a      	strb	r2, [r3, #0]
  idx++;
 8006dd0:	7dfb      	ldrb	r3, [r7, #23]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006dd6:	7dfb      	ldrb	r3, [r7, #23]
 8006dd8:	68ba      	ldr	r2, [r7, #8]
 8006dda:	4413      	add	r3, r2
 8006ddc:	2203      	movs	r2, #3
 8006dde:	701a      	strb	r2, [r3, #0]
  idx++;
 8006de0:	7dfb      	ldrb	r3, [r7, #23]
 8006de2:	3301      	adds	r3, #1
 8006de4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006de6:	e013      	b.n	8006e10 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006de8:	7dfb      	ldrb	r3, [r7, #23]
 8006dea:	68ba      	ldr	r2, [r7, #8]
 8006dec:	4413      	add	r3, r2
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	7812      	ldrb	r2, [r2, #0]
 8006df2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	3301      	adds	r3, #1
 8006df8:	613b      	str	r3, [r7, #16]
    idx++;
 8006dfa:	7dfb      	ldrb	r3, [r7, #23]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006e00:	7dfb      	ldrb	r3, [r7, #23]
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	4413      	add	r3, r2
 8006e06:	2200      	movs	r2, #0
 8006e08:	701a      	strb	r2, [r3, #0]
    idx++;
 8006e0a:	7dfb      	ldrb	r3, [r7, #23]
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1e7      	bne.n	8006de8 <USBD_GetString+0x52>
 8006e18:	e000      	b.n	8006e1c <USBD_GetString+0x86>
    return;
 8006e1a:	bf00      	nop
  }
}
 8006e1c:	3718      	adds	r7, #24
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b085      	sub	sp, #20
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006e32:	e005      	b.n	8006e40 <USBD_GetLen+0x1e>
  {
    len++;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
 8006e36:	3301      	adds	r3, #1
 8006e38:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1f5      	bne.n	8006e34 <USBD_GetLen+0x12>
  }

  return len;
 8006e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3714      	adds	r7, #20
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b084      	sub	sp, #16
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	60f8      	str	r0, [r7, #12]
 8006e5e:	60b9      	str	r1, [r7, #8]
 8006e60:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2202      	movs	r2, #2
 8006e66:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68ba      	ldr	r2, [r7, #8]
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f000 fcc4 	bl	800780a <USBD_LL_Transmit>

  return USBD_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3710      	adds	r7, #16
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	68ba      	ldr	r2, [r7, #8]
 8006e9c:	2100      	movs	r1, #0
 8006e9e:	68f8      	ldr	r0, [r7, #12]
 8006ea0:	f000 fcb3 	bl	800780a <USBD_LL_Transmit>

  return USBD_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	60f8      	str	r0, [r7, #12]
 8006eb6:	60b9      	str	r1, [r7, #8]
 8006eb8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2203      	movs	r2, #3
 8006ebe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	2100      	movs	r1, #0
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 fcb7 	bl	800784c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	2100      	movs	r1, #0
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f000 fca6 	bl	800784c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3710      	adds	r7, #16
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b082      	sub	sp, #8
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2204      	movs	r2, #4
 8006f16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	2100      	movs	r1, #0
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fc72 	bl	800780a <USBD_LL_Transmit>

  return USBD_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2205      	movs	r2, #5
 8006f3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006f40:	2300      	movs	r3, #0
 8006f42:	2200      	movs	r2, #0
 8006f44:	2100      	movs	r1, #0
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fc80 	bl	800784c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3708      	adds	r7, #8
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
	...

08006f58 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	4912      	ldr	r1, [pc, #72]	; (8006fa8 <MX_USB_DEVICE_Init+0x50>)
 8006f60:	4812      	ldr	r0, [pc, #72]	; (8006fac <MX_USB_DEVICE_Init+0x54>)
 8006f62:	f7fe fef3 	bl	8005d4c <USBD_Init>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d001      	beq.n	8006f70 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006f6c:	f7f9 ffb0 	bl	8000ed0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006f70:	490f      	ldr	r1, [pc, #60]	; (8006fb0 <MX_USB_DEVICE_Init+0x58>)
 8006f72:	480e      	ldr	r0, [pc, #56]	; (8006fac <MX_USB_DEVICE_Init+0x54>)
 8006f74:	f7fe ff20 	bl	8005db8 <USBD_RegisterClass>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006f7e:	f7f9 ffa7 	bl	8000ed0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006f82:	490c      	ldr	r1, [pc, #48]	; (8006fb4 <MX_USB_DEVICE_Init+0x5c>)
 8006f84:	4809      	ldr	r0, [pc, #36]	; (8006fac <MX_USB_DEVICE_Init+0x54>)
 8006f86:	f7fe fe75 	bl	8005c74 <USBD_CDC_RegisterInterface>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d001      	beq.n	8006f94 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006f90:	f7f9 ff9e 	bl	8000ed0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006f94:	4805      	ldr	r0, [pc, #20]	; (8006fac <MX_USB_DEVICE_Init+0x54>)
 8006f96:	f7fe ff30 	bl	8005dfa <USBD_Start>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d001      	beq.n	8006fa4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006fa0:	f7f9 ff96 	bl	8000ed0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006fa4:	bf00      	nop
 8006fa6:	bd80      	pop	{r7, pc}
 8006fa8:	20000134 	.word	0x20000134
 8006fac:	20000280 	.word	0x20000280
 8006fb0:	2000001c 	.word	0x2000001c
 8006fb4:	20000120 	.word	0x20000120

08006fb8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	4905      	ldr	r1, [pc, #20]	; (8006fd4 <CDC_Init_FS+0x1c>)
 8006fc0:	4805      	ldr	r0, [pc, #20]	; (8006fd8 <CDC_Init_FS+0x20>)
 8006fc2:	f7fe fe6c 	bl	8005c9e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006fc6:	4905      	ldr	r1, [pc, #20]	; (8006fdc <CDC_Init_FS+0x24>)
 8006fc8:	4803      	ldr	r0, [pc, #12]	; (8006fd8 <CDC_Init_FS+0x20>)
 8006fca:	f7fe fe81 	bl	8005cd0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006fce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	20000d50 	.word	0x20000d50
 8006fd8:	20000280 	.word	0x20000280
 8006fdc:	20000550 	.word	0x20000550

08006fe0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006fe4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	6039      	str	r1, [r7, #0]
 8006ffa:	71fb      	strb	r3, [r7, #7]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007000:	79fb      	ldrb	r3, [r7, #7]
 8007002:	2b23      	cmp	r3, #35	; 0x23
 8007004:	d84a      	bhi.n	800709c <CDC_Control_FS+0xac>
 8007006:	a201      	add	r2, pc, #4	; (adr r2, 800700c <CDC_Control_FS+0x1c>)
 8007008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700c:	0800709d 	.word	0x0800709d
 8007010:	0800709d 	.word	0x0800709d
 8007014:	0800709d 	.word	0x0800709d
 8007018:	0800709d 	.word	0x0800709d
 800701c:	0800709d 	.word	0x0800709d
 8007020:	0800709d 	.word	0x0800709d
 8007024:	0800709d 	.word	0x0800709d
 8007028:	0800709d 	.word	0x0800709d
 800702c:	0800709d 	.word	0x0800709d
 8007030:	0800709d 	.word	0x0800709d
 8007034:	0800709d 	.word	0x0800709d
 8007038:	0800709d 	.word	0x0800709d
 800703c:	0800709d 	.word	0x0800709d
 8007040:	0800709d 	.word	0x0800709d
 8007044:	0800709d 	.word	0x0800709d
 8007048:	0800709d 	.word	0x0800709d
 800704c:	0800709d 	.word	0x0800709d
 8007050:	0800709d 	.word	0x0800709d
 8007054:	0800709d 	.word	0x0800709d
 8007058:	0800709d 	.word	0x0800709d
 800705c:	0800709d 	.word	0x0800709d
 8007060:	0800709d 	.word	0x0800709d
 8007064:	0800709d 	.word	0x0800709d
 8007068:	0800709d 	.word	0x0800709d
 800706c:	0800709d 	.word	0x0800709d
 8007070:	0800709d 	.word	0x0800709d
 8007074:	0800709d 	.word	0x0800709d
 8007078:	0800709d 	.word	0x0800709d
 800707c:	0800709d 	.word	0x0800709d
 8007080:	0800709d 	.word	0x0800709d
 8007084:	0800709d 	.word	0x0800709d
 8007088:	0800709d 	.word	0x0800709d
 800708c:	0800709d 	.word	0x0800709d
 8007090:	0800709d 	.word	0x0800709d
 8007094:	0800709d 	.word	0x0800709d
 8007098:	0800709d 	.word	0x0800709d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800709c:	bf00      	nop
  }

  return (USBD_OK);
 800709e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80070b6:	6879      	ldr	r1, [r7, #4]
 80070b8:	4805      	ldr	r0, [pc, #20]	; (80070d0 <CDC_Receive_FS+0x24>)
 80070ba:	f7fe fe09 	bl	8005cd0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80070be:	4804      	ldr	r0, [pc, #16]	; (80070d0 <CDC_Receive_FS+0x24>)
 80070c0:	f7fe fe1a 	bl	8005cf8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80070c4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3708      	adds	r7, #8
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	20000280 	.word	0x20000280

080070d4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b087      	sub	sp, #28
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	4613      	mov	r3, r2
 80070e0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80070e2:	2300      	movs	r3, #0
 80070e4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80070e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	371c      	adds	r7, #28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
	...

080070f8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	4603      	mov	r3, r0
 8007100:	6039      	str	r1, [r7, #0]
 8007102:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	2212      	movs	r2, #18
 8007108:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800710a:	4b03      	ldr	r3, [pc, #12]	; (8007118 <USBD_FS_DeviceDescriptor+0x20>)
}
 800710c:	4618      	mov	r0, r3
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr
 8007118:	20000150 	.word	0x20000150

0800711c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	4603      	mov	r3, r0
 8007124:	6039      	str	r1, [r7, #0]
 8007126:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	2204      	movs	r2, #4
 800712c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800712e:	4b03      	ldr	r3, [pc, #12]	; (800713c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007130:	4618      	mov	r0, r3
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr
 800713c:	20000164 	.word	0x20000164

08007140 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	4603      	mov	r3, r0
 8007148:	6039      	str	r1, [r7, #0]
 800714a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800714c:	79fb      	ldrb	r3, [r7, #7]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d105      	bne.n	800715e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007152:	683a      	ldr	r2, [r7, #0]
 8007154:	4907      	ldr	r1, [pc, #28]	; (8007174 <USBD_FS_ProductStrDescriptor+0x34>)
 8007156:	4808      	ldr	r0, [pc, #32]	; (8007178 <USBD_FS_ProductStrDescriptor+0x38>)
 8007158:	f7ff fe1d 	bl	8006d96 <USBD_GetString>
 800715c:	e004      	b.n	8007168 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800715e:	683a      	ldr	r2, [r7, #0]
 8007160:	4904      	ldr	r1, [pc, #16]	; (8007174 <USBD_FS_ProductStrDescriptor+0x34>)
 8007162:	4805      	ldr	r0, [pc, #20]	; (8007178 <USBD_FS_ProductStrDescriptor+0x38>)
 8007164:	f7ff fe17 	bl	8006d96 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007168:	4b02      	ldr	r3, [pc, #8]	; (8007174 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800716a:	4618      	mov	r0, r3
 800716c:	3708      	adds	r7, #8
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	20001550 	.word	0x20001550
 8007178:	080081d4 	.word	0x080081d4

0800717c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	af00      	add	r7, sp, #0
 8007182:	4603      	mov	r3, r0
 8007184:	6039      	str	r1, [r7, #0]
 8007186:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007188:	683a      	ldr	r2, [r7, #0]
 800718a:	4904      	ldr	r1, [pc, #16]	; (800719c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800718c:	4804      	ldr	r0, [pc, #16]	; (80071a0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800718e:	f7ff fe02 	bl	8006d96 <USBD_GetString>
  return USBD_StrDesc;
 8007192:	4b02      	ldr	r3, [pc, #8]	; (800719c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007194:	4618      	mov	r0, r3
 8007196:	3708      	adds	r7, #8
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	20001550 	.word	0x20001550
 80071a0:	080081ec 	.word	0x080081ec

080071a4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	4603      	mov	r3, r0
 80071ac:	6039      	str	r1, [r7, #0]
 80071ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	221a      	movs	r2, #26
 80071b4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80071b6:	f000 f843 	bl	8007240 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80071ba:	4b02      	ldr	r3, [pc, #8]	; (80071c4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3708      	adds	r7, #8
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	20000168 	.word	0x20000168

080071c8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	4603      	mov	r3, r0
 80071d0:	6039      	str	r1, [r7, #0]
 80071d2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80071d4:	79fb      	ldrb	r3, [r7, #7]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d105      	bne.n	80071e6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80071da:	683a      	ldr	r2, [r7, #0]
 80071dc:	4907      	ldr	r1, [pc, #28]	; (80071fc <USBD_FS_ConfigStrDescriptor+0x34>)
 80071de:	4808      	ldr	r0, [pc, #32]	; (8007200 <USBD_FS_ConfigStrDescriptor+0x38>)
 80071e0:	f7ff fdd9 	bl	8006d96 <USBD_GetString>
 80071e4:	e004      	b.n	80071f0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80071e6:	683a      	ldr	r2, [r7, #0]
 80071e8:	4904      	ldr	r1, [pc, #16]	; (80071fc <USBD_FS_ConfigStrDescriptor+0x34>)
 80071ea:	4805      	ldr	r0, [pc, #20]	; (8007200 <USBD_FS_ConfigStrDescriptor+0x38>)
 80071ec:	f7ff fdd3 	bl	8006d96 <USBD_GetString>
  }
  return USBD_StrDesc;
 80071f0:	4b02      	ldr	r3, [pc, #8]	; (80071fc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	20001550 	.word	0x20001550
 8007200:	08008200 	.word	0x08008200

08007204 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	4603      	mov	r3, r0
 800720c:	6039      	str	r1, [r7, #0]
 800720e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007210:	79fb      	ldrb	r3, [r7, #7]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d105      	bne.n	8007222 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007216:	683a      	ldr	r2, [r7, #0]
 8007218:	4907      	ldr	r1, [pc, #28]	; (8007238 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800721a:	4808      	ldr	r0, [pc, #32]	; (800723c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800721c:	f7ff fdbb 	bl	8006d96 <USBD_GetString>
 8007220:	e004      	b.n	800722c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	4904      	ldr	r1, [pc, #16]	; (8007238 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007226:	4805      	ldr	r0, [pc, #20]	; (800723c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007228:	f7ff fdb5 	bl	8006d96 <USBD_GetString>
  }
  return USBD_StrDesc;
 800722c:	4b02      	ldr	r3, [pc, #8]	; (8007238 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	20001550 	.word	0x20001550
 800723c:	0800820c 	.word	0x0800820c

08007240 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007246:	4b0f      	ldr	r3, [pc, #60]	; (8007284 <Get_SerialNum+0x44>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800724c:	4b0e      	ldr	r3, [pc, #56]	; (8007288 <Get_SerialNum+0x48>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007252:	4b0e      	ldr	r3, [pc, #56]	; (800728c <Get_SerialNum+0x4c>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4413      	add	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d009      	beq.n	800727a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007266:	2208      	movs	r2, #8
 8007268:	4909      	ldr	r1, [pc, #36]	; (8007290 <Get_SerialNum+0x50>)
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 f814 	bl	8007298 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007270:	2204      	movs	r2, #4
 8007272:	4908      	ldr	r1, [pc, #32]	; (8007294 <Get_SerialNum+0x54>)
 8007274:	68b8      	ldr	r0, [r7, #8]
 8007276:	f000 f80f 	bl	8007298 <IntToUnicode>
  }
}
 800727a:	bf00      	nop
 800727c:	3710      	adds	r7, #16
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	1fff7a10 	.word	0x1fff7a10
 8007288:	1fff7a14 	.word	0x1fff7a14
 800728c:	1fff7a18 	.word	0x1fff7a18
 8007290:	2000016a 	.word	0x2000016a
 8007294:	2000017a 	.word	0x2000017a

08007298 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	4613      	mov	r3, r2
 80072a4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80072a6:	2300      	movs	r3, #0
 80072a8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80072aa:	2300      	movs	r3, #0
 80072ac:	75fb      	strb	r3, [r7, #23]
 80072ae:	e027      	b.n	8007300 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	0f1b      	lsrs	r3, r3, #28
 80072b4:	2b09      	cmp	r3, #9
 80072b6:	d80b      	bhi.n	80072d0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	0f1b      	lsrs	r3, r3, #28
 80072bc:	b2da      	uxtb	r2, r3
 80072be:	7dfb      	ldrb	r3, [r7, #23]
 80072c0:	005b      	lsls	r3, r3, #1
 80072c2:	4619      	mov	r1, r3
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	440b      	add	r3, r1
 80072c8:	3230      	adds	r2, #48	; 0x30
 80072ca:	b2d2      	uxtb	r2, r2
 80072cc:	701a      	strb	r2, [r3, #0]
 80072ce:	e00a      	b.n	80072e6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	0f1b      	lsrs	r3, r3, #28
 80072d4:	b2da      	uxtb	r2, r3
 80072d6:	7dfb      	ldrb	r3, [r7, #23]
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	4619      	mov	r1, r3
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	440b      	add	r3, r1
 80072e0:	3237      	adds	r2, #55	; 0x37
 80072e2:	b2d2      	uxtb	r2, r2
 80072e4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	011b      	lsls	r3, r3, #4
 80072ea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80072ec:	7dfb      	ldrb	r3, [r7, #23]
 80072ee:	005b      	lsls	r3, r3, #1
 80072f0:	3301      	adds	r3, #1
 80072f2:	68ba      	ldr	r2, [r7, #8]
 80072f4:	4413      	add	r3, r2
 80072f6:	2200      	movs	r2, #0
 80072f8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80072fa:	7dfb      	ldrb	r3, [r7, #23]
 80072fc:	3301      	adds	r3, #1
 80072fe:	75fb      	strb	r3, [r7, #23]
 8007300:	7dfa      	ldrb	r2, [r7, #23]
 8007302:	79fb      	ldrb	r3, [r7, #7]
 8007304:	429a      	cmp	r2, r3
 8007306:	d3d3      	bcc.n	80072b0 <IntToUnicode+0x18>
  }
}
 8007308:	bf00      	nop
 800730a:	371c      	adds	r7, #28
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08a      	sub	sp, #40	; 0x28
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800731c:	f107 0314 	add.w	r3, r7, #20
 8007320:	2200      	movs	r2, #0
 8007322:	601a      	str	r2, [r3, #0]
 8007324:	605a      	str	r2, [r3, #4]
 8007326:	609a      	str	r2, [r3, #8]
 8007328:	60da      	str	r2, [r3, #12]
 800732a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007334:	d13a      	bne.n	80073ac <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007336:	2300      	movs	r3, #0
 8007338:	613b      	str	r3, [r7, #16]
 800733a:	4b1e      	ldr	r3, [pc, #120]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 800733c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733e:	4a1d      	ldr	r2, [pc, #116]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 8007340:	f043 0301 	orr.w	r3, r3, #1
 8007344:	6313      	str	r3, [r2, #48]	; 0x30
 8007346:	4b1b      	ldr	r3, [pc, #108]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 8007348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	613b      	str	r3, [r7, #16]
 8007350:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007352:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007358:	2302      	movs	r3, #2
 800735a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800735c:	2300      	movs	r3, #0
 800735e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007360:	2303      	movs	r3, #3
 8007362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007364:	230a      	movs	r3, #10
 8007366:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007368:	f107 0314 	add.w	r3, r7, #20
 800736c:	4619      	mov	r1, r3
 800736e:	4812      	ldr	r0, [pc, #72]	; (80073b8 <HAL_PCD_MspInit+0xa4>)
 8007370:	f7fa f918 	bl	80015a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007374:	4b0f      	ldr	r3, [pc, #60]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 8007376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007378:	4a0e      	ldr	r2, [pc, #56]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 800737a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800737e:	6353      	str	r3, [r2, #52]	; 0x34
 8007380:	2300      	movs	r3, #0
 8007382:	60fb      	str	r3, [r7, #12]
 8007384:	4b0b      	ldr	r3, [pc, #44]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 8007386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007388:	4a0a      	ldr	r2, [pc, #40]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 800738a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800738e:	6453      	str	r3, [r2, #68]	; 0x44
 8007390:	4b08      	ldr	r3, [pc, #32]	; (80073b4 <HAL_PCD_MspInit+0xa0>)
 8007392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007394:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007398:	60fb      	str	r3, [r7, #12]
 800739a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800739c:	2200      	movs	r2, #0
 800739e:	2100      	movs	r1, #0
 80073a0:	2043      	movs	r0, #67	; 0x43
 80073a2:	f7fa f8ba 	bl	800151a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80073a6:	2043      	movs	r0, #67	; 0x43
 80073a8:	f7fa f8d3 	bl	8001552 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80073ac:	bf00      	nop
 80073ae:	3728      	adds	r7, #40	; 0x28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	40023800 	.word	0x40023800
 80073b8:	40020000 	.word	0x40020000

080073bc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80073d0:	4619      	mov	r1, r3
 80073d2:	4610      	mov	r0, r2
 80073d4:	f7fe fd5c 	bl	8005e90 <USBD_LL_SetupStage>
}
 80073d8:	bf00      	nop
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	460b      	mov	r3, r1
 80073ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80073f2:	78fa      	ldrb	r2, [r7, #3]
 80073f4:	6879      	ldr	r1, [r7, #4]
 80073f6:	4613      	mov	r3, r2
 80073f8:	00db      	lsls	r3, r3, #3
 80073fa:	1a9b      	subs	r3, r3, r2
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	440b      	add	r3, r1
 8007400:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	78fb      	ldrb	r3, [r7, #3]
 8007408:	4619      	mov	r1, r3
 800740a:	f7fe fd94 	bl	8005f36 <USBD_LL_DataOutStage>
}
 800740e:	bf00      	nop
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b082      	sub	sp, #8
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
 800741e:	460b      	mov	r3, r1
 8007420:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007428:	78fa      	ldrb	r2, [r7, #3]
 800742a:	6879      	ldr	r1, [r7, #4]
 800742c:	4613      	mov	r3, r2
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	1a9b      	subs	r3, r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	440b      	add	r3, r1
 8007436:	3348      	adds	r3, #72	; 0x48
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	78fb      	ldrb	r3, [r7, #3]
 800743c:	4619      	mov	r1, r3
 800743e:	f7fe fddd 	bl	8005ffc <USBD_LL_DataInStage>
}
 8007442:	bf00      	nop
 8007444:	3708      	adds	r7, #8
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}

0800744a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800744a:	b580      	push	{r7, lr}
 800744c:	b082      	sub	sp, #8
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007458:	4618      	mov	r0, r3
 800745a:	f7fe fee1 	bl	8006220 <USBD_LL_SOF>
}
 800745e:	bf00      	nop
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b084      	sub	sp, #16
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800746e:	2301      	movs	r3, #1
 8007470:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d102      	bne.n	8007480 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800747a:	2300      	movs	r3, #0
 800747c:	73fb      	strb	r3, [r7, #15]
 800747e:	e008      	b.n	8007492 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	2b02      	cmp	r3, #2
 8007486:	d102      	bne.n	800748e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007488:	2301      	movs	r3, #1
 800748a:	73fb      	strb	r3, [r7, #15]
 800748c:	e001      	b.n	8007492 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800748e:	f7f9 fd1f 	bl	8000ed0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007498:	7bfa      	ldrb	r2, [r7, #15]
 800749a:	4611      	mov	r1, r2
 800749c:	4618      	mov	r0, r3
 800749e:	f7fe fe84 	bl	80061aa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7fe fe3d 	bl	8006128 <USBD_LL_Reset>
}
 80074ae:	bf00      	nop
 80074b0:	3710      	adds	r7, #16
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
	...

080074b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7fe fe7f 	bl	80061ca <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6812      	ldr	r2, [r2, #0]
 80074da:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074de:	f043 0301 	orr.w	r3, r3, #1
 80074e2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a1b      	ldr	r3, [r3, #32]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d005      	beq.n	80074f8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80074ec:	4b04      	ldr	r3, [pc, #16]	; (8007500 <HAL_PCD_SuspendCallback+0x48>)
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	4a03      	ldr	r2, [pc, #12]	; (8007500 <HAL_PCD_SuspendCallback+0x48>)
 80074f2:	f043 0306 	orr.w	r3, r3, #6
 80074f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80074f8:	bf00      	nop
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}
 8007500:	e000ed00 	.word	0xe000ed00

08007504 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007512:	4618      	mov	r0, r3
 8007514:	f7fe fe6e 	bl	80061f4 <USBD_LL_Resume>
}
 8007518:	bf00      	nop
 800751a:	3708      	adds	r7, #8
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	460b      	mov	r3, r1
 800752a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007532:	78fa      	ldrb	r2, [r7, #3]
 8007534:	4611      	mov	r1, r2
 8007536:	4618      	mov	r0, r3
 8007538:	f7fe fe99 	bl	800626e <USBD_LL_IsoOUTIncomplete>
}
 800753c:	bf00      	nop
 800753e:	3708      	adds	r7, #8
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	460b      	mov	r3, r1
 800754e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007556:	78fa      	ldrb	r2, [r7, #3]
 8007558:	4611      	mov	r1, r2
 800755a:	4618      	mov	r0, r3
 800755c:	f7fe fe7a 	bl	8006254 <USBD_LL_IsoINIncomplete>
}
 8007560:	bf00      	nop
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007576:	4618      	mov	r0, r3
 8007578:	f7fe fe86 	bl	8006288 <USBD_LL_DevConnected>
}
 800757c:	bf00      	nop
 800757e:	3708      	adds	r7, #8
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe fe83 	bl	800629e <USBD_LL_DevDisconnected>
}
 8007598:	bf00      	nop
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d13c      	bne.n	800762a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80075b0:	4a20      	ldr	r2, [pc, #128]	; (8007634 <USBD_LL_Init+0x94>)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a1e      	ldr	r2, [pc, #120]	; (8007634 <USBD_LL_Init+0x94>)
 80075bc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80075c0:	4b1c      	ldr	r3, [pc, #112]	; (8007634 <USBD_LL_Init+0x94>)
 80075c2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80075c6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80075c8:	4b1a      	ldr	r3, [pc, #104]	; (8007634 <USBD_LL_Init+0x94>)
 80075ca:	2204      	movs	r2, #4
 80075cc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80075ce:	4b19      	ldr	r3, [pc, #100]	; (8007634 <USBD_LL_Init+0x94>)
 80075d0:	2202      	movs	r2, #2
 80075d2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80075d4:	4b17      	ldr	r3, [pc, #92]	; (8007634 <USBD_LL_Init+0x94>)
 80075d6:	2200      	movs	r2, #0
 80075d8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80075da:	4b16      	ldr	r3, [pc, #88]	; (8007634 <USBD_LL_Init+0x94>)
 80075dc:	2202      	movs	r2, #2
 80075de:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80075e0:	4b14      	ldr	r3, [pc, #80]	; (8007634 <USBD_LL_Init+0x94>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80075e6:	4b13      	ldr	r3, [pc, #76]	; (8007634 <USBD_LL_Init+0x94>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80075ec:	4b11      	ldr	r3, [pc, #68]	; (8007634 <USBD_LL_Init+0x94>)
 80075ee:	2200      	movs	r2, #0
 80075f0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80075f2:	4b10      	ldr	r3, [pc, #64]	; (8007634 <USBD_LL_Init+0x94>)
 80075f4:	2200      	movs	r2, #0
 80075f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80075f8:	4b0e      	ldr	r3, [pc, #56]	; (8007634 <USBD_LL_Init+0x94>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80075fe:	480d      	ldr	r0, [pc, #52]	; (8007634 <USBD_LL_Init+0x94>)
 8007600:	f7fa f9c1 	bl	8001986 <HAL_PCD_Init>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d001      	beq.n	800760e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800760a:	f7f9 fc61 	bl	8000ed0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800760e:	2180      	movs	r1, #128	; 0x80
 8007610:	4808      	ldr	r0, [pc, #32]	; (8007634 <USBD_LL_Init+0x94>)
 8007612:	f7fb fb1e 	bl	8002c52 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007616:	2240      	movs	r2, #64	; 0x40
 8007618:	2100      	movs	r1, #0
 800761a:	4806      	ldr	r0, [pc, #24]	; (8007634 <USBD_LL_Init+0x94>)
 800761c:	f7fb fad2 	bl	8002bc4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007620:	2280      	movs	r2, #128	; 0x80
 8007622:	2101      	movs	r1, #1
 8007624:	4803      	ldr	r0, [pc, #12]	; (8007634 <USBD_LL_Init+0x94>)
 8007626:	f7fb facd 	bl	8002bc4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800762a:	2300      	movs	r3, #0
}
 800762c:	4618      	mov	r0, r3
 800762e:	3708      	adds	r7, #8
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}
 8007634:	20001750 	.word	0x20001750

08007638 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b084      	sub	sp, #16
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007640:	2300      	movs	r3, #0
 8007642:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007644:	2300      	movs	r3, #0
 8007646:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800764e:	4618      	mov	r0, r3
 8007650:	f7fa fab6 	bl	8001bc0 <HAL_PCD_Start>
 8007654:	4603      	mov	r3, r0
 8007656:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007658:	7bfb      	ldrb	r3, [r7, #15]
 800765a:	4618      	mov	r0, r3
 800765c:	f000 f92a 	bl	80078b4 <USBD_Get_USB_Status>
 8007660:	4603      	mov	r3, r0
 8007662:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007664:	7bbb      	ldrb	r3, [r7, #14]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
 8007676:	4608      	mov	r0, r1
 8007678:	4611      	mov	r1, r2
 800767a:	461a      	mov	r2, r3
 800767c:	4603      	mov	r3, r0
 800767e:	70fb      	strb	r3, [r7, #3]
 8007680:	460b      	mov	r3, r1
 8007682:	70bb      	strb	r3, [r7, #2]
 8007684:	4613      	mov	r3, r2
 8007686:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007688:	2300      	movs	r3, #0
 800768a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800768c:	2300      	movs	r3, #0
 800768e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007696:	78bb      	ldrb	r3, [r7, #2]
 8007698:	883a      	ldrh	r2, [r7, #0]
 800769a:	78f9      	ldrb	r1, [r7, #3]
 800769c:	f7fa fe9a 	bl	80023d4 <HAL_PCD_EP_Open>
 80076a0:	4603      	mov	r3, r0
 80076a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80076a4:	7bfb      	ldrb	r3, [r7, #15]
 80076a6:	4618      	mov	r0, r3
 80076a8:	f000 f904 	bl	80078b4 <USBD_Get_USB_Status>
 80076ac:	4603      	mov	r3, r0
 80076ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}

080076ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b084      	sub	sp, #16
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
 80076c2:	460b      	mov	r3, r1
 80076c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076c6:	2300      	movs	r3, #0
 80076c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076ca:	2300      	movs	r3, #0
 80076cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	4611      	mov	r1, r2
 80076d8:	4618      	mov	r0, r3
 80076da:	f7fa fee3 	bl	80024a4 <HAL_PCD_EP_Close>
 80076de:	4603      	mov	r3, r0
 80076e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80076e2:	7bfb      	ldrb	r3, [r7, #15]
 80076e4:	4618      	mov	r0, r3
 80076e6:	f000 f8e5 	bl	80078b4 <USBD_Get_USB_Status>
 80076ea:	4603      	mov	r3, r0
 80076ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3710      	adds	r7, #16
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	460b      	mov	r3, r1
 8007702:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007704:	2300      	movs	r3, #0
 8007706:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007708:	2300      	movs	r3, #0
 800770a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007712:	78fa      	ldrb	r2, [r7, #3]
 8007714:	4611      	mov	r1, r2
 8007716:	4618      	mov	r0, r3
 8007718:	f7fa ffbb 	bl	8002692 <HAL_PCD_EP_SetStall>
 800771c:	4603      	mov	r3, r0
 800771e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007720:	7bfb      	ldrb	r3, [r7, #15]
 8007722:	4618      	mov	r0, r3
 8007724:	f000 f8c6 	bl	80078b4 <USBD_Get_USB_Status>
 8007728:	4603      	mov	r3, r0
 800772a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800772c:	7bbb      	ldrb	r3, [r7, #14]
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b084      	sub	sp, #16
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
 800773e:	460b      	mov	r3, r1
 8007740:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007742:	2300      	movs	r3, #0
 8007744:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007750:	78fa      	ldrb	r2, [r7, #3]
 8007752:	4611      	mov	r1, r2
 8007754:	4618      	mov	r0, r3
 8007756:	f7fb f800 	bl	800275a <HAL_PCD_EP_ClrStall>
 800775a:	4603      	mov	r3, r0
 800775c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800775e:	7bfb      	ldrb	r3, [r7, #15]
 8007760:	4618      	mov	r0, r3
 8007762:	f000 f8a7 	bl	80078b4 <USBD_Get_USB_Status>
 8007766:	4603      	mov	r3, r0
 8007768:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800776a:	7bbb      	ldrb	r3, [r7, #14]
}
 800776c:	4618      	mov	r0, r3
 800776e:	3710      	adds	r7, #16
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007786:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007788:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800778c:	2b00      	cmp	r3, #0
 800778e:	da0b      	bge.n	80077a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007790:	78fb      	ldrb	r3, [r7, #3]
 8007792:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007796:	68f9      	ldr	r1, [r7, #12]
 8007798:	4613      	mov	r3, r2
 800779a:	00db      	lsls	r3, r3, #3
 800779c:	1a9b      	subs	r3, r3, r2
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	440b      	add	r3, r1
 80077a2:	333e      	adds	r3, #62	; 0x3e
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	e00b      	b.n	80077c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80077a8:	78fb      	ldrb	r3, [r7, #3]
 80077aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80077ae:	68f9      	ldr	r1, [r7, #12]
 80077b0:	4613      	mov	r3, r2
 80077b2:	00db      	lsls	r3, r3, #3
 80077b4:	1a9b      	subs	r3, r3, r2
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	440b      	add	r3, r1
 80077ba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80077be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3714      	adds	r7, #20
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b084      	sub	sp, #16
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	460b      	mov	r3, r1
 80077d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077d8:	2300      	movs	r3, #0
 80077da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077dc:	2300      	movs	r3, #0
 80077de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80077e6:	78fa      	ldrb	r2, [r7, #3]
 80077e8:	4611      	mov	r1, r2
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fa fdcd 	bl	800238a <HAL_PCD_SetAddress>
 80077f0:	4603      	mov	r3, r0
 80077f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077f4:	7bfb      	ldrb	r3, [r7, #15]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 f85c 	bl	80078b4 <USBD_Get_USB_Status>
 80077fc:	4603      	mov	r3, r0
 80077fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007800:	7bbb      	ldrb	r3, [r7, #14]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b086      	sub	sp, #24
 800780e:	af00      	add	r7, sp, #0
 8007810:	60f8      	str	r0, [r7, #12]
 8007812:	607a      	str	r2, [r7, #4]
 8007814:	603b      	str	r3, [r7, #0]
 8007816:	460b      	mov	r3, r1
 8007818:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800781a:	2300      	movs	r3, #0
 800781c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007828:	7af9      	ldrb	r1, [r7, #11]
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	f7fa fee6 	bl	80025fe <HAL_PCD_EP_Transmit>
 8007832:	4603      	mov	r3, r0
 8007834:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007836:	7dfb      	ldrb	r3, [r7, #23]
 8007838:	4618      	mov	r0, r3
 800783a:	f000 f83b 	bl	80078b4 <USBD_Get_USB_Status>
 800783e:	4603      	mov	r3, r0
 8007840:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007842:	7dbb      	ldrb	r3, [r7, #22]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3718      	adds	r7, #24
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b086      	sub	sp, #24
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	607a      	str	r2, [r7, #4]
 8007856:	603b      	str	r3, [r7, #0]
 8007858:	460b      	mov	r3, r1
 800785a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007860:	2300      	movs	r3, #0
 8007862:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800786a:	7af9      	ldrb	r1, [r7, #11]
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	f7fa fe62 	bl	8002538 <HAL_PCD_EP_Receive>
 8007874:	4603      	mov	r3, r0
 8007876:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007878:	7dfb      	ldrb	r3, [r7, #23]
 800787a:	4618      	mov	r0, r3
 800787c:	f000 f81a 	bl	80078b4 <USBD_Get_USB_Status>
 8007880:	4603      	mov	r3, r0
 8007882:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007884:	7dbb      	ldrb	r3, [r7, #22]
}
 8007886:	4618      	mov	r0, r3
 8007888:	3718      	adds	r7, #24
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}

0800788e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b082      	sub	sp, #8
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
 8007896:	460b      	mov	r3, r1
 8007898:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80078a0:	78fa      	ldrb	r2, [r7, #3]
 80078a2:	4611      	mov	r1, r2
 80078a4:	4618      	mov	r0, r3
 80078a6:	f7fa fe92 	bl	80025ce <HAL_PCD_EP_GetRxCount>
 80078aa:	4603      	mov	r3, r0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3708      	adds	r7, #8
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}

080078b4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	4603      	mov	r3, r0
 80078bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078be:	2300      	movs	r3, #0
 80078c0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80078c2:	79fb      	ldrb	r3, [r7, #7]
 80078c4:	2b03      	cmp	r3, #3
 80078c6:	d817      	bhi.n	80078f8 <USBD_Get_USB_Status+0x44>
 80078c8:	a201      	add	r2, pc, #4	; (adr r2, 80078d0 <USBD_Get_USB_Status+0x1c>)
 80078ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ce:	bf00      	nop
 80078d0:	080078e1 	.word	0x080078e1
 80078d4:	080078e7 	.word	0x080078e7
 80078d8:	080078ed 	.word	0x080078ed
 80078dc:	080078f3 	.word	0x080078f3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80078e0:	2300      	movs	r3, #0
 80078e2:	73fb      	strb	r3, [r7, #15]
    break;
 80078e4:	e00b      	b.n	80078fe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80078e6:	2303      	movs	r3, #3
 80078e8:	73fb      	strb	r3, [r7, #15]
    break;
 80078ea:	e008      	b.n	80078fe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80078ec:	2301      	movs	r3, #1
 80078ee:	73fb      	strb	r3, [r7, #15]
    break;
 80078f0:	e005      	b.n	80078fe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80078f2:	2303      	movs	r3, #3
 80078f4:	73fb      	strb	r3, [r7, #15]
    break;
 80078f6:	e002      	b.n	80078fe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80078f8:	2303      	movs	r3, #3
 80078fa:	73fb      	strb	r3, [r7, #15]
    break;
 80078fc:	bf00      	nop
  }
  return usb_status;
 80078fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007900:	4618      	mov	r0, r3
 8007902:	3714      	adds	r7, #20
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <__errno>:
 800790c:	4b01      	ldr	r3, [pc, #4]	; (8007914 <__errno+0x8>)
 800790e:	6818      	ldr	r0, [r3, #0]
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	20000184 	.word	0x20000184

08007918 <__libc_init_array>:
 8007918:	b570      	push	{r4, r5, r6, lr}
 800791a:	4e0d      	ldr	r6, [pc, #52]	; (8007950 <__libc_init_array+0x38>)
 800791c:	4c0d      	ldr	r4, [pc, #52]	; (8007954 <__libc_init_array+0x3c>)
 800791e:	1ba4      	subs	r4, r4, r6
 8007920:	10a4      	asrs	r4, r4, #2
 8007922:	2500      	movs	r5, #0
 8007924:	42a5      	cmp	r5, r4
 8007926:	d109      	bne.n	800793c <__libc_init_array+0x24>
 8007928:	4e0b      	ldr	r6, [pc, #44]	; (8007958 <__libc_init_array+0x40>)
 800792a:	4c0c      	ldr	r4, [pc, #48]	; (800795c <__libc_init_array+0x44>)
 800792c:	f000 fc36 	bl	800819c <_init>
 8007930:	1ba4      	subs	r4, r4, r6
 8007932:	10a4      	asrs	r4, r4, #2
 8007934:	2500      	movs	r5, #0
 8007936:	42a5      	cmp	r5, r4
 8007938:	d105      	bne.n	8007946 <__libc_init_array+0x2e>
 800793a:	bd70      	pop	{r4, r5, r6, pc}
 800793c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007940:	4798      	blx	r3
 8007942:	3501      	adds	r5, #1
 8007944:	e7ee      	b.n	8007924 <__libc_init_array+0xc>
 8007946:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800794a:	4798      	blx	r3
 800794c:	3501      	adds	r5, #1
 800794e:	e7f2      	b.n	8007936 <__libc_init_array+0x1e>
 8007950:	08008268 	.word	0x08008268
 8007954:	08008268 	.word	0x08008268
 8007958:	08008268 	.word	0x08008268
 800795c:	0800826c 	.word	0x0800826c

08007960 <malloc>:
 8007960:	4b02      	ldr	r3, [pc, #8]	; (800796c <malloc+0xc>)
 8007962:	4601      	mov	r1, r0
 8007964:	6818      	ldr	r0, [r3, #0]
 8007966:	f000 b861 	b.w	8007a2c <_malloc_r>
 800796a:	bf00      	nop
 800796c:	20000184 	.word	0x20000184

08007970 <free>:
 8007970:	4b02      	ldr	r3, [pc, #8]	; (800797c <free+0xc>)
 8007972:	4601      	mov	r1, r0
 8007974:	6818      	ldr	r0, [r3, #0]
 8007976:	f000 b80b 	b.w	8007990 <_free_r>
 800797a:	bf00      	nop
 800797c:	20000184 	.word	0x20000184

08007980 <memset>:
 8007980:	4402      	add	r2, r0
 8007982:	4603      	mov	r3, r0
 8007984:	4293      	cmp	r3, r2
 8007986:	d100      	bne.n	800798a <memset+0xa>
 8007988:	4770      	bx	lr
 800798a:	f803 1b01 	strb.w	r1, [r3], #1
 800798e:	e7f9      	b.n	8007984 <memset+0x4>

08007990 <_free_r>:
 8007990:	b538      	push	{r3, r4, r5, lr}
 8007992:	4605      	mov	r5, r0
 8007994:	2900      	cmp	r1, #0
 8007996:	d045      	beq.n	8007a24 <_free_r+0x94>
 8007998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800799c:	1f0c      	subs	r4, r1, #4
 800799e:	2b00      	cmp	r3, #0
 80079a0:	bfb8      	it	lt
 80079a2:	18e4      	addlt	r4, r4, r3
 80079a4:	f000 f8cc 	bl	8007b40 <__malloc_lock>
 80079a8:	4a1f      	ldr	r2, [pc, #124]	; (8007a28 <_free_r+0x98>)
 80079aa:	6813      	ldr	r3, [r2, #0]
 80079ac:	4610      	mov	r0, r2
 80079ae:	b933      	cbnz	r3, 80079be <_free_r+0x2e>
 80079b0:	6063      	str	r3, [r4, #4]
 80079b2:	6014      	str	r4, [r2, #0]
 80079b4:	4628      	mov	r0, r5
 80079b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079ba:	f000 b8c2 	b.w	8007b42 <__malloc_unlock>
 80079be:	42a3      	cmp	r3, r4
 80079c0:	d90c      	bls.n	80079dc <_free_r+0x4c>
 80079c2:	6821      	ldr	r1, [r4, #0]
 80079c4:	1862      	adds	r2, r4, r1
 80079c6:	4293      	cmp	r3, r2
 80079c8:	bf04      	itt	eq
 80079ca:	681a      	ldreq	r2, [r3, #0]
 80079cc:	685b      	ldreq	r3, [r3, #4]
 80079ce:	6063      	str	r3, [r4, #4]
 80079d0:	bf04      	itt	eq
 80079d2:	1852      	addeq	r2, r2, r1
 80079d4:	6022      	streq	r2, [r4, #0]
 80079d6:	6004      	str	r4, [r0, #0]
 80079d8:	e7ec      	b.n	80079b4 <_free_r+0x24>
 80079da:	4613      	mov	r3, r2
 80079dc:	685a      	ldr	r2, [r3, #4]
 80079de:	b10a      	cbz	r2, 80079e4 <_free_r+0x54>
 80079e0:	42a2      	cmp	r2, r4
 80079e2:	d9fa      	bls.n	80079da <_free_r+0x4a>
 80079e4:	6819      	ldr	r1, [r3, #0]
 80079e6:	1858      	adds	r0, r3, r1
 80079e8:	42a0      	cmp	r0, r4
 80079ea:	d10b      	bne.n	8007a04 <_free_r+0x74>
 80079ec:	6820      	ldr	r0, [r4, #0]
 80079ee:	4401      	add	r1, r0
 80079f0:	1858      	adds	r0, r3, r1
 80079f2:	4282      	cmp	r2, r0
 80079f4:	6019      	str	r1, [r3, #0]
 80079f6:	d1dd      	bne.n	80079b4 <_free_r+0x24>
 80079f8:	6810      	ldr	r0, [r2, #0]
 80079fa:	6852      	ldr	r2, [r2, #4]
 80079fc:	605a      	str	r2, [r3, #4]
 80079fe:	4401      	add	r1, r0
 8007a00:	6019      	str	r1, [r3, #0]
 8007a02:	e7d7      	b.n	80079b4 <_free_r+0x24>
 8007a04:	d902      	bls.n	8007a0c <_free_r+0x7c>
 8007a06:	230c      	movs	r3, #12
 8007a08:	602b      	str	r3, [r5, #0]
 8007a0a:	e7d3      	b.n	80079b4 <_free_r+0x24>
 8007a0c:	6820      	ldr	r0, [r4, #0]
 8007a0e:	1821      	adds	r1, r4, r0
 8007a10:	428a      	cmp	r2, r1
 8007a12:	bf04      	itt	eq
 8007a14:	6811      	ldreq	r1, [r2, #0]
 8007a16:	6852      	ldreq	r2, [r2, #4]
 8007a18:	6062      	str	r2, [r4, #4]
 8007a1a:	bf04      	itt	eq
 8007a1c:	1809      	addeq	r1, r1, r0
 8007a1e:	6021      	streq	r1, [r4, #0]
 8007a20:	605c      	str	r4, [r3, #4]
 8007a22:	e7c7      	b.n	80079b4 <_free_r+0x24>
 8007a24:	bd38      	pop	{r3, r4, r5, pc}
 8007a26:	bf00      	nop
 8007a28:	20000214 	.word	0x20000214

08007a2c <_malloc_r>:
 8007a2c:	b570      	push	{r4, r5, r6, lr}
 8007a2e:	1ccd      	adds	r5, r1, #3
 8007a30:	f025 0503 	bic.w	r5, r5, #3
 8007a34:	3508      	adds	r5, #8
 8007a36:	2d0c      	cmp	r5, #12
 8007a38:	bf38      	it	cc
 8007a3a:	250c      	movcc	r5, #12
 8007a3c:	2d00      	cmp	r5, #0
 8007a3e:	4606      	mov	r6, r0
 8007a40:	db01      	blt.n	8007a46 <_malloc_r+0x1a>
 8007a42:	42a9      	cmp	r1, r5
 8007a44:	d903      	bls.n	8007a4e <_malloc_r+0x22>
 8007a46:	230c      	movs	r3, #12
 8007a48:	6033      	str	r3, [r6, #0]
 8007a4a:	2000      	movs	r0, #0
 8007a4c:	bd70      	pop	{r4, r5, r6, pc}
 8007a4e:	f000 f877 	bl	8007b40 <__malloc_lock>
 8007a52:	4a21      	ldr	r2, [pc, #132]	; (8007ad8 <_malloc_r+0xac>)
 8007a54:	6814      	ldr	r4, [r2, #0]
 8007a56:	4621      	mov	r1, r4
 8007a58:	b991      	cbnz	r1, 8007a80 <_malloc_r+0x54>
 8007a5a:	4c20      	ldr	r4, [pc, #128]	; (8007adc <_malloc_r+0xb0>)
 8007a5c:	6823      	ldr	r3, [r4, #0]
 8007a5e:	b91b      	cbnz	r3, 8007a68 <_malloc_r+0x3c>
 8007a60:	4630      	mov	r0, r6
 8007a62:	f000 f83d 	bl	8007ae0 <_sbrk_r>
 8007a66:	6020      	str	r0, [r4, #0]
 8007a68:	4629      	mov	r1, r5
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	f000 f838 	bl	8007ae0 <_sbrk_r>
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	d124      	bne.n	8007abe <_malloc_r+0x92>
 8007a74:	230c      	movs	r3, #12
 8007a76:	6033      	str	r3, [r6, #0]
 8007a78:	4630      	mov	r0, r6
 8007a7a:	f000 f862 	bl	8007b42 <__malloc_unlock>
 8007a7e:	e7e4      	b.n	8007a4a <_malloc_r+0x1e>
 8007a80:	680b      	ldr	r3, [r1, #0]
 8007a82:	1b5b      	subs	r3, r3, r5
 8007a84:	d418      	bmi.n	8007ab8 <_malloc_r+0x8c>
 8007a86:	2b0b      	cmp	r3, #11
 8007a88:	d90f      	bls.n	8007aaa <_malloc_r+0x7e>
 8007a8a:	600b      	str	r3, [r1, #0]
 8007a8c:	50cd      	str	r5, [r1, r3]
 8007a8e:	18cc      	adds	r4, r1, r3
 8007a90:	4630      	mov	r0, r6
 8007a92:	f000 f856 	bl	8007b42 <__malloc_unlock>
 8007a96:	f104 000b 	add.w	r0, r4, #11
 8007a9a:	1d23      	adds	r3, r4, #4
 8007a9c:	f020 0007 	bic.w	r0, r0, #7
 8007aa0:	1ac3      	subs	r3, r0, r3
 8007aa2:	d0d3      	beq.n	8007a4c <_malloc_r+0x20>
 8007aa4:	425a      	negs	r2, r3
 8007aa6:	50e2      	str	r2, [r4, r3]
 8007aa8:	e7d0      	b.n	8007a4c <_malloc_r+0x20>
 8007aaa:	428c      	cmp	r4, r1
 8007aac:	684b      	ldr	r3, [r1, #4]
 8007aae:	bf16      	itet	ne
 8007ab0:	6063      	strne	r3, [r4, #4]
 8007ab2:	6013      	streq	r3, [r2, #0]
 8007ab4:	460c      	movne	r4, r1
 8007ab6:	e7eb      	b.n	8007a90 <_malloc_r+0x64>
 8007ab8:	460c      	mov	r4, r1
 8007aba:	6849      	ldr	r1, [r1, #4]
 8007abc:	e7cc      	b.n	8007a58 <_malloc_r+0x2c>
 8007abe:	1cc4      	adds	r4, r0, #3
 8007ac0:	f024 0403 	bic.w	r4, r4, #3
 8007ac4:	42a0      	cmp	r0, r4
 8007ac6:	d005      	beq.n	8007ad4 <_malloc_r+0xa8>
 8007ac8:	1a21      	subs	r1, r4, r0
 8007aca:	4630      	mov	r0, r6
 8007acc:	f000 f808 	bl	8007ae0 <_sbrk_r>
 8007ad0:	3001      	adds	r0, #1
 8007ad2:	d0cf      	beq.n	8007a74 <_malloc_r+0x48>
 8007ad4:	6025      	str	r5, [r4, #0]
 8007ad6:	e7db      	b.n	8007a90 <_malloc_r+0x64>
 8007ad8:	20000214 	.word	0x20000214
 8007adc:	20000218 	.word	0x20000218

08007ae0 <_sbrk_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	4c06      	ldr	r4, [pc, #24]	; (8007afc <_sbrk_r+0x1c>)
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	4605      	mov	r5, r0
 8007ae8:	4608      	mov	r0, r1
 8007aea:	6023      	str	r3, [r4, #0]
 8007aec:	f7f9 fb0e 	bl	800110c <_sbrk>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d102      	bne.n	8007afa <_sbrk_r+0x1a>
 8007af4:	6823      	ldr	r3, [r4, #0]
 8007af6:	b103      	cbz	r3, 8007afa <_sbrk_r+0x1a>
 8007af8:	602b      	str	r3, [r5, #0]
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	20001b58 	.word	0x20001b58

08007b00 <siprintf>:
 8007b00:	b40e      	push	{r1, r2, r3}
 8007b02:	b500      	push	{lr}
 8007b04:	b09c      	sub	sp, #112	; 0x70
 8007b06:	ab1d      	add	r3, sp, #116	; 0x74
 8007b08:	9002      	str	r0, [sp, #8]
 8007b0a:	9006      	str	r0, [sp, #24]
 8007b0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b10:	4809      	ldr	r0, [pc, #36]	; (8007b38 <siprintf+0x38>)
 8007b12:	9107      	str	r1, [sp, #28]
 8007b14:	9104      	str	r1, [sp, #16]
 8007b16:	4909      	ldr	r1, [pc, #36]	; (8007b3c <siprintf+0x3c>)
 8007b18:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b1c:	9105      	str	r1, [sp, #20]
 8007b1e:	6800      	ldr	r0, [r0, #0]
 8007b20:	9301      	str	r3, [sp, #4]
 8007b22:	a902      	add	r1, sp, #8
 8007b24:	f000 f868 	bl	8007bf8 <_svfiprintf_r>
 8007b28:	9b02      	ldr	r3, [sp, #8]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	701a      	strb	r2, [r3, #0]
 8007b2e:	b01c      	add	sp, #112	; 0x70
 8007b30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b34:	b003      	add	sp, #12
 8007b36:	4770      	bx	lr
 8007b38:	20000184 	.word	0x20000184
 8007b3c:	ffff0208 	.word	0xffff0208

08007b40 <__malloc_lock>:
 8007b40:	4770      	bx	lr

08007b42 <__malloc_unlock>:
 8007b42:	4770      	bx	lr

08007b44 <__ssputs_r>:
 8007b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b48:	688e      	ldr	r6, [r1, #8]
 8007b4a:	429e      	cmp	r6, r3
 8007b4c:	4682      	mov	sl, r0
 8007b4e:	460c      	mov	r4, r1
 8007b50:	4690      	mov	r8, r2
 8007b52:	4699      	mov	r9, r3
 8007b54:	d837      	bhi.n	8007bc6 <__ssputs_r+0x82>
 8007b56:	898a      	ldrh	r2, [r1, #12]
 8007b58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b5c:	d031      	beq.n	8007bc2 <__ssputs_r+0x7e>
 8007b5e:	6825      	ldr	r5, [r4, #0]
 8007b60:	6909      	ldr	r1, [r1, #16]
 8007b62:	1a6f      	subs	r7, r5, r1
 8007b64:	6965      	ldr	r5, [r4, #20]
 8007b66:	2302      	movs	r3, #2
 8007b68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b6c:	fb95 f5f3 	sdiv	r5, r5, r3
 8007b70:	f109 0301 	add.w	r3, r9, #1
 8007b74:	443b      	add	r3, r7
 8007b76:	429d      	cmp	r5, r3
 8007b78:	bf38      	it	cc
 8007b7a:	461d      	movcc	r5, r3
 8007b7c:	0553      	lsls	r3, r2, #21
 8007b7e:	d530      	bpl.n	8007be2 <__ssputs_r+0x9e>
 8007b80:	4629      	mov	r1, r5
 8007b82:	f7ff ff53 	bl	8007a2c <_malloc_r>
 8007b86:	4606      	mov	r6, r0
 8007b88:	b950      	cbnz	r0, 8007ba0 <__ssputs_r+0x5c>
 8007b8a:	230c      	movs	r3, #12
 8007b8c:	f8ca 3000 	str.w	r3, [sl]
 8007b90:	89a3      	ldrh	r3, [r4, #12]
 8007b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b96:	81a3      	strh	r3, [r4, #12]
 8007b98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ba0:	463a      	mov	r2, r7
 8007ba2:	6921      	ldr	r1, [r4, #16]
 8007ba4:	f000 faa8 	bl	80080f8 <memcpy>
 8007ba8:	89a3      	ldrh	r3, [r4, #12]
 8007baa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007bae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bb2:	81a3      	strh	r3, [r4, #12]
 8007bb4:	6126      	str	r6, [r4, #16]
 8007bb6:	6165      	str	r5, [r4, #20]
 8007bb8:	443e      	add	r6, r7
 8007bba:	1bed      	subs	r5, r5, r7
 8007bbc:	6026      	str	r6, [r4, #0]
 8007bbe:	60a5      	str	r5, [r4, #8]
 8007bc0:	464e      	mov	r6, r9
 8007bc2:	454e      	cmp	r6, r9
 8007bc4:	d900      	bls.n	8007bc8 <__ssputs_r+0x84>
 8007bc6:	464e      	mov	r6, r9
 8007bc8:	4632      	mov	r2, r6
 8007bca:	4641      	mov	r1, r8
 8007bcc:	6820      	ldr	r0, [r4, #0]
 8007bce:	f000 fa9e 	bl	800810e <memmove>
 8007bd2:	68a3      	ldr	r3, [r4, #8]
 8007bd4:	1b9b      	subs	r3, r3, r6
 8007bd6:	60a3      	str	r3, [r4, #8]
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	441e      	add	r6, r3
 8007bdc:	6026      	str	r6, [r4, #0]
 8007bde:	2000      	movs	r0, #0
 8007be0:	e7dc      	b.n	8007b9c <__ssputs_r+0x58>
 8007be2:	462a      	mov	r2, r5
 8007be4:	f000 faac 	bl	8008140 <_realloc_r>
 8007be8:	4606      	mov	r6, r0
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d1e2      	bne.n	8007bb4 <__ssputs_r+0x70>
 8007bee:	6921      	ldr	r1, [r4, #16]
 8007bf0:	4650      	mov	r0, sl
 8007bf2:	f7ff fecd 	bl	8007990 <_free_r>
 8007bf6:	e7c8      	b.n	8007b8a <__ssputs_r+0x46>

08007bf8 <_svfiprintf_r>:
 8007bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bfc:	461d      	mov	r5, r3
 8007bfe:	898b      	ldrh	r3, [r1, #12]
 8007c00:	061f      	lsls	r7, r3, #24
 8007c02:	b09d      	sub	sp, #116	; 0x74
 8007c04:	4680      	mov	r8, r0
 8007c06:	460c      	mov	r4, r1
 8007c08:	4616      	mov	r6, r2
 8007c0a:	d50f      	bpl.n	8007c2c <_svfiprintf_r+0x34>
 8007c0c:	690b      	ldr	r3, [r1, #16]
 8007c0e:	b96b      	cbnz	r3, 8007c2c <_svfiprintf_r+0x34>
 8007c10:	2140      	movs	r1, #64	; 0x40
 8007c12:	f7ff ff0b 	bl	8007a2c <_malloc_r>
 8007c16:	6020      	str	r0, [r4, #0]
 8007c18:	6120      	str	r0, [r4, #16]
 8007c1a:	b928      	cbnz	r0, 8007c28 <_svfiprintf_r+0x30>
 8007c1c:	230c      	movs	r3, #12
 8007c1e:	f8c8 3000 	str.w	r3, [r8]
 8007c22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c26:	e0c8      	b.n	8007dba <_svfiprintf_r+0x1c2>
 8007c28:	2340      	movs	r3, #64	; 0x40
 8007c2a:	6163      	str	r3, [r4, #20]
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c30:	2320      	movs	r3, #32
 8007c32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c36:	2330      	movs	r3, #48	; 0x30
 8007c38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c3c:	9503      	str	r5, [sp, #12]
 8007c3e:	f04f 0b01 	mov.w	fp, #1
 8007c42:	4637      	mov	r7, r6
 8007c44:	463d      	mov	r5, r7
 8007c46:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007c4a:	b10b      	cbz	r3, 8007c50 <_svfiprintf_r+0x58>
 8007c4c:	2b25      	cmp	r3, #37	; 0x25
 8007c4e:	d13e      	bne.n	8007cce <_svfiprintf_r+0xd6>
 8007c50:	ebb7 0a06 	subs.w	sl, r7, r6
 8007c54:	d00b      	beq.n	8007c6e <_svfiprintf_r+0x76>
 8007c56:	4653      	mov	r3, sl
 8007c58:	4632      	mov	r2, r6
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	4640      	mov	r0, r8
 8007c5e:	f7ff ff71 	bl	8007b44 <__ssputs_r>
 8007c62:	3001      	adds	r0, #1
 8007c64:	f000 80a4 	beq.w	8007db0 <_svfiprintf_r+0x1b8>
 8007c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6a:	4453      	add	r3, sl
 8007c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8007c6e:	783b      	ldrb	r3, [r7, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f000 809d 	beq.w	8007db0 <_svfiprintf_r+0x1b8>
 8007c76:	2300      	movs	r3, #0
 8007c78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c80:	9304      	str	r3, [sp, #16]
 8007c82:	9307      	str	r3, [sp, #28]
 8007c84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c88:	931a      	str	r3, [sp, #104]	; 0x68
 8007c8a:	462f      	mov	r7, r5
 8007c8c:	2205      	movs	r2, #5
 8007c8e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007c92:	4850      	ldr	r0, [pc, #320]	; (8007dd4 <_svfiprintf_r+0x1dc>)
 8007c94:	f7f8 fa9c 	bl	80001d0 <memchr>
 8007c98:	9b04      	ldr	r3, [sp, #16]
 8007c9a:	b9d0      	cbnz	r0, 8007cd2 <_svfiprintf_r+0xda>
 8007c9c:	06d9      	lsls	r1, r3, #27
 8007c9e:	bf44      	itt	mi
 8007ca0:	2220      	movmi	r2, #32
 8007ca2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007ca6:	071a      	lsls	r2, r3, #28
 8007ca8:	bf44      	itt	mi
 8007caa:	222b      	movmi	r2, #43	; 0x2b
 8007cac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007cb0:	782a      	ldrb	r2, [r5, #0]
 8007cb2:	2a2a      	cmp	r2, #42	; 0x2a
 8007cb4:	d015      	beq.n	8007ce2 <_svfiprintf_r+0xea>
 8007cb6:	9a07      	ldr	r2, [sp, #28]
 8007cb8:	462f      	mov	r7, r5
 8007cba:	2000      	movs	r0, #0
 8007cbc:	250a      	movs	r5, #10
 8007cbe:	4639      	mov	r1, r7
 8007cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cc4:	3b30      	subs	r3, #48	; 0x30
 8007cc6:	2b09      	cmp	r3, #9
 8007cc8:	d94d      	bls.n	8007d66 <_svfiprintf_r+0x16e>
 8007cca:	b1b8      	cbz	r0, 8007cfc <_svfiprintf_r+0x104>
 8007ccc:	e00f      	b.n	8007cee <_svfiprintf_r+0xf6>
 8007cce:	462f      	mov	r7, r5
 8007cd0:	e7b8      	b.n	8007c44 <_svfiprintf_r+0x4c>
 8007cd2:	4a40      	ldr	r2, [pc, #256]	; (8007dd4 <_svfiprintf_r+0x1dc>)
 8007cd4:	1a80      	subs	r0, r0, r2
 8007cd6:	fa0b f000 	lsl.w	r0, fp, r0
 8007cda:	4318      	orrs	r0, r3
 8007cdc:	9004      	str	r0, [sp, #16]
 8007cde:	463d      	mov	r5, r7
 8007ce0:	e7d3      	b.n	8007c8a <_svfiprintf_r+0x92>
 8007ce2:	9a03      	ldr	r2, [sp, #12]
 8007ce4:	1d11      	adds	r1, r2, #4
 8007ce6:	6812      	ldr	r2, [r2, #0]
 8007ce8:	9103      	str	r1, [sp, #12]
 8007cea:	2a00      	cmp	r2, #0
 8007cec:	db01      	blt.n	8007cf2 <_svfiprintf_r+0xfa>
 8007cee:	9207      	str	r2, [sp, #28]
 8007cf0:	e004      	b.n	8007cfc <_svfiprintf_r+0x104>
 8007cf2:	4252      	negs	r2, r2
 8007cf4:	f043 0302 	orr.w	r3, r3, #2
 8007cf8:	9207      	str	r2, [sp, #28]
 8007cfa:	9304      	str	r3, [sp, #16]
 8007cfc:	783b      	ldrb	r3, [r7, #0]
 8007cfe:	2b2e      	cmp	r3, #46	; 0x2e
 8007d00:	d10c      	bne.n	8007d1c <_svfiprintf_r+0x124>
 8007d02:	787b      	ldrb	r3, [r7, #1]
 8007d04:	2b2a      	cmp	r3, #42	; 0x2a
 8007d06:	d133      	bne.n	8007d70 <_svfiprintf_r+0x178>
 8007d08:	9b03      	ldr	r3, [sp, #12]
 8007d0a:	1d1a      	adds	r2, r3, #4
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	9203      	str	r2, [sp, #12]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	bfb8      	it	lt
 8007d14:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007d18:	3702      	adds	r7, #2
 8007d1a:	9305      	str	r3, [sp, #20]
 8007d1c:	4d2e      	ldr	r5, [pc, #184]	; (8007dd8 <_svfiprintf_r+0x1e0>)
 8007d1e:	7839      	ldrb	r1, [r7, #0]
 8007d20:	2203      	movs	r2, #3
 8007d22:	4628      	mov	r0, r5
 8007d24:	f7f8 fa54 	bl	80001d0 <memchr>
 8007d28:	b138      	cbz	r0, 8007d3a <_svfiprintf_r+0x142>
 8007d2a:	2340      	movs	r3, #64	; 0x40
 8007d2c:	1b40      	subs	r0, r0, r5
 8007d2e:	fa03 f000 	lsl.w	r0, r3, r0
 8007d32:	9b04      	ldr	r3, [sp, #16]
 8007d34:	4303      	orrs	r3, r0
 8007d36:	3701      	adds	r7, #1
 8007d38:	9304      	str	r3, [sp, #16]
 8007d3a:	7839      	ldrb	r1, [r7, #0]
 8007d3c:	4827      	ldr	r0, [pc, #156]	; (8007ddc <_svfiprintf_r+0x1e4>)
 8007d3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d42:	2206      	movs	r2, #6
 8007d44:	1c7e      	adds	r6, r7, #1
 8007d46:	f7f8 fa43 	bl	80001d0 <memchr>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d038      	beq.n	8007dc0 <_svfiprintf_r+0x1c8>
 8007d4e:	4b24      	ldr	r3, [pc, #144]	; (8007de0 <_svfiprintf_r+0x1e8>)
 8007d50:	bb13      	cbnz	r3, 8007d98 <_svfiprintf_r+0x1a0>
 8007d52:	9b03      	ldr	r3, [sp, #12]
 8007d54:	3307      	adds	r3, #7
 8007d56:	f023 0307 	bic.w	r3, r3, #7
 8007d5a:	3308      	adds	r3, #8
 8007d5c:	9303      	str	r3, [sp, #12]
 8007d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d60:	444b      	add	r3, r9
 8007d62:	9309      	str	r3, [sp, #36]	; 0x24
 8007d64:	e76d      	b.n	8007c42 <_svfiprintf_r+0x4a>
 8007d66:	fb05 3202 	mla	r2, r5, r2, r3
 8007d6a:	2001      	movs	r0, #1
 8007d6c:	460f      	mov	r7, r1
 8007d6e:	e7a6      	b.n	8007cbe <_svfiprintf_r+0xc6>
 8007d70:	2300      	movs	r3, #0
 8007d72:	3701      	adds	r7, #1
 8007d74:	9305      	str	r3, [sp, #20]
 8007d76:	4619      	mov	r1, r3
 8007d78:	250a      	movs	r5, #10
 8007d7a:	4638      	mov	r0, r7
 8007d7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d80:	3a30      	subs	r2, #48	; 0x30
 8007d82:	2a09      	cmp	r2, #9
 8007d84:	d903      	bls.n	8007d8e <_svfiprintf_r+0x196>
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d0c8      	beq.n	8007d1c <_svfiprintf_r+0x124>
 8007d8a:	9105      	str	r1, [sp, #20]
 8007d8c:	e7c6      	b.n	8007d1c <_svfiprintf_r+0x124>
 8007d8e:	fb05 2101 	mla	r1, r5, r1, r2
 8007d92:	2301      	movs	r3, #1
 8007d94:	4607      	mov	r7, r0
 8007d96:	e7f0      	b.n	8007d7a <_svfiprintf_r+0x182>
 8007d98:	ab03      	add	r3, sp, #12
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	4622      	mov	r2, r4
 8007d9e:	4b11      	ldr	r3, [pc, #68]	; (8007de4 <_svfiprintf_r+0x1ec>)
 8007da0:	a904      	add	r1, sp, #16
 8007da2:	4640      	mov	r0, r8
 8007da4:	f3af 8000 	nop.w
 8007da8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007dac:	4681      	mov	r9, r0
 8007dae:	d1d6      	bne.n	8007d5e <_svfiprintf_r+0x166>
 8007db0:	89a3      	ldrh	r3, [r4, #12]
 8007db2:	065b      	lsls	r3, r3, #25
 8007db4:	f53f af35 	bmi.w	8007c22 <_svfiprintf_r+0x2a>
 8007db8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dba:	b01d      	add	sp, #116	; 0x74
 8007dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc0:	ab03      	add	r3, sp, #12
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	4622      	mov	r2, r4
 8007dc6:	4b07      	ldr	r3, [pc, #28]	; (8007de4 <_svfiprintf_r+0x1ec>)
 8007dc8:	a904      	add	r1, sp, #16
 8007dca:	4640      	mov	r0, r8
 8007dcc:	f000 f882 	bl	8007ed4 <_printf_i>
 8007dd0:	e7ea      	b.n	8007da8 <_svfiprintf_r+0x1b0>
 8007dd2:	bf00      	nop
 8007dd4:	0800822c 	.word	0x0800822c
 8007dd8:	08008232 	.word	0x08008232
 8007ddc:	08008236 	.word	0x08008236
 8007de0:	00000000 	.word	0x00000000
 8007de4:	08007b45 	.word	0x08007b45

08007de8 <_printf_common>:
 8007de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dec:	4691      	mov	r9, r2
 8007dee:	461f      	mov	r7, r3
 8007df0:	688a      	ldr	r2, [r1, #8]
 8007df2:	690b      	ldr	r3, [r1, #16]
 8007df4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	bfb8      	it	lt
 8007dfc:	4613      	movlt	r3, r2
 8007dfe:	f8c9 3000 	str.w	r3, [r9]
 8007e02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e06:	4606      	mov	r6, r0
 8007e08:	460c      	mov	r4, r1
 8007e0a:	b112      	cbz	r2, 8007e12 <_printf_common+0x2a>
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	f8c9 3000 	str.w	r3, [r9]
 8007e12:	6823      	ldr	r3, [r4, #0]
 8007e14:	0699      	lsls	r1, r3, #26
 8007e16:	bf42      	ittt	mi
 8007e18:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007e1c:	3302      	addmi	r3, #2
 8007e1e:	f8c9 3000 	strmi.w	r3, [r9]
 8007e22:	6825      	ldr	r5, [r4, #0]
 8007e24:	f015 0506 	ands.w	r5, r5, #6
 8007e28:	d107      	bne.n	8007e3a <_printf_common+0x52>
 8007e2a:	f104 0a19 	add.w	sl, r4, #25
 8007e2e:	68e3      	ldr	r3, [r4, #12]
 8007e30:	f8d9 2000 	ldr.w	r2, [r9]
 8007e34:	1a9b      	subs	r3, r3, r2
 8007e36:	42ab      	cmp	r3, r5
 8007e38:	dc28      	bgt.n	8007e8c <_printf_common+0xa4>
 8007e3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007e3e:	6822      	ldr	r2, [r4, #0]
 8007e40:	3300      	adds	r3, #0
 8007e42:	bf18      	it	ne
 8007e44:	2301      	movne	r3, #1
 8007e46:	0692      	lsls	r2, r2, #26
 8007e48:	d42d      	bmi.n	8007ea6 <_printf_common+0xbe>
 8007e4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e4e:	4639      	mov	r1, r7
 8007e50:	4630      	mov	r0, r6
 8007e52:	47c0      	blx	r8
 8007e54:	3001      	adds	r0, #1
 8007e56:	d020      	beq.n	8007e9a <_printf_common+0xb2>
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	68e5      	ldr	r5, [r4, #12]
 8007e5c:	f8d9 2000 	ldr.w	r2, [r9]
 8007e60:	f003 0306 	and.w	r3, r3, #6
 8007e64:	2b04      	cmp	r3, #4
 8007e66:	bf08      	it	eq
 8007e68:	1aad      	subeq	r5, r5, r2
 8007e6a:	68a3      	ldr	r3, [r4, #8]
 8007e6c:	6922      	ldr	r2, [r4, #16]
 8007e6e:	bf0c      	ite	eq
 8007e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e74:	2500      	movne	r5, #0
 8007e76:	4293      	cmp	r3, r2
 8007e78:	bfc4      	itt	gt
 8007e7a:	1a9b      	subgt	r3, r3, r2
 8007e7c:	18ed      	addgt	r5, r5, r3
 8007e7e:	f04f 0900 	mov.w	r9, #0
 8007e82:	341a      	adds	r4, #26
 8007e84:	454d      	cmp	r5, r9
 8007e86:	d11a      	bne.n	8007ebe <_printf_common+0xd6>
 8007e88:	2000      	movs	r0, #0
 8007e8a:	e008      	b.n	8007e9e <_printf_common+0xb6>
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	4652      	mov	r2, sl
 8007e90:	4639      	mov	r1, r7
 8007e92:	4630      	mov	r0, r6
 8007e94:	47c0      	blx	r8
 8007e96:	3001      	adds	r0, #1
 8007e98:	d103      	bne.n	8007ea2 <_printf_common+0xba>
 8007e9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea2:	3501      	adds	r5, #1
 8007ea4:	e7c3      	b.n	8007e2e <_printf_common+0x46>
 8007ea6:	18e1      	adds	r1, r4, r3
 8007ea8:	1c5a      	adds	r2, r3, #1
 8007eaa:	2030      	movs	r0, #48	; 0x30
 8007eac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007eb0:	4422      	add	r2, r4
 8007eb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007eb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007eba:	3302      	adds	r3, #2
 8007ebc:	e7c5      	b.n	8007e4a <_printf_common+0x62>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	4622      	mov	r2, r4
 8007ec2:	4639      	mov	r1, r7
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	47c0      	blx	r8
 8007ec8:	3001      	adds	r0, #1
 8007eca:	d0e6      	beq.n	8007e9a <_printf_common+0xb2>
 8007ecc:	f109 0901 	add.w	r9, r9, #1
 8007ed0:	e7d8      	b.n	8007e84 <_printf_common+0x9c>
	...

08007ed4 <_printf_i>:
 8007ed4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ed8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007edc:	460c      	mov	r4, r1
 8007ede:	7e09      	ldrb	r1, [r1, #24]
 8007ee0:	b085      	sub	sp, #20
 8007ee2:	296e      	cmp	r1, #110	; 0x6e
 8007ee4:	4617      	mov	r7, r2
 8007ee6:	4606      	mov	r6, r0
 8007ee8:	4698      	mov	r8, r3
 8007eea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007eec:	f000 80b3 	beq.w	8008056 <_printf_i+0x182>
 8007ef0:	d822      	bhi.n	8007f38 <_printf_i+0x64>
 8007ef2:	2963      	cmp	r1, #99	; 0x63
 8007ef4:	d036      	beq.n	8007f64 <_printf_i+0x90>
 8007ef6:	d80a      	bhi.n	8007f0e <_printf_i+0x3a>
 8007ef8:	2900      	cmp	r1, #0
 8007efa:	f000 80b9 	beq.w	8008070 <_printf_i+0x19c>
 8007efe:	2958      	cmp	r1, #88	; 0x58
 8007f00:	f000 8083 	beq.w	800800a <_printf_i+0x136>
 8007f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f08:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007f0c:	e032      	b.n	8007f74 <_printf_i+0xa0>
 8007f0e:	2964      	cmp	r1, #100	; 0x64
 8007f10:	d001      	beq.n	8007f16 <_printf_i+0x42>
 8007f12:	2969      	cmp	r1, #105	; 0x69
 8007f14:	d1f6      	bne.n	8007f04 <_printf_i+0x30>
 8007f16:	6820      	ldr	r0, [r4, #0]
 8007f18:	6813      	ldr	r3, [r2, #0]
 8007f1a:	0605      	lsls	r5, r0, #24
 8007f1c:	f103 0104 	add.w	r1, r3, #4
 8007f20:	d52a      	bpl.n	8007f78 <_printf_i+0xa4>
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	6011      	str	r1, [r2, #0]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	da03      	bge.n	8007f32 <_printf_i+0x5e>
 8007f2a:	222d      	movs	r2, #45	; 0x2d
 8007f2c:	425b      	negs	r3, r3
 8007f2e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007f32:	486f      	ldr	r0, [pc, #444]	; (80080f0 <_printf_i+0x21c>)
 8007f34:	220a      	movs	r2, #10
 8007f36:	e039      	b.n	8007fac <_printf_i+0xd8>
 8007f38:	2973      	cmp	r1, #115	; 0x73
 8007f3a:	f000 809d 	beq.w	8008078 <_printf_i+0x1a4>
 8007f3e:	d808      	bhi.n	8007f52 <_printf_i+0x7e>
 8007f40:	296f      	cmp	r1, #111	; 0x6f
 8007f42:	d020      	beq.n	8007f86 <_printf_i+0xb2>
 8007f44:	2970      	cmp	r1, #112	; 0x70
 8007f46:	d1dd      	bne.n	8007f04 <_printf_i+0x30>
 8007f48:	6823      	ldr	r3, [r4, #0]
 8007f4a:	f043 0320 	orr.w	r3, r3, #32
 8007f4e:	6023      	str	r3, [r4, #0]
 8007f50:	e003      	b.n	8007f5a <_printf_i+0x86>
 8007f52:	2975      	cmp	r1, #117	; 0x75
 8007f54:	d017      	beq.n	8007f86 <_printf_i+0xb2>
 8007f56:	2978      	cmp	r1, #120	; 0x78
 8007f58:	d1d4      	bne.n	8007f04 <_printf_i+0x30>
 8007f5a:	2378      	movs	r3, #120	; 0x78
 8007f5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f60:	4864      	ldr	r0, [pc, #400]	; (80080f4 <_printf_i+0x220>)
 8007f62:	e055      	b.n	8008010 <_printf_i+0x13c>
 8007f64:	6813      	ldr	r3, [r2, #0]
 8007f66:	1d19      	adds	r1, r3, #4
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	6011      	str	r1, [r2, #0]
 8007f6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f74:	2301      	movs	r3, #1
 8007f76:	e08c      	b.n	8008092 <_printf_i+0x1be>
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	6011      	str	r1, [r2, #0]
 8007f7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f80:	bf18      	it	ne
 8007f82:	b21b      	sxthne	r3, r3
 8007f84:	e7cf      	b.n	8007f26 <_printf_i+0x52>
 8007f86:	6813      	ldr	r3, [r2, #0]
 8007f88:	6825      	ldr	r5, [r4, #0]
 8007f8a:	1d18      	adds	r0, r3, #4
 8007f8c:	6010      	str	r0, [r2, #0]
 8007f8e:	0628      	lsls	r0, r5, #24
 8007f90:	d501      	bpl.n	8007f96 <_printf_i+0xc2>
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	e002      	b.n	8007f9c <_printf_i+0xc8>
 8007f96:	0668      	lsls	r0, r5, #25
 8007f98:	d5fb      	bpl.n	8007f92 <_printf_i+0xbe>
 8007f9a:	881b      	ldrh	r3, [r3, #0]
 8007f9c:	4854      	ldr	r0, [pc, #336]	; (80080f0 <_printf_i+0x21c>)
 8007f9e:	296f      	cmp	r1, #111	; 0x6f
 8007fa0:	bf14      	ite	ne
 8007fa2:	220a      	movne	r2, #10
 8007fa4:	2208      	moveq	r2, #8
 8007fa6:	2100      	movs	r1, #0
 8007fa8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007fac:	6865      	ldr	r5, [r4, #4]
 8007fae:	60a5      	str	r5, [r4, #8]
 8007fb0:	2d00      	cmp	r5, #0
 8007fb2:	f2c0 8095 	blt.w	80080e0 <_printf_i+0x20c>
 8007fb6:	6821      	ldr	r1, [r4, #0]
 8007fb8:	f021 0104 	bic.w	r1, r1, #4
 8007fbc:	6021      	str	r1, [r4, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d13d      	bne.n	800803e <_printf_i+0x16a>
 8007fc2:	2d00      	cmp	r5, #0
 8007fc4:	f040 808e 	bne.w	80080e4 <_printf_i+0x210>
 8007fc8:	4665      	mov	r5, ip
 8007fca:	2a08      	cmp	r2, #8
 8007fcc:	d10b      	bne.n	8007fe6 <_printf_i+0x112>
 8007fce:	6823      	ldr	r3, [r4, #0]
 8007fd0:	07db      	lsls	r3, r3, #31
 8007fd2:	d508      	bpl.n	8007fe6 <_printf_i+0x112>
 8007fd4:	6923      	ldr	r3, [r4, #16]
 8007fd6:	6862      	ldr	r2, [r4, #4]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	bfde      	ittt	le
 8007fdc:	2330      	movle	r3, #48	; 0x30
 8007fde:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007fe2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007fe6:	ebac 0305 	sub.w	r3, ip, r5
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	f8cd 8000 	str.w	r8, [sp]
 8007ff0:	463b      	mov	r3, r7
 8007ff2:	aa03      	add	r2, sp, #12
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4630      	mov	r0, r6
 8007ff8:	f7ff fef6 	bl	8007de8 <_printf_common>
 8007ffc:	3001      	adds	r0, #1
 8007ffe:	d14d      	bne.n	800809c <_printf_i+0x1c8>
 8008000:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008004:	b005      	add	sp, #20
 8008006:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800800a:	4839      	ldr	r0, [pc, #228]	; (80080f0 <_printf_i+0x21c>)
 800800c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008010:	6813      	ldr	r3, [r2, #0]
 8008012:	6821      	ldr	r1, [r4, #0]
 8008014:	1d1d      	adds	r5, r3, #4
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	6015      	str	r5, [r2, #0]
 800801a:	060a      	lsls	r2, r1, #24
 800801c:	d50b      	bpl.n	8008036 <_printf_i+0x162>
 800801e:	07ca      	lsls	r2, r1, #31
 8008020:	bf44      	itt	mi
 8008022:	f041 0120 	orrmi.w	r1, r1, #32
 8008026:	6021      	strmi	r1, [r4, #0]
 8008028:	b91b      	cbnz	r3, 8008032 <_printf_i+0x15e>
 800802a:	6822      	ldr	r2, [r4, #0]
 800802c:	f022 0220 	bic.w	r2, r2, #32
 8008030:	6022      	str	r2, [r4, #0]
 8008032:	2210      	movs	r2, #16
 8008034:	e7b7      	b.n	8007fa6 <_printf_i+0xd2>
 8008036:	064d      	lsls	r5, r1, #25
 8008038:	bf48      	it	mi
 800803a:	b29b      	uxthmi	r3, r3
 800803c:	e7ef      	b.n	800801e <_printf_i+0x14a>
 800803e:	4665      	mov	r5, ip
 8008040:	fbb3 f1f2 	udiv	r1, r3, r2
 8008044:	fb02 3311 	mls	r3, r2, r1, r3
 8008048:	5cc3      	ldrb	r3, [r0, r3]
 800804a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800804e:	460b      	mov	r3, r1
 8008050:	2900      	cmp	r1, #0
 8008052:	d1f5      	bne.n	8008040 <_printf_i+0x16c>
 8008054:	e7b9      	b.n	8007fca <_printf_i+0xf6>
 8008056:	6813      	ldr	r3, [r2, #0]
 8008058:	6825      	ldr	r5, [r4, #0]
 800805a:	6961      	ldr	r1, [r4, #20]
 800805c:	1d18      	adds	r0, r3, #4
 800805e:	6010      	str	r0, [r2, #0]
 8008060:	0628      	lsls	r0, r5, #24
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	d501      	bpl.n	800806a <_printf_i+0x196>
 8008066:	6019      	str	r1, [r3, #0]
 8008068:	e002      	b.n	8008070 <_printf_i+0x19c>
 800806a:	066a      	lsls	r2, r5, #25
 800806c:	d5fb      	bpl.n	8008066 <_printf_i+0x192>
 800806e:	8019      	strh	r1, [r3, #0]
 8008070:	2300      	movs	r3, #0
 8008072:	6123      	str	r3, [r4, #16]
 8008074:	4665      	mov	r5, ip
 8008076:	e7b9      	b.n	8007fec <_printf_i+0x118>
 8008078:	6813      	ldr	r3, [r2, #0]
 800807a:	1d19      	adds	r1, r3, #4
 800807c:	6011      	str	r1, [r2, #0]
 800807e:	681d      	ldr	r5, [r3, #0]
 8008080:	6862      	ldr	r2, [r4, #4]
 8008082:	2100      	movs	r1, #0
 8008084:	4628      	mov	r0, r5
 8008086:	f7f8 f8a3 	bl	80001d0 <memchr>
 800808a:	b108      	cbz	r0, 8008090 <_printf_i+0x1bc>
 800808c:	1b40      	subs	r0, r0, r5
 800808e:	6060      	str	r0, [r4, #4]
 8008090:	6863      	ldr	r3, [r4, #4]
 8008092:	6123      	str	r3, [r4, #16]
 8008094:	2300      	movs	r3, #0
 8008096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800809a:	e7a7      	b.n	8007fec <_printf_i+0x118>
 800809c:	6923      	ldr	r3, [r4, #16]
 800809e:	462a      	mov	r2, r5
 80080a0:	4639      	mov	r1, r7
 80080a2:	4630      	mov	r0, r6
 80080a4:	47c0      	blx	r8
 80080a6:	3001      	adds	r0, #1
 80080a8:	d0aa      	beq.n	8008000 <_printf_i+0x12c>
 80080aa:	6823      	ldr	r3, [r4, #0]
 80080ac:	079b      	lsls	r3, r3, #30
 80080ae:	d413      	bmi.n	80080d8 <_printf_i+0x204>
 80080b0:	68e0      	ldr	r0, [r4, #12]
 80080b2:	9b03      	ldr	r3, [sp, #12]
 80080b4:	4298      	cmp	r0, r3
 80080b6:	bfb8      	it	lt
 80080b8:	4618      	movlt	r0, r3
 80080ba:	e7a3      	b.n	8008004 <_printf_i+0x130>
 80080bc:	2301      	movs	r3, #1
 80080be:	464a      	mov	r2, r9
 80080c0:	4639      	mov	r1, r7
 80080c2:	4630      	mov	r0, r6
 80080c4:	47c0      	blx	r8
 80080c6:	3001      	adds	r0, #1
 80080c8:	d09a      	beq.n	8008000 <_printf_i+0x12c>
 80080ca:	3501      	adds	r5, #1
 80080cc:	68e3      	ldr	r3, [r4, #12]
 80080ce:	9a03      	ldr	r2, [sp, #12]
 80080d0:	1a9b      	subs	r3, r3, r2
 80080d2:	42ab      	cmp	r3, r5
 80080d4:	dcf2      	bgt.n	80080bc <_printf_i+0x1e8>
 80080d6:	e7eb      	b.n	80080b0 <_printf_i+0x1dc>
 80080d8:	2500      	movs	r5, #0
 80080da:	f104 0919 	add.w	r9, r4, #25
 80080de:	e7f5      	b.n	80080cc <_printf_i+0x1f8>
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d1ac      	bne.n	800803e <_printf_i+0x16a>
 80080e4:	7803      	ldrb	r3, [r0, #0]
 80080e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080ee:	e76c      	b.n	8007fca <_printf_i+0xf6>
 80080f0:	0800823d 	.word	0x0800823d
 80080f4:	0800824e 	.word	0x0800824e

080080f8 <memcpy>:
 80080f8:	b510      	push	{r4, lr}
 80080fa:	1e43      	subs	r3, r0, #1
 80080fc:	440a      	add	r2, r1
 80080fe:	4291      	cmp	r1, r2
 8008100:	d100      	bne.n	8008104 <memcpy+0xc>
 8008102:	bd10      	pop	{r4, pc}
 8008104:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008108:	f803 4f01 	strb.w	r4, [r3, #1]!
 800810c:	e7f7      	b.n	80080fe <memcpy+0x6>

0800810e <memmove>:
 800810e:	4288      	cmp	r0, r1
 8008110:	b510      	push	{r4, lr}
 8008112:	eb01 0302 	add.w	r3, r1, r2
 8008116:	d807      	bhi.n	8008128 <memmove+0x1a>
 8008118:	1e42      	subs	r2, r0, #1
 800811a:	4299      	cmp	r1, r3
 800811c:	d00a      	beq.n	8008134 <memmove+0x26>
 800811e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008122:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008126:	e7f8      	b.n	800811a <memmove+0xc>
 8008128:	4283      	cmp	r3, r0
 800812a:	d9f5      	bls.n	8008118 <memmove+0xa>
 800812c:	1881      	adds	r1, r0, r2
 800812e:	1ad2      	subs	r2, r2, r3
 8008130:	42d3      	cmn	r3, r2
 8008132:	d100      	bne.n	8008136 <memmove+0x28>
 8008134:	bd10      	pop	{r4, pc}
 8008136:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800813a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800813e:	e7f7      	b.n	8008130 <memmove+0x22>

08008140 <_realloc_r>:
 8008140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008142:	4607      	mov	r7, r0
 8008144:	4614      	mov	r4, r2
 8008146:	460e      	mov	r6, r1
 8008148:	b921      	cbnz	r1, 8008154 <_realloc_r+0x14>
 800814a:	4611      	mov	r1, r2
 800814c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008150:	f7ff bc6c 	b.w	8007a2c <_malloc_r>
 8008154:	b922      	cbnz	r2, 8008160 <_realloc_r+0x20>
 8008156:	f7ff fc1b 	bl	8007990 <_free_r>
 800815a:	4625      	mov	r5, r4
 800815c:	4628      	mov	r0, r5
 800815e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008160:	f000 f814 	bl	800818c <_malloc_usable_size_r>
 8008164:	42a0      	cmp	r0, r4
 8008166:	d20f      	bcs.n	8008188 <_realloc_r+0x48>
 8008168:	4621      	mov	r1, r4
 800816a:	4638      	mov	r0, r7
 800816c:	f7ff fc5e 	bl	8007a2c <_malloc_r>
 8008170:	4605      	mov	r5, r0
 8008172:	2800      	cmp	r0, #0
 8008174:	d0f2      	beq.n	800815c <_realloc_r+0x1c>
 8008176:	4631      	mov	r1, r6
 8008178:	4622      	mov	r2, r4
 800817a:	f7ff ffbd 	bl	80080f8 <memcpy>
 800817e:	4631      	mov	r1, r6
 8008180:	4638      	mov	r0, r7
 8008182:	f7ff fc05 	bl	8007990 <_free_r>
 8008186:	e7e9      	b.n	800815c <_realloc_r+0x1c>
 8008188:	4635      	mov	r5, r6
 800818a:	e7e7      	b.n	800815c <_realloc_r+0x1c>

0800818c <_malloc_usable_size_r>:
 800818c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008190:	1f18      	subs	r0, r3, #4
 8008192:	2b00      	cmp	r3, #0
 8008194:	bfbc      	itt	lt
 8008196:	580b      	ldrlt	r3, [r1, r0]
 8008198:	18c0      	addlt	r0, r0, r3
 800819a:	4770      	bx	lr

0800819c <_init>:
 800819c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819e:	bf00      	nop
 80081a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081a2:	bc08      	pop	{r3}
 80081a4:	469e      	mov	lr, r3
 80081a6:	4770      	bx	lr

080081a8 <_fini>:
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	bf00      	nop
 80081ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ae:	bc08      	pop	{r3}
 80081b0:	469e      	mov	lr, r3
 80081b2:	4770      	bx	lr
