{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560708197547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560708197549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 20:03:17 2019 " "Processing started: Sun Jun 16 20:03:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560708197549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708197549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708197549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560708198088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coefs_ram-SYN " "Found design unit 1: coefs_ram-SYN" {  } { { "../coefs_ram/coefs_ram.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211626 ""} { "Info" "ISGN_ENTITY_NAME" "1 coefs_ram " "Found entity 1: coefs_ram" {  } { { "../coefs_ram/coefs_ram.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo56x16-SYN " "Found design unit 1: fifo56x16-SYN" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211627 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo56x16 " "Found entity 1: fifo56x16" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32x1024-SYN " "Found design unit 1: fifo32x1024-SYN" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211628 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32x1024 " "Found entity 1: fifo32x1024" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prngen-rtl " "Found design unit 1: prngen-rtl" {  } { { "../prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211629 ""} { "Info" "ISGN_ENTITY_NAME" "1 prngen " "Found entity 1: prngen" {  } { { "../prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfops-rtl " "Found design unit 1: gfops-rtl" {  } { { "../gfops/gfops.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211630 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfops " "Found entity 1: gfops" {  } { { "../gfops/gfops.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoder-rtl " "Found design unit 1: net_encoder-rtl" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211633 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoder " "Found entity 1: net_encoder" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoderTb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoderTb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoderTb-sim " "Found design unit 1: net_encoderTb-sim" {  } { { "net_encoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211634 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoderTb " "Found entity 1: net_encoderTb" {  } { { "net_encoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmul-rtl " "Found design unit 1: gfmul-rtl" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211635 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmul " "Found entity 1: gfmul" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfadd-rtl " "Found design unit 1: gfadd-rtl" {  } { { "../gfadd/gfadd.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211636 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfadd " "Found entity 1: gfadd" {  } { { "../gfadd/gfadd.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708211636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708211636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "net_encoder " "Elaborating entity \"net_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560708211748 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_pseudoin net_encoder.vhd(98) " "VHDL Signal Declaration warning at net_encoder.vhd(98): used implicit default value for signal \"data_pseudoin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560708211751 "|net_encoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pseudoin0 net_encoder.vhd(98) " "Verilog HDL or VHDL warning at net_encoder.vhd(98): object \"q_pseudoin0\" assigned a value but never read" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560708211751 "|net_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muldone net_encoder.vhd(510) " "VHDL Process Statement warning at net_encoder.vhd(510): signal \"muldone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560708211803 "|net_encoder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_vectors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_vectors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1560708212712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo32x1024 fifo32x1024:fifo32x1024_datain " "Elaborating entity \"fifo32x1024\" for hierarchy \"fifo32x1024:fifo32x1024_datain\"" {  } { { "net_encoder.vhd" "fifo32x1024_datain" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708212914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\"" {  } { { "../fifo32x1024/fifo32x1024.vhd" "dcfifo_component" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\"" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213313 ""}  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560708213313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mh6 " "Found entity 1: a_graycounter_mh6" {  } { { "db/a_graycounter_mh6.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_mh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mh6 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p " "Elaborating entity \"a_graycounter_mh6\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "rdptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ivb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ivb " "Found entity 1: a_graycounter_ivb" {  } { { "db/a_graycounter_ivb.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_ivb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ivb fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p " "Elaborating entity \"a_graycounter_ivb\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "wrptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0la1 " "Found entity 1: altsyncram_0la1" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0la1 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram " "Elaborating entity \"altsyncram_0la1\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\"" {  } { { "db/dcfifo_aol1.tdf" "fifo_ram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_aol1.tdf" "rdempty_eq_comp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo56x16 fifo56x16:fifo56x16_pseudoin " "Elaborating entity \"fifo56x16\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\"" {  } { { "net_encoder.vhd" "fifo56x16_pseudoin" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\"" {  } { { "../fifo56x16/fifo56x16.vhd" "dcfifo_component" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\"" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 56 " "Parameter \"lpm_width\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560708213822 ""}  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560708213822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_sil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_sil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_sil1 " "Found entity 1: dcfifo_sil1" {  } { { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_sil1 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated " "Elaborating entity \"dcfifo_sil1\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9g6 " "Found entity 1: a_graycounter_9g6" {  } { { "db/a_graycounter_9g6.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_9g6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9g6 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_9g6:rdptr_g1p " "Elaborating entity \"a_graycounter_9g6\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_9g6:rdptr_g1p\"" {  } { { "db/dcfifo_sil1.tdf" "rdptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5ub " "Found entity 1: a_graycounter_5ub" {  } { { "db/a_graycounter_5ub.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_5ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708213963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708213963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5ub fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_5ub:wrptr_g1p " "Elaborating entity \"a_graycounter_5ub\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_5ub:wrptr_g1p\"" {  } { { "db/dcfifo_sil1.tdf" "wrptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708213964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iia1 " "Found entity 1: altsyncram_iia1" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708214043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708214043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iia1 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram " "Elaborating entity \"altsyncram_iia1\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\"" {  } { { "db/dcfifo_sil1.tdf" "fifo_ram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708214051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708214051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_sil1.tdf" "rs_dgwp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708214056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708214056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe10 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe10" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708214063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708214063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\"" {  } { { "db/dcfifo_sil1.tdf" "ws_dgrp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708214070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708214070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe13 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe13" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560708214133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708214133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|cmpr_tu5:rdempty_eq_comp " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|cmpr_tu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_sil1.tdf" "rdempty_eq_comp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:0:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:0:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:0:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:1:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:1:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:1:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:2:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:2:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:2:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:3:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:3:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:3:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:4:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:4:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:4:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:5:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:5:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:5:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:6:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:6:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:6:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmul gfmul:\\generate_muls:0:gfmul_1 " "Elaborating entity \"gfmul\" for hierarchy \"gfmul:\\generate_muls:0:gfmul_1\"" {  } { { "net_encoder.vhd" "\\generate_muls:0:gfmul_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708214148 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 40 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 72 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 104 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 136 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 168 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 200 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 232 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 264 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 296 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 328 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 360 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 392 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 424 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 456 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 488 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 520 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[16\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 552 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 584 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 616 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 648 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 680 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 712 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 744 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 776 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 808 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 840 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 872 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 904 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 936 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 968 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1000 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1032 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[32\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1064 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[33\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1096 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[34\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1128 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[35\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1160 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[36\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1192 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[37\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1224 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[38\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1256 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[39\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1288 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[40\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1320 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[41\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1352 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[42\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1384 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[43\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1416 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[44\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1448 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[45\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1480 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[46\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1512 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[47\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1544 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[48\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1576 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[49\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1608 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[50\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1640 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[51\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1672 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[52\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1704 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[53\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1736 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[54\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1768 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[55\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1800 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560708216810 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a55"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560708216810 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1560708216810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560708222960 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[2\] High " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[2\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560708223288 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[1\] High " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[1\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560708223288 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[31\] Low " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[31\] will power up to Low" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560708223288 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1560708223288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560708224628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560708225725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560708225725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8319 " "Implemented 8319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560708226493 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560708226493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7965 " "Implemented 7965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560708226493 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560708226493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560708226493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560708226538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 20:03:46 2019 " "Processing ended: Sun Jun 16 20:03:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560708226538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560708226538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560708226538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560708226538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560708227684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560708227685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 20:03:47 2019 " "Processing started: Sun Jun 16 20:03:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560708227685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560708227685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560708227685 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560708227772 ""}
{ "Info" "0" "" "Project  = net_encoder" {  } {  } 0 0 "Project  = net_encoder" 0 0 "Fitter" 0 0 1560708227773 ""}
{ "Info" "0" "" "Revision = net_encoder" {  } {  } 0 0 "Revision = net_encoder" 0 0 "Fitter" 0 0 1560708227774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560708228174 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "net_encoder 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"net_encoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560708228263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560708228366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560708228366 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560708229393 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560708229425 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560708229708 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560708229903 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560708230286 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1560708244686 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 5900 global CLKCTRL_G6 " "clk~inputCLKENA0 with 5900 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1560708245669 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 3656 global CLKCTRL_G14 " "rst~inputCLKENA0 with 3656 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1560708245669 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1560708245669 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1560708245669 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_T21 " "Refclk input I/O pad rst is placed onto PIN_T21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1560708245670 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1560708245670 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1560708245670 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560708245671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560708245751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560708245779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560708245835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560708245889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560708245889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560708245915 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708247674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708247674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560708247674 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sil1 " "Entity dcfifo_sil1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708247674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708247674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560708247674 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1560708247674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1560708247740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1560708247740 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1560708247740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1560708247741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1560708247742 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1560708247742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "net_encoder.sdc " "Synopsys Design Constraints File file not found: 'net_encoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560708247742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560708247743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560708247924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560708247925 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560708247928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560708248744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560708248771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560708248771 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560708249145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560708265870 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1560708267577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560708298563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560708317754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560708342614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560708342615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560708345581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X85_Y46 X96_Y57 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X85_Y46 to location X96_Y57" {  } { { "loc" "" { Generic "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X85_Y46 to location X96_Y57"} { { 12 { 0 ""} 85 46 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560708371968 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560708371968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560708404602 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560708404602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560708404606 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.44 " "Total time spent on timing analysis during the Fitter is 15.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560708415121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560708415285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560708424003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560708424011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560708432723 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560708445634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/output_files/net_encoder.fit.smsg " "Generated suppressed messages file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/output_files/net_encoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560708447081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2760 " "Peak virtual memory: 2760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560708450190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 20:07:30 2019 " "Processing ended: Sun Jun 16 20:07:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560708450190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:43 " "Elapsed time: 00:03:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560708450190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:01 " "Total CPU time (on all processors): 00:07:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560708450190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560708450190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560708451752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560708451755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 20:07:31 2019 " "Processing started: Sun Jun 16 20:07:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560708451755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560708451755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560708451755 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560708469159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560708470242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 20:07:50 2019 " "Processing ended: Sun Jun 16 20:07:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560708470242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560708470242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560708470242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560708470242 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560708470562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560708471404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560708471405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 20:07:51 2019 " "Processing started: Sun Jun 16 20:07:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560708471405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560708471405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta net_encoder -c net_encoder " "Command: quartus_sta net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560708471405 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560708471482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560708472544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708472646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708472646 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708474824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708474824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560708474824 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sil1 " "Entity dcfifo_sil1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708474824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560708474824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560708474824 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1560708474824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1560708474869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1560708474870 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1560708474870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1560708474871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1560708474871 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1560708474871 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "net_encoder.sdc " "Synopsys Design Constraints File file not found: 'net_encoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560708474871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708474872 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560708474881 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708474881 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560708474983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708474983 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560708474987 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560708474999 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560708475862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560708475862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.098 " "Worst-case setup slack is -5.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.098          -21745.702 clk  " "   -5.098          -21745.702 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708475863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 clk  " "    0.268               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708475943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.995 " "Worst-case recovery slack is -0.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995            -238.923 clk  " "   -0.995            -238.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708475970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.741 " "Worst-case removal slack is 0.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 clk  " "    0.741               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708475993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708475993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708476000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708476000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -10802.345 clk  " "   -2.636          -10802.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708476000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708476000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 176 synchronizer chains. " "Report Metastability: Found 176 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560708476110 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708476110 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560708476114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560708476184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560708484703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708485329 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560708485541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560708485541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.037 " "Worst-case setup slack is -5.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.037          -21354.144 clk  " "   -5.037          -21354.144 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708485542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708485606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.909 " "Worst-case recovery slack is -0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909            -223.985 clk  " "   -0.909            -223.985 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708485638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.678 " "Worst-case removal slack is 0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 clk  " "    0.678               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708485662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -11056.278 clk  " "   -2.636          -11056.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708485671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708485671 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 176 synchronizer chains. " "Report Metastability: Found 176 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560708485778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708485778 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560708485782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560708486029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560708496366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708496996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560708497082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560708497082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.420 " "Worst-case setup slack is -2.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.420           -8439.851 clk  " "   -2.420           -8439.851 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708497083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk  " "    0.139               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708497169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.060 " "Worst-case recovery slack is -0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.881 clk  " "   -0.060              -0.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708497190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.326 " "Worst-case removal slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clk  " "    0.326               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708497211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -5376.234 clk  " "   -2.174           -5376.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708497222 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 176 synchronizer chains. " "Report Metastability: Found 176 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560708497323 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708497323 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560708497330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708497836 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560708497901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560708497901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.023 " "Worst-case setup slack is -2.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023           -7031.596 clk  " "   -2.023           -7031.596 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708497902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk  " "    0.127               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708497983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708497983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.052 " "Worst-case recovery slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 clk  " "    0.052               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708498002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.289 " "Worst-case removal slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk  " "    0.289               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708498024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -5381.315 clk  " "   -2.174           -5381.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560708498037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560708498037 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 176 synchronizer chains. " "Report Metastability: Found 176 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560708498139 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560708498139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560708500564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560708500578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1427 " "Peak virtual memory: 1427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560708500695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 20:08:20 2019 " "Processing ended: Sun Jun 16 20:08:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560708500695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560708500695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560708500695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560708500695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1560708502167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560708502168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 20:08:21 2019 " "Processing started: Sun Jun 16 20:08:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560708502168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560708502168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560708502168 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1560708503854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "net_encoder.vho /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/simulation/modelsim/ simulation " "Generated file net_encoder.vho in folder \"/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560708506697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560708506954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 20:08:26 2019 " "Processing ended: Sun Jun 16 20:08:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560708506954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560708506954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560708506954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560708506954 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560708507235 ""}
