Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Nov  5 14:21:18 2020
| Host              : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.280        0.000                      0                41013        0.011        0.000                      0                41003        0.162        0.000                       0                 16695  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)           Period(ns)      Frequency(MHz)
-----                               ------------           ----------      --------------
clk_pl_0                            {0.000 3.375}          6.750           148.148         
clk_pl_1                            {0.000 2.625}          5.250           190.476         
  GEN_PLL_IN_IP_USP.pll0_clkout0    {0.000 2.800}          5.600           178.571         
  clkoutphy_out                     {0.000 0.350}          0.700           1428.571        
    clkoutphy_out_DIV               {0.000 2.800}          5.600           178.571         
mipi_phy_if_clk_p                   {0.000 1.000}          2.000           500.000         
  mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {0.000 4.000}          8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                  1.280        0.000                      0                38652        0.011        0.000                      0                38652        1.875        0.000                       0                 15670  
clk_pl_1                                  1.793        0.000                      0                  738        0.031        0.000                      0                  738        0.787        0.000                       0                   504  
  GEN_PLL_IN_IP_USP.pll0_clkout0          4.560        0.000                      0                   16        0.055        0.000                      0                   16        2.525        0.000                       0                    12  
  clkoutphy_out                                                                                                                                                                       0.162        0.000                       0                     2  
mipi_phy_if_clk_p                                                                                                                                                                     0.662        0.000                       0                     1  
  mipi_phy_if_clk_p_FIFO_WRCLK_OUT        4.624        0.000                      0                 1304        0.016        0.000                      0                 1304        3.224        0.000                       0                   506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mipi_phy_if_clk_p_FIFO_WRCLK_OUT  clk_pl_0                                7.646        0.000                      0                    5                                                                        
clk_pl_0                          mipi_phy_if_clk_p_FIFO_WRCLK_OUT        6.389        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_pl_0                          clk_pl_0                                3.510        0.000                      0                  221        1.399        0.000                      0                  221  
**async_default**                 clk_pl_1                          clk_pl_1                                3.608        0.000                      0                   48        0.113        0.000                      0                   48  
**async_default**                 mipi_phy_if_clk_p_FIFO_WRCLK_OUT  mipi_phy_if_clk_p_FIFO_WRCLK_OUT        7.043        0.000                      0                   24        0.178        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.301ns (44.567%)  route 2.862ns (55.433%))
  Logic Levels:           11  (CARRY8=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 9.170 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.253ns (routing 1.258ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.465     7.634    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X28Y138        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     7.675 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[10]_i_3/O
                         net (fo=1, routed)           0.111     7.786    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[10]
    SLICE_X28Y138        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     7.933 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[10]_i_1/O
                         net (fo=1, routed)           0.082     8.015    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[10]
    SLICE_X28Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.253     9.170    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X28Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[10]/C
                         clock pessimism              0.225     9.395    
                         clock uncertainty           -0.127     9.268    
    SLICE_X28Y138        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.295    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[10]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 2.329ns (45.417%)  route 2.799ns (54.583%))
  Logic Levels:           11  (CARRY8=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 9.170 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.253ns (routing 1.258ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.453     7.622    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X28Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     7.660 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[15]_i_5/O
                         net (fo=1, routed)           0.072     7.732    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_2
    SLICE_X28Y138        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178     7.910 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[15]_i_1/O
                         net (fo=1, routed)           0.070     7.980    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[15]
    SLICE_X28Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.253     9.170    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X28Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[15]/C
                         clock pessimism              0.225     9.395    
                         clock uncertainty           -0.127     9.268    
    SLICE_X28Y138        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     9.295    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[15]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.299ns (45.034%)  route 2.806ns (54.966%))
  Logic Levels:           11  (CARRY8=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 9.170 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.253ns (routing 1.258ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.462     7.631    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X28Y138        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     7.670 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[12]_i_3/O
                         net (fo=1, routed)           0.063     7.733    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[12]
    SLICE_X28Y138        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     7.880 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[12]_i_1/O
                         net (fo=1, routed)           0.077     7.957    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[12]
    SLICE_X28Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.253     9.170    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X28Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[12]/C
                         clock pessimism              0.225     9.395    
                         clock uncertainty           -0.127     9.268    
    SLICE_X28Y138        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     9.295    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[12]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 2.269ns (44.516%)  route 2.828ns (55.484%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 9.172 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.255ns (routing 1.258ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.285     7.454    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6_n_3
    SLICE_X28Y133        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     7.569 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_4/O
                         net (fo=16, routed)          0.271     7.840    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X28Y136        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.881 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[13]_i_1/O
                         net (fo=1, routed)           0.068     7.949    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[13]
    SLICE_X28Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.255     9.172    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X28Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[13]/C
                         clock pessimism              0.225     9.397    
                         clock uncertainty           -0.127     9.270    
    SLICE_X28Y136        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     9.297    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[13]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 2.344ns (46.051%)  route 2.746ns (53.949%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 9.172 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.255ns (routing 1.258ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.285     7.454    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6_n_3
    SLICE_X28Y133        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     7.569 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_4/O
                         net (fo=16, routed)          0.188     7.757    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X28Y136        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     7.873 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[7]_i_1/O
                         net (fo=1, routed)           0.069     7.942    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[7]
    SLICE_X28Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.255     9.172    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X28Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[7]/C
                         clock pessimism              0.225     9.397    
                         clock uncertainty           -0.127     9.270    
    SLICE_X28Y136        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.297    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[7]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 2.268ns (44.663%)  route 2.810ns (55.337%))
  Logic Levels:           11  (CARRY8=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 9.171 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.254ns (routing 1.258ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.418     7.587    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X28Y137        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     7.628 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_1_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[14]_i_3/O
                         net (fo=1, routed)           0.106     7.734    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[14]
    SLICE_X28Y137        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     7.848 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[14]_i_1/O
                         net (fo=1, routed)           0.082     7.930    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[14]
    SLICE_X28Y137        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.254     9.171    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X28Y137        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[14]/C
                         clock pessimism              0.225     9.396    
                         clock uncertainty           -0.127     9.269    
    SLICE_X28Y137        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.296    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[14]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.327ns (45.281%)  route 2.812ns (54.719%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 9.176 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.259ns (routing 1.258ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.285     7.454    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6_n_3
    SLICE_X28Y133        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     7.569 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_4/O
                         net (fo=16, routed)          0.265     7.834    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X27Y136        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     7.933 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[11]_i_1/O
                         net (fo=1, routed)           0.058     7.991    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[11]
    SLICE_X27Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.259     9.176    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X27Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[11]/C
                         clock pessimism              0.281     9.457    
                         clock uncertainty           -0.127     9.330    
    SLICE_X27Y136        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.357    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[11]
  -------------------------------------------------------------------
                         required time                          9.357    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.326ns (45.262%)  route 2.813ns (54.738%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 9.176 - 6.750 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.382ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.259ns (routing 1.258ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.645     2.852    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.832 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, routed)           0.618     4.450    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/buf_0_V_q0[7]
    SLICE_X25Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/src_buf_V_0_1_reg_19635[7]_i_1/O
                         net (fo=5, routed)           0.312     4.944    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0_7
    SLICE_X27Y131        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     5.093 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35/O
                         net (fo=2, routed)           0.327     5.420    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_35_n_3
    SLICE_X24Y131        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.518 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19/O
                         net (fo=1, routed)           0.026     5.544    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_19_n_3
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.168     5.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_6/CO[3]
                         net (fo=28, routed)          0.302     6.014    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/CO[0]
    SLICE_X26Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.112 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7/O
                         net (fo=1, routed)           0.228     6.340    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526[7]_i_7_n_3
    SLICE_X26Y132        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.158     6.498 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/empty_33_reg_20526_reg[7]_i_5/CO[3]
                         net (fo=20, routed)          0.150     6.648    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_5_fu_19956_p2
    SLICE_X26Y133        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.712 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10/O
                         net (fo=4, routed)           0.170     6.882    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_10_n_3
    SLICE_X25Y131        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.921 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8/O
                         net (fo=1, routed)           0.071     6.992    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_8_n_3
    SLICE_X25Y131        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.169 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6/O
                         net (fo=17, routed)          0.285     7.454    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_6_n_3
    SLICE_X28Y133        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     7.569 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520[15]_i_4/O
                         net (fo=16, routed)          0.265     7.834    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520_reg[15]_1
    SLICE_X27Y136        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     7.932 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_2_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/conv_i_i36_i_i31_2507_reg_20520[6]_i_1/O
                         net (fo=1, routed)           0.059     7.991    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_fu_19975_p3[6]
    SLICE_X27Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.259     9.176    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X27Y136        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[6]/C
                         clock pessimism              0.281     9.457    
                         clock uncertainty           -0.127     9.330    
    SLICE_X27Y136        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.357    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2507_reg_20520_reg[6]
  -------------------------------------------------------------------
                         required time                          9.357    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_enable_reg_pp2_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.922ns (37.393%)  route 3.218ns (62.607%))
  Logic Levels:           14  (CARRY8=4 LUT2=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 9.160 - 6.750 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 1.382ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.258ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.559     2.766    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X25Y137        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_enable_reg_pp2_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y137        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.861 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_enable_reg_pp2_iter5_reg/Q
                         net (fo=15, routed)          0.266     3.127    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_enable_reg_pp2_iter5_reg_n_3
    SLICE_X25Y133        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.171     3.298 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_3/O
                         net (fo=66, routed)          0.234     3.532    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_3_n_3
    SLICE_X26Y134        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.648 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533[15]_i_10/O
                         net (fo=1, routed)           0.253     3.901    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533[15]_i_10_n_3
    SLICE_X25Y134        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     4.066 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533_reg[15]_i_8/CO[3]
                         net (fo=11, routed)          0.294     4.360    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_6_fu_20001_p2
    SLICE_X23Y134        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.424 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[0]_i_3/O
                         net (fo=5, routed)           0.199     4.623    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[0]_i_3_n_3
    SLICE_X24Y134        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     4.723 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_36/O
                         net (fo=1, routed)           0.014     4.737    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_36_n_3
    SLICE_X24Y134        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.232     4.969 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539_reg[7]_i_16/CO[3]
                         net (fo=18, routed)          0.296     5.265    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_7_fu_20051_p2
    SLICE_X23Y135        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.328 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_22/O
                         net (fo=1, routed)           0.182     5.510    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_22_n_3
    SLICE_X23Y134        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     5.673 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539_reg[7]_i_15/CO[3]
                         net (fo=10, routed)          0.242     5.915    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_8_fu_20102_p2
    SLICE_X24Y135        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     6.016 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[5]_i_2/O
                         net (fo=3, routed)           0.198     6.214    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[5]_i_2_n_3
    SLICE_X24Y138        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     6.396 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_7/O
                         net (fo=1, routed)           0.153     6.549    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539[7]_i_7_n_3
    SLICE_X24Y137        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     6.718 f  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/empty_37_reg_20539_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.238     6.956    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/icmp_ln882_9_fu_20147_p2
    SLICE_X23Y135        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     6.995 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533[15]_i_6/O
                         net (fo=16, routed)          0.488     7.483    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533[15]_i_6_n_3
    SLICE_X27Y142        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     7.632 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533[0]_i_2/O
                         net (fo=1, routed)           0.102     7.734    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533[0]_i_2_n_3
    SLICE_X27Y142        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     7.847 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533[0]_i_1/O
                         net (fo=1, routed)           0.059     7.906    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_fu_20176_p3[0]
    SLICE_X27Y142        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.243     9.160    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X27Y142        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533_reg[0]/C
                         clock pessimism              0.222     9.382    
                         clock uncertainty           -0.127     9.255    
    SLICE_X27Y142        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.282    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/conv_i_i36_i_i31_2_reg_20533_reg[0]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_37_reg_519_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.143ns (41.604%)  route 3.008ns (58.396%))
  Logic Levels:           16  (CARRY8=6 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 9.183 - 6.750 ) 
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.572ns (routing 1.382ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.266ns (routing 1.258ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.572     2.779    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X29Y202        FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_37_reg_519_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y202        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.874 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_37_reg_519_reg[5]/Q
                         net (fo=3, routed)           0.257     3.131    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_37_reg_519[5]
    SLICE_X28Y199        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_247/O
                         net (fo=1, routed)           0.024     3.303    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_247_n_1
    SLICE_X28Y199        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.505 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_216/CO[7]
                         net (fo=1, routed)           0.028     3.533    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_216_n_1
    SLICE_X28Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.606 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_222/CO[2]
                         net (fo=5, routed)           0.344     3.950    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_222_n_6
    SLICE_X28Y200        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.129 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_241/O
                         net (fo=5, routed)           0.240     4.369    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_241_n_1
    SLICE_X29Y201        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.085     4.454 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_215/O
                         net (fo=2, routed)           0.172     4.626    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_215_n_1
    SLICE_X28Y201        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     4.664 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_125/O
                         net (fo=2, routed)           0.167     4.831    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_125_n_1
    SLICE_X28Y202        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     4.944 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_132/O
                         net (fo=1, routed)           0.023     4.967    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_132_n_1
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.250     5.217 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_63/O[5]
                         net (fo=4, routed)           0.294     5.511    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_63_n_11
    SLICE_X27Y204        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.685 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_106/O
                         net (fo=3, routed)           0.272     5.957    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_106_n_1
    SLICE_X26Y201        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     6.021 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_87/O
                         net (fo=2, routed)           0.261     6.282    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_87_n_1
    SLICE_X23Y203        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     6.458 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_47/O
                         net (fo=1, routed)           0.175     6.633    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_47_n_1
    SLICE_X23Y202        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.068     6.701 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_24/CO[7]
                         net (fo=1, routed)           0.028     6.729    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_24_n_1
    SLICE_X23Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     6.806 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_8/CO[3]
                         net (fo=40, routed)          0.419     7.225    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_8_n_5
    SLICE_X25Y206        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     7.361 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_15/O
                         net (fo=1, routed)           0.263     7.624    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_15_n_1
    SLICE_X26Y206        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     7.663 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_3/O
                         net (fo=1, routed)           0.010     7.673    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386[9]_i_3_n_1
    SLICE_X26Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     7.899 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[9]_i_1/O[5]
                         net (fo=1, routed)           0.031     7.930    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__0[3]
    SLICE_X26Y206        FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.266     9.183    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X26Y206        FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[13]/C
                         clock pessimism              0.227     9.410    
                         clock uncertainty           -0.127     9.283    
    SLICE_X26Y206        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     9.310    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2386_reg[13]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  1.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.043%)  route 0.114ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.459ns (routing 1.258ns, distribution 1.201ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.382ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.459     2.626    design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y200         FDRE                                         r  design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     2.696 r  design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=20, routed)          0.114     2.810    design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/s_axi_CTRL_AWADDR[4]
    SLICE_X8Y200         FDRE                                         r  design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.773     2.980    design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_clk
    SLICE_X8Y200         FDRE                                         r  design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr_reg[4]/C
                         clock pessimism             -0.234     2.746    
    SLICE_X8Y200         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053     2.799    design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.073ns (43.452%)  route 0.095ns (56.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.398ns (routing 1.258ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.382ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.398     2.565    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X5Y88          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.638 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]/Q
                         net (fo=2, routed)           0.095     2.733    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0[13]
    SLICE_X4Y88          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.685     2.892    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X4Y88          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]/C
                         clock pessimism             -0.225     2.667    
    SLICE_X4Y88          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.722    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.069ns (36.508%)  route 0.120ns (63.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.412ns (routing 1.258ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.382ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.412     2.579    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X4Y72          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.648 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/Q
                         net (fo=1, routed)           0.120     2.768    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[28]
    SLICE_X3Y71          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.721     2.928    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X3Y71          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.225     2.703    
    SLICE_X3Y71          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.756    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_reg_426_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_0_i_i_reg_183_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.070ns (39.106%)  route 0.109ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.453ns (routing 1.258ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.758ns (routing 1.382ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.453     2.620    design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_clk
    SLICE_X9Y204         FDRE                                         r  design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_reg_426_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.690 r  design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_reg_426_reg[9]/Q
                         net (fo=1, routed)           0.109     2.799    design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_reg_426[9]
    SLICE_X10Y203        FDRE                                         r  design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_0_i_i_reg_183_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.758     2.965    design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_clk
    SLICE_X10Y203        FDRE                                         r  design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_0_i_i_reg_183_reg[9]/C
                         clock pessimism             -0.234     2.731    
    SLICE_X10Y203        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     2.786    design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_0_i_i_reg_183_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[1529]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[1530]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.073ns (38.830%)  route 0.115ns (61.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.415ns (routing 1.258ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.382ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.415     2.582    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X15Y137        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[1529]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.655 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[1529]/Q
                         net (fo=6, routed)           0.115     2.770    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_state1531
    SLICE_X14Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[1530]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.724     2.931    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X14Y138        FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[1530]/C
                         clock pessimism             -0.229     2.702    
    SLICE_X14Y138        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.757    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[1530]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[857]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[858]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.069ns (38.983%)  route 0.108ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.441ns (routing 1.258ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.382ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.441     2.608    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X4Y142         FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[857]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     2.677 r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[857]/Q
                         net (fo=5, routed)           0.108     2.785    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_state859
    SLICE_X5Y142         FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[858]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.740     2.947    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_clk
    SLICE_X5Y142         FDRE                                         r  design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[858]/C
                         clock pessimism             -0.229     2.718    
    SLICE_X5Y142         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     2.771    design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/ap_CS_fsm_reg[858]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.070ns (40.698%)  route 0.102ns (59.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.394ns (routing 1.258ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.382ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.394     2.561    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X3Y89          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.631 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[19]/Q
                         net (fo=2, routed)           0.102     2.733    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0[51]
    SLICE_X4Y89          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.683     2.890    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X4Y89          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][51]/C
                         clock pessimism             -0.225     2.665    
    SLICE_X4Y89          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     2.718    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][51]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.405ns (routing 1.258ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.732ns (routing 1.382ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.405     2.572    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X5Y73          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.641 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]/Q
                         net (fo=3, routed)           0.144     2.785    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]
    SLICE_X3Y72          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.732     2.939    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X3Y72          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]/C
                         clock pessimism             -0.225     2.714    
    SLICE_X3Y72          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.769    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.072ns (34.450%)  route 0.137ns (65.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.473ns (routing 1.258ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.814ns (routing 1.382ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.473     2.640    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y193         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y193         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     2.712 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.137     2.849    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X4Y189         SRLC32E                                      r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.814     3.021    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y189         SRLC32E                                      r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.234     2.787    
    SLICE_X4Y189         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.046     2.833    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.070ns (34.314%)  route 0.134ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.394ns (routing 1.258ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.382ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.394     2.561    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X3Y77          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.631 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[23]/Q
                         net (fo=2, routed)           0.134     2.765    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X4Y74          SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.752     2.959    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X4Y74          SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4/CLK
                         clock pessimism             -0.225     2.734    
    SLICE_X4Y74          SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     2.748    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.750       3.750      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         6.750       3.750      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         6.750       3.750      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     URAM288/CLK         n/a            2.088         6.750       4.662      URAM288_X0Y12  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X0Y24   design_1_i/erosion_0/inst/gray_dst_data_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB18_X0Y46   design_1_i/erosion_0/inst/gray_dst_data_U/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X1Y42   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X0Y30   design_1_i/erosion_0/inst/gray_src_data_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X0Y29   design_1_i/erosion_0/inst/xferode_1080_1920_3_9_1_0_1921_3_3_U0/buf_0_V_U/erosion_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X1Y40   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.730         3.375       2.645      URAM288_X0Y12  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.730         3.375       2.645      URAM288_X0Y12  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X2Y59    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X4Y59    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.730         3.375       2.645      URAM288_X0Y12  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.730         3.375       2.645      URAM288_X0Y12  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X20Y217  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_29_reg_3982_pp0_iter9_reg_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X20Y217  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_29_reg_3982_pp0_iter9_reg_reg[0]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.423ns (42.874%)  route 1.896ns (57.126%))
  Logic Levels:           10  (LUT5=1 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 6.867 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.680ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.074     3.771    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.887 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2/O
                         net (fo=3, routed)           0.202     4.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2_n_0
    SLICE_X3Y157         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.263 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1/O
                         net (fo=7, routed)           0.143     4.406    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1_n_0
    SLICE_X3Y156         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.195     4.601 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3/O
                         net (fo=2, routed)           0.224     4.825    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3_n_0
    SLICE_X3Y156         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.939 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[0]_i_2/O
                         net (fo=1, routed)           0.100     5.039    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[0]_i_2_n_0
    SLICE_X3Y155         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.138 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[0]_i_1/O
                         net (fo=1, routed)           0.058     5.196    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[0]_i_1_n_0
    SLICE_X3Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.450     6.867    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]/C
                         clock pessimism              0.215     7.082    
                         clock uncertainty           -0.119     6.962    
    SLICE_X3Y155         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.989    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.422ns (43.354%)  route 1.858ns (56.646%))
  Logic Levels:           10  (LUT5=1 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 6.871 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.680ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.074     3.771    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.887 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2/O
                         net (fo=3, routed)           0.202     4.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2_n_0
    SLICE_X3Y157         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.263 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1/O
                         net (fo=7, routed)           0.143     4.406    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1_n_0
    SLICE_X3Y156         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.195     4.601 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3/O
                         net (fo=2, routed)           0.218     4.819    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3_n_0
    SLICE_X3Y156         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     4.882 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_1/O
                         net (fo=2, routed)           0.066     4.948    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_1_n_0
    SLICE_X3Y155         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     5.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[1]_i_1/O
                         net (fo=1, routed)           0.060     5.157    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[1]_i_1_n_0
    SLICE_X3Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.454     6.871    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/C
                         clock pessimism              0.214     7.085    
                         clock uncertainty           -0.119     6.966    
    SLICE_X3Y155         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.993    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 1.273ns (38.918%)  route 1.998ns (61.082%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 6.875 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.680ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.074     3.771    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.887 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2/O
                         net (fo=3, routed)           0.202     4.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2_n_0
    SLICE_X3Y157         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.263 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1/O
                         net (fo=7, routed)           0.143     4.406    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1_n_0
    SLICE_X3Y156         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.195     4.601 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3/O
                         net (fo=2, routed)           0.218     4.819    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3_n_0
    SLICE_X3Y156         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     4.882 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_1/O
                         net (fo=2, routed)           0.266     5.148    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.458     6.875    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]/C
                         clock pessimism              0.214     7.089    
                         clock uncertainty           -0.119     6.970    
    SLICE_X3Y157         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.997    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.225ns (38.901%)  route 1.924ns (61.099%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 6.862 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.680ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.074     3.771    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.887 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2/O
                         net (fo=3, routed)           0.202     4.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2_n_0
    SLICE_X3Y157         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.263 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1/O
                         net (fo=7, routed)           0.126     4.389    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1_n_0
    SLICE_X3Y156         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     4.537 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_2/O
                         net (fo=5, routed)           0.177     4.714    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_1_n_0
    SLICE_X3Y155         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     4.776 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[2]_i_1/O
                         net (fo=2, routed)           0.250     5.026    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[2]_i_1_n_0
    SLICE_X1Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.445     6.862    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X1Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]/C
                         clock pessimism              0.153     7.015    
                         clock uncertainty           -0.119     6.896    
    SLICE_X1Y155         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     6.923    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.923    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.963ns (33.138%)  route 1.943ns (66.862%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 6.863 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.680ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.209     3.551    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y159         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     3.651 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_3/O
                         net (fo=3, routed)           0.104     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     3.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1/O
                         net (fo=6, routed)           0.173     4.026    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1_n_0
    SLICE_X3Y158         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     4.066 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_2/O
                         net (fo=1, routed)           0.276     4.342    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_2_n_0
    SLICE_X3Y157         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.441 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_1/O
                         net (fo=4, routed)           0.342     4.783    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_1_n_0
    SLICE_X3Y153         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.446     6.863    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y153         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/C
                         clock pessimism              0.215     7.078    
                         clock uncertainty           -0.119     6.958    
    SLICE_X3Y153         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.985    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 1.163ns (40.187%)  route 1.731ns (59.813%))
  Logic Levels:           8  (LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 6.859 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.680ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.074     3.771    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.887 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2/O
                         net (fo=3, routed)           0.202     4.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2_n_0
    SLICE_X3Y157         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.263 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1/O
                         net (fo=7, routed)           0.126     4.389    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1_n_0
    SLICE_X3Y156         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     4.537 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_2/O
                         net (fo=5, routed)           0.234     4.771    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_1_n_0
    SLICE_X3Y153         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.442     6.859    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y153         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]/C
                         clock pessimism              0.215     7.074    
                         clock uncertainty           -0.119     6.954    
    SLICE_X3Y153         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     6.981    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.015ns (38.623%)  route 1.613ns (61.377%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 6.859 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.680ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.074     3.771    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.887 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2/O
                         net (fo=3, routed)           0.202     4.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_2_n_0
    SLICE_X3Y157         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.263 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1/O
                         net (fo=7, routed)           0.242     4.505    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1_n_0
    SLICE_X3Y153         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.442     6.859    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y153         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]/C
                         clock pessimism              0.215     7.074    
                         clock uncertainty           -0.119     6.954    
    SLICE_X3Y153         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     6.981    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.986ns (39.503%)  route 1.510ns (60.497%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 6.862 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.680ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.113     3.810    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y157         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     3.924 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[9]_i_1/O
                         net (fo=2, routed)           0.105     4.029    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[9]_i_1_n_0
    SLICE_X3Y158         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     4.176 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1/O
                         net (fo=3, routed)           0.197     4.373    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1_n_0
    SLICE_X3Y156         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.445     6.862    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y156         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/C
                         clock pessimism              0.215     7.077    
                         clock uncertainty           -0.119     6.957    
    SLICE_X3Y156         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.984    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.839ns (34.626%)  route 1.584ns (65.373%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 6.875 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.680ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.256     3.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.697 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.113     3.810    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y157         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     3.924 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[9]_i_1/O
                         net (fo=2, routed)           0.376     4.300    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[9]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.458     6.875    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]/C
                         clock pessimism              0.214     7.089    
                         clock uncertainty           -0.119     6.970    
    SLICE_X3Y157         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.997    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.824ns (37.902%)  route 1.350ns (62.098%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 6.879 - 5.250 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.753ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.680ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.670     1.877    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.970 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[18]/Q
                         net (fo=8, routed)           0.249     2.219    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[18]
    SLICE_X2Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.393 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4/O
                         net (fo=3, routed)           0.184     2.577    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_4_n_0
    SLICE_X1Y158         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.675 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3/O
                         net (fo=3, routed)           0.173     2.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_3_n_0
    SLICE_X1Y158         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     2.961 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.233     3.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X2Y159         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.342 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.209     3.551    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y159         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     3.651 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_3/O
                         net (fo=3, routed)           0.104     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_3_n_0
    SLICE_X3Y158         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     3.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1/O
                         net (fo=6, routed)           0.198     4.051    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.462     6.879    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]/C
                         clock pessimism              0.214     7.093    
                         clock uncertainty           -0.119     6.974    
    SLICE_X3Y157         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.001    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.837ns (routing 0.381ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.430ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.837     0.948    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y156         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.987 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/Q
                         net (fo=1, routed)           0.044     1.031    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]
    SLICE_X3Y156         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.956     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y156         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/C
                         clock pessimism             -0.140     0.954    
    SLICE_X3Y156         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.841ns (routing 0.381ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.430ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.841     0.952    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X3Y151         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.991 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[6]/Q
                         net (fo=3, routed)           0.025     1.016    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[6]
    SLICE_X3Y151         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.036 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_3__0/O
                         net (fo=1, routed)           0.006     1.042    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/p_0_in__0[7]
    SLICE_X3Y151         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.960     1.098    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X3Y151         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]/C
                         clock pessimism             -0.140     0.958    
    SLICE_X3Y151         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.005    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.054ns (49.091%)  route 0.056ns (50.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.842ns (routing 0.381ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.430ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.842     0.953    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X9Y160         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.992 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/Q
                         net (fo=21, routed)          0.039     1.031    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/Q[1]
    SLICE_X9Y159         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.046 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/dl_stopstate_i_1/O
                         net (fo=1, routed)           0.017     1.063    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i_n_5
    SLICE_X9Y159         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.968     1.106    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X9Y159         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism             -0.127     0.979    
    SLICE_X9Y159         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.025    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.849ns (routing 0.381ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.430ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.849     0.960    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.999 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]/Q
                         net (fo=1, routed)           0.052     1.051    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[13]
    SLICE_X2Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.971     1.109    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/C
                         clock pessimism             -0.143     0.966    
    SLICE_X2Y157         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.012    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.839ns (routing 0.381ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.430ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.839     0.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.989 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/Q
                         net (fo=3, routed)           0.026     1.015    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/Q[2]
    SLICE_X22Y156        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     1.035 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/reset_pulse_extsn_cntr_r[3]_i_1/O
                         net (fo=1, routed)           0.007     1.042    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/p_0_in__0[3]
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.956     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/C
                         clock pessimism             -0.138     0.956    
    SLICE_X22Y156        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.003    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.843ns (routing 0.381ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.430ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.843     0.954    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/slowest_sync_clk
    SLICE_X10Y167        FDSE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y167        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.993 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.027     1.020    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/MB_out
    SLICE_X10Y167        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     1.041 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.006     1.047    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/from_sys_i_1_n_0
    SLICE_X10Y167        FDSE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.962     1.100    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/slowest_sync_clk
    SLICE_X10Y167        FDSE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.140     0.960    
    SLICE_X10Y167        FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.007    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.061ns (43.885%)  route 0.078ns (56.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.840ns (routing 0.381ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.430ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.840     0.951    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X9Y163         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.990 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/Q
                         net (fo=4, routed)           0.054     1.044    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]
    SLICE_X10Y163        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     1.066 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2/O
                         net (fo=1, routed)           0.024     1.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/dl_state__0[1]
    SLICE_X10Y163        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.962     1.100    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X10Y163        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]/C
                         clock pessimism             -0.098     1.002    
    SLICE_X10Y163        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.048    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.848ns (routing 0.381ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.430ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.848     0.959    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y157         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[20]/Q
                         net (fo=1, routed)           0.067     1.065    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[20]
    SLICE_X2Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.964     1.102    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[20]/C
                         clock pessimism             -0.128     0.974    
    SLICE_X2Y155         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.839ns (routing 0.381ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.430ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.839     0.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.989 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/Q
                         net (fo=3, routed)           0.027     1.016    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/Q[2]
    SLICE_X22Y156        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.031 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/reset_pulse_extsn_cntr_r[2]_i_1/O
                         net (fo=1, routed)           0.015     1.046    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/p_0_in__0[2]
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.956     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
                         clock pessimism             -0.138     0.956    
    SLICE_X22Y156        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.002    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.839ns (routing 0.381ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.430ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.839     0.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.989 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/Q
                         net (fo=3, routed)           0.028     1.017    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/Q[2]
    SLICE_X22Y156        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.031 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_falling_edge_r_i_1/O
                         net (fo=1, routed)           0.016     1.047    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_13
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.956     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/C
                         clock pessimism             -0.138     0.956    
    SLICE_X22Y156        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.002    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.625 }
Period(ns):         5.250
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.250       1.404      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Min Period        n/a     PLLE4_ADV/CLKIN           n/a            1.250         5.250       4.000      PLL_X0Y5                design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Min Period        n/a     SRL16E/CLK                n/a            1.146         5.250       4.104      SLICE_X10Y166           design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X3Y155            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[0]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X1Y164            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[10]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X4Y160            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[11]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X6Y163            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[12]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X2Y157            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[13]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X2Y160            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[14]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X2Y157            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[15]/C
Max Period        n/a     PLLE4_ADV/CLKIN           n/a            14.286        5.250       9.036      PLL_X0Y5                design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.787      PLL_X0Y5                design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.787      PLL_X0Y5                design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X10Y166           design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X10Y166           design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X2Y157            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[13]/C
Low Pulse Width   Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X2Y157            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[15]/C
Low Pulse Width   Fast    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X2Y164            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[17]/C
Low Pulse Width   Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X2Y157            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[13]/C
High Pulse Width  Slow    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.787      PLL_X0Y5                design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.787      PLL_X0Y5                design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X10Y166           design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X10Y166           design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X1Y164            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[10]/C
High Pulse Width  Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X4Y160            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[11]/C
High Pulse Width  Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X6Y163            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[12]/C
High Pulse Width  Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X2Y164            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.276ns (31.908%)  route 0.589ns (68.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 8.573 - 5.600 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.844     2.961    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     3.058 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.249     3.307    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.486 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.340     3.826    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.720     8.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.057     8.516    
                         clock uncertainty           -0.058     8.458    
    SLICE_X25Y123        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.386    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.276ns (31.908%)  route 0.589ns (68.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 8.573 - 5.600 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.844     2.961    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     3.058 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.249     3.307    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.486 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.340     3.826    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.720     8.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.057     8.516    
                         clock uncertainty           -0.058     8.458    
    SLICE_X25Y123        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072     8.386    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.276ns (31.908%)  route 0.589ns (68.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 8.573 - 5.600 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.844     2.961    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     3.058 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.249     3.307    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.486 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.340     3.826    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.720     8.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.057     8.516    
                         clock uncertainty           -0.058     8.458    
    SLICE_X25Y123        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     8.386    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.276ns (31.908%)  route 0.589ns (68.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 8.573 - 5.600 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.844     2.961    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     3.058 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.249     3.307    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.486 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.340     3.826    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.720     8.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.057     8.516    
                         clock uncertainty           -0.058     8.458    
    SLICE_X25Y123        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072     8.386    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.307ns (37.576%)  route 0.510ns (62.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 8.578 - 5.600 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.833     2.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.045 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.176     3.221    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y124        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.369 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     3.419    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     3.483 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.284     3.767    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.725     8.578    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.057     8.521    
                         clock uncertainty           -0.058     8.463    
    SLICE_X25Y124        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     8.391    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.307ns (37.576%)  route 0.510ns (62.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 8.578 - 5.600 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.833     2.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.045 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.176     3.221    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y124        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.369 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     3.419    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     3.483 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.284     3.767    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.725     8.578    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.057     8.521    
                         clock uncertainty           -0.058     8.463    
    SLICE_X25Y124        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     8.391    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.307ns (37.576%)  route 0.510ns (62.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 8.578 - 5.600 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.833     2.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.045 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.176     3.221    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y124        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.369 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     3.419    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     3.483 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.284     3.767    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.725     8.578    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.057     8.521    
                         clock uncertainty           -0.058     8.463    
    SLICE_X25Y124        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072     8.391    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.352ns (38.809%)  route 0.555ns (61.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 8.578 - 5.600 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.833     2.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     3.044 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.274     3.318    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y124        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     3.454 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.250     3.704    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X25Y124        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.122     3.826 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.031     3.857    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.725     8.578    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.057     8.521    
                         clock uncertainty           -0.058     8.463    
    SLICE_X25Y124        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     8.490    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.208ns (27.845%)  route 0.539ns (72.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 8.578 - 5.600 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.833     2.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     3.044 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.274     3.318    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y124        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     3.432 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.265     3.697    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.725     8.578    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.057     8.521    
                         clock uncertainty           -0.058     8.463    
    SLICE_X25Y124        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     8.490    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.276ns (42.658%)  route 0.371ns (57.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 8.578 - 5.600 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.548     1.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.809 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.833     2.950    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     3.044 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.303     3.347    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.529 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.068     3.597    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         1.374     7.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.585 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.829    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.853 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.725     8.578    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.057     8.521    
                         clock uncertainty           -0.058     8.463    
    SLICE_X25Y124        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     8.490    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  4.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.054ns (50.467%)  route 0.053ns (49.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.421     1.541    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.580 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.032     1.612    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.627 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.021     1.648    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.482     1.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.026     1.547    
    SLICE_X25Y124        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.593    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.421     1.541    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.580 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.083     1.663    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X25Y126        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.477     1.568    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y126        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism             -0.013     1.555    
    SLICE_X25Y126        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.601    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.076ns (64.407%)  route 0.042ns (35.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.538    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.577 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.033     1.610    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y123        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.647 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.009     1.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.480     1.571    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.027     1.544    
    SLICE_X25Y123        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.591    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.061ns (50.833%)  route 0.059ns (49.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.538    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.576 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.051     1.627    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y123        LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.023     1.650 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.008     1.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.480     1.571    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.027     1.544    
    SLICE_X25Y123        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.591    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.065%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.422     1.542    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.583 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.083     1.666    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.484     1.575    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism             -0.027     1.548    
    SLICE_X25Y124        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.595    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.074ns (55.639%)  route 0.059ns (44.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.538    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.577 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.033     1.610    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y123        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.645 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.026     1.671    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.480     1.571    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.027     1.544    
    SLICE_X25Y123        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.590    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.079ns (58.955%)  route 0.055ns (41.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.421     1.541    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.580 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.047     1.627    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X25Y124        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.040     1.667 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.008     1.675    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.482     1.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.026     1.547    
    SLICE_X25Y124        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.594    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.538    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.576 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.051     1.627    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y123        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.649 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.024     1.673    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.480     1.571    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.027     1.544    
    SLICE_X25Y123        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.590    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.074ns (33.484%)  route 0.147ns (66.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.538    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y123        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.577 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.055     1.632    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y124        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     1.667 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.092     1.759    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.482     1.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.013     1.560    
    SLICE_X25Y124        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.606    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.082ns (34.310%)  route 0.157ns (65.690%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.783     0.894    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.944 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.120 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.421     1.541    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.579 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/Q
                         net (fo=4, routed)           0.028     1.607    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[4]
    SLICE_X25Y124        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     1.629 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.023     1.652    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y124        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     1.674 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.106     1.780    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=504, routed)         0.883     1.021    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.891 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.091 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.482     1.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X25Y124        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.026     1.547    
    SLICE_X25Y124        FDRE (Hold_EFF_SLICEM_C_R)
                                                     -0.010     1.537    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_USP.pll0_clkout0
Waveform(ns):       { 0.000 2.800 }
Period(ns):         5.600
Sources:            { design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.600       4.101      BUFGCE_X0Y56   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         5.600       4.101      PLL_X0Y5       design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y126  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y123  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y126  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X25Y124  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkoutphy_out
  To Clock:  clkoutphy_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkoutphy_out
Waveform(ns):       { 0.000 0.350 }
Period(ns):         0.700
Sources:            { design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.700       0.300      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.700       0.367      PLL_X0Y5                design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y16  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_clk_p
  To Clock:  mipi_phy_if_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_clk_p
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_phy_if_clk_p }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         2.000       1.250      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  To Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        4.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.692ns (20.694%)  route 2.652ns (79.306%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 10.379 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.729 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=32, routed)          1.290     5.019    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X22Y167        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     5.058 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12/O
                         net (fo=1, routed)           0.047     5.105    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12_n_0
    SLICE_X22Y167        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     5.205 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8/O
                         net (fo=3, routed)           0.117     5.322    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8_n_0
    SLICE_X22Y165        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     5.405 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_3/O
                         net (fo=2, routed)           0.965     6.370    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_3_n_0
    SLICE_X21Y167        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     6.548 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3/O
                         net (fo=1, routed)           0.198     6.746    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3_n_0
    SLICE_X21Y168        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     6.942 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2/O
                         net (fo=1, routed)           0.035     6.977    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs5_out
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.834    10.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              1.230    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X21Y168        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    11.601    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.767ns (24.702%)  route 2.338ns (75.298%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 10.379 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.732 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/Q
                         net (fo=19, routed)          1.049     4.781    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[5]
    SLICE_X21Y165        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.897 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8/O
                         net (fo=5, routed)           0.135     5.032    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8_n_0
    SLICE_X21Y165        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.179 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7/O
                         net (fo=3, routed)           0.308     5.487    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7_n_0
    SLICE_X22Y165        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     5.605 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2/O
                         net (fo=5, routed)           0.496     6.101    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2_n_0
    SLICE_X22Y167        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     6.201 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11/O
                         net (fo=1, routed)           0.100     6.301    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11_n_0
    SLICE_X22Y166        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.341 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6/O
                         net (fo=1, routed)           0.168     6.509    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6_n_0
    SLICE_X21Y168        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     6.656 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1/O
                         net (fo=1, routed)           0.082     6.738    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths3_out
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.834    10.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.230    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X21Y168        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.601    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/CE
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.543ns (19.428%)  route 2.252ns (80.572%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 10.379 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.732 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/Q
                         net (fo=19, routed)          1.049     4.781    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[5]
    SLICE_X21Y165        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.897 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8/O
                         net (fo=5, routed)           0.135     5.032    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8_n_0
    SLICE_X21Y165        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.179 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7/O
                         net (fo=3, routed)           0.308     5.487    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7_n_0
    SLICE_X22Y165        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     5.605 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2/O
                         net (fo=5, routed)           0.201     5.806    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2_n_0
    SLICE_X21Y166        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     5.869 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1/O
                         net (fo=3, routed)           0.559     6.428    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.834    10.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.230    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X21Y168        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.531    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/CE
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.543ns (19.421%)  route 2.253ns (80.579%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 10.379 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.732 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/Q
                         net (fo=19, routed)          1.049     4.781    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[5]
    SLICE_X21Y165        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.897 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8/O
                         net (fo=5, routed)           0.135     5.032    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8_n_0
    SLICE_X21Y165        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.179 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7/O
                         net (fo=3, routed)           0.308     5.487    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7_n_0
    SLICE_X22Y165        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     5.605 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2/O
                         net (fo=5, routed)           0.201     5.806    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2_n_0
    SLICE_X21Y166        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     5.869 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1/O
                         net (fo=3, routed)           0.560     6.429    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.834    10.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y168        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              1.230    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X21Y168        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    11.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.384ns (13.464%)  route 2.468ns (86.536%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 10.368 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.001ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.729 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=32, routed)          1.290     5.019    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X22Y167        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     5.058 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12/O
                         net (fo=1, routed)           0.047     5.105    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12_n_0
    SLICE_X22Y167        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     5.205 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8/O
                         net (fo=3, routed)           0.117     5.322    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8_n_0
    SLICE_X22Y165        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     5.405 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_3/O
                         net (fo=2, routed)           0.946     6.351    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_3_n_0
    SLICE_X21Y167        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.417 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1/O
                         net (fo=1, routed)           0.068     6.485    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs1_out
    SLICE_X21Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.823    10.368    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              1.230    11.598    
                         clock uncertainty           -0.035    11.563    
    SLICE_X21Y167        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.590    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.012ns (36.208%)  route 1.783ns (63.793%))
  Logic Levels:           8  (LUT2=2 LUT6=6)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 10.384 - 8.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.946ns (routing 0.001ns, distribution 0.945ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.001ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.946     3.632    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y165        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.730 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[7]/Q
                         net (fo=28, routed)          0.314     4.044    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[7]
    SLICE_X19Y166        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.143 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_30__0/O
                         net (fo=1, routed)           0.106     4.249    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_30__0_n_0
    SLICE_X19Y165        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     4.365 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_27__0/O
                         net (fo=1, routed)           0.099     4.464    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_27__0_n_0
    SLICE_X19Y164        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.527 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_17__0/O
                         net (fo=2, routed)           0.230     4.757    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_17__0_n_0
    SLICE_X20Y163        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     4.795 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7__0/O
                         net (fo=3, routed)           0.370     5.165    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7__0_n_0
    SLICE_X20Y161        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     5.286 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2__0/O
                         net (fo=5, routed)           0.185     5.471    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2__0_n_0
    SLICE_X19Y161        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     5.618 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11__0/O
                         net (fo=1, routed)           0.123     5.741    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11__0_n_0
    SLICE_X19Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.920 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6__0/O
                         net (fo=1, routed)           0.288     6.208    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6__0_n_0
    SLICE_X18Y166        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     6.359 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1__0/O
                         net (fo=1, routed)           0.068     6.427    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths3_out
    SLICE_X18Y166        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.839    10.384    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X18Y166        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.164    11.548    
                         clock uncertainty           -0.035    11.513    
    SLICE_X18Y166        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.540    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/CE
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.683ns (26.391%)  route 1.905ns (73.609%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 10.376 - 8.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.946ns (routing 0.001ns, distribution 0.945ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.001ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.946     3.632    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y165        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.730 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[7]/Q
                         net (fo=28, routed)          0.314     4.044    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[7]
    SLICE_X19Y166        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.143 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_30__0/O
                         net (fo=1, routed)           0.106     4.249    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_30__0_n_0
    SLICE_X19Y165        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     4.365 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_27__0/O
                         net (fo=1, routed)           0.099     4.464    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_27__0_n_0
    SLICE_X19Y164        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.527 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_17__0/O
                         net (fo=2, routed)           0.230     4.757    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_17__0_n_0
    SLICE_X20Y163        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     4.795 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7__0/O
                         net (fo=3, routed)           0.370     5.165    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7__0_n_0
    SLICE_X20Y161        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     5.286 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2__0/O
                         net (fo=5, routed)           0.229     5.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2__0_n_0
    SLICE_X18Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.663 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0/O
                         net (fo=3, routed)           0.557     6.220    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0
    SLICE_X18Y162        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.831    10.376    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X18Y162        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              1.164    11.540    
                         clock uncertainty           -0.035    11.505    
    SLICE_X18Y162        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.462    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.763ns (28.207%)  route 1.942ns (71.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 10.363 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.001ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.732 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/Q
                         net (fo=19, routed)          1.049     4.781    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[5]
    SLICE_X21Y165        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.897 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8/O
                         net (fo=5, routed)           0.135     5.032    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8_n_0
    SLICE_X21Y165        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.179 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7/O
                         net (fo=3, routed)           0.308     5.487    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7_n_0
    SLICE_X22Y165        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     5.605 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2/O
                         net (fo=5, routed)           0.238     5.843    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2_n_0
    SLICE_X22Y165        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.958 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2/O
                         net (fo=1, routed)           0.189     6.147    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2_n_0
    SLICE_X22Y167        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     6.315 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1/O
                         net (fo=1, routed)           0.023     6.338    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1_n_0
    SLICE_X22Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.818    10.363    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              1.230    11.593    
                         clock uncertainty           -0.035    11.558    
    SLICE_X22Y167        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    11.585    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 1.001ns (37.295%)  route 1.683ns (62.705%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 10.367 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.001ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.729 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=32, routed)          0.121     3.850    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X22Y163        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     4.014 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_29/O
                         net (fo=1, routed)           0.368     4.382    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_29_n_0
    SLICE_X22Y163        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     4.496 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22/O
                         net (fo=1, routed)           0.181     4.677    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22_n_0
    SLICE_X22Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.856 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=4, routed)           0.130     4.986    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X22Y166        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     5.162 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_6/O
                         net (fo=4, routed)           0.708     5.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_6_n_0
    SLICE_X22Y166        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     5.968 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_2/O
                         net (fo=1, routed)           0.116     6.084    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_2_n_0
    SLICE_X22Y166        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     6.258 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1/O
                         net (fo=1, routed)           0.059     6.317    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1_n_0
    SLICE_X22Y166        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.822    10.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y166        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                         clock pessimism              1.230    11.597    
                         clock uncertainty           -0.035    11.562    
    SLICE_X22Y166        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.589    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.721ns (26.903%)  route 1.959ns (73.097%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 10.363 - 8.000 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.001ns, distribution 0.946ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.001ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.947     3.633    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.732 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[13]/Q
                         net (fo=19, routed)          1.049     4.781    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[5]
    SLICE_X21Y165        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.897 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8/O
                         net (fo=5, routed)           0.135     5.032    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8_n_0
    SLICE_X21Y165        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.179 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7/O
                         net (fo=3, routed)           0.308     5.487    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_7_n_0
    SLICE_X22Y165        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     5.605 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2/O
                         net (fo=5, routed)           0.244     5.849    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_2_n_0
    SLICE_X22Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.027 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2/O
                         net (fo=1, routed)           0.165     6.192    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2_n_0
    SLICE_X22Y167        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.255 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1/O
                         net (fo=1, routed)           0.058     6.313    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1_n_0
    SLICE_X22Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.818    10.363    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              1.230    11.593    
                         clock uncertainty           -0.035    11.558    
    SLICE_X22Y167        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.585    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  5.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.070ns (31.963%)  route 0.149ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.001ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.853     2.398    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y172        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     2.468 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[14]/Q
                         net (fo=1, routed)           0.149     2.617    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIA0
    SLICE_X18Y174        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         1.000     3.686    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X18Y174        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -1.164     2.522    
    SLICE_X18Y174        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.601    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.069ns (30.804%)  route 0.155ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.834ns (routing 0.001ns, distribution 0.833ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.001ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.834     2.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/dl0_rxbyteclkhs
    SLICE_X21Y169        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y169        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.448 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[1]/Q
                         net (fo=1, routed)           0.155     2.603    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/DIA1
    SLICE_X18Y172        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.685    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/WCLK
    SLICE_X18Y172        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/CLK
                         clock pessimism             -1.164     2.521    
    SLICE_X18Y172        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     2.582    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.072ns (30.252%)  route 0.166ns (69.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.829ns (routing 0.001ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.001ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.829     2.374    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X20Y166        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y166        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     2.446 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[1]/Q
                         net (fo=1, routed)           0.166     2.612    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/DIA1
    SLICE_X17Y168        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         1.004     3.690    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/WCLK
    SLICE_X17Y168        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/CLK
                         clock pessimism             -1.164     2.526    
    SLICE_X17Y168        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     2.587    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.070ns (30.172%)  route 0.162ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.001ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.853     2.398    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y172        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.468 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/Q
                         net (fo=1, routed)           0.162     2.630    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG0
    SLICE_X18Y175        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         1.000     3.686    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X18Y175        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
                         clock pessimism             -1.164     2.522    
    SLICE_X18Y175        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.604    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.070ns (30.435%)  route 0.160ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.001ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.853     2.398    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y173        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.468 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[0]/Q
                         net (fo=1, routed)           0.160     2.628    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIA0
    SLICE_X18Y175        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         1.000     3.686    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X18Y175        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -1.164     2.522    
    SLICE_X18Y175        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.601    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.071ns (33.023%)  route 0.144ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.001ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.853     2.398    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y173        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     2.469 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[17]/Q
                         net (fo=1, routed)           0.144     2.613    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIB1
    SLICE_X18Y174        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         1.000     3.686    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X18Y174        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -1.164     2.522    
    SLICE_X18Y174        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     2.586    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      0.482ns (routing 0.000ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.482     1.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X19Y165        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.506 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[2]/Q
                         net (fo=1, routed)           0.042     1.548    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1[2]
    SLICE_X19Y165        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.551     2.168    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X19Y165        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[2]/C
                         clock pessimism             -0.695     1.473    
    SLICE_X19Y165        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.519    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.070ns (29.167%)  route 0.170ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.857ns (routing 0.001ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.857     2.402    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X15Y173        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y173        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.472 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[36]/Q
                         net (fo=1, routed)           0.170     2.642    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIE0
    SLICE_X17Y175        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         1.007     3.693    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X17Y175        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME/CLK
                         clock pessimism             -1.164     2.529    
    SLICE_X17Y175        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     2.610    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Net Delay (Source):      0.490ns (routing 0.000ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.490     1.475    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X18Y172        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.512 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/Q
                         net (fo=1, routed)           0.063     1.575    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[11]
    SLICE_X18Y171        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.561     2.178    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X18Y171        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/C
                         clock pessimism             -0.682     1.496    
    SLICE_X18Y171        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.543    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.071ns (26.493%)  route 0.197ns (73.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.838ns (routing 0.001ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.001ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.838     2.383    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X15Y174        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     2.454 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=51, routed)          0.197     2.651    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X18Y174        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         1.000     3.686    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X18Y174        RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -1.164     2.522    
    SLICE_X18Y174        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.618    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_clk_p_FIFO_WRCLK_OUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         8.000       6.276      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         8.000       6.276      BITSLICE_RX_TX_X0Y106  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         8.000       6.276      BITSLICE_RX_TX_X0Y108  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         8.000       6.501      BUFGCE_X0Y50           design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/I
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y106  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y106  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y108  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y108  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y106  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y108  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y108  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y104  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y106  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X18Y175          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.646ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.381ns  (logic 0.098ns (25.722%)  route 0.283ns (74.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y176                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.283     0.381    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X15Y176        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y176        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.380ns  (logic 0.096ns (25.263%)  route 0.284ns (74.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y176                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.284     0.380    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y176        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y176        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.348ns  (logic 0.098ns (28.161%)  route 0.250ns (71.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y175                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y175        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.250     0.348    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y175        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y175        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.325ns  (logic 0.096ns (29.538%)  route 0.229ns (70.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.229     0.325    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y173        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y173        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.321ns  (logic 0.096ns (29.907%)  route 0.225ns (70.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y175                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y175        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.225     0.321    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y174        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y174        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  7.706    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        6.389ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.388ns  (logic 0.097ns (25.000%)  route 0.291ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y174                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y174        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.291     0.388    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y171        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y171        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.323ns  (logic 0.098ns (30.341%)  route 0.225ns (69.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y174                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.225     0.323    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y173        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y173        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.321ns  (logic 0.093ns (28.972%)  route 0.228ns (71.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y172                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y172        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.228     0.321    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X14Y172        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y172        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.272ns  (logic 0.097ns (35.662%)  route 0.175ns (64.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y174                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     0.272    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y171        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y171        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.265ns  (logic 0.096ns (36.226%)  route 0.169ns (63.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y174                                     0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.169     0.265    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y173        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y173        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  6.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.124ns (4.158%)  route 2.858ns (95.842%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 9.375 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.258ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.487     5.895    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X2Y170         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.458     9.375    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X2Y170         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]/C
                         clock pessimism              0.229     9.604    
                         clock uncertainty           -0.127     9.477    
    SLICE_X2Y170         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     9.405    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.124ns (4.158%)  route 2.858ns (95.842%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 9.375 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.258ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.487     5.895    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X2Y170         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.458     9.375    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X2Y170         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]/C
                         clock pessimism              0.229     9.604    
                         clock uncertainty           -0.127     9.477    
    SLICE_X2Y170         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     9.405    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.124ns (4.158%)  route 2.858ns (95.842%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 9.375 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.258ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.487     5.895    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X2Y170         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.458     9.375    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X2Y170         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]/C
                         clock pessimism              0.229     9.604    
                         clock uncertainty           -0.127     9.477    
    SLICE_X2Y170         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     9.405    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.dphy_en_axi_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.124ns (4.169%)  route 2.850ns (95.831%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 9.367 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.258ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.479     5.887    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X5Y162         FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.dphy_en_axi_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.450     9.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X5Y162         FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.dphy_en_axi_reg/C
                         clock pessimism              0.229     9.596    
                         clock uncertainty           -0.127     9.469    
    SLICE_X5Y162         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.072     9.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.dphy_en_axi_reg
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.124ns (4.169%)  route 2.850ns (95.831%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 9.367 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.258ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.479     5.887    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X5Y162         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.450     9.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X5Y162         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[3]/C
                         clock pessimism              0.229     9.596    
                         clock uncertainty           -0.127     9.469    
    SLICE_X5Y162         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     9.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[3]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[7]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.124ns (4.169%)  route 2.850ns (95.831%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 9.367 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.258ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.479     5.887    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X5Y162         FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[7]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.450     9.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X5Y162         FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[7]/C
                         clock pessimism              0.229     9.596    
                         clock uncertainty           -0.127     9.469    
    SLICE_X5Y162         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.072     9.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[7]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.124ns (4.171%)  route 2.849ns (95.829%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 9.366 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.258ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.478     5.886    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X5Y161         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.449     9.366    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X5Y161         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[3]/C
                         clock pessimism              0.229     9.595    
                         clock uncertainty           -0.127     9.468    
    SLICE_X5Y161         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     9.396    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[3]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[4]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.124ns (4.171%)  route 2.849ns (95.829%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 9.366 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.258ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.478     5.886    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X5Y161         FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[4]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.449     9.366    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X5Y161         FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[4]/C
                         clock pessimism              0.229     9.595    
                         clock uncertainty           -0.127     9.468    
    SLICE_X5Y161         FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.072     9.396    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[4]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.124ns (4.171%)  route 2.849ns (95.829%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 9.366 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.258ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.478     5.886    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X5Y161         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.449     9.366    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X5Y161         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[3]/C
                         clock pessimism              0.229     9.595    
                         clock uncertainty           -0.127     9.468    
    SLICE_X5Y161         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     9.396    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[3]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[4]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.124ns (4.171%)  route 2.849ns (95.829%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 9.366 - 6.750 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.706ns (routing 1.382ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.258ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.706     2.913    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.009 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.371     4.380    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.408 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        1.478     5.886    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X5Y161         FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[4]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       2.449     9.366    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X5Y161         FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[4]/C
                         clock pessimism              0.229     9.595    
                         clock uncertainty           -0.127     9.468    
    SLICE_X5Y161         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.072     9.396    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[4]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.056ns (3.825%)  route 1.408ns (96.175%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.785ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.741     2.935    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X2Y172         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.570     1.708    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X2Y172         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]/C
                         clock pessimism             -0.152     1.556    
    SLICE_X2Y172         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.536    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.056ns (3.828%)  route 1.407ns (96.172%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.785ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.740     2.934    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X2Y172         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.569     1.707    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X2Y172         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]/C
                         clock pessimism             -0.152     1.555    
    SLICE_X2Y172         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.535    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.056ns (3.825%)  route 1.408ns (96.175%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.785ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.741     2.935    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X3Y171         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.566     1.704    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X3Y171         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]/C
                         clock pessimism             -0.152     1.552    
    SLICE_X3Y171         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_r_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.056ns (3.825%)  route 1.408ns (96.175%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.785ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.741     2.935    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X3Y171         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_r_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.566     1.704    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X3Y171         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_r_reg/C
                         clock pessimism             -0.152     1.552    
    SLICE_X3Y171         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_r_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.056ns (3.825%)  route 1.408ns (96.175%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.785ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.741     2.935    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X3Y171         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.566     1.704    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X3Y171         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_reg/C
                         clock pessimism             -0.152     1.552    
    SLICE_X3Y171         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/reset_released_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/axi_bvalid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.056ns (3.828%)  route 1.407ns (96.172%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.785ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.740     2.934    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X6Y170         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/axi_bvalid_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.565     1.703    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X6Y170         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/axi_bvalid_reg/C
                         clock pessimism             -0.152     1.551    
    SLICE_X6Y170         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.531    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.056ns (3.828%)  route 1.407ns (96.172%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.785ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.740     2.934    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X6Y170         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.565     1.703    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X6Y170         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]/C
                         clock pessimism             -0.152     1.551    
    SLICE_X6Y170         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.531    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.056ns (3.828%)  route 1.407ns (96.172%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.785ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.740     2.934    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X6Y171         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.565     1.703    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X6Y171         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg/C
                         clock pessimism             -0.152     1.551    
    SLICE_X6Y171         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.531    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.056ns (3.828%)  route 1.407ns (96.172%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.785ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.740     2.934    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X6Y172         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.565     1.703    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X6Y172         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[2]/C
                         clock pessimism             -0.152     1.551    
    SLICE_X6Y172         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.531    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.056ns (3.828%)  route 1.407ns (96.172%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.360ns (routing 0.699ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.785ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.360     1.471    design_1_i/proc_sys_reset_150m/U0/slowest_sync_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.510 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.667     2.177    design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.194 r  design_1_i/proc_sys_reset_150m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4828, routed)        0.740     2.934    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X6Y171         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=15751, routed)       1.565     1.703    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X6Y171         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[3]/C
                         clock pessimism             -0.152     1.551    
    SLICE_X6Y171         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.531    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.403    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.098ns (7.232%)  route 1.257ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 6.870 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.680ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.257     3.224    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X22Y156        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.453     6.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/C
                         clock pessimism              0.153     7.023    
                         clock uncertainty           -0.119     6.904    
    SLICE_X22Y156        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     6.832    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.098ns (7.232%)  route 1.257ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 6.870 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.680ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.257     3.224    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X22Y156        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.453     6.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
                         clock pessimism              0.153     7.023    
                         clock uncertainty           -0.119     6.904    
    SLICE_X22Y156        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     6.832    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.098ns (7.232%)  route 1.257ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 6.870 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.680ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.257     3.224    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X22Y156        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.453     6.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/C
                         clock pessimism              0.153     7.023    
                         clock uncertainty           -0.119     6.904    
    SLICE_X22Y156        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     6.832    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.098ns (7.232%)  route 1.257ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 6.874 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.680ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.257     3.224    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X22Y156        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.457     6.874    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]/C
                         clock pessimism              0.153     7.027    
                         clock uncertainty           -0.119     6.908    
    SLICE_X22Y156        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     6.836    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.098ns (7.232%)  route 1.257ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 6.874 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.680ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.257     3.224    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X22Y156        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.457     6.874    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]/C
                         clock pessimism              0.153     7.027    
                         clock uncertainty           -0.119     6.908    
    SLICE_X22Y156        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     6.836    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.098ns (7.232%)  route 1.257ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 6.874 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.680ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.257     3.224    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X22Y156        FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.457     6.874    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X22Y156        FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg/C
                         clock pessimism              0.153     7.027    
                         clock uncertainty           -0.119     6.908    
    SLICE_X22Y156        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072     6.836    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.098ns (7.556%)  route 1.199ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 6.869 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.680ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.199     3.166    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X10Y160        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.452     6.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X10Y160        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg/C
                         clock pessimism              0.153     7.022    
                         clock uncertainty           -0.119     6.903    
    SLICE_X10Y160        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.831    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.098ns (7.821%)  route 1.155ns (92.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 6.870 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.680ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.155     3.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X9Y157         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.453     6.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X9Y157         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism              0.153     7.023    
                         clock uncertainty           -0.119     6.904    
    SLICE_X9Y157         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     6.832    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.098ns (8.398%)  route 1.069ns (91.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 6.869 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.680ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.069     3.036    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X9Y160         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.452     6.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X9Y160         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism              0.153     7.022    
                         clock uncertainty           -0.119     6.903    
    SLICE_X9Y160         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     6.831    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.098ns (8.398%)  route 1.069ns (91.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 6.869 - 5.250 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.753ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.680ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.662     1.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.967 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.069     3.036    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X9Y160         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         1.452     6.869    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X9Y160         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism              0.153     7.022    
                         clock uncertainty           -0.119     6.903    
    SLICE_X9Y160         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     6.831    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  3.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.849ns (routing 0.381ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.849     0.960    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X9Y166         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.000 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.070     1.070    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X9Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.972     1.110    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X9Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism             -0.133     0.977    
    SLICE_X9Y166         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.957    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.849ns (routing 0.381ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.849     0.960    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X9Y166         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.000 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.070     1.070    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X9Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.972     1.110    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X9Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism             -0.133     0.977    
    SLICE_X9Y166         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.957    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.849ns (routing 0.381ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.849     0.960    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X9Y166         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.000 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.070     1.070    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X9Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.972     1.110    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X9Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/C
                         clock pessimism             -0.133     0.977    
    SLICE_X9Y166         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.957    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.849ns (routing 0.381ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.430ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.849     0.960    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X9Y166         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.000 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.094     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X9Y165         FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.971     1.109    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X9Y165         FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/C
                         clock pessimism             -0.126     0.983    
    SLICE_X9Y165         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     0.963    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.849ns (routing 0.381ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.430ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.849     0.960    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X9Y166         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.000 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.094     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X9Y165         FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.971     1.109    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X9Y165         FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                         clock pessimism             -0.126     0.983    
    SLICE_X9Y165         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     0.963    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.837ns (routing 0.381ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.430ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.837     0.948    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.988 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.184     1.172    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X8Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.973     1.111    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X8Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/C
                         clock pessimism             -0.098     1.013    
    SLICE_X8Y166         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.993    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.837ns (routing 0.381ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.430ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.837     0.948    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.988 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.184     1.172    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X8Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.973     1.111    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X8Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/C
                         clock pessimism             -0.098     1.013    
    SLICE_X8Y166         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.993    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.837ns (routing 0.381ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.430ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.837     0.948    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.988 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.184     1.172    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X8Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.973     1.111    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X8Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/C
                         clock pessimism             -0.098     1.013    
    SLICE_X8Y166         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.993    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.837ns (routing 0.381ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.430ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.837     0.948    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.988 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.184     1.172    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X8Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.973     1.111    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X8Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]/C
                         clock pessimism             -0.098     1.013    
    SLICE_X8Y166         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.993    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.040ns (17.937%)  route 0.183ns (82.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.837ns (routing 0.381ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.430ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.837     0.948    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X11Y167        FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.988 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.183     1.171    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X8Y166         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=504, routed)         0.971     1.109    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X8Y166         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]/C
                         clock pessimism             -0.098     1.011    
    SLICE_X8Y166         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.991    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  To Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        7.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.097ns (12.565%)  route 0.675ns (87.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 10.414 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.001ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.675     4.428    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]_0
    SLICE_X8Y173         FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.869    10.414    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X8Y173         FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/C
                         clock pessimism              1.164    11.578    
                         clock uncertainty           -0.035    11.543    
    SLICE_X8Y173         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.072    11.471    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.097ns (14.719%)  route 0.562ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 10.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.001ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.562     4.315    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.857    10.402    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]/C
                         clock pessimism              1.164    11.566    
                         clock uncertainty           -0.035    11.531    
    SLICE_X16Y173        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.459    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.097ns (14.719%)  route 0.562ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 10.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.001ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.562     4.315    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.857    10.402    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]/C
                         clock pessimism              1.164    11.566    
                         clock uncertainty           -0.035    11.531    
    SLICE_X16Y173        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    11.459    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.097ns (14.719%)  route 0.562ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 10.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.001ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.562     4.315    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.857    10.402    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]/C
                         clock pessimism              1.164    11.566    
                         clock uncertainty           -0.035    11.531    
    SLICE_X16Y173        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    11.459    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.097ns (14.719%)  route 0.562ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 10.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.001ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.562     4.315    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.857    10.402    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[7]/C
                         clock pessimism              1.164    11.566    
                         clock uncertainty           -0.035    11.531    
    SLICE_X16Y173        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    11.459    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.097ns (15.798%)  route 0.517ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 10.389 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.517     4.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X17Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.844    10.389    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X17Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]/C
                         clock pessimism              1.164    11.553    
                         clock uncertainty           -0.035    11.518    
    SLICE_X17Y173        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.446    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.097ns (15.798%)  route 0.517ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 10.389 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.517     4.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X17Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.844    10.389    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X17Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]/C
                         clock pessimism              1.164    11.553    
                         clock uncertainty           -0.035    11.518    
    SLICE_X17Y173        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    11.446    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.097ns (15.798%)  route 0.517ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 10.389 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.517     4.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X17Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.844    10.389    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X17Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]/C
                         clock pessimism              1.164    11.553    
                         clock uncertainty           -0.035    11.518    
    SLICE_X17Y173        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    11.446    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.097ns (15.798%)  route 0.517ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 10.389 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.517     4.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X17Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.844    10.389    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X17Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]/C
                         clock pessimism              1.164    11.553    
                         clock uncertainty           -0.035    11.518    
    SLICE_X17Y173        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    11.446    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.097ns (15.798%)  route 0.517ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 10.389 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.001ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.518 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.524    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.259    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.064 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.658    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.686 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.970     3.656    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.753 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.517     4.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X17Y173        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    W8                                                0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.479     9.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.545 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.844    10.389    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X17Y173        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]/C
                         clock pessimism              1.164    11.553    
                         clock uncertainty           -0.035    11.518    
    SLICE_X17Y173        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    11.446    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  7.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[6]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[6]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.181     1.694    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.568     2.185    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]/C
                         clock pessimism             -0.649     1.536    
    SLICE_X16Y172        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.516    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.040ns (15.267%)  route 0.222ns (84.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.222     1.735    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]_0
    SLICE_X10Y172        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.573     2.190    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X10Y172        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/C
                         clock pessimism             -0.649     1.541    
    SLICE_X10Y172        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.521    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.040ns (16.129%)  route 0.208ns (83.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.001ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.488     1.473    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X13Y170        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.208     1.721    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X17Y171        FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    W8                                                0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y48 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y104
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=505, routed)         0.557     2.174    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X17Y171        FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/C
                         clock pessimism             -0.649     1.525    
    SLICE_X17Y171        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.505    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.216    





