\section{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def Struct Reference}
\label{structFSMC__NAND__PCCARDTimingInitTypeDef}\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}


Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks.  




{\ttfamily \#include $<$stm32f4xx\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Setup\+Time}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks. 

Definition at line \textbf{ 146} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFSMC__NAND__PCCARDTimingInitTypeDef_ae39ab3cbe94c85c5614018cd0fc40094}} 
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}

Defines the number of H\+C\+LK clock cycles during which the databus is kept in HiZ after the start of a N\+A\+N\+D-\/\+Flash write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line \textbf{ 167} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init()}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init()}, and \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__NAND__PCCARDTimingInitTypeDef_a9830626a2ab6b45fa384adbc5c55eb69}} 
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}

Defines the number of H\+C\+LK clock cycles to hold address (and data for write access) after the command deassertion for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line \textbf{ 160} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init()}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init()}, and \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__NAND__PCCARDTimingInitTypeDef_a3b0b076d6c5cae5a023aba6d74ffb1b7}} 
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Setup\+Time}

Defines the number of H\+C\+LK cycles to setup address before the command assertion for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0x\+FF. 

Definition at line \textbf{ 148} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init()}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init()}, and \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__NAND__PCCARDTimingInitTypeDef_abf4f8b523317ce9a2e079c2b5ac1d857}} 
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}

Defines the minimum number of H\+C\+LK cycles to assert the command for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line \textbf{ 154} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init()}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init()}, and \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/\textbf{ stm32f4xx\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
