{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525972932296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525972932302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:22:12 2018 " "Processing started: Thu May 10 14:22:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525972932302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972932302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972932302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525972933183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD/LCD.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955629 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_string " "Found entity 2: display_string" {  } { { "LCD/LCD.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/io.v 1 1 " "Found 1 design units, including 1 entities, in source file io/io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory/DataMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersbank/registersbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registersbank/registersbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "RegistersBank/RegistersBank.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/RegistersBank/RegistersBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsmemory/instructionsmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsmemory/instructionsmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionsMemory " "Found entity 1: InstructionsMemory" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(35) " "Verilog HDL Expression warning at ALU.v(35): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(49) " "Verilog HDL Expression warning at ALU.v(49): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(19) " "Verilog Module Declaration warning at main.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(18) " "Verilog Module Declaration warning at main.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(17) " "Verilog Module Declaration warning at main.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(16) " "Verilog Module Declaration warning at main.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(15) " "Verilog Module Declaration warning at main.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(14) " "Verilog Module Declaration warning at main.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(13) " "Verilog Module Declaration warning at main.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(12) " "Verilog Module Declaration warning at main.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(11) " "Verilog Module Declaration warning at main.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(10) " "Verilog Module Declaration warning at main.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(9) " "Verilog Module Declaration warning at main.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(8) " "Verilog Module Declaration warning at main.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(7) " "Verilog Module Declaration warning at main.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(6) " "Verilog Module Declaration warning at main.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972955720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972955720 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inputOut main.v(58) " "Verilog HDL Implicit Net warning at main.v(58): created implicit net for \"inputOut\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972955720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525972956033 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(79) " "Verilog HDL Case Statement warning at main.v(79): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1525972956038 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aluError main.v(39) " "Output port \"aluError\" at main.v(39) has no driver" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525972956038 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "main.v" "programCounter" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972956041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsMemory InstructionsMemory:instructionsMemory " "Elaborating entity \"InstructionsMemory\" for hierarchy \"InstructionsMemory:instructionsMemory\"" {  } { { "main.v" "instructionsMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972956046 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 InstructionsMemory.v(10) " "Net \"ram.data_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525972956048 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 InstructionsMemory.v(10) " "Net \"ram.waddr_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525972956049 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 InstructionsMemory.v(10) " "Net \"ram.we_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525972956049 "|main|InstructionsMemory:instructionsMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "main.v" "controlUnit" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972956052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(107) " "Verilog HDL assignment warning at ControlUnit.v(107): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956054 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(108) " "Verilog HDL assignment warning at ControlUnit.v(108): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956054 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(109) " "Verilog HDL assignment warning at ControlUnit.v(109): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956055 "|main|ControlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank RegistersBank:registersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"RegistersBank:registersBank\"" {  } { { "main.v" "registersBank" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972956057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "main.v" "alu" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972956119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(35) " "Verilog HDL assignment warning at ALU.v(35): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956124 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(36) " "Verilog HDL assignment warning at ALU.v(36): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956124 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(49) " "Verilog HDL assignment warning at ALU.v(49): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956124 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(50) " "Verilog HDL assignment warning at ALU.v(50): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956124 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(57) " "Verilog HDL assignment warning at ALU.v(57): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956124 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(101) " "Verilog HDL assignment warning at ALU.v(101): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956124 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataC ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"dataC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(28) " "Inferred latch for \"overflow\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[0\] ALU.v(28) " "Inferred latch for \"dataC\[0\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[1\] ALU.v(28) " "Inferred latch for \"dataC\[1\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[2\] ALU.v(28) " "Inferred latch for \"dataC\[2\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[3\] ALU.v(28) " "Inferred latch for \"dataC\[3\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[4\] ALU.v(28) " "Inferred latch for \"dataC\[4\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[5\] ALU.v(28) " "Inferred latch for \"dataC\[5\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[6\] ALU.v(28) " "Inferred latch for \"dataC\[6\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[7\] ALU.v(28) " "Inferred latch for \"dataC\[7\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956125 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[8\] ALU.v(28) " "Inferred latch for \"dataC\[8\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[9\] ALU.v(28) " "Inferred latch for \"dataC\[9\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[10\] ALU.v(28) " "Inferred latch for \"dataC\[10\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[11\] ALU.v(28) " "Inferred latch for \"dataC\[11\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[12\] ALU.v(28) " "Inferred latch for \"dataC\[12\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[13\] ALU.v(28) " "Inferred latch for \"dataC\[13\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[14\] ALU.v(28) " "Inferred latch for \"dataC\[14\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[15\] ALU.v(28) " "Inferred latch for \"dataC\[15\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[16\] ALU.v(28) " "Inferred latch for \"dataC\[16\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[17\] ALU.v(28) " "Inferred latch for \"dataC\[17\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[18\] ALU.v(28) " "Inferred latch for \"dataC\[18\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[19\] ALU.v(28) " "Inferred latch for \"dataC\[19\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956126 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[20\] ALU.v(28) " "Inferred latch for \"dataC\[20\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[21\] ALU.v(28) " "Inferred latch for \"dataC\[21\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[22\] ALU.v(28) " "Inferred latch for \"dataC\[22\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[23\] ALU.v(28) " "Inferred latch for \"dataC\[23\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[24\] ALU.v(28) " "Inferred latch for \"dataC\[24\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[25\] ALU.v(28) " "Inferred latch for \"dataC\[25\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[26\] ALU.v(28) " "Inferred latch for \"dataC\[26\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[27\] ALU.v(28) " "Inferred latch for \"dataC\[27\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[28\] ALU.v(28) " "Inferred latch for \"dataC\[28\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[29\] ALU.v(28) " "Inferred latch for \"dataC\[29\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[30\] ALU.v(28) " "Inferred latch for \"dataC\[30\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[31\] ALU.v(28) " "Inferred latch for \"dataC\[31\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956127 "|main|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "main.v" "dataMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972956130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:io " "Elaborating entity \"IO\" for hierarchy \"IO:io\"" {  } { { "main.v" "io" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972956137 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 IO.v(38) " "Verilog HDL Always Construct warning at IO.v(38): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956142 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 IO.v(39) " "Verilog HDL Always Construct warning at IO.v(39): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw2 IO.v(40) " "Verilog HDL Always Construct warning at IO.v(40): variable \"sw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw3 IO.v(41) " "Verilog HDL Always Construct warning at IO.v(41): variable \"sw3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw4 IO.v(42) " "Verilog HDL Always Construct warning at IO.v(42): variable \"sw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw5 IO.v(43) " "Verilog HDL Always Construct warning at IO.v(43): variable \"sw5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw6 IO.v(44) " "Verilog HDL Always Construct warning at IO.v(44): variable \"sw6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw7 IO.v(45) " "Verilog HDL Always Construct warning at IO.v(45): variable \"sw7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw8 IO.v(46) " "Verilog HDL Always Construct warning at IO.v(46): variable \"sw8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw9 IO.v(47) " "Verilog HDL Always Construct warning at IO.v(47): variable \"sw9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw10 IO.v(48) " "Verilog HDL Always Construct warning at IO.v(48): variable \"sw10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw11 IO.v(49) " "Verilog HDL Always Construct warning at IO.v(49): variable \"sw11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956143 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw12 IO.v(50) " "Verilog HDL Always Construct warning at IO.v(50): variable \"sw12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw13 IO.v(51) " "Verilog HDL Always Construct warning at IO.v(51): variable \"sw13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw14 IO.v(52) " "Verilog HDL Always Construct warning at IO.v(52): variable \"sw14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw15 IO.v(53) " "Verilog HDL Always Construct warning at IO.v(53): variable \"sw15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw16 IO.v(54) " "Verilog HDL Always Construct warning at IO.v(54): variable \"sw16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw17 IO.v(55) " "Verilog HDL Always Construct warning at IO.v(55): variable \"sw17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key0 IO.v(56) " "Verilog HDL Always Construct warning at IO.v(56): variable \"key0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1 IO.v(57) " "Verilog HDL Always Construct warning at IO.v(57): variable \"key1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key2 IO.v(58) " "Verilog HDL Always Construct warning at IO.v(58): variable \"key2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 IO.v(59) " "Verilog HDL Always Construct warning at IO.v(59): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(37) " "Verilog HDL Case Statement warning at IO.v(37): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525972956144 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data IO.v(68) " "Verilog HDL Always Construct warning at IO.v(68): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IO.v(68) " "Verilog HDL Case Statement warning at IO.v(68): can't check case statement for completeness because the case expression has too many possible states" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 68 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(84) " "Verilog HDL assignment warning at IO.v(84): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(85) " "Verilog HDL assignment warning at IO.v(85): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(86) " "Verilog HDL assignment warning at IO.v(86): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(87) " "Verilog HDL assignment warning at IO.v(87): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(88) " "Verilog HDL assignment warning at IO.v(88): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(89) " "Verilog HDL assignment warning at IO.v(89): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(90) " "Verilog HDL assignment warning at IO.v(90): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(91) " "Verilog HDL assignment warning at IO.v(91): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(82) " "Verilog HDL Case Statement warning at IO.v(82): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(33) " "Verilog HDL Case Statement warning at IO.v(33): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956145 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex7 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex6 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex5 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcdOut IO.v(27) " "Output port \"lcdOut\" at IO.v(27) has no driver" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] IO.v(31) " "Inferred latch for \"hex0\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] IO.v(31) " "Inferred latch for \"hex0\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] IO.v(31) " "Inferred latch for \"hex0\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956146 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] IO.v(31) " "Inferred latch for \"hex0\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] IO.v(31) " "Inferred latch for \"hex0\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] IO.v(31) " "Inferred latch for \"hex0\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] IO.v(31) " "Inferred latch for \"hex0\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] IO.v(31) " "Inferred latch for \"hex1\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] IO.v(31) " "Inferred latch for \"hex1\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] IO.v(31) " "Inferred latch for \"hex1\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] IO.v(31) " "Inferred latch for \"hex1\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] IO.v(31) " "Inferred latch for \"hex1\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956147 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] IO.v(31) " "Inferred latch for \"hex1\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] IO.v(31) " "Inferred latch for \"hex1\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] IO.v(31) " "Inferred latch for \"hex2\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] IO.v(31) " "Inferred latch for \"hex2\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] IO.v(31) " "Inferred latch for \"hex2\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] IO.v(31) " "Inferred latch for \"hex2\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] IO.v(31) " "Inferred latch for \"hex2\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] IO.v(31) " "Inferred latch for \"hex2\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] IO.v(31) " "Inferred latch for \"hex2\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] IO.v(31) " "Inferred latch for \"hex3\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] IO.v(31) " "Inferred latch for \"hex3\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] IO.v(31) " "Inferred latch for \"hex3\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956148 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] IO.v(31) " "Inferred latch for \"hex3\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] IO.v(31) " "Inferred latch for \"hex3\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] IO.v(31) " "Inferred latch for \"hex3\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] IO.v(31) " "Inferred latch for \"hex3\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] IO.v(31) " "Inferred latch for \"hex4\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] IO.v(31) " "Inferred latch for \"hex4\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] IO.v(31) " "Inferred latch for \"hex4\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] IO.v(31) " "Inferred latch for \"hex4\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] IO.v(31) " "Inferred latch for \"hex4\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] IO.v(31) " "Inferred latch for \"hex4\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956149 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] IO.v(31) " "Inferred latch for \"hex4\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[0\] IO.v(31) " "Inferred latch for \"hex5\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[1\] IO.v(31) " "Inferred latch for \"hex5\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[2\] IO.v(31) " "Inferred latch for \"hex5\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[3\] IO.v(31) " "Inferred latch for \"hex5\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[4\] IO.v(31) " "Inferred latch for \"hex5\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[5\] IO.v(31) " "Inferred latch for \"hex5\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[6\] IO.v(31) " "Inferred latch for \"hex5\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[0\] IO.v(31) " "Inferred latch for \"hex6\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[1\] IO.v(31) " "Inferred latch for \"hex6\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[2\] IO.v(31) " "Inferred latch for \"hex6\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[3\] IO.v(31) " "Inferred latch for \"hex6\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[4\] IO.v(31) " "Inferred latch for \"hex6\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[5\] IO.v(31) " "Inferred latch for \"hex6\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956150 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[6\] IO.v(31) " "Inferred latch for \"hex6\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[0\] IO.v(31) " "Inferred latch for \"hex7\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[1\] IO.v(31) " "Inferred latch for \"hex7\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[2\] IO.v(31) " "Inferred latch for \"hex7\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[3\] IO.v(31) " "Inferred latch for \"hex7\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[4\] IO.v(31) " "Inferred latch for \"hex7\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[5\] IO.v(31) " "Inferred latch for \"hex7\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[6\] IO.v(31) " "Inferred latch for \"hex7\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[0\] IO.v(31) " "Inferred latch for \"_temp\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[1\] IO.v(31) " "Inferred latch for \"_temp\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[2\] IO.v(31) " "Inferred latch for \"_temp\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[3\] IO.v(31) " "Inferred latch for \"_temp\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[4\] IO.v(31) " "Inferred latch for \"_temp\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[5\] IO.v(31) " "Inferred latch for \"_temp\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956151 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[6\] IO.v(31) " "Inferred latch for \"_temp\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[7\] IO.v(31) " "Inferred latch for \"_temp\[7\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[8\] IO.v(31) " "Inferred latch for \"_temp\[8\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[9\] IO.v(31) " "Inferred latch for \"_temp\[9\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[10\] IO.v(31) " "Inferred latch for \"_temp\[10\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[11\] IO.v(31) " "Inferred latch for \"_temp\[11\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[12\] IO.v(31) " "Inferred latch for \"_temp\[12\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[13\] IO.v(31) " "Inferred latch for \"_temp\[13\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[14\] IO.v(31) " "Inferred latch for \"_temp\[14\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[15\] IO.v(31) " "Inferred latch for \"_temp\[15\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[16\] IO.v(31) " "Inferred latch for \"_temp\[16\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[17\] IO.v(31) " "Inferred latch for \"_temp\[17\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[18\] IO.v(31) " "Inferred latch for \"_temp\[18\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[19\] IO.v(31) " "Inferred latch for \"_temp\[19\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956152 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[20\] IO.v(31) " "Inferred latch for \"_temp\[20\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[21\] IO.v(31) " "Inferred latch for \"_temp\[21\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[22\] IO.v(31) " "Inferred latch for \"_temp\[22\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[23\] IO.v(31) " "Inferred latch for \"_temp\[23\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[24\] IO.v(31) " "Inferred latch for \"_temp\[24\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[25\] IO.v(31) " "Inferred latch for \"_temp\[25\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[26\] IO.v(31) " "Inferred latch for \"_temp\[26\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[27\] IO.v(31) " "Inferred latch for \"_temp\[27\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[28\] IO.v(31) " "Inferred latch for \"_temp\[28\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[29\] IO.v(31) " "Inferred latch for \"_temp\[29\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[30\] IO.v(31) " "Inferred latch for \"_temp\[30\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956153 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[31\] IO.v(31) " "Inferred latch for \"_temp\[31\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972956154 "|main|IO:io"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_RegistersBank_9280d5ac.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525972957200 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegistersBank:registersBank\|registers_rtl_0 " "Inferred RAM node \"RegistersBank:registersBank\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1525972957200 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_RegistersBank_9280d5ac.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525972957205 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegistersBank:registersBank\|registers_rtl_1 " "Inferred RAM node \"RegistersBank:registersBank\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1525972957206 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstructionsMemory:instructionsMemory\|ram " "RAM logic \"InstructionsMemory:instructionsMemory\|ram\" is uninferred due to asynchronous read logic" {  } { { "InstructionsMemory/InstructionsMemory.v" "ram" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525972957209 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525972957209 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_InstructionsMemory_d253ae8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_InstructionsMemory_d253ae8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525972957300 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegistersBank:registersBank\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegistersBank:registersBank\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter INIT_FILE set to db/main.ram0_RegistersBank_9280d5ac.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegistersBank:registersBank\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegistersBank:registersBank\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter INIT_FILE set to db/main.ram0_RegistersBank_9280d5ac.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972959085 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525972959085 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525972959085 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU/ALU.v" "Mult0" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972959087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Div0\"" {  } { { "ALU/ALU.v" "Div0" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972959087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Mod0\"" {  } { { "ALU/ALU.v" "Mod0" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972959087 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525972959087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistersBank:registersBank\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"RegistersBank:registersBank\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972959271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistersBank:registersBank\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"RegistersBank:registersBank\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter \"INIT_FILE\" = \"db/main.ram0_RegistersBank_9280d5ac.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959272 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972959272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kah1 " "Found entity 1: altsyncram_kah1" {  } { { "db/altsyncram_kah1.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_kah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972959406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972959406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistersBank:registersBank\|altsyncram:registers_rtl_1 " "Elaborated megafunction instantiation \"RegistersBank:registersBank\|altsyncram:registers_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972959521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistersBank:registersBank\|altsyncram:registers_rtl_1 " "Instantiated megafunction \"RegistersBank:registersBank\|altsyncram:registers_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter \"INIT_FILE\" = \"db/main.ram0_RegistersBank_9280d5ac.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959521 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972959521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972959541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972959542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ir71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ir71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ir71 " "Found entity 1: altsyncram_ir71" {  } { { "db/altsyncram_ir71.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_ir71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972959655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972959655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972959752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959752 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972959752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972959837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972959837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972959916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972959916 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972959916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972960047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972960047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972960069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972960069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972960267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972960267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972960401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972960401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972960517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972960517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Mod0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972960548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972960548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972960548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972960548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972960548 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972960548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972960646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972960646 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525972961907 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1525972961986 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1525972961986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[0\] " "Latch ALU:alu\|dataC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[27\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962021 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[1\] " "Latch ALU:alu\|dataC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[27\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962021 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[2\] " "Latch ALU:alu\|dataC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962022 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[3\] " "Latch ALU:alu\|dataC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962022 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[4\] " "Latch ALU:alu\|dataC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962022 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[5\] " "Latch ALU:alu\|dataC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962022 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[6\] " "Latch ALU:alu\|dataC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962023 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[7\] " "Latch ALU:alu\|dataC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962023 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[8\] " "Latch ALU:alu\|dataC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962023 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[9\] " "Latch ALU:alu\|dataC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962023 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[10\] " "Latch ALU:alu\|dataC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962024 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[11\] " "Latch ALU:alu\|dataC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962024 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[12\] " "Latch ALU:alu\|dataC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962024 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[13\] " "Latch ALU:alu\|dataC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962025 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[14\] " "Latch ALU:alu\|dataC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962025 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[15\] " "Latch ALU:alu\|dataC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962025 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[16\] " "Latch ALU:alu\|dataC\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962025 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[17\] " "Latch ALU:alu\|dataC\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962026 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[18\] " "Latch ALU:alu\|dataC\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962026 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[19\] " "Latch ALU:alu\|dataC\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962026 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[20\] " "Latch ALU:alu\|dataC\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962026 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[21\] " "Latch ALU:alu\|dataC\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962026 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[22\] " "Latch ALU:alu\|dataC\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962027 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[23\] " "Latch ALU:alu\|dataC\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962027 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[24\] " "Latch ALU:alu\|dataC\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962027 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[25\] " "Latch ALU:alu\|dataC\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962027 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[26\] " "Latch ALU:alu\|dataC\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962027 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[27\] " "Latch ALU:alu\|dataC\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962027 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[28\] " "Latch ALU:alu\|dataC\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962027 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[29\] " "Latch ALU:alu\|dataC\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962028 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[30\] " "Latch ALU:alu\|dataC\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962028 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[31\] " "Latch ALU:alu\|dataC\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972962030 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972962030 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] VCC " "Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] VCC " "Pin \"hex6\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] GND " "Pin \"hex6\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] GND " "Pin \"hex6\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] GND " "Pin \"hex6\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] GND " "Pin \"hex6\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] VCC " "Pin \"hex7\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] GND " "Pin \"hex7\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] GND " "Pin \"hex7\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] GND " "Pin \"hex7\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] GND " "Pin \"hex7\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[1\] GND " "Pin \"instructionOut\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[3\] GND " "Pin \"instructionOut\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[4\] GND " "Pin \"instructionOut\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[5\] GND " "Pin \"instructionOut\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[6\] GND " "Pin \"instructionOut\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[7\] GND " "Pin \"instructionOut\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[8\] GND " "Pin \"instructionOut\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[9\] GND " "Pin \"instructionOut\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[10\] GND " "Pin \"instructionOut\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[11\] GND " "Pin \"instructionOut\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[12\] GND " "Pin \"instructionOut\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[13\] GND " "Pin \"instructionOut\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[14\] GND " "Pin \"instructionOut\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[15\] GND " "Pin \"instructionOut\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[17\] GND " "Pin \"instructionOut\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[18\] GND " "Pin \"instructionOut\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[19\] GND " "Pin \"instructionOut\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[20\] GND " "Pin \"instructionOut\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[22\] GND " "Pin \"instructionOut\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[23\] GND " "Pin \"instructionOut\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[24\] GND " "Pin \"instructionOut\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[25\] GND " "Pin \"instructionOut\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[31\] GND " "Pin \"instructionOut\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|instructionOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluCode\[5\] GND " "Pin \"aluCode\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|aluCode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryWrite GND " "Pin \"memoryWrite\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|memoryWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryRead GND " "Pin \"memoryRead\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|memoryRead"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[1\] GND " "Pin \"intermediate\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[3\] GND " "Pin \"intermediate\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[4\] GND " "Pin \"intermediate\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[5\] GND " "Pin \"intermediate\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[6\] GND " "Pin \"intermediate\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[7\] GND " "Pin \"intermediate\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[8\] GND " "Pin \"intermediate\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[9\] GND " "Pin \"intermediate\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[10\] GND " "Pin \"intermediate\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[11\] GND " "Pin \"intermediate\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[12\] GND " "Pin \"intermediate\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[13\] GND " "Pin \"intermediate\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[14\] GND " "Pin \"intermediate\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[15\] GND " "Pin \"intermediate\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[16\] GND " "Pin \"intermediate\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[17\] GND " "Pin \"intermediate\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[18\] GND " "Pin \"intermediate\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[19\] GND " "Pin \"intermediate\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[20\] GND " "Pin \"intermediate\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[21\] GND " "Pin \"intermediate\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[22\] GND " "Pin \"intermediate\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[23\] GND " "Pin \"intermediate\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[24\] GND " "Pin \"intermediate\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[25\] GND " "Pin \"intermediate\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[26\] GND " "Pin \"intermediate\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[27\] GND " "Pin \"intermediate\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[28\] GND " "Pin \"intermediate\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[29\] GND " "Pin \"intermediate\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[30\] GND " "Pin \"intermediate\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[31\] GND " "Pin \"intermediate\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|intermediate[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluError GND " "Pin \"aluError\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972965885 "|main|aluError"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525972965885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525972966339 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RegistersBank:registersBank\|altsyncram:registers_rtl_0\|altsyncram_kah1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"RegistersBank:registersBank\|altsyncram:registers_rtl_0\|altsyncram_kah1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kah1.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_kah1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 52 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972969814 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RegistersBank:registersBank\|altsyncram:registers_rtl_1\|altsyncram_kah1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"RegistersBank:registersBank\|altsyncram:registers_rtl_1\|altsyncram_kah1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kah1.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_kah1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 52 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972969816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525972970497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972970497 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw6 " "No output dependent on input pin \"sw6\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw8 " "No output dependent on input pin \"sw8\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw9 " "No output dependent on input pin \"sw9\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw10 " "No output dependent on input pin \"sw10\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw11 " "No output dependent on input pin \"sw11\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw12 " "No output dependent on input pin \"sw12\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw13 " "No output dependent on input pin \"sw13\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw14 " "No output dependent on input pin \"sw14\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw15 " "No output dependent on input pin \"sw15\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw16 " "No output dependent on input pin \"sw16\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw17 " "No output dependent on input pin \"sw17\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|sw17"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key0 " "No output dependent on input pin \"key0\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|key0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972971080 "|main|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525972971080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2634 " "Implemented 2634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525972971082 ""} { "Info" "ICUT_CUT_TM_OPINS" "373 " "Implemented 373 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525972971082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2134 " "Implemented 2134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525972971082 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525972971082 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525972971082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525972971082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 286 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 286 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525972971202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:22:51 2018 " "Processing ended: Thu May 10 14:22:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525972971202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525972971202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525972971202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972971202 ""}
