Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun 21 09:37:13 2023
| Host         : DESKTOP-OE2QKLR running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_colorbar_top_methodology_drc_routed.rpt -pb hdmi_colorbar_top_methodology_drc_routed.pb -rpx hdmi_colorbar_top_methodology_drc_routed.rpx
| Design       : hdmi_colorbar_top
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+---------+----------+--------------------------------------------------------+------------+
| Rule    | Severity | Description                                            | Violations |
+---------+----------+--------------------------------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert                           | 1          |
| XDCC-1  | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7  | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+---------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_rgb2dvi_0/reset_syn/reset_1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_rgb2dvi_0/reset_syn/reset_1_reg/PRE
u_rgb2dvi_0/reset_syn/reset_2_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk -waveform {0.000 10.000} [get_ports sys_clk] (Source: C:/Users/Admin/Desktop/7020/13_hdmi_colorbar/prj/hdmi_color.srcs/constrs_1/new/hdmi_colorbar.xdc (Line: 11))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: c:/Users/Admin/Desktop/7020/13_hdmi_colorbar/prj/hdmi_color.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk -waveform {0.000 10.000} [get_ports sys_clk] (Source: C:/Users/Admin/Desktop/7020/13_hdmi_colorbar/prj/hdmi_color.srcs/constrs_1/new/hdmi_colorbar.xdc (Line: 11))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: c:/Users/Admin/Desktop/7020/13_hdmi_colorbar/prj/hdmi_color.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


