cycles_pred,8000000,8000000000,80000000000,800000000000,2000000000000,4000000000000,6000000000000,8000000000000
min__com_exc,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
max__com_exc,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
range__com_exc,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
avg__com_exc,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
std__com_exc,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
ci__com_exc,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
count__com_exc,125,125,125,125,50,50,50,50
min__com_sha,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
max__com_sha,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
range__com_sha,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
avg__com_sha,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
std__com_sha,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
ci__com_sha,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
count__com_sha,25,25,25,25,10,10,10,10
min__mem_exc,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
max__mem_exc,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
range__mem_exc,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
avg__mem_exc,8000000.0,8000000000.0,80000000000.0,800000000000.0,2000000000000.0,4000000000000.0,6000000000000.0,8000000000000.0
std__mem_exc,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
ci__mem_exc,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
count__mem_exc,125,125,125,125,50,50,50,47
