# **RISC-V SoC Tapeout Journey â€” VSD Program**
<p align="center">
  <img src="https://img.shields.io/badge/ğŸ–¥ï¸-RISC--V-blue?style=for-the-badge&logo=riscv" alt="RISC-V Badge">
  <img src="https://img.shields.io/badge/ğŸ“š-VSD--Program-orange?style=for-the-badge&logo=read-the-docs" alt="VSD Program Badge">
  <img src="https://img.shields.io/badge/âš™ï¸-Open--Source--Journey-green?style=for-the-badge&logo=github" alt="Open-Source Journey Badge">
</p>

Welcome! ğŸ‰
This repository is a personal log of my participation in the **VLSI System Design (VSD) RISC-V SoC Tapeout Program** â€” Indiaâ€™s largest open-source silicon design initiative.

Through this journey, Iâ€™ll document my week-by-week learning, experiments, and milestones as I move from **RTL â†’ GDSII â†’ Tapeout** using open-source EDA tools.

---

## ğŸŒŸ About the Program

ğŸš€ The **SoC Tapeout Program** is a collaborative effort bringing together **3500+ participants across India** to design and tapeout real silicon.

ğŸ“š Over the course of the program, we learn how to:

* âœï¸ Write RTL for SoC components
* ğŸ”„ Perform synthesis and verification
* ğŸ—ï¸ Carry out physical design with open-source tools
* ğŸ¯ Deliver a tapeout-ready chip

ğŸ’¡ This initiative empowers engineers, students, and enthusiasts to explore semiconductor design with accessible, open-source methodologies.

---

## ğŸ› ï¸ Learning Flow

ğŸ“ RTL Design â†’ ğŸ”„ Logic Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout

---

## ğŸ“… Week 0 â€” Foundation: Environment Setup

The first milestone was preparing the environment with essential tools:

* ğŸ§  **Yosys** â†’ RTL Synthesis
* ğŸ“Ÿ **Icarus Verilog** â†’ Simulation
* ğŸ“Š **GTKWave** â†’ Waveform Analysis
* âš¡ **Ngspice** â†’ Circuit Simulation
* ğŸ¨ **Magic VLSI** â†’ Layout Design
* ğŸ³ **Docker** â†’ Containerized flow setup
* ğŸ—ï¸ **OpenLane** â†’ Complete RTL-to-GDSII flow

âœ… With these installed, the environment is ready for deeper design exploration.

---


<h2 align="center">ğŸ™ Acknowledgment</h2>
<p align="center">
Special thanks to <a href="https://github.com/kunalg123">Kunal Ghosh</a> and the <a href="https://vsdiat.vlsisystemdesign.com/">VSD Team</a> for pioneering this opportunity and guiding thousands of participants in making open-source silicon a reality.
</p>

<h2 align="center">ğŸ“ˆ Progress Tracker</h2>
<p align="center">
ğŸ“… Week 0 â†’ Environment Setup & Tools âœ…<br>
ğŸ“… Week 1 â†’ RTL Design Basics ğŸš§<br>
ğŸ“… Week 2 â†’ Logic Synthesis ğŸš§<br>
ğŸ“… â€¦and beyond toward Tapeout ğŸš€
</p>

<h2 align="center">ğŸ”— Useful Links</h2>
<p align="center">
ğŸŒ <a href="https://vsdiat.vlsisystemdesign.com/">VSD Official Website</a><br>
ğŸ–¥ï¸ <a href="https://efabless.com">RISC-V at Efabless</a>
</p>

<p align="center">
ğŸš€ We are now ready to begin our VSD SoC Tapeout journey!
</p>

<h2 align="center" style="text-align:center;">
ğŸ‘¨â€ğŸ’» Participant&nbsp;&nbsp;
</h2>
<div align="center">
  <span style="display:inline-block;text-align:center;width:100%;">
    <a href="https://github.com/HandyLatcher">Aryansh Mehrotra</a>
  </span>
</div>


