$date
	Wed Nov 05 00:23:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module hello_tb $end
$var wire 1 ! so $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ si $end
$scope module Q1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ si $end
$var wire 1 ! so $end
$var parameter 32 % N $end
$var reg 4 & temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
$end
#0
$dumpvars
b0 &
1$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
b1000 &
1"
#20
0"
#25
b1100 &
1"
#30
0"
0$
#35
b110 &
1"
#40
0"
#45
1!
b11 &
1"
#50
0"
1$
#55
b1001 &
1"
#60
0"
0$
#65
0!
b100 &
1"
#70
0"
1$
#75
b1010 &
1"
#80
0"
0$
#85
1!
b101 &
1"
#90
0"
#95
0!
b10 &
1"
#100
0"
#105
1!
b1 &
1"
#110
0"
1$
#115
0!
b1000 &
1"
#120
0"
